Ridge Processor
Reference Manual

Fourth Edition: 9008-C (SEP 85)
PUBLICATION HISTORY


First Edition: 9008 (MAR 83)
Second Edition: 9008-A (FEB 84)
Third Edition: 9008-B (JUN 84)
Fourth Edition: 9008-C (SEP 85)

NOTICE

No part of this document may be translated, reproduced, or copied in any form or by any means without the written permission of Ridge Computers.

The information contained in this document is subject to change without notice. Ridge Computers shall not be liable for errors contained herein, or for incidental or consequential damages in connection with the use of this material.

All rights reserved.
Printed in the U.S.A.
CONTENTS

Chapter 1: OVERVIEW

KEY FEATURES ................................................................. 1-1

V1 AND V2 PROCESSORS ...................................................... 1-1

  RISC ARCHITECTURE ....................................................... 1-2
  INSTRUCTION FORMATS .................................................. 1-3
  PROCESSOR ARCHITECTURE ............................................... 1-4

INTERNAL STRUCTURE .......................................................... 1-5

  PIPELINED ORGANIZATION ............................................... 1-5
  INSTRUCTION FETCH UNIT .............................................. 1-9
    Branch Prediction ...................................................... 1-9
    Conditional Branch Instructions .................................. 1-9
    Branch Prediction Example ......................................... 1-10
    Unconditional Branch Instructions ............................... 1-12

  EXECUTION UNIT ........................................................... 1-12
  MEMORY CONTROLLER .................................................... 1-14

DATA TYPES ........................................................................ 1-15

  INTEGERS ................................................................. 1-16
  REAL NUMBERS (SINGLE PRECISION) .................................. 1-16
  REAL NUMBERS (DOUBLE PRECISION) ................................ 1-17

SYNTAX CONVENTIONS ...................................................... 1-17

  NAME OF INSTRUCTION OR INSTRUCTION CLASS ................. 1-18

Chapter 2: MEMORY REFERENCE INSTRUCTIONS

INSTRUCTION FORMATS ..................................................... 2-1

INSTRUCTION DESCRIPTIONS ............................................... 2-3

  LOAD INSTRUCTIONS ..................................................... 2-3
  STORE INSTRUCTIONS ................................................... 2-4
  LOAD ADDRESS INSTRUCTIONS ......................................... 2-4
Chapter 3: REGISTER FORMAT INSTRUCTIONS

INSTRUCTION FORMAT ...................................................... 3-1
INSTRUCTION DESCRIPTIONS ........................................... 3-2

INTEGER ARITHMETIC INSTRUCTIONS ............................... 3-2
LOGICAL OPERATOR INSTRUCTIONS ................................. 3-3
INTEGER AND LOGICAL IMMEDIATE INSTRUCTIONS ................. 3-4
EXTENDED PRECISION INTEGER INSTRUCTIONS ................. 3-5
REAL INSTRUCTIONS .................................................... 3-6
DOUBLE REAL INSTRUCTIONS .......................................... 3-7
BIT-ORIENTED INSTRUCTIONS .......................................... 3-8
TEST INSTRUCTION ........................................................ 3-8
COMPARE INSTRUCTIONS ................................................. 3-9
SHIFT INSTRUCTIONS .................................................... 3-10
SIGN EXTEND INSTRUCTIONS ......................................... 3-11

Chapter 4: PROGRAM CONTROL INSTRUCTIONS

BRANCH INSTRUCTIONS FORMAT AND DESCRIPTIONS ......... 4-1
INSTRUCTION DESCRIPTIONS ........................................... 4-2

BRANCH INSTRUCTIONS .................................................. 4-2
LOOP CONTROL INSTRUCTION ........................................... 4-2

SUBROUTINE CALL AND RETURN INSTRUCTIONS ............... 4-3

CALL SUBROUTINE INSTRUCTION ...................................... 4-3
CALL SUBROUTINE REGISTER AND RETURN INSTRUCTIONS .... 4-4

APPENDIX A: RIDGE OP CODE MAP ..................................... A-1

ILLUSTRATIONS

Figure 1-1. Instruction Formats ........................................ 1-3
Figure 1-2. Model of Processor Architecture ....................... 1-4
Figure 1-3. Processor Instruction Pipeline ......................... 1-6
Figure 1-4. Internal Structure of V1 Processor ..................... 1-7
Figure 1-5. Internal Structure of V2 Processor ..................... 1-8
Figure A-1. Opcode Map .................................................. A-1
Chapter 1
OVERVIEW

This manual provides a general description of the processors available on Ridge 32 computers.

The Ridge 32 computer is an engineering workstation with a 32-bit, high performance processor implemented in MSI and LSI bipolar logic. Ridge processors have a simple, general purpose, microcoded architecture that incorporates paged virtual memory. The processing power of a Ridge 32 computer is equal to medium performance mainframes and high performance minicomputer systems.

KEY FEATURES

- Reduced Instruction Set Computer (RISC) Architecture
- 125-nanosecond Processor Cycle Time
- 375-nanosecond Memory Cycle Time
- One-clock Cycle Minimum Instruction Time
- 4096-byte paged virtual memory
- Four-gigabytes Linear Address Space
- Separated Code and Data
- Branch Prediction Logic
- Single and Double Real Floating Point Instructions
- 16 General Registers

V1 AND V2 PROCESSORS

Two processors are available for the Ridge 32:

V1 processor The original, Version 1 Ridge processor.

V2 processor An upgraded version of the V1 with special hardware that increases the speed of floating point calculations by 20 - 100 percent.

The V1 and V2 processors utilize a register-oriented design incorporating 16 general registers. Virtual addressing is accomplished using 4096-byte pages within a four-gigabyte address space. Simple instructions can be completed in one 125-nanosecond machine cycle, resulting in a maximum instruction rate of eight-million instructions per second (8 MIPS).
RISC ARCHITECTURE

Both the V1 and V2 processors are based on RISC (Reduced Instruction Set Computer) architecture. The main objective of RISC architecture is to simplify the functions of the machine, thereby reducing the amount of hardware necessary to implement the processor. The reduction in logic allows a faster cycle time and permits instructions to complete in one machine cycle. This results in a very fast and low-cost computer.

RISC architecture is characterized by the following:

Simple addressing modes. The Ridge 32 uses only three modes which reduces the amount of logic needed to perform memory references.

Simple instruction formats. The Ridge 32 uses three instruction formats that can be decoded with a minimum of logic.

Separated code and data. The Ridge 32 uses separated code and data eliminating the need for logic that detects and resolves self-modifying code.

High-level language support. The instructions provided are designed to match the code generation capabilities of such languages as FORTRAN, C, and Pascal. These languages tend to generate short sequences of the required functions. Complex instructions and instructions not used by a compiler are eliminated. Thus, the Ridge 32 instruction set offers the "primitives" which will be assembled by a compiler.

Regularity. Data types and addressing modes are examples of regularity. For memory reference instructions there are four operand sizes and three addressing modes. Each of the addressing modes is available for all operands. To do otherwise complicates the compiler and may slow the overall operation of the machine.

Linear address space. Code and data space are each linear with a byte-addressable area that is four-gigabytes long. Segmentation schemes appear to save logic to support the full 32-bit address widths, but instead they complicate the hardware and compilers, and slow the processor's performance.

General registers. All registers are available for use as data, indexing, and addressing. If registers are specialized, they complicate compilers, reduce the available fast storage area, and increase code size when data must be moved to the appropriate register type.
INSTRUCTION FORMATS

The V1 and V2 processors contain 16 32-bit registers. The two-operand instruction set uses three instruction formats. The instruction formats are register-to-register (16-bits long), short displacement memory address (32-bits long), and long displacement memory address (48-bits long). The instruction formats are shown in Figure 1-1.

Register-to-register

<table>
<thead>
<tr>
<th>8-bit opcode</th>
<th>Rx</th>
<th>Ry</th>
</tr>
</thead>
</table>

Short displacement memory address

<table>
<thead>
<tr>
<th>8-bit opcode</th>
<th>Rx</th>
<th>Ry</th>
<th>displacement</th>
</tr>
</thead>
</table>

Long displacement memory address

<table>
<thead>
<tr>
<th>8-bit opcode</th>
<th>Rx</th>
<th>Ry</th>
<th>displacement</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7</td>
<td>8</td>
<td>11 12 15 16</td>
</tr>
</tbody>
</table>

Figure 1-1. Instruction Formats

All instructions use an eight-bit opcode followed by two four-bit operands. The first operand always names a register or a register pair. The second operand names a register or is a four-bit constant. Instructions exist to operate on registers, load from memory, store to memory, and transfer program control.

The register-to-register format is used for instructions that operate on the contents of one or two registers and do not address memory. The short and long displacement memory address format instructions are used for memory-addressing instructions, such as storing and loading. The short displacement memory address format is used for referencing addresses that can be specified in 16 bits. The long displacement memory address format is used for referencing addresses that must be specified in 32 bits.

Any arithmetic or address operation can be performed on any register. Registers are not specialized for counting or indexing.
PROCESSOR ARCHITECTURE

A general model of the architecture used by the Ridge processors is shown in Figure 1-2. The user-visible features of the processor are instructions, general registers, and the program counter. Instructions operate on the general registers (register-to-register) or on a register and a memory location (load from memory or store to memory). The program counter is visible when using program control instructions such as subroutine call and branch.

![Diagram of Processor Architecture](image)

**Figure 1-2. Model of Processor Architecture**

All addresses generated by the processor are 32-bit virtual addresses. Memory reference instructions indicate code or data space by utilizing a bit in the instruction opcode. An individual program may access a maximum of four gigabytes of code space and a maximum of four gigabytes of data space.
A status register containing condition codes is purposely missing from this architecture. Status registers complicate and tend to slow down high-speed processors. On high-speed machines several instructions are in various stages of execution at any given moment. Condition codes tend to be generated at various times during these stages and must be properly propagated from stage to stage. In virtual machines, there is the additional problem of preserving the condition codes throughout the stages when an instruction aborts due to a page fault.

The processor architecture includes the conditional branch instruction that obviates the need for condition codes. This instruction combines the compare function and the conditional branch instruction. The compare function generates the condition code and the conditional branch instruction changes program flow of control based upon condition code values.

INTERNAL STRUCTURE

Both the V1 and V2 processors consist of two printed circuit boards. The first is the instruction fetch unit and the second is the execution unit. A private bus to the memory controller provides separate 32-bit address and data lines. The instruction fetch unit and execution unit may each independently access main memory. Memory cycle time is 375 nanoseconds, which includes virtual-to-real memory translation and error correction.

A block diagram of the V1 processor, memory, and I/O system are shown in Figure 1-4. A similar block diagram for the V2 processor is shown in Figure 1-5. In the following text, the items in bold type are illustrated in both figures.

PIPEDINED ORGANIZATION

The V1 and V2 processors uses a pipelined organization. The pipeline is composed of four stages: instruction fetch, operand fetch, execution, and store result. Each pipeline stage performs its function in one processor cycle. The stages of the processor instruction pipeline are illustrated below.

Pipeline Stages

```
  instruction fetch  operand fetch  execution  store result
```
The operations performed during each processor cycle are as follows:

**Instruction Fetch.** The instruction is fetched from the *prefetch buffer*. The *opcode* is used as an index into the *control store*, which controls instruction execution. The *Rx* and *Ry* operands in the instruction are used to enable the *register select logic*.

**Operand Fetch.** *Rx* and *Ry* are fetched from the *register files*.

**Execution.** The *ALU* operates on *Rx* and *Ry*, the result passes through the *barrel shifter* and is stored in the *result register*.

**Store Result.** The data is moved from the result register into the *Rx* and *Ry* register files.

The purpose of the pipeline is to increase machine speed by using parallelism. Each stage of the pipe operates on a separate instruction. Instructions flow through each of the four stages of the pipe, one cycle at a time. Although complete execution of an instruction takes four machine cycles, one instruction completes each cycle, thus creating an effective processor speed that is four times the speed of a non-pipelined operation. The instruction pipeline includes all of the logic on the execution unit and part of the logic on the instruction fetch unit.

![Figure 1-3. Instruction Flow Through Pipeline Stages](image-url)
Figure 1.4. Internal Structure of V1 Processor
Figure 1-5. Internal Structure of V2 Processor
INSTRUCTION FETCH UNIT

The instruction fetch unit performs instruction prefetch and decoding. It contains a 256-byte instruction cache and a maximum of 4096 words of 48-bit wide control store. The instruction fetch unit fetches instructions from the instruction cache or main memory ahead of the execution unit and stores them in its eight-byte prefetch buffer.

Branch Prediction

The implementation of branch instructions is critical to the performance of pipelined machines. Without special handling, a conditional branch instruction would empty the pipeline, preventing the processor from prefetching the next instruction until the outcome of the branch has been determined.

For this reason, branches can be among the slowest instructions on high performance machines. The Ridge processor uses a technique to load the instruction into the pipe, which is the most likely result of the branch, thus reducing the chance that the pipeline is loaded with instructions on the wrong path.

Conditional Branch Instructions

Conditional branch instructions contain a static prediction bit in the instruction displacement field that can be set by a compiler. The branch prediction logic in the instruction fetch unit then fetches along the predicted path. This keeps the pipeline full and makes conditional branch instructions fast.
Branch Prediction Example

Consider Pascal REPEAT ... UNTIL loops. The loop is constructed by the compiler as a linear section of code ended with a conditional branch. This branch is part of the UNTIL expression. Usually these loops are executed more than once, so the compiler marks the conditional branch at the bottom of the loop to be "predicted."

When the program is executed, the processor fetches and executes all the instructions in the linear portion of the loop. As the instruction fetch unit prefetches the conditional branch at the end of the loop, the prediction bit is detected. Instead of fetching the next sequential instruction as it normally would, the instruction fetch unit fetches the instruction at the top of the loop, which is the branch target. This prefetching the location of the branch target allows loops to execute at the same speed as linear sections of code.

As the loop is executed for its last time, the instruction fetch unit incorrectly fetches the instruction at the top of the loop. This time the UNTIL condition has been reached, and the loop has ended. Now the instruction fetch unit must flush this instruction and fetch the next sequential instruction, which will then be executed.

This flushing of the instruction pipeline causes a two- to four-cycle delay for the incorrectly predicted conditional branch instruction. Measurements have shown this to be infrequent, and consequently program speed is increased by the use of the branch prediction logic.

For example, the following PASCAL program:

\[
I := 0;
REPEAT;
  J := I;
  I := I+1;
UNTIL I=100;
\]

can be represented by the following AS instructions:

\[
\begin{align*}
\text{MOVE} & \quad \text{R0}, 0 \quad ; I := 0 \\
\text{LADDR} & \quad \text{R2}, 100 \quad ; \text{Load 100 into R2 (Loop Terminator)} \\
\text{LOOP:} & \quad \text{MOVE} \quad \text{R1}, \text{R0} \quad ; \text{Identify loop start, } J := I \\
& \quad \text{ADD} \quad \text{R0}, 1 \quad ; I := I+1 \\
& \quad \text{BR} \quad \text{R0 < R2, LOOP!} \quad ; \text{Loop until } I = 100 \\
& \quad \text{STORE} \quad \text{R1}, \text{J} \quad ; \text{Store value of R1 at } J \\
& \quad \text{STORE} \quad \text{R0}, \text{I} \quad ; \text{Store value of R0 at } I \\
\end{align*}
\]
The following illustrates the path of each instruction through each stage of the pipeline:

<table>
<thead>
<tr>
<th>Proc. Cycles</th>
<th>Instr. Fetch</th>
<th>Operand Fetch</th>
<th>Execute</th>
<th>Store Result</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>MOVE</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>ADD</td>
<td>MOVE</td>
<td>--</td>
<td>--</td>
<td>Prediction bit detected</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1st MOVE executed</td>
</tr>
<tr>
<td>3</td>
<td>BR</td>
<td>ADD</td>
<td>MOVE</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>--</td>
<td>BR</td>
<td>ADD</td>
<td>MOVE</td>
<td>1st ADD executed</td>
</tr>
<tr>
<td>5</td>
<td>MOVE</td>
<td>--</td>
<td>BR</td>
<td>ADD</td>
<td>Branch Prediction. BR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>target (MOVE) fetched</td>
</tr>
<tr>
<td>6</td>
<td>ADD</td>
<td>MOVE</td>
<td>BR</td>
<td>--</td>
<td>Check Branch Condition</td>
</tr>
<tr>
<td>7</td>
<td>BR</td>
<td>ADD</td>
<td>MOVE</td>
<td>--</td>
<td>2nd time through loop -</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>second MOVE executed</td>
</tr>
<tr>
<td>8</td>
<td>--</td>
<td>BR</td>
<td>ADD</td>
<td>MOVE</td>
<td>2nd ADD executed</td>
</tr>
<tr>
<td>9</td>
<td>MOVE</td>
<td>--</td>
<td>BR</td>
<td>ADD</td>
<td></td>
</tr>
<tr>
<td>n</td>
<td>MOVE</td>
<td>--</td>
<td>BR</td>
<td>MOVE</td>
<td>Incorrectly Predicted Branch</td>
</tr>
<tr>
<td>n+1</td>
<td>ADD</td>
<td>MOVE</td>
<td>BR</td>
<td>ADD</td>
<td>1 - 100, loop complete</td>
</tr>
<tr>
<td>n+2</td>
<td>STORE</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>Pipeline flush - STORE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>instruction fetched</td>
</tr>
<tr>
<td>n+3</td>
<td>STORE</td>
<td>STORE</td>
<td>--</td>
<td>--</td>
<td>Pipeline flush</td>
</tr>
<tr>
<td>n+4</td>
<td>--</td>
<td>--</td>
<td>STORE</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>n+5</td>
<td>--</td>
<td>--</td>
<td>STORE</td>
<td>--</td>
<td></td>
</tr>
<tr>
<td>n+6</td>
<td>--</td>
<td>--</td>
<td>STORE</td>
<td>--</td>
<td></td>
</tr>
</tbody>
</table>
Unconditional Branch Instructions

Unconditional branch instructions also make use of the branch prediction and prefetch logic in the instruction fetch unit. In unconditional branches, the instruction is decoded, the target location is fetched and placed in the instruction stream, and the unconditional branch is flushed from the prefetch buffer. This effectively removes the unconditional branches from the program entirely, and if the instruction fetch unit is ahead of the execution unit, unconditional branches can be performed with zero instruction time.

EXECUTION UNIT

The execution unit contains the general registers and is responsible for instruction execution. The arithmetic logic units (ALU) and barrel shifter work in close association with the execution unit. The barrel shifter is a hardware device that can shift any number of bits left, right, or circularly in a single clock cycle. The V1 processor has a 32-bit barrel shifter and the V2 processor has a 64-bit barrel shifter.

The general registers are found in the Rx register file. A duplicate copy of the registers is contained in the Ry register file. Duplicating the registers allows both Rx and Ry to be accessed in a single clock cycle.

The general data flow through the execution unit for numbers is as follows. Data is fetched from the Rx and Ry register files, operated on by the ALU, temporarily stored in the result register and then stored in the register files. Should data not yet stored in the register files be needed in a computation, the register select logic may bypass the register file and use the data on the bus as input to the ALU.

On the V2 processor illustrated in Figure 1-5, floating point numbers are unpacked and sent to the sign and exponent hardware and to the exponent ALU. This makes execution of floating point instructions more efficient. In addition to the exponent ALU and its hardware, double precision floating point numbers make use of the extended ALU for a 64-bit data path. The barrel shifter packs (reassembles) the results from the three ALU’s and the sign hardware into floating point values.
The following is an example of a two-instruction sequence that utilizes the register bypass data path in the execution unit. This bypass avoids the "pipeline interlock" delay that results when an instruction's operand is dependent on an instruction still in the pipe. The example also illustrates the use of the instruction pipeline shown in Figure 1-3.

ADD R6, R7  (operation: R6 is added to R7 and the sum is put in R8.)

AND R5, R6  (operation: R5 logically ANDs with R6 and the result is put in R5.)

<table>
<thead>
<tr>
<th>Cycle Clock</th>
<th>ADD</th>
<th>AND</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>The ADD instruction is fetched.</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>R6 and R7 are fetched from the register files.</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>The ALU ADDs R6 and R7, and puts the new R6 value on the bus.</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>The new R6 value is stored in the register file.</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>The new R5 value is stored in the register file.</td>
</tr>
</tbody>
</table>

During clock cycle 3, the AND instruction must fetch its operand R6. However, the value of R6 in the register file is outdated due to the ADD instruction computing a new R6 value. Consequently, the register bypass is used. This moves instructions through each pipeline stage in one clock cycle, and allows the pipeline to complete one instruction each clock cycle.
MEMORY CONTROLLER

The memory controller provides virtual-to-real address translation and error correction while handling all memory data for the processor and I/O devices. All memory accesses from the processor are virtual and go through the translation mapping table where they are converted to real addresses and presented to main memory. I/O devices on the I/O bus use real addresses and bypass the translation mapping table.

Main memory cycle time is 375 nanoseconds, and the memory controller processes four bytes per cycle. The CPU memory bus runs at full memory speed giving this bus a bandwidth of 10.7 megabytes per second. The I/O bus uses multiplexed address and data lines to minimize the use of connector pins on I/O boards. The I/O bus cycles in 500 nanoseconds and provides eight megabytes per second of direct memory access (DMA) bandwidth for I/O devices. Each board on the I/O bus contains its own DMA logic.

The memory controller can access from one to eight megabytes of main memory. All memory accesses are single-bit error corrected and double-bit error detected.
DATA TYPES

Both processors have instructions to load and store four different sizes of operands. The basic addressable unit is the 8-bit byte. The other operand sizes are the halfword (16-bits), the word (32-bits) and the double word (64-bits). The illustrations below give the notation and memory layout for each type of operand. Below each operand is an illustration showing how that operand is stored in registers.

Byte

MSB       LSB
0    7

0 0

Rx

Half-Word

MSB       LSB
0    7     8 15

0 1

Rx

Word

MSB       LSB
0    7     8 15 16 31

0 1 2 3

Rx

Double-Word

MSB       LSB
0    7     8 15 16 31 47 63

0 1 2 3 4 5 6 7

Rx Rx+1 mod 16
There are instructions that manipulate registers as 32-bit and 64-bit data types. The three 32-bit data types are: two’s complement signed integers, unsigned integers, and real numbers. The 64-bit data types consist of 64-bit unsigned integers, double precision real numbers, and 64-bit sets. Integer data types longer than 32 bits may be manipulated using extended precision integer arithmetic instructions.

**INTEGERS**

Integers are represented in two's-complement form and are in the range \(-2,147,483,648\) to \(2,147,483,647\), or unsigned in the range \(0\) to \(4,294,967,295\). The MSB of any data type is referred to as the sign bit, as shown below.

```
integer  s  
0 1 31
```

\(s = \text{sign bit}\)

**REAL NUMBERS (SINGLE PRECISION)**

Real numbers (represented in floating-point form) consist of three parts: a sign, a power-of-two exponent, and a mantissa. The value of a real number is:

\[(-1)^s \times 2^{(exponent-127)} \times 1.mantissa\]

For positive numbers, the sign bit (bit 0) is 0. For negative numbers, the sign bit is 1. The exponent of a real number is 8 bits long, and is biased by +127. The eight bits of the exponent give a range of 0 through 255. Subtracting the bias yields an exponent range of -127 through +128. The mantissa has an implicit leading one, and is 23 bits long. Zero is represented by all zeros.

```
s  exponent  mantissa 
0 1 8 9 31
```

**example:** \(1 = 0 01111111 00000000000000000000000_2 = 3F80 \ 0000_{16}\)

**example:** \(-10 = 1 \ 10000010 \ 00100000000000000000000_2 = C120 \ 0000_{16}\)
REAL NUMBERS (DOUBLE PRECISION)

Double reals are similar to reals, except that the mantissa is 52 bits, and the exponent is 11 bits. The exponent is biased by +1023. The eleven exponent bits give a range of 0 through 2047.

Subtracting the bias yields an exponent range of -1023 through +1024.

\[\begin{array}{|c|c|}
\hline
s & \text{exponent} & \text{mantissa} \\
\hline
0 & 1 & 11 \ldots 63 \\
\hline
\end{array}\]

example: \[1 = 0 \ 01111111111 \ 0000000000000\ldots00000000000_2 = 3FF0 \ 0000 \ 0000 \ 0000_{16}\]

example: \[-10 = 1 \ 10000000010 \ 0100000000000\ldots00000000000_2 = C024 \ 0000 \ 0000 \ 0000_{16}\]

SYNTAX CONVENTIONS

In the descriptions of instructions, the 16 general registers are referred to as Rx or Ry. Registers 0 through 15 are referred to as R0 through R15.

Double words occupy register pairs. A register pair, RPx, consists of Rx and Rx+1 mod 16. Rx holds the most significant bits of RPx, and Rx+1 holds the least significant bits. Example: RP5 refers to R5 and R6, with the most significant bits of the pair in R5, and the least significant bits in R6. RP15 refers to R15 and R0.

The program counter is referred to as PC. Bit 0 is the most significant bit of a data type. For 32-bit data types, bit 31 is the least significant bit. For 64-bit data types, bit 63 is the least significant bit.

Specific bits of a register or word are enclosed in brackets. For example, bit 3 of a register is referred to as Rx[3], or Ry[3]. The symbol ".." denotes a range of bits. For example, consecutive bits 6 through 9 of a register are referred to as Rx[6..9], or Ry[6..9].

Some instructions can optionally specify the 4-bit value in the Ry register field instead of the contents of Ry. This is indicated by using Ry-field instead of "Ry".
The instructions in the following sections are documented in the format shown below.

**NAME OF INSTRUCTION OR INSTRUCTION CLASS**

**Instruction Summary:**

<table>
<thead>
<tr>
<th>Instruction Mnemonic</th>
<th>Instruction Function</th>
<th>Syntactical Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TYP</td>
<td>Typical</td>
<td>This is a typical instruction</td>
</tr>
</tbody>
</table>

**Operation:**

The TYP instruction has no operation; it is an example of syntax conventions.
Chapter 2
MEMORY REFERENCE INSTRUCTIONS

INSTRUCTION FORMATS

Memory reference instructions use either the short displacement or long displacement formats shown below. These instructions either load data from memory to a register or store data in a register to memory.

Short displacement memory address

```
| cd | 0 | x | Rx | Ry | displacement |
```

```
...... opcode .....  
```

Long displacement memory address

```
| cd | 0 | x | Rx | Ry | displacement |
```

```
...... opcode .....  
```

cd = code or data space reference.
    code is specified as 00, 11
    data is specified as 01, 10

x = indexed

The Ridge 32 processors have two addressing modes, direct and indexed. These modes may be used in accessing either code or data space with either short or long displacement memory address formats. One bit of the opcode is used to specify that the instruction is indexed, another bit is used to specify long displacement, and another two bits in combination indicate code or data space.

The 32-bit short displacement memory address format instructions have a 16-bit displacement field which is sign extended to a full 32 bits. The 48-bit long displacement memory address format instructions have a 32-bit displacement field.
The effective address for a memory reference instruction is calculated as follows.

<table>
<thead>
<tr>
<th>Address Space</th>
<th>Indexed</th>
<th>Effective Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>No</td>
<td>Displacement</td>
</tr>
<tr>
<td>Data</td>
<td>Yes</td>
<td>Ry + displacement</td>
</tr>
<tr>
<td>Code</td>
<td>No</td>
<td>PC + displacement</td>
</tr>
<tr>
<td>Code</td>
<td>Yes</td>
<td>PC + Ry + displacement</td>
</tr>
</tbody>
</table>

Each effective address for a memory reference instruction is explained below.

**Displacement.** The memory address is the displacement field from the instruction. All memory references are 32-bit virtual addresses. This form references data space.

**Ry + displacement.** The contents of register Ry are added to the displacement field. Memory is then read or written at this location.

**PC + displacement.** Instructions that reference code space do so relative to the program counter (PC). PC is added to the displacement field and memory is read from this location. Code space is never written.

**PC + Ry + displacement.** PC is added to the displacement field, the result is added to the contents of Ry. Memory is then read at this location.

Indexing takes place with full 32-bit signed integers in two's-complement notation. Displacements are also treated as 32-bit signed integers in two's complement notation. Short displacement memory addresses are sign extended to 32 bits by replicating the MSB into the upper 16 bits. The resulting effective address is an absolute displacement from location zero in the data space. Negative addresses (MSB set) are virtual addresses in the range of two to four billion.

These address computations allow indexes to be positive or negative relative to the displacement, or allow the displacement to be positive or negative relative to the index. Code space addresses are program counter (PC) relative and thus make relocatable code.

All addressing formats have the same instruction execution time. Instructions referencing data space optionally add Ry to the displacement as the address is presented to memory. Instructions referencing code space optionally add Ry to the precomputed PC + displacement. The fetch unit contains logic that performs this function as part of the instruction prefetch.
INSTRUCTION DESCRIPTIONS

Descriptions of load, store, and load address memory instructions follow. Optional items are surrounded by parentheses.

LOAD INSTRUCTIONS

Instruction Summary:

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Meaning</th>
<th>Operands</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOADB</td>
<td>Load Byte</td>
<td>Rx[24..31] ← contents of (Ry +) displacement Rx[0..23] ← 0</td>
</tr>
<tr>
<td>LOADH</td>
<td>Load Halfword</td>
<td>Rx[16..31] ← contents of (Ry +) displacement Rx[0..15] ← 0</td>
</tr>
<tr>
<td>LOAD</td>
<td>Load Word</td>
<td>Rx ← contents of (Ry +) displacement</td>
</tr>
<tr>
<td>LOADD</td>
<td>Load Double Word</td>
<td>RPx ← contents of (Ry +) displacement</td>
</tr>
</tbody>
</table>

Operation:

The register Rx is loaded with the data stored in memory at the effective address. Ry may optionally be used as an index register. The data element must be aligned on a boundary that is a multiple of the length of the data element.

The LOADB instruction loads the byte into bits 24-31 of the specified register and sets bits 0-23 to zero.

The LOADH instruction loads the halfword into bits 16-31 of the specified register and sets bits 0-15 to zero.

The LOAD instruction loads the word into the specified register.

The LOADD instruction loads two words into RPx.

The instructions shown above are for loading data from data space. A load-from-code-space form for each of the above instructions adds PC to the effective address. The Ridge assembler, AS, distinguishes between the instruction forms by noting that the displacement is in code or data space. See the AS section in the ROS Programmer’s Guide for details.
STORE INSTRUCTIONS

Instruction Summary:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Store Type</th>
<th>Size</th>
<th>Source/Offset</th>
<th>Target</th>
</tr>
</thead>
<tbody>
<tr>
<td>STOREB</td>
<td>Store</td>
<td>Byte</td>
<td>Rx[24..31]</td>
<td>(Ry +) displacement</td>
</tr>
<tr>
<td>STOREH</td>
<td>Store</td>
<td>Halfword</td>
<td>Rx[16..31]</td>
<td>(Ry +) displacement</td>
</tr>
<tr>
<td>STORE</td>
<td>Store</td>
<td>Word</td>
<td>Rx</td>
<td>contents of (Ry +) displacement</td>
</tr>
<tr>
<td>STORED</td>
<td>Store</td>
<td>Double</td>
<td>RPx</td>
<td>contents of (Ry +) displacement</td>
</tr>
<tr>
<td></td>
<td>Word</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Operation:

The store instructions move data from the registers into memory. The effective address must be a multiple of the length of the data element.

The STOREB instruction places bits 24-31 of the specified register into memory at the effective address. Other bits (0-23) are ignored.

The STOREH instruction places bits 16-31 of the specified register into memory at the effective address. Other bits (0-15) are ignored.

The STORE instruction places the word into memory at the effective address.

The STORED instruction places the double words into memory at the effective address.

LOAD ADDRESS INSTRUCTIONS

Instruction Summary:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>LADDR</td>
<td>Rx ← (contents of Ry) + constant</td>
</tr>
<tr>
<td>LADDR</td>
<td>Rx ← PC (+ contents of Ry) + constant</td>
</tr>
</tbody>
</table>

Operation:

The load address instructions store the effective address into Rx. These instructions do not perform memory references, but instead load a constant from the instruction stream into a code- or data-relative register.

The LADDR instruction can be used to load two- or four-byte immediate values and, in indexed mode, can be used to add a constant to a register.

The operation of LADDR is varied by specifying Ry or a code-relative constant. If constant is data-relative, LADDR either loads register Rx with constant or loads register Rx with the sum of the contents of Ry and constant.

If the constant is code-relative, LADDR either loads register Rx with PC + constant or loads register Rx with the sum of the contents of Ry and PC + constant.
Chapter 3
REGISTER FORMAT INSTRUCTIONS

INSTRUCTION FORMAT

Register-to-register format instructions process data taken from a specified general register. These instructions use the register-to-register instruction format shown below. Generally, two registers are specified and the result usually replaces Rx.

Register-to-register

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>7</th>
<th>8</th>
<th>11</th>
<th>12</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>8-bit opcode</td>
<td>Rx</td>
<td>Ry</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A few register-to-register format instructions also have an immediate mode. In immediate mode the 4-bit value of the Ry register field is used to specify an integer in the range from 0 to 15.
INSTRUCTION DESCRIPTIONS

The following pages describe the register-to-register format instructions.

INTEGER ARITHMETIC INSTRUCTIONS

Instruction Summary:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>Integer add</td>
<td>Rx ← Rx + Ry</td>
</tr>
<tr>
<td>DIV</td>
<td>Integer divide</td>
<td>Rx ← Rx/Ry</td>
</tr>
<tr>
<td>MPY</td>
<td>Integer multiply</td>
<td>Rx ← Rx*Ry</td>
</tr>
<tr>
<td>NEG</td>
<td>Integer negate</td>
<td>Rx ← 2's complement of Ry</td>
</tr>
<tr>
<td>REM</td>
<td>Integer remainder</td>
<td>Rx ← Rx - ((Rx/Ry)*Ry)</td>
</tr>
<tr>
<td>SUB</td>
<td>Integer subtract</td>
<td>Rx ← Rx - Ry</td>
</tr>
</tbody>
</table>

Operation:

The integer arithmetic instructions operate on 32-bit two’s complement integers.

The ADD instruction adds Rx and Ry and puts the sum in Rx.

The DIV instruction divides Rx by Ry and puts the quotient in Rx.

The MPY instruction multiplies Rx and Ry and replaces the contents of Rx with the low order 32 bits of the product.

The NEG instruction puts the 2’s complement of Ry in Rx.

The REM instruction divides Rx by Ry and puts the signed remainder in Rx. The sign of the remainder will be the sign of the divisor.

The SUB instruction subtracts Rx from Ry and puts the difference in Rx.
LOGICAL OPERATOR INSTRUCTIONS

Instruction Summary:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Operation</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND</td>
<td>Logical And</td>
<td>Rx ← Rx AND Ry</td>
</tr>
<tr>
<td>MOVE</td>
<td>Move Register</td>
<td>Rx ← Ry</td>
</tr>
<tr>
<td>NOT</td>
<td>Logical Not</td>
<td>Rx ← 1's complement of Ry</td>
</tr>
<tr>
<td>OR</td>
<td>Logical Or</td>
<td>Rx ← Rx OR Ry</td>
</tr>
<tr>
<td>XOR</td>
<td>Logical Xor</td>
<td>Rx ← Rx XOR Ry</td>
</tr>
<tr>
<td>NOP</td>
<td>No operation</td>
<td>Rx ← Rx</td>
</tr>
</tbody>
</table>

Operation:

The logical operator instructions operate on 32-bit unsigned integers in registers. The result replaces the contents of Rx.

The AND instruction performs logical AND on the contents of Rx and Ry and puts the result in Rx.

The MOVE instruction copies the contents of Ry into Rx.

The NOT instruction 1's complements the contents of Ry and puts the result in Rx.

The OR instruction performs logical OR on the contents of Rx and Ry and puts the result in Rx.

The XOR instruction performs logical XOR on the contents of Rx and Ry and puts the result in Rx.

The NOP instruction performs no operation and is sometimes used to fill instruction space. It supplies padding between modules to allow for proper alignment.
INTEGER AND LOGICAL IMMEDIATE INSTRUCTIONS

Instruction Summary:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVE</td>
<td>Move immediate</td>
<td>Rx ← Ry field</td>
</tr>
<tr>
<td>NOT</td>
<td>Not immediate</td>
<td>Rx ← 1’s complement of Ry field</td>
</tr>
<tr>
<td>ADD</td>
<td>Add immediate</td>
<td>Rx ← Rx + Ry field</td>
</tr>
<tr>
<td>SUB</td>
<td>Subtract immediate</td>
<td>Rx ← Rx - Ry field</td>
</tr>
<tr>
<td>AND</td>
<td>And immediate</td>
<td>Rx ← Rx AND Ry field</td>
</tr>
<tr>
<td>MPY</td>
<td>Multiply immediate</td>
<td>Rx ← Rx*Ry field</td>
</tr>
</tbody>
</table>

Operation:

The integer and logical immediate instructions share the same format and perform the same operations as the integer arithmetic and logical operator instructions previously described. The immediate instructions differ in that the four-bit value of the Ry field is used instead of the register contents of Ry. The integer and logical immediate register-to-register instruction format is shown below.

Register-to-register

```
<table>
<thead>
<tr>
<th>0</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>7</th>
<th>8</th>
<th>11</th>
<th>12</th>
<th>15</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>Rx</td>
<td></td>
<td>Ry</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

The Ry field is treated as a 4-bit integer constant.
EXTENDED PRECISION INTEGER INSTRUCTIONS

Instruction Summary:

<table>
<thead>
<tr>
<th>Code</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| EADD | Extended Integer Add | Rx ← Rx + Ry + R0[31]  
R0[31] ← carry  
R0[30] ← overflow |
| EDIV | Extended Integer Divide | Rx ← RPx/Ry  
Ry ← the remainder |
| EMPY | Extended Integer Multiply | RPx ← Rx*Ry |
| ESUB | Extended Integer Subtract | Rx ← Rx 1's complement + Ry + R0[31]  
R0[31] ← carry  
R0[30] ← overflow |

Operation:

The extended precision integer instructions can be used to implement multiple-word arithmetic.

The EADD instruction adds the two's-complement integers in Rx and Ry, and at the same time adds the carry-in from R0[31], and puts the least significant 32 bits of the sum in Rx. The carry-out (most significant) bit is put in R0[31]. Overflow is indicated in R0[30]. The upper 30 bits of R0 are set to zero.

The typical use of the EADD instruction to implement multiple-word arithmetic is used as follows: R0[31] is set to zero. The least significant words are EADDed, the next-most significant words are EADDed, and so on to the most significant words. Overflow can then be checked after the last EADD.

The EDIV instruction divides the 64-bit unsigned contents of RPx by the unsigned 32-bit contents of Ry, and places the unsigned quotient in Rx and the unsigned remainder in Ry.

The EMPY instruction takes two unsigned 32-bit integers and produces an unsigned 64-bit product and places it in RPx.

The ESUB instruction one's complement subtracts the two's-complement integers in Rx and Ry, and at the same time adds the carry-in from R0[31], then puts the least significant 32-bit two's-complement difference in Rx. The carry-out (most significant) bit is put in R0[31]. Overflow is indicated in R0[30]. The upper 30 bits of R0 are set to zero.

The typical use of the ESUB instruction to implement multiple-word arithmetic is used as follows: R0[31] is set to one. The least significant words are ESUBed, the next-most significant words are ESUBed, and so on to the most significant words. Overflow can then be checked after the last ESUB.
REAL INSTRUCTIONS

Instruction Summary:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIXR</td>
<td>Round Real to Integer</td>
<td>Rx ← ROUND Ry</td>
</tr>
<tr>
<td>FIXT</td>
<td>Truncate Real to Integer</td>
<td>Rx ← TRUNC Ry</td>
</tr>
<tr>
<td>FLOAT</td>
<td>Convert Integer to Real</td>
<td>Rx ← FLOAT Ry</td>
</tr>
<tr>
<td>MAKERD</td>
<td>Convert Real to Double Real</td>
<td>RPx ← DOUBLE Ry</td>
</tr>
<tr>
<td>RADD</td>
<td>Real Add</td>
<td>Rx ← Rx + Ry</td>
</tr>
<tr>
<td>RDIV</td>
<td>Real Divide</td>
<td>Rx ← Rx/Ry</td>
</tr>
<tr>
<td>RMPY</td>
<td>Real Multiply</td>
<td>Rx ← Rx*Ry</td>
</tr>
<tr>
<td>RNEG</td>
<td>Real Negate</td>
<td>Rx ← -Ry</td>
</tr>
<tr>
<td>RSUB</td>
<td>Real Subtract</td>
<td>Rx ← Rx - Ry</td>
</tr>
</tbody>
</table>

Operation:

These instructions operate on 32-bit real numbers.

The FIXR instruction converts the single-precision real contents of Ry into a two's-complement integer in Rx. Values are rounded as described in the AS section of the ROS Programmer's Guide.

The FIXT instruction converts the single-precision real number in Ry into a 32-bit integer in Rx. All bits to the right of the decimal point are lost.

The FLOAT instruction converts the integer in Ry into a real number in Rx and rounds if necessary.

The MAKERD instruction converts the real number in Ry into a double precision real number in RPx.

The RADD instruction adds the 32-bit real numbers in Rx and Ry and puts the sum in Rx.

The RDIV instruction divides the 32-bit real number in Rx by the 32-bit real number in Ry and puts the result in Rx.

The RMPY instruction multiplies the 32-bit real numbers in Rx and Ry and puts the product in Rx.

The RNEG instruction negates the real number in Ry and puts the result in Rx.

The RSUB instruction subtracts the real number in Ry from the real number in Rx and puts the difference in Rx.
DOUBlE REAL INSTRUCTIONS

Instruction Summary:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>DFIXR</td>
<td>Round Double Real to Integer</td>
<td>Rx ← ROUND RPy</td>
</tr>
<tr>
<td>DFIXT</td>
<td>Truncate Double Real to Integer</td>
<td>Rx ← TRUNC RPy</td>
</tr>
<tr>
<td>DFLOAT</td>
<td>Convert Integer to Double Real</td>
<td>RpX ← DOUBLE FLOAT Ry</td>
</tr>
<tr>
<td>DRADD</td>
<td>Double Real Add</td>
<td>RpX ← RpX + RpY</td>
</tr>
<tr>
<td>DRDIV</td>
<td>Double Real Divide</td>
<td>RpX ← RpX/RpY</td>
</tr>
<tr>
<td>DRMPY</td>
<td>Double Real Multiply</td>
<td>RpX ← RpX*RpY</td>
</tr>
<tr>
<td>DRNEG</td>
<td>Double Real Negate</td>
<td>RpX ← -RpY</td>
</tr>
<tr>
<td>DRSUB</td>
<td>Double Real Subtract</td>
<td>RpX ← RpX - RpY</td>
</tr>
<tr>
<td>MAKEDR</td>
<td>Round Double Real to Real</td>
<td>Rx ← REAL RpY</td>
</tr>
</tbody>
</table>

Operation:

The double real instructions perform the same operations as the real instructions previously described, except the double real instructions operate on double real format data, working on register pairs.
BIT-ORIENTED INSTRUCTIONS

Instruction Summary:

CBIT  Clear Bit  RPx[Ry mod 64] ← 0
SBIT  Set Bit    RPx[Ry mod 64] ← 1
TBIT  Test Bit   Rx[31] ← 1 if RPx [Ry mod 64] = 1
          0 if RPx [Ry mod 64] = 0
          Rx[0..30] ← 0

Operation:

The CBIT instruction specifies a bit number from 0-63 in Ry and the specified bit of RPx is set to zero.

The SBIT instruction specifies a bit number from 0-63 in Ry and the specified bit of RPx is set to 1.

In the TBIT instruction Ry specifies a bit number from 0-63, which is tested in RPx. The tested bit is duplicated in bit 31 of Rx, and bits 0-30 of Rx are set to zero.

TEST INSTRUCTION

Instruction Summary:

TEST  Test Values  Rx ← 1 if Rx relop Ry is true
          0 if Rx relop Ry is false
          or
          Rx ← 1 if Rx relop Ry-field is true
          0 if Rx relop Ry-field is false

Operation:

The TEST instruction uses a relational operator (relop) to compare two values and sets Rx to either 0 or 1, depending on the result of the test. The second operand is either the contents of the register Ry, or the 4-bit value of the Ry register field. The comparison is done using signed two's complement arithmetic. The comparison relop may be one of the following: equal to (=), less than (<), greater than (>), not equal to (<>), less than or equal to (<=), or greater than or equal to (>=).
COMPARE INSTRUCTIONS

Instruction Summary:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Type</th>
<th>Rx Assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>LCOMP</td>
<td>Logical Compare</td>
<td>$Rx \leftarrow -1$, if $Rx &lt; Ry$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$Rx \leftarrow 0$, if $Rx = Ry$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$Rx \leftarrow 1$, if $Rx &gt; Ry$</td>
</tr>
<tr>
<td>DCOMP</td>
<td>Double Integer Compare</td>
<td>$Rx \leftarrow -1$, if $RP_x &lt; RP_y$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$Rx \leftarrow 0$, if $RP_x = RP_y$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$Rx \leftarrow 1$, if $RP_x &gt; RP_y$</td>
</tr>
<tr>
<td>RCOMP</td>
<td>Real Compare</td>
<td>$Rx \leftarrow -1$, if $Rx &lt; Ry$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$Rx \leftarrow 0$, if $Rx = Ry$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$Rx \leftarrow 1$, if $Rx &gt; Ry$</td>
</tr>
<tr>
<td>DRCOMP</td>
<td>Double Real Compare</td>
<td>$Rx \leftarrow -1$, if $RP_x &lt; RP_y$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$Rx \leftarrow 0$, if $RP_x = RP_y$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$Rx \leftarrow 1$, if $RP_x &gt; RP_y$</td>
</tr>
</tbody>
</table>

Operation:

The LCOMP instruction compares registers $Rx$ and $Ry$ using unsigned arithmetic. Register $Rx$ is set to -1, 0, or +1, depending on whether $Rx$ is less than, equal to, or greater than $Ry$, respectively.

The DCOMP instruction compares register pairs $RP_x$ and $RP_y$ using two's complement arithmetic. Register $Rx$ is set to -1, 0, or +1, depending on whether $RP_x$ is less than, equal to, or greater than $RP_y$, respectively.

The RCOMP instruction compares real numbers in registers $Rx$ and $Ry$ using sign magnitude form. Register $Rx$ is set to -1, 0, or +1, depending on whether $Rx$ is less than, equal to, or greater than $Ry$, respectively.

The DRCOMP instruction compares double real numbers in register pairs $RP_x$ and $RP_y$ using sign magnitude form. Register $Rx$ is set to -1, 0, or +1, depending on whether $RP_x$ is less than, equal to, or greater than $RP_y$, respectively.
SHUFFLE INSTRUCTIONS

The shuffle instructions take the shuffle count from the contents of register Ry or from the 4-bit value in the Ry field. All shuffle execution times are independent of the number of bits shifted due to the use of the barrel shifter.

Single register shifts shift the value in Rx from 0 to 32 bits. Double register shifts shift the value in RP from 0 to 63 bits. Only the low order 5 bits (6 bits for double shifts) of Ry are used as the shift count. The immediate shift forms allow shifts from 0 to 15 bits using the four bits of Ry field as the shift count.

Instruction Summary:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSL</td>
<td>Circular Shift Left</td>
</tr>
<tr>
<td>LSL</td>
<td>Logical Shift Left</td>
</tr>
<tr>
<td>LSR</td>
<td>Logical Shift Right</td>
</tr>
<tr>
<td>ASL</td>
<td>Arithmetic Shift Left</td>
</tr>
<tr>
<td>ASR</td>
<td>Arithmetic Shift Right</td>
</tr>
<tr>
<td>DSL SL</td>
<td>Double Logical Shift Left</td>
</tr>
<tr>
<td>DLSR</td>
<td>Double Logical Shift Right</td>
</tr>
</tbody>
</table>

Rx circularly shifted left by Ry or Ry-field
Rx shifted left by Ry or Ry-field
Rx shifted right by Ry or Ry-field
Rx shifted left by Ry or Ry-field
Rx shifted right by Ry or Ry-field, filling with sign bit
RP shifted left by Ry or Ry-field
RP shifted right by Ry or Ry-field

Operation:

The CSL instruction circularly shifts bits left in Rx. Bits shifted out of bit 0 are shifted into bit 31.

The LSL instruction shifts bits left in Rx and fills emptied positions with zeros.

The LSR instruction shifts bits right in Rx and fills emptied positions with zeros.

The ASL instruction shifts left and preserves the sign bit.

The ASR instruction shifts right and fills the left bits with duplicates of the sign bit.

The DSL and DLSR instructions correspond to LSL and LSR, except that RP is treated as a single 64-bit register.
SIGN EXTEND INSTRUCTIONS

Instruction Summary:

SEB  Sign Extend Byte
      \[ Rx[0..23] \leftarrow Ry[24] , \]
      \[ Rx[24..31] \leftarrow Ry[24..31] \]

SEH  Sign Extend Halfword
     \[ Rx[0..15] \leftarrow Ry[16] , \]
     \[ Rx[16..31] \leftarrow Ry[16..31] \]

Operation:

The sign extend instructions change 8- or 16-bit integers into full word integers.

The SEB instruction makes bits 0-23 in register Rx the same as bit 24 in register Ry. Bits 24-31 in Ry are copied to Rx.

The SEH instruction makes bits 0-15 in register Rx the same as bit 16 in register Ry. Bits 16-31 in Ry are copied to Rx.
Chapter 4
PROGRAM CONTROL INSTRUCTIONS

BRANCH INSTRUCTION FORMAT AND DESCRIPTION

Branch instructions use either the short or long displacement memory address instruction formats shown below. When the least significant bit of the displacement is set, the branch is predicted to be taken.

Short displacement memory address

<table>
<thead>
<tr>
<th>8-bit opcode</th>
<th>Rx</th>
<th>Ry</th>
<th>displacement</th>
</tr>
</thead>
</table>

Long displacement memory address

<table>
<thead>
<tr>
<th>8-bit opcode</th>
<th>Rx</th>
<th>Ry</th>
<th>displacement</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>7</td>
<td>8</td>
<td>11 12 15 16</td>
</tr>
</tbody>
</table>

Branch instructions either switch execution to the instruction at the branch target address, or have no effect. If the branch instructions have no effect then the next sequential instruction following the branch is executed. Branch instructions affect the value of the program counter (PC) as shown below.

Next PC ← PC + branch instruction length (next sequential instruction)

or

Next PC ← PC + displacement (branch target address)

The branch instructions use program counter (PC) relative addressing, which allows self-relocating code. The target address of the branch instruction is computed by adding the 32-bit signed displacement (sign extended to 32 bits in the short form case) to the PC at the beginning of the branch instruction.

The least significant bit of the displacement field is used by the processor to predict whether or not the branch will be taken. If the bit is one, the processor will prefetch the instruction at the target address. If the bit is zero, the processor will prefetch the next sequential instruction. If the bit is incorrect, the program will execute correctly, but the next instruction after the branch will be delayed by two to four cycles to fill the pipeline.
INSTRUCTION DESCRIPTIONS

The following pages describe the branch instructions.

BRANCH INSTRUCTIONS

Instruction Summary:

BR       Unconditional Branch       PC ← PC + displacement
BR       Conditional Branch         PC ← PC + displacement, if Rx relop Ry
                                          or Rx relop Ry-field

Operation:

The unconditional branch instruction changes PC to the target address, PC +
displacement. The branch prediction bit is ignored and the target instruction is
always prefetched.

The conditional branch instruction compares Rx to the contents of Ry or to the
4-bit value of the Ry-field, then may conditionally branch to the target location.
The conditional branch instruction comparisons are made using two's comple-
ment arithmetic. The comparison uses the relational operator (relop), which
may be: equal to ( = ), less than ( < ), greater than ( > ), not equal to ( <> ), less
than or equal to ( <= ), or greater than or equal to ( >= ).

LOOP CONTROL INSTRUCTION

Instruction Summary:

LOOP  Increment and Branch      Rx ← Rx + Ry-field
                                          PC ← PC + displacement, if Rx < 0,

Operation:

The LOOP instruction is similar to the conditional branch described above. The
LOOP instruction adds the 4-bit value of the Ry field to the contents of Rx and
branches to the target location if the result is less than zero. If Rx is equal to
or greater than zero, the next sequential instruction is executed.
SUBROUTINE CALL AND RETURN INSTRUCTIONS

There are three subroutine call and return instructions: call subroutine, call subroutine register and return from subroutine.

CALL SUBROUTINE INSTRUCTION

Instruction Format:

The call subroutine instruction uses the short and long displacement memory address instruction format shown below. The second operand field, Ry, is not used in this instruction.

Short displacement memory address

```
CALL  Rx  displacement
```

Long displacement memory address

```
CALL  Rx  displacement
        0 7 8 15 16 31 47
```

Instruction Summary:

CALL    Call Subroutine    Rx ← PC + instruction length,
        PC ← PC + displacement

Operation:

The call instruction places the address of the next instruction in Rx and transfers execution to the target location (PC + displacement). Short displacement memory addresses are sign extended. Like the branch instructions, the call instruction uses program counter (PC) relative addressing, which allows self-relocating code.
CALL SUBROUTINE REGISTER AND RETURN INSTRUCTIONS

Instruction Format:

The CALLR and RET instructions use the register-to-register instruction format shown below.

Register-to-register

```
    0  7  8  11 12  15
   8-bit opcode Rx Ry
```

Instruction Summary:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>CALLR</td>
<td>Call Subroutine Register</td>
<td>Rx ← PC + 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PC ← PC + Ry</td>
</tr>
<tr>
<td>RET</td>
<td>Return from Subroutine</td>
<td>Rx ← PC + 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PC ← Ry</td>
</tr>
</tbody>
</table>

Operation:

The CALLR instruction stores the address of the next sequential instruction, PC + 2 in Rx, and branches to the location PC + Ry.

The RET instruction stores the address of the next sequential instruction, PC + 2 in Rx and branches to the absolute address in Ry. The main use of RET is in returning from subroutines, but it can also be used as a call to a subroutine when the absolute rather than the relative address is known. Care must be taken in using the RET instruction for this purpose so that the code remains self-relocating.
Appendix A: RIDGE OPCODE MAP

INSTRUCTION FORMATS:

<table>
<thead>
<tr>
<th>Opcode</th>
<th>1st 2nd Operands</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register Format</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory Reference, Short Format</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory Reference, Long Format</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Segment</th>
<th>Format Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>Code</td>
<td>Short</td>
</tr>
<tr>
<td>Code</td>
<td>Long</td>
</tr>
<tr>
<td>Data</td>
<td>Short</td>
</tr>
<tr>
<td>Data</td>
<td>Long</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>M/S 1st Significant Nibble (Hex), Opcode (4:7)</th>
<th>M/S 2nd Significant Nibble (Hex), Opcode (3:2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVE</td>
<td>NEG</td>
</tr>
<tr>
<td>NOP</td>
<td>MOVE</td>
</tr>
<tr>
<td>FIET</td>
<td>FJX</td>
</tr>
<tr>
<td>DFIET</td>
<td>DFLX</td>
</tr>
<tr>
<td>SUS</td>
<td>LUS</td>
</tr>
<tr>
<td>TEST</td>
<td>CALLR</td>
</tr>
<tr>
<td>LSL</td>
<td>LSR</td>
</tr>
<tr>
<td>BR</td>
<td>BR</td>
</tr>
<tr>
<td>STOREB</td>
<td>STOREH</td>
</tr>
<tr>
<td>B</td>
<td>X</td>
</tr>
<tr>
<td>C</td>
<td>X</td>
</tr>
<tr>
<td>D</td>
<td>X</td>
</tr>
<tr>
<td>E</td>
<td>X</td>
</tr>
<tr>
<td>F</td>
<td>X</td>
</tr>
</tbody>
</table>

X = Indexed (i.e., target address is further offset by a register named in the second operand field). Immediate (Immed) = the second operand field contains a value.
Ridge Computers
Corporate Headquarters

2451 Mission College Blvd.
Santa Clara, California 95054
Phone: (408) 986-8500
Telex: 176956