Hardware Reference Manual

Third Edition: 9007-C (SEP 85)
PUBLICATION HISTORY

Manual Title: Hardware Reference Manual

First Edition: 9007 (AUG 82)
Second Edition: 9007-B (APR 84)
Third Edition: 9007-C (SEP 85)

NOTICE

No part of this document may be translated, reproduced, or copied in any form or by any means without the written permission of Ridge Computers.

The information contained in this document is subject to change without notice. Ridge Computers shall not be liable for errors contained herein, or for incidental or consequential damages in connection with the use of this material.
PREFACE

For each Ridge I/O board, this technical manual describes the control switches, indicator lights, pin assignments, internal cabling, theory of operation, and programming details. Each I/O board is optional equipment for the base system.

The base Ridge 32 system contains a CPU fetch board, CPU execute board, clock board, and a memory board, all of which are proprietary devices not explained in detail in this manual.

This manual may be reworked in the future into one or more manuals.

The Floppy Disc / Line Printer (FDLP) board is also a part of the base system, but is explained in more detail than the CPU and clock boards.

All rights reserved.
Printed in the U.S.A.
## CONTENTS

### Chapter 1: RIDGE 32 SYSTEM

**STANDARD BOARDS**

- RIDGE 32 CARD CAGE 1-1
- FRONT PANEL SWITCHES 1-3
- CLOCK BOARD CONTROL SWITCHES 1-3
- CLOCK BOARD INDICATOR LIGHTS 1-4
- SYSTEM BOOT 1-4

**SELF-TEST**

1-5

**CONTROLLER BOARDS**

1-5

### Chapter 2: FLOPPY DISC / LINE PRINTER CONTROLLER

**FDLP CONTROL SWITCHES, INDICATOR LIGHTS, AND PIN ASSIGNMENTS**

- FDLP BOARD LAYOUT 2-1
- FDLP BOARD CABLING 2-2
- FDLP BOARD P4 CONNECTOR 2-3
- FDLP BOARD P3 CONNECTOR 2-4
- FDLP BOARD P2 CONNECTOR (FLOPPY DRIVE INTERFACE) 2-5
- FDLP BOARD P1 CONNECTOR (TEST PORT) 2-6
- FDLP RS-232 PORTS ON JUNCTION PANEL ASSEMBLY (JPA) 2-6
- CENTRONICS PRINTER CABLE 2-7
- DATA PRODUCTS CABLE (OLD STYLE) 2-8
- DATA PRODUCTS CABLE (NEW STYLE) 2-9
- VERSATEC CABLE 2-10

**FDLP THEORY OF OPERATION**

- FDLP INTRODUCTION 2-11
- FDLP BOARD LAYOUT 2-11
- I/O READ, WRITE, AND INTERRUPT LOGIC 2-12
  - Interrupt State Machine 2-12
  - I/O Read State Machine 2-12
  - I/O Write State Machine 2-13

- DMA LOGIC 2-13
  - Ridge to Z80 Memory Transfers 2-14
  - Z80 to Ridge Memory Transfers 2-15
FDLP BOARD PROGRAMMING

OVERVIEW
FDLP PROGRAMMING FOR TERMINALS
TERMINAL WRITE DCBS
TERMINAL READ DCBS
TERMINAL CONTROL DCBS
FDLP BOARD PROGRAMMING FOR THE FLOPPY DISC DRIVE
FLOPPY DISC DEVICE CONTROL BLOCK (DCB)
VERSATEC AND PRINTER DEVICE CONTROL BLOCK (DCB)
FDLP MONITOR PROGRAM
Special Characters and Syntax Notation
Definition of Terms
Display Z80 Memory Command
Display Z80 Registers Command
Read Diagnostic Floppy Disc Command
Format a Floppy Disc Command
Format a Track Command
Read a Port Command
Read a Port, Repeatedly, Command
Jump to Address Command
Download Z80 Memory Command
Modify Z80 Memory Command
Write to a Port Command
Write to a Port, Repeatedly, Command
Display Ridge Memory (Peek) Command
Modify Ridge Memory (Poke) Command
Print Memory to Data Products Printer Command
Print Memory to Versatec Printer Command
Quiet Mode Command
Read from Floppy Drive Command
Recalibrate Floppy Drive Command
Read Floppy ID
Sense Floppy Drive Command
Seek Floppy Drive Command
Switch RBUG Port Command
Transfer Data Between Ridge Memory and Z80 Memory Command
Exercise Printers Command
Write to Floppy Drive Command
Execute Test Programs Command
Execute Z80 LDIR Command
Exercise Terminal Ports Command
Chapter 3: HARD DISC CONTROLLER BOARD

HARD DISC SWITCHES, INDICATORS, AND PINS

HARD DISC BOARD LAYOUT 3-1
HARD DISC BOARD CABLING 3-2
HARD DISC P4 CONNECTOR - ANSI 3-3
HARD DISC P3 CONNECTOR - PRIAM 3-4
HARD DISC P1 CONNECTOR 3-5

THEORY OF OPERATION 3-6

FUNCTIONAL DESCRIPTION 3-6
HD INTRODUCTION 3-6
HD BOARD LAYOUT 3-7
I/O READ, WRITE, AND INTERRUPT LOGIC 3-7
DMA LOGIC 3-8
SERDES/SYNC DETECTOR/COMPARATOR 3-9
ECC CIRCUITS 3-9
Z80 SECTION 3-10
BIT MACHINE 3-11
PARALLEL INTERFACE 3-11

HARD DISC PROGRAMMING 3-12

GENERAL 3-12
HARD DISC CONTROLLER DEVICE CONTROL BLOCK (DCB) 3-14
MONITOR PROGRAM 3-15
Breakpoint Command 3-16
Display Z80 Memory Command 3-16
Display Z80 Registers Command 3-16
Display FIFO Command 3-16
Load FIFO Command 3-16
Format Command 3-16
Read a Port Command 3-16
Read a Port, Repeatedly, Command 3-16
Jump to Address Command 3-17
Download Z80 Memory Command 3-17
Modify Z80 Memory Command 3-17
Write to a Port Command 3-17
Write to a Port, Repeatedly, Command 3-17
Display Ridge Memory (Peek) Command 3-17
Modify Ridge Memory (Poke) Command 3-17
Read from Hard Disc Command 3-18
Seek Command 3-18
Transfer Data Between Ridge Memory and Z80 Memory Command 3-18
Transfer Data Between Ridge and Z80 Memory, Forever, Command 3-18
Verify Hard Disc Command 3-18
Write to Hard Disc Command 3-18
Execute Test Programs Command 3-18
Execute Z80 LDIR Command 3-19
Chapter 4: SMD CONTROLLER BOARD

SMD CONTROL SWITCHES, INDICATOR LIGHTS, AND PIN ASSIGNMENTS

SMD BOARD LAYOUT
SMD BOARD CABLEING
SMD BOARD SWITCHES
SMD "A" CABLE (TAG BUS I/O INTERFACE)
SMD "B" CABLE (CABLE INTERFACE)
SMD MONITOR CABLE

THEORY OF OPERATION

FUNCTIONAL DESCRIPTION
The "A" Cable
The "B" Cable

SMD INTRODUCTION
SMD BOARD LAYOUT
I/O READ, WRITE, AND INTERRUPT LOGIC
DMA LOGIC
SERDES/SYNC DETECTOR/COMPARATOR
ECC CIRCUITS
Z80 SECTION
BIT MACHINE
PARALLEL INTERFACE

SMD BOARD PROGRAMMING

GENERAL
SMD CONTROLLER DEVICE CONTROL BLOCK (DCB)

Chapter 5: MONOCHROME GRAPHIC DISPLAY INTERFACE BOARD

CONTROL SWITCHES, INDICATOR LIGHTS, AND PIN ASSIGNMENTS

MONOCHROME DISPLAY BOARD LAYOUT
MONOCHROME DISPLAY BOARD CABLEING

THEORY OF OPERATION

MONOCHROME DISPLAY BOARD PROGRAMMING

DISPLAY I/O WRITE DATA WORD
DISPLAY I/O READ DATA WORD
DISPLAY I/O INTERRUPT READ WORD-KEYBOARD
Chapter 6: RIDGE 32 TAPE CONTROLLER BOARD

TAPE CONTROLLER SWITCHES AND INDICATOR LIGHTS

TAPE CONTROLLER BOARD LAYOUT 6-1
TAPE CONTROLLER BOARD CABLES 6-2
JUMPERS 6-2
SWITCHES 6-3
INDICATORS 6-3
PIN ASSIGNMENTS 6-4
  Signals from Controller 6-4
  Signals to Controller 6-5

THEORY OF OPERATION 6-6

TAPE CONTROLLER PROGRAMMING 6-11

REGISTER DEFINITIONS 6-11
  Address Word 6-11
  Control Register 6-11
  Mode Register 6-12
  Status 6-12

DMA ADDRESS 6-13
BYTE COUNT 6-14
INTERRUPTS 6-14

DIAGNOSTICS FOR TAPE CONTROLLER BOARD AND DRIVE 6-15

RUNNING THE DIAGNOSTIC 6-15
AUTO DEBUG MODE 6-15
MANUAL DEBUG MODE 6-19

Chapter 7: DR11 INTERFACE CONTROLLER

DR11 INTERFACE SPECIFICATIONS 7-1

INTRODUCTION 7-1
INTERFACE SIGNALS 7-1
  From Peripheral Equipment 7-1
  To Peripheral Equipment 7-1
  Signals Not Implemented 7-2
  Electrical Interface 7-2
  Data Transfers 7-3
  Normal Mode DMA Cycles 7-3
  Normal Mode Programmed I/O Transfers 7-3
  Link Mode 7-3
DR11 CONTROL SWITCHES, INDICATOR LIGHTS, AND PIN ASSIGNMENTS 7-4

DR11 BOARD LAYOUT 7-4
DR11 CABLING 7-5
JUMPERS 7-5
SWITCHES 7-5
CONNECTORS 7-6
INDICATORS 7-7
PIN ASSIGNMENTS 7-8

THEORY OF OPERATION 7-10

DR11W INTERFACE 7-10
THE RIDGE CONTROLLER 7-16
PROGRAMMED I/O LOGIC 7-17
DATA TRANSFER LOGIC 7-22
SERIAL INPUT PORT 7-30
INTERRUPT LOGIC 7-30

DR11 PROGRAMMING 7-32

DR11 REGISTER DEFINITIONS 7-32
I/O Address Word 7-32
Control Register 7-33
Status 7-33
Word Count 7-34
DMA Address 7-34
DR11 Interrupts 7-34
Programmed I/O Data Registers 7-35

SERIAL PORT REGISTER DEFINITIONS 7-35
I/O Address Word 7-35
Control Register 7-35
Status Register 7-35
I0IR 7-36

DR11 CONTROLLER DIAGNOSTICS 7-37

RUNNING THE DIAGNOSTIC 7-37
DR11 REGISTER TEST 7-38
DR11 LOOPBACK TEST 7-38
METHEUS TEST 7-40
KEYBOARD TEST 7-41
UNGERMANN-BASS NIU-150 TEST 7-42
Chapter 8: SYSTEM DIAGNOSTICS

ON-LINE AND OFF-LINE DIAGNOSTICS

TO RUN SYSTEST
TO RUN SUS

STAND-ALONE UTILITY SYSTEM (SUS)

INTRODUCTION TO SUS
STRUCTURE OF SUS
SUS INTERPRETER
SUS EXPRESSIONS
  Operators
  Functions
  Expression Format

SUS COMMANDS
USING RASM
DISC UTILITY COMMANDS
DISC REPAIR PROCEDURE
SCRIPT EXAMPLES

APPENDIX A: Z80 REGISTERS

SMD WRITES
SMD REGISTER READS/STROBES
HD I/O PORTS (WRITES)
HD I/O PORTS (READS)
HD I/O PORTS (OTHERS)
FD/LP I/O PORTS (WRITES)
FD/LPD I/O PORTS (READS)
FD/LPD I/O PORTS (CHIPS)
ILLUSTRATIONS

Figure 1-1. Placement of Boards in Ridge 32
Card Cage

Figure 1-2. Ridge 32 Backplane Jumpers

Figure 2-1. Position of Connectors on FDLP Board
Figure 2-2. FDLP Board Cabling

Figure 3-1. Position of Connectors on SMD Board
Figure 3-2. Hard Disc Board Cabling

Figure 4-1. Layout of the SMD Board
Figure 4-2. SMD Board Cabling

Figure 5-1. Layout of the Monochrome Display Board
Figure 5-2. Display Board Cabling

Figure 6-1. Layout of the Tape Controller Board
Figure 6-2. Tape Board Cabling
Figure 6-3. Block Diagram of Tape Controller

Figure 6-4. A Normal Tape Write
Figure 6-5. A Normal Tape Read

Figure 6-6. An Odd-Length Read Transfer with Buffer Flushing

Figure 7-1. Layout of the DR11 Board
Figure 7-2. DR11 Board Cabling
Figure 7-3. DMA Transfer to Peripheral Equipment
Figure 7-4. DMA Transfer from Peripheral Equipment
Figure 7-5. Primed DMA Transfer to Peripheral Equipment
Figure 7-6. Primed DMA Transfer from Peripheral Equipment

Figure 7-7. DR11 ATTN Timing
Figure 7-8. Ridge DR11 Block Diagram

Figure 7-9. Programmed I/O Logic
Figure 7-10. Programmed I/O Read
Figure 7-11. Programmed I/O Write

Figure 7-12. Programmed I/O - Write, But Not Permitted
Figure 7-13. Data Transfer Logic
Figure 7-14. Buffer Control Logic - DR11 Read
Figure 7-15. Buffer Control Logic - DR11 Write

Figure 7-16. DR11 Control Logic
Figure 7-17. DMA Logic

Figure 7-18. Ridge DMA Write Timing
Figure 7-19. Ridge DMA Read Timing
Figure 7-20. Serial Input Port

Figure 7-21. Interrupt Logic

Figure 8-1. Susesystem Structure
Figure 8-2. Header of a New Diagnostic Program

Figure 8-3. FOR Loop Syntax
Figure 8-4. WHILE Loop Syntax
Figure 8-5. REPEAT Loop Syntax

Figure 8-6. IF Conditional Syntax
Chapter 1
RIDGE 32 SYSTEM

STANDARD BOARDS

RIDGE 32 CARD CAGE

Figure 1-1. Placement of Boards in Ridge 32 Card Cage
The daisychains should be connected in the following order. If a board is omitted, keep the others in order: SMD, HD, TAPE, FDLP, DR11, DSPL.

Figure 1-2. Ridge 32 Backplane Jumpers
FRONT PANEL SWITCHES

<table>
<thead>
<tr>
<th>Switch</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power On/Off</td>
<td>Controls AC power.</td>
</tr>
<tr>
<td>Device 1/2</td>
<td>When in the rest position (position 1), system software will be loaded from the hard disc at load time. If pressed and held in position 2 at load time, the floppy disc drive is selected as the source of the system software.</td>
</tr>
<tr>
<td>Load</td>
<td>This is a momentary switch and, when depressed, resets the CPU and loads memory from device &quot;1&quot; or &quot;2.&quot; In order to load from the floppy drive, depress and hold the device switch in the &quot;2&quot; position. Depress and release the load switch. After two seconds the floppy disc drive head loads, lighting the activity light on the floppy disc drive. Once the floppy disc drive begins loading, the device switch may be released.</td>
</tr>
</tbody>
</table>

CLOCK BOARD CONTROL SWITCHES

The Ridge clock board is a proprietary device which is not explained in detail in this book. The clock board is inserted in the Ridge card cage at the far right.

The six switches on the clock board, however, are described in the order that they are mounted on the board, from high to low position:

<table>
<thead>
<tr>
<th>Switch</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single-Clock</td>
<td>This momentary switch supplies the system with one clock pulse when depressed, if either the main clock switch or never-frozen clock switch is set to the frozen position.</td>
</tr>
<tr>
<td>Main-Clock</td>
<td>During normal operation this switch is set to the left position. When set to the right, the main system clock is frozen. Single clocks may be supplied by depressing the single-clock switch.</td>
</tr>
<tr>
<td>Never-Frozen Clock</td>
<td>During normal operation this switch is set to the left position. When set to the right, clock pulses supplied to refresh main memory are frozen. Single never-frozen clocks may be supplied by depressing the single clock switch.</td>
</tr>
<tr>
<td>Reset</td>
<td>This momentary switch resets the system hardware and loads memory from the device selected on the front panel. This switch differs from the front panel load switch in that never-frozen clocks are still provided, preserving main memory while still resetting system hardware.</td>
</tr>
</tbody>
</table>
Switch

Load Enable
During normal operation, this switch is set to the left. The position of this switch can be tested by the software ELOGCR instruction. This switch is used by microcode when recovering from a power glitch. When set to the left, "load is enabled" and the CPU resumes executing. When set to the right, "load is disabled" and the CPU begins executing at the switch 0 interrupt location in the CCB.

Switch 0
This momentary switch interrupts the CPU, causing execution to begin at the location of the switch 0 interrupt in the CCB.

The system is reset whenever AC power is applied, or the reset switch or load switch is depressed.

CLOCK BOARD INDICATOR LIGHTS

The clock board contains six light-emitting diodes (LEDs) that indicate system status. The LEDs are located below the set of switches. The LEDs and their functions are listed below.

LED
Sync
Indicates that the clock board is generating clock signals. When the system is reset, this LED goes off for one-half second, then is relighted.

Lost DC
Indicates that DC power was interrupted some time previously. When the system is reset, this LED lights until the boot command from CPU microcode is issued.

bottom four
When all four are lighted, DC power supply of four is working properly.

In addition to the above switches and indicators, there is a jumper which disables the timekeeping facilities. Timer 1 and timer 2 interrupts are inhibited by placing a jumper across pins 37 and 38 of the edge connector on the clock board. The jumper is placed horizontally on the seventh from the top pair of pins.

SYSTEM BOOT

The system is booted whenever it is reset by turning on the power, or by pressing the front panel load button or the reset button on the clock board. When the system is booted, the CPU microcode sends a boot command to the selected I/O device. If the hard disc drive is selected, 4096 bytes are read from page 1 of the disc (0-origin) and placed in memory at location 3E000H. When the floppy
disc drive is selected, the entire double density track of 8192 bytes is read from head 0, track 2 and placed in memory at location 3E000H. After loading memory, the booting device interrupts the CPU, and the CPU begins executing in kernel mode at location 3E000H. SR11 (the CCB pointer) is set to 1, disabling timer 1 and timer 2 interrupts.

When loading from the floppy disc, turn on the power with the floppy door open. If a floppy error occurs during loading, the floppy disc controller will retry up to three times.

SELF-TEST

Any time the system is reset, the CPU self-test microcode is executed. When the system is working properly, the eight LEDs mounted on the edge of the execute board flash in sequence, from bottom to top. (The execute board is customarily inserted at the far left of the Ridge card cage.) All LEDs then go out, and the self-test continues. If there are no errors, the boot command is issued to the disc drive. If there is an error, the top LED goes on and stays on.

CONTROLLER BOARDS

The Ridge processor communicates to I/O interfaces using the WRITE and READ instructions, and the I/O Interrupt Read (IOIR) word on interrupts. The WRITE instruction sends an address word and a data word to a device in the following format:

```
  0    7 8               31
+-----------------+-----------------+
Address | device # | dev dependent data |
Word +-----------------+-----------------+
  0               31
+-----------------+
Data | device dependent data |
Word +-----------------+
```

The most significant byte of the address word is the device number, from 0-255. The remainder of the address word and data word contains device-dependent data. The READ instruction sends an address word to the device and receives a data word from the device on reply. If the device specified in the READ or WRITE instruction does not respond in two microseconds, an I/O timeout occurs and a 1 is placed as a return indication in Rx.

When an I/O device interrupts, the CPU microcode issues an I/O Interrupt Read, and receives an IOIR word. This word is placed in Special Register 0 (SR0) upon entry to the kernel. The format of the IOIR is below:
Chapter 2
FLOPPY DISC / LINE PRINTER CONTROLLER

FDLP CONTROL SWITCHES, INDICATOR LIGHTS, AND PIN ASSIGNMENTS

FDLP BOARD LAYOUT

![Diagram of FDLP Board Layout]

NOTE: JPA is the Junction Panel Assembly on the Ridge back panel.

Figure 2-1. Position of Connectors on FDLP Board
FDLP BOARD CABLING

Figure 2-2. FDLP Board Cabling
**FDLP BOARD P4 CONNECTOR**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal Name</th>
<th>Pin</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ground</td>
<td>26</td>
<td>ground</td>
</tr>
<tr>
<td>2</td>
<td>+ DP online</td>
<td>27</td>
<td>received data port1</td>
</tr>
<tr>
<td>3</td>
<td>+ DP ready</td>
<td>28</td>
<td>ground</td>
</tr>
<tr>
<td>4</td>
<td>+ DP top of form</td>
<td>29</td>
<td>transmit data</td>
</tr>
<tr>
<td>5</td>
<td>- Centronics fault</td>
<td>30</td>
<td>ground</td>
</tr>
<tr>
<td>6</td>
<td>- Centronics select</td>
<td>31</td>
<td>ring port2</td>
</tr>
<tr>
<td>7</td>
<td>+ Centronics paper out</td>
<td>32</td>
<td>clear to send port2</td>
</tr>
<tr>
<td>8</td>
<td>- Versatec online</td>
<td>33</td>
<td>data carrier detect port2</td>
</tr>
<tr>
<td>9</td>
<td>+ Versatec paper out</td>
<td>34</td>
<td>request to send port2</td>
</tr>
<tr>
<td>10</td>
<td>ground</td>
<td>35</td>
<td>data terminal ready port2</td>
</tr>
<tr>
<td>11</td>
<td>ring port0</td>
<td>36</td>
<td>ground</td>
</tr>
<tr>
<td>12</td>
<td>clear to send port0</td>
<td>37</td>
<td>received data port2</td>
</tr>
<tr>
<td>13</td>
<td>data carrier detect port0</td>
<td>38</td>
<td>ground</td>
</tr>
<tr>
<td>14</td>
<td>request to send port0</td>
<td>39</td>
<td>transmit data port2</td>
</tr>
<tr>
<td>15</td>
<td>data terminal ready port0</td>
<td>40</td>
<td>ground</td>
</tr>
<tr>
<td>16</td>
<td>ground</td>
<td>41</td>
<td>ring port3</td>
</tr>
<tr>
<td>17</td>
<td>received data port0</td>
<td>42</td>
<td>clear to send port3</td>
</tr>
<tr>
<td>18</td>
<td>ground</td>
<td>43</td>
<td>data carrier detect port3</td>
</tr>
<tr>
<td>19</td>
<td>transmit data port0</td>
<td>44</td>
<td>request to send port3</td>
</tr>
<tr>
<td>20</td>
<td>ground</td>
<td>45</td>
<td>data terminal ready port3</td>
</tr>
<tr>
<td>21</td>
<td>ring port1</td>
<td>46</td>
<td>ground</td>
</tr>
<tr>
<td>22</td>
<td>clear to send port1</td>
<td>47</td>
<td>received data port3</td>
</tr>
<tr>
<td>23</td>
<td>data carrier detect port1</td>
<td>48</td>
<td>ground</td>
</tr>
<tr>
<td>24</td>
<td>request to send port1</td>
<td>49</td>
<td>transmit data port3</td>
</tr>
<tr>
<td>25</td>
<td>data terminal ready port1</td>
<td>50</td>
<td>ground</td>
</tr>
</tbody>
</table>
## FDLP BOARD P3 CONNECTOR

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal Name</th>
<th>Pin</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ground</td>
<td>26</td>
<td>Versatec Remote Form Feed</td>
</tr>
<tr>
<td>2</td>
<td>- Centronics acknowledge</td>
<td>27</td>
<td>ground</td>
</tr>
<tr>
<td>3</td>
<td>ground</td>
<td>28</td>
<td>Versatec Remote EOT</td>
</tr>
<tr>
<td>4</td>
<td>+ Centronics busy</td>
<td>29</td>
<td>ground</td>
</tr>
<tr>
<td>5</td>
<td>ground</td>
<td>30</td>
<td>Vers Remote Line Terminate</td>
</tr>
<tr>
<td>6</td>
<td>+ DP demand</td>
<td>31</td>
<td>ground</td>
</tr>
<tr>
<td>7</td>
<td>ground</td>
<td>32</td>
<td>Versatec Bit 1 (lsb)</td>
</tr>
<tr>
<td>8</td>
<td>+ Versatec busy</td>
<td>33</td>
<td>Versatec bit 2</td>
</tr>
<tr>
<td>9</td>
<td>ground</td>
<td>34</td>
<td>Versatec bit 3</td>
</tr>
<tr>
<td>10</td>
<td>+ Versatec P.I. clock</td>
<td>35</td>
<td>Versatec bit 4</td>
</tr>
<tr>
<td>11</td>
<td>ground</td>
<td>36</td>
<td>Versatec bit 5</td>
</tr>
<tr>
<td>12</td>
<td>+ DP strobe</td>
<td>37</td>
<td>Versatec bit 6</td>
</tr>
<tr>
<td>13</td>
<td>ground</td>
<td>38</td>
<td>Versatec bit 7</td>
</tr>
<tr>
<td>14</td>
<td>- DP/C strobe</td>
<td>39</td>
<td>Versatec bit 8 (msb)</td>
</tr>
<tr>
<td>15</td>
<td>ground</td>
<td>40</td>
<td>ground</td>
</tr>
<tr>
<td>16</td>
<td>- DP/C clear</td>
<td>41</td>
<td>ground</td>
</tr>
<tr>
<td>17</td>
<td>ground</td>
<td>42</td>
<td>DP/C bit 1 (lsb)</td>
</tr>
<tr>
<td>18</td>
<td>- Versatec print</td>
<td>43</td>
<td>DP/C bit 2</td>
</tr>
<tr>
<td>19</td>
<td>ground</td>
<td>44</td>
<td>DP/C bit 3</td>
</tr>
<tr>
<td>20</td>
<td>Vers simultan'us plot/prnt</td>
<td>45</td>
<td>DP/C bit 4</td>
</tr>
<tr>
<td>21</td>
<td>ground</td>
<td>46</td>
<td>DP/C bit 5</td>
</tr>
<tr>
<td>22</td>
<td>Versatec clear</td>
<td>47</td>
<td>DP/C bit 6</td>
</tr>
<tr>
<td>23</td>
<td>ground</td>
<td>48</td>
<td>DP/C bit 7</td>
</tr>
<tr>
<td>24</td>
<td>Versatec reset</td>
<td>49</td>
<td>DP/C bit 8 (msb)</td>
</tr>
<tr>
<td>25</td>
<td>ground</td>
<td>50</td>
<td>ground</td>
</tr>
</tbody>
</table>
**FDLP BOARD P2 CONNECTOR FLOPPY DRIVE INTERFACE**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal Name</th>
<th>Pin</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ground</td>
<td>26</td>
<td>unit select 0</td>
</tr>
<tr>
<td>2</td>
<td>low current</td>
<td>27</td>
<td>ground</td>
</tr>
<tr>
<td>3</td>
<td>ground</td>
<td>28</td>
<td>unit select 1</td>
</tr>
<tr>
<td>4</td>
<td>fault reset</td>
<td>29</td>
<td>ground</td>
</tr>
<tr>
<td>5</td>
<td>ground</td>
<td>30</td>
<td>unit select 2</td>
</tr>
<tr>
<td>6</td>
<td>fault</td>
<td>31</td>
<td>ground</td>
</tr>
<tr>
<td>7</td>
<td>ground</td>
<td>32</td>
<td>unit select 3</td>
</tr>
<tr>
<td>8</td>
<td>not used</td>
<td>33</td>
<td>ground</td>
</tr>
<tr>
<td>9</td>
<td>ground</td>
<td>34</td>
<td>direction</td>
</tr>
<tr>
<td>10</td>
<td>two-sided</td>
<td>35</td>
<td>ground</td>
</tr>
<tr>
<td>11</td>
<td>ground</td>
<td>36</td>
<td>step</td>
</tr>
<tr>
<td>12</td>
<td>not used</td>
<td>37</td>
<td>ground</td>
</tr>
<tr>
<td>13</td>
<td>ground</td>
<td>38</td>
<td>write data</td>
</tr>
<tr>
<td>14</td>
<td>side select</td>
<td>39</td>
<td>ground</td>
</tr>
<tr>
<td>15</td>
<td>ground</td>
<td>40</td>
<td>write enable</td>
</tr>
<tr>
<td>16</td>
<td>head load 1</td>
<td>41</td>
<td>ground</td>
</tr>
<tr>
<td>17</td>
<td>ground</td>
<td>42</td>
<td>track 0</td>
</tr>
<tr>
<td>18</td>
<td>head load 0</td>
<td>43</td>
<td>ground</td>
</tr>
<tr>
<td>19</td>
<td>ground</td>
<td>44</td>
<td>write protected</td>
</tr>
<tr>
<td>20</td>
<td>index</td>
<td>45</td>
<td>ground</td>
</tr>
<tr>
<td>21</td>
<td>ground</td>
<td>46</td>
<td>read data</td>
</tr>
<tr>
<td>22</td>
<td>ready</td>
<td>47</td>
<td>ground</td>
</tr>
<tr>
<td>23</td>
<td>ground</td>
<td>48</td>
<td>head load 2</td>
</tr>
<tr>
<td>24</td>
<td>not used</td>
<td>49</td>
<td>ground</td>
</tr>
<tr>
<td>25</td>
<td>ground</td>
<td>50</td>
<td>head load 3</td>
</tr>
</tbody>
</table>
FDLP BOARD P1 CONNECTOR (TEST PORT)

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ground</td>
</tr>
<tr>
<td>2</td>
<td>ground</td>
</tr>
<tr>
<td>3</td>
<td>switch 3</td>
</tr>
<tr>
<td>4</td>
<td>ground</td>
</tr>
<tr>
<td>5</td>
<td>switch 2</td>
</tr>
<tr>
<td>6</td>
<td>ground</td>
</tr>
<tr>
<td>7</td>
<td>switch 1</td>
</tr>
<tr>
<td>8</td>
<td>ground</td>
</tr>
<tr>
<td>9</td>
<td>switch 0</td>
</tr>
<tr>
<td>0</td>
<td>ground</td>
</tr>
<tr>
<td>11</td>
<td>external reset</td>
</tr>
<tr>
<td>12</td>
<td>ground</td>
</tr>
<tr>
<td>13</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>ground</td>
</tr>
</tbody>
</table>

FDLP RS-232 PORTS ON JUNCTION PANEL ASSEMBLY (JPA)

The active pins on the four Ridge RS-232 ports are:

<table>
<thead>
<tr>
<th>RS-232 Pin</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ground</td>
</tr>
<tr>
<td>2</td>
<td>transmit data</td>
</tr>
<tr>
<td>3</td>
<td>receive data</td>
</tr>
<tr>
<td>4</td>
<td>request to send</td>
</tr>
<tr>
<td>5</td>
<td>clear to send</td>
</tr>
<tr>
<td>7</td>
<td>signal ground</td>
</tr>
<tr>
<td>8</td>
<td>carrier detect</td>
</tr>
<tr>
<td>20</td>
<td>data terminal ready</td>
</tr>
<tr>
<td>22</td>
<td>ring indicator</td>
</tr>
</tbody>
</table>

For instructions on modifying the baud rates, parity, etc. of the RS-232 ports, see the Ridge Operating System Reference Manual (part 9010), section 1, stty(1) utility program.
## CENTRONICS PRINTER CABLE

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Ridge End (on JPA)</th>
<th>Wire Color</th>
<th>Printer End</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit1</td>
<td>1</td>
<td>red</td>
<td>2</td>
</tr>
<tr>
<td>bit1 return</td>
<td>20</td>
<td>black</td>
<td>20</td>
</tr>
<tr>
<td>bit2</td>
<td>2</td>
<td>white</td>
<td>3</td>
</tr>
<tr>
<td>bit2 return</td>
<td>21</td>
<td>black</td>
<td>21</td>
</tr>
<tr>
<td>bit3</td>
<td>3</td>
<td>green</td>
<td>4</td>
</tr>
<tr>
<td>bit3 return</td>
<td>22</td>
<td>black</td>
<td>22</td>
</tr>
<tr>
<td>bit4</td>
<td>4</td>
<td>blue</td>
<td>5</td>
</tr>
<tr>
<td>bit4 return</td>
<td>23</td>
<td>black</td>
<td>23</td>
</tr>
<tr>
<td>bit5</td>
<td>5</td>
<td>yellow</td>
<td>6</td>
</tr>
<tr>
<td>bit5 return</td>
<td>24</td>
<td>black</td>
<td>24</td>
</tr>
<tr>
<td>bit6</td>
<td>6</td>
<td>brown</td>
<td>7</td>
</tr>
<tr>
<td>bit6 return</td>
<td>25</td>
<td>black</td>
<td>25</td>
</tr>
<tr>
<td>bit7</td>
<td>7</td>
<td>orange</td>
<td>8</td>
</tr>
<tr>
<td>bit7 return</td>
<td>26</td>
<td>black</td>
<td>26</td>
</tr>
<tr>
<td>bit8</td>
<td>8</td>
<td>white</td>
<td>9</td>
</tr>
<tr>
<td>bit8 return</td>
<td>27</td>
<td>red</td>
<td>27</td>
</tr>
<tr>
<td>clear</td>
<td>9</td>
<td>green</td>
<td>31</td>
</tr>
<tr>
<td>clear return</td>
<td>28</td>
<td>red</td>
<td>(30)</td>
</tr>
<tr>
<td>csstrobe</td>
<td>10</td>
<td>blue</td>
<td>1</td>
</tr>
<tr>
<td>csstrobe return</td>
<td>29</td>
<td>red</td>
<td>19</td>
</tr>
<tr>
<td>cbusy</td>
<td>11</td>
<td>yellow</td>
<td>11</td>
</tr>
<tr>
<td>cbusy return</td>
<td>30</td>
<td>red</td>
<td>29</td>
</tr>
<tr>
<td>cpaper</td>
<td>12</td>
<td>brown</td>
<td>12</td>
</tr>
<tr>
<td>cpaper return</td>
<td>31</td>
<td>red</td>
<td>(30)</td>
</tr>
<tr>
<td>cselect</td>
<td>14</td>
<td>orange</td>
<td>13</td>
</tr>
<tr>
<td>cselect return</td>
<td>33</td>
<td>red</td>
<td>(33)</td>
</tr>
<tr>
<td>cack</td>
<td>19</td>
<td>white</td>
<td>10</td>
</tr>
<tr>
<td>cack return</td>
<td>37</td>
<td>green</td>
<td>28</td>
</tr>
<tr>
<td>cfault</td>
<td>32</td>
<td>blue</td>
<td>32</td>
</tr>
<tr>
<td>cfault return</td>
<td>34</td>
<td>green</td>
<td>(33)</td>
</tr>
</tbody>
</table>

Connect 2 grounds together to pins 30 and 33. Should not be connected together.

Ridge end connector is 37 pin D-sub male.

Printer end is Amphenol 57-30360.
# DATA PRODUCTS CABLE (OLD STYLE WINCHESTER)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Ridge End (on JPA)</th>
<th>Wire Color</th>
<th>Printer End</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit1</td>
<td>1</td>
<td>red</td>
<td>B</td>
</tr>
<tr>
<td>bit1 return</td>
<td>20</td>
<td>black</td>
<td>D</td>
</tr>
<tr>
<td>bit2</td>
<td>2</td>
<td>white</td>
<td>F</td>
</tr>
<tr>
<td>bit2 return</td>
<td>21</td>
<td>black</td>
<td>J</td>
</tr>
<tr>
<td>bit3</td>
<td>3</td>
<td>green</td>
<td>L</td>
</tr>
<tr>
<td>bit3 return</td>
<td>22</td>
<td>black</td>
<td>N</td>
</tr>
<tr>
<td>bit4</td>
<td>4</td>
<td>blue</td>
<td>R</td>
</tr>
<tr>
<td>bit4 return</td>
<td>23</td>
<td>black</td>
<td>T</td>
</tr>
<tr>
<td>bit5</td>
<td>5</td>
<td>yellow</td>
<td>V</td>
</tr>
<tr>
<td>bit5 return</td>
<td>24</td>
<td>black</td>
<td>X</td>
</tr>
<tr>
<td>bit6</td>
<td>6</td>
<td>brown</td>
<td>Z</td>
</tr>
<tr>
<td>bit6 return</td>
<td>25</td>
<td>black</td>
<td>b</td>
</tr>
<tr>
<td>bit7</td>
<td>7</td>
<td>orange</td>
<td>n</td>
</tr>
<tr>
<td>bit7 return</td>
<td>26</td>
<td>black</td>
<td>k</td>
</tr>
<tr>
<td>bit8</td>
<td>8</td>
<td>white</td>
<td>h</td>
</tr>
<tr>
<td>bit8 return</td>
<td>27</td>
<td>red</td>
<td>e</td>
</tr>
<tr>
<td>clear</td>
<td>9</td>
<td>green</td>
<td>A</td>
</tr>
<tr>
<td>clear return</td>
<td>28</td>
<td>red</td>
<td>H</td>
</tr>
<tr>
<td>dptof</td>
<td>12</td>
<td>blue</td>
<td>S</td>
</tr>
<tr>
<td>dptof return</td>
<td>29</td>
<td>red</td>
<td>U</td>
</tr>
<tr>
<td>dpbof</td>
<td>13</td>
<td>yellow</td>
<td>M</td>
</tr>
<tr>
<td>dpbof return</td>
<td>30</td>
<td>red</td>
<td>P</td>
</tr>
<tr>
<td>dpready</td>
<td>15</td>
<td>brown</td>
<td>CC</td>
</tr>
<tr>
<td>dpready return</td>
<td>34</td>
<td>red</td>
<td>EE</td>
</tr>
<tr>
<td>dponline</td>
<td>16</td>
<td>orange</td>
<td>y</td>
</tr>
<tr>
<td>dponline return</td>
<td>35</td>
<td>red</td>
<td>AA</td>
</tr>
<tr>
<td>dpmd</td>
<td>17</td>
<td>white</td>
<td>E</td>
</tr>
<tr>
<td>dpmd return</td>
<td>36</td>
<td>green</td>
<td>C</td>
</tr>
<tr>
<td>dpstrobe</td>
<td>18</td>
<td>blue</td>
<td>j</td>
</tr>
<tr>
<td>dpstrobe return</td>
<td>37</td>
<td>green</td>
<td>m</td>
</tr>
</tbody>
</table>

On Winchester connector, tie p to s and v to x.

Ridge end connector is 37-pin D-sub male

Printer end connector is 50-pin Winchester MRAC50P-JTDH 8
### DATA PRODUCTS CABLE (NEW STYLE 50 PIN D-SUB)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Ridge End (on JPA)</th>
<th>Wire Color</th>
<th>Printer End</th>
</tr>
</thead>
<tbody>
<tr>
<td>bit1</td>
<td>1</td>
<td>red</td>
<td>19</td>
</tr>
<tr>
<td>bit1 return</td>
<td>20</td>
<td>black</td>
<td>3</td>
</tr>
<tr>
<td>bit2</td>
<td>2</td>
<td>white</td>
<td>20</td>
</tr>
<tr>
<td>bit2 return</td>
<td>21</td>
<td>black</td>
<td>4</td>
</tr>
<tr>
<td>bit3</td>
<td>3</td>
<td>green</td>
<td>1</td>
</tr>
<tr>
<td>bit3 return</td>
<td>22</td>
<td>black</td>
<td>2</td>
</tr>
<tr>
<td>bit4</td>
<td>4</td>
<td>blue</td>
<td>41</td>
</tr>
<tr>
<td>bit4 return</td>
<td>23</td>
<td>black</td>
<td>40</td>
</tr>
<tr>
<td>bit5</td>
<td>5</td>
<td>yellow</td>
<td>34</td>
</tr>
<tr>
<td>bit5 return</td>
<td>24</td>
<td>black</td>
<td>18</td>
</tr>
<tr>
<td>bit6</td>
<td>6</td>
<td>brown</td>
<td>43</td>
</tr>
<tr>
<td>bit6 return</td>
<td>25</td>
<td>black</td>
<td>42</td>
</tr>
<tr>
<td>bit7</td>
<td>7</td>
<td>orange</td>
<td>36</td>
</tr>
<tr>
<td>bit7 return</td>
<td>26</td>
<td>black</td>
<td>35</td>
</tr>
<tr>
<td>bit8</td>
<td>8</td>
<td>white</td>
<td>28</td>
</tr>
<tr>
<td>bit8 return</td>
<td>27</td>
<td>red</td>
<td>48</td>
</tr>
<tr>
<td>clear</td>
<td>9</td>
<td>green</td>
<td>31</td>
</tr>
<tr>
<td>clear return</td>
<td>28</td>
<td>red</td>
<td>15</td>
</tr>
<tr>
<td>dptof</td>
<td>12</td>
<td>blue</td>
<td>24</td>
</tr>
<tr>
<td>dptof return</td>
<td>29</td>
<td>red</td>
<td>8</td>
</tr>
<tr>
<td>dpbof</td>
<td>13</td>
<td>yellow</td>
<td>25</td>
</tr>
<tr>
<td>cbusy return</td>
<td>30</td>
<td>red</td>
<td>9</td>
</tr>
<tr>
<td>dready</td>
<td>15</td>
<td>brown</td>
<td>22</td>
</tr>
<tr>
<td>dready return</td>
<td>34</td>
<td>red</td>
<td>6</td>
</tr>
<tr>
<td>donline</td>
<td>16</td>
<td>orange</td>
<td>21</td>
</tr>
<tr>
<td>dpdmd return</td>
<td>35</td>
<td>red</td>
<td>5</td>
</tr>
<tr>
<td>dpdmd</td>
<td>17</td>
<td>white</td>
<td>23</td>
</tr>
<tr>
<td>dpdmd return</td>
<td>36</td>
<td>green</td>
<td>7</td>
</tr>
<tr>
<td>dpstrobe</td>
<td>18</td>
<td>blue</td>
<td>38</td>
</tr>
<tr>
<td>dpstrobe return</td>
<td>37</td>
<td>green</td>
<td>37</td>
</tr>
</tbody>
</table>

Ridge end connector is 37-pin D-sub male.

Printer end connector is 50-pin D-sub male.
VERSATEC CABLE

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Signal Pin</th>
<th>Common Pin</th>
<th>Pair</th>
<th>Mnemonics</th>
</tr>
</thead>
<tbody>
<tr>
<td>input bit 1(1sb)</td>
<td>1</td>
<td>20</td>
<td>1</td>
<td>in01</td>
</tr>
<tr>
<td>input bit 2</td>
<td>2</td>
<td>21</td>
<td>2</td>
<td>in02</td>
</tr>
<tr>
<td>input bit 3</td>
<td>3</td>
<td>22</td>
<td>3</td>
<td>in03</td>
</tr>
<tr>
<td>input bit 4</td>
<td>4</td>
<td>23</td>
<td>4</td>
<td>in04</td>
</tr>
<tr>
<td>input bit 5</td>
<td>5</td>
<td>24</td>
<td>5</td>
<td>in05</td>
</tr>
<tr>
<td>input bit 6</td>
<td>6</td>
<td>25</td>
<td>6</td>
<td>in06</td>
</tr>
<tr>
<td>input bit 7</td>
<td>7</td>
<td>26</td>
<td>7</td>
<td>in07</td>
</tr>
<tr>
<td>input bit 8(msb)</td>
<td>8</td>
<td>27</td>
<td>8</td>
<td>in08</td>
</tr>
<tr>
<td>clear</td>
<td>9</td>
<td>28</td>
<td>9</td>
<td>-(clear)</td>
</tr>
<tr>
<td>parallel input clock</td>
<td>10</td>
<td>29</td>
<td>10</td>
<td>piclk</td>
</tr>
<tr>
<td>ready</td>
<td>11</td>
<td>30</td>
<td>11</td>
<td>-(ready)</td>
</tr>
<tr>
<td>printer</td>
<td>12</td>
<td>31</td>
<td>12</td>
<td>print</td>
</tr>
<tr>
<td>parallel</td>
<td>13</td>
<td>31</td>
<td>13</td>
<td>parin</td>
</tr>
<tr>
<td>simultaneous print/plot</td>
<td>14</td>
<td>33</td>
<td>14</td>
<td>-(spp)</td>
</tr>
<tr>
<td>remote reset</td>
<td>15</td>
<td>34</td>
<td>15</td>
<td>-(reset)</td>
</tr>
<tr>
<td>remote form feed</td>
<td>16</td>
<td>35</td>
<td>16</td>
<td>-(rfled)</td>
</tr>
<tr>
<td>remote end of transmit</td>
<td>17</td>
<td>36</td>
<td>17</td>
<td>-(reotr)</td>
</tr>
<tr>
<td>remote line terminate</td>
<td>18</td>
<td>37</td>
<td>18</td>
<td>-(rlter)</td>
</tr>
<tr>
<td>no paper sense</td>
<td>19</td>
<td>19</td>
<td></td>
<td>nopap</td>
</tr>
<tr>
<td>on-line</td>
<td>32</td>
<td></td>
<td></td>
<td>-(onlin)</td>
</tr>
</tbody>
</table>

* Two commons tied to pin 31.

** No common for these two signals.

NOTE: There is no ground return provided for long line drivers and receivers.
FDLP THEORY OF OPERATION

FDLP INTRODUCTION

The FDLP board controls four RS-232 ports, two line printer ports, and is capable of controlling two 8-inch floppy disc drives. It has a local Z80 processor with its own local memory and various circuits and chips to interface to the various devices. All data passes through the local memory before going to or from the devices. The devices are serviced by the Z80 in a variety of ways: the serial terminal ports are interrupt-driven; the floppy disc has a Z80 DMA chip associated with it, so that the Z80 may service other devices while those transfers are in progress; the line printers are interfaced with Z80 OUT instructions supported with special logic to check the printer handshaking.

The software organization of the Z80 code is task oriented. Each unit has a task control state. Although interrupts are enabled at most times (for instance the SIO chips handling the RS-232 ports interrupt and are serviced), tasks are scheduled and run to a certain state, the state is recorded and a mechanism is enabled to reschedule the task, the task relinquishes control of the Z80, and a Z80 dispatcher chooses the next task to run. Normally, an interrupt occurs and the interrupt procedure inserts a request in a queue to restart a task at the recorded state.

The communication between the Ridge CPU and the board is:

1. I/O Write instructions start an operation.
2. The Z80 usually requests further information about the request, which it obtains from a dedicated area in Ridge memory called a Device Control Block (DCB).
3. If the operation is a device write, the Z80 will copy the data to its local memory.
4. The operation is performed.
5. If the operation is a device read, the data is moved from the local memory to Ridge memory.
6. A Ridge interrupt is generated and the I/O Interrupt Read that the Ridge CPU will perform will return the board's device number, the unit on the board, and an indication of the success of the requested operation.

FDLP BOARD LAYOUT

The primary logical parts of the board are:

1. I/O Read, I/O Write, and I/O Interrupt logic
2. a DMA sequencer to copy data in both directions between Ridge memory and Z80 memory. It has one word count register and two address registers: one for the Ridge address and one for the Z80 address
3. the Z80 CPU and its I/O decoders  
4. 16 K bytes of dynamic ram  
5. 8 K bytes of EPROM  
6. a DMA chip to service the floppy disc chip  
7. an NEC uPD765 floppy disc chip with associated buffer and an analog phase-locked loop (PLL) to generate a read clock for the floppy disc chip to decode the read data from the floppy drive  
8. two Z80 SIO chips for the RS-232 ports and Z80 CTC chips for generating the baud rate clocks for the SIO's. Also RS-232 drivers and receivers to translate to/from TTL levels  
9. two sets of line printer logic that check the line printer handshaking protocol as the Z80 writes to the printers. If the Z80 writes before the last data operation is complete, the operation is aborted before the point where the printers would see it, and the Z80 is interrupted. The Z80 interrupt procedure alters the path of instruction flow of the interrupted procedure. The printer logic also has the capability of monitoring the state of printer "ready" lines and generating interrupts on changes.

I/O READ, I/O WRITE, AND I/O INTERRUPT LOGIC

The I/O Read, Write, and Interrupt sections are small-state machines with four states.

Interrupt State Machine

The Interrupt state machine is normally in the idle state. The Z80 sets a bit in a register it can write to; this advances the state. When the Z80 resets that bit, the state machine advances the state again and asserts IOIREQ1 or IOIREQ2. It also blocks ACKIOIout so that, when multiple devices request an interrupt at the same time (or before the first device is acknowledged), any lower priority devices (further down the daisy-chain) will not see the ACKIOI signal, and will not gate their device numbers, but will continue to assert IOIREQ1 or IOIREQ2. When the board finally sees ACKIOIin, it advances the state once more and asserts its device number and the status register on the I/O bus. The state advances to the null state on the next clock unconditionally.

I/O Read State Machine

The I/O Read state machine is normally in the 0 (null) state. It enters state 1 on an MCIOREQ signal from the memory controller. From state 1, it advances to state 3 if three conditions are true at the clock edge:

1. MCIOREQ has remained true  
2. MCIOWT is false (an I/O Read in progress) and
3. the high order byte on the Ridge I/O bus matches the value set in this board's device number switch.

If MCIOREQ is removed, the I/O Read state machine returns to state 0. If it reaches state 3, this board has been addressed with an I/O Read and the signal ACKMClO is returned to the memory controller. From state 3, the state machine unconditionally advances to state 2 which gates the device number in the high order byte, the STATUS register in the next byte, and the low 16 address bits onto the Ridge I/O bus. After state 2, it advances to state 0.

I/O Write State Machine

The I/O Write state machine leaves its null state when it sees an MCIOREQ signal from the memory controller and enters state 1. From this state it will advance to state 3 if four conditions are true:

1. MCIOREQ has remained true.
2. MCIOWT is true (an I/O Write is in progress).
3. The high order byte on the Ridge I/O bus matches the value set in this board's device number switch.
4. CMDINT is false.

If MCIOREQ is removed, this state machine returns to state 0. If it reaches state 3, this board has been addressed with an I/O WRITE and the signal ACKMCIO is returned to the memory controller. From state 3, the state machine unconditionally advances to state 2, which continues to load the COMMAND register with the contents of the I/O bus. It will remain in this state until the signal IODACK is asserted by the memory controller. It will then return to state 0. The effect of this is that the COMMAND register will contain the contents of the high order byte of the I/O bus when the IODACK was issued (which is the I/O Write Data Word). State 2 also sets the CMDINT bit, which prevents further (successful) I/O Writes until it is reset and which interrupts the Z80 through the NMI pin.

DMA LOGIC

The DMA section contains a Word Count Register, a Ridge Address Register, and a Z80 Address Register. The transfers to or from Ridge memory are converted between 4-byte word format and single-byte data by a 74S194 universal shift register.

EXAMPLE: When reading from Ridge memory, the data is loaded into the eight 74S194s on the parallel inputs. The high order byte is available immediately for transfer to the Z80 local memory and successive bytes are available after one shift command because of the arrangement of bits in the shift register chips. Each chip has four bits of the 32 bit word which are 8 bit positions apart (e.g., one chip has bits 0, 8, 16, 24; another has 1, 9, 17, 25). When the transfer is from Z80 memory to Ridge memory, the shift register is loaded by shifting a bit serially from each of the 8 bits of the byte wide Z80 bus into each of the eight 74S194s. Again, only four shifts are required for the conversion between
byte and word. The Z80 memory transfers are coordinated with the Z80 CPU and Z80 DMA chip by obeying the conventions of BUSRQ and BUSACK defined for the Z80 family. When the state machines have control of the Z80 bus, they transfer four bytes at a time.

The DMA section has three interrelated state machines to control it:

1. a four-state sequencer called "MAIN" in the state diagrams which coordinates the startup process;
2. an eight-state sequencer called "RSM", which is the main generator of Ridge I/O bus memory signals; a four state sequencer called "ZREQ", which follows the Z80 BUSRQ and BUSACK rules;
3. and an eight-state sequencer called "DMA", which generates the Z80 memory strobes while doing a Z80 DMA cycle.

Before a DMA sequence begins, the Z80 program must set the direction of the transfer by setting the "Z'Write" bit. The addresses and word count registers also must be set. The Z80 then sets and then clears the "MSTART" bit to begin the DMA process.

When the "MSTART" bit is set, the "MAIN" state machine advances from state 0 to 1. On the next 125-ns clock cycle, the "RSM" advances from state 0 to 5. Normally, certain logic signals would be generated in state 5 but they are blocked because "MAIN" is still in state 1. While "MAIN" is in state 1, the "Z'Write" bit is copied to the "RWI" bit (Ridge Memory Write bit). By now, the DMA process has initiated, but is waiting for the Z80 to clear the "MSTART" bit.

On the next cycle after the "MSTART" bit is cleared, the "MAIN" state machine advances to state 3 for one cycle and then remains in state 2 until the whole DMA transfer is complete. "MAIN" state 2 is a condition in many request signals that originate in "RSM"; until it is true, very little happens. The "MAIN" state 3, which is only true for one cycle, advances the "RSM" state to 7 if "RWI" is clear (the DMA transfer will be from Ridge memory to Z80 memory) so that on the cycle where "MAIN" state 2 first enables everything, "RSM" will be either in state 5 if RWT is set, or in state 7 if RWT is clear.

**Ridge to Z80 Memory Transfers**

In this case, RWT is clear and the "RSM" begins its work in state 7. In this state, the signal IOMREQ is generated and the daisy-chain signal ACKIOMout is blocked from continuing to lower priority boards. When the board detects ACKIOMin become true, it advances its state to 6, where it removes IOMREQ but asserts the Ridge Memory Address on the bus.

On the next cycle, the RSM enters state 2, where it will stay until the memory controller asserts IODACK. In this state, the 74S194s are given a command to parallel load the Ridge I/O bus. For several cycles, they will be loading zeros (the state of the undriven bus), but on the cycle where IODACK is asserted they will have loaded the data returned by the memory controller. With IODACK, the RSM enters state 3 which is named "UNLOAD". In this state, the RSM
generates a signal "I WANT" (service from the Z80 section of the DMA machines). It will remain in this state until it sees a signal called "INC WC", which comes from the "DMA" state machine.

During the cycle where "INC WC" is asserted, two other signals are examined: the carry-out from the Word Counter and the "ZERO" bit (the most significant bit of the Word Counter). If either "CARRY" or "ZERO" is set, the next state will be state 1, which asserts no signals and is followed immediately by state 0, the null state. Otherwise, the next state is 7, which was discussed in the beginning of this section. The consequences of the signal "I WANT" will be discussed in following sections.

Z80 to Ridge Memory Transfers

In this case, the "RSM" remains in state 5 and various signals become active as "MAIN" reaches state 2. In particular, the signal "I WANT" is generated; this will cause activity in the two remaining state machines ("ZREQ" and "DMA") and will be discussed in the next paragraph. The "RSM" machine will stay in state 5 (named "load-up") until it sees the signal "INC WC". When it does (and the 74LS194s are loaded with a word of data for Ridge memory), the state will progress to state 7 where IOMREQ is generated and ACKIOMout is blocked. It will stay in this state until ACKIOMin reaches this board at which time the state will advance to state 6, also named the MADDR state. Here, the Ridge Memory address will be gated on the Ridge I/O bus. The next clock advances the state the MDATA state (state 4) where the contents of the 74S194s are gated onto the Ridge I/O bus. If the "ZERO" signal (the most significant bit of the Word Counter) is true, the next state will be state 0, the null state. If it is not, the next state is state 5 which was discussed at the beginning of this paragraph.

The "I WANT" signal causes the "ZREQ" state machine to advance from its null state (assuming that the Z80 DMA chip isn't currently asserting BUSREQ) to state 1, where it asserts BUSREQ to the Z80 CPU and Z80 DMA. If it sees BAO (Bus Acknowledge Out) for two cycles, it knows the Z80 CPU is ready to release the Z80 bus and that the Z80 DMA chip isn't currently requesting the bus. The "BAO" signal is the "BUSAK" signal from the Z80 CPU chained through the Z80 DMA chip. "BUSREQ" continues to be asserted and, until it sees "INCWC", the "ZREQ" machine remains in state 2 (where it takes control of the Z80 bus and memory control signals by asserting "ALTerminateENable". When "INCWC" is asserted, the ZREQ machine returns to its null state.

The "DMA" machine generates the Z80 memory control signals required to read or write data into the local memory and the "INCBC" and "INCWC" signals which control the address and word counters. It also generates the 74S194 "Shift Left" signal, which converts between word and byte data formats.

On the next cycle after it sees "ALTerminate ENable", it leaves its null state and, in state 1, asserts an alternate "MREQ" signal to the Z80 memory system. If "RWT" is true, it also asserts an alternate "RD" signal to the Z80 memory system. It advances to state 3 and asserts the same signals as state 1.
On the next 125ns clock, it advances to state 7 and asserts an alternate "WT" signal to the Z80 memory system if "RWT" is false. On the next clock edge, it advances to state 6 and asserts the same signals as it did in state 7, and also the 74S194 "Shift Left" signal if "RWT" is set.

On the next clock edge, in state 4, it asserts the 74S194 "Shift Left" signal if "RWT" is false, and asserts the "INCBC" signal to advance the address registers. If "INCBC" is true and the two least significant Ridge Address Register bits are both ones (this register contains the full byte address), the "INCWC" signal is generated, which advances the "ZREQ" and "RSM" state machines as well as incrementing the Word Counter.

On the next clock cycle, the "DMA" state machine advances to its null state. Each time the "DMA" machine is started up, it loops through its states four times and transfers four bytes before the "INCWC" signal is generated, which causes the "ZREQ" state machine to change state back to its null state and remove "ALTernative EEnable", which leaves the "ZREQ" machine looping in its null state.

Z80 CPU

The Z80 section is fairly conventional, with the exception that most of the I/O Write strobes are "shaped" by a pair of flip-flop bits that detect the first full cycle of the WT signal and generate pulses that are 125 or 250 ns wide.

Z80 MEMORY SYSTEM

There are four 2732 EPROM chips on the board and a fairly conventional implementation of a 16K-byte dynamic ram subsystem for the Z80. Its unusual aspect is the "alternate" control signals, which can come from the DMA machine described previously.

Z80 DMA CHIP

The Z80 DMA chip's Bus Acknowledge In and Out signals (BAI and BAO) are part of the chain between the Z80 CPU and the "DMA" state machine described earlier. The DMA chip's INT pin is decoded to provide the Terminal Count (TC) signal to the Floppy Disc Chip described next.

FLOPPY DISC CHIP

The floppy disc chip is a NEC uPD765 (Intel 8272). It provides most functions other than buffering, write precompensation, and read clock/data separation.

Write precompensation is performed by a shift register that delays Write Data from the chip by 82.5 ns per stage. The NEC 765 provides Early and Late signals that select between early, normal, and late data. The precompensation
selected also depends on the track (the outer tracks are not precompensated) and whether a single- or double-density operation is taking place (only double-density is precompensated). The normal precompensation time is 250 ns.

Read data/clock separation is done with a phase-locked loop. The raw read data is fed to the first one-shot, whose time period is set to one of two values selected by transistor T401, depending on whether double-density (MFM) or single-density (FM) is selected. In either case, the one-shot's value is set to half the nominal window size for the density selected (0.5 microseconds for MFM and 1.0 microsecond for FM). The output of the Voltage Controlled Oscillator (VCO) is divided by an appropriate constant to generate a square wave with an on-time similar to that of the one-shot.

Two flip-flops, with their clocks and clears cross-coupled to the shaped read data and VCO divided reference clock generate "pump up" and "pump down" signals, which are summed and integrated by an operational amplifier to adjust the frequency and phase of the VCO. The further divided VCO clock becomes the Read Window signal to the NEC 765. A one-shot with a short (20 ns) value triggered off the negative edge of the first one-shot's output is used as the Read Data input to the NEC 765.

The floppy disc chip's interrupt request pin is connected to one of the CTC channels to generate the correct Z80 interrupt responses.

Z80 SIO CHIPS

Two Z80 SIO chips are used in a conventional manner to provide four serial channels. The baud rate clocks are derived from the outputs of four channels of the channels of two Z80 CTC chips. They are used as programmable dividers of a 1.2288 MHz signal obtained from an oscillator chip.

LINE PRINTERS

The line printer logic includes one four-state sequencer that contains the protocol for the Versatec printers, and one that can be configured to either follow the Data Products or the Centronics protocol. In both cases, when the Z80 attempts to write to the line printer port with an OUT instruction, the state machine is checked to be sure that it is in its null state and that the line printer is not busy. If either of those two conditions are false, no data strobe gets through to the printer. Instead, a signal to a CTC channel is generated and a wait state for the OUT (which is always at least one cycle long) is extended to eight cycles to allow the CTC time to interrupt. The next instruction executed will be that of some interrupt procedure (most likely that of the CTC channel just mentioned). In any case, the OUT is stopped and a stack marker laid down.

The interrupt procedure sets various flags and alters the return address to point beyond the OUT instruction. The Z80 code that generates the OUTs expects that to happen, and checks the flags and the "B" register to determine how many bytes were transferred. This circuitry allows the printers' buffers to be filled at the rate of OTIR instructions rather than a Z80 software loop that
would test the printer state machines. The two CTC channels used for the
two-state machines can also be used to generate interrupts when the printers
become ready so that, perhaps, a software task to write more data to the
printers can be scheduled and eventually run.

**FDLP BOARD PROGRAMMING**

**OVERVIEW**

The Floppy Disc/Line Printer (FDLP) controller can control two floppy disc
drives, four RS-232 ports, a DataProducts/Centronics-type printer port, and a
Versatec-type printer/plotter port.

There are 16 units. Terminals have 3 units each.

<table>
<thead>
<tr>
<th>Unit(s)</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 - 3</td>
<td>Terminal Writes</td>
</tr>
<tr>
<td>8 - 11</td>
<td>Terminal Reads</td>
</tr>
<tr>
<td>12 - 15</td>
<td>Terminal Control and Status</td>
</tr>
<tr>
<td>4</td>
<td>Versatec Printer/Plotter</td>
</tr>
<tr>
<td>5</td>
<td>DataProducts/Centronics Printer</td>
</tr>
<tr>
<td>6</td>
<td>Floppy Disc</td>
</tr>
<tr>
<td>7</td>
<td>reserved</td>
</tr>
</tbody>
</table>

The FDLP communicates with the Ridge CPU via Device Control Blocks (DCBs)
in Ridge main memory, and command bytes received from I/O Write instruc-
tions. Each DCB is 32 bytes long and the eight control blocks for the FDLP are
laid out as follows:

```
Main Memory
Address 3C000H (+-+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+)
(default)       0 | Terminal 0 |
+---------------+             0,8,12
                  20H | Terminal 1 |
+---------------+             1,9,13
                  40H | Terminal 2 |
+---------------+             2,10,14
                  60H | Terminal 3 |
+---------------+             3,11,15
                  80H | Printer    |
+---------------+             4
                  AOH | Versatec   |
+---------------+             5
                  COH | Floppy Drive 0 |
+---------------+             6
                  EOH | Reserved   |
+---------------+             7
```

By executing a WRITE instruction specifying the FDLP's device number, the
FDLP will perform an I/O function. The FDLP uses no information from the
WRITE address word other than the device number (by convention the FDLP is device 1), and the data word is laid out as follows:

<table>
<thead>
<tr>
<th>31</th>
<th>24</th>
<th>7</th>
<th>8</th>
</tr>
</thead>
</table>
| FDLP I/O Write | device number | +-----------------------------+
| Address Word     |                           | +-----------------------------+
| FDLP I/O Write   | command byte             | +-----------------------------+
| Data Word        |                           | +-----------------------------+

In general, a command byte write starts an operation. The four least significant bits are the unit; the most significant are usually the hex digit 8 but, for single character reads from the terminal ports, it is the hex digit 9. A few other special bit combinations are also recognized.

**Command Byte**   **Action**
80     start I/O (write) on port 0
81     start I/O (write) on port 1
82     start I/O (write) on port 2
83     start I/O (write) on port 3
84     start I/O (write) to Centronics/Data Products
85     start I/O (write) to Versatec
86     start I/O to left floppy
87     start I/O to right floppy
88     start I/O (read) on port 0 (block read)
89     start I/O (read) on port 1 (block read)
8A     start I/O (read) on port 2 (block read)
8B     start I/O (read) on port 3 (block read)
8C     start a control operation on port 0
8D     start a control operation on port 1
8E     start a control operation on port 2
8F     start a control operation on port 3
98     read one character and interrupt port 0
99     read one character and interrupt port 1
9A     read one character and interrupt port 2
9B     read one character and interrupt port 3

The following special commands are not used in normal operation:

00-7F   write one character on port 0 -- handshake is by bit 30 (special order only used by RBUG)
C0      boot from floppy unit 0
C1      move DCB base to contents of [3C0FC - 3C0FF] handshake by interrupt of 80 (unit 0)
C2      special read from port 0 -- no interrupts handshake is by bit 30

The FDLP buffers command bytes in the local processor's memory; however, it cannot accept them arbitrarily fast. The I/O Write instruction will set a status
bit which the on-board processor will reset when it has accepted the byte. Therefore, the Ridge Operating System must check this bit via an I/O Read before issuing a new I/O Write.

A read command (READ instruction) may be sent to the FDLP at any time. The FDLP returns its device number and last interrupting unit in the following format:

```
    0   7  8  15  30  31
   +-------+-----+------+
 FDLP Read | device # | last unit| [H/S] |
   Data     +-------+-----+------+
            Word
```

When performing an I/O function, the FDLP first reads the command byte. It usually then gets further information from the DCB and performs the operation. When it finishes, it usually modifies part of the DCB upon completion. Finally, it interrupts the Ridge CPU and passes back information in the I/O Interrupt Read word.

The IOIR values vary with the command byte that started the operation. Single character terminal reads return the character and status in the IOIR (rather than through the DCB). When "external status" interrupts are enabled for the terminal ports, the FDLP will interrupt whenever: 1) break is detected 2) Ring changes state 3) Data Carrier Detect changes state 4) Clear to Send changes state. The SIO status value is the new value of those bits (right after they changed state). Note that "external status" interrupts appear to come from the terminal control ports but have bit 11 set to distinguish them from the control/status command completion. By far the most common IOIR status simply contains the unit number (0-15) and the GSTAT value.

The format of the IOIR word is as follows:

```
    0   7  8  15  16  23  24  31
   +-------+-----+-----+-----+
 FDLP    | device # | type/ unit | status/char |
 IOIR    +-------+-----+-----+-----+
 word   +-------+-----+-----+-----+
```

<table>
<thead>
<tr>
<th>Type/Unit</th>
<th>Status or Character</th>
<th>Class of Interrupt</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000UUUU</td>
<td>status</td>
<td>completion of block requests</td>
</tr>
<tr>
<td>1F0P10UU</td>
<td>char</td>
<td>single character terminal read</td>
</tr>
<tr>
<td>100111UU</td>
<td>SIO status</td>
<td>RS232 control line changes</td>
</tr>
</tbody>
</table>

U represents a bit of the unit number.
F represents a framing error on terminal reads
O represents a overrun on terminal reads of either the internal 256 byte buffer the local processor maintains or of the serial I/O chip
P represents a parity error on a terminal read
SIO is the Serial I/O chip; Ridge IOIR status bit 16 is Break; bit 18 is CTS; bit 19 is Ring; bit 20 is DCD.

FDLP BOARD PROGRAMMING FOR TERMINALS

The four terminal ports are addressed as twelve units on the FDLP board. There are three units per port so that a) both a read and write may be outstanding and b) so that either of the two operations (read or write) may be aborted without creating a confusing situation with the termination interrupts. As long as the control port exists, certain operations are assigned to the control port that could logically be read or write orders. However, unlike reads or writes, which can take an arbitrarily long time to complete and which may interrupt before they finish (i.e., most writes interrupt when they are started), the control orders are finished when the completion interrupt is generated and do not wait on external events.

The sixteen units are:

| 0 - 3 | terminal writes |
| 4    | Centronic/Data Products lineprinter |
| 5    | Versatec plotter/printer |
| 6    | standard floppy drive (left) |
| 7    | additional floppy drive (right) |
| 8 - B | terminal reads |
| C - F | terminal control |

The DCB orders for the terminal write, read, and control are actually intermixed on a unit basis to group the functional parts of a terminal port together.

The DCB structure previously described can actually be interpreted as:

```
(default starting address) -> 3C000H | UNIT
  0CH | Terminal 0 Writes | 0
  10H | Terminal 0 Control | 12
  11H | Terminal 0 Reads | 8
  20H | Terminal 1 Writes | 1
  21H | Terminal 1 Control | 13
  30H | Terminal 1 Reads | 9
  40H | Terminal 2 Writes | 2
  41H | Terminal 2 Control | 14
  50H | Terminal 2 Reads | 10
  60H | Terminal 3 Writes | 3
  70H | Terminal 3 Control | 15
  71H | Terminal 3 Reads | 11
  80H | Printer | 4
  A0H | Versatec | 5
  C0H | Floppy Drive | 6
  E0H | reserved | 7
```

On the terminal ports, a distinction is made between "block" and "single-character" reads and writes.
The single character write has a GORDER = 3 and has the character in SORDER (to save another data transfer operation from a Ridge memory buffer). If the write character output queue is not full, the character is added and the termination interrupt generated. If the buffer (256 characters) is full, the operation is delayed until the buffer empties.

On block writes, the characters are in a Ridge memory buffer pointed to by the DCB. If the buffer is empty, a copy is made of the buffer in Z80 memory and the operation is started. At that point, the termination interrupt occurs. If the buffer is not empty, the copy is not made until the current writing is finished.

The single character read returns the data in the IOIR word. Those orders are distinguished by the command byte being in the range 98-9B (normally orders are 80 + unit). The block reads are 88 - 8B and transfer the data back to a Ridge memory buffer pointed to by the DCB. Like all buffer pointers in the DCB, these must start on a Ridge word boundary, and not across a page boundary (actually a 64K-byte boundary). The read buffer is 256 bytes so, for a double buffered effect, the block read order should not exceed 128 bytes. The block reads can be terminated by

a. the specified byte count
b. the presence of the character in the TERMINATION CHARACTER MAP for the particular port or
c. a control order to terminate unconditionally (perhaps in response to a time out or process abort in the Ridge).

The MAP is an array of 256 bytes in Z80 memory. The characters in the block read are used as an index into the array and four bits of each byte are flags for the four terminal ports. The leftmost bit of each byte is the flag for port 0, etc. The rightmost four bits are currently unused. The MAP can be read or written by Ridge with control orders. It is initialized by the FDLP to terminate only on char = 3 (ETX) and char = D (carriage-return).

TERMINAL WRITE DCBs

These are command bytes 80-83. All interrupt with IOIR.(8:15) = 80 to 83 The following hex address offsets are added to DCB-BASE (normally 3C000H) plus 000H for terminal port 0, or 020H for terminal port 1, or 040H for terminal port 2, or 060H for terminal port 3.
### Hardware Reference

<table>
<thead>
<tr>
<th>Hex Addr</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>GORDER</td>
<td>1 - block write of up to 256 characters from Ridge memory buffer</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 - single character write of character in SORDER</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5 - assert 'break' for the number of character times contained in high-byte-count : low-byte-count</td>
</tr>
<tr>
<td>1</td>
<td>SORDER</td>
<td>used with GORDER = 3 as the single character to write</td>
</tr>
<tr>
<td>2</td>
<td>GSTAT</td>
<td>not used</td>
</tr>
<tr>
<td>3</td>
<td>SSTAT</td>
<td>not used</td>
</tr>
<tr>
<td>4</td>
<td>RETRI</td>
<td>Enot used</td>
</tr>
<tr>
<td>5-7</td>
<td>RIDGE ADDRESS</td>
<td>This 24 bit byte address must be on word boundary.</td>
</tr>
<tr>
<td>8-9</td>
<td>REQUEST BYTE COUNT</td>
<td>1 - 256 bytes</td>
</tr>
<tr>
<td>A-B</td>
<td>BYTE COUNT</td>
<td>TRANSFERRED</td>
</tr>
</tbody>
</table>

### TERMINAL READ DCBs

These are command bytes 88-89. All interrupt with IOIR(8:15) = 88 to 89 (possibly Framing error, Overrun, or Parity errors may be set also). The following hex address offsets are added to DCB-BASE (normally 3C000H) plus 010H for terminal port 0, or 030H for terminal port 1, or 050H for terminal port 2, or 070H for terminal port 3.

<table>
<thead>
<tr>
<th>Hex Addr</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>GORDER</td>
<td>o - block read terminated by byte count or character's presence in MAP</td>
</tr>
<tr>
<td>1</td>
<td>SORDER</td>
<td>not used</td>
</tr>
<tr>
<td>3</td>
<td>SSTAT</td>
<td>not used</td>
</tr>
<tr>
<td>4</td>
<td>RETRIES</td>
<td>not used</td>
</tr>
<tr>
<td>5-7</td>
<td>RIDGE ADDRESS</td>
<td>This 24 bit byte address must be on a word boundary</td>
</tr>
<tr>
<td>Hex Addr</td>
<td>Name</td>
<td>Function</td>
</tr>
<tr>
<td>---------</td>
<td>--------------------</td>
<td>-----------------------------------------------</td>
</tr>
<tr>
<td>8-9</td>
<td>REQUEST</td>
<td>1 to 256 bytes</td>
</tr>
<tr>
<td></td>
<td>BYTE COUNT</td>
<td></td>
</tr>
<tr>
<td>A-B</td>
<td>BYTE COUNT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>TRANSFERRED</td>
<td></td>
</tr>
</tbody>
</table>

**TERMINAL CONTROL DCBs**

These are command bytes 8C-8F. All interrupt with IOIR.(8:15) = 8C to 8F. The following hex address offsets are added to DCB-BASE (normally 3C000H) plus 00CH for terminal port 0, or 02CH for terminal port 1, or 04CH for terminal port 2, or 06CH for terminal port 3.

<table>
<thead>
<tr>
<th>Hex Addr</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>GORDER</td>
<td>0 - return termtype in Parm1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 - set termtype from Parm1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 - return baud rate in Parm1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 - set baud rate in Parm1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4 - return present settings of SIO chip registers 4, 3, 5 in Parm1-3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5 - set SIO chip register 4,3,5 from Parm1-3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6 - abort a read in progress</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7 - abort a write in progress</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8 - read MAP into Ridge address contained in Parm1-3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>9 - write MAP from Ridge address contained in Parm1-3</td>
</tr>
<tr>
<td>1</td>
<td>PARM1</td>
<td>control/status</td>
</tr>
<tr>
<td>2</td>
<td>PARM2</td>
<td>control/status</td>
</tr>
<tr>
<td>3</td>
<td>PARM3</td>
<td>control/status</td>
</tr>
</tbody>
</table>

The "term-type" byte consists of the following bits:

bit 0  the most significant bit - If set, the port stops writing when it receives an XOFF character (also called DC3 or control-S, whose hex value is 13H or 93H), and resumes writing when it receives an XON (also called DC1 or control-Q, whose hex value is 11H or 91H). The XON and XOFF characters are not passed to the Ridge CPU.
bit 1  If set, the port inserts an XOFF (or DC3 or control-S) when its input buffer reaches 250 characters out of 256, and inserts an XON (or DC1 or control-Q) when the buffer drops to 150 characters. The characters are inserted into the stream of characters being written on that port as soon as the current character finishes, or immediately if no write is in progress. They will also be written if the output is currently stopped because of having received an XOFF (see bit 0 description).

bit 2  If set, the port clears its Data Terminal Ready line when its input buffer reaches 250 characters, and sets DTR when the buffer drops to 150.

bit 3  If set, interrupts can be sent to the Ridge CPU when the terminal port detects changes in the states of Break, Clear to Send, Data Carrier Detect, and Ring.

bits 4 to 7 reserved.

Special orders to copy Z80 code to or from Ridge memory and to cause the Z80 to call a given address are presently grouped with the Centronics/ Data Products write orders. They are line printer GORDERs of:

3  read the Z80 addresses contained in PARM0:PARM1 into Ridge memory with the address and byte count specified in the usual way.

4  write the Z80 addresses contained in PARM0:PARM1 into Ridge memory with the address and byte count specified in the usual way.

5  call the Z80 address contained in PARM0:PARM1

The Parm0 and Parm1 refer to offsets of 00CH and 00DH within the line printer GORDER.

FDLP BOARD PROGRAMMING FOR THE FLOPPY DISC DRIVE

The Ridge floppy disc drive accepts soft-sectored, single-sided or double-sided, single-density or double-density floppy discs. The FDLP handles eight different formats, which are listed in the DCB table below. There are 77 tracks on a floppy disc, numbered from 0 to 76. Sectors are numbered using 1 as the first sector (1-origined). The FDLP uses an NEC floppy disc controller to handle the details of floppy disc drive control.

The Ridge operating system (ROS) accepts only double-sided, double-density floppy discs with 512 bytes per sector, sixteen sectors per track. Head 0, track 0 is formatted single-density, with sector 1 containing format information for the remainder of the disc: single-sided or double-sided, single or double-density, and number of bytes per sector. Head 1, track 0 contains a UCSD Pascal directory in sectors 1-10. File storage begins in sector 11, track 1, head 0. The capacity of a floppy disc is calculated as follows:
Track 0, head 0
Track 0, head 1, sectors 11-16.
   6 sectors × 512 bytes/sector = 3,072 bytes
Tracks 1-76, 16 sectors/track ×
   2 heads/track × 512 bytes/sector = 1,245,184 bytes
   ---------------
   1,248,256 bytes

**FLOPPY DISC DEVICE CONTROL BLOCK (DCB)**

The layout and function of the floppy disc drive device control block is described in the table below:

<table>
<thead>
<tr>
<th>Hex Addr</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>GORDER</td>
<td>Following are the eleven general orders. For the first eight orders, &quot;read&quot; refers to data being transferred into Ridge main memory, while &quot;write&quot; refers to data being transferred from Ridge main memory to the FDLP. The term &quot;FDLP build&quot; refers to fact that the FDLP will fill in the details of the NEC commands in the CMD00 - CMD08 area described below for read, write and format. Please refer to the NEC uPD765 documentation on orders that are not built by the FDLP.</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>Read, FDLP build, with implied seek.</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>Write, FDLP build, with implied seek. This command is also used for formatting.</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>Read, with implied seek.</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>Write, with implied seek.</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>Read, FDLP build.</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>Write, FDLP build.</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>Read.</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>Write.</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td>Seek, requires only HEAD/UNIT and TRACK.</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>Recalibrate, requires only HEAD/UNIT and TRACK. Seeks to track specified.</td>
</tr>
<tr>
<td>A</td>
<td></td>
<td>Return device status (NEC STATUS3) in GSTAT.</td>
</tr>
<tr>
<td>Hex Addr</td>
<td>Name</td>
<td>Function</td>
</tr>
<tr>
<td>---------</td>
<td>-------</td>
<td>--------------------------------------------------------------------------</td>
</tr>
<tr>
<td>1</td>
<td>SORDER</td>
<td>Provides suborder information. This byte is laid out below:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7 6 5 3 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>+-------------------------------------------+-------------------</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SORDER</td>
</tr>
<tr>
<td></td>
<td></td>
<td>+-------------------------------------------+-------------------</td>
</tr>
<tr>
<td>DMA</td>
<td></td>
<td>When this bit is set, there is no DMA activity, i.e., the NEC chip only returns status.</td>
</tr>
<tr>
<td>R/W</td>
<td></td>
<td>When this bit is set, this indicates a write to the NEC chip (Format is a write).</td>
</tr>
<tr>
<td>DEN</td>
<td></td>
<td>This selects density (this field is used in FDLP build mode only).</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Double-density, 512 X 16</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Single-density, 128 X 26; IBM diskette 1</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Single-density, 256 X 15; IBM diskette 2</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Double-density, 256 X 26; IBM diskette 1D</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>Double-density, 1024 X 8; IBM diskette 2D</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>Double-density, 512 X 15</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>Double-density, 2048 X 4</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>Double-density, 4096 X 2</td>
</tr>
<tr>
<td>LEN</td>
<td></td>
<td>NEC command length. This field must be 0 for reads and writes using FDLP build and 6 for formatting with FDLP build.</td>
</tr>
<tr>
<td>2</td>
<td>GSTAT</td>
<td>General status:</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>OK</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Not ready</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Timeout</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Equipment fault</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>Write protected</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>Ridge double bit error in data or DCB transfer</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>Data overrun</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>Missing address mark</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>Can’t find header</td>
</tr>
</tbody>
</table>
Hex Addr Name Function

9 CRC error in header
A CRC error in data
FF Illegal parameter in DCB order

3 SSTAT Special status (from MSB to LSB):
   Bit 7 Fault
   Bit 6 Write protected
   Bit 5 Ready
   Bit 4 Track 0
   Bit 3 Two-sided
   Bit 2 Head
   Bit 1-0 Unit

4 RETRIES The number of retries attempted on this request.

5-7 RIDGE ADDRESS This address must be on a word boundary. The Ridge address
   plus the request byte count must not cross a 64KB boundary.

8-9 REQUEST BYTE COUNT

A-B BYTE COUNT TRANSFERRED

C NEC ORDER This is the NEC first command byte:

5 Write single-density
6 Read single-density
45H Write double-density
46H Read double-density
4DH Format a track double-density

Other orders are available; please refer to NEC uPD765 documentation. The format order requires four bytes of
information from Ridge main memory to write into each sector. This allows sector labels to be ordered in any
fashion. The four bytes per sector are:

1. Track number
2. Head (0 or 1)
3. Sector number (1-origined)
4. Code for number of bytes per sector:

   0 - 128       3 - 1024
   1 - 256       4 - 2048
   2 - 512       5 - 4096
<table>
<thead>
<tr>
<th>Hex Addr</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>HEAD/UNIT</td>
<td>Head 0/1 is selected by bit 2, unit number is in bits 0-1 (bits numbered 7 for most significant, 0 for least significant).</td>
</tr>
<tr>
<td>E</td>
<td>CYLINDER</td>
<td>Number from 0 to 76 (decimal).</td>
</tr>
<tr>
<td>F</td>
<td>SECTOR</td>
<td>1-origined number.</td>
</tr>
<tr>
<td>10-</td>
<td>CMD00-</td>
<td>Please refer to NEC uPD765 documentation.</td>
</tr>
<tr>
<td>18</td>
<td>CMD08</td>
<td>These bytes are filled in by the FDLP if the &quot;FDLP&quot; build option is specified in GORDER.</td>
</tr>
<tr>
<td>19-</td>
<td>STAT00</td>
<td>These are the NEC chip status bytes.</td>
</tr>
<tr>
<td>1F</td>
<td>STAT06</td>
<td>Please refer to the NEC uPD765 documentation. These bytes are not valid for the return device status order. For the seek and recalibrate orders, only STAT00 is valid.</td>
</tr>
</tbody>
</table>

**VERSATEC AND PRINTER DEVICE CONTROL BLOCK (DCB)**

<table>
<thead>
<tr>
<th>Hex Addr</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>GORDER</td>
<td>Set to 1.</td>
</tr>
<tr>
<td>1</td>
<td>SORDER</td>
<td>Sub order (from MSB to LSB):</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 7  Plot (Versatec only)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 6  Simultaneous print &amp; plot (Versatec only)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 5  Dataproducts/Centronics mode (not for Versatec), set to one selects Centronics</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 4  Clear, done before data transfer</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 3  Reset (Versatec only), done before data transfer</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 2  RFFED (Versatec only), remote form feed, done after data transfer</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 1  REOTR (Versatec only), remote end of transfer, done after data transfer</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bit 0  RLTER (Versatec only), remote line terminate, done after data transfer</td>
</tr>
<tr>
<td>2</td>
<td>GSTAT</td>
<td>0 - OK.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1    Offline</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2    Powered down or not connected</td>
</tr>
<tr>
<td>Hex Addr</td>
<td>Name</td>
<td>Function</td>
</tr>
<tr>
<td>----------</td>
<td>-------</td>
<td>---------------------------------------------------------------------------</td>
</tr>
<tr>
<td>FF</td>
<td></td>
<td>- Byte count too high, or other illegal request</td>
</tr>
<tr>
<td>3</td>
<td>SSTAT</td>
<td>Not used.</td>
</tr>
<tr>
<td>4</td>
<td>RETRIES</td>
<td>Must be 0.</td>
</tr>
<tr>
<td>5-7</td>
<td>RIDGE ADDRESS</td>
<td>This address must be on a word boundary. The Ridge address plus the request byte count must not cross a 64KB boundary.</td>
</tr>
</tbody>
</table>

8-9   REQUEST BYTE COUNT  
A-B   BYTE COUNT TRANSFERRED

FDLP MONITOR PROGRAM

The floppy disc controller uses a Z80 microprocessor to control many of its functions. It contains a monitor program in read-only memory that can be used as a diagnostic tool to debug the devices connected to the FDLP board. The FDLP monitor has the commands to display and modify Ridge main memory that can be used to check the functioning of the memory controller and memory array boards. The monitor program is activated on terminal 0 port whenever the system is reset, or control-Z is input to the terminal 0 port when RBUG is active. The monitor prints a banner and a prompt, ">" when the system is reset, and a prompt without the banner when activated by control-Z. The FDLP monitor commands are listed below.

Special Characters and Syntax Notation

The characters control-X and control-H terminate input and print "***". Control-S may be typed to suspend output from the monitor; typing any subsequent character except control-X or control-H resumes output. Control-X and control-H terminate output. In the syntax used below "[" and "]" surround optional components, ",{" and "}" indicates one from the set is required, and terms enclosed by "<" and ">" are defined following the list of commands. All command names and components are separated by at least one blank. Numeric values are all in hex.

Definition of Terms

<unit>

Unit 0 is the unit number of the unit mounted in the Ridge system.
<density-code>

0  - double-density 512 X 16
1  - single-density 128 X 26 IBM Diskette 1
2  - single-density 256 X 15 IBM Diskette 2
3  - double-density 256 X 26 IBM Diskette 1D
4  - double-density 1024 X 8 IBM Diskette 2D
6  - double-density 2048 X 2
7  - double-density 4096 X 1

<loop-option>

0  - Do one operation.
1  - Scan from track 1 to 76, forever.

Display Z80 Memory Command

D address [length]

Displays memory. Read-only memory starts at address 0. Read/write memory occupies addresses C000H through FFFFH. Typing control-S while memory is being displayed temporarily suspends the display. Typing control-X or control-S terminates the display, while typing any other character resumes displaying memory.

Display Z80 Registers Command

DR

Displays the values of Z80 registers at time of the last breakpoint.

Read Diagnostic Floppy Disc Command

DY <unit>

{0}  Reads a Dysan Digital Diagnostic Disk in double
{1}  Density mode if 0 is specified, single-density mode if 1 is specified.
    The drive mounted in the Ridge cabinet is <unit> 0.
Format a Floppy Disc Command

FM <unit> <density-code>

Formats a floppy disc in the density specified. <density-code> is described below. Track 0, head 0 is always formatted single-density, 128 X 26. The FDLP senses whether the floppy disc is single-sided or double-sided and formats both sides of a double-sided floppy disc.

Format a Track Command

FT <unit> <density-code> track

Read a Port Command

I port-number

Prints the results of a read from the port specified.

Read a Port, Repeatedly, Command

IR port-number

Prints the results of a read from the port specified repeatedly, until carriage return is typed.

Jump to Address Command

J address

Start executing Z80 code at the specified address.

Download Z80 Memory Command

Laaaaacccddd...ddd

Binary data is loaded into memory at address "aaaa" for count "cccc". The address and count are hexadecimal and in Z80 form, i.e., least significant byte, most significant byte. "ddd...ddd" represents the binary data, these bytes immediately follow the address and data bytes.

Modify Z80 Memory Command

M address

The byte of data at the specified address is displayed in hex. A new value may then be input, followed by carriage return. After carriage
return, the next sequential address is displayed, and can then be modified. Typing carriage return leaves the value unmodified. Modify mode is ended by typing any non-hex character.

Write to a Port Command

O port-number value

Writes "value" to the port specified.

Write to a Port, Repeatedly, Command

OR port-number value

"value" is sent to the port specified repeatedly, until carriage return is typed.

Display Ridge Memory (Peek) Command

P ms-Ridge-address ls-Ridge-address length

Display Ridge real memory, functions similar to Display Memory command. "ms-Ridge-address" are the 8 most significant Ridge address bits. "ls-Ridge-address" are the 16 least significant Ridge address bits.

Modify Ridge Memory (Poke) Command

PO ms-Ridge-address ls-Ridge-address

Modifies Ridge memory, functions similarly to modify memory command.

Print Memory to Data Products Printer Command

PD address length

Functions similarly to display memory command, but output is sent to the DataProducts printer port.
Print Memory to Versatec Printer Command

PV address length

Functions similarly to display memory command, but output is sent to the Versatec printer/plotter port.

Quiet Mode Command

Q

Puts monitor into "quiet mode", and interrupts the Ridge CPU. Characters read or written from terminal port 0 are now passed to the Ridge CPU. The quiet mode command effectively exits the monitor after entering via control-Z.

Read from Floppy Drive Command

R head/unit <density-code> length <loop-option>

Reads from a track on a floppy disc and places the data in Z80 memory. "head/unit" is:

0 - unit 0, head 0.  
1 - unit 1, head 0.  
4 - unit 0, head 1.  
5 - unit 1, head 1.

<density-code> and <loop-option> are described in the section following the commands. "length" is the number of bytes to be read. "length" <= 1000H results in the data being placed at location E000H. "length" > 1000H results in the data being placed at location D000H. After typing this command line the monitor prompts:

TRK REC?

The track and record (sector) number should then be typed, separated by spaces. If an error occurs, the NEC status bytes are displayed, otherwise the monitor issues a prompt.

Recalibrate Floppy Drive Command

RC <unit>

"Step" commands are issued until the "track 0" signal from the drive becomes true.
Read Floppy ID

RI <unit>

Prints results of the NEC read ID command. The single-density results are printed, and if this failed, the double-density results are printed on the following line. Please refer to NEC uPD765 documentation for details on the format of this information.

Sense Floppy Drive Command

SD <unit>

Prints results of the NEC sense drive command.

Seek Floppy Drive Command

SK <unit> track

Causes the selected unit to seek to the specified track.

Switch RBUG Port Command

SW terminal port

Switches the RBUG to the specified port. ???

Transfer Data Between Ridge Memory and Z80 Memory Command

T ms-Ridge-addr ls-Ridge-addr Z80-addr length direction

This command transfers a block of data either from Ridge memory to Z80 memory or from Z80 memory to Ridge memory. "ms-Ridge-addr" are the 16 most significant Ridge address bits. "ls-Ridge-addr" are the 16 least significant Ridge address bits. "Z80-addr" is the Z80 memory address. "length" is the number of bytes to transfer. "direction" is 0 for read from Ridge memory, 1 for write into Ridge memory.

Exercise Printers Command

V

{ 0 } sends print data to both printer ports. "0"
{1 char} sends 256-byte writes to the Versatec. "1"
sends the Versatec "char" in 4096-byte writes.
Write to Floppy Drive Command

W head/unit <density-code> length <loop-option>

W writes data from Z80 memory to a track on a floppy disc. Operates similarly to the read from floppy drive command.

Execute Test Programs Command

X program

There currently are no test programs for the FDLP (The hard disc monitor does have test programs, however).

Execute Z80 LDIR Command

Y target-address source-address byte count

 Performs a Z80 LDIR instruction.

Exercise Terminal Ports Command

Z

256-byte writes are sent continuously to terminal ports one through three.
CHAPTER 3
HARD DISC CONTROLLER BOARD
(for 60-142 Mb Disc)

HARD DISC SWITCHES, INDICATORS, AND PINS

HARD DISC BOARD LAYOUT

not used  P4

<- pin 1

P3

<- pin 1

HD board

J2

On the 50-pin ribbon to the drive, pin 1 is the blue stripe.

SMD monitor cable RS-232 P1
(not required)

+-------+

off L|_|_|_|_|_|_|M
on S|1|1|1|1|1|1|1|S
B+-------------------B

the dip-switch is at coordinate 2V

Figure 3-1. Position of Connectors on SMD Board
HARD DISC BOARD CABLING

Figure 3-2. Hard Disc Board Cabling
HARD DISC P4 CONNECTOR - ANSI (not normally used)

<table>
<thead>
<tr>
<th>Pin</th>
<th>Ground Pin</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10</td>
<td>ground control bus:</td>
</tr>
<tr>
<td>2</td>
<td>10</td>
<td>Bit 0, Select/Attn. Drive 0</td>
</tr>
<tr>
<td>3</td>
<td>10</td>
<td>Bit 1, Select/Attn. Drive 0</td>
</tr>
<tr>
<td>4</td>
<td>10</td>
<td>Bit 2, Select/Attn. Drive 0</td>
</tr>
<tr>
<td>5</td>
<td>10</td>
<td>Bit 3, Select/Attn. Drive 0</td>
</tr>
<tr>
<td>6</td>
<td>10</td>
<td>Bit 4, Select/Attn. Drive 0</td>
</tr>
<tr>
<td>7</td>
<td>10</td>
<td>Bit 5, Select/Attn. Drive 0</td>
</tr>
<tr>
<td>8</td>
<td>10</td>
<td>Bit 6, Select/Attn. Drive 0</td>
</tr>
<tr>
<td>9</td>
<td>10</td>
<td>Bit 7, Select/Attn. Drive 0</td>
</tr>
<tr>
<td>11</td>
<td>12</td>
<td>Parity (optional)</td>
</tr>
<tr>
<td>13</td>
<td>14</td>
<td>Select out/Attn. In strobe</td>
</tr>
<tr>
<td>15</td>
<td>16</td>
<td>Command Request</td>
</tr>
<tr>
<td>17</td>
<td>18</td>
<td>Parameter Request</td>
</tr>
<tr>
<td>19</td>
<td>20</td>
<td>Bus Direction Out</td>
</tr>
<tr>
<td>21</td>
<td>22</td>
<td>Port Enable</td>
</tr>
<tr>
<td>23</td>
<td>24</td>
<td>(not used)</td>
</tr>
<tr>
<td>25</td>
<td>26</td>
<td>Read Gate</td>
</tr>
<tr>
<td>27</td>
<td>28</td>
<td>Write Gate</td>
</tr>
<tr>
<td>29</td>
<td>30</td>
<td>Bus Acknowledge</td>
</tr>
<tr>
<td>31</td>
<td>32</td>
<td>Index</td>
</tr>
<tr>
<td>33</td>
<td>34</td>
<td>Sector Mark</td>
</tr>
<tr>
<td>35</td>
<td>36</td>
<td>Attention</td>
</tr>
<tr>
<td>37</td>
<td>36</td>
<td>Busy</td>
</tr>
<tr>
<td>39</td>
<td>38</td>
<td>Read Data +</td>
</tr>
<tr>
<td>40</td>
<td>38</td>
<td>Read Data -</td>
</tr>
<tr>
<td>42</td>
<td>41</td>
<td>Read/Reference Clock +</td>
</tr>
<tr>
<td>43</td>
<td>41</td>
<td>Read/Reference Clock -</td>
</tr>
<tr>
<td>45</td>
<td>44</td>
<td>Write Clock +</td>
</tr>
<tr>
<td>46</td>
<td>44</td>
<td>Write Clock -</td>
</tr>
<tr>
<td>48</td>
<td>47</td>
<td>Write Data +</td>
</tr>
<tr>
<td>49</td>
<td>47</td>
<td>Write Data -</td>
</tr>
<tr>
<td>50</td>
<td></td>
<td>ground</td>
</tr>
</tbody>
</table>
### HARD DISC P3 CONNECTOR - PRIAM

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal Name</th>
<th>Pin</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ground</td>
<td>32</td>
<td>ground</td>
</tr>
<tr>
<td>2</td>
<td>+ DBUS 0</td>
<td>33</td>
<td>- INDEX</td>
</tr>
<tr>
<td>3</td>
<td>+ DBUS 1</td>
<td>34</td>
<td>ground</td>
</tr>
<tr>
<td>4</td>
<td>+ DBUS 2</td>
<td>35</td>
<td>- READY</td>
</tr>
<tr>
<td>5</td>
<td>+ DBUS 3</td>
<td>36</td>
<td>ground</td>
</tr>
<tr>
<td>6</td>
<td>+ DBUS 4</td>
<td>37</td>
<td>- SECTOR MARK</td>
</tr>
<tr>
<td>7</td>
<td>+ DBUS 5</td>
<td>38</td>
<td>ground</td>
</tr>
<tr>
<td>8</td>
<td>+ DBUS 6</td>
<td>39</td>
<td>+ WRITE DATA</td>
</tr>
<tr>
<td>9</td>
<td>+ DBUS 7</td>
<td>40</td>
<td>- WRITE DATA</td>
</tr>
<tr>
<td>10</td>
<td>ground</td>
<td>41</td>
<td>ground</td>
</tr>
<tr>
<td>11</td>
<td>- READ GATE</td>
<td>42</td>
<td>+ WRITE CLOCK</td>
</tr>
<tr>
<td>12</td>
<td>ground</td>
<td>43</td>
<td>+ WRITE CLOCK</td>
</tr>
<tr>
<td>13</td>
<td>- RESET</td>
<td>44</td>
<td>ground</td>
</tr>
<tr>
<td>14</td>
<td>ground</td>
<td>45</td>
<td>+ READ/REFERENCE CLOCK</td>
</tr>
<tr>
<td>15</td>
<td>- WRITE GATE</td>
<td>46</td>
<td>+ READ/REFERENCE CLOCK</td>
</tr>
<tr>
<td>16</td>
<td>ground</td>
<td>47</td>
<td>ground</td>
</tr>
<tr>
<td>17</td>
<td>- RD</td>
<td>48</td>
<td>+ READ DATA</td>
</tr>
<tr>
<td>18</td>
<td>- WR</td>
<td>49</td>
<td>- READ DATA</td>
</tr>
<tr>
<td>19</td>
<td>+ AD 1</td>
<td>50</td>
<td>ground</td>
</tr>
<tr>
<td>20</td>
<td>+ AD 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>ground</td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>- DRIVE SELECT 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>- DRIVE SELECT 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>- DRIVE SELECT 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>- DRIVE SELECT 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>ground</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>ground</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>+5 VOLTS DC (terminator power)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>- HEAD SELECT 4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>- HEAD SELECT 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>- HEAD SELECT 1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
HARD DISC P1 CONNECTOR

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ground</td>
</tr>
<tr>
<td>2</td>
<td>Switch 3</td>
</tr>
<tr>
<td>3</td>
<td>ground</td>
</tr>
<tr>
<td>4</td>
<td>Switch 4</td>
</tr>
<tr>
<td>5</td>
<td>ground</td>
</tr>
<tr>
<td>6</td>
<td>Switch 5</td>
</tr>
<tr>
<td>7</td>
<td>ground</td>
</tr>
<tr>
<td>8</td>
<td>Switch 6</td>
</tr>
<tr>
<td>9</td>
<td>ground</td>
</tr>
<tr>
<td>10</td>
<td>Switch 7</td>
</tr>
<tr>
<td>16</td>
<td>ground</td>
</tr>
<tr>
<td>20</td>
<td>ground</td>
</tr>
<tr>
<td>26</td>
<td>Transmit Data</td>
</tr>
<tr>
<td>27</td>
<td>Read Data</td>
</tr>
<tr>
<td>28</td>
<td>Request to Send</td>
</tr>
<tr>
<td>29</td>
<td>Clear to Send</td>
</tr>
<tr>
<td>31</td>
<td>ground</td>
</tr>
<tr>
<td>32</td>
<td>Data Carrier Detect</td>
</tr>
<tr>
<td>38</td>
<td>Auxiliary Transmit Data</td>
</tr>
<tr>
<td>44</td>
<td>Data Terminal Ready</td>
</tr>
<tr>
<td>46</td>
<td>Ring</td>
</tr>
<tr>
<td>50</td>
<td>ground</td>
</tr>
</tbody>
</table>

Switch 3 through Switch 7 can be read by the on-board microprocessor. When Switch 3 is grounded, the board will use the P4 ANSI connector.
THEORY OF OPERATION

FUNCTIONAL DESCRIPTION

The Hard Disc board can control up to four disc units. The board has two 50-pin connectors, one matching the ANSI X3T9.3 interface, and one matching the Priam interface. Only the Priam interface is fully supported and documented here.

A 50-pin ribbon cable connects the controller’s P3 connector to a Priam drive. If there is only one drive, that drive must have a cable terminator installed.

HD INTRODUCTION

The HD board can control from one to four hard discs with a Priam interface. The board can be configured to use the ANSI interface. It has an on-board Z80, which performs a number of functions:

1. It seeks when necessary, including those cases where the data transfers requested span cylinder boundaries.
2. It monitors the state of the circuitry that interfaces with the disc read and write data lines and changes the sector and head values as sectors are successfully transferred.
3. It performs error correction and corrects the data in Ridge memory.
4. It retries operations when they fail.

Much like the FDLP board, the HD board communicates with the Ridge CPU via I/O Writes that start operations and areas in Ridge Memory that contain more detailed information about the request that are called Device Control Blocks (DCBs). The communication between the Ridge CPU and the board is:

1. I/O Write instructions start an operation.
2. The Z80 usually requests further information about the request, which it obtains from a dedicated area in Ridge memory called a Device Control Block (DCB).
3. The operation is performed.
4. A Ridge interrupt is generated and the I/O Interrupt Read that the Ridge CPU will perform will return the board’s device number, the unit on the board, and an indication of the success of the requested operation.
HD BOARD LAYOUT

The primary logical parts of the board are:

1. I/O Read, I/O Write, and I/O Interrupt logic
2. A DMA sequencer that generates Ridge memory requests and copies data from or to a pair of fifo chips. It also converts between byte and word formats as it moves data to or from the fifo chips. It has a word count register and an address counter, which has a two stage register on the page portion of the address so that multi-page memory operations can be performed more easily.
3. A serializer/deserializer (SERDES) which converts between the format that comes out of the fifos and the bit format that the disc interface uses. A second pair of fifo chips is also attached to the SERDES and connects to the Z80 (the other pair connects the SERDES to the DMA machine which talks to the memory controller).
4. A sync detector that can be enabled when looking for byte synchronization. It can also time out if sync is not found within 16 byte times of when it is expected. To determine whether the current sector is the one desired, a comparator compares the output of the Z80 fifo and the parallel byte accumulated by the SERDES. The comparator supplies a "no match" signal, which is examined while the sector header is passing through the SERDES, and which is latched elsewhere.
5. An ECC shift register to generate and check the Error Correction Code appended to the end of the header and data portions of every sector. It also can be used to perform the error correction calculation. A part of this circuitry detects when all 32 bits of the ECC register are zero; another part detects 21 zeros for the correction process.
6. A Z80 with an SIO for a Monitor program. Also included in this section are 8 K bytes of EPROM and 2 K bytes of RAM. There are the usual decoders for I/O addresses to access various registers on the board.
7. A "Bit Machine," which runs at the frequency of the disc clock and is responsible for executing very simple microinstructions that can freeze waiting for sector pulses or ECC correction finished or byte synchronization and then define the data formats of the sectors for reading, writing, formatting, etc. A related part this circuitry is a "Bit Machine" status register that, among other functions, latches error conditions such as data overrun, sync timeout, ECC error, compare error, etc.
8. A set of input and output registers for the parallel part of the disc interfaces and differential drivers and receivers for the bit clocks and data lines.

I/O READ, WRITE, AND INTERRUPT LOGIC

The Interrupt state machine is normally in an idle state. The Z80 sets a bit in a register it can write to; this advances the state. When the Z80 resets that bit, the state machine advances the state again and asserts IOIREQ1 or IOIREQ2. It also blocks ACKIOIout so that, when multiple devices request an interrupt at the same time (or before the first device is acknowledged), any lower priority (devices further down the daisy-chain) will not see the ACKIOI signal and will not gate their device numbers but will rather continue to assert IOIREQ1 or
IOIREQ2. When the board finally sees ACKIOIN, it advances the state once more and asserts its device number and the status register on the I/O bus. The state advances to the null state on the next clock unconditionally.

The I/O Read and Write state machine leaves its IONULL state when it sees an MCIOREQ signal from the memory controller and enters the I/O REST state. From this state, it will advance to the ACKMCIO state if the following conditions are true:

1. MCIOREQ must remain true.
2. The device number on the bus must match the device number switch on the board.
3. If the MCIOW bit is set (this is an I/O Write), then the CMDINT latch (command byte interrupt) must not be set. If MCIOREQ is removed, the next cycle will be the IONULL state; otherwise, the machine will remain in the IOREST state.

In the ACKMCIO state, the signal ACKMCIO will be returned to the memory controller. During this state, however, the MCIOREQ and MCIOWT signals remain asserted. If MCIOW is false, the next state will be IOGATE which drives the I/O bus with the board’s device number, status register, and low order address bits; the next state from this one is the IONULL state. If MCIOW is true, the state moves from ACKMCIO to IOLOAD where it remains until an IODACK is issued from the memory controller. After the IODACK the next state is IONULL.

DMA LOGIC

The DMA sequencer starts in the MNULL state. The Z80 sets the address registers, word count, and DMA direction. The Z80 sets an MSTART bit, putting the DMA sequencer into Memory Handshake (MHS) state. The Z80 clears the MSTART bit, advancing the sequencer state to MREQ or MWAIT, depending on whether a Ridge-to-disc (memory read) disc-to-Ridge (memory write) operation has been specified.

If MREAD is true, the MHS state leads to the MREQ state. MREQ sends an IOMREQ1 or IOMREQ2 signal to the memory controller and blocks the ACKIOMout from the controller to prevent lower priority boards from detecting the ACKIOMin signal. The DMA state machine advances to MADDR when ACKIOMin is detected. MADDR gates the address register onto the bus. Since the MREAD condition is true, the MADDR state leads to the MLOAD state. MLOAD triggers a flip-flop that generates and extra signal (to meet timing requirements of Ridge I/O bus) which latches the contents of the data bus in four 74LS373s. To confirm that the requested data is on the bus, the memory controller sends IODACK to the DMA machine, moving its state from MLOAD to MWAIT. The machine moves from the MWAIT to PULSE state when the INPUT-READY signal (synchronized to Ridge clocks) from the Ridge pair of fifo's becomes true. PULSE generates a SHIFT-IN pulse to the fifo's. On the next cycle, the PULSE state changes to MWAIT, where the system waits for INPUT-READY again, if the BC=3 signal is false (the current byte is the last of
a Ridge word). PULSE leads to MNULL if the WC=0 signal is true. If WC=0 is false, PULSE leads to MREQ.

The PULSE state also generates a COUNT-ENABLE condition to the byte counter, which causes it to change on the next clock edge. During a DMA sequence with MREAD set, Ridge memory requests are made and the data is shifted one byte at a time into the fifos while checking for INPUT-READY. This continues until the Word Count register is zero and the last byte of the last word is shifted in to the fifo.

If MREAD is false, the MHS state leads to the MWAIT state. When the synchronized OUTPUT-READY signal from the fifos goes true, the PULSE state is entered, which generates a SHIFT-OUT pulse to the fifo while clocking one byte of the output word register, and which generates the previously described COUNT-ENABLE signals. The state after PULSE depends on the BC=3 and WC=0 signals. If MREAD is false, MREQ leads to MDATA, which which gates the Ridge Data Out register onto the I/O bus. If the WC=0 signal is true, MREQ leads to MNULL. If WC=0 is false, MREQ leads to MWAIT. If MREAD is false during a DMA sequence, the Data Out register is loaded one byte at a time from the output of the fifos while waiting for OUTPUT-READY to indicate that data is ready. After four bytes are assembled, a MCIOREQ1/2 is generated and the data is written to Ridge memory. If WC=0 is false, the process repeats.

**SERDES / SYNC DETECTOR / COMPARATOR**

The serializer/deserializer (SERDES) converts between serial bit and parallel byte data.

When reading from the disc, the bit stream is sent through a shift register. After every 8 bits enter, the contents are captured in a holding register, the contents of which are available to the Ridge fifo or Z80 fifo. A comparator compares the outputs of the shift register and Z80 fifo and generates a NO-MATCH signal for determining whether the current sector is the desired one.

The bit stream byte boundary is determined by the sync detector, which is triggered when the first one bit is seen or when the comparator signals a match. A wait state is entered while looking for sync. If 128 bits pass in the wait state, the wait state is released but the current sector search will fail. When writing to the disc, the SERDES is given an order to parallel load the contents of either the Ridge fifo or the Z80 fifo once every 8 bit times. During the other 7 bit clocks, the SERDES shifts left. The data out of the SERDES is taken as the most significant bit of the shift register.

**ECC CIRCUITS**

The ECC register is made up of eight 74LS194As. All four register control modes are used:
- "hold" retains the data after after checking the read data bit stream.
- "shift left" clears the register in four bit times.
- "shift right" unloads and merges the calculated ECC bytes with the data stream when writing data on the disc.
- "parallel load" makes the calculation to generate ECC bytes.

The parallel load connections implement the polynomial division used in the error-correcting code generation and the correction process. The polynomial used is \((X^{21} + 1)(X^{11} + X^2 + 1)\).

Before beginning the calculation, the ECC register is cleared by setting SHIFT-LEFT to the 74LS194As. In the generation process, the most significant bit of the SERDES is the input the ECC register. During the calculation, the PARALLEL-LOAD mode is set. After the last bit of the data stream has been shifted in, the ECC register contains the desired ECC bytes. At that time, the shift mode of the 74LS194As is set to SHIFT-RIGHT and the mux, which has been supplying the Write Data bit to the disc is switched from the msb of the SERDES to the last bit of the ECC register. After 32 bit times, the ECC bytes have been appended and the sector format programs fill the data stream with a few bytes of zeros.

In the disc read process, the ECC register is cleared by SHIFT-LEFT. The data input in this case is the lsb of the SERDES so that the calculated result will be available 7 bit times earlier. After all the data has been shifted through, the ECC register should be zero if there are no errors. If it isn't, the sector format programs abort and the polynomial remainder is saved in the ECC register by setting the HOLD mode on the shift register controls.

In the error correction process, the ECC register (with the non-zero contents) is shifted with a zero as input until the first 21 bit positions are zero or the shift count exceeds the natural period of the polynomial. If the 21-zero condition is reached, the remaining 11 bits may be XOR'ed with the data in Ridge memory to correct the burst error. The position of the 11 bits in the bit stream is determined by the number of shifts it took to reach the 21-zero condition.

**Z80 SECTION**

The Z80 section is conventional with two exceptions:

- a pair of flip-flops that generate 250 ns and 125 ns pulses are used to "shape" the decoded register write pulses from the Z80.
- a four-state sequencer that generates shift-in and shift-out pulses to the fifos from Z80 IN's and OUT's, which causes a Z80 WAIT state until the fifos are ready.

A channel of the CTC generates a timeout that unfreezes the Z80 if the fifo is empty or full for too long a time. A side effect of this timeout is an interrupt which will set an error flag.
BIT MACHINE

The bit machine runs at the bit rate of the disc. It is a very simple microprogrammed machine that whose instruction counter can:

- be reset to zero where an IDLE instruction is stored.
- be set (jump) to the contents of the IREG register which can be loaded by the Z80.
- increment its address.
- remain at one address for 256 byte times.

The instruction address never changes faster than once every byte time (8 bit times) so its microcode proms can be relatively slow EPROMS. This section of circuitry also contains a microcode register, which is the latched contents of the proms, a 16 bit counter, which usually counts bytes but can count at the bit rate in the error correction process, a 8 bit PHASE register, which contains a circulating 1, which marks the bit position within the byte, a Bit Machine Status register and various decoders of the microcode register. There are several microcode orders such as "sync search" and "correct error" and "wait for sector pulse" that freeze the PHASE register and release it when a condition becomes true. There are also codes in the microcode register to control the ECC register, Read Gate, Write Gate, generate shift in and shift out pulses to the fifos, etc.

PARALLEL INTERFACE

The parallel interface section is logically quite simple; it consists mainly of buffers and receivers. There is also a register clocked by the bit clock and controlled by the Z80 to shut down or start up the PHASE register.
HARD DISC PROGRAMMING

GENERAL

The hard disc controller can control from one to four hard disc drives. Like the FDLP board, it communicates with the Ridge CPU by DCBs. Each DCB is 64 bytes long and the four control blocks for the hard disc controller are laid out as follows:

```
default Main Memory
Address 3C100H +----------+
   0|  Unit 0 |
          +----------+
   40H|  Unit 1 |
          +----------+
   80H|  Unit 2 |
          +----------+
   C0H|  Unit 3 |
          +----------+
```

The flow of control is:

1. The Ridge Operating System builds the DCB request in main Ridge memory at the locations appropriate for the disc unit.
2. A command to start the operation is sent to the hard disc controller using the WRITE instruction.
3. The hard disc controller recognizes its device number from the I/O write address word and accepts the I/O write data word. The board uses the unit number from the I/O write data word to index into the proper DCB.
4. The function is performed.
5. The controller modifies the DCB and interrupts.

The format of the I/O write data word and IOIR word follows:

```
       0  7  8
I/O write +----------------------------------+
  address | device # | 3
      word +------------------------+ 1

Control
Byte

Hard      0  1  5  6  7  8
  3
Disc +----------------------------------+
I/O Write |1|00000|unit|
Data Word +------------------------+ 1
```
A read command (READ instruction) may be sent to the hard disc controller at any time. The hard disc controller returns its device number and last interrupting unit in the following format:

\[
\begin{array}{cccccccccc}
0 & 7 & 8 & 9 & 14 & 15 & 16 & 23 & 24 & 31 \\
\text{Hard} & \text{Disc} & \text{Read Data} & \text{Word} & \text{device #} & \text{|0|1|0000| unit |status|} & \text{|} & \text{|} & \text{|} & \text{|} \\
\end{array}
\]

The default DCB locations for the Hard Disc board are 3C100H through 3C1FFH, but these may be changed by issuing an I/O write with the control byte in the I/O Write Data Word equal to C0H, after first setting locations 3C1FD through 3C1FF with the new 24-bit Ridge memory address base.

The HD board recognizes various values in the high-order byte of the I/O Write Data Word:

- **C0H**: it internally builds a read request for a 4K byte read from the first page of the drive (head 0, cylinder 0, sector 4 to 7) into Ridge memory address 3E000H, executes it, and interrupts. This command is used to boot the system.
- **C1H**: sets the DCB base to (the value at 3C13E-3C13F) * 256.
- **C4H**: returns the present DCB base value to 3C13E-3C13F.
- **C2**: sets a flag, which is checked as each sector is written, that inhibits writing to the disc.
- **C3H**: turns off the write-inhibitor flag. The pair C2, C3 are intended to be used in a power fail warning trap.

For example, if the board device number were 2, and the desired unit were 0, one would fill the following bytes of Ridge memory to request a read of 4K bytes from cylinder 123H, head 4, sector 5 into Ridge memory 3F000H:

<table>
<thead>
<tr>
<th>Ridge Memory Locations</th>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C100</td>
<td>0</td>
<td>read</td>
</tr>
<tr>
<td>3C105</td>
<td>3</td>
<td>Ridge memory address</td>
</tr>
<tr>
<td>3C106</td>
<td>F0</td>
<td>Ridge memory address</td>
</tr>
<tr>
<td>3C107</td>
<td>00</td>
<td>Ridge memory address</td>
</tr>
<tr>
<td>3C108</td>
<td>10</td>
<td>4K bytes</td>
</tr>
<tr>
<td>3C10D</td>
<td>41</td>
<td>head 4, cylinder 123H</td>
</tr>
<tr>
<td>3C10E</td>
<td>23</td>
<td>cylinder 123H</td>
</tr>
<tr>
<td>3C10</td>
<td>5</td>
<td>sector 5</td>
</tr>
</tbody>
</table>
Then an I/O Write with address word of 02000000H, and a data word 80000000H should be issued. When the operation is complete, an IOIR word of 024000xxH should be returned, indicating board device number 2, disc unit 0, and GSTAT=OK. If further information about the transfer is desired (especially if STATUS is not OK), the area 3C100 through 3C11F can be examined.

**HARD DISC CONTROLLER DEVICE CONTROL BLOCK (DCB)**

<table>
<thead>
<tr>
<th>Hex Addr</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
</table>
| 0        | GORDER | 0  Read                     
|          |        | 1  Write                    
|          |        | 2  Verify. Reads, but no data transferred to Ridge memory                
|          |        | 3  Format a track           
|          |        | 4  Seek                     
|          |        | 5  Return Highest Sector Address. This is the physical address of the    
|          |        |   last addressable sector in the HDCYL, CYL, and SECTOR fields. The     
|          |        |   value returned in the Byte Count Transferred is the actual number of   
|          |        |   bytes between sector marks, which is needed for interpretation of      
|          |        |   data from the Read Header order.                                      
| 6        |        | 6  Read Full Sector. Data transfer is always 1040 bytes the transfer    
|          |        |   count is ignored. The data read is a 12-byte data label, followed by  
|          |        |   1024 data bytes, plus a 4-byte checksum.                             
| 7        |        | 7  Write Full Sector. The transfer count is ignored, 1040 bytes are    
|          |        |   transferred in the same format as Read Full Sector. E - Read Header.   
|          |        |   Priam defect log is transferred into first 9 bytes of DATA LABELS.    
| 1        | SORDER | not used                    
| 2        | GSTAT  | 0  OK                       
|          |        | 1  Not ready                
|          |        | 2  Timeout                  
|          |        | 3  Equipment fault          
|          |        | 4  Write protected          
|          |        | 5  Ridge double bit error in data or DCB transfer                      
|          |        | 6  Data overrun             
|          |        | 7  Missing address mark (Can't find sync byte)                         
|          |        | 8  Can't find header that matches                                       
|          |        | 9  CRC error in header       
|          |        | A  Uncorrectable error in data                                         
|          |        | B  Seek error               
|          |        | FF  Illegal parameter in DCB order                                      
| 3        | SSTAT  | Reserved                    

3-14
<table>
<thead>
<tr>
<th>Hex Addr</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>RETRIES</td>
<td>The number of retries attempted on this request</td>
</tr>
<tr>
<td>5-7</td>
<td>RIDGE ADDRESS</td>
<td>This address must be on a word boundary. The Ridge address plus the request byte count must not cross a 64KB boundary.</td>
</tr>
<tr>
<td>8-9</td>
<td>REQUEST BYTE COUNT</td>
<td></td>
</tr>
<tr>
<td>A-B</td>
<td>BYTE COUNT TRANSFERRED</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>Not used.</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>HDCYL</td>
<td>Four bits of head number, followed by the four most significant bits of the cylinder number.</td>
</tr>
<tr>
<td>E</td>
<td>CYL</td>
<td>The least significant eight bits of the cylinder number.</td>
</tr>
<tr>
<td>F</td>
<td>SECTOR</td>
<td>Number from 0-17 on 14-inch Priam.</td>
</tr>
<tr>
<td>10-1B</td>
<td>DATA LABELS</td>
<td>These twelve bytes are read/written into each sector on a data transfer. This area is also modified by the Read Header GORDER.</td>
</tr>
</tbody>
</table>

**MONITOR PROGRAM**

The hard disc controller uses a Z80 microprocessor and a monitor program, similar to the floppy disc controller. The hard disc controller monitor is always active, using an RS-232 port located on the front edge connector P1. The monitor prints a banner and a prompt, > when the system is reset. The RS-232 pins are connected as follows:

- P1-26   Transmit Data
- P1-27   Receive Data
- P1-31   Signal ground

The hard disc controller monitor commands are listed below. Commands that are identical to the FDLP monitor are indicated, and their description is found in the section on the FDLP monitor. The hard disc controller varies from the FDLP in that its read/write memory is in two discontinuous pieces, from 2000H to 23FFH, and from 3000H to 33FFH, while the Z80 memory on the FDLP is from C000H to FFFFH.
Breakpoint Command
BR codelo

See FDLP monitor description.

Display Z80 Memory Command
D address length

See FDLP monitor description.

Display Z80 Registers Command
DR

See FDLP monitor description.

Display FIFO Command
DF address

Dumps the contents of the Z-FIFO at the address specified.

Load FIFO Command
FF address count

Loads the Z-FIFO with the values from memory.

Format Command
FORMAT

Formats unit 0.

Read a Port Command
1 port-number

See FDLP monitor description.

Read a Port, Repeatedly, Command
IR port-number

See FDLP monitor description.
Jump to Address Command

J address

See FDLP monitor description.

Download Z80 Memory Command

Laaaaaccddd...ddd

See FDLP monitor description.

Modify Z80 Memory Command

M address

See FDLP monitor description.

Write to a Port Command

O port-number value

Writes "value" to the port specified.

Write to a Port, Repeatedly, Command

OR port-number value

See FDLP monitor description.

Display Ridge Memory (Peek) Command

P ms-Ridge-address ls-Ridge-address length

See FDLP monitor description.

Modify Ridge Memory (Poke) Command

PO ms-Ridge-address ls-Ridge-address length

See FDLP monitor description.
Read from Hard Disc Command

R unit ms-Ridge-addr ls-Ridge-addr length head cylinder

Reads "length" bytes into Ridge memory from the disc track at the specified head and cylinder.

Seek Command

SK cylinder

Causes the disc to seek to the specified cylinder.

Transfer Data Between Ridge Memory and Z80 Memory Command

T ms-Ridge-addr ls-Ridge-addr Z80-addr length direction

See FDLP monitor description.

Transfer Data Between Ridge and Z80 Memory, Forever, Command

U ms-Ridge-addr ls-Ridge-addr Z80-addr length direction

This command is the same as the above command, except that the transfer is repeated forever.

Verify Hard Disc Command

V

(needs two carriage returns)
This command reads the entire disc, displaying all retries and uncorrectable errors.

Write to Hard Disc Command

W unit ms-Ridge-addr ls-Ridge-addr length head cylinder

Writes "length" bytes from Ridge memory onto the disc track at the specified head and cylinder.

Execute Test Programs Command

X program-number
Executes one of the following test programs according to the "program-number" below:

0  Display device attributes for ANSI drive.
1  Perform maximum length seek.
2  Test parallel data path to ANSI drive.
3  Seek forever.
4  Verify forever.
5  Read forever.
6  Write forever.
7  Execute a DCB forever.
8  Partition track.
9  Spin down a Priaam drive.
A  Seek between two cylinders.
B  Perform all possible seeks.
C  Perform all possible seeks, printing as each is performed.

**Execute Z80 LDIR Command**

Y  \textit{target-address source-address byte-count}

Performs a Z80 LDIR instruction.
Chapter 4
SMD CONTROLLER BOARD

SMD CONTROL SWITCHES, INDICATOR LIGHTS, AND PIN ASSIGNMENTS

SMD BOARD LAYOUT

Figure 4-1. Layout of the SMD Board
SMD BOARD CABELING

Figure 4-2. SMD Board Cabling

Cables from the lowest "P#" are connected to the left-most I/O connector (when viewed from the outside).

Flat ribbon cables typically have a blue stripe on the wire used for pin 1. On the "A" cable, which consists of 30 twisted pairs, the tan/brown pair is used for pin 1.

SMD BOARD SWITCHES

The only switch on the SMD board is the device number switch, located at position 1X (bottom row, last column). It may be set to any number in the range 0H to 1FH.
### SMD "A" CABLE (TAG BUS I/O INTERFACE)

<table>
<thead>
<tr>
<th>Function</th>
<th>Actual Pin Assignments</th>
<th>Standard SMD Pin Numbering</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unit Select Tag</td>
<td>43 44</td>
<td>22 52</td>
</tr>
<tr>
<td>Unit Select 2°0</td>
<td>45 46</td>
<td>23 52</td>
</tr>
<tr>
<td>Unit Select 2°1</td>
<td>47 48</td>
<td>24 54</td>
</tr>
<tr>
<td>Unit Select 2°2</td>
<td>51 52</td>
<td>26 56</td>
</tr>
<tr>
<td>Unit Select 2°3 (always 0)</td>
<td>53 54</td>
<td>27 57</td>
</tr>
<tr>
<td>Tag 1</td>
<td>1 2</td>
<td>1 31</td>
</tr>
<tr>
<td>Tag 2</td>
<td>3 4</td>
<td>2 32</td>
</tr>
<tr>
<td>Tag 3</td>
<td>5 6</td>
<td>3 33</td>
</tr>
<tr>
<td>Bit 0</td>
<td>7 8</td>
<td>4 34</td>
</tr>
<tr>
<td>Bit 1</td>
<td>9 10</td>
<td>5 35</td>
</tr>
<tr>
<td>Bit 2</td>
<td>11 12</td>
<td>6 36</td>
</tr>
<tr>
<td>Bit 3</td>
<td>13 14</td>
<td>7 37</td>
</tr>
<tr>
<td>Bit 4</td>
<td>15 16</td>
<td>8 38</td>
</tr>
<tr>
<td>Bit 5</td>
<td>17 18</td>
<td>9 39</td>
</tr>
<tr>
<td>Bit 6</td>
<td>19 20</td>
<td>10 40</td>
</tr>
<tr>
<td>Bit 7</td>
<td>21 22</td>
<td>11 41</td>
</tr>
<tr>
<td>Bit 8</td>
<td>23 24</td>
<td>12 42</td>
</tr>
<tr>
<td>Bit 9</td>
<td>25 26</td>
<td>13 43</td>
</tr>
<tr>
<td>Open Cable Detector</td>
<td>27 28</td>
<td>14 44</td>
</tr>
<tr>
<td>Index (status 6)</td>
<td>35 36</td>
<td>18 48</td>
</tr>
<tr>
<td>Sector (status 7)</td>
<td>49 50</td>
<td>25 55</td>
</tr>
<tr>
<td>Fault (status 3)</td>
<td>29 30</td>
<td>15 45</td>
</tr>
<tr>
<td>Seek Error (status 2)</td>
<td>31 32</td>
<td>16 46</td>
</tr>
<tr>
<td>On Cylinder (status 1)</td>
<td>33 34</td>
<td>17 47</td>
</tr>
<tr>
<td>Unit Ready (status 0)</td>
<td>37 38</td>
<td>19 49</td>
</tr>
<tr>
<td>Addr. Mark (stat 5) unused</td>
<td>39 40</td>
<td>20 50</td>
</tr>
<tr>
<td>Write Protected (status 4)</td>
<td>55 56</td>
<td>28 58</td>
</tr>
<tr>
<td>Power Sequence Pick</td>
<td>57</td>
<td>29</td>
</tr>
<tr>
<td>Power Sequence Hold</td>
<td>58</td>
<td>59</td>
</tr>
<tr>
<td>Busy</td>
<td>41 42</td>
<td>21 51</td>
</tr>
<tr>
<td>Spare (optional bus bit 10)</td>
<td>59 60</td>
<td>30 60</td>
</tr>
</tbody>
</table>
## SMD "B" Cable (Cable Interface)

<table>
<thead>
<tr>
<th>Function</th>
<th>Actual Pin Numbers</th>
<th>Standard SMD Pin Numbering</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write Data</td>
<td>15 14</td>
<td>8  20</td>
</tr>
<tr>
<td>Ground</td>
<td>13</td>
<td>7</td>
</tr>
<tr>
<td>Write Clock</td>
<td>11 12</td>
<td>6  19</td>
</tr>
<tr>
<td>Ground</td>
<td>10</td>
<td>18</td>
</tr>
<tr>
<td>Servo Clock</td>
<td>3  2</td>
<td>2  14</td>
</tr>
<tr>
<td>Ground</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Read Data</td>
<td>5  6</td>
<td>3  16</td>
</tr>
<tr>
<td>Ground</td>
<td>4</td>
<td>15</td>
</tr>
<tr>
<td>Read Clock</td>
<td>9  8</td>
<td>5  17</td>
</tr>
<tr>
<td>Ground</td>
<td>7</td>
<td>4</td>
</tr>
<tr>
<td>Seek End</td>
<td>19 20</td>
<td>10 23</td>
</tr>
<tr>
<td>Unit Selected</td>
<td>18 17</td>
<td>22 9</td>
</tr>
<tr>
<td>Ground</td>
<td>16</td>
<td>21</td>
</tr>
<tr>
<td>Index</td>
<td>23 22</td>
<td>12 24</td>
</tr>
<tr>
<td>Ground</td>
<td>21</td>
<td>11</td>
</tr>
<tr>
<td>Index</td>
<td>25 26</td>
<td>13 26</td>
</tr>
<tr>
<td>Ground</td>
<td>24</td>
<td>25</td>
</tr>
</tbody>
</table>
SMD MONITOR CABLE

An RS-232 terminal can be connected to the P1 connector to monitor the on-board processor. The pin assignments for P1 are:

<table>
<thead>
<tr>
<th>Board Pin No.</th>
<th>Signal Name</th>
<th>Connector No.</th>
<th>(25-pin Sub-D connector on 26-pin flat cable)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>transmitted data</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>received data</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>request to send</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>clear to send</td>
<td>17</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td>18</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>19</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>ground</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>data terminal ready</td>
<td>21</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>data carrier detect</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>ring</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>switch 2</td>
<td>22</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>ground</td>
<td>23</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td>24</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td>25</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td>13</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td>--</td>
<td></td>
</tr>
</tbody>
</table>

Switch 0, 1, and 2 can be used as configuration straps to the on-board microprocessor.
THEORY OF OPERATION

FUNCTIONAL DESCRIPTION

Up to four Storage Module Drive (SMD) disc devices can be controlled by the SMD controller. The SMD interface is commonly used for high-performance disc drives.

The "A" Cable

The SMD board uses a 60-conductor daisy-chained cable (the "A" cable). The "A" cable is used to select drives one at a time, to pass commands from controller to drive, and to return drive status to the controller.

The daisy-chain runs from the board to the first drive device, then to the next, up to 4 drives total. If fewer than four drives are connected, the cable must have a "terminator" attached to the end. The terminator is a collection of resistors which match the impedance of the cable to minimize the time for data to settle on the cable.

The "B" Cable

The SMD board also uses "B" cables to connect each drive to the controller (a "star" connection). The "B" cable is for the serial data and clock lines, which are used for reading and writing data on the disc. The "B" cable also contains two status bits from the drive: "seek end" and "unit selected."

SMD INTRODUCTION

The SMD board can control from one to four hard discs with the Storage Module Drive interface. It has an on board Z80 which performs a number of functions:

1. It seeks when necessary, including those cases where the data transfers requested span cylinder boundaries.
2. It closely monitors the state of the circuitry that interfaces with the disc read and write data lines and changes the sector and head values as sectors are successfully transferred.
3. It performs error correction and corrects the data in Ridge memory.
4. It retries operations when they fail.

Much like the FDLP and HD boards, the SMD board communicates with the Ridge CPU via I/O Writes that start operations and areas that contain more detailed information about the request that are called Device Control Blocks (DCBs). Unlike the HD and FDLP boards, however, the DCB's are located in a section of on-board RAM accessible to both the Ridge CPU and the Z80 rather
than in Ridge memory. The communication between the Ridge CPU and the board is:

1. The Ridge CPU fills in all the information about the request it is about to start except the first byte of that request (which contains the basic order).

2. The Ridge CPU fills in the basic order (called the GORDER in the programming section). The Z80, when available to start another operation, is scanning the four GORDER locations corresponding to the four units for more work to do. When it sees one of those locations change from a value of 0FFH (which the Z80 sets when it is finished with an order) to some other value, it knows that the Ridge CPU has built a new request.

3. The operation is performed

4. A Ridge interrupt is generated and the I/O Interrupt Read that the Ridge CPU will perform will return the board's device number, the unit on the board, and an indication of the success of the requested operation. If necessary, the Ridge CPU can obtain more detailed information from the DCB for the unit in the Parm RAM.

**SMD BOARD LAYOUT**

The primary logical parts of the board are:

1. I/O Read, I/O Write, and I/O Interrupt logic.

2. A DMA sequencer that generates Ridge memory requests and copies data from or to a set of fifo chips. It also converts between double byte and word formats as it moves data to or from the fifo chips. It has a word count register and an address counter which has a two sets of registers on the page portion of the address so that multi-page memory operations can be performed more easily.

3. A serializer/deserializer (SERDES), which converts between the format that comes out of the fifos and the bit format that the disc interface uses. A closely related part of the circuitry is a small RAM (the Header RAM) which can be accessed both by the Z80 and the "Bit Machine" described later. This used to transfer the sync patterns, head, sector, cylinder, and Ridge Data Labels (File IDs) between the two sections.

4. A sync detector which can be enabled when looking for byte synchronization. It can also time out if sync is not found within 16 byte times of when it is expected. A closely related part of the logic is a comparator which looks at the output of the Header Ram and the parallel double byte accumulated by the SERDES; it supplies a "no match" signal which is examined at certain times while the sector header is passing through the SERDES and which is latched elsewhere. This determines whether the current sector is the one desired.

5. An ECC shift register to generate and check the Error Correction Code appended to the end of the header and data portions of every sector. It also can be used to perform the error correction calculation.
A part of this circuitry detects when all 32 bits of the ECC register are zero; another part detects 21 zeros for the correction process.

6. A Z80 with an SIO for a Monitor program. Also included in this section are 8 K bytes of EPROM and 2 K bytes of RAM. There are the usual decoders for I/O addresses to access various registers on the board.

7. A "Bit Machine," which runs at the frequency of the disc clock and is responsible for executing very simple microinstructions that can freeze waiting for sector pulses or ECC correction finished or byte synchronization and then define the data formats of the sectors for reading, writing, formatting, etc. A related part this circuitry is a "Bit Machine" status register which, among other functions, latches error conditions such as data overrun, sync timeout, ECC error, compare error, etc.

8. A set of input and output registers for the parallel part of the disc interfaces and differential drivers and receivers for the interface lines.

I/O READ, WRITE, AND INTERRUPT LOGIC

The interrupt flip-flop is set by a Z80 write to its location. When set, it asserts IOIREQ1 or IOIREQ2. It also blocks ACKIOIout so that when multiple devices request an interrupt at the same time (or before the first device is acknowledged), any lower priority devices (further down the daisy-chain) will not see the ACKIOI signal and will not gate their device numbers but will rather continue to assert IOIREQ1 or IOIREQ2. When the board finally sees ACKIOIn, it clears the interrupt flip-flop and sets the IOR flip-flop which gates the board's device number and the status registers on the I/O bus. The IOR flip-flop is reset on the next clock unconditionally.

The I/O Read and Write operations to the SMD board are actually reads and writes of the Parm RAM, which can also be accessed by the Z80.

Two flip-flops help resolve simultaneous requests by the two ports:

- The MCIOW flip-flop is a copy of the backplane signal MCIOW MCIOW clocked at the major 125 ns clock edge.

- The IORDWT flip-flop, which enables the device number comparator when set. Its input is the signal ( MCIOREQ & not ACK flip-flop).

The IT'S_BUSY signal is asserted if the memory controller has this board's device number on the I/O Data lines. The BUSY signal, clocked by the main 250 ns Z80 clock (PHI), indicates whether the Parm RAM is being accessed by the Z80.

The positive edge of the PHI clock is nearly coincident with that of the main Ridge clock on the board, but the PHI clock period is twice as long. On the SMD board, as on all Ridge boards, the three Ridge clock phases are CLK_A, CLK_B, and CLK_C. Most flip-flops on the SMD board are clocked when CLK_C falls; that is negated CLK_C triggers the positive-edge-triggered flip-flops. One exception is the SWITCH flip-flop, which is triggered by the rising
edge of CLK_B and samples the term (not BUSY & IT'S_US). If both signals 
are true, SWITCH is set; this effectively gives control of the Parm RAM to the 
Ridge port for the rest of the current main clock, the entire next main clock 
period, and the first third of the cycle after that.

If the Z80 were to attempt to access the Parm RAM on the next two main clock 
edges, its circuitry would generate a WAIT state to "stretch" its memory access 
until the Ridge I/O circuitry was finished. If the Z80 is currently accessing the 
Parm RAM, the BUSY flip-flop is set and the SWITCH is not. Interference from 
the Z80 can delay Parm RAM access for up to four main Ridge clocks longer 
than the minimum, which is still much less than the 16 clock timeout in the 
memory controller of I/O Reads and Writes.

If SWITCH is set at the rising edge of CLK_B, the ACK flip-flop is set on the 
next main Ridge clock edge. This generates the ACKMCI0 signal to the 
memory controller. The memory controller will drop MCIOREQ, MCIOW, and 
the I/O Address Word in the middle of the next main clock cycle. However, the 
MCIOW flip-flop will preserve the direction of the transfer for one more clock 
cycle and an eight bit register will hold the lower 8 bits of the I/O Address 
Word which, in the case of an I/O Write, is the data.

The SWITCH flip-flop has selected a 2:1 mux to gate the I/O Address Word bits 
13-23 onto the Parm RAM's address lines and has asserted chip select. With an 
I/O Read, the Parm Ram is being accessed during this time and the data is 
available to be clocked at the end of the ACKMCIO cycle; the next cycle sets 
the IOR flip-flop which gates the device number, the two status registers, and 
the clocked Parm Ram data onto the Ridge I/O bus. With an I/O Write, the 
WPULSE flip-flop generates a WT strobe to the Parm Ram a few nanoseconds 
before ACK. In the case of the write, the data is held for an extra clock phase 
(until SWITCH drops) and the write pulse drops before the address lines can 
change.

DMA LOGIC

Memory request signals are controlled by flip-flops and are initially low. The 
Z80 loads the Ridge memory address and word count registers, then pulses 
STARTREAD of STARTWRITE. STARTREAD sets ACTIVE and MREQ. 
ACTIVE remains set until the memory transfer is complete. MREQ generates 
the MCIOREQ1 or MCIOREQ2 signal to the memory controller and blocks the 
ACKIOMout signal from reaching lower priority boards (those further from the 
memory controller on the daisy-chain). Until ACKIOMin is detected, all states 
remain the same. On the next major clock edge, ADR is asserted, which gates 
the Ridge Address Register onto the I/O bus. The MCIOREQ1/2 signal will be 
suppressed during this cycle although MREQ remains set.

On the next major clock edge, the MREQ is reset and MLOAD and L1 are set. 
The MLOAD flip-flop has two functions:

- While set, it enables of copy of CLK_C called MLATCH to open the 
  74LS373 latches to capture the contents of the I/O data bus.
- It looks for and would latch the MDNVIO signal in the Double Bit Error flip-flop.

The L1 signal enables the output of the most significant 16 bits of the four 74LS373s onto the fifo input lines.

MLOAD drops on the next cycle after IODACK reaches the SMD board, stopping the generation of MLATC signals and preserving the contents of the bus in the 74LS373's.

The fifos' INPUT-READY signals are combined and synchronized to the Ridge clocks to create a signal called IR. If IR is true when IODACK comes true, the data will be shifted into the fifos in the middle of the next cycle as a side effect of setting the SI flip-flop. If IR is not true at that time, the overall memory state is just the ACTIVE/L1; when IR does come true, the next state is ACTIVE/L1/SI, which generates the shift-in pulse to the fifos.

The ACTIVE/L1/SI state leads to ACTIVE/L2, which gates the lower half of the captured Ridge memory data onto the fifo input lines. The overall memory state remains ACTIVE/L2 until IR comes true; then SI is also set for a main Ridge clock period and another fifo shift-in pulse is generated. During the ACTIVE/L2/SI cycle, the MCIOREQ1/2 signal is generated if the word counter has not asserted the DONE signal. If a lower priority board has an MCIOREQ1/2 outstanding on a previous cycle and the memory controller is now asserting ACKIOMin, the next state will be MREQ/ADR/ACTIVE; otherwise, the next state will be MREQ/ACTIVE.

When reading from Ridge memory, an MCIOREQ1/2 signal is generated which blocks ACKIOMout. When ACKIOMin becomes true, the next state will include ADR/MCIOREQ, which will gate the Ridge address onto the bus. On the next cycle, the four 74LS373s of the Data-In Register are enabled during the last third of every cycle until IODACK is received. The L2 state selects the most significant half of the Ridge word onto the fifos' input lines. If the fifo is asserting INPUT-READY, the SI flip-flop generates a shift-in. On the next cycle, L2 will be set, enabling the least significant half of the Ridge memory data onto the fifos' input lines. Again, when Input-Ready is detected, a shift-in pulse will be generated and the whole cycle repeats until the word-count expires.

When the transfer is from the fifos to Ridge memory, the initial state after the STARTWT pulse is ACTIVE/R1. This state is left when the synchronized Output Ready (OR) goes true; the next state is then ACTIVE/G1 which uses the G1 flip-flop to clock the most significant two 74LS374s of the Output Data Register to capture the output of the fifos and which also generates a shift-out pulse to the fifos. The next state is ACTIVE/R2. When OR goes true, ACTIVE/R2 leads to the G2 state, which clocks the least significant two 74LS374s with the output of the fifos and generates a shift-out pulse. During G2, the board asserts MCIOREQ1/2 and the state advances to ACTIVE/MREQ or ACTIVE/MREQ/ADR depending on whether another lower priority board has previously requested a memory operation and the memory controller is asserting a ACKIOMin for it. The ACTIVE/MREQ state leads to the ACTIVE/MREQ/ADR state on the clock edge after ACKIOMin becomes true. ACTIVE/MREQ/ADR leads to ACTIVE/DATA, which gates the 74LS374s onto the Ridge bus. If the word counter is asserting DONE, the next state has all the
memory request flip-flops reset. If not DONE and OR is true, ACTIVE/DATA leads to ACTIVE/G1; if not DONE and not OR, ACTIVE/DATA leads to R1.

When writing to Ridge memory, the fifo is tested for Output Ready and the two halves of the output data register are loaded one after the other and shift-out pulses are generated to remove the data from the fifo. When both are loaded, a MCIOREQ1/2 signal is generated and the data is written to Ridge memory. If the word count has not expired, the process continues, paced by the Output Ready signal.

SERDES / SYNC DETECTOR / COMPARATOR

The serialiser-deserializer (SERDES) converts between serial bit and parallel byte data.

When reading from the disc, the bit stream is sent through a shift register. After every 16 bits entered, the contents are captured into a holding register, where it is available for shifting into the fifos or for storing into the Header RAM, which can also be accessed by the Z80. A comparator compares the output of the Header RAM and the shift register, and generates a "no-match" signal for determining whether the current sector is the desired one. The byte field boundary in the bit stream is determined by the sync detector. It signals that sync has been achieved when the comparator signals a match. A wait state is entered when looking for sync and if 128 bits have passed while in this state and sync is still not detected, a counter will unfreeze the wait state. However, this condition is latched and the current sector search will fail. When writing to the disc, the SERDES is given an order to parallel load the contents of either the fifos or the Header RAM or zeros once every 16 bit times. During the other 15 bit clocks the SERDES shifts left. The data out of the SERDES is taken as the most significant bit of the shift register.

ECC CIRCUITS

The ECC register is made up of eight 74LS194As. All four register control modes are used:

- "hold" retains the data after after checking the read data bit stream.
- "shift left" clears the register in four bit times.
- "shift right" unloads and merges the calculated ECC bytes with the data stream when writing data on the disc.
- "parallel load" makes the calculation to generate ECC bytes.

The parallel load connections implement the polynomial division used in the error-correcting code generation and the correction process. The polynomial used is \((x^{21} + 1)(x^{11} + x^{2} + 1)\).

Before beginning the calculation, the ECC register is cleared by setting SHIFT-LEFT to the 74LS194As. In the generation process, the most significant bit of the SERDES is the input the ECC Register. During the calculation, the PARALLEL-LOAD mode is set. After the last bit of the data stream has been
shifted in, the ECC register contains the desired ECC bytes. At that time, the shift mode of the 74LS194As is set to SHIFT-RIGHT and the mux which has been supplying the Write Data bit to the disc is switched from the msb of the SERDES to the last bit of the ECC Register. After 32 bit times, the ECC bytes have been appended and the sector format programs fill the data stream with a few bytes of zeros.

In the disc read process, the ECC register is cleared by SHIFT-LEFT. The data input in this case is the lsb of the SERDES so that the calculated result will be available 7 bit times earlier. After all the data has been shifted through, the ECC register should be zero if there are no errors. If it isn't, the sector format programs abort and the polynomial remainder is saved in the ECC register by setting the HOLD mode on the shift register controls.

In the error correction process, the ECC register (with the non-zero contents) is shifted with a zero as input until the first 21 bit positions are zero or the shift count exceeds the natural period of the polynomial. If the 21-zero condition is reached, the remaining 11 bits may be XOR'ed with the data in Ridge memory to correct the burst error. The position of the 11 bits in the bit stream is determined by the number of shifts it took to reach the 21-zero condition.

Z80 SECTION

The Z80 section is mostly very conventional with one exception. The Header RAM's control, data, and address lines are mux'ed between the Z80's lines and the Bit Machine's depending on the Bit Machine's signal READY. The RAM appears to be 8 bits wide to the Z80 and 16 bits wide to the Bit Machine.

BIT MACHINE

The bit machine runs at the bit rate of the disc. It is a very simple microprogrammed machine whose instruction counter can:

- be reset to zero where an IDLE instruction is stored,
- be set (jump) to the contents of the IREG register which can be loaded by the Z80,
- increment its address,
- remain at one address for 256 byte times.

The instruction address never changes faster than once every double byte time (16 bit times) so its microcode proms can be relatively slow EPROMS. This section of circuitry also contains a microcode register, which is the latched contents of the proms, a 16 bit counter which usually counts bytes but can count at the bit rate in the error correction process, a 16 bit PHASE register which contains a circulating 1 which marks the bit position within the byte, a Bit Machine Status register and various decoders of the microcode register. There are several microcode orders such as "sync search" and "correct error" and "wait for sector pulse" that freeze the PHASE register and release it when a condition
becomes true. There are also codes in the microcode register to control the ECC register, Read Gate, Write Gate, generate shift-in and shift-out pulses to the fifos, etc..

PARALLEL INTERFACE

The parallel interface section is logically quite simple. It consists mainly of differential drivers and receivers with a few registers. It also has a number of flip-flops that combine the servo clock and the read clock from the drive and, as the transition is made from one to the other, "stretches" the composite clock so that there are no glitches in it.

SMD BOARD PROGRAMMING

GENERAL

The SMD board has one "A" cable connector and four "B" connectors. It communicates with the Ridge 32 CPU by device control blocks (DCBs). Unlike the FDLP and Hard Disc boards, however, the SMD DCBs are not in Ridge 32 main memory. SMD DCBs are in an area of RAM on the SMD board and can be accessed by the board's local processor and by the Ridge 32 CPU by READ and WRITE instructions. The first 256 bytes of this RAM are divided into four parts; 64 bytes for each of the four units that can be controlled:

<table>
<thead>
<tr>
<th>Hex Addr</th>
<th>Decimal Addr</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 - 3F</td>
<td>0 - 63</td>
</tr>
<tr>
<td>40 - 7F</td>
<td>64 - 127</td>
</tr>
<tr>
<td>80 - BF</td>
<td>128 - 181</td>
</tr>
<tr>
<td>CO - FF</td>
<td>182 - 255</td>
</tr>
</tbody>
</table>

The SMD controller is given Ridge I/O requests in a manner similar to the Floppy Disc/Line Printer (FDLP) and Hard Disc (HD) boards. First, the required parameters (except GORDER) are supplied by the Ridge I/O driver procedure; in this case with WRITEs rather than memory writes. The operation is started; in this case with a WRITE of the GORDER parameter at offset byte 0 of the DCB for the unit (locations 0, 40H, 80H, COH for units 0, 1, 2, 3). The SMD local processor is scanning those four locations for an order to begin a new request. When it has completed the request, it will set its IOIR status register to the unit that has finished, set the GORDER location to 0FFH, set return status locations on the request and cause an interrupt. The Ridge CPU may now use READ instructions to get return status information related the the request.
The formats of the SMD I/O words are:

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>7 8</th>
<th>12 13</th>
<th>15 16</th>
<th>23 24</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>I/O write address</strong></td>
<td>+-----+-----+-------+-------+-------+-----</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I/O write data</td>
<td></td>
<td></td>
<td>+-----+-----+-------</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I/O read address</td>
<td></td>
<td></td>
<td>+-----+-----+-------</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I/O read data</td>
<td></td>
<td></td>
<td>+-----+-----+-------+-----</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>IOIR</strong></td>
<td></td>
<td></td>
<td>+-----+-----+-------+-----</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

For example, if the board device number were 2, and the disc unit number were 3, the following I/O Writes would start a disc Read operation of 4K bytes to Ridge memory address 3F000H, starting at cylinder 123, head 4, sector 5 of the disc:

**I/O Write**  
*(address part only)*

<table>
<thead>
<tr>
<th>I/O Write Address</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0200CF05</td>
<td>sector</td>
</tr>
<tr>
<td>0200CE23</td>
<td>low cylinder</td>
</tr>
<tr>
<td>0200CD01</td>
<td>high cylinder</td>
</tr>
<tr>
<td>0200CC04</td>
<td>head</td>
</tr>
<tr>
<td>0200C810</td>
<td>byte count MSB</td>
</tr>
<tr>
<td>0200C700</td>
<td>Ridge address LSB (always 0)</td>
</tr>
<tr>
<td>0200C6F0</td>
<td>Ridge address middle byte</td>
</tr>
<tr>
<td>0200C503</td>
<td>MS byte of Ridge address</td>
</tr>
<tr>
<td>0200C000</td>
<td>GORDER=Read (starts operation)</td>
</tr>
</tbody>
</table>

When the operation completes, the board will generate an interrupt and the Ridge CPU will do an I/O Interrupt Read (IOIR) and get 020300xx, signifying device 2, unit 3, GSTAT=00 (ok).

When the board recognizes an I/O Write address word with its device number in the high-order byte, and the low 24 bits equal to 0000C0H, it builds a request for an 8K byte read from the first and second pages of the disc (head 0, cylinder 0, sectors 2 to 5) and executes it. This boots the system.
### SMD CONTROLLER DEVICE CONTROL BLOCK

<table>
<thead>
<tr>
<th>Hex Addr</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>GORDER</td>
<td>0 Read</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Write</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 Verify. Reads, but no data is transferred to Ridge memory.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 Format a track. The value in the SECTOR field becomes the first sector after the index mark on the disc. This allows sector skewing.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4 Seek</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5 Return Highest Sector Address. This is the physical address of the last addressable sector in the HEAD, CYLHIGH, CYLOW, and SECTOR fields. The value in the Byte Count Transferred field is the actual number of bytes between Sector Marks which is needed for interpretation of data from the Read Header order. 6Read Full Sector. Data transfer is always 2064 bytes, the transfer count is ignored. The data read is a 12-byte data label, followed by 2048 data bytes, plus a 4-byte checksum.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7 Write Full Sector. The transfer count is ignored, 2064 bytes are transferred</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8 Read ERROR HEADER. Data about media defects is stored on the disc by the manufacturer. Before being destroyed by formatting, this data is transferred by the Ridge factory to the &quot;bad blocks&quot; file for subsequent use by the Ridge Operating System.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>9 SETTYPE order. Used at the factory to set the drive type in the controller; this number becomes part of each sector header. This number helps the GORDER=5 function return the appropriate value.</td>
</tr>
<tr>
<td>1</td>
<td>SORDER</td>
<td>Not used except for SETTYPE order</td>
</tr>
<tr>
<td>Hex Addr</td>
<td>Name</td>
<td>Function</td>
</tr>
<tr>
<td>----------</td>
<td>---------------</td>
<td>---------------------------------------------------------------------------</td>
</tr>
<tr>
<td>2</td>
<td>GSTAT</td>
<td>0 OK&lt;br&gt;1 Not ready&lt;br&gt;2 Timeout&lt;br&gt;3 Equipment fault&lt;br&gt;1 Write protected&lt;br&gt;5 Ridge double bit error in data or DCB transfer&lt;br&gt;6 Data overrun&lt;br&gt;7 Missing address mark (Can't find sync byte)&lt;br&gt;8 Can't find header that matches&lt;br&gt;9 CRC error in header&lt;br&gt;A Uncorrectable error in data&lt;br&gt;B Seek failure&lt;br&gt;C Unknown drive type&lt;br&gt;FF Illegal parameter in DCB order</td>
</tr>
<tr>
<td>3</td>
<td>SSTAT</td>
<td>Reserved.</td>
</tr>
<tr>
<td>4</td>
<td>RETRIES</td>
<td>The number of retries attempted on this request.</td>
</tr>
<tr>
<td>5-7</td>
<td>RIDGE ADDRESS</td>
<td>This address must be on a word boundary.</td>
</tr>
<tr>
<td>8-9</td>
<td>REQUEST BYTE COUNT</td>
<td>2048 to 64K bytes (0 is interpreted to mean 64K bytes).</td>
</tr>
<tr>
<td>A-B</td>
<td>BYTE COUNT TRANSFERRED</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>HEAD</td>
<td>Head number. Range depends on the drive.</td>
</tr>
<tr>
<td>D</td>
<td>CYLHIGH</td>
<td>Eight most significant bits of the cylinder number.</td>
</tr>
<tr>
<td>E</td>
<td>CYLLLOW</td>
<td>Eight least significant bits of the cylinder number.</td>
</tr>
<tr>
<td>F</td>
<td>SECTOR</td>
<td>Sector number. Range depends on the drive.</td>
</tr>
<tr>
<td>10-1B</td>
<td>DATA LABELS</td>
<td>These twelve bytes are read/written into each sector on a data transfer. This area is also used by the read header GORDER to return the manufacturer's data about defective areas of the disc.</td>
</tr>
<tr>
<td>20-3D</td>
<td>HEADER</td>
<td>Subsequent page addresses for multi-page reads and writes. The SMD controller can perform &quot;scatter reads&quot; and &quot;scatter writes.&quot; These are contiguous areas on disc starting at CYLINDER, HEAD, and SECTOR (and possibly crossing head or cylinder boundaries) which transfer to or from potentially uncontiguous Ridge main memory addresses. The Ridge</td>
</tr>
</tbody>
</table>
main memory address may change every 4K bytes of transfer length. The 0th page address is specified in the usual location. The 1st through 15th page addresses are stored in sequential 16-bit (2-byte) locations starting at 20H of each unit's DCB. The value stored is actually the 24-bit Ridge memory address divided by 256, giving a 16-bit value. The high-order 12 bits of that value is used as the page number. In the case of disc reads, the data labels are the values read from the last sector only, and there is no checking of these values. In the case of disc writes, the lower four bytes of the data label field are internally set to the value specified, but are incremented by the page number (0 to 15) of the request. The upper 8 bytes remain as specified.
Chapter 5
MONOCHROME GRAPHIC DISPLAY INTERFACE BOARD

CONTROL SWITCHES, INDICATOR LIGHTS, AND PIN ASSIGNMENTS

MONOCHROME DISPLAY BOARD LAYOUT

--- Diagram of the Monochrome Display Board ---

Device Address Switch set to 5
L_/|X|_/|X|X|X|X|X|M S|X|_|X|_|_|_|S B+------------------------+B

Figure 5-1. Layout of the Monochrome Display Board

Each display is assigned two device numbers. The device switch is set to the desired display device number. The keyboard for that display is then set to that value, less one. (By convention, the first display interface uses 5 for the display and 4 for the keyboard.)

9007-C  5-1
Figure 5-2. Display Board Cabling

Cables from the lowest "P#" are connected to the left-most I/O connector (when viewed from the outside).
THEORY OF OPERATION

(not yet available)
MONOCROME DISPLAY BOARD PROGRAMMING

The monochrome graphics display interface board supports the graphics display and keyboard. A 128K-byte frame buffer on the board handles display refresh without utilizing Ridge 32 main memory. The refresh buffer uses dynamic RAM chips that are themselves refreshed by the video sweep. The display interface can perform four memory transfer operations:

- Write Buffer  Move Data from main memory to refresh buffer.
- Read Buffer   Move data from refresh buffer to main memory.
- Scroll Up     Move data from one place to another in refresh buffer, with increasing addresses.
- Scroll Down   Similar to scroll up, except the data is moved with decreasing addresses.

All data operations are multiples of 32 bits, aligned on word boundaries. The video sweep accesses memory in increasing sequential order from 0 to the highest displayable location.

The display interface has four registers to control memory transfers:

1. The memory address register (MAR) is a 24-bit register with two functions; for write/read it contains the main memory source or destination address, for scrolling it contains the destination address in the refresh buffer.
2. The display address register (DAR) is a 16-bit register that contains the refresh buffer source or destination address. For scrolling, it contains the buffer source address.
3. The count register controls the length of a transfer. A count of 0 results in no operation.
4. The status register is used to control display attributes and interrupts, and return information on the display interface’s state.
The I/O address and data words to read and write these registers follows:

<table>
<thead>
<tr>
<th>Display</th>
<th>0</th>
<th>7</th>
<th>8</th>
<th>22</th>
<th>23</th>
<th>27</th>
<th>28</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O Write</td>
<td>+---------------------------------+</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Address</td>
<td>dev #</td>
<td>command</td>
<td>register #</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Word</td>
<td>+---------------------------------+</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Command**

- 1F - NOP
- 0E - Write Buffer
- 0D - Read Buffer
- 0B - Scroll Up
- 07 - Scroll Down
- 0F - Terminate Operation

**Register #**

- 0 - NOP
- 1 - DAR
- 2 - MAR
- 4 - Count
- 5 - Both DAR and Count
- 8 - Status

**DISPLAY I/O WRITE DATA WORD**

<table>
<thead>
<tr>
<th>0</th>
<th>15</th>
<th>16</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAR</td>
<td>+---------------------------------+</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>display address</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+---------------------------------+</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>23</td>
<td>24</td>
<td>31</td>
</tr>
<tr>
<td>MAR</td>
<td>+---------------------------------+</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>main memory byte address</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+---------------------------------+</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>15</td>
<td>16</td>
<td>31</td>
</tr>
<tr>
<td>Count</td>
<td>+---------------------------------+</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>count</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+---------------------------------+</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>15</td>
<td>16</td>
<td>27</td>
</tr>
<tr>
<td>Status</td>
<td>+---------------------------------+</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>KE</td>
<td>TS</td>
<td>IV</td>
</tr>
<tr>
<td>+---------------------------------+</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
KE  Keyboard interrupt enable

TS  Top of screen interrupt enable. When set, display interrupts when beam is at top of screen (every 1/60 second).

IV  Inverse video. When set, display screen is bright and trace is dark.

DE  Display enable. Turns display on and off. Does not affect refresh of buffer RAM.

IE  Interrupts enable. Enables interrupts from both display and keyboard.

| Display  | 0 | 7 | 8 |
| I/O Read | + | + | + |
| Address  | dev # | register # |
| Word     | + | + | + |

Register # - Same as for I/O write address word.

**DISPLAY I/O READ DATA WORD**

0 15 16 31
+-----------------+
DAR | display address |
+-----------------+

0 7 8 2 3 3 9 0 1
+-----------------+
MAR | main memory byte address |x|x|
+-----------------+

0 15 16 31
+-----------------+
Count | count |
+-----------------+

0 11 12 22 23 26 27 31
+-----------------+
Status | row addr | command | status |
+-----------------+
Row addr - Row address of beam.

Command - Operation currently in progress:

1 - Write buffer
2 - Read buffer
4 - Scroll up
8 - Scroll down
0 - Not busy

Status - Same as in I/O write data word.

There are two types of interrupts: display and keyboard. The format of the display and keyboard I/O interrupt read words follow:

<table>
<thead>
<tr>
<th>Display I/O</th>
<th>0</th>
<th>7</th>
<th>8</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read</td>
<td>dev #</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Word</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Dev # The least significant bit (bit 7) indicates keyboard or display interrupt. When the display interrupts, bit 7 is set.

TS Beam at top of screen.

DT Display type:
0 - 1024 x 800 horizontal display
1 - 768 x 1024 vertical display
2 - Reserved
3 - Reserved

C Completion. Previous command has finished.

**DISPLAY I/O INTERRUPT READ WORD - KEYBOARD**

<table>
<thead>
<tr>
<th>Keyboard</th>
<th>I/O</th>
<th>0</th>
<th>7</th>
<th>8</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Interrupt</td>
<td></td>
<td></td>
<td></td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td></td>
<td>Read</td>
<td>dev #</td>
<td></td>
<td></td>
<td>char</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Word</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Dev # The least significant bit (bit 7) indicates keyboard or display interrupt. When the keyboard interrupts, bit 7 is clear.

OR Overrun. The display board's 3 word buffer is full, and another character has been received.
Chapter 6
RIDGE 32 TAPE CONTROLLER BOARD

TAPE CONTROLLER SWITCHES AND INDICATOR LIGHTS

TAPE CONTROLLER BOARD LAYOUT

15 LEDs ->

Figure 6-1. Layout of the Tape Controller Board
TAPE CONTROLLER BOARD CABLING

Figure 6-2. Tape Board Cabling

Cables from the lowest "P#" are connected to the left-most I/O connector (when viewed from the outside).

P4  P4 on the tape controller should be connected to P2 on the tape formatter.
P3  P3 on the tape controller should be connected to P1 on the tape formatter.
    (Pin 1 on the Ridge is the bottom right pin viewed from the front of the connector)

JUMPERS

Identification The identification code for the tape controller is 20 hexadecimal. Jumpers should be installed in location 6P as shown below:

```
6P
   pin 1  o------o  pin 16  (lsb)
         o--------
         o--------
         o--------
         o--------
         o--------
         o--------
   pin 8  o--------o  pin 9  (msb)
```

6-2  9007-C
SWITCHES

Device Address  The switches are located in position 4P and a logic zero is produced when the switch is in the "ON" position.

INDICATORS

The LEDs indicate the status of signals from the interface. The LED illuminated corresponds to a logic 1 level.

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDY</td>
<td>The drive is loaded, online, and not rewinding.</td>
</tr>
<tr>
<td>FBSY</td>
<td>Formatter busy.</td>
</tr>
<tr>
<td>DBSY</td>
<td>Data busy.</td>
</tr>
<tr>
<td>FAD</td>
<td>Address of selected formatter.</td>
</tr>
<tr>
<td>TAD 0, 1</td>
<td>Address of selected drive.</td>
</tr>
<tr>
<td>C0, C1</td>
<td>Last command issued (encoded).</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>C0</th>
<th>C1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

ERASE, WRIT,
EDIT, REV, FMK  Operation to be performed with a GO command.
SPEE  High speed selected.
FEN  Formatter enabled.
## PIN ASSIGNMENTS

### Signals from Controller

<table>
<thead>
<tr>
<th>Connector Name</th>
<th>Live Pin</th>
<th>Ground Pin</th>
<th>Signal Name (&quot;low true&quot;)</th>
</tr>
</thead>
<tbody>
<tr>
<td>P3</td>
<td>4</td>
<td>3</td>
<td>LWD - Last Word</td>
</tr>
<tr>
<td>P3</td>
<td>6</td>
<td>5</td>
<td>W4 - Write Data 4</td>
</tr>
<tr>
<td>P3</td>
<td>8</td>
<td>7</td>
<td>GO - Initiate Command</td>
</tr>
<tr>
<td>P3</td>
<td>10</td>
<td>9</td>
<td>WO - Write Data 0</td>
</tr>
<tr>
<td>P3</td>
<td>12</td>
<td>11</td>
<td>W1 - Write Data 1</td>
</tr>
<tr>
<td>P3</td>
<td>16</td>
<td>15</td>
<td>-- - reserved</td>
</tr>
<tr>
<td>P3</td>
<td>18</td>
<td>17</td>
<td>REV - Reverse</td>
</tr>
<tr>
<td>P3</td>
<td>20</td>
<td>19</td>
<td>RWD - Rewind</td>
</tr>
<tr>
<td>P3</td>
<td>22</td>
<td>21</td>
<td>WP - Write Data Parity</td>
</tr>
<tr>
<td>P3</td>
<td>24</td>
<td>23</td>
<td>W7 - Write Data 7</td>
</tr>
<tr>
<td>P3</td>
<td>26</td>
<td>25</td>
<td>W3 - Write Data 3</td>
</tr>
<tr>
<td>P3</td>
<td>28</td>
<td>27</td>
<td>W6 - Write Data 6</td>
</tr>
<tr>
<td>P3</td>
<td>30</td>
<td>29</td>
<td>W2 - Write Data 2</td>
</tr>
<tr>
<td>P3</td>
<td>32</td>
<td>31</td>
<td>W5 - Write Data 5</td>
</tr>
<tr>
<td>P3</td>
<td>34</td>
<td>33</td>
<td>WRT - Write</td>
</tr>
<tr>
<td>P3</td>
<td>36</td>
<td>35</td>
<td>-- - reserved</td>
</tr>
<tr>
<td>P3</td>
<td>38</td>
<td>37</td>
<td>EDIT - Edit</td>
</tr>
<tr>
<td>P3</td>
<td>40</td>
<td>39</td>
<td>ERASE - Erase</td>
</tr>
<tr>
<td>P3</td>
<td>42</td>
<td>41</td>
<td>WFMK - Write File Mark</td>
</tr>
<tr>
<td>P3</td>
<td>44</td>
<td>43</td>
<td>-- - reserved</td>
</tr>
<tr>
<td>P3</td>
<td>46</td>
<td>45</td>
<td>TAD0 - Transport Address 0</td>
</tr>
<tr>
<td>P4</td>
<td>18</td>
<td>17</td>
<td>FEN - Formatter Enable</td>
</tr>
<tr>
<td>P4</td>
<td>24</td>
<td>23</td>
<td>UNLOAD - Rewind/Unload</td>
</tr>
<tr>
<td>P4</td>
<td>46</td>
<td>45</td>
<td>TAD1 - Transport Address 1</td>
</tr>
<tr>
<td>P4</td>
<td>48</td>
<td>47</td>
<td>FAD - Formatter Address</td>
</tr>
<tr>
<td>P4</td>
<td>50</td>
<td>49</td>
<td>SPEED - High Speed Select</td>
</tr>
<tr>
<td>P3</td>
<td>2</td>
<td>1</td>
<td>FBSY - Formatter Busy</td>
</tr>
<tr>
<td>P3</td>
<td>44</td>
<td>43</td>
<td>-- - reserved</td>
</tr>
<tr>
<td>P3</td>
<td>48</td>
<td>47</td>
<td>R2 - Read Data 2</td>
</tr>
<tr>
<td>P3</td>
<td>50</td>
<td>49</td>
<td>R3 - Read Data 3</td>
</tr>
</tbody>
</table>
### Signals to Controller

<table>
<thead>
<tr>
<th>Connector Name</th>
<th>Live Pin</th>
<th>Ground Pin</th>
<th>Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>P4</td>
<td>1</td>
<td>-</td>
<td>RP - Read Data Parity</td>
</tr>
<tr>
<td>P4</td>
<td>2</td>
<td>-</td>
<td>R0 - Read Data 0</td>
</tr>
<tr>
<td>P4</td>
<td>3</td>
<td>-</td>
<td>R1 - Read Data 1</td>
</tr>
<tr>
<td>P4</td>
<td>4</td>
<td>-</td>
<td>LPT - Load Point</td>
</tr>
<tr>
<td>P4</td>
<td>5</td>
<td>6</td>
<td>R4 - Read Data 4</td>
</tr>
<tr>
<td>P4</td>
<td>7</td>
<td>8</td>
<td>R7 - Read Data 7</td>
</tr>
<tr>
<td>P4</td>
<td>9</td>
<td>10</td>
<td>R6 - Read Data 6</td>
</tr>
<tr>
<td>P4</td>
<td>11</td>
<td>12</td>
<td>HER - Hard Error</td>
</tr>
<tr>
<td>P4</td>
<td>13</td>
<td>14</td>
<td>FMK - File Mark</td>
</tr>
<tr>
<td>P4</td>
<td>15</td>
<td>16</td>
<td>PE - Identification</td>
</tr>
<tr>
<td>P4</td>
<td>19</td>
<td>20</td>
<td>R5 - Read Data 5</td>
</tr>
<tr>
<td>P4</td>
<td>21</td>
<td>22</td>
<td>EOT - End of Tape</td>
</tr>
<tr>
<td>P4</td>
<td>25</td>
<td>26</td>
<td>- reserved</td>
</tr>
<tr>
<td>P4</td>
<td>27</td>
<td>28</td>
<td>RDY - Ready</td>
</tr>
<tr>
<td>P4</td>
<td>29</td>
<td>30</td>
<td>RWD - Rewinding</td>
</tr>
<tr>
<td>P4</td>
<td>31</td>
<td>32</td>
<td>PROT - File Protect</td>
</tr>
<tr>
<td>P4</td>
<td>33</td>
<td>34</td>
<td>RSTR - Read Strobe</td>
</tr>
<tr>
<td>P4</td>
<td>35</td>
<td>36</td>
<td>WSTR - Write Strobe</td>
</tr>
<tr>
<td>P4</td>
<td>37</td>
<td>38</td>
<td>DBSY - Data Busy</td>
</tr>
<tr>
<td>P4</td>
<td>39</td>
<td>40</td>
<td>SPEED - High-Speed Status</td>
</tr>
<tr>
<td>P4</td>
<td>41</td>
<td>42</td>
<td>CER - Corrected Error</td>
</tr>
<tr>
<td>P4</td>
<td>43</td>
<td>44</td>
<td>ONL - On-line</td>
</tr>
</tbody>
</table>
THEORY OF OPERATION

The Ridge tape controller is a single printed circuit board assembly that provides a Pertec Formatter Interface for the Ridge 32.

The interface is defined on pages 19 through 39 of the "Cipher Microstreamer Product Description Manual." A brief overview of the controller hardware is presented here.

Figure 6-3. Block Diagram of Tape Controller

The Programmed I/O (PI/O) logic allows Ridge software to control and monitor many of the interface signals and to set up data transfers with Ridge I/O Read and I/O Write instructions. Registers are selected with the two least significant bits of the I/O address word, but only the mode register can be modified while a tape Read or Write is in progress.

The PI/O logic follows the standard timing. In a Read, however, ACKMCIO is delayed one cycle to allow data to be enabled on the internal bus before it appears on the Ridge bus.
When IODACK is asserted for a Write, the data is clocked into a temporary buffer before it is latched in the specified register. IODACK is delayed 125 nanoseconds and called "input data available" before it enters the state machine. This reduces the amount of Schottky logic.

The Tape Control Logic synchronizes the clocks from the interface, multiplexes the byte-wide interface busses and the 32-bit Ridge word, and maintains the transfer length counter.

On a tape Read, data is clocked from the Data Input lines to one of four input registers when the leading edge of RSTROBE is detected. On a Tape Write, the contents of one of four output registers is enabled onto the Data Out lines when the trailing edge of WSTROBE is detected.

The Tape Byte Counter is incremented with each 8-bit transfer. When the count overflows, data will no longer be loaded on a Read transfer, and the "last word" signal will be asserted on a write.

The Byte of Word Counter specifies which of the four input or output registers will receive or provide the data byte. The counter is incremented after each byte transfer.

For a tape Read, the "Buffer Serviced" line is asserted after the fourth register has been selected to indicate that the input buffer is full. For a tape Write, the "Buffer Serviced" line is asserted after the fourth register has been selected to indicate that the output buffer is empty.

The Buffer Control Logic transfers data between the Ridge DMA registers and the tape buffers, and instructs the DMA logic when to start a transfer. On a tape Write, the DMA logic tries to keep the input buffer full, so an extra 32-bit Ridge word will probably be fetched when the transfer ends.

The control logic enables the DMA, tape, and Buffer Control hardware. The logic is enabled when a "GO" pulse is generated at the start of a transfer, and disabled when "DBSY" is negated. After a Read, an extra Ridge DMA cycle may be necessary to flush a partially filled input buffer. After a Write, the Ridge DMA machine is allowed to finish filling the input buffer before the hardware is disabled.

Interrupts are generated when the READY signal goes true, or when the control logic finishes a tape Read or Write.
Figure 6-4. A Normal Tape Write
Figure 6-5. A Normal Tape Read
Figure 6-6. An Odd-Length Read Transfer with Buffer Flushing
TAPE CONTROLLER PROGRAMMING

The Tape Controller has a standard Pertec interface, which is controlled by the software in the Ridge. With an I/O Read instruction, the status lines from the interface can be sensed, and with an I/O Write, the control lines can be asserted.

Data is exchanged by DMA. The Ridge sets up the count and address registers on the controller and the hardware interrupts when the transfer has completed.

REGISTER DEFINITIONS

Address Word

| 0 7 8 | 27 28 31 |
+-----------------+-----------------+
| Dev # | must be all zero's | Reg # |
+-----------------+-----------------+

Register # Read
0 Status
1 Mode
2 DMA Addr
3 Byte Count

Write
0 Control
1 Mode
2 DMA Addr
3 Byte Count

IODNV (I/O Data Not Valid) status will be returned if the Control, DMA Address, or Byte Count registers are accessed with an I/O write instruction while the "Command in Progress" bit is set.

Control Register

The Control register initiates action on the drive. Loading a 2-bit code produces the required pulse on 1 of 4 formatter signal.

| 0 30 31 |
+-----------------+-----------------+
| must be all zero's |C1|C0|
+-----------------+-----------------+
C1  C0  Signal Pulsed
0  0  GO
0  1  REWIND
1  0  REWIND & UNLOAD

Mode Register

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-17</td>
<td>must be zeros</td>
</tr>
<tr>
<td>18</td>
<td>IE - Interrupt Enable</td>
</tr>
<tr>
<td>19</td>
<td>DMA - DMA Enable</td>
</tr>
<tr>
<td>20</td>
<td>FEN - Formatter Enable</td>
</tr>
<tr>
<td>21</td>
<td>FAD - Formatter Address</td>
</tr>
<tr>
<td>22</td>
<td>TAD1 - Transport Address LSB</td>
</tr>
<tr>
<td>23</td>
<td>TAD0 - Transport Address MSB</td>
</tr>
<tr>
<td>24</td>
<td>REV - Reverse</td>
</tr>
<tr>
<td>25</td>
<td>WRITE - Write</td>
</tr>
<tr>
<td>26</td>
<td>ERASE - Erase</td>
</tr>
<tr>
<td>27</td>
<td>EDIT - Edit</td>
</tr>
<tr>
<td>28</td>
<td>FMK - Filemark</td>
</tr>
<tr>
<td>29</td>
<td>SPEED - Speed</td>
</tr>
<tr>
<td>30</td>
<td>P3-36 - Undefined Interface Control Signal Connected To P3 Pin 36</td>
</tr>
<tr>
<td>31</td>
<td>P3-14 - Undefined Interface Control Signal Connected To P3 Pin 44</td>
</tr>
</tbody>
</table>

Status

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 8</td>
<td>Drive Identification</td>
</tr>
<tr>
<td>11 12 13 14 15 16</td>
<td>undefined</td>
</tr>
</tbody>
</table>

Status from Formatter

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>BCO* - Byte Count Overflow</td>
</tr>
<tr>
<td>13</td>
<td>TPE* - Tape Parity Error</td>
</tr>
<tr>
<td>14</td>
<td>DMAE* - DMA Error</td>
</tr>
<tr>
<td>15</td>
<td>OUR* - Over/Under Run</td>
</tr>
<tr>
<td>16</td>
<td>CIP - Command In Progress</td>
</tr>
</tbody>
</table>
Bit

17  FMK *  - Filemark
18  HER *  - Hard Error
19  CER *  - Corrected Error
20  IDENT * - PE Identification
21  P4/26  - Undefined Signal Connected To P4-26
22  P3/44  - Undefined Signal Connected To P3-14
23  HISP  - High Speed
24  RWD   - Rewind
25  EOT   - End Of Tape
26  LPT   - Load Point
27  FPT   - File Protect
28  ONL   - On Line
29  RDY   - Ready
30  FBSY  - Formatter Busy
31  DBSY  - Data Busy

* Cleared with next command.

DMA ADDRESS

```
  0  9  10          31
+-----------------+            +-------------+-
|  Reserved | Ridge DMA Address |
+-----------------+            +-------------+-
```

The DMA Address Counter addresses 32-bit Ridge words; therefore, the two least significant bits of the address are not used by the controller.

The address is decremented after each DMA transfer, if the REVERSE bit is set in the mode register. If the bit is "0" the counter is incremented.

Data is transferred, with the least significant byte of tape data in the most significant part of the Ridge word.

```
```

Tape: | byte 0 | byte 1 | byte 2 | byte 3 | byte 4 | byte 5 | ... -- > of tape

Ridge Memory:

```
  0  7  8  15 16  23 24  31
+-----------------+
Address X | byte 0 | byte 1 | byte 2 | byte 3 |
+-----------------+
Address X+4 | byte 4 | byte 5 | byte 6 | byte 7 |
+-----------------+
```
BYTE COUNT

<table>
<thead>
<tr>
<th>0</th>
<th>11</th>
<th>12</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>+-----------------+-----------------+</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td>Byte Count</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+-----------------+-----------------+</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The number of bytes to be transferred must be loaded in 2's complement.

`FFFFF` will produce a 1 byte transfer. `00000` will produce a `2**20` byte transfer.

The byte counter is always enabled after a "GO" command is issued even if the DMA logic is not enabled.

When the count is incremented past `00000`, the Byte Count Overflow bit, in the status register will be set and the DMA Logic will be disabled until the read operation stops.

The length of a record can be determined by loading `00000` into the counter and initiating a read operation with DMA disabled. When the operation finishes the byte counter can be read to determine the record length.

INTERRUPTS

Interrupts are generated when either the "READY" signal is asserted or the "Command in Progress" bit goes false.

<table>
<thead>
<tr>
<th>0</th>
<th>7</th>
<th>8</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>+-----------------+-----------------+</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOIR</td>
<td>Device Number</td>
<td></td>
<td></td>
</tr>
<tr>
<td>+-----------------+-----------------+</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Identical To Status Register

If the interrupt enable bit is disabled after the controller has made an interrupt request to the Ridge, the Ridge interrupt handshake will continue to completion.
DIAGNOSTICS FOR TAPE CONTROLLER BOARD AND DRIVE

The Ridge Tape Controller Diagnostic has two modes; Auto Debug mode checks the hardware and the drive, and Manual Debug mode permits the user to read and write tapes.

RUNNING THE DIAGNOSTIC

This diagnostic can be run under the control of systest, sus, or individually. In these examples, the diagnostic is run individually.

Before using the tapedriver diagnostic with systest or individually, log in as root and remove all lines from the /ros/conf file except:
:1:/drivers/fdp
When finished with the diagnostic, re-insert the line(s).

AUTO DEBUG MODE

There are three tests in the auto debug mode.

In the register test, a one and a zero is moved through all bit positions of the registers. If the contents of a register is not equal to the expected value, an error message is written.

In the loopback test, most of the control signals of the interface are tested. A special loopback connector must be installed in place of the cables that are attached to the drive.

The DMA test exercises both the tape controller and the drive. Records are written on the tape, read, and checked. Spacing operations are performed and verified, and tests with oversized and undersized I/O buffers check most of the hardware.

<table>
<thead>
<tr>
<th>Source</th>
<th>(Connector/ Pin)</th>
<th>Receiver</th>
<th>(Connector/ Pin)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LWD</td>
<td>(P3/2)</td>
<td>FBSY</td>
<td>(P3/4)</td>
</tr>
<tr>
<td>GO</td>
<td>(P3/8)</td>
<td>LDP</td>
<td>(P4/4)</td>
</tr>
<tr>
<td></td>
<td>(P3/14)</td>
<td>HER</td>
<td>(P4/12)</td>
</tr>
<tr>
<td>REV</td>
<td>(P3/18)</td>
<td>FMK</td>
<td>(P4/14)</td>
</tr>
<tr>
<td>RWD</td>
<td>(P3/20)</td>
<td>EOT</td>
<td>(P4/22)</td>
</tr>
<tr>
<td>WRT</td>
<td>(P3/34)</td>
<td>RDY</td>
<td>(P4/28)</td>
</tr>
<tr>
<td></td>
<td>(P3/36)</td>
<td>RWD</td>
<td>(P4/30)</td>
</tr>
<tr>
<td>EDIT</td>
<td>(P3/38)</td>
<td>FPT</td>
<td>(P4/32)</td>
</tr>
<tr>
<td>ERASE</td>
<td>(P3/40)</td>
<td>DBSY</td>
<td>(P4/38)</td>
</tr>
<tr>
<td>TAD0</td>
<td>(P3/46)</td>
<td></td>
<td>(P3/44)</td>
</tr>
<tr>
<td>FEN</td>
<td>(P4/18)</td>
<td>IDENT</td>
<td>(P4/16)</td>
</tr>
<tr>
<td>RWU</td>
<td>(P4/24)</td>
<td></td>
<td>(P2/26)</td>
</tr>
<tr>
<td>TAD1</td>
<td>(P4/46)</td>
<td>ONL</td>
<td>(P4/44)</td>
</tr>
<tr>
<td>FAD</td>
<td>(P4/48)</td>
<td>CER</td>
<td>(P4/42)</td>
</tr>
</tbody>
</table>
The output of the program running the register and loopback tests appears below: User inputs are in bold.

```plaintext
$ tape

Tape Diagnostic 14-Jan-84

Found tape as device 000000FF
Do you want automatic debug (Y)? y [RETURN]
DoAutoDebug
Do you want to do register bit tests (N)? y [RETURN]
If connected, make sure drive is not online, then hit <Return>
Walking ones thru DMA register
Walking zeros thru DMA register
Walking ones thru Byte Count register
Walking zeros thru Byte Count register
Walking ones thru Mode register
Walking zeros thru Mode register
Do you want to do loopback tests (N)? y [RETURN]
Starting Loopback tests
Attach loopback connector, then hit <Return>
LoopBack test completed
Do you want to do DMA tests (Y)? n [RETURN]

$<<end of program>>
```

<<to run the diagnostic>>

<<address of tape controller>>

y [RETURN]

y [RETURN]

[RETURN]

y [RETURN]

[RETURN]

n [RETURN]
The output from the diagnostic running the DMA test appears below. User responses are in bold.

$ tape

Tape Diagnostic 14-Jan-84

Found tape as device 000000FF
Do you want automatic debug (Y) ? y [RETURN]
DoAutoDebug
Do you want to do register bit tests (N) ? y [RETURN]
Do you want to do loopback tests (N) ? n [RETURN]
Do you want to do DMA test (Y) ? y [RETURN]
Enter Address of Drive:
Do you want to do high speed IO (N) ? 0 [RETURN]
Enter IO Block Size (hex) : 1234

Starting DMA tests
Install Cipher flat cables, then hit <Return>
Insert test tape in drive with write ring installed. Then hit <Return>
Rewinding tape
Rewind completed
writing block
writing block completed
writing block
writing block completed
writing file mark
writing file mark completed
writing block
writing block completed
writing file mark
Rewinding tape
Rewind completed
reading block
reading block completed
Comparing blocks
Compare complete
reading block
reading block completed
Comparing blocks
Compare complete
reading block
reading block completed
Comparing blocks
Compare complete
reading block
reading block completed
Comparing blocks
Compare complete
reading block
reading block completed
Comparing blocks
Compare complete
reading block
reading block completed
Comparing blocks
Compare complete
reading block
reading block completed
Comparing blocks
Compare complete
reading block
reading block completed

<<theses two messages are reminders>>
<<the number of bytes to be written in a record for this test>>
<<the tape controller controls up to eight drives (two formatters with four drives)>>
<<the operation being performed>>
reading block
reading block completed
Skipping backward file
Skipping backward file
Skipping backward record
Skipping backward record
Reading Long block into short buffer
reading block
reading block completed
Comparing blocks
Compare complete
Skipping forward file
writing block
writing block completed
writing file mark
writing file mark completed
writing file mark
writing file mark completed
Skipping backward file
Skipping backward file
Skipping backward file
Skipping forward file
Reading Short block into long buffer
reading block
reading block completed
Comparing blocks
Compare complete
Do you want to unload the tape (N) ? y [RETURN]
Rewinding and Unloading tape

$
MANUAL DEBUG MODE

In Manual Debug mode, the operation of the drive can be controlled by entering command codes. The codes available are:

- E or Q: Exit
- H: Help
- B: Backspace files
- C: Change block size
- G: Get file from tape
- R: Rewind
- S: Skip files
- T: Dump tape controller status register
- U: Unload tape
- V: Change verbose level
- W: Write file onto tape

In the example below, a file called FILE1 is written to the tape, in 1000 byte blocks, using the "W" command code; the tape is rewound with "R" and the file is read with "G" into file2.

$ tape

Tape Diagnostic 14-Jan-84
Found tape as device 000000FF
Do you want automatic debug (Y) ?  n [RETURN]
DoManualDebug
Enter Address of Drive:
Do you want to do high speed IO (N) ? 0 [RETURN]
Enter IO Block Size (hex) :
Enter command code (H for Help) :
Enter disc file name :
30000 bytes
60000 bytes } <<total bytes written>>
Wrote 89732 bytes
Enter command code (H for Help) :
Rewinding tape
Enter command code (H for Help) :
Enter disc file name :
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
30000 bytes
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
<<the records being read>>

9007-C 6-19
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000
Record size (hex) is: 00001000

Full blocks = 21, Partial blocks = 1, Bytes in file = 89732
Enter command code (H for Help) : u [RETURN]
Rewinding and Unloading tape
Enter command code (H for Help) : q [RETURN]

$ 

If for the "get" command, the block size, specified by the user, were smaller than the record on the tape, then the actual record size would have been printed with a warning message. The "get" function should be repeated; however, the buffer size should be modified with the "C" command. If the buffer specified is larger than the actual record the "get" function would operate properly.

The warning message from the "get" command:

Record size (hex) is: 00002000 READ INCOMPLETE - IO Buffer is too SMALL
Record size (hex) is: 00002000 READ INCOMPLETE - IO Buffer is too SMALL
Record size (hex) is: 00002000 READ INCOMPLETE - IO Buffer is too SMALL
30000 bytes
Record size (hex) is: 00002000 READ INCOMPLETE - IO Buffer is too SMALL
Record size (hex) is: 00002000 READ INCOMPLETE - IO Buffer is too SMALL
Record size (hex) is: 00002000 READ INCOMPLETE - IO Buffer is too SMALL
Record size (hex) is: 00002000 READ INCOMPLETE - IO Buffer is too SMALL
60000 bytes
Record size (hex) is: 00002000 READ INCOMPLETE - IO Buffer is too SMALL
Record size (hex) is: 00002000 READ INCOMPLETE - IO Buffer is too SMALL
Record size (hex) is: 00001E84 READ INCOMPLETE - IO Buffer is too SMALL
Record size (hex) is: 00000000
Full blocks = 0, Partial blocks = 11, Bytes in file = 89732
Changing the I/O Block size and repeating the "get" command:

Enter command code (H for Help): c [RETURN]
Enter I/O Block Size (hex): 2000
Enter command code (H for Help): r [RETURN]
Rewinding tape
Enter command code (H for Help): g [RETURN]
Enter disc file name: file2 [RETURN]
Record size (hex) is: 00002000
Record size (hex) is: 00002000
Record size (hex) is: 00002000

The "v" command controls the amount of information printed when a command is executing. Shown below is a "w" command with the verbose level set to 1; the previous examples had the verbose level set to the default value, 2.

Changing the verbose level:

Enter command code (H for Help): v [RETURN]
Verbose level = 00000002. Enter new level: 1 [RETURN]
Enter command code (H for Help): 

The "w" command with the new verbose level:

writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
30000 bytes
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing block
writing block completed
writing file mark
writing file mark completed
writing file mark
writing file mark completed
Skipping  backward record
Skipping  backward file
Skipping  forward file
Wrote 89732 bytes
Enter command code (H for Help) :
Chapter 7
DR11 INTERFACE CONTROLLER

DR11 INTERFACE SPECIFICATIONS

INTRODUCTION

The Ridge DR11 is an asynchronous parallel interface for peripheral equipment or an intercomputer link. The interface emulates the DR11W defined by the Digital Equipment Corporation; however, not all of the functions and modes have been implemented, and the timing has been more rigorously defined. The maximum transfer rate of the Ridge DR11 is 2 Mbytes per second.

INTERFACE SIGNALS

From Peripheral Equipment

DI0-15 DATA IN - A 16-bit unidirectional data bus from the peripheral. The high order 8 bits are lines DI7 through DI0 and low order byte is DI15 through DI8.

CYCLE REQ A,B CYCLE REQUEST A and B - Either line can initiate a one word transfer, provided READY and BUSY are negated.

ATTN ATTENTION - Halts the data transfer, sets READY, and generates an interrupt to the host CPU.

STATUS A,B,C Status or control signals to be defined by the peripheral device.

To Peripheral Equipment

DO0-15 DATA OUT - A 16-bit unidirectional data bus to the peripheral. The high order 8 bits are lines DO7 through DO0 and the low order byte is DO15 through DO8.

INIT Initialization or reset command.
FUNCT 1,2,3  Control signals to be defined by the peripheral device.

GO  A pulse generated at the beginning of a DMA block transfer.

READY  Reset with GO; set when the DMA transfer has completed.

BUSY  When BUSY is asserted, the host CPU is processing a CYCLE REQUEST. Another CYCLE REQUEST cannot be issued until BUSY is negated with READY asserted.

END CYCLE  A pulse generated when BUSY is negated.

ACLO FUNCT2  Same as FUNCT 2.

Signals Not Implemented

The following signals are included in the DEC DR11W but are not implemented in the Ridge version of the interface:

- CO CNTHL
- CI CNTHL
- WC INC ENB
- BA INC ENB
- AOO
- BURST

Electrical Interface

The receivers are Motorola MC3437, National DS8837 or Signetics 8T37 and the drivers are 74S38.

There is one receiver for each input, and there is one driver for each output. The two FUNCT 3 lines each have a driver, and there is a receiver for both CYCLE REQ A and CYCLE REQ B. STAT C is received only on J1 pin 25.

220/330 Ohm termination is installed at both the drivers, the receivers, and all unimplemented lines.
Data Transfers

The DR11 Interface operates in either normal or link mode and data is transferred either by DMA cycles or Programmed I/O.

Normal Mode DMA Cycles

At the beginning of a block transfer of 1 to 64K words, the controller pulses "GO" and negates "READY". The user device initiates the exchange of each word by pulsing either "CYCLE REQUEST A" or "CYCLE REQUEST B" and the controller asserts "BUSY" while data is being exchanged with the memory in the host machine.

At the conclusion of a cycle, the controller produces an "END" pulse and the user device either supplies the next word on the "DATA IN" bus for a read or latches the contents of the "DATA OUT" bus for a write.

After the last word of the block has been transferred, or the user aborts the operation by pulsing "ATTN", the controller will assert "READY".

The interface will not support byte transfers, read-modify-write cycles or overlapping I/O cycle requests; however, DMA cycles can be primed, so that the first word can be transferred when "GO" is pulsed without a "CYCLE REQUEST".

Normal Mode Programmed I/O Transfers

Data, Control, or Status can be exchanged under direct program control of the host Ridge computer. The protocol, using the Function and Status lines, is to be defined by the peripheral device.

Link Mode

An interprocessor link can be formed by cross-coupling the cable between two DR11Ws. The interface functions as previously defined, but the polarity of BUSY is inverted so the "transfer complete" or "not Busy" condition on one system will generate a cycle request to the other.

To begin a block transfer DMA, the transmitting DR11W must make the first transfer when GO is asserted.
DR11 CONTROL SWITCHES, INDICATOR LIGHTS, AND PIN ASSIGNMENTS

DR11 BOARD LAYOUT

7R - device identification
switches

5R - device address
switches

Figure 7-1. Layout of the DR11 Board
DR11 CBLING

![Diagram of DR11 Board Cabling](image)

**Figure 7-2. DR11 Board Cabling**

Cables from the lowest "P#" are connected to the left-most I/O connector (when viewed from the outside).

**JUMPERS**

**Keyboard enable**

With J402 installed, the keyboard logic will be enabled and the controller will occupy 2 device addresses. J402 is located between 5L and 6L.

The jumper should be omitted if the keyboard logic (chips 10L, 10M, 10N ...) is not present.

**DR11 Link Mode**

For the DR11 logic to operate in "link mode" the jumper should be installed. The jumper is located between 6F and 6G.

The Ungermann-Bass NIU Ethernet device operates in either mode.

**SWITCHES**

**Address**

Card addressing depends on jumper 402. If it is omitted, the card will respond to the address selected on the switch; however, if the jumper is installed, the controller will occupy the 2 addresses specified by the seven most
significant switches. An odd address selects the keyboard port and an even will enable the DR11 logic. The switches are located in position 5R and a logic zero is produced when the switch is in the "ON" position.

Identification

The card identification code depends on the device attached to the controller.

Card I.D.                Device

30 (hex)               Metheus display controller
31                     Metheus contrlr with keyboard
32                     Ungermann-Bass NIU-150
3C-3F                  user DR11 devices

The switches are at position 7R. A logic zero results with the switch in the "ON" position.

CONNECTORS

P4

P4 is for DR11 data being sent to the Ridge from the user device. It is labeled DI on the board and it should be connected to J5 on the Metheus, to "output" on the Raster, and to the rightmost connector (when viewed from the rear) on the UB NIU-150.

P3

P3 is for DR11 data being sent to the User device from the Ridge. It is labeled DO on the board and it should be connected to J6 on the Metheus, to "input" on the Raster, and to the leftmost connector on the NIU-150.

Pin 1 on the Ridge is the bottom right pin viewed from the front of the connector and pin 1 on the Metheus and Raster is on the is on the right side of the connector.

P2

P2 is the Ridge Keyboard interface.
INDICATORS

The eight LEDs indicate the status of signals from the DR11 interface. They can help troubleshoot problems. The LED illuminated corresponds to a logic 1 level.

READY

When "RDY" is illuminated, a DR11 block transfer is not in progress.

BUSY

BUSY indicates a DMA cycle is in progress. Under normal conditions, the LED will be on for only several hundred nanoseconds. If it stays on, the DMA daisy chain should be checked or the card cage should be examined for a missing card.

F1,F2,F3

The function lines are defined by the user device.

For the Metheus:

F1  Transfer direction:
    0 <=> to the Metheus.
    1 <=> to the Ridge.

F2  undefined.

F3  Abort transfer and interrupt.

For the Raster, the lines are encoded as:

F3 F2 F1

0 0 0  Transfer from Ridge.
0 1 0  Transfer to Ridge.
1 0 0  "Warm reset".

For the NIU-150, the lines are encoded as:

F3 F2 F1

0 0 0  Reset
0 0 1  Preview frame (read up to 1st 32 bytes)
0 1 0  Output frame
0 1 1  Read frame
1 0 0  Flush frame
1 1 0  Idle

Commands are presented to the NIU by first placing the code on the function lines, then pulsing the GO line. The NIU terminates commands by pulsing the ATTN line.
The Status lines are defined by the user device.

For the Metheus:

SA  Device Ready.
SB  Data is available for the Ridge.
SC  Diagnostics are in progress.

For the Raster:

SA  Device Not present.

SC  SB

0 0  Error condition.
0 1  Transfer from Raster has completed.
1 0  Transfer interrupted by terminal.
1 1  Ready.

For the NIU-150:

SA  NIU error
SB  Frame ready for the Ridge
SC  NIU ready for data from Ridge

The Ridge controller is supplied with two 25-foot 40-conductor cables.

PIN ASSIGNMENTS

<table>
<thead>
<tr>
<th>Pin</th>
<th>(DEC)</th>
<th>J1 Signal</th>
<th>J2 Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>(VV)</td>
<td>+DO 15</td>
<td>+DI 15</td>
</tr>
<tr>
<td>2</td>
<td>(UU)</td>
<td>+DO 00</td>
<td>+DI 00</td>
</tr>
<tr>
<td>3</td>
<td>(TT)</td>
<td>+DO 14</td>
<td>+DI 14</td>
</tr>
<tr>
<td>4</td>
<td>(SS)</td>
<td>+DO 01</td>
<td>+DI 01</td>
</tr>
<tr>
<td>5</td>
<td>(RR)</td>
<td>+DO 13</td>
<td>+DI 13</td>
</tr>
<tr>
<td>6</td>
<td>(PP)</td>
<td>+DO 02</td>
<td>+DI 02</td>
</tr>
<tr>
<td>7</td>
<td>(NN)</td>
<td>+DO 12</td>
<td>+DI 12</td>
</tr>
<tr>
<td>8</td>
<td>(MM)</td>
<td>+DO 03</td>
<td>+DI 03</td>
</tr>
<tr>
<td>9</td>
<td>(LL)</td>
<td>+DO 11</td>
<td>+DI 11</td>
</tr>
<tr>
<td>10</td>
<td>(KK)</td>
<td>+DO 04</td>
<td>+DI 04</td>
</tr>
<tr>
<td>11</td>
<td>(JJ)</td>
<td>+DO 10</td>
<td>+DI 10</td>
</tr>
<tr>
<td>12</td>
<td>(HH)</td>
<td>+DO 05</td>
<td>+DI 05</td>
</tr>
<tr>
<td>13</td>
<td>(FF)</td>
<td>+DO 09</td>
<td>+DI 09</td>
</tr>
<tr>
<td>14</td>
<td>(EE)</td>
<td>+DO 06</td>
<td>+DI 06</td>
</tr>
<tr>
<td>15</td>
<td>(DD)</td>
<td>+DO 08</td>
<td>+DI 08</td>
</tr>
<tr>
<td>16</td>
<td>(CC)</td>
<td>+DO 07</td>
<td>+DI 07</td>
</tr>
<tr>
<td>17</td>
<td>(BB)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>18</td>
<td>(AA)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>19</td>
<td>(Z)</td>
<td>+CYCLE RQ B</td>
<td>GROUND</td>
</tr>
<tr>
<td>Pin</td>
<td>(DEC)</td>
<td>J1 Signal</td>
<td>J2 Signal</td>
</tr>
<tr>
<td>-----</td>
<td>-------</td>
<td>----------------</td>
<td>----------------</td>
</tr>
<tr>
<td>20</td>
<td>(Y)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>21</td>
<td>(X)</td>
<td>+END CYCLE</td>
<td>+GO</td>
</tr>
<tr>
<td>22</td>
<td>(W)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>23</td>
<td>(V)</td>
<td>+STATUS C</td>
<td>+FNCT 1</td>
</tr>
<tr>
<td>24</td>
<td>(U)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>25</td>
<td>(T)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>26</td>
<td>(S)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>27</td>
<td>(R)</td>
<td>+STATUS B</td>
<td>+FNCT 2</td>
</tr>
<tr>
<td>28</td>
<td>(P)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>29</td>
<td>(N)</td>
<td>+INIT</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>(M)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>31</td>
<td>(L)</td>
<td>+STATUS A</td>
<td>+FNCT 3</td>
</tr>
<tr>
<td>32</td>
<td>(K)</td>
<td></td>
<td>+FNCT 3</td>
</tr>
<tr>
<td>33</td>
<td>(J)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>34</td>
<td>(H)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>35</td>
<td>(F)</td>
<td>+READY</td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>(E)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>37</td>
<td>(D)</td>
<td>+ACLO FNCT 2</td>
<td>+ATTN</td>
</tr>
<tr>
<td>38</td>
<td>(C)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
<tr>
<td>39</td>
<td>(B)</td>
<td>+CYCLE RQ A</td>
<td>+BUSY</td>
</tr>
<tr>
<td>40</td>
<td>(A)</td>
<td>GROUND</td>
<td>GROUND</td>
</tr>
</tbody>
</table>
THEORY OF OPERATION

This section explains the operation of the Ridge DR11 Controller. First a description of the Digital Equipment DR11W Interface is presented, then the architecture of the controller is shown.

DR11W INTERFACE

DR11W is a 16-bit parallel, asynchronous interface between a VAX or PDP11 machine and a user device. The interface consists of two unidirectional data buses and 21 control signals, and it supports half duplex block transfers of 1 to 64K words.

At the beginning of a block transfer, the controller pulses "GO" and negates "READY". The user device initiates the exchange of each word by pulsing either "CYCLE REQUEST A" or "CYCLE REQUEST B" and the controller asserts "BUSY" while data is being exchanged with the memory in the host machine.

At the conclusion of a cycle, the controller produces an "END" pulse and the user device either supplies the next word on the "DATA IN" bus for a read or latches the contents of the DATA OUT bus for a write.

After the last word of the block has been transferred, or the the user aborts the operation by pushing "ATTN", the controller will assert "READY".

There are two options to the basic DR11 transfer.

- DMA cycles can be "primed;" the first word can be transferred when "GO" is issued without a "CYCLE REQUEST."

- The interface can operate in "Link Mode" so that the polarity of "BUSY" is complemented from the normal mode.

Not all the signals in the interface are explained here. Six signals, "FUNCTION 1, 2, 3", and "STATUS A, B, C" are defined by the user device and some signals control the DEC UNIBUS or are involved in byte transfers which are not supported by the RIDGE DR11 Controller.

Timing diagrams are presented below and more detailed information about the interface can be obtained from the DEC manual, "DR11W Direct Memory Interface Module."
Figure 7-3. DMA Transfer to Peripheral Equipment
Figure 7-4. DMA Transfer from Peripheral Equipment
Figure 7-5. Primed DMA Transfer to Peripheral Equipment
Figure 7-6. Primed DMA Transfer from Peripheral Equipment
Figure 7-7. DR11 ATTN Timing
THE RIDGE CONTROLLER

The controller consists of programmed I/O logic, data transfer hardware, a serial input port, and interrupt logic. A block diagram of the controller and a description of each section is given below:

Figure 7-8. Ridge DR11 Block Diagram
PROGRAMMED I/O LOGIC

The controller contains registers that can be accessed by the RIDGE CPU with I/O Read and I/O Write instructions to control the operation of the interface.

Registers are accessed by placing the card address in bits 0-7 and the register number in the least significant bit positions of the I/O Address word of the input/output instruction.

Card addressing depends on jumper J401. If it is omitted, the card responds to the address selected by the card address DIP switch; however, if the jumper is installed, the controller will occupy two addresses specified by the most significant seven switches. An odd address will select the serial port and an even address will enable the DR11 registers.

<table>
<thead>
<tr>
<th>J401</th>
<th>Bits 0 - 7 of I/O Address Word</th>
<th>Registers Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>INSTALLED</td>
<td>S7 S6 S5 S4 S3 S2 S1 0</td>
<td>DR11</td>
</tr>
<tr>
<td>INSTALLED</td>
<td>S7 S6 S5 S4 S3 S2 S1 1</td>
<td>SERIAL INPUT PORT</td>
</tr>
<tr>
<td>OMITTED</td>
<td>S7 S6 S5 S4 S3 S2 S1 S0</td>
<td>DR11</td>
</tr>
</tbody>
</table>

Read access is always permitted; however, write access to the DR11 byte counter, address register, and the ODR is prohibited and IODNVM is returned when an attempt is made to modify these registers when a block transfer is in progress.

The PIO logic follows the standard timing; however, in a read, ACKMCIO is delayed one cycle to allow data to be enabled on the internal bus before it is placed on the RIDGE bus.

For a write, the data is clocked into a temporary register, when IODACK is asserted, before it is latched in the specified register. IODACK is delayed 125 nanoseconds and called "INPUT DATA AVAIL" before it enters the state machine. This reduces the number of schottky parts.
Figure 7-9. Programmed I/O Logic
Figure 7-10. Programmed I/O - Read
Figure 7-11. Programmed I/O - Write
Figure 7-12. Programmed I/O - Write, But Not Permitted
DATA TRANSFER LOGIC

The data transfer logic has a separate double buffered data path for input and output plus three state machines to control the data flow.

For a DR11 write transfer, the Buffer Control Logic tells the RIDGE DMA state machine when to load the input buffer and it informs the DR11 Control logic when the output buffer is full.

For a DR11 read transfer, the buffer control logic informs the DR11 machine when the input buffer can be loaded and it tells the RIDGE DMA logic when there is data available.

The DR11 control logic is pictured below: The PLA state machine uses Ready to determine the beginning and end of a block transfer and the positive transition of either "CYCLE REQUEST" line to start a word transfer.

The Word Select Counter specifies which half of the RIDGE word is involved in the 16-bit DR11 transfer and it indicates to the state machine, at the end of a DR11 read transfer, if an additional transfer to the RIDGE is required to flush the buffer.

The "COMMAND in PROGRESS" signal is for software status and the signal, "XFER ENABLED" allows the Buffer Control Logic to transfer data.
Figure 7-13. Data Transfer Logic
Figure 7-14. Buffer Control Logic - DR11 Read
Figure 7-15. Buffer Control Logic - DR11 Write
Figure 7-16. DR11 Control Logic
Figure 7-17. DMA Logic
Figure 7-18. Ridge DMA Write Timing
Figure 7-19. Ridge DMA Read Timing
SERIAL INPUT PORT

The serial input port is a UART with a differential receiver and two levels of buffering. A flip flop delays the UART signal, RDA (receive data available), one bit interval to create set-up time for the parity overrun and framing error status bits.

The Buffer Control Logic is two state machines. The UART Buffer Control Logic loads a character from the UART to the to the first buffer and the UART interrupt logic moves data from the first to the second buffer. If a character is received when the buffers are full, the character will not be read from the UART. Overrun status is handled by the UART.

![Diagram of Serial Input Port](image)

Figure 7-20. Serial Input Port

interrupt logic

Interrupts can be generated by both the DR11 hardware and the serial input port. The completion of a block transfer, or the user device asserting 'ATTN' will produce a DR11 interrupt, and the serial port will create an interrupt when a character has been received.
There is a handshake between the requesting logic and the interrupt hardware. Both the DR11 and the serial port assert a request to the interrupt logic until their IOIR data is enabled onto the RIDGE bus.

If both the DR11 and the serial port are making a request, the serial port will be serviced first.

**Figure 7-21. Interrupt Logic**
DR11 PROGRAMMING

The Ridge DR11 contains the same registers as the DEC DR11W; however, the bits are organized differently in the Control/Status register and the signals that pertain to the Unibus have been deleted, and a serial asynchronous input port is included.

The board occupies one address position except when the serial port is enabled, with a hardware jumper, the card will respond to two addresses. An address ending in 0 selects the DR11 registers, and an address ending in 1 selects the UART circuitry.

The operation of the interface is defined by the peripheral device.

DR11 REGISTER DEFINITIONS

I/O Address Word

<table>
<thead>
<tr>
<th>0</th>
<th>7</th>
<th>30</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>+-------------------+---</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Dev #</td>
<td>Reserved</td>
<td>Reg #</td>
</tr>
<tr>
<td>+-------------------+---</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Register #</th>
<th>Read</th>
<th>Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Status</td>
<td>Control</td>
</tr>
<tr>
<td>1</td>
<td>IDR</td>
<td>ODR</td>
</tr>
<tr>
<td>2</td>
<td>DMA Addr</td>
<td>DMA Address</td>
</tr>
<tr>
<td>3</td>
<td>Byte Count</td>
<td>Byte Count</td>
</tr>
</tbody>
</table>

IODNV (IO Data Not Valid) status will be returned if the ODR, DMA Address, or Byte Count registers are accessed with an I/O write instruction while the "Command in progress" bit is set.

Reserved bits must be loaded with zeros.
Control Register

<table>
<thead>
<tr>
<th>0</th>
<th>22</th>
<th>23</th>
<th>24</th>
<th>25</th>
<th>26</th>
<th>27</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

...+-----------------------------+...
| lsb | | | | | |...
| must be zeros | | | | | ie |...
+-----------------------------+...

28 29 30 31
...

...+-----------------------------+...
| | | | | | |...
| f3 | f2 | f1 | go |...
+-----------------------------+

LSB First
(23) This bit controls the placement of the 16-bit DR11 word in the 32-bit Ridge word. When set, the first DR11 word will be stored or read from bits 16-31 of the Ridge word, and the second word will involve bits 0-15. When reset, the first DR11 word goes to and from Ridge bits 0-15, and the second to bits 16-31.

INIT
(24) Initialization Command. Resets the peripheral and Ridge DR11 circuitry.

CYCLE
(25) Allows the first word of a DMA transfer to be exchanged without a Request from the peripheral.

READ
(26) Specifies the Direction of the data transfer from the DR11 to the user device.

IE
(27) Interrupt enable.

F3,F2,F1
(28, 29, 30) User defined interface Function lines.

GO
(31) Generates the 300 nsec interface GO pulse that starts a transfer.

Status

<table>
<thead>
<tr>
<th>0</th>
<th>7</th>
<th>8</th>
<th>15</th>
<th>16</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

+-----------------------------+-----------------------------+
| Card Identification | Reserved |    |    |
+-----------------------------+-----------------------------+

Bits

23-31 are from the control register.

20 STAT C - User defined status.

21 STAT B - User defined status.

22 STAT A - User defined status.

19 ATTN - Interrupt request from user device.

18 DE - Ridge DMA Error.

17 CIP - Command in progress. Set with GO and reset on completion of DMA or ATTN asserted. This is similar to "READY" on the DEC DR11W but the polarity has been inverted.
Word Count

| 0 | 15 | 16 | 31 |
|-----------------------------------------|
| Reserved | Word Count |

The number of 16-bit words to be transferred must be loaded in 2's complement.

FFF will produce a 16-bit transfer. 0000 will produce 64k 16-bit transfers.

DMA Address

| 0 | 7 | 8 | 30 | 31 |
|-----------------------------------------|
| Reserved | Ridge DMA Address | X | X |

The DMA Address Counter addresses 32-bit Ridge words; therefore, the two least significant bits of the address are not used by the controller. On a read, bit 30 will be undefined and bit 31 is the DMA Read line.

DR11 Interrupts

Interrupts are generated when either the "ATTN" signal, from the user device, is asserted or the "Command in Progress" bit goes false.

IOIR

| 0 | 7 | 8 | 31 |
|-----------------------------------------|
| Device Number |

Same as Status Register

If the interrupts are disabled after the controller has made an interrupt request to the Ridge, the Ridge interrupt handshake will continue to completion.
Programmed I/O Data Registers

Output Data Register (ODR)

<table>
<thead>
<tr>
<th>0</th>
<th>15 16</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>+---+-----------------+</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reserved</td>
<td>Output data</td>
</tr>
<tr>
<td>+---+-----------------+</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Input Data Register (IDR)

<table>
<thead>
<tr>
<th>0</th>
<th>15 16</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>+---+-----------------+</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reserved</td>
<td>Input data</td>
</tr>
<tr>
<td>+---+-----------------+</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SERIAL PORT - REGISTER DEFINITIONS

I/O Address Word

<table>
<thead>
<tr>
<th>0</th>
<th>7 8</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>+---+-----------------+</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Dev #</td>
<td>(to be programmed with zeros)</td>
</tr>
<tr>
<td>+---+-----------------+</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Write = Control Register.
Read = Status Register.

Control Register

<table>
<thead>
<tr>
<th>0</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>+---+</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reserved</td>
</tr>
<tr>
<td>+---+</td>
<td></td>
</tr>
</tbody>
</table>

IE = Interrupt enable

Status Register

<table>
<thead>
<tr>
<th>0</th>
<th>7</th>
<th>31</th>
</tr>
</thead>
<tbody>
<tr>
<td>+---+-----------------+</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Card Ident.</td>
<td>Reserved</td>
</tr>
<tr>
<td>+---+-----------------+</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

IE = Interrupt enable status from control register.
IOIR

When the interrupts are enabled, the serial input port generates an interrupt each time a character is received. The character is available in the IOIR word.

<table>
<thead>
<tr>
<th>Card Address</th>
<th>Reserved</th>
<th>PE</th>
<th>FE</th>
<th>ROR</th>
<th>Input Character</th>
</tr>
</thead>
</table>

ROR  Receiver over run. If a second character has been received before the first character has been read, then the first character will be lost and the ROR bit will be set.

FE    Frame error. The "stop bit" was defective on the received character.

PE    Parity error. The parity bit did not agree with the calculated parity.
DR11 CONTROLLER DIAGNOSTICS

The DR11 Controller Diagnostic tests the operation of a Ridge DR11 Interface Controller. The program consists of six parts: a register, a loopback, a keyboard interface, a Metheus, and an Ungerann-Bass NIU test. It requires use of the Ridge Operating System (ROS).

The name of the program is "dr11diag" and its operation is controlled by a series of questions. The first input required is the device number which is the number set on the address switches on the controller board.

The next several questions are related to specific tests and the last ones are concerned with halting execution when an error is detected and the number of times the selected tests are to be repeated.

From the example below, the address of the controller is FF, it is to be connected to a Metheus color display, and only the registers are to be tested; the program will run 3 times, but it will stop if an error is detected.

All answers are to be followed by pressing [RETURN], and all user inputs are in bold print in the figures. Default answers are given in parenthesis; and if the default is desired, the question can be answered with just [RETURN].

RUNNING THE DIAGNOSTIC

This diagnostic may be invoked by systest, sus, or individually. In these examples, the diagnostic is invoked individually.

Before running the dr11diag with systest or individually, log in as root and remove all lines from the /ros/conf file except:
:1:/drivers/fd1p
After using the diagnostic, re-insert the line(s).

$ dr11diag

DR11 Diagnostic   Version 1.xx
Enter DR11 device number (hex) : ff [RETURN]

Device Type = 30 (hex) : Metheus.

Do you want to do register bit tests (Y)? [RETURN]
Do you want to do loopback tests (Y)?n [RETURN]
Do you want to do the keyboard test (N)?n [RETURN]
Do you want to do the Metheus test (N)?n [RETURN]
Do you want to stop errors (Y)?y [RETURN]
Loop count: 3 [RETURN]
DR11 REGISTER TEST

In the register test, a one and a zero is moved through all bit positions of all registers except the ODR/IDR and if the contents of a register is not equal to the expected value, an error message is written.

When the registers are being tested, the device connected to the DR11 controller should either be disconnected or off-line.

A sample output from one pass of the test appears below:

DR11 Diagnostic - Walking ones thru DMA register
DR11 Diagnostic - Walking zeros thru DMA register
DR11 Diagnostic - Walking ones thru Word Count register
DR11 Diagnostic - Walking zeros thru Word Count register
DR11 Diagnostic - Walking ones thru Control, Status registers
DR11 Diagnostic - Walking zeros thru Control, Status registers

DR11 LOOPBACK TEST

In the loopback test, a special connector must be installed in place of the cables. The signals are connected has shown below:

<table>
<thead>
<tr>
<th>Source</th>
<th>(Connector/ Pin)</th>
<th>Receiver</th>
<th>(Connector/ Pin)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DO 0</td>
<td>(P3/2)</td>
<td>DI 0</td>
<td>(P4/2)</td>
</tr>
<tr>
<td>DO 1</td>
<td>(P3/4)</td>
<td>DI 1</td>
<td>(P4/4)</td>
</tr>
<tr>
<td>DO 2</td>
<td>(P3/6)</td>
<td>DI 2</td>
<td>(P4/6)</td>
</tr>
<tr>
<td>DO 3</td>
<td>(P3/8)</td>
<td>DI 3</td>
<td>(P4/8)</td>
</tr>
<tr>
<td>DO 4</td>
<td>(P3/10)</td>
<td>DI 4</td>
<td>(P4/10)</td>
</tr>
<tr>
<td>DO 5</td>
<td>(P3/12)</td>
<td>DI 5</td>
<td>(P4/12)</td>
</tr>
<tr>
<td>DO 6</td>
<td>(P3/14)</td>
<td>DI 6</td>
<td>(P4/14)</td>
</tr>
<tr>
<td>DO 7</td>
<td>(P3/16)</td>
<td>DI 7</td>
<td>(P4/16)</td>
</tr>
<tr>
<td>DO 8</td>
<td>(P3/15)</td>
<td>DI 8</td>
<td>(P4/15)</td>
</tr>
<tr>
<td>DO 9</td>
<td>(P3/13)</td>
<td>DI 9</td>
<td>(P4/13)</td>
</tr>
<tr>
<td>DO 10</td>
<td>(P3/11)</td>
<td>DI 10</td>
<td>(P4/11)</td>
</tr>
<tr>
<td>DO 11</td>
<td>(P3/9)</td>
<td>DI 11</td>
<td>(P4/9)</td>
</tr>
<tr>
<td>DO 12</td>
<td>(P3/7)</td>
<td>DI 12</td>
<td>(P4/7)</td>
</tr>
<tr>
<td>DO 13</td>
<td>(P3/5)</td>
<td>DI 13</td>
<td>(P4/5)</td>
</tr>
<tr>
<td>DO 14</td>
<td>(P3/3)</td>
<td>DI 14</td>
<td>(P4/3)</td>
</tr>
<tr>
<td>DO 15</td>
<td>(P3/1)</td>
<td>DI 15</td>
<td>(P4/1)</td>
</tr>
<tr>
<td>F2</td>
<td>(P4/27)</td>
<td>REQ B</td>
<td>(P3/19)</td>
</tr>
<tr>
<td>INIT</td>
<td>(P3/29)</td>
<td>SC</td>
<td>(P3/23)</td>
</tr>
<tr>
<td>BUSY</td>
<td>(P4/39)</td>
<td>SB</td>
<td>(P3/23)</td>
</tr>
<tr>
<td>READY</td>
<td>(P3/35)</td>
<td>SA</td>
<td>(P3/31)</td>
</tr>
<tr>
<td>F1</td>
<td>(P4/23)</td>
<td>REQ A</td>
<td>(P3/39)</td>
</tr>
<tr>
<td>F3</td>
<td>(P4/32)</td>
<td>ATTN</td>
<td>(P4/37)</td>
</tr>
</tbody>
</table>
The test exercises most of the DR11 hardware. First, data is walked through the ODR and read back in the IDR. This checks the IDR/ODR registers and the data drivers and receivers.

The interrupt logic is tested by pulsing the F3 line which is connected to ATTN through the loopback.

In the DMA Input tests, data moves from the ODR through the input buffers to Ridge memory and for the output tests, data moves from memory through the output buffers to the IDR. Cycle Request pulses are generated with F1 and F2.

The loopback test asks for the number of bytes to be transferred and the status of the J901 Link Mode jumper. A sample of the output from the loopback program appears below:

```
$ dr11diag
DR11 Diagnostic  Version 1.xx
Enter DR11 device number (hex) : ff [RETURN]
Device Type = 30 (hex) : Metheus.
Do you want to do register bit tests (Y) ?n [RETURN]
Do you want to do loopback tests (Y) ?y [RETURN]
Do you want to do the keyboard test (N) ?n [RETURN]
Do you want to do the Metheus test (N) ?n [RETURN]
Do you want to stop errors (Y) ?y [RETURN]
Is the Link Mode jumper, J901, installed (Y) ?y [RETURN]
DMA Transfer Length: 123 [RETURN]
Loop count: 2 [RETURN]
Attach loopback connector, then press <return>. [RETURN]
```

DR11 Diagnostic - Walking ones thru IDR, ODR registers
DR11 Diagnostic - Walking zeros thru IDR, ODR registers
DR11 Diagnostic - Doing write protect test.
DR11 Diagnostic - Doing ATTN signal Test.
DR11 Diagnostic - Doing DMA output test.
DR11 Diagnostic - Doing DMA Input test.
DR11 Diagnostic - Doing DMA Input test.
DR11 Diagnostic - Doing DMA Input test.
DR11 Diagnostic - Doing DMA Input test.
DR11 Diagnostic - Doing LSBFirst test.
DR11 Diagnostic - Doing "primed" transfer test. (Cycle bit set.)
METHEUS TEST

In the Metheus test a block of 1024 bytes is written, using the "Write Rectangle" command, to the Metheus Omega 400 and with "Read Rectangle" the data is returned to the Ridge through the DR11. If there are any differences between the data sent and the data received, an error message is printed.

With each pass of the Metheus test, the write block/read block routine is repeated 64 times with different data.

An example of the Metheus test appears below:

```
$ dr11diag

DR11 Diagnostic  Version 1.xx
Enter DR11 device number (hex) : ff [RETURN]

Device Type = 30 (hex) : Metheus.

Do you want to do register bit tests (Y) ?n [RETURN]
Do you want to do loopback tests (Y) ?n [RETURN]
Do you want to do the keyboard tests (N) ?n [RETURN]
Do you want to do the Metheus tests (N) ?y [RETURN]
Do you want to stop errors (Y) ?y [RETURN]
Is the Link Mode jumper, J901, installed (Y) ?y [RETURN]
Loop count: 1 [RETURN]

DR11 Diagnostic - Metheus Test
DR11 Diagnostic - Metheus is running power-up diagnostics
  waiting for Metheus to become ready
  waiting for the transfer to conclude
  waiting for Metheus to become ready
  waiting for Metheus to have data ready
  starting read transfer
  waiting for read transfer to complete
  checking received data
  end of test
  waiting for Metheus to become ready
  waiting for the transfer to conclude
  waiting for Metheus to become ready
  waiting for Metheus to have data ready
  starting read transfer
  waiting for read transfer to complete
  checking received data
```
end of test


**KEYBOARD TEST**

The keyboard test displays the received characters and any framing, or overrun errors. If characters are not input within several seconds a timeout message will be printed.

For the test to function, the keyboard logic and jumper, J401, must be installed and the device address supplied to the diagnostic must be the address of the DR11 hardware, NOT the serial port.

$ dr11diag

**DR11 Diagnostics Version 1.xx**

Enter DR11 device number (hex): fe [RETURN]

Device Type = 30 (hex) : Metheus.

Do you want to do register bit tests (Y) ?n [RETURN]
Do you want to do loopback tests (Y) ?n [RETURN]
Do you want to do the keyboard test (N) ?y [RETURN]
Do you want to do the Metheus test (N) ?n [RETURN]
Do you want to stop errors (Y) ?n [RETURN]
Loop count: 3 [RETURN]

DR11 Diagnostic - Doing Keyboard Test

$$ Character = 113 (q) . Framing Error = 0 Overrun = 0
$$ Character = 119 (w) . Framing Error = 0 Overrun = 0
$$ Character = 101 (e) . Framing Error = 0 Overrun = 0
$$ Character = 114 (r) . Framing Error = 0 Overrun = 0
$$ Character = 116 (t) . Framing Error = 0 Overrun = 0
$$ Character = 121 (y) . Framing Error = 0 Overrun = 0

DR11 Diagnostic - Doing Keyboard Test

$$ Character = 49 (1) . Framing Error = 0 Overrun = 0
$$ Character = 50 (2) . Framing Error = 0 Overrun = 0
$$ Character = 51 (3) . Framing Error = 0 Overrun = 0
$$ Character = 52 (4) . Framing Error = 0 Overrun = 0
$$ Character = 53 (5) . Framing Error = 0 Overrun = 0
$$ Character = 54 (6) . Framing Error = 0 Overrun = 0

DR11 Diagnostic - Doing Keyboard Test

$$ Character = 33 (!) . Framing Error = 0 Overrun = 0
$$ Character = 64 (@) . Framing Error = 0 Overrun = 0
$$ Character = 35 (#) . Framing Error = 0 Overrun = 0
$$ Character = 36 ($) . Framing Error = 0 Overrun = 0
UNGERMANN-BASS NIU-150 TEST

The Ungermann-Bass NIU-150 test checks the operation of the UB NIU-150. Turn on or reset the NIU and wait for its status light to blink. If the light does not blink within one minute, the NIU has failed its self-test.

The UB test first checks the initial state of the status lines. These should indicate that there is no NIU error, that a frame is ready from the NIU, and that the NIU can accept a frame from the Ridge.

Next, the data path from the NIU is checked by reading the boot request frame which is queued in the NIU and comparing it to its expected contents.

Finally, the data path to the NIU is checked by sending it a download frame, and verifying that a proper acknowledgement is returned.

An example of the UB test appears below.

$fr11diag

DR11 Diagnostic   Version 1.xx
Enter DR11 device number (hex): ff
Device Type = 32 (hex): UB NIU-150.

Do you want to do register bit tests (Y) ? n [RETURN]
Do you want to do loopback tests (Y) ? n [RETURN]
Do you want to do the UB test (N) ? y [RETURN]
Do you want to stop on errors (Y) ? y [RETURN]
Loop count: 2 [RETURN]
Reset NIU, wait for status light to blink, press <return>. [RETURN]

DR11 Diagnostic - UB Test
Waiting for frame ready from UB
Waiting for frame ready from UB

DR11 Diagnostic - UB Test
Waiting for frame ready from UB
Waiting for frame ready from UB

$
CHAPTER 8
SYSTEM DIAGNOSTICS

ON-LINE AND OFF-LINE DIAGNOSTICS

There are two very general types of diagnostics: on-line and off-line.

The on-line diagnostics are called systest and are run on an alive-and-well system. They reside on the system disk.

The off-line diagnostics called SUS are run when ROS cannot be booted, so sus must be booted off the floppy disk after the system fails, or before the Ridge Operating System is booted.

The diagnostic subsystems, such as the tape diagnostics or DR11 diagnostics, are named the same in both systest and sus. The dialogue for a board diagnostic is described in that board’s Diagnostic section.

TO RUN SYSTEST

Before running any on-line systest diagnostic, log in as root and remove all lines from the /ros/conf file except:

:1:/drivers/fd1p

After using systest, reinsert any lines that were removed from /ros/conf and reboot the system.

After logging in as root, enter

    # cd /usr/test/sys
    # systest

The question:

    Do you want Standard Configuration? (y)

will be displayed. If you answer "y" to this question, systest will run the standard default tests. If you wish to run a specific set of diagnostic tests, type "n" and answer the questions about what tests are to be done.

TO RUN SUS

Insert the sus floppy in the drive and boot the sus by holding down the DEVICE 2 button and pressing the LOAD button until the red light on the floppy disk goes on.
The screen will show a SUS> prompt when sus is ready for sub-command input. Sub-commands are listed on the following pages.

STAND-ALONE UTILITY SYSTEM (SUS)

INTRODUCTION TO SUS

The Stand-Alone Utility System (SUS) allows diagnosis of the Ridge Computer without the use of the hard disk. SUS contains a memory diagnostic, Ridge I/O board diagnostics, and a set of system utilities (most of which are disk utilities).

SUS is used primarily by manufacturing to test and repair memory and I/O boards. The technician can run and set breakpoints inside each of the diagnostics. This allows the technician to stop the machine at a point where the board fails.

The SUS is booted from floppy and then resides in the first one megabyte of main memory. This allows manufacturing to test memory and I/O boards with a minimum configuration test station: the processor set, a one-megabyte array, one FDLP board, and the floppy drive.

SUS is also used, to a lesser extent, by Field Service for analyzing and repairing hard disk problems. The system engineer will primarily use the disk utilities to repair bad spots on the hard disk created by power glitches, reset during disk write, or faulty hardware.

SUS includes an interpretive language which gives the user looping constructs. These constructs can be used both interactively and from a script file resident on floppy.

STRUCTURE OF SUS

Figure 8-1 shows the overall structure of SUS. SUS is primarily composed of a monitor that interprets input command lines and then runs the appropriate routine. The monitor and the basic utilities (such as cat, rm, and test) are compiled and linked into SYSU. The monitor calls the basic utilities as local procedures and calls the high-level utilities and diagnostics as external procedures. This facilitates the addition of new utilities and diagnostics. The high-level utilities and diagnostics are compiled separately and then the code is extracted. The extracted code is put into files on the SUS floppy. The monitor overlays the code from the file into real memory and then executes it. To create the SUSYSTEM, SYSU is linked with a modified version of the Ridge kernel. The SUS is created by writing filler, RBug, and SUSYSTEM to a floppy. Both the utilities and diagnostics are written in Pascal, except for a small portion that is written in Assembler.
Figure 8-1. Susystem Structure

When writing utilities and diagnostics that are to be added to the SUS, remember that the amount of available data stack and heap space is limited to 80 pages and 60 pages, respectively. If you use more than what is available, the SUS will page fault and will end up in Rbug. The SUS runs in virtual mode, but can not handle page faults. Another problem is passing the input and output file pointers. To do this, add the modifications in the example shown in Figure 8-2.

```
PROGRAM NameDiagnostic(input, output, stderr);
insert>
Procedure NameDiag(Var Input : Text;
                     Var Output : Text;
                     Var Stderr : Text);

Declarations
Body of Program
mod>
End(.); change period to semicolon at end of
original program
add>
Begin
add>
NameDiag(Input, Output, Stderr);
add>
End.
```

Figure 8-2. Header of a New Diagnostic Program
When writing a diagnostic, remember that, because the diagnostic is called as a procedure, any heap space that is allocated will not be automatically deallocated. Therefore, heap space should be explicitly deallocated at some point within the diagnostic. This is necessary when allowing the SUS to loop the diagnostic.

There are shell command files which do all the compiling and linking. The mkdiags file will have to be modified to compile and link NameDiagnostic along with the original diagnostics. Run mksysu and then run mkdiags. To make the SUS floppy, put a floppy in the drive and enter

```
# /usr/test/sus
# make
```

**SUS INTERPRETER**

The SUS Interpreter allows the user to write programs using the SUS commands. The SUS Interpreter understands several looping constructs, plus one conditional statement. The syntax for each of these is illustrated in the flow charts below. The three constructs (FOR, REPEAT, and WHILE) are similar to the forms found in the C and Pascal programming languages. The conditional statement is similar to the form found in the Unix Shell language. In each of these constructs, DO and DONE are used to group commands together. The syntax of expressions can be found in the Expressions section of this manual. Some examples of programs written using these constructs can be seen in the Script Examples section of this manual.

![Flow chart for FOR loop syntax](image)

**Figure 8-3. FOR Loop Syntax**

In the above FOR loop, the initial expression is evaluated first. Then, as long as the condition expression is true, the command(s) are executed. The operation expression is evaluated at the end of each loop.
Figure 8-4. WHILE Loop Syntax

In the above WHILE loop, the command(s) are executed as long as the condition expression is true.

Figure 8-5. REPEAT Loop Syntax

In the above REPEAT loop, the command(s) are executed until the condition expression is true. The conditional expression is evaluated at the end of the loop.
SUS EXPRESSIONS

The SUS contains an expression handler. It's job is to analyze an argument and return an integer as the result. Expressions are made up of operators, functions, and variables. Expressions can be used in either decimal or hexadecimal mode, which is selectable with the dec and hex commands, respectively. The expression handler does not detect arithmetic overflow.

The operators, which are defined below, are similar in form to the operators in the C programming language. The nine functions available are TRUE, LDEN, RAND, MBRD[Expr], MEMR[Expr], MHRD[Expr], IORD[Expr], WINT[Expr], and LRRD[Expr]. Each of the functions are defined below. There are twenty-six variables that can be used in expressions, labeled A through Z. These variables are of type integer (32 bits). You can produce the real address of a variable by using the '&' in front of the variable's label. For example, '&X' would produce the
real address of variable X. These real addresses can be used to pass SUS variables to assembly language programs loaded into the code space area.

To run an assembly language program in real mode use the RUN command. Because these variables, it is important to protect the hexadecimal numbers A through F with a leading decimal number. Values can be assigned to variables by using the '==' operator inside expressions, or interactively by using the read command. The contents of variables can be printed by the echo and echohl commands. For further explanation of these commands, refer to the SUS Commands section of this manual.

In expressions, true and false are treated the same as they are in the C programming language. False is zero and true is anything but zero. Functions, such as LDEN, and Conditional operators, such as '==', return values with all bits set for true and no bits set for false. This facilitates the use of the '!' operator, which is a bit-wise "not." This allows you to use ILDEN to check for when the Load Enable switch is off.

Operators:

+    - Add
-    - Subtract
*    - Multiply
/    - Divide
%    - Mod (Remainder)
!    - Not (Bit wise)
&&   - And (Bit wise)
##   - Or (Bit wise)
>>>  - Logical Shift Right
<<   - Logical Shift Left
==   - Equal
!=   - Not Equal
<    - Less than
>    - Greater than
<=   - Less than or Equal
>=   - Greater than or Equal

Functions:

TRUE     Returns true. (FFFFFFFF Hex)
LDEN     Returns true if Load Enable Switch is on.
RAND     Returns 32 bit random number.
MBRD[Address] Returns a byte from main memory using a real address. Address is an expression.
MEMR[Address]  Returns a word from main memory using a real address. Address is an expression.

MHRD[Address]  Returns a half word from main memory using a real address. Address is an expression.

LRRD[Address]  Returns value of Logging Ram read of Address. Address is an expression.

IORD[Address]  Returns I/O read data from device number contained in Address. Address is an expression.

WINT[Time]  Wait for Interrupt and return IOIR data from device that has been acquired by the ADEV command. Time can be used to specify the number of seconds to wait before timing out. If time out occurs then a message is printed on the screen. Time is an expression.

Expression Format:

Value = Number or Variable or Function

[!] [()] Value [Operator] [Value] [)] [Operator] ...

SUS COMMANDS

When SUS is booted, it looks for two files, in order:

DangerOn  If this file exists, a flag is set to cause SUS to issue warnings before any dangerous command is executed, and to allow you to abort that command. The DangerOn file may be removed by the RM command to keep the DangerOn flag from being set. The DangerOn file can be re-created by the Text command.

default  If this file exists, SUS will execute the commands contained in it. This file does not exist unless you create it. The Default file is especially useful when testing large batches of boards. By setting the Default file up to run the diagnostics necessary for testing a particular board, the technician can just install the board in the Ridge and power up. The SUS will boot and run the tests.

The following is a list of SUS Commands and their functions. A list of the commands can be obtained from the SUS by typing an 'H' after the SUS prompt, as follows:

SUS> H
**ADEV device**
Acquire device for receiving interrupts. Only one device can be acquired at one time. (see RDEV and WINT)

**B address**
Sets Rbug break point at the given relative address. The given address is added to the code base. The RBug break point base is set so relative addresses can be used when setting break points in RBug.

CAT file
Cat floppy file to another floppy file, if no tofile, then cat to screen.

**DATE [YYMMddhhmm]**
Set or display date and time.

**DEBUG**
Toggles SUS tracing mode on and off.

**DEC**
Tells the monitor that expressions typed in are decimal.

**DIR**
Prints the directory of the floppy.

**DISCBLOCK**
Runs Disk Control Block Utility. Allows the sending and receiving of user specified device control blocks with either a HD Control board or a SMD Control board. Only works with Televideo type of terminal.

**DISCUTIL**
Runs Disk Utility. See list of commands in Disk Utility Command section.

**DISPDIA G**
Runs Ridge Display Diagnostic.

**DISPUTIL**
Runs Ridge Display Utility. Allows user to write and read display buffer.

**DR11DIAG**
Runs DR11 board diagnostic.

**ECHO [var] ['text']**
Prints contents of variables and text enclosed in either single quotes or double quotes.

**ECHOLN [var] ['text']**
Prints contents of variables and text enclosed in either single quotes or double quotes. Then issues a line feed carriage return.

**END**
Causes command lines to stop being added to the subroutine area. See SUB command.
EVAL,E expression
Evaluates an expression. See Expression section of this manual for syntax.

GOSUB linenumbers
Continue executing command lines starting at linenumbers and continuing until RETURN command is encountered.

H
Prints the list of valid commands.

HDDIAG
Runs HD board diagnostic. Do not run this test unless the drive connected to the HD board is a scratch drive. The test will write over the disk.

HEX
Tells the monitor that expressions typed in are hexadecimal.

HEXDUMP filename
Performs a hexdump of a floppy file.

IORD address
Reads I/O using the given address. Prints to screen if in verbose mode.

IOWR address data
Writes I/O using the given address and data. Prints to screen if in verbose mode.

LINES
Toggles display command line numbers mode.

LOAD filename
Load code from floppy filename.

LRRD address
Does Logging Ram read using the given address.

LRWR address data
Does Logging Ram write using the given address and data.

MBRD address
Reads a byte from main memory using a real address. Prints to screen if in verbose mode.

MBWR address data
Writes a byte to main memory using a real address. Prints to screen if in verbose mode.

MC reladdr
Allows modification of code loaded in code space area, a byte at a time.
MEMDIAG
Runs the memory diagnostic on each memory array board in the system except for board 0.

MEMR address
Reads a word from main memory using a real address. Address must be on a word boundary. Prints to screen if in verbose mode.

MEMW address data
Writes a word to main memory using a real address. Address must be on a word boundary. Prints to screen if in verbose mode.

MHRD address
Reads a half word from main memory using a real address. Address must be on a half word boundary. Prints to screen if in verbose mode.

MHWR address data
Writes a half word to main memory using a real address. Address must be on a half word boundary. Prints to screen if in verbose mode.

RASM [-l fname] source.s
Run Ridge assembler on source file and put binary code into source.o file. Code can be loaded by using the LOAD command and executed by using the RUN command. The -l option allows you to get a listing of the assembled source file. See section on "Using RASM" of this manual for more information.

RDEV
Release device that was acquired by the ADEV command.

READ var
Waits for expression to be entered and places that value in the variable var. Var can be A through Z.

RETURN
Used to resume executing command lines at the location after the GOSUB command was encountered. Only valid after doing a GOSUB command.

RM filename
Removes filename from floppy.

RUN [offset]
Executes code loaded in by the LOAD command. Code is executed in Kernel mode (using real addresses). The optional argument can be used to start execution at a location other than zero. See RASM command.

SAVE filename
Saves code from main memory into floppy filename.
SH filename

Executes commands from floppy shell command file.

SMDDIAG

Runs SMD board diagnostic. Do not run this test unless the drive connected to the SMD board is a scratch drive. The test will write over the disk.

START

Resets current command line number to one.

SUB

Causes subsequent command lines to be added to the sub-routine area until the END command is encountered.

TAPEDIAG

Runs tape board diagnostic. Do not run this test unless the tape in the drive is a scratch tape. The test will write over the tape.

TEXT filename

Allows text to be entered into a floppy file. To get out, hit del.

VERBOSE

Toggles verbose mode on and off.

WAIT seconds

Wait for a specified number of seconds, can be expression.

WINT [timeout]

Wait for interrupt from device. Must use ADEV command before using this command. The optional timeout factor can be used to specify a number of seconds to wait before timing out. If time out occurs, a message is printed on the screen.

WHAT

Prints device number, device ID number, and name of device for all responding I/O devices.

USING RASM

The purpose of RASM on the SUS is to allow the user to write, assemble, and execute Ridge assembly routines. The SUS interpreter can handle most programming jobs but there are instances where either the interpreter lacks the proper command or a very tight loop is needed. RASM gives the user access to any Ridge machine instruction. The drawback in using Ridge assembly routines is the difficulty of interactive communication between the user and the program. With this in mind, some modifications were made to the standard version of RASM for use on the SUS. The following description assumes that the reader is familiar with the standard version of RASM and the Ridge machine instruction set. The reader can become familiar with both by reading the Assembler (AS) section of the ROS Programmer's Guide.

RASM on the SUS has the same argument structure as the standard RASM. RASM can be given a single argument which must end in ".s". The single argument is the users source file to be assembled. To get an assembly listing, the -filename option can be used. Below is a simple example of how communication
between the SUS interpreter and an assembly routine can be established.

; R0 - Value of x
; R1 - Address of x
; R2 - Value of y, Address of z
; R3 - Address of y

LADDR R1,<&x>,L ;Get address of variable x
LOAD R0,R1 ;Get value of variable x
LADDR R3,<&y>,L ;Get address of variable y
LOAD R2,R3 ;Get value of variable y
STORE R0,R2 ;Write x to location y
LOAD R0,R2 ;Read location y into R0
LADDR R2,<&z>,L ;Get address of variable z
STORE R0,R2 ;Write R0 into variable z
RET R11,R11 ;Return to SUS interpreter

The purpose of this assembly routine is to write and then read data from main memory using specified data and address. The first line of the assembly routine contains a nonstandard expression "<&x>". This expression is interpreted as the real address of the SUS variable x. The value of the SUS variable x could also be obtained by using a similar expression "<x>". The value of a variable is less useful, since it is only the value of the variable at the time of the assembly. Once the address of a variable is contained in a register, it is a simple matter to get the current value of the variable by executing a LOAD. The value of variable y is loaded into R2 in the same way. The first STORE instruction writes the value of variable x into the memory location specified by the value of variable y. The next instruction reads the same memory location into R0. To pass this data back to the SUS interpreter, the address of variable z is loaded into R2 and then R0 is written into R2. A return with R11 is used to get back to the SUS interpreter. One rule to keep in mind when writing an assembly routine is to use registers R0 - R7, rather than R8 - R15. Registers 8 - 15 are used by the Pascal compiler to keep track of the stack and procedure calls. If these registers are used, there is no way to get back to the SUS interpreter without crashing.

Now that the assembly routine has been explained, let's assemble and then run it. Assuming the name of the floppy file that contains the routine is temp.s, the routine can be assembled by typing rasm temp.s, followed by a carriage return. This will produce a file named temp.o. The temp.o file is an executable binary object file. Before running the routine, the SUS variables x and y need to be loaded with values. An interpreter program for doing this and running the assembly routine is shown below.

echo "Enter Data to write:"
read x
echo "Enter Location for write/read:"
read y
load temp.o
run
echoln "Data read was: " z

The first four lines of the program allow the user to specify the data and
location that the assembly routine will use. The load command gets the code from the temp.o file and the run command executes it. When the run command is used, the code is executed in kernel mode, which means all addresses are real addresses, rather than virtual addresses. This gives the user the ability to map out memory in a variety of ways and to write directly to device control blocks. Keep in mind that the SUS takes up the first one megabyte of memory so any addresses above 100000 hex can be used freely. The run command can be given an argument which tells it to start executing at a location other than 0. This allows the "o" file to contain several different routines that can be accessed by run with an offset. The offset can be found by looking at a RASM listing. The last line of the program just prints out the value of variable x. As with diagnostic code, the assembly code can be modified after being loaded using the modify code command (MC) and break points can be set by using the break command (B).

**DISK UTILITY COMMANDS**

The Disk Utility contains four lists. Initially they are empty. These lists hold information about bad spots on the hard disk. The Bad Block List and Bad Page List both contain bad spot information that was determined by the disk manufacturer. The only difference between these two lists is the way in which the information is formatted. The Bad Block List describes the bad spot by track number, head number, byte offset number, and bit length number. The Bad Page List describes the bad spots as disk page number, with head to head and track to track skew taken into account.

The Suspect Block List and the Suspect Page List are in the same format as the lists above, except the information contained in these lists is determined by running one of two utility commands, certify or verify. Because of this, the information contained in these lists tends to be about "new" bad spots on the disk.

To run the Disk Utility, type:

SUS> discutil

The system will respond with a DU prompt, which indicates that the disk utility is active.

The following is a list of Disk Utility Commands and their functions. A list of the commands can be obtained by typing an 'H' after the DU prompt as follows:

DU> H

**ABP page** Add bad page to bad page list.

**CAT fromfile [tofile]** Cat floppy file to another floppy file, if no tofile then cat to screen.
CERTIFY [startpage [numberofpages]] [L]
Certify is similar to verify, except that each block on the
disk is read and saved, then that block is written over
with the MFM worst case pattern. This block is then read
again to check if it is still readable. The original contents
of the block is then written back. This command should
be proceeded by a MBB or RBB command. It is very
important not to do a reset or powerdown during a cer-
tify. To get out of a certify safely, turn load enable off.
This allows certify to continue to run until it reaches a
safe exit point.

CVH pagename number     Converts a page number to head, track, and sector.

CVP head track byteoffset
Converts a defect location on the hard disk to a page
number.

CVS head track
Converts Head Track to Skew for that Head Track.

DATE [YYM/dd/hmmm]
Set or display date and time.

DEBUG
Toggles tracing mode on and off.

DEC
Tells the monitor that expressions typed in are decimal.

DEV [devicenumber]
Display or set (if device number is given) the device
number of the hard disk board to be used by the disk utili-
ties. Default is device 2.

DP page offset [cnt]
Displays disk data via a page buffer.

DS head track sector [offset cnt]
Displays disk data via a sector buffer.

ECHO [var] ['text']
Prints contents of variables and text enclosed in either
single quotes or doublequotes.

ECHOLN [var] ['text']
Prints contents of variables and text enclosed in either
single quotes or double quotes. Then issues a line feed car-
riage return.
END Causes command lines to stop being added to the subroutine area.

EVAL expression Evaluates an expression. See Expression section of this manual for syntax.

FORMAT [head track] Format a track at a time. If head and track are not given then format the whole disk.

GOSUB linenumber Continue executing command lines starting at linenumber and continuing until RETURN command is encountered.

H Prints the list of valid commands.

HEX Tells the monitor that expressions typed in are hexadecimal.

LBB Print bad block list.

LBP List bad pages using skew information.

LINES Toggles display command line numbers mode on and off.

LSB Print suspect block list.

LSP List suspect pages using skew info

MBB Make bad block list from information on the hard disk. In verbose mode, bad block information is printed on the screen.

MP page offset Modifies disk data via a page buffer.

MS head track sector [offset] Modifies disk data via a sector buffer.

MSKEW Displays current skews and then allows the user to modify them.

PCI Prints the hard disk configuration information.

Q Quit Disk Utility, Go Back to SUS.

RBB [filename] Read bad block list from floppy. In verbose mode, bad block information is printed on the screen.
READ var  Waits for expression to be entered and places that value in the variable var. Var can be A through Z.

RETURN  Used to resume executing command lines at the location after the GOSUB command was encountered. Only valid after doing a GOSUB command.

RM filename  Remove file from floppy.

SEEK track  Seek to the specified track. In verbose mode, a seek message is printed on the screen.

SH filename  Executes commands from floppy shell command file.

SP page  Scans a disk page a sector at a time and reports any errors.

START  Resets current command line number to one.

SUB  Causes subsequent command lines to be added to the subroutine area until the END command is encountered.

UNIT [unitnumber]  Display or set (if unit number is given) the unit number of the drive to be used by the disk utilities. Default is unit 0.

V [startpage [numberofpages]] [L]  Verify hard disk by reading the whole disk, skipping any blocks in the bad block list. Should be proceeded by a MBB or RBB command. Any errors found while reading a block will cause that block to be added to the suspect block list. The L option causes the verify to loop until load enable is turned off. Start page and number of pages allow the verification of a particular area of the disk. By leaving them out, the whole disk is verified.

VERBOSE  Toggles verbose mode on and off.

WAIT seconds  Wait for a specified number of seconds, can be expression.

WBB [filename]  Write bad block list to floppy file.

WBP  Write bad page list to floppy file (3.0 Style).

WBSB [filename]  Write the combined contents of the bad block list and suspect block list to floppy.
**WDDF** `page offset [cnt]`
Write disk data to floppy file.

**WFDD** `page offset [cnt]`
Write floppy data file to disk. If parameters are not given, they are taken from the header of the floppy file.

**WHAT**
Prints device number, device ID number, and name of device for all responding I/O devices.

**WSB** `[filename]`
Write suspect block list to floppy file.

**WSP**
Write suspect page list to floppy file.

**DISK REPAIR PROCEDURE**

The symptoms of a bad spot on a system hard disk are I/O errors pertaining to a particular device number, unit number, and page on unit number. When errors of this type are displayed, it is important to write down this information before going to the SUS. With this information, the hard disk can be analyzed by using the disk utilities on the SUS. After booting the SUS, run DISCUTIL. Then make sure the device and unit numbers are set correctly. The DU defaults to device 2 and unit 0, which is normal for a single volume system. If the system is a multiple volume system, check the error message for the correct device number and unit number. The device number and unit number can be modified by using the commands DEV and UNIT.

The next step is to find the particular sector or sectors that are bad. This is done by entering the scan page (SP) command, followed by the number of the badpage, as follows:

```
DU> SP badpage
```

Note that the numbers you type in are assumed to be in decimal unless the command HEX is typed in; after which, numbers will be assumed to be hexadecimal. Scan page will read each sector in that page and report any errors along with the head, track, and sector numbers.

Having found the bad sector, the next step is to write over that sector to repair it. This is done by using the modify sector command (MS) as follows:

```
DU> MS head track sector
```

MS should display the first character it read and then an equal sign. The next step is to type in a non-hexadecimal character such as '/' to cause MS to write over the disk sector. If MS encountered an error when it read the sector (which it should in this case), a message will warn you that the buffer about to be written to the disk may contain invalid data and ask you if you wish to continue. This is not a problem since that sector cannot be read. Type in 'yes' to direct the MS to write to disk. Now, scan page can be used to check and see if the bad sector has been repaired. Repeat this procedure for each bad page. Note that,
even if every bad page is repaired on a disk, there is no guarantee that the system will come up again. If the bad spots occurred in a vital area, such as in the directory, there may be no way to bring the system back up without reloading the software.

SCRIPT EXAMPLES

FujiCertify Script File (Must be run from Discutil):
Used to certify a Fujitsu Disk Drive

```plaintext
dec
eval u=0
unit u
repeat
  echo 'Enter Number of Units to test :'
  read y
  until (y>0) & (y<=5)
  pci
  echo 'Enter Number of Pages on Drive ' u ' :'
  read a
  echo 'Enter Number of Tracks per Head on Drive ' u ' :'
  read b
  echo ln
  if y==1
    do
      echo ln 'Insert BadBlock Floppy for this Fujitsu Drive'
      echo 'Hit Return to Continue ...'
      read z
      echo ln 'Reading BadBlock file ...'
      rbb
      echo ln
      echo ln 'Reinsert SUS Floppy'
      echo 'Hit Return to Continue ...'
      read z
    done
  else
    do
      echo ln 'For Multiple Drive Certify the SUS floppy must'
      echo ln 'contain a BadBlock file for each drive to be'
      echo ln 'tested. Each of these file names should be'
      echo ln 'appended with the unit number. BadBlocks[0-3]'
      echo 'Type return to continue ...'
      read z
    done
  fi
repeat
  if y>1
    do
      echo 'Reading BadBlocks for Drive ' u ' ...'
      if u==0
        rbb BadBlocks0
      else
```
if u==1
  rbb BadBlocks1
else
  if u==2
    rbb BadBlocks2
  else
    rbb BadBlocks3
  fi
fi
fi
echoln
done
fi
echoln
'***Starting Certify of Fujitsu Disk Drive ' u '***'  
echoln ' Can be terminated with LoadEn Off ' 
eval z=0
repeat
  seek rand>>16%b
  certify z 1
  eval z=z+1
  until (z>a)!!(lden)
  if y==1
    wsb suspectblocks
  else
    do
    if u==0
      wsb suspectblocks0
    else
      if u==1
        wsb suspectblocks1
      else
        if u==2
          wsb suspectblocks2
        else
          wsb suspectblocks3
        fi
      fi
    done
  fi
  if z>=a
    echoln '>>>>>>>> Certify Complete on Drive ' u ' <<<<<<<'
  fi
lsp
eval u=u+1
unit u
until (u>=y)!!(lden)
unit 0
echoln 'If Page Count is not Zero then there are new Bad Spots on this Disk'
echoln 'which were not in the BadBlock file, SuspectBlock file has been'
echoln 'written to floppy.'
PMFD Script File:
   Does random seeks on floppy drive to clean heads

hex
eval y=46000001
eval x=1
if true
do
echoln 'Insert cleaning diskette into floppy drive'
echo 'Hit return to continue ...'
read z
adew 1
repeat
   memw 3c0c0 0
   memw 3c0c4 00100000
   memw 3c0c8 01000000
   memw 3c0cc x<<8\[y
   eval x=rand+1>>16\%4c
   iowr 01000000 86000000
   wint 1
until (!lden)
rdev
done
fi
### APPENDIX A

#### Z80 REGISTERS

**SMD WRITES**

<table>
<thead>
<tr>
<th>address</th>
<th>bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>7xx0</td>
<td>WC7</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>7xx1</td>
<td>&quot;DONE&quot;</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>7xx2</td>
<td>R24</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>7xx3</td>
<td>R20</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>7xx4</td>
<td>R16A</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>7XX5</td>
<td>R8A</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>7xx6</td>
<td>R8B</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>7xx7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>6XX0</td>
<td>R16</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>6XX1</td>
<td>R8</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>6XX2</td>
<td>I10</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>6XX3</td>
<td>RELES</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>6XX4</td>
<td>CYL7</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>6XX5</td>
<td>US1</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>6XX6</td>
<td>PHLOD</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
<tr>
<td>6XX7</td>
<td>HD7</td>
</tr>
<tr>
<td></td>
<td>0000</td>
</tr>
</tbody>
</table>
### SMD REGISTER READS/STROBES

<table>
<thead>
<tr>
<th>Register</th>
<th>Bit 0</th>
<th>Bit 1</th>
<th>Bit 2</th>
<th>Bit 3</th>
<th>Bit 4</th>
<th>Bit 5</th>
<th>Bit 6</th>
<th>Bit 7</th>
<th>Bit 8</th>
<th>Bit 9</th>
<th>Bit 10</th>
<th>Bit 11</th>
<th>Bit 12</th>
<th>Bit 13</th>
<th>Bit 14</th>
<th>Bit 15</th>
<th>Bit 16</th>
<th>Bit 17</th>
<th>Bit 18</th>
</tr>
</thead>
<tbody>
<tr>
<td>5xx0 W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx1 W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx2 W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx3 W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx4 W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx5 W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx6 W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx7 W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx0 R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx1 R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx2 R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx3 R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx4 R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx5 R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx6 R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5xx7 R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- NEWInstruction
- STARTbitmachine
- STARTWT (dma)
- STARTRD (dma)
- CLRDBE
- CLRPN
- SETINT
- ---

BitStateMachine Status:
- STATO-7
### HD I/O PORTS (WRITES)

<table>
<thead>
<tr>
<th></th>
<th>Clear PFE</th>
<th>Clear DBE</th>
<th>Clear CMD</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>01</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>02</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>03</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>04</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>05</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>06</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>07</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>08</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>09</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Bit Machine Address**

**Bit Machine Control**

**Pram Head**

**Disc Bus Out**

[Praml low true]

**[ ANSI ]**

**[ PRIAM ]**

**RIDGE ADDRESS**

### Ridge Address

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0A</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0B</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0D</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0E</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Word Count Lsb**

**Word Count Msb**

**Ridge Status**

**DMA Control**
**HD I/O PORTS (READS)**

| 40 | msb | | | | | | lsb | Device Number |
|----|-----|---|---|---|---|---|---| Device Number |
| 41 | msb | | | | | | lsb | Ridge Command |
| 42 | WC14 | WC13 | WC12 | WC11 | WC10 | WC9 | WC8 | WC7 | Word Count |
| 43 | MNULL | MHS | INULL | IHS | /ZIR | /ZOR | /RIR | /ROR | SM/Fifo Stat |
| 44 | SW7 | SW6 | SW5 | SW4 | SW3 | CMDIN | PON | P.E. | Misc Status |
| 45 | ECC0 | ECC1 | ECC2 | ECC3 | ECC4 | ECC5 | ECC6 | ECC7 | ECC Byte |
| 46 | BC7 | BC6 | BC5 | BC4 | BC3 | BC2 | BC1 | BC0 | Byte Cnt Lsb |
| 47 | BC15 | BC14 | BC13 | BC12 | BC11 | BC10 | BC9 | BC8 | Byte Cnt Msb |
| 48 | ECCNZ | No | ECC | COMP | ABORT | FIFO | RDY | XEQN | Bit Status |
| | | | | | | | | | |
| 49 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | BO | Disc Bus In |
| | | | | | | | | | [Prelim is low true] |
| 4A | START | X | /RDY | NEWI | ATTN | BUSY | BUSAK | X | ANSI |
| | | | | | | | | | |
| 4A | START | X | /RDY | NEWI | X | X | X | /RDY | PRIAM |
| | | | | | | | | | PRIAM WT |
| 4D | | | | | | | | | Set 'START' |
| 4E | | | | | | | | | Set 'NEWI' |
| 4F | | | | | | | | | |
### HD I/O PORTS (OTHERS)

<table>
<thead>
<tr>
<th>Port</th>
<th>mSB</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>LSB</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Zfifo Write</td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rfifo Write</td>
</tr>
<tr>
<td>50</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Zfifo Read</td>
</tr>
<tr>
<td>58</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Rfifo Read</td>
</tr>
<tr>
<td>80-83</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SIO</td>
</tr>
<tr>
<td>C0-C3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CTC</td>
</tr>
</tbody>
</table>

### FD/LP I/O PORTS (WRITES)

<table>
<thead>
<tr>
<th>Port</th>
<th>CLEAR</th>
<th>RESET</th>
<th>RFFED</th>
<th>REOTR</th>
<th>RLTER</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LPReset</td>
</tr>
<tr>
<td>01</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>02</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>03</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLRPE</td>
</tr>
<tr>
<td>04</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLRDBE</td>
</tr>
<tr>
<td>05</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLRCMDINT</td>
</tr>
<tr>
<td>06</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLRPOON</td>
</tr>
<tr>
<td>07</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>08</td>
<td>B7</td>
<td>B6</td>
<td>B5</td>
<td>B4</td>
<td>B3</td>
<td>Alternate Z80 addr.</td>
</tr>
</tbody>
</table>
### Appendix A

#### Z80 Registers

|----|-----|-----|-----|-----|-----|-----|---|---|---------------------|

<table>
<thead>
<tr>
<th>0A</th>
<th>WC7</th>
<th>WC6</th>
<th>WC5</th>
<th>WC4</th>
<th>WC3</th>
<th>WC2</th>
<th>WC1</th>
<th>WCO</th>
<th>DMA word count LSB</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>OB</th>
<th>ZERO</th>
<th>WC10</th>
<th>WC9</th>
<th>WC8</th>
<th>DMA word count MSB</th>
</tr>
</thead>
</table>

|----|----|----|-----|-----|-----|-----|-----|-----|------------------|

<table>
<thead>
<tr>
<th>OD</th>
<th>S7</th>
<th>S6</th>
<th>S5</th>
<th>S4</th>
<th>S3</th>
<th>S2</th>
<th>S1</th>
<th>S0</th>
<th>Status</th>
</tr>
</thead>
</table>

|----|-----|-----|-----|-----|-----|-----|-----|-----|-----------------|

|----|-----|-----|-----|-----|-----|-----|-----|-----|-----------------|

<table>
<thead>
<tr>
<th>10</th>
<th>HL3</th>
<th>HL2</th>
<th>HL1</th>
<th>HLO</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>Floppy Head Load</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>11</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>RWT</th>
<th>Zenbl</th>
<th>ISTRT</th>
<th>MSTRT</th>
<th>State Machine Contr</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>12</th>
<th>B8</th>
<th>B7</th>
<th>B6</th>
<th>B5</th>
<th>B4</th>
<th>B3</th>
<th>B2</th>
<th>B1</th>
<th>Centronic/Data Prod</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>13</th>
<th>IN8</th>
<th>IN7</th>
<th>IN6</th>
<th>IN5</th>
<th>IN4</th>
<th>IN3</th>
<th>IN2</th>
<th>IN1</th>
<th>Versatec Data</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>14</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>Centr</th>
<th>VCLR</th>
<th>PRINT</th>
<th>SPP</th>
<th>LP Control 1</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>C/DP</th>
<th>Vers</th>
<th>allow</th>
<th>allow</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>LP Control 2</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th></th>
<th>Data</th>
<th>Data</th>
<th>C/DP</th>
<th>Vers</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
</table>

```
*___* ___| these bits will reset the state machines
|___| for the line printers when zero.

| ___| when these bits are one, a non-successful
|___| data transfer can cause an interrupt on a CTC channels
|___| 1 (C/DP) or 2 (V). When these bits are zero, the
|___| C/DP bit to the CTC is connected to CBUSY or DPDMD;
|___| the V bit is connected to VBUSY. The positive
|___| transition will cause an interrupt.
```
FD/LPD I/O PORTS (READS)

<table>
<thead>
<tr>
<th>40</th>
<th>B7</th>
<th>B6</th>
<th>B5</th>
<th>B4</th>
<th>B3</th>
<th>B2</th>
<th>B1</th>
<th>BO</th>
<th>Ridge Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>41</td>
<td>B7</td>
<td>B6</td>
<td>B5</td>
<td>B4</td>
<td>B3</td>
<td>B2</td>
<td>B1</td>
<td>BO</td>
<td>Device Number</td>
</tr>
<tr>
<td>42</td>
<td>INTR.</td>
<td>INTR.</td>
<td>MemSM</td>
<td>MemSM</td>
<td>DBE</td>
<td>PWE</td>
<td>CMD-</td>
<td>Z80</td>
<td>State Machine</td>
</tr>
<tr>
<td></td>
<td>SM 1</td>
<td>SM 0</td>
<td>1</td>
<td>0</td>
<td>INTR.</td>
<td>ParEr</td>
<td>Status</td>
<td></td>
<td></td>
</tr>
<tr>
<td>43</td>
<td>C/DP</td>
<td>C/DP</td>
<td>V</td>
<td>V</td>
<td>-CACK</td>
<td>+C</td>
<td>+DP</td>
<td>+V</td>
<td>LP STATUS 1</td>
</tr>
<tr>
<td></td>
<td>SM 1</td>
<td>SM 0</td>
<td>SM 1</td>
<td>SM 0</td>
<td>BUSY</td>
<td>DMD</td>
<td>BUSY</td>
<td></td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>+DPon</td>
<td>+DP</td>
<td>+DP</td>
<td>-C</td>
<td>+CSEL</td>
<td>+C</td>
<td>+VOn</td>
<td>+VNo</td>
<td>LP STATUS 2</td>
</tr>
<tr>
<td></td>
<td>line</td>
<td>ready</td>
<td>BOF</td>
<td>FAULT</td>
<td>ECT</td>
<td>PAPER</td>
<td>line</td>
<td>Paper</td>
<td></td>
</tr>
<tr>
<td>45</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SWITCHES</td>
</tr>
</tbody>
</table>

+++
**FD/LPD I/O PORTS (CHIPS)**

- **CO-C3**: SIO channels 1, 2
- **C8-CB**: SIO channels 3, 4
- **D8-D9**: NEC 765
- **EO**: Z80 DMA chip
Reader Feedback

Manual Title:__________________________________________

Overall rating of this document
□ Excellent   □ Adequate   □ Poor

Readability of text
□ Very Clear  □ Adequate  □ Difficult

Usefulness of information
□ Helpful     □ Adequate  □ Not Useful

Any errors?
□ Yes        □ No

If so, identify error and page number __________________________________________
________________________________________
________________________________________
________________________________________
________________________________________
________________________________________
________________________________________

Additional comments: ______________________________________________________
________________________________________
________________________________________
________________________________________
________________________________________
________________________________________
________________________________________
________________________________________

Would you like more information on Ridge products? __________________________________

Name ____________________________________________

Company __________________________________________

Address __________________________________________

City __________________________ State ________ Zip _______
BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 1590 SANTA CLARA, CA

POSTAGE WILL BE PAID BY ADDRESSEE

Ridge Computers
Publications Department
2451 Mission College Blvd.
Santa Clara, CA 95050-8290
Software Release Description
Standalone Utility System (SUS), Release 3.5
April 15, 1987

Contents of Media

This is the release of the 3.5 version of the Standalone Utility System (SUS) diagnostics and utilities. The changes in this release were required for the support of the new Ridge 3200, CIO board, Extended Tape board, and Extended DR11 board. This release also supports RX/V with the mvtoe command in Discutil. The previous 3.3.2 version of the SUS is not bootable on a 3200 system.

There are 19 files contained on the SUS floppy. Their names are:

<table>
<thead>
<tr>
<th>Operating System</th>
<th>Text Files:</th>
<th>Utilities:</th>
</tr>
</thead>
<tbody>
<tr>
<td>filler</td>
<td>dangeron</td>
<td>dir</td>
</tr>
<tr>
<td>rbug</td>
<td>fujicertify</td>
<td>discblock</td>
</tr>
<tr>
<td>susystem</td>
<td>pmfd</td>
<td>discutil</td>
</tr>
<tr>
<td></td>
<td>priamcertify</td>
<td>disputil</td>
</tr>
<tr>
<td></td>
<td></td>
<td>hexdump</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rasm</td>
</tr>
</tbody>
</table>

There are 12 files contained on the SUS cartridge tape. Their names are:

<table>
<thead>
<tr>
<th>Operating System</th>
<th>Text Files:</th>
<th>Utilities:</th>
</tr>
</thead>
<tbody>
<tr>
<td>susystem</td>
<td>fujicertify</td>
<td>discutil</td>
</tr>
<tr>
<td></td>
<td>priamcertify</td>
<td>disputil</td>
</tr>
<tr>
<td></td>
<td></td>
<td>hexdump</td>
</tr>
</tbody>
</table>

These files are common to both floppy and cartridge tape.

<table>
<thead>
<tr>
<th>Diagnostics</th>
<th>Product Title</th>
<th>Part No.</th>
<th>Versions</th>
</tr>
</thead>
<tbody>
<tr>
<td>dispdiag</td>
<td>PCA,Displ,15</td>
<td>002-8058</td>
<td>V3C/V2D</td>
</tr>
<tr>
<td></td>
<td>PCA,Displ,19</td>
<td>002-8064</td>
<td>V3D</td>
</tr>
<tr>
<td>dr11diag</td>
<td>PCA,DR11</td>
<td>000-8579</td>
<td>V2B</td>
</tr>
<tr>
<td></td>
<td>PCA,DR11.XTD</td>
<td>003-0776</td>
<td>V3</td>
</tr>
<tr>
<td>hddiag</td>
<td>PCA,HD</td>
<td>001-4760</td>
<td>V3/V2B</td>
</tr>
<tr>
<td>memdiag</td>
<td>PCA,1MA,3311</td>
<td>000-8535</td>
<td>V1</td>
</tr>
<tr>
<td></td>
<td>PCA,4MA,3312</td>
<td>002-0084</td>
<td>V1</td>
</tr>
<tr>
<td></td>
<td>PCA,16MA,3314</td>
<td>003-5059</td>
<td>V1A</td>
</tr>
<tr>
<td></td>
<td>PCA,MC</td>
<td>002-2298</td>
<td>V4C</td>
</tr>
<tr>
<td></td>
<td>PCA,EMC</td>
<td>003-8356</td>
<td>V1C</td>
</tr>
<tr>
<td></td>
<td>PCA,HW,CMC</td>
<td>003-4633</td>
<td>V4A</td>
</tr>
<tr>
<td>smddiag</td>
<td>PCA,SMD</td>
<td>004-1256</td>
<td>V2E/V4B</td>
</tr>
<tr>
<td></td>
<td>PCA,SMD.XTD</td>
<td>004-1262</td>
<td>V6B</td>
</tr>
<tr>
<td>tapediag</td>
<td>PCA,TAPE</td>
<td>000-8507</td>
<td>V2B/V1C</td>
</tr>
<tr>
<td></td>
<td>PCA,TAPE.XTD</td>
<td>003-4405</td>
<td>V3A</td>
</tr>
</tbody>
</table>
Booting the SUS from floppy

To boot the SUS follow the steps below.

1. Insert SUS floppy into floppy drive.
2. Hold front panel device switch down in position 2.
3. Press front panel load switch momentarily.
4. Continue to hold front panel device switch down until the floppy drive access light comes on.

Booting the SUS from cartridge tape

To boot the SUS follow the steps below.

1. Insert ROS 3.5 cartridge tape into drive.
2. If system is a Ridge 32 slow boot system to get RBug prompt. If system is a Ridge 3200 do a manual boot to get RBug prompt.
3. At the RBug prompt type ’c 2<cr>’.

SUS Documentation