# MC6801 8-Bit Single-Chip Microcomputer 

## REFERENCE MANUAL



# MC6801 8-Bit Single-Chip Microcomputer 

# REFERENCE MANUAL 

Prepared By<br>MICROPROCESSOR OPERATIONS<br>AUSTIN, TEXAS


#### Abstract

Motorola reserves the right to make changes to any product herein to improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.


## TABLE OF CONTENTS

## Chapter 1 <br> The MC6801 Microcomputer: An Overview

1.0 Introduction ..... 1-1
1.1 The MC6801 Instruction Set ..... 1-3
1.2 MC6801 System Configurations ..... 1-4
1.3 Mode Independent MCU Resources ..... 1-6
1.3.1 Serial Communications Interface (SCI) ..... 1-6
1.3.2 Programmable Timer ..... 1-8
1.4 Summary of Features ..... 1-9/1-10
Chapter 2
Operating Modes and Memory Maps
2.0 Introduction ..... 2-1
2.1 MC6801 Fundamental Modes ..... 2-3
2.1.1 $\quad$ Single Chip Mode (Mode 7). ..... 2-4
2.1.2 Expanded Non-Multiplexed Mode (Mode 5) ..... 2-4
2.1.3 Expanded Multiplexed Mode (Modes 1, 2, 3, 6). ..... 2-6
2.1.4 Test Modes (Modes 0 and 4) ..... 2-8
2.2 Mode Associated Memory Maps ..... 2-8
2.2.1 Internal Register Area Exclusions ..... 2-19
2.2.2 Relocatable ROM Options: Modes 1R and 6R ..... 2-20
2.3 Programming The Mode ..... 2-20
2.4 MC6801 Comparisons ..... 2-20
2.4.1 MC6800 Bus Comparison ..... 2-21
2.4.2 Comparison with MC6803. ..... 2-21
2.4.3 Comparison with MC68701 ..... 2-21
2.4.4 Comparison with MC68120 ..... 2-22
Chapter 3
Functional Pin Description
3.0 Introduction ..... 3-1
3.1 Mode Independent Pins ..... 3-4
3.1.1 XTAL1 and EXTAL2: MCU Clock Inputs ..... 3-4
3.1.2 E: MCU Clock Output. ..... 3-6
3.1.3 $\overline{\text { RESET }}$ ..... 3-7

## TABLE OF CONTENTS (Continued)

3.1.4 $V_{C C}$ and VSS: MCU Power ..... 3-11
3.1.5 VCC Standby: RAM Standby Power ..... 3-11
3.1.5.1 Standby Power Operations ..... 3-11
3.1.5.1.1 RAM Enable (RAME) Bit ..... 3-11
3.1.5.1.2 Standby Power (STBY PWR) Bit ..... 3-12
3.1.5.1.3 RAM Control Register ..... 3-13
3.1.6 $\overline{\mathrm{NM}}$ : Non-Maskable Interrupt Request ..... 3-13
3.1.7 $\overline{\text { IRQ1: }}$ : Maskable Interrupt Request ..... 3-14
3.1.8 P10-P17: Port 1 ..... 3-14
3.1.9 P20-P24: Port 2 ..... 3-18
3.1.9.1 Port 2 Data Register Input/Output ..... 3-18
3.1.9.2 Mode Selection Pins: P20, P21, P22 ..... 3-19
3.1.9.3 Timer Interface: P20, P21 ..... 3-19
3.1.9.4 Serial Communications Interface: P22, P23, P24 ..... 3-21
3.2 Single Chip Mode Pin Description ..... 3-23
3.2.1 SC1: Input Strobe 3 (IS3) ..... 3-23
3.2.2 SC2: Output Strobe 3 (OS3) ..... 3-24
3.2.3 P30-P37: Port 3 ..... 3-25
3.2.3.1 Port 3 Control and Status Register ..... 3-27
3.2.4 P40-P47: Port 4 ..... 3-27
3.3 Expanded Non-Multiplexed Mode Pin Description ..... 3-29
3.3.1 SC1: Input/Output Select ( $\overline{\mathrm{IOS}}$ ) ..... 3-29
3.3.2 SC2: R/信 (Read/Write) ..... 3-30
3.3.3 P30-P37: Port 3 Data Bus (D0-D7) ..... 3-30
3.3.4 P40-P47: Port 4 Address Bus/Inputs ..... 3-32
3.3.5 Expanded Non-Multiplexed Bus Timing ..... 3-33
3.3.6 Monitoring the Expanded Non-Multiplexed Bus ..... 3-34
3.4 Expanded Multiplexed Modes Pin Descriptions ..... 3-37
3.4.1 SC1: Address Strobe (AS) ..... 3-37
3.4.2 SC2: R/脸 (Read/Write) ..... 3-37
3.4.3 P30-P37: Port 3 Multiplexed Address/Data Bus ..... 3-37
3.4.3.1 Port 3 In Expanded Multiplexed Modes 1, 2, 3 and 6 ..... 3-38
3.4.3.2 Port 3 In Expanded Multiplexed Test Mode 0 ..... 3-39
3.4.4 P40-P47: Port 4 Address Bus/Data Inputs ..... 3-40
3.4.5 Expanded Multiplexed Bus Timing ..... 3-42
3.4.6 Monitoring the Expanded Multiplexed Bus ..... 3-45
Chapter 4
The MC6801 Microprocessor Unit (MPU)
$4.0 \quad$ Introduction ..... 4-1
4.1 Assembler Source Statements ..... 4-2
4.1.1 Labels ..... 4-3
4.2 Addressing Modes ..... 4-3
4.2.1 Inherent Addressing Mode ..... 4-4
4.2.2 Immediate Addressing Mode ..... 4-4

## TABLE OF CONTENTS (Continued)

4.2.3 Direct and Extended Addressing Modes ..... 4-5
4.2.4 Relative Addressing Mode ..... 4-6
4.2.5 Indexed Addressing Mode ..... 4-7
4.3 MC6801 Instruction Set ..... 4-7
4.3.1 Condition Code Register Instructions ..... 4-10
4.3.2 Accumulator and Memory Instructions ..... 4-10
4.3.2.1 Arithmetic Instructions ..... 4-11
4.3.2.2 Logic Instructions ..... 4-11
4.3.2.3 Data Test Instructions ..... 4-13
4.3.2.4 Data Handling Instructions ..... 4-14
4.3.3 Program Control Instructions ..... 4-16
4.3.3.1 Index Register Instructions ..... 4-16
4.3.3.2 Stack Pointer Instructions ..... 4-17
4.3.3.3 Jump and Branch Instructions ..... 4-19
4.4 Programming Examples ..... 4-25
4.4.1 Use of the Index Register ..... 4-25
4.4.2 Number Systems ..... 4-29
4.4.3 Two's Complement Overflow ..... 4-32
4.4.4 Arithmetic Instructions Revisited ..... 4-34
4.4.4.1 Use of Arithmetic Instructions ..... 4-35
4.4.5 Multi-Byte Addition and Subtraction ..... 4-36
4.4.6 Multiplication ..... 4-38
4.4.6. $\quad$ Multiplication Using the MUL Instruction ..... 4-45
4.4.6.2 Multiplication Using Booth's Algorithm ..... 4-50
4.4.7 Division. ..... 4-53
Chapter 5
The MC6801 Interrupt Structure
5.0 Introduction ..... 5-1
5.1 Interrupt Considerations ..... 5-1
5.2 MC6801 Interrupt Generation ..... 5-3
5.2.1 Non-Maskable Interrupt (NMI) ..... 5-3
5.2.1.1 System Considerations in Using NMI ..... 5-3
5.2.1.2 Using NMI as a Maskable Interrupt ..... 5-4
5.2.2 MC6801 Maskable Interrupts (IRQ1 and IRQ2) ..... 5-6
5.3 MC6801 Interrupt Response ..... 5-7
5.3.1 Selection of Interrupt Vectors ..... 5-15
5.3.2 MC6801 Operating Mode and Interrupt Vector ..... 5-17
5.4 MC6801 Interrupt Instructions ..... 5-18
5.4.1 MC6801 Instructions Affecting the I-Bit ..... 5-18
5.4.1.1 The CLI and SEI Instructions ..... 5-18
5.4.1.2 The TAP Instruction ..... 5-18
5.4.1.3 The RTI Instruction ..... 5-19
5.4.1.4 The SWI Instruction ..... 5-19
5.4.2 The Wait for Interrupt (WAI) Instruction ..... 5-19
5.5 Providing Interrupt Service ..... 5-21

## TABLE OF CONTENTS (Continued)

5.6 Program Restartability ..... 5-23
5.6.1 Re-Entrant Routines ..... 5-23
5.6.2 Resource Sharing ..... 5-24
Chapter 6
Serial Communications Interface (SCI)
6.0 Introduction ..... 6-1
6.1 Serial Communications Interface Registers ..... 6-1
6.1.1 Rate and Mode Control Register ..... 6-2
6.1.2 Transmit/Receive Control and Status Register ..... 6-5
6.1.3 Transmit and Receive Data Registers ..... 6-6
6.2 SCI Clocking Options ..... 6-6
6.2.1 Using the Internal SCI Clock ..... 6-6
6.2.2 Using an External SCI Clock ..... 6-7
6.2.3 Providing a Serial Output Clock ..... 6-7
6.2.4 Clocking Multiple SCIs ..... 6-7
6.3 Serial Data Formats ..... 6-8
6.4 Serial Communication Operations ..... 6-9
Transmitter Operation ..... 6-9
6.4.1
Receiver Operation
Receiver Operation ..... 6-9 ..... 6-9
6.5 The Wake-Up Feature ..... 6-10
6.5.1 Transmitter Duties During Wake-Up Operation ..... 6-11
6.5.2 Receiver Duties During Wake-Up Operation ..... 6-12
6.6 Providing SCI Interrupt Service ..... 6-12
6.7 Two SCI Software Examples ..... 6-13
6.7.1 Exercising the Serial Communications Interface ..... 6-13
6.7.2 Demonstrating the Wake-Up Feature ..... 6-13
Chapter 7
The MC6801 Programmable Timer
7.0 Introduction ..... 7-1
7.1 Programmable Timer Registers ..... 7-1
7.1.1 Counter Register (\$09-0A) ..... 7-2
7.1.2 Output Compare Register (\$0B:0C) ..... 7-3
7.1.3 Input Capture Register (\$0D:0E) ..... 7-4
7.1.4 Timer Control and Status Register (\$08) ..... 7-5
7.2 Selected Programmable Timer Examples ..... 7-6
7.2.1 $\quad$ Reading the Counter Register ..... 7-6
7.2.2 Generating an Output Waveform ..... 7-7
7.2.3 Generating a Synchronized Output Compare ..... 7-10
7.2.4 Echoing an Input Signal ..... 7-12
7.2.5 Generating an Input Capture Using LILbug (TM)* ..... 7-13

## TABLE OF CONTENTS (Concluded)

Paragraph No. Title Page No.

## Chapter 8 Selected Applications

8.0 Introduction ..... 8-1
8.1 Interface to Static RAM (Modes 1, 2, 3, 6) ..... 8-1
8.1.1 Expanded Multiplexed Bus Timing ..... 8-1
8.1.2 An MC6801 Interface with MCM2114 Static RAM ..... 8-2
8.1.3 Final Remarks ..... 8-3
8.2 Port 3 Parallel Interfaces (Mode 7) ..... 8-8
8.2.1 Line Printer Interface to Port 3 ..... 8-8
8.2.2 Keyboard Interface to Port 3 ..... 8-10
8.3 Prioritized Interrupt Vectors (Modes 1, 2, 3) ..... 8-14
8.3.1 General Considerations ..... 8-14
8.3.2 8-Level Prioritizing Scheme ..... 8-15
8.3.2.1 Generating the Address of the Vector ..... 8-15
8.3.2.2 Providing the Interrupt Vector ..... 8-15
8.3.3 Final Remarks ..... 8-17
8.4 Memory and ACIA Interface (Mode 5) ..... 8-19
8.4.1 Obtaining 256 Additional Bytes of Read-Only Memory ..... 8-20
8.5 Period Measurement ..... 8-22
8.5.1 Measuring Periods Less than 65,536 Cycles ..... 8-23
8.5.2 Measuring Periods Exceeding 65,535 Cycles ..... 8-24
8.5.3 Period Measurement Sample Programs ..... 8-26
8.6 SCI Parallel Interfaces (All Modes) ..... 8-33
8.6.1 SCI Parallel-to-Serial Input Interface ..... 8-33
8.6.2 SCI Serial-to-Parallel Output Interface ..... 8-36
8.7 Dual Processor Parallel Interfaces (Mode 7) ..... 8-39
8.7.1 Interface Control Schemes ..... 8-39
8.7.2 8-Bit Half Duplex Interface ..... 8-40
8.7.3 4-Bit Full Duplex Interface ..... 8-45
8.7.3.1 Full Duplex with Input Capture Function ..... 8-46
8.7.3.2 Full Duplex with Exclusive-OR Function ..... 8-49
Appendices

A Definition of the Executable Instructions
B MC6801 Operation Code Map
C ASCII Conversion Table
D Selected Powers of 2 and 16
E The MC68701 Microcomputer Unit

F Cycle-by-Cycle Bus Activity
G Glossary
H Summary of Instruction E-Cycle Counts
I Expanded Multiplexed Bus Clocking
J Reset Vector Chip Select Circuit for Mode 0
K MC6801 System Development Tools

## LIST OF ILLUSTRATIONS

Figure No Title Page No.
Chapter 1
1-1 MC6801 Single Chip Microcomputer ..... 1-2
1-2 MC6801 Programming Model ..... 1-3
1-3 Single Chip Mode ..... 1-4
1-4 Expanded Non-Multiplexed Mode ..... 1-5
1-5 Expanded Multiplexed Mode ..... 1-5
1-6 SCI Register Organization ..... 1-7
1-7 Transmit/Receive Control and Status Register ..... 1-7
1-8 Programmable Timer ..... 1-8
1-9 Timer Control and Status Register ..... 1-9/1-10
Chapter 2
2-1 Summary of Operating Mode Characteristics ..... 2-2
2-2 Single Chip Mode ..... 2-4
2-3 Expanded Non-Multiplexed Mode ..... 2-5
2-4 System Configuration - Expanded Non-Multiplexed Mode ..... 2-6
2-5 Expanded Multiplexed Mode. ..... 2-7
2-6 System Configuration for Expanded Multiplexed Modes ..... 2-7
2-7 Memory Map for Mode 0 ..... 2-9
2-8 Memory Map for Mode 1 ..... 2-10
2-9 Memory Map for Mode 1R ..... 2-11
2-10 Memory Map for Mode 2 ..... 2-12
2-11 Memory Map for Mode 3 ..... 2-13
2-12 Memory Map for Mode 4 ..... 2-14
2-13 Memory Map for Mode 5 ..... 2-15
2-14 Memory Map for Mode 6 ..... 2-16
2-15 Memory Map for Mode 6R ..... 2-17
2-16 Memory Map for Mode 7 ..... 2-18
2-17 MCU Internal Register Area ..... 2-19
Chapter 3
3-1 MC6801 Pin Diagram ..... 3-1
3-2 MC6801 Block Diagram ..... 3-2
3-3 MC6801 Recommended Crystal Parameters ..... 3-5
3-4 RESET Timing ..... 3-9
3-5 Mode Programming Levels and Timing. ..... 3-9
3-6 Programming the Mode with Diodes ..... 3-10

# LIST OF ILLUSTRATIONS (Continued) 

Figure No. Title Page No
3-7 Programming the Mode with Analog Switches and Diodes ..... 3-10
3-8 Data Port Timing for MPU Read ..... 3-15
3-9 Data Port Timing for MPU Write ..... 3-15
3-10 Logic Diagram for Port 1 ..... 3-16
3-11 Port 2 Data Register ..... 3-19
3-12 Logic Diagram for Port 2 Bit 0 ..... 3-20
3-13 Logic Diagram for Port 2 Bit 1 ..... 3-20
3-14 Logic Diagram for Port 2 Bit 2 ..... 3-21
3-15 Logic Diagram for Port 2 Bit 3 ..... 3-22
3-16 Logic Diagram for Port 2 Bit 4 ..... 3-23
3-17 Port 3 Latch Setup and Hold Times ..... 3-24
3-18 Output Strobe 3 ( $\overline{\mathrm{OS}}$ ) Timing ..... 3-25
3-19 Logic Diagram for Port 3 ..... 3-26
3-20 Logic Diagram for Port 4 ..... 3-29
3-21 Logic Diagram for Port 3 (Repeated) ..... 3-31
3-22 Logic Diagram for Port 4 (Repeated) ..... 3-33
3-23 Expanded Non-Multiplexed Bus Timing ..... 3-34
3-24 Typical Expanded Non-Multiplexed System. ..... 3-35
3-25 External Bus - Expanded Non-Multiplexed Mode ..... 3-36
3-26 Logic Diagram for Port 3 (Repeated) ..... 3-38
3-27 Logic Diagram for Port 4 (Repeated) ..... 3-41
3-28 Expanded Multiplexed Bus Timing ..... 3-42
3-29 Typical Bus De-Multiplexing Latch Arrangement ..... 3-43
3-30 Typical Expanded Multiplexed System ..... 3-44
3-31 External Bus - Expanded Multiplexed Mode ..... 3-46
Chapter 4
4-1 MC6801 MPU Programming Model ..... 4-1
4-2 MC6801 Instruction Set Summary ..... 4-8
4-3 Condition Code Register Bit Definitions ..... 4-11
4-4 Condition Code Register Instructions ..... 4-11
4-5 Arithmetic Instructions ..... 4-12
4-6 Logic Instructions ..... 4-12
4-7 Data Test Instructions ..... 4-13
4-8 Data Handling Instructions ..... 4-14
4-9 Index Register Instructions ..... 4-17
4-10 Stack Pointer Instructions. ..... $.4-18$
4-11 Operation of Push Instruction ..... 4-20
4-12 Operation of Pull Instruction. ..... 4-21
4-13 Jump and Branch Instructions ..... 4-22
4-14 Operation of JSR (Extended) Instruction ..... 4-22
4-15 Operation of JSR (Indexed) Instruction ..... 4-23
4-16 Operation of BSR Instruction ..... 4-23
4-17 Operation of RTS Instruction ..... 4-24
4-18 BCD Addition: BCD1 ..... 4-28

## LIST OF ILLUSTRATIONS (Continued)

Figure No.
4-19 Block Move Routine: BLOCKC ..... 4-30
4-20 Block Move Routine: BLOCKM ..... 4-31
4-21 Arithmetic Instructions (Repeated) ..... 4-34
4-22 Operation of DAA Instruction ..... 4-35
4-23 BCD Addition Routine: BCDAD1 ..... 4-39
4-24 BCD Addition Routine: BCDAD2 ..... 4-40
4-25 BCD Subtraction Routine: BCDSB1 ..... 4-42
4-26 BCD Subtraction Routine: BCDSB2 ..... 4-43
4-27 Unsigned Multiplication: MUL16A ..... 4-46
4-28 Signed Multiplication Routine: MUL16B ..... 4-48
4-29 Multiplication Using Booth's Algorithm ..... 4-50
4-30 Flowchart for Booth's Algorithm ..... 4-51
4-31 Signed Multiplication Routine: MULT16 ..... 4-52
4-32 Flowchart for Unsigned Division ..... 4-54
4-33 Unsigned Division Routine: DIV16B ..... 4-55
Chapter 5
5-1 Polling Loop Sequence ..... 5-2
5-2 Hierarchical Polling Loop Sequence ..... 5-2
5-3 An NMI Mask Circuit ..... 5-5
5-4 Software for an NMI Mask ..... 5-5
5-5 Generalized Interrupt Control and Generation ..... 5-6
5-6 Logic Diagrams for Interrupt Sampling ..... 5-7
5-7 Interrupt Recognition Windows ..... 5-9
5-8 MC6801 Processor Flowchart ..... 5-10
5-9 MC6801 Non-Interrupt Flowchart ..... 5-11
5-10 MC6801 Interrupt Flowchart ..... 5-12
5-11 Stacking the Machine State ..... 5-13
5-12 MC6801 Interrupt Sequence ..... 5-14
5-13 Pulsing the IRQ2 Interrupt Line ..... 5-17
5-14 MC6801 Interrupt Vectors ..... 5-17
5-15 WAI Instruction Sequence ..... 5-20
5-16 A Routine to Skip the WAI Instruction ..... 5-22
5-17 A "Who-Done-It"' Routine ..... 5-23
5-18 Example of Re-Entrant Programming ..... 5-26

## Chapter 6

6-1 Serial Communications Interface Registers ..... 6-2
6-2 Block Diagram of SCI ..... 6-3
6-3 Rate and Mode Control Register ..... 6-4
6-4 Selected Internal Bit Times and Rates ..... 6-4
6-5 Format and Clock Source Control ..... 6-4
6-6 Transmit/Receive Control and Status Register ..... 6-5

## LIST OF ILLUSTRATIONS (Continued)

## Figure No.

Title
Page No.
6-7 SCI Serial Data Formats ..... 6-8
6-8 Exercising the SCI: SERIAL ..... 6-15
6-9 Example of SERIAL Program Output ..... 6-19
6-10 Demonstrating the Wake-Up Feature: OKBAD ..... 6-20
6-11 Example of OKBAD Program Output ..... 6-24
Chapter 7
7-1 MC6801 Programming Timer Registers ..... 7-1
7-2 Block Diagram of Programmable Timer ..... 7-2
7-3 Output Compare Timing ..... 7-4
7-4 Input Capture Timing ..... 7-4
7-5 Timer Control and Status Register (TCSR) ..... 7-5
7-6 Counter Register Write and Read Diagram ..... 7-7
7-7 WAVGEN Default Output Signal ..... 7-7
7-8 Generating a Waveform: WAVGEN ..... 7-8
7-9 Synchronized Loop Timing ..... 7-10
7-10 Synchronized Output Compare: SYNLUP ..... 7-11
7-11 Immediate Output Compare Timing ..... 7-12
7-12 Equipment Arrangement for Program ECHO ..... 7-13
7-13 Echoing an Input: ECHO ..... 7-14
Chapter 8
8-1 Expanded Multiplexed Bus Timing (Repeated) ..... 8-2
8-2 Typical Data for MCM2114 Static RAM ..... 8-4
8-3 Expanded Multiplexed Bus Interface with MCM2114 ..... 8-7
8-4 Line Printer Interface Connection Diagram ..... 8-9
8-5 Line Printer Interface Signals ..... 8-10
8-6 Line Printer Interface Driver: PINZ, POUTCH ..... 8-11
8-7 Keyboard Interface Signals. ..... 8-12
8-8 Keyboard Interface Connection Diagram ..... 8-12
8-9 Keyboard Interface Drive: KEYINZ, KEYIN. ..... 8-13
8-10 8-Level Priority Encoder. ..... 8-16
8-11 Priority Encoder Interrupt Vectors ..... $.8-17$
8-12 Priority Encoder Timing ..... 8-18
8-13 Expanded Non-Multiplexed Bus Timing (Repeated). ..... 8-19
8-14 Memory and ACIA Interface in Expanded Non-Multiplexed Mode ..... 8-21
8-15 PROM Interface in Mode 5 ..... 8-22
8-16 Minimum Period Measurement Using MC6801 Timer ..... 8-24
8-17 Special Cases During Period Measurement ..... 8-26
8-18 Period Measurement Sample Program: TIM24 ..... 8-27
8-19 Example of TIM24 and TIM16 Output ..... 8-33
8-20 Period Measurement Sample Program: TIM16 ..... 8-34

## LIST OF ILLUSTRATIONS (Concluded)

8-21 SCI Parallel-to-Serial Interface ..... 8-37
8-22 SCI Serial-to-Parallel Interface ..... 8-38
8-23 Half-Duplex Interface ..... 8-41
8-24 Request/Grant Control Signals ..... 8-41
8-25 Half Duplex Routines ..... 8-42
8-26 Half Duplex Data Transfer Rate ..... 8-46
8-27 Interface Using Input Capture Function ..... 8-47
8-28 Flowchart for Interface with Input Capture Function ..... 8-48
8-29 Interface Using Exclusive-OR Function ..... 8-49
8-30 Full Duplex Routine Using Exclusive-OR ..... 8-51
8-31 Flowchart for Interface ..... 8-53
8-32 Full Duplex Data Transfer Rates (Exclusive-OR) ..... 8-54
LIST OF TABLES

## Chapter 4

4-1 MC6801 Additional Instructions ..... 4-10
4-2 Branch Instructions .....  4 -24
4-3 Overflow Rules for Addition. ..... 4-32
4-4 Overflow Rules for Subtraction ..... 4-33
4-5 Truth Table for "Add with Carry" ..... 4-36
4-6 Truth Table for "Subtract with Borrow" ..... 4-36

# CHAPTER 1 THE MC6801 MICROCOMPUTER: AN OVERVIEW 

### 1.0 INTRODUCTION

The Motorola MC6801 Microcomputer Unit (MCU)* is the most versatile and powerful single-chip microcomputer currently available to the system designer. The variety of MC6801 operating modes offers the designer an unexcelled measure of freedom in configuring a microcomputer to specific system requirements. In addition to operational flexibility, the MCU also provides an extremely powerful set of internal resources. These resources can provide a significant cost savings by a reduction in the system total part count. They include the following:

- 2048 bytes of ROM,
- 128 bytes of RAM,
- a maximum of 29 parallel I/O and 2 control lines,
- a three function 16 -bit timer, and
- a full duplex Serial Communications Interface.

The extraordinary flexibility of the MC6801 is provided by its ability to be operated in a variety of modes depending upon application requirements. Selection of the hardware-programmed mode is based upon the available internal resources for a particular mode and those required by the application. The details involved in mode selection are contained in Chapter 2, but this discussion provides an overview of the available modes.

The MC6801 provides three fundamental operating modes:

- Single Chip,
- Expanded Non-Multiplexed,
- Expanded Multiplexed.

The Single Chip mode utilizes only on-chip resources while maximizing the number of available input/output lines. The Expanded Non-Multiplexed mode offers a modest increase in the external address space ( 256 external read/write locations) with separate address and data buses. The Expanded Multiplexed mode time-multiplexes the address and data buses which provides a 64 K -byte address space while requiring only a simple latch to de-multiplex the bus.

The MC6801 is a complete monolithic microcomputer housed in a single 40 -pin package and is the product of state-of-the-art advances in scaled NMOS process technology. A block diagram, shown in Figure 1-1, illustrates the integration of the on-chip resources into a complete powerful microcomputer. The MCU contains an enhanced 8 -bit MC6800 MPU, 2048 bytes of ROM, 128 bytes of RAM, four Parallel I/O Ports, a Serial Communications Interface (SCI), a Programmable Timer with three functions, and an internal clock generator. As shown in Figure 1-1, several pin configurations depend upon the MCU operating mode. All of the pins associated with Port 3, Port $4, \mathrm{SC} 1$, and SC 2 are mode dependent.

[^0]

Figure 1-1. MC6801 Single Chip Microcomputer

The concept of an integrated family of devices is predicated on continuity in both design and development. In the design of a third generation product - such as the MC6801 - one of the most desirable objectives is to achieve compatibility with existing software and hardware. The Motorola MC6801 satisfies this goal and is compatible with the entire M6800 Family of components. In addition, it requires only a single +5 volt power supply and will directly interface with both TTL and MOS peripheral devices.

As a central member of the M6800 Family, the MCU shares many attributes of the MC6800 MPU. For example, the MCU implements the entire MC6800 instruction set. Additional instructions have been incorporated, however, which provide both greater system capability and ease in programming. These enhancements can result in increased throughput, simplified software conversion effort, and reduced development time.

### 1.1 THE MC6801 INSTRUCTION SET

The MC6801 instruction set will be very familiar to those readers having experience with the MC6800. Those who have not had this experience, however, will appreciate the easy-to-learn instruction set. The MC6800 is upward compatible with the MC6801 with respect to both source and object code. Significant improvements have been incorporated in the MC6801 to improve instruction throughput. In addition, several new instructions provide more capability in implementing 16-bit arithmetic operations.

A programming model of the MC6801 is shown in Figure 1-2. Readers familiar with the MC6800 should note that the significant difference between programming models of the two MPUs is that the A and B accumulators can be concatenated into a single double byte accumulator called the D accumulator. The two accumulators can be accessed separately or be referenced jointly by several


Figure 1-2. MC6801 Programming Model
new instructions. Double accumulator instructions include: Load, Store, Add, Subtract, Logical Shift Left, and Logical Shift Right. Each of these instructions utilizes the same addressing modes that are available for its analogous single accumulator instruction.

Indexing is greatly enhanced by the addition of three new instructions which interface with the Index Register. These new instructions provide the capability of adding a single unsigned byte to the Index Register (ABX), pushing the contents of the Index Register onto the stack (PSHX), and pulling the top two bytes of the stack into the Index Register (PULX).

Integer multiplication is greatly improved by the addition of a new 8 -bit by 8 -bit unsigned multiply instruction. The MUL instruction multiplies the two accumulators together, overwrites them with a double byte result, and executes in 10 MPU E-cycles.

Throughput improvements are achieved by reducing execution times for certain key instructions. These improvements affect all stores, the indexed addressing mode, and branches.

### 1.2 MC6801 SYSTEM CONFIGURATIONS

The versatility of the MC6801 is attained by offering the designer a variety of configurations which can be obtained with hardware-programming using a minimal amount of external circuitry. The three functional operating modes are:

- Single Chip,
- Expanded Non-Multiplexed, and
- Expanded Multiplexed.

The operating mode affects the configuration of two of the four MCU I/O Ports. While Ports 1 and 2 are functionally independent of the mode, Ports 3 and 4 are configured by the operating mode.

The Single Chip Mode is illustrated in Figure 1-3. In this mode, the device is totally self-reliant, uses only on-chip resources, and provides no external address or data bus. The Single Chip mode provides a maximum of 29 input/output lines including an interrupt-capable parallel I/O port with two handshake control lines. Ports 3 and 4 also function as data Input/Ouput ports in this mode.


Figure 1-3. Single Chip Mode

In the Expanded Non-Multiplexed mode, Port 3 functions as an 8 -bit bidirectional data bus while Port 4 provides up to eight data input or address bus output lines. If address outputs are selected (by writing ones to the port Data Direction Register), the MCU will provide up to eight of the least significant lines of the address bus. The eight most significant address lines are decoded internally and the resultant signal, Input/Output Select ( $\overline{\mathrm{IOS}}$ ), provides a means for controlling an external memory space access. The expanded non-multiplexed bus will interface with M6800 family peripheral parts to directly access a maximum of 256 external locations. The MC6801 pin configuration in the Expanded Non-Multiplexed mode is shown in Figure 1-4.


Figure 1-4. Expanded Non-Multiplexed Mode

When configured in the Expanded Multiplexed mode, Port 3 provides the eight least significant lines of the address bus multiplexed with a bidirectional 8 -bit data bus. Port 4 provides the remaining eight bits of the address bus. A simple latch is required to de-multiplex the Port 3 address/data bus which is controlled by the MCU signal, AS (Address Strobe). After de-multiplexing, the bus interfaces with all MC6800 Family peripheral parts. Figure 1-5 illustrates the MC6801 in the Expanded Multiplexed modes. In this configuration, the MCU can access a 64 K byte memory space.


Figure 1-5. Expanded Multiplexed Mode

### 1.3 MODE INDEPENDENT MCU RESOURCES

Several MC6801 on-chip resources are functionally independent of the operating mode. These resources include:

- Port 1,
- Port 2,
- the Serial Communications Interface (SCI), and
- the Programmable Timer.

Port 1 is configured as an 8 -bit parallel input/output port where each bit can be individually defined as an input or an output. Definition of each data port bit is accomplished by writing to the port Data Direction Register where a " 1 " defines an output and a " 0 " defines an input.

Port 2 consists of five lines which can be utilized as data input/output lines except that Port 2 bit 1 cannot be used as a data output line. If certain functions are enabled, however, up to all five Port lines are dedicated to the Programmable Timer and Serial Communications Interface. A brief overview of the SCI and Timer follows with a more detailed discussion provided in Chapters 6 and 7.

### 1.3.1 Serial Communications Interface (SCI)

The Serial Communications Interface (SCI) provides a full duplex capability with two formats and a variety of bit rates. External access to the SCI is provided by three of the Port 2 pins which interface with the serial transmit, receive, and bit rate clock lines.

The SCI provides two programmable formats: industry standard NRZ and Bi-Phase. Several bit rate clocking options are also provided:

- an internal clock can be utilized which divides the MPU clock frequency to obtain a set of four program selectable bit rates (convenient values depend upon judicious selection of the MPU crystal or external clock frequency),
- the SCI can be driven by an external clock, or
- the SCI can be programmed to provide a bit rate clock as an output.

The SCI register organization is shown in Figure 1-6 where the addressable registers are included in the MCU internal register area. The bit rate, clocking source, and format are controlled by the SCI Rate and Mode Control Register ("Mode", in this case, refers to the SCI and not the MCU).

Data written to the Transmit Data Register is transferred to the transmit shift register and presented serially to the transmit pin. Serial data at the receive pin is clocked to the receive shift register and transferred to the Receive Data Register where it can be read by the MCU. Separate flags in the Transmit/Receive Control and Status Register indicate when the Transmit Data Register is empty (TDRE) and the Receive Data Register is full (RDRF). Serial data overrun and framing error protection is also provided and is indicated by the ORFE bit in the SCI Control and Status Register. A summary of the bits in the Transmit/Receive Control and Status Register is shown in Figure 1-7 and a more detailed account is provided in Chapter 6.


Figure 1-6. SCI Register Organization
Bit 7

| B |
| :--- | |  | Bit 0 |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| RDRF | ORFE | TDRE | RIE | RE | TIE | TE | WU |

> RDRF - Receive Data Register Full ORFE - Overrun or Framing Error
> TDRE - Transmit Data Register Empty
> RIE - Receive Interrupt Enable
> RE - Receive Enable
> TIE - Transmit Interrupt Enable
> TE - Transmit Enable
> WU - Wake Up

Figure 1-7. Transmit/Receive Control and Status Register

A "wake-up" feature allows the SCI receiver to remain passive until its line goes idle which can be interpreted as the end of the current "message". This optional feature allows an MCU to ignore the remainder of any "message" for which it is not an addressee by enabling the "wake-up" feature. It is provided as a tool which can be used, in some cases, to enhance MPU utilization in multiprocessor configurations.

### 1.3.2 Programmable Timer

The MC6801 includes a Programmable Timer which is functionally independent of the operating mode of the MCU. Possible timer applications include the following:

- measurement of elapsed time,
- providing an elapsed time interrupt,
- generation of an output waveform, and
- measurement of time between input signal level transitions.

The central element in the Programmable Timer is a 16 -bit free running counter which is incremented by the MPU E-clock. The counter can be read by the MPU and an overflow flag (TOF) is set each time it contains all ones. One application of the free-running counter is to measure elapsed time. Other applications involve using the overflow flag (TOF) to generate a periodic interrupt every 65,536 MPU E-cycles. In addition to the counter, there are two other 16-bit registers associated with the timer as illustrated in Figure 1-8.


Figure 1-8. Programmable Timer

The Output Compare Register and the Output Level Bit (OLVL) in the Timer Control and Status Register can be utilized to control an output waveform. An interrupt, signifying an arbitrary timeout, can also be generated using the output compare function. The free-running counter is transferred to the read-only Input Capture Register whenever a proper level transition is sensed. The "proper" transition is defined by the IEDG bit in the Timer Control and Status Register. This feature can be used to measure periods or pulse widths. If both an output waveform is generated and the input capture function is used, the timer requires one external input and provides one output using two pins of Port 2.

A summary of the Timer Control and Status Register is shown in Figure 1-9. The Input Capture Flag (ICF) indicates if a transfer of the free-running counter to the Input Capture Register has occurred. The Timer Overflow Flag (TOF) is set when the free-running counter contains all ones. The Output Compare Flag (OCF) indicates if equality exists between the value in the Output Compare Register and the free-running counter. In addition, the OLVL (Output Level) bit will be clocked to an output latch whenever this occurs. The remaining bits in the Timer Control/Status register enable or disable individual interrupts associated with each status flag. Each timer interrupt uses an individual prioritized interrupt vector. If all timer interrupts are pending, they will be serviced in the following order: input capture (ICF), output compare (OCF), and timer overflow (TOF).


ICF - Input Capture Flag
OCF - Output Compare Flag
TOF - Timer Overflow Flag
EICI - Enable Input Capture Interrupt
EOCI - Enable Output Compare Interrupt
ETOI - Enable Timer Overflow Interrupt
IEDG - Input Edge
OLVL - Output Level
Figure 1-9. Timer Control and Status Register

### 1.4 SUMMARY OF FEATURES

When used as a single chip microcomputer or coupled with the complete spectrum of Motorola off-the-shelf peripheral parts, the MC6801 is an extremely cost-effective and powerful tool. The MC6801 MCU is an integral component in the Motorola M6800 Family of components. The Motorola tradition of excellence assures the highest standards of reliability, performance, and ease of interfacing with other parts. A summary of features of the MC6801 Single Chip Microcomputer Unit includes the following:

- Enhanced M6800 instruction set
- $8 \times 8$ multiply instruction
- Serial Communications Interface (SCI)
- Upward compatible with MC6800 object and source code
- 16-bit three function Programmable Timer
- Single chip or expandable to 64 K byte address space
- Bus compatible with M6800 Family
- 2048 bytes of ROM
- 128 bytes of RAM ( 64 bytes retainable on powerdown)
- 29 parallel I/O and two handshake control lines
- Internal clock generator with divide-by-four output
- TTL compatible inputs and outputs
- Single +5 volt power supply
- External and internal interrupts


## CHAPTER 2 OPERATING MODES AND MEMORY MAPS

### 2.0 INTRODUCTION

There are several possible starting points from which to begin a detailed discussion of the MC6801. Three such possibilities include:

- a description of the operating modes,
- the memory map associated with each mode, and
- a functional pin description.

This chapter discusses the MCU with respect to its operating modes and associated memory maps. The functional pin description is contained in Chapter 3. To a large degree, all three starting points treat the same general topics: only the viewpoint is different.

The MC6801 can be operated in a variety of configurations with varying types and amounts of onchip resources. The facility which provides this extraordinary flexibility is the ability of the MCU to be hardware programmed into one of eight different operating modes.

The configuration of any particular operating mode can then be further defined using software to initialize an I/O port with respect to which of its bits are to be utilized as inputs and outputs. This is accomplished by writing a byte to the write-only Data Direction Register of a port in which 1's indicate outputs and 0's specify inputs.

As a preface to this discussion, consider a list of MCU characteristics which are affected by the operating mode. This list admittedly contains some interdependent items, but this is unimportant to our overall objective. MCU parameters which are affected by the operating mode include the following:

- number of I/O lines available,
- amount and location of addressable external memory,
- availability of on-chip RAM,
- availability of on-chip ROM,
- physical location of interrupt vectors,
- configuration of Port 3,
- configuration of Port 4,
- addressability of three associated Port 3 registers,
- addressability of two associated Port 4 registers,
- availability and type of external bus, and
- number and type of bus control signals.

It is also advantageous to know which features of the MC6801 are not affected by the operating mode and, therefore, function identically in every mode. Mode-independent features include:

- MPU (instruction execution unit),
- most of reserved register area,
- Port 1 configuration,
- Port 2 configuration,
- Serial Communications Interface (SCI), and
- Programmable Timer.

Mode characteristics are summarized in Figure 2-1 for convenient reference.

```
Common to All Modes:
    - MPU (Instruction Execution Unit)
    - Reserved Register Area
    - Port }
    - Port }
    - Programmable Timer
    - Serial Communications Interface
Single Chip - Mode 7
    - 128 Bytes of RAM; 2048 Bytes of ROM
    - SC1 is Input Strobe 3 (I\overline{S3)}
    - SC2 is Output Strobe 3 (\overline{OS3)}
    - Port 3 is a Parallel I/O Port with Two Control Lines
    - Port 4 is a Parallel I/O Port
Expanded Memory Space/Non-Multiplexed Bus - Mode 5
    - 128 Bytes of RAM; 2048 Bytes of ROM
    -256 Bytes of Directly Addressable External Memory Space
    - SC1 is Input/Output Select (\overline{OS})
    - SC2 is Read/Write (R/\overline{W})
    - Port 3 is an 8-Bit Data Bus
    - Port 4 is an Input Port/Address Bus
Expanded Memory Space/Multiplexed Bus - Modes 1, 2, 3, }
    - Four Memory Space Options (64K Byte Address Space):
            (1) No Internal RAM or ROM (Mode 3)
            (2) Internal RAM, No ROM (Mode 2)
            (3) Internal RAM and ROM (Mode 1)
            (4) Internal RAM, ROM with Optional Partial Address Bus (Mode 6)
    - SC1 is Address Strobe (AS)
    - SC2 is Read/Write (R/\overline{W})
    - Port 3 is a Multiplexed Address/Data Bus
    - Port 4 is an Address Bus (Inputs/Address in Mode 6)
Test - Modes 0 and 4
    - Expanded Test - Mode 0
    May be Used to Test Internal ROM and RAM
    - Single Chip and Non-Multiplexed Test - Mode 4
            (1) May be Changed from Mode }4\mathrm{ to Mode }
            (2) May be Used to Test Port }3\mathrm{ and 4 Operation
```

Figure 2-1. Summary of Operating Mode Characteristics

A common task in the design of an MC6801-based system is to determine the number of available I/O lines for a particular operating mode. A minimum of eight I/O lines are available using Port 1 regardless of the mode. The five lines of Port 2, however, are somewhat special. While P20 is used by the Timer input capture function, this does not prevent it from also being used for other purposes. The remaining four lines, however, are dedicated to SCI or Timer functions if these functions are enabled. If a particular line is not utilized for an SCI or Timer function, it can be used for either data input or output with one exception: Bit 1 cannot be used as a data output line. The Port 2 bits and functions include:

- Port 2 Bit 1 - Used as Timer Output (OLVL) if Port 2 DDR bit 1 is set,
- Port 2 Bit 2 - Used as Serial-Clock-Out or External-Clock-In if CC1 of Rate and Mode Control Register is set,
- Port 2 Bit 3 - Used as serial data input if RE of Transmit/Receive Data Register is set, and
- Port 2 Bit 4 - Used as serial data output if TE of Transmit/Receive Data Register is set.

While Port 2 Bit 0 can also be used for the Timer input capture function, its use is not a dedicated one. Port 2 Bit 0 can be configured as either an input or an output depending upon the state of its bit in the Port 2 Data Direction Register. The Programmable Timer input capture edge detector is a passive "listener" of this line and functions identically regardless of whether the bit is defined as an input or an output. If configured as an input, an MPU read of the Port 2 Data Register will result in reading the level at P20 regardless of whether or not the input capture function is being used.

Bit 1 of Port 2 can be used as a data input line but it cannot be used as a data output line. If its DDR bit is set, the output pin is dedicated to the output compare function output level register.

### 2.1 MC6801 FUNDAMENTAL MODES

The MCU can be hardware-programmed into one of eight operating modes, which are referred to numerically as modes 0 through 7 . While there are eight different operating modes, there are but three fundamental ones. The remaining five may be considered variations of the fundamental modes. The three fundamental operating modes have been given the following names which correspond to the type of bus associated with each of them:

- single chip,
- expanded non-multiplexed, and
- expanded multiplexed.


### 2.1.1 Single Chip Mode (Mode 7)

In Single Chip Mode, illustrated in Figure 2-2, all four ports are configured as parallel input/output ports. The MCU functions as a self-contained microcomputer in this mode and has no external address or data bus. Mode dependent MCU resources for Single Chip mode include the following:

- 128 bytes of RAM,
- 2048 bytes of ROM,
- a maximum of 29 and a minimum of 24 parallel I/O lines, and
- two handshake control lines.


Figure 2-2. Single Chip Mode
Of the available 29 I/O lines, five of these lines are "shared" with the SCI and Timer. If SCI or Timer functions are enabled, however, the associated dedicated lines must be deducted from the total available I/O port lines.

In addition to a maximum of 29 data port lines, there are also two handshake control lines called IS3 and $\overline{O S 3}$. These two lines are intended for use with Port 3 but can also be used for a variety of other purposes. In addition, $\overline{\mathrm{IS} 3}$ and $\overline{\mathrm{OS} 3}$ allow Port 3 to be used as an 8 -bit data port with handshaking capability.

### 2.1.2 Expanded Non-Multiplexed Mode (Mode 5)

The expanded non-multiplexed mode, illustrated in Figure 2-3, provides a modest amount of directly addressable external memory space (up to 256 bytes) while retaining significant on-chip capabilities. Mode dependent resources in the expanded non-multiplexed mode include the following:

- 128 bytes of RAM
- 2048 bytes of ROM,
- a minimum of eight I/O port lines (Port 1) and a maximum of 13 input and 12 output lines (Port 1 and Port 2) in addition to any Port 4 input lines which are not required as address outputs.


Figure 2-3. Expanded Non-Multiplexed Mode

The RESET input configures Port 3 as an 8 -bit bidirectional data bus and Port 4 as an 8 -bit data input port. Any combination of the eight least significant lines of the address bus can be obtained by setting the appropriate bits in the Port 4 Data Direction Register, where Data Direction bits 0 through 7 correspond to address lines A0 through A7, respectively. Internal pullup resistors provide a logic high for Port 4 pins until software configures any desired lines as address outputs.

NOTE
No external address bus is provided until the Port 4 Data Direction Register has been configured.

A maximum of 256 external read/write memory locations are available in this mode. These locations reside in the MCU memory map at addresses $\$ 100$ and $\$ 1 F F$, inclusively. Up to eight external address lines (A0-A7) are available from Port 4 while the remaining eight lines (A8-A15) are decoded internally. The output of this internal decoder is provided as Input/Output Select (IOS). The signal is active (low) whenever an address between $\$ 0100$ and $\$ 01 \mathrm{FF}$ is sensed on the internal address bus. The $\overline{\mathrm{IOS}}$ signal can be used in a chip select circuit for devices on the expanded non-multiplexed bus.

The expanded non-multiplexed bus is compatible with M6800 family parts. It consists of the following MCU signals which are defined in detail in Chapter 3:

- E (Enable),
- D0-D7 (Data Bus),
- A0-A7 (Address Bus),

- $\overline{\text { IOS }}$ (Input/Output Select),

Figure 2-4 illustrates a typical system configuration using the expanded non-multiplexed mode.


Figure 2-4. System Configuration - Expanded Non-Multiplexed Mode

### 2.1.3 Expanded Multiplexed Mode (Modes 1, 2, 3, 6)

In the expanded multiplexed modes, a 16 -bit address bus is provided and the MCU can address the entire 64 K byte address space. These modes offer a large memory space while providing several significant on-chip resources. The following mode dependent MCU resources are available in the expanded multiplexed modes:

- 128 bytes of RAM (Modes 1, 2 and 6)
- 2048 bytes of ROM in Mode 6 and 2032 bytes in Mode 1 (External vectors replace the most significant 16 bytes of ROM in Mode 1)
- any unused address outputs (A8-A15) may be used as data input lines (Port 4 - Mode 6 only) The MCU configuration for the expanded multiplexed modes is illustrated in Figure 2-5. Port 3 is configured as a multiplexed 8-bit address and data bus in all expanded multiplexed modes. The least significant eight bits of address (A0-A7) are multiplexed with the entire data bus (D0-D7). A simple external latch is required to de-multiplex the two buses. In addition, an MCU bus timing signal called Address Strobe (AS) is provided to control the latch.

Port 4 provides the eight most significant lines of the address bus for all expanded multiplexed modes except Mode 6. For this exception, Port 4 is configured from Reset as an 8 -bit parallel data input port. By using software, however, the configuration can be changed to provide any combination of the eight most significant lines of the address bus (A8-A15). This is accomplished by setting the appropriate bits in the Port 4 Data Direction Register. Bits 0 through 7 of the Data Direction Register correspond to address lines A8 through A15, respectively.

## NOTE

The eight most significant address lines are not provided in Mode 6 until the Port 4 Data Direction Register has been configured.


Figure 2-5. Expanded Multiplexed Mode
This configuration allows unused Port 4 address lines to be used for additional data input lines. Internal pull-up resistors provide a logic high for the eight most significant address lines until software configures the port.

The expanded multiplexed bus is compatible with the M6800 family and consists of the following signals which are defined in detail in Chapter 3:

| - E | (Enable) |
| :--- | :--- |
| - A0/D0-A7/D7 | (Multiplexed Address and Data) |
| - A8-A15 | (Address Bus) |
| - AS | (Address Strobe) |
| - R/吕 | (Read/Write) |

A typical system configuration using the expanded multiplexed mode is illustrated in Figure 2-6. This configuration requires an 8-bit latch to de-multiplex the address and data bus to interface with standard M6800 family parts. The MCU signal, Address Strobe (AS), is used to control the demultiplexing latch.


Figure 2-6. System Configuration for Expanded Multiplexed Modes

### 2.1.4 Test Modes (Modes 0 and 4)

While not fundamentally different than the other six modes, the two MC6801 Test Modes provide a means for testing selected features of the MCU. It should be noted that many features of the MCU can be tested in one of the expanded modes for which a large external memory space is available for the test program. Mode 4, however, provides the only configuration for testing Ports 3 and 4 in the single chip and expanded non-multiplexed modes without a ROM-resident "self-check" program.

The Mode 4 test sequence is facilitated by first loading a small program into the MCU internal RAM using Modes 0,1 , or 2 . The MCU is then Reset and re-programmed into Mode 4. In this mode, the ROM is excluded from the MCU internal memory map and the eight most significant bits of the RAM address decoder are treated as "don't cares". This results in the Reset vector being fetched from the two most significant bytes of the RAM. Presumably, this is a vector to the start of the RAM-resident test program. The RAM is addressable from \$XX80 to \$XXFF in Mode 4 and all of the single chip resources are accessable except the ROM.

Mode 5 can be entered from Mode 4 without having to Reset the MCU. If the PC0 bit in the Port 2 Data Register (bit 5) is set while in Mode 4, the mode will irreversibly change to Mode 5. This mechanism is intended to be used for testing purposes.

The remaining test mode, Mode 0 , is a variation of the expanded multiplexed mode. Two significant features of this mode make it particularly suitable for testing purposes: (1) the Reset vector is decoded as external memory space for only the first two E-cycles after RESET goes high, and (2) data read during internal MPU reads will appear on the Port 3 external Data Bus while E (Enable) is high.

The significance of the first feature is that an external program can be used to obtain control of the MCU from Reset and all other references to the interrupt vector area (such as MPU reads) will access internal ROM. This characteristic provides a method for reading the entire ROM including all of the interrupt vectors from a program which resides in external memory. The latter feature allows the internal data bus to be monitored with automated test equipment.

A memory map restriction must be observed when operating in Mode 0 . No peripheral device can be enabled to the data bus as a response to any address in the MCU internal memory map. If this restriction is not observed, electrical damage can occur due to data bus contention.

### 2.2 MODE ASSOCIATED MEMORY MAPS

Another viewpoint from which to examine the operating modes of the MC6801 is the memory map associated with each mode. A memory map for each mode is depicted in Figures 2-7 through 2-16. Significant details associated with each operating mode are included with each of the maps for convenient reference.

Hatched areas on the maps depict internal addresses while open areas refer to available external memory space. Unusable addresses are designated as such on the applicable memory maps.

Most of the information presented in the memory maps has been previously mentioned. Two aspects, however, have not been discussed and are worthy of special mention: (1) several notes refer to addresses in the internal register area which are excluded in several modes, and (2) there is a variant mode for Mode 1 and Mode 6 called Mode 1R and Mode 6R, respectively. These two aspects are discussed in the next two sections. MULTIPLEXED TEST MODE


Notes:
(1) Excludes the following addresses which may be used externally: $\$ 04, \$ 05, \$ 06, \$ 07$ and $\$ 0 \mathrm{~F}$.
(2) Addresses $\$ F F F E$ and $\$ F F F F$ are considered external if accessed within 2 cycles after a positive edge of RESET and internal at all other times.
(3) After 2 MPU cycles, there must be no overlapping of internal and external memory spaces to avoid driving the data bus with more than one device.
(4) This mode is the only mode which may be used to examine the interrupt vectors in internal ROM using an external RESET vector.
(5) Assumes RAME (RAM Enable bit) is set.

Figure 2-7. Memory Map for Mode 0


Notes:
(1) Excludes the following addresses which may be used externally: $\$ 04, \$ 05, \$ 06, \$ 07$, and $\$ 0 \mathrm{~F}$.
(2) Internal ROM addresses \$FFFO to \$FFFF are not usable.
(3) Assumes RAME (RAM Enable bit) is set.

Figure 2-8. Memory Map for Mode 1


## MULTIPLEXED/RAM AND ROM

## MC6801 MODE $1^{R}$



Notes:
(1) Excludes the following addresses which may be used externally: $\$ 04, \$ 05, \$ 06, \$ 07$, and $\$ 0 \mathrm{~F}$.
(2) Starting addresses for the internal ROM may be $\$ C 800, \$ D 800$ or $\$ E 800$ as a mask option.
(3) Assumes RAME (RAM Enable bit) is set.

Figure 2-9. Memory Map for Mode 1R


Notes:
(1) Excludes the following addresses which may be used externally: $\$ 04, \$ 05, \$ 06, \$ 07$, and $\$ 0 \mathrm{~F}$.
(2) Assumes RAME (RAM Enable bit) is set.

Figure 2-10. Memory Map for Mode 2


## MULTIPLEXED/NO RAM OR ROM



Notes:
(1) Excludes the following addresses which may be used externally: $\$ 04, \$ 05, \$ 06, \$ 07$, and $\$ 0 F$.

Figure 2-11. Memory Map for Mode 3 SINGLE CHIP TEST


Notes:
(1) The internal ROM is disabled.
 Port 2 Data Register.
(3) Addresses A8 to A15 are treated as "don't cares" to decode internal RAM.
(4) Internal RAM will appear as $\$ \times \times 80$ to $\$ \times X F F$.
(5) MPU reads of Port 3 Data Direction Register will access Port 3 Data Register instead.

Figure 2-12. Memory Map for Mode 4

## MC6801 <br> MODE



Notes:
(1) Excludes the following addresses which are decoded as external: $\$ 04, \$ 06, \$ 0 \mathrm{~F}$.
(2) This mode may be entered without going through Reset by using Mode 4 and subsequently writing a " 1 " into the PCO bit of Port 2 Data Register.
(3) Address lines AO-A7 will not contain addresses until the Data Direction Register for Port 4 has been written with 1's in the appropriate bits. These address lines will provide 1's until software configures Port 4 Data Direction Register.
(4) This area cannot be directly addressed or written.
(5) Assumes RAME (RAM Enable bit) is set.

Figure 2-13. Memory Map for Mode 5


Notes:
(1) Excludes the following addresses which may be used externally: \$04, \$06, \$0F.
(2) Address lines A8-A15 will not contain addresses until the Data Direction Register for Port 4 has been written with " 1 " $s$ in the appropriate bits. These address lines will assert " 1 "s until made outputs by writing the Data Direction Register.
(3) Assumes RAME (RAM Enable bit) is set.

Figure 2-14. Memory Map for Mode 6


## MULTIPLEXED/PARTIAL DECODE



Notes:
(1) Excludes the following addresses which may be used externally: $\$ 04, \$ 06$, $\$ 0 \mathrm{~F}$.
(2) Address lines A8-A15 will not contain addresses until the Data Direction Register for Port 4 has been written with " 1 "s in the appropriate bits. These address lines will assert " 1 " $s$ until made outputs by writing the Data Direction Register.
(3) Starting addresses for the internal ROM may be \$C800, \$D800 or \$E800.
(4) Assumes RAME (RAM Enable bit) is set.

Figure 2-15. Memory Map for Mode 6R


## SINGLE CHIP



Notes:
(1) MPU reads of Port 3 Data Direction Register will access Port 3 Data Register instead.
(2) Assumes RAME (RAM Enable bit) is set.

Figure 2-16. Memory Map for Mode 7

### 2.2.1 Internal Register Area Exclusions

The internal register area is present in every MCU memory map and consists of the registers shown in Figure 2-17. From this map, it should be noted that all four ports have an assigned Data Direction Register and a Data Register. Port 3 has one additional register which is used to define its configuration in the Single Chip Mode: the Port 3 Control and Status Register.

| Address | Register |
| :---: | :---: |
| $\begin{array}{\|l\|} \hline 00 \\ 01 \\ 02 \\ 03 \\ \hline \end{array}$ | Port 1 Data Direction Register <br> Port 2 Data Direction Register <br> Port 1 Data Register <br> Port 2 Data Register |
| $\begin{aligned} & 04^{*} \\ & 05^{* *} \\ & 06^{*} \\ & 07^{* *} \end{aligned}$ | Port 3 Data Direction Register Port 4 Data Direction Register Port 3 Data Register Port 4 Data Register |
| $\begin{aligned} & \hline 08 \\ & 09 \\ & 0 A \\ & 0 B \end{aligned}$ | Timer Control and Status Register (TCSR) <br> Counter Register (MSB) <br> Counter Register (LSB) <br> Output Compare Register (MSB) |
| $\begin{aligned} & \hline O C \\ & O D \\ & O E \\ & O F^{*} \end{aligned}$ | Output Compare Register (LSB) Input Capture Register (MSB) <br> Input Capture Register (LSB) <br> Port 3 Control and Status Register |
| $\begin{array}{\|l\|} \hline 10 \\ 11 \\ 12 \\ 13 \end{array}$ | SCI Rate and Mode Control Register (RMCR) Transmit/Receive Control and Status Register SCI Receiver Data Register SCI Transmit Data Register |
| $\begin{array}{\|l\|} \hline 14 \\ 15-1 F \\ \hline \end{array}$ | RAM Control Register Reserved |

Figure 2-17. MCU Internal Register Area

When a port functions as an I/O port, the associated Data Direction Register is used to define which bits are configured as inputs or outputs. All of the MCU Data Direction Registers are cleared during Reset, which configures all data port lines as inputs. Any particular bit can be changed to an output, however, by setting its corresponding bit in the Data Direction Register. When configured as a data port, the Data Register allows the programmer to directly access its associated pins.

In those operating modes that utilize Ports 3 and 4 as dedicated address or data buses and not as data ports, the addresses of the registers associated with them are decoded by the MCU as external addresses. For example, in modes 0 through 3, Ports 3 and 4 provide the address and data bus. In these modes, the locations reserved for the Port 3 Data Register (\$06), Data Direction Register (\$04), and Control and Status Register (\$0F), are decoded as external addresses. Similarly, the Port 4 Data Register (\$07) and Data Direction Register (\$05) are also decoded as external memory locations. This feature allows external hardware to emulate Ports 3 and 4 as data ports. An expanded multiplexed mode is used and the emulated ports respond correctly to their associated register addresses.

### 2.2.2 Relocatable ROM Options: Modes 1R and 6R

The internal ROM can be relocated by a mask option from \$F800-\$FFFF to one of the following address ranges:*

- \$C800-\$CFFF,
- \$D800-\$DFFF, or
- \$E800-\$EFFF.

As shown in Figures 2-9 and 2-15, the physical location of the interrupt vector area associated with each mode, however, is not changed. The net result is that the relocated ROM option only has applications value in two Modes: 1 and 6. The modes are labeled as $1 R$ and 6R in the memory maps. In Mode 1R, one effect of this change is to reclaim the 16 bytes of internal ROM that could not be accessed in Mode 1 due to the external interrupt vector area. In Mode 6R, the value of the option is to obtain both the use of external interrupt vectors and the ability to configure the Port 4 unused address lines as data input lines. If planning to use the MC68701 EPROM as a tool in the prototype phase, the reader should check the current Data Sheet to determine if it supports the " $R$ " option.

### 2.3 PROGRAMMING THE MODE

Having discussed the characteristics associated with each of the MCU operating modes, it is now appropriate to briefly describe how the MCU is programmed into a given mode. The following remarks are intended to provide a general overview of how this is accomplished. Circuit details are contained in the discussion for the RESET pin in Chapter 3.

The MC6801 operating mode is controlled by the levels present at pins 8, 9, and 10 during the rising edge of $\overline{R E S E T}$. These same three pins, however, also function as the least three significant bits of Port 2. The operating mode is latched into the MCU Program Control Register on the rising edge of RESET after which time the levels can be removed and the pins used for other purposes. The operating mode can be read from the Port 2 Data Rgister where the values PC0 (Pin 8), PC1 (Pin 9), and PC2 (Pin 10) appear as data bits D5 through D7, respectively.

The Program Control register may be considered a read-only register with a single exception: Mode 4 will be irreversibly changed to Mode 5 if a " 1 " is written to the PC0 bit in the Port 2 Data Register. This feature is included for testing purposes and provides a mechanism to enable changing from Mode 4 to Mode 5 without having to Reset the MCU.

### 2.4 MC6801 COMPARISONS

Having concluded the discussion of the MCU operating modes, it is considered appropriate to contrast the MC6801 with several other M6800 family parts. This will enable the reader to see how the MCU has been integrated with other parts in the family. For a more detailed and current description of any particular part, the reader is referred to the appropriate Data Sheet.

[^1]
### 2.4.1 MC6800 Bus Comparison

While the two types of MC6801 external buses are compatible with M6800 family parts, it is not a signal-for-signal replacement for the MC6800 MPU.

The E (Enable) output of the MC6801 is similar and functionally equivalent to the MC6800 $\phi 2$ clock signal. The $\phi 1$ clock signal, however, is derived internally and is not provided as an output.

The MC6800 VMA (Valid Memory Address) signal is not provided by the MCU and is not required in MC6801 systems. VMA is used in MC6800 systems to indicate bus cycles during which an invalid. address could exist on the address bus. In MC6801 systems, these unused bus cycles are replaced with those which produce an MPU read of address \$FFFF. Because this corresponds to the Reset vector and the $R / \bar{W}$ (Read/Write) line is forced high (read), the VMA signal is not required.

The MC6800 Three State Control (TSC), Data Bus Enable (DBE), $\overline{\mathrm{HALT}}$, and Bus Available (BA) signals have no counterpart in the MC6801.

The MC6801 expanded multiplexed data bus differs somewhat from its MC6800 predecessor. The MCU multiplexed data bus exists only when E (Enable) is high. When E is low, the lines are part of the address bus. Peripheral parts interfacing with this data bus must be controlled such that they are enabled onto the bus when $E$ (Enable) is high and are removed at all other times. If this timing is not observed, peripheral parts could be enabled to the data bus while the MCU is supplying address.

### 2.4.2 Comparison with MC6803

The MC6803 is functionally identical to an MC6801 which is limited to selected modes. The MC6803 can be considered an MC6801 operating in Modes 2 or 3. Operation in modes other than these (excepting Mode 0 ) is undefined. In Mode 0 , the contents of the ROM is undefined.

### 2.4.3 Comparison with MC68701

One application for the MC68701 is as a tool in the prototype phase for MC6801-based systems which utilize the internal ROM. It is nearly a pin-for-pin surrogate for the MC6801 with its most distinctive feature being the substitution of the internal ROM with a 2048-byte EPROM. The EPROM offers the designer a convenient tool with which to develop and test a ROM-resident program before committing it to production. Minor differences between the MC6801 and the MC68701 include the following:

- the ROM has been replaced with a 2048-byte EPROM,
- the interrupt vector space has been modified in Mode 0 ,
- the RESET pin is electrically different, and
- two bits have been added to the RAM Control Register to support programming of the EPROM.
A description of the MC68701 is presented in Appendix E.


### 2.4.4 Comparison with MC68120

The MC68120 Intelligent Peripheral Controller (IPC) is a general purpose mask programmable, 48-pin, single-chip or expandable peripheral controller. The IPC provides the interface between an MC68000, MC6800, MC6801, or MC6809 microprocessor and a peripheral device through a system bus, shared dual-ported RAM, and associated control lines. The MC68120 is architecturally similar to the MC6801 with many additional features which enhance its operation as a peripheral controller. Software for the MC68120 is both source and object code compatible with the MC6801. Features of the MC68120 include the following:

- Local Bus Compatible with the M6800 and M68000 Family
- 128 Bytes of Dual-Ported RAM
- Six Semaphore Registers
- System Bus Interface Compatible with M6800 and M68000 Families
- Single Chip or Expandable to 64 K Byte Address Space
- 21 Parallel I/O and Two Handshake Control Lines
- Serial Communications Interface (SCI)
- 16-Bit Three Function Programmable Timer


## CHAPTER 3 FUNCTIONAL PIN DESCRIPTION

### 3.0 INTRODUCTION

While the first two chapters were written for the system designer, this discussion is intended primarily for the system implementor. When supplemented with a current MC6801 Data Sheet, it is sufficiently detailed to support circuit design of MC6801-based systems.

A diagram of the MC6801 40-pin package is shown in Figure 3-1 and a functional block diagram is illustrated in Figure 3-2. Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a Data Register, a write-only Data Direction Register, and an output driver. The Data Direction Register is used to define whether corresponding bits in the Data Register are configured as an input (clear) or output (set). Port pins are labeled as Pij where i identifies the port and j indicates the particular bit.

The terms "I/O port" or "data port" have a very specific meaning when applied to the MC6801. When the port is used as a "data port" or, equivalently, "I/O port," it is controlled by its Data Direction Register and the programmer has direct access to its pins using the port associated with the Data Register. Address and data buses and associated control lines are never referred to simply as "I/O" or "data" in this discussion.


Figure 3-1. MC6801 Pin Diagram


Figure 3-2. MC6801 Block Diagram

An "MPU read" or "MPU write" is defined as any access of a particular location with the $R / \bar{W}$ (Read/Write) line high or low, respectively. Examples of instructions which perform an MPU read include LDAA, TST, and ORAB. Examples of MPU write instructions include STAA and STX. Both an MPU read and write are performed in such "read-modify-write" instructions as NEG, INC, and COM.

Of the 40 MCU pins, 22 function identically in all eight operating modes. These pins include all but those 18 illustrated on the far left of Figure 3-2. The configuration of the 18 pins (Ports 3 and 4, SC1, SC2) depends upon the operating mode. The organizational scheme of this chapter is to first present descriptions for each of the 22 mode independent pins. The remaining 18 pins are then discussed according to their relationship to each of the three MCU fundamental operating modes. Some repetition is necessarily introduced with this scheme. It is intended, however, that the reader be required to reference only the material pertaining to the intended mode of operation.

Not all of the remaining details of the MC6801 are discussed in this chapter. The excluded topics constitute the basis for the remainder of this manual and include:

- the instruction set,
- the interrupt structure,
- the Serial Communications Interface (SCI), and
- the Programmable Timer

One aspect of the following discussion is unique to Motorola microprocessor documentation. Logic diagrams for each of the four MCU ports are included as part of the presentation. It is recognized that these diagrams might not be understood by all readers and those could be left with the impression that a critical part of the discussion has been missed. No critical information is presented solely by the use of logic diagrams and, therefore, they can be totally ignored without serious consequences.

The logic diagrams have been included (1) to provide insight as to why the MCU functions as it does, (2) to provide a method to obtain non-critical information about topics not considered to be of sufficient interest to include in the discussion, and (3) to reinforce the explanations. Because Port 1 is discussed prior to other ports and is common to all modes, its logic diagram is described in greater detail. Some aspects of the Port 1 logic diagram and description are not repeated in the discussion for the remaining ports.

Finally, one last aspect of this chapter must be mentioned. A current MC6801 Data Sheet is intended to summarize and supplement this discussion. The symbols used in this chapter are defined quantitatively in this document. This chapter provides amplification and explanation for most material presented in the MC6801 Data Sheet.

### 3.1 MODE INDEPENDENT PINS

Twenty-two of the 40 MCU pins are not affected by the operating mode and thus function identically in all modes. These mode independent pins include:

- XTAL1 and EXTAL2
- VCC, VSS, VCC Standby
- $\overline{\text { NMI }}$
- P10-P17 (Port 1)
- E
- RESET
- $\overline{\mathrm{IRQ1}}$
- P20-P24 (Port 2)

The function of these 22 pins is discussed in the following sections. It should be remembered that they are applicable to every MC6801-based system regardless of its operating mode.

### 3.1.1 XTAL1 and EXTAL2: MCU Clock Inputs

The XTAL1 and EXTAL2 pins are used to drive the MCU internal clock generator and produces two clock signals. The two clock input pins can be driven by either of two different types of devices:

- a quartz crystal resonator, or
- a TTL-compatible external clock source.

The MCU internal clock generator consists of an oscillator synchronized with an external crystal or other reference and has a divide-by-four circuit in the output. The output is provided as the E (Enable) signal. Two non-overlapping clocks are derived from it and used as the primary MCU clocks. The internal clock, $\phi 2$, is in phase with E (Enable). The division-by-four circuit facilitates driving the MCU with higher frequency components which are usually less expensive.

Considerations involved in the selection of a particular external clock frequency include:

- it cannot exceed the recommended operating frequency (either 4 fo or fXTAL), and
- if a particular SCI baud is desired when using the internal bit rate generator, the external frequency must be chosen to produce the desired rate.

If a crystal is used to drive the MCU, it should be manufactured with an AT cut, operated in the parallel resonance mode, and have a fundamental frequency within the range specified for fXTAL. Note that the internal divide-by-four circuitry allows use of the inexpensive standard 3.58 MHz or 4.4336 MHz color burst TV crystals. A capacitor must be connected between each crystal pin and ground to ensure reliable startup and operation.

The crystal and capacitors should be mounted as close to the XTAL1 and EXTAL2 pins as possible and drive only the MCU. This will minimize output distortion and startup stabilization time. Nominal recommended crystal specifications are shown in Figure 3-3; however, a MC6801 data sheet should be consulted for more details. The MCU is compatible with many commercially available quartz crystal resonators.
(a) Nominal Recommended Crystal Parameters


See Data Sheet for capacitor value.


Equivalent Circuit
(b) Oscillator Stabilization Time ( $\mathbf{t r}_{\mathrm{RC}}$ )


Figure 3-3. MC6801 Recommended Crystal Parameters

The MCU can also be driven by an external TTL-compatible clock source. In this configuration, the clock source is connected to the EXTAL2 input and the XTAL1 input must be tied to ground. The external clock source frequency must be in the range specified for 4 fo with a duty cycle of $50 \%$ ( $\pm 10 \%$ )*

Consideration must be given to the time required for the MCU clock generator to stabilize during powerup when designing the Reset circuit. $\overline{\text { RESET must be kept below } 0.8 \text { volt until the clock }}$ generator has stabilized. For the recommended crystal, the time is tRC after VCC reaches 4.75 volts as shown in Figúre 3-3.

If an external clock source is used, it is possible to "stretch" the MCU clock input (i.e., temporarily extend the period) but certain operating limitations must be observed. Typically, this is only desirable when operating in the expanded multiplexed modes and interfacing with slow memories, refreshing dynamic memories, or performing multiplexed DMA transfers. Design considerations include:

1. the "stretched"' half-cycle must be synchronized with E,
2. duty cycle limitations must be observed,
3. no half-cycle can be stretched beyond one-half of $\mathrm{t}_{\text {cyc }}$ (maximum),
4. the Programmable Timer is clocked by E and will be affected by altering the MCU input frequency, and
5. the SCI internal bit rate generator is clocked by the Programmable Timer and serial operations can be adversely affected by altering the MCU input frequency.

### 3.1.2 E: MCU Clock Output

The E (Enable) clock is provided as a timing signal to synchronize Data Bus transfers. An "MPU E-cycle"' (or bus cycle) consists of a negative half-cycle of E followed by a positive half-cycle. For any given bus cycle, address will become valid during the negative half-cycle of $E$ and the selected device must be enabled to the Data Bus during the next positive half-cycle. The data bus is active only while E is high or, equivalently, "during E." Specific details of bus timing are discussed in sections 3.3.5 and 3.4.5.

Enable ( E ) is the primary MCU system timing signal and all timing data specified as cycles with respect to this clock unless otherwise noted. The frequency of $E$ is equivalent to the MCU input frequency divided by four. Due to propagation delays in the clock generator, however, some skew will exist between the external clock source or crystal and E. Enable (E) is derived from alternating negative edges of the MCU input clock and is unaffected by the clock duty cycle. The Enable output will drive one Schottky TTL load and 90 pF and is functionally equivalent to an M6800 system $\phi 2$ clock.

[^2]
### 3.1.3 $\overline{\text { RESET }}$

The Reset function is used for three primary purposes in an MC6801 system:

1. to provide an orderly and defined startup of MPU activity from a powerdown condition,
2. to return a system to startup conditions without an intervening powerdown condition, and
3. as a control signal to latch the operating mode.

In this discussion, a distinction is made beteen the MCU input signal, RESET, and the internal Reset state by using the two preceding forms of capitalization. The bar (or overscore) indicates that the signal is active when pulled low.

When RESET is pulled low, execution of the current instruction is aborted and the MPU enters a "Reset state." No registers are pushed onto the stack and their contents are not defined while in this state.

While $\overline{\text { RESET }}$ is held low, instruction execution is suspended and other MCU activity includes the following:

- the MPU I-bit is set which masks (disables) both $\overline{\mathrm{IRQ1}}$ and $\overline{\overline{\mathrm{IRQ}}}{ }^{2}$ interrupts;
- the $\overline{\text { NMI }}$ interrupt latch is cleared which effectively disregards $\overline{\text { NMI }}$ interrupts occurring while the MPU is held in Reset;
- the E (Enable) clock is active;
- all Data Direction Registers are cleared;
- the SCI Rate and Mode Control Register is cleared;
- the SCI Transmit/Receive Control and Status Register is preset to $\$ 20$;
- the Receive Data Register is cleared;
- the Timer Control and Status Register is cleared;
- the free-running Counter is cleared;
- the buffer for the LSB of the Counter and output level register are cleared;
- the Output Compare Register is preset to \$FFFF;
- the Port 3 Control and Status Register is cleared;
- Ports 1,2 and 3 are forced to the high impedance state;
- Port 4 is also held in a high impedance state but internal pull-up resistors are provided to pull the lines high;
- SC 1 is held high in a high impedance state with an internal pull-up resistor if the inputs to P20, P21, and P22 indicate the Single Chip modes; otherwise it is actively held high;
- SC2 is actively held high.

Note that only SC1 is affected by levels on the mode programming pins while $\overline{\operatorname{RESET}}$ is held low and will be configured by the levels present on pins 8,9 , and 10 . Finally, it should be noted that the MCU Data Registers are NOT cleared by Reset.

When a positive edge of $\overline{\text { RESET }}$ is detected, the MCU will latch the operating mode and complete its Reset sequence. This consists of configuring Port 3, Port 4, SC1, and SC2; and fetching a vector (address) from locations \$FFFE and \$FFFF. The physical location of this vector is defined by the operating mode of the MCU and can reside in either internal or external memory space. After the Reset vector has been fetched, it is transferred to the Program Counter and instruction execution begins at this loction.

Reset timing is illustrated in Figure 3-4 where the buses shown refer to the MCU internal buses. External bus activity, however, is mode dependent. $\overline{\text { RESET }}$ is internally synchronized with E and requires a setup time of $\operatorname{tPCS}$ prior to the negative edge of $E$ to be recognized on the following negative edge.

From a powerdown condition, $\overline{\text { RESET }}$ must be held below 0.8 volt for a period sufficient to allow the MCU clock generator to stabilize. The time required is dependent on the characteristics of the external clocking device. For typical crystals, the time is not more than tRC and begins when VCC reaches 4.75 volts as shown in Figure 3-4. In addition to the oscillator stabilization time, $\overline{\text { RESET }}$ must be held below 0.8 volt until VCC Standby has reached 4.75 volts.

If the MCU is already in a powerup condition, the oscillator stabilization time is no longer a factor and RESET must be held below 0.8 volt for at least three E-cycles to complete its entire internal Reset sequence. An external RC-network can be used to obtain the required timing.

The MCU operating mode is latched from three pins of Port 2 on the positive edge of $\overline{\text { RESET. The }}$ levels should be provided on pins 8,9 and 10 while $\overline{\text { RESET }}$ is low to configure SC1. They must be valid, however, for setup time, tMPS, before $\overline{\text { RESET goes high and - if the rise time is less than }}$ that specified in the data sheet - must remain so for hold time tMPH. If a diode is used to program the mode, a voltage differential of VMPDD is provided between a logic low (VMPL) and the RESET voltage at the point when the mode logic level is latched. The diode forward voltage drop $\left(V_{f}\right)$ must not exceed VMPDD minimum. While $\overline{R E S E T}$ is high, the three pins are not used for mode selection. Mode programming timing and voltage level requirements are shown in Figure 3-5 and it should be noted that the programming voltage levels are not the same as VIL and VIH. The operating mode can be read with software from bits 5-7 in the Port 2 Data Register where bit 7 corresponds to the level latched from pin 10.

Circuitry for programming the mode typically requires only $\overline{\text { RESET }}$ as a control signal while component selection depends primarily on the normal system usage of Port 2 bits 0,1 , and 2 . If the pin(s) are unused, they can be tied high or low; however, care must be taken in software to ensure that they are not unintentionally defined as outputs. If the pin(s) normally provide outputs, they can be programmed using a diode arrangement as shown in Figure 3-6. The diodes provide a path to ground while $\overline{\text { RESET }}$ is low to program a low level and prevents those pins from pulling RESET low during normal operation.

If the pin(s) are normally used as inputs, it is typically necessary to employ devices which electrically isolate them until after the mode has been programmed. The circuit shown in Figure 3-7 uses MC14066B bidirectional analog switches to isolate the pin(s) while diodes and pullup resistors are used to provide the programming levels. External circuitry must ensure that the mode input levels do not change prior to hold time, $\mathrm{t}_{\mathrm{MPH}}$. In the circuit shown in Figure 3-7, the hold time is met by the relatively long enable time of the MC14066B analog switches.

Finally, one must consider pin(s) used bidirectionally in normal operation. In this case, three-state buffers are most likely already included to handle the bidirectionality of the pin. To program the mode, the buffers should be controlled by RESET to force isolation of the pins while the programming levels are presented and provide for the required setup and hold times.


Figure 3-4. $\overline{\text { RESET Timing }}$


Figure 3-5. Mode Programming Levels and Timing


Figure 3-6. Programming the Mode with Diodes


Figure 3-7. Programming the Mode with Analog Switches and Diodes

### 3.1.4 VCC and VSS: MCU Power

Power is provided to a large portion of the MCU using the VCC and VSS pins where VSS is tied to ground. The remaining power is provided by VCC Standby. The power supply must provide +5 volts ( $\pm 5 \%$ ) for VCC. Total MCU power dissipation (including VCC Standby) will not exceed PD milliwatts.

In some applications, it is desirable to design a large $R C$ time constant into the $V_{C C}$ power supply. This provides time to implement an orderly powerdown sequence which detects the drop in level, generates $\overline{\text { NMI, and executes a short powerdown subroutine. Circuitry must be designed to keep }}$ RESET below 0.8 volt until $V_{C C}$ reaches 4.75 volts plus an additional period, tRC, to allow the clock generator to stabilize.

### 3.1.5 VCC Standby: RAM Standby Power

The VCC Standby pin provides power to the standby portion of the RAM, and the STBY PWR and RAME bits of the RAM Control Register. The standby portion of the RAM consists of 64 bytes located from $\$ 80$ through $\$ B F$. The power source should provide VSB volt during powerup operation while during powerdown it must in the range specified for VSBB. The maximum current in powerdown (standby) operation will not exceed ISBB for 64 bytes of RAM.

## NOTE

Power must be supplied to VCC Standby if the internal RAM is to be used regardless of whether standby power operation is anticipated. In Mode 3, VCC Standby should be tied to ground.

If the standby power source has a larger RC time constant than VCC during powerup, then the Reset circuit must be designed to keep RESET below 0.8 volt until the standby power source has reached VSB volts.
3.1.5.1 STANDBY POWER OPERATIONS. When standby power operation is anticipated, there are two vital issues of concern to the system designer:

- how can the standby RAM be protected from spurious writes as control of the MPU is lost during the powerdown sequence, and
- how can it be determined whether the RAM was adequately powered after a period of standby operation?
The RAM Enable (RAME) and Standby Power (STBY PWR) bits of the RAM Control Register provide assistance with these problems.
3.1.5.1.1 RAM Enable (RAME) Bit. Two of the bits contained in the RAM Control Register (\$14) are functionally independent bits which control accesses and provide the status of the standby RAM. The RAM Enable (RAME) bit is used to remove the entire internal RAM from the MCU internal memory map. This "removal" is effectively accomplished by deleting it from the MCU internal memory address decoder. When "removed," references to the RAM addresses ( $\$ 80$ to $\$ \mathrm{FF}$ ) are decoded as external. Data in the RAM, however, will remain intact while the RAM is "disabled," provided adequate power is maintained to VCC and VCC Standby.

The RAME bit is both readable and writeable. It is set (enabled) during the Reset sequence if $\mathrm{V}_{\mathrm{CC}}$ Standby is above 4.75 volts when the positive edge of $\overline{\text { RESET }}$ reaches 4.0 volts. If RAME is cleared, the entire internal RAM is disabled (i.e., deselected) and all subsequent accesses to the internal RAM reference external memory. If the RAM Enable bit is set (and not in Mode 3), the RAM is included in the MCU internal memory space.

It is intended that RAME be cleared during execution of a powerdown service routine. While powering down, however, an uncontrollable MPU could set the RAME bit and subsequently alter the RAM. The probability of this occurrence, however, is usually within acceptable limits.

It should be noted that the RAME bit is powered by the standby power source. It will not function correctly if $V_{C C}$ Standby has not reached 4.75 volts before the positive edge of RESET reaches 4.0 volts.
3.1.5.1.2 Standby Power (STBY PWR) Bit. The STBY PWR bit can be used to monitor VCC Standby during powerdown operation and determine, by inference, the validity of data in the standby RAM. The STBY PWR bit is readable and writeable and is not affected by Reset. The bit is cleared by an MPU write or whenever VCC Standby decreases to some value which is less than VSBB. minimum. However, it can be set only be an MPU write. A typical sequence in utilizing the STBY PWR bit is as follows:

1. Software should set the STBY PWR bit during a powerdown sequence.
2. If the STBY PWR bit is found to be set during a subsequent power-up recovery procedure, then it can be assumed that the standby power source has remained above VSBB minimum during standby operation and, by inference, data in the standby portion of the RAM is valid. However, if the STBY PWR bit is clear, the contents of the RAM must be suspect. This condition indicates that $\mathrm{V}_{\mathrm{CC}}$ Standby has fallen below the standby level threshold at some time during standby operation.

The standby power sense circuit will not clear the STBY PWR bit if VCC Standby remains above VSBB (minimum). The threshold voltage for clearing the STBY PWR bit is process related but will always exceed the level at which the RAM fails to retain data.

A cleared STBY PWR bit does not necessarily mean that data in the RAM has been altered. The RAM will retain data even if the VCC Standby is decreased to a level somewhat below the standby sense threshold. This feature provides an engineering margin of reliability to ensure that the STBY PWR bit will clear before any RAM cell fails to retain data. For this reason, the only valid interpretation of the STBY PWR bit is: if the bit remains set, standby RAM data can be assumed to be valid. If the bit is clear, one cannot be certain of the data validity. In the absence of any other information, data would normally be assumed to be invalid.

The STBY PWR bit can also be used to determine if VCC Standby is below VSBB minimum at any particular moment. If the STBY PWR bit is set and then read, a " 0 " for the result indicates that the voltage is below VSBB minimum.
3.1.5.1.3 RAM Control Register. The RAM Control Register (\$14) contains two bits: STBY PWR and RAME. These bits can be used to determine the status and control accesses to the internal RAM. The register is defined as follows:


Bit 0-5 Unused
Bit 6 RAME. The RAM Enable bit allows removal of the RAM from the MCU internal memory space. This read/write bit is set (RAM enabled) during Reset, provided that standby power is available on the rising edge of RESET. The RAME bit is defined as follows:

$$
\begin{array}{ll}
\text { RAME }=0 & \text { Internal RAM addresses disabled; data read/written from } \\
\text { external memory, } \\
\text { RAME }=1 & \text { Internal RAM addresses enabled. }
\end{array}
$$

Bit 7 STBY PWR. The purpose of the Standby Power bit is to indicate whether the standby power supply has adequately preserved the data in the standby RAM after a period of standby power operation has terminated. The Standby Power bit is designed to clear whenever VCC Standby decreases to some value less than VSBB. This voltage is above the minimum required to assure the integrity of data in standby RAM. The STBY PWR bit can be set or cleared by software. Reset does not affect this bit. The STBY PWR bit is defined as follows:

STBY PWR $=0$ The standby power voltage has decreased to a value less than VSBB (minimum)
STBY PWR $=1$ The standby power voltage has remained above the VSBB minimum value

### 3.1.6 NMI: Non-Maskable Interrupt Request

A negative edge on the $\overline{\text { NMI }}$ pin signifies an interrupt request but the MCU will complete the current instruction before responding. After completing the instruction, the MCU will begin an NMI interrupt sequence regardless of whether the I-bit in the Condition Code Register is set or clear.

The $\overline{\text { NMI }}$ interrupt sequence pushes the Program Counter, Index Register, Accumulator A, Accumulator B, and Condition Code Register on the stack. These registers constitute the MPU "machine state" and stacking them allows restoration of the former state after the interrupt service routine is completed. After the registers have been stacked, the I-bit in the Condition Code Register is set which inhibits any additional interrupts except another NMI. Finally, a vector is fetched from \$FFFC and \$FFFD, transferred to the Program Counter, and instruction execution is resumed at this location.

An external pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ must typically be used on the $\overline{\mathrm{NMI}}$ line because the MCU has no internal NMI pull-up resistor. The value of this resistor is limited by the current capability of the device causing the interrupt and values between $3 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ are typical. $\overline{\mathrm{NMI}}$ must be held low for at least one E-cycle to be recognized under all conditions. Because it is edge-triggered, NMI is very intolerant of electrical noise.

## NOTE

$\overline{\text { NMI must not remain unconnected in any MC6801 system. The MCU has no internal }}$ $\overline{\text { NMI }}$ pull-up resistor.

Further information regarding the Non-Maskable interrupt is provided in Chapter 5.

### 3.1.7 IRQ1: Maskable Interrupt Request

$\overline{\text { IRQ1 }}$ is an active-low level-sensitive input which is used to initiate a request for an interrupt sequence. The MPU will complete execution of the current instruction before responding to the request. If the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MPU will begin an interrupt sequence after completing the current instruction. The Program Counter, Index Register, Accumulator A, Accumulator B, and Condition Code Register are pushed on the stack. The top seven locations of the stack contain the MPU "machine state" which can be restored later to resume execution of the interrupted routine. The I-bit in the Condition Code Register is then set, preventing additional responses to the same or other maskable interrupts. Finally, a vector is fetched from \$FFF8 and \$FFF9, transferred to the Program Counter, and instruction execution is resumed at this location.

There is no internal IRQ1 pull-up resistor and an external one to $V_{C C}$ must be provided if there is any possibility of the I-bit being cleared. The value of this resistor is limited by the current capability of the device causing the interrupt; values between $3 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ are typical. A more detailed discussion of the maskable interrupt sequence is contained in Chapter 5.

### 3.1.8 P10-P17: Port 1

Port 1 provides a versatile 8-bit parallel I/O port with Schottky TTL drive capability. Internal current limiting resistors for each output driver enable the port to also interface with Darlington transistors. The current limiting resistors are unique to Port 1; none of the other three ports have Darlington drive capability. Port 1 can be interfaced with CMOS devices if external pull-up resistors are provided.

Each bit of the port can be individually configured as an input or output as defined by Port 1 Data Direction Register. During Reset, the Port 1 Data Direction Register is cleared, configuring the eight lines as inputs. Software can then be used to change any or all of the eight lines to outputs by setting the corresponding bits in the Port 1 Data Direction Register. Port 1 can drive one Schottky TTL load and 30 pF or it can source one milliampere (minimum) of current for Darlington drive at 1.5 volts.

Timing diagrams for MPU reads and writes to Port 1 are shown in Figures 3-8 and 3-9, respectively. During an MPU read of Port 1, valid data must be presented by setup time, tPDSU before the positive edge of $E$ of the MPU read cycle. Data is latched into Port 1 on the rising edge of $E$ of the read cycle and data is required to remain valid for at least hold time, tPDH, after the same positive edge. Data is latched to prevent it from changing while being read and is latched only during the MPU read.

*Port 3 Non-Latched Operation (LATCH ENABLE $=0$ )
Figure 3-8. Data Port Timing for MPU Read


Figure 3-9. Data Port Timing for MPU Write

During an MPU write cycle to Port 1, data becomes valid at the output pin by tPWD, after the negative edge of E of the write cycle. However, when interfacing with CMOS devices, data is valid by tCMOS which allows levels to reach 0.7 VCC.

All MCU input and output Data Registers are accessed using only a single address ( $\$ 02$ for Port 1 ). The particular Data Register (input or output) is implied by the nature of the access: a "read" addresses the input Data Register whereas a "write" will reference the output Data Register. Typically, programmers can consider them both a single "Data Register" without incurring any problems.

All MCU Data Direction Registers are write-only registers. If an attempt is made to read them, the value, \$FF, will always be obtained for all except Port 3. If the Port 3 Data Direction Register is read (modes 4 and 7), the Port 3 Data Register will be read instead.

A logic diagram for Port 1 is shown in Figure 3-10. The $\mathrm{PDB}_{\mathrm{i}}$ signal refers to the internal Peripheral Data Bus which is shown in Figure 3-2. The PDB interfaces with the MPU data bus through a bus multiplexer in the MPU. Signals in the logic diagrams are defined as follows:

- POR is an active high internal reset signal which is synchronized with E;
- WP1 goes high during E of an MPU write to either the Port 1 Data or Data Direction Register;
- WIO1 goes high during E after WP1 for an MPU write to the Port 1 Data Register;
- DDR1 goes high during $\overline{\mathrm{E}}$ after WP1 for an MPU write to the Port 1 Data Direction Register;
- $\mathrm{PDB}_{\mathrm{i}}$ is the ith line of the internal Peripheral Data Bus (PDB);
- RIO1 enables a read of Port 1 input Data Register.

The logic diagram utilizes symbols representing discrete components and logic gates. Logic gates are implemented with depletion-load static-logic circuits in standard n-channel silicon-gate technology. Discrete MOS transistor symbols are used to indicate three functions: protective devices, push-pull drivers, and couplers.

A protective device is a grounded-gate enhancement-mode transistor connected in series with a resistor between the pin pad and ground. One such device is shown as Q1 in Figure 3-10.


Figure 3-10. Logic Diagram for Port 1

A push-pull driver comprises two enhancement-mode transistors connected in series between VDD and ground. A series current-limiting resistor is sometimes connected to $\mathrm{V}_{\mathrm{DD}}$. The driver is depicted as Q2 and Q3 in Figure 3-10 with current-limiting resistor, R.

The MOS coupler is an enhancement-mode transistor used as a switch. It is either "on" - when operating in saturation with its gate voltage high - or "off" - in cutoff with its gate voltage low. Implicit in coupler operation is a parasitic capacitance ( $\mathrm{C}_{\mathrm{p}}$ in Figure 3-10) which charges to the level of the driving source when the coupler is on and holds the charge when the coupler is off. When a coupler with VDD on its gate is connected between the output and input of a two-stage latch (depicted as Q4 in Figure 3-10), it serves merely to compensate for leakage from the input node and performs no logic function.

During the E time (i.e., the positive half-cycle of E ) of a read of the input Data Registers*, RIO1 is driven high while $\overline{\mathrm{RIO1}}$ goes low. $\overline{\text { RIO1 }}$ prevents data from changing while it is being read by latching it into the parasitic capacitance of the FET. When the RIO1 coupler is 'on,' data from inverter I2 is transferred to the Peripheral Data Bus. The resistor, R , is unique to Port 1 and functions as a current limiter which enables the port to drive Darlington transistors. It should be noted that if Port 1 is driving Darlington transistors and the output data is a " 1 " (i.e., acting as a current source), the voltage at the pin could be too low to indicate a " 1 " if the input Data Register is read by the MPU.

The FET, Q1, acts as a reverse voltage protector and is a common element for all pins of the MCU except the three power pins ( $V_{C C}$, VCC Standby, and VSS). The FET conducts when the reverse (negative) voltage exceeds its threshold and attempts to prevent damage to the part.

During E of a write operation, the WP1 coupler is "on" and data on the Peripheral Data Bus is transferred to the PDB inverter where it is stored on the parasitic capacitance, $\mathrm{C}_{\mathrm{p}}$. On the following half-cycle of $\mathrm{E}(\overline{\mathrm{E}})$, either the WIO1 or DDR1 coupler is 'on'' depending upon whether the Port 1 output Data Register (DR) or Data Direction Register (DDR) is being addressed.

If WIO1 is high, data is transferred from the Peripheral Data Bus and latched in the output Data Register. The output of this register is connected to the input of the push-pull output driver which is controlled by the Data Direction Register.

If DDR1 is high, data is transferred from the PDB to the Data Direction Register. If the value is a ' 0 "' (on the PDB), both output devices ( Q 2 and Q3) are off, and the output driver assumes the high impedance state. This allows data to be read from the input buffer, 12. However, if the PDB data is a " 1 ", when DDR1 is high, the output driver is enabled and data read from the input buffer reflects the level at the pin.

Data from the PDB is delayed from reaching its assigned register by one-half E-cycle. The rationale for this delay can be explained by considering the following. Assume that a Data Register bit contains a " 0 " and a " 0 " is being rewritten to it from the PDB. The Peripheral Data Bus (PDB) is a dynamic bus for which its parasitic capacitance is precharged high when $E$ is low. Thus at the beginning of a transfer, the bus is always high until data becomes valid. The level will then either remain high or be reduced to zero by discharging the capacitance. If the bus were directly coupled to the output Data Register or Data Direction Register, the output of the driver would go high and then low which would appear at the output as a transient "spike."

[^3]Note that the port Data Register has a single address (see Figure 2-17) but consists of separate input and output Data Registers. When the Data Register is accessed, the Read/Write line is used to select the appropriate register. When a port line is configured as an output, a read of its input Data Register will reflect the voltage level at the output pin. Alternatively, when a port line is configured as an input, writing to its output Data Register has no effect on the port operation because the output driver is held in the high impedance (off) state. If the Data Direction Register is read, the Peripheral Data Bus precharge will always provide $\$ \mathrm{FF}$ as the result.

### 3.1.9 P20-P24: Port 2

Port 2 provides five multifunctional lines where each can be dedicated to a different function. When configured as an output, each line is capable of driving one Schottky TTL load and 30 pF . Port 2 can also drive CMOS devices if external pull-up resistors are provided.

Timing diagrams for MPU reads and writes to Port 2 are shown in Figures 3-8 and 3-9, respectively. During an MPU read, data must be valid by setup time, tPDSU, before the positive edge of E of the MPU read cycle. Data is latched into Port 2 and must remain valid for at least hold time, tPDH, after the same positive edge. Data remains latched only during the read cycle.

During an MPU write to Port 2, data becomes valid at the output pin no later than tPWD after the negative edge of $E$ of the write cycle. If interfacing to CMOS devices, however, data is not valid until a somewhat longer period shown as tCMOS. This is necessary to allow the output to reach 0.7 of VDD (CMOS supply voltage) with the assistance of external pull-up resistors.

The Logic diagrams for Port 2 are shown in Figures 3-12 through 3-15. Many of the signals shown are common to all five bits while others are peculiar to a particular bit. Signals of the latter type are explained within the discussion for each bit whereas the common signals are defined as follows:

- POR is an active high internal reset signal which is sychronized with E ;
- WP2 goes high during E of an MPU write to either the Port 2 Data or Data Direction Register;
- WIO2 goes high during $\overline{\mathrm{E}}$ after WP2 for an MPU write to the Port 2 Data Register;
- DDR2 goes high during $\bar{E}$ after WP2 for an MPU write to the Port 2 Data Direction Register;
- $\mathrm{PDB}_{\mathrm{i}}$ is the ith line of the internal Peripheral Data Bus (PDB);
- RIO2 enables a read of the Port 2 input Data Register.
3.1.9.1 PORT 2 DATA REGISTER INPUT/OUTPUT. During Reset, all five bits of the Port 2 Data Register are configured as inputs and all bits, except bit 1, can be re-configured as Data Register outputs. Bit 1 cannot be used as an output from the Port 2 Data Register and, if configured as an output, is dedicated to the Timer Output Level Register. This is the reason for excepting P21 in the MCU write timing diagram for Port 2 shown in Figure 3-9. The bit can be used, however, for an input to the Data Register.

During E of an MPU read of the Data Register, RIO2 is driven high while $\overline{\mathrm{RIO} 2}$ goes low. The $\overline{\mathrm{RIO}}$ coupler latches the data while being read. When the RIO2 coupler is "on," data from inverter I2 is transferred to the Peripheral Data Bus.

During E of a write operation, the WP2 coupler is "on' and data on the $\mathrm{PDB}_{\mathrm{i}}$ is transferred to an inverter where it is dynamically stored. On the following half-cycle of $\mathrm{E}(\overline{\mathrm{E}})$ either the WIO2 or the DDR2 coupler is "on" depending on whether the output Data Register or Data Direction Register is being addressed. Data is then transferred from the inverter to the selected register.

Data is delayed from reaching its final destination by one half-cycle. The explanation for this delay is similar to that described for Port 1: to prevent transient "spikes" in the output of the Data or Data Direction register when rewriting a " 0 " to either of them.
3.1.9.2 MODE SELECT PINS: P20, P21, P22 On the positive edge of $\overline{\text { RESET, }}$, the levels on pins 8, 9, and 10 are latched in a 3-bit Program Control Register and used to define the MCU operating mode. The Program Control Register can be read by accessing the Port 2 Data Register. The mode appears as the three most signficant data bits as shown in Figure 3-11 where PC2 is the level that was latched from pin 10. Details concerning mode programming were presented in Section 3.1.3.


Figure 3-11. Port 2 Data Register
3.1.9.3 TIMER INTERFACE: P20, P21. Bits 0 and 1 of Port 2 also provide an interface for two Programmable Timer functions. Bit 0 interfaces with the input capture edge detector and bit 1 can be driven by the Output Level Register. To enable typical use of these functions, the Port 2 Data Direction Register should be configured such that bit 0 is a " 0 "' (input) and bit 1 is a " 1 " (output).

The input capture edge detector is always sensing the P20 line regardless of its configuration. Note that an input capture will also be generated by configuring bit 0 as an output and toggling P20 by writing to bit 0 of the Port 2 Data Register.

A logic diagram for bit 0 is shown in Figure 3-12. TIC provides a buffered input to the Programmable Timer input capture edge detector. It should be noted that this input is always provided regardless of bit configuration.

A logic diagram for bit 1 is shown in Figure 3-13. Note that the output Data Register is not connected to the Peripheral Data Bus. When P21 is configured as an output, any MPU writes to this bit have no effect on MCU operation. The TOL (Timer Output Level) signal is driven from a 1-bit Output Level Register which originates from the OLVL bit in the Timer Control and Status Register and is clocked by successful output compare.


Figure 3-12. Logic Diagram for Port 2 Bit 0


Figure 3-13. Logic Diagram for Port 2 Bit 1
3.1.9.4 SERIAL COMMUNICATIONS INTERFACE: P22, P23, P24. Bits 2, 3 and 4 of Port 2 provide an interface for the SCI bit rate clock, receiver input, and transmitter output, respectively. The SCI has exclusive use of bits 2,3 and 4 of Port 2 if certain SCI functons are enabled.

If the Transmitter Enable (TE) bit is set, bit 4 will be forced to an output and P24 will provide serial output data. If the Receiver Enable (RE) bit is set, bit 3 will be forced to an input and P23 will provide serial input data to the SCI receiver.

The SCI clocking options are controlled by bits CC0 and CC1 in the Rate and Mode Control Register. These bits are defined in Chapter 6 and control P22 if certain clocking options are enabled. If CC 1 is set, P 22 is dedicated to the SCI and implements either the external-clock-in or internal-clock-out option as defined by CC0.

When the internal-clock-out option is selected, it is provided regardless of whether the SCI transmitter and/or receiver have been enabled. If CC1 is clear, the configuration of P22 is controlled by the Port 2 Data Direction Register.

A logic diagram for bit 2 is shown in Figure 3-14 where P22 can interface with:

- an input or output from the Data Register,
- an external bit rate (X8) clock input, or
- an internal bit rate clock output.


Figure 3-14. Logic Diagram for Port 2 Bit 2

CC 1 and CC 0 are static control signals which originate from corresponding bits in the Rate and Mode Control Register. Dynamic signals include DDR2, WP2, WIO2, and RIO2 which control accesses to the input and output Data and Data Direction Registers.

TEX is derived from the SCI bit rate clock and is used for the internal-clock-out option. TIN8 provides an eight times bit rate clock to drive the SCI for the external-clock-in option.

If CC1 is ' 0 '", CC0 and TEX are de-coupled from the circuit and P22 functions as a data port controlled by DDR2, WP2, WIO2, and RIO2. In this configuration, P22 provides input or output from its Data Direction Register as defined by bit 2 of its Data Direction Register.

If CC1 is a " 1 ", the CP1 and CP2 couplers are disabled and isolate the Data and Data Direction Registers from the Peripheral Data Bus. In addition, coupler CP3 is enabled and CC0 is connected to the Data Direction Register to appropriately configure the bit. If CC0 is a ' 0 "', coupler CP4 is enabled and TEX is connected to the output Data Register and provides the SCI output bit rate clock. If CC0 is a " 1 ", the output driver is forced to the high impedance state and an external eight times bit rate clock (TIN8) input is coupled to the SCI.

A logic diagram for bit 3 is shown in Figure 3-15 where RE is the corresponding bit in the Transmit/Receive Control and Status Register. If RE is not set, P23 functions as a data port bit and is controlled by DDR2, WP2, WIO2 and RIO2. If RE is set, P23 is forced to an input and provides serial data, RX, to the SCI receiver. While RE is set, the DDR bit for P23 is not affected by any MPU writes. It should be noted that RX can be read from the input Data Register and will reflect the value of the serial data line at the time of the read.


Figure 3-15. Logic Diagram for Port 2 Bit 3

A logic diagram for bit 4 is shown in Figure 3-16 where TE is the corresponding bit in the TRCS Register. When TE is not set, the bit functions as a data port bit controlled by DDR2, WP2, WIO2 and RIO2. If TE is set, however, Data Direction Register bit 4 is set which configures P24 as an output. While TE is set, the DDR bit for P24 is not affected by any MPU writes. Coupler CP1 is turned "off" which isolates the Data Register bit from the Peripheral Data Bus (PDB) and makes it inaccessible to MPU writes. Coupler CP2 is turned on which connects the output of the serial shift register, TDST, to the output Data Register and driver.


Figure 3-16. Logic Diagram for Port 2 Bit 4

### 3.2 SINGLE CHIP MODE PIN DESCRIPTION

In Single Chip Mode, the MCU functions as a monolithic microcomputer without external address or data buses. As shown in Figure 1-3, all four ports are configured as parallel data ports. The four MCU data ports provide a maximum of 29 input/output lines and SC1 and SC2 are configured as control lines which can be used with Port 3. The operational characteristics of Port 3 are controlled by its Control and Status Register which is located at \$0F (see Figure 2-17).

### 3.2.1 SC1: Input Strobe 3 (포3)

SC1 is configured as an input only in Single Chip Mode and is configured as an output in all other modes. In Single Chip Mode, $\mathrm{SC1}$ interfaces a negative edge detector with an active low asynchronous input signal called $\overline{\text { IS3 }} . \overline{\text { IS3 }}$ is pulled to $V_{C C}$ by an internal active device and can be used as an input data strobe or a data acknowledgement from another device depending upon the configuration of Port 3.

An $\overline{\text { IS3 }}$ negative edge will set the IS3 FLAG in the Port 3 Control and Status Register. This register also controls two options which are associated with $\overline{\overline{S S} 3}$. First, an $\overline{\mathrm{IRQ1}}$ interrupt can be enabled whenever IS3 FLAG is set. Note that this is the only MCU internally generated interrupt which results in an IRQ1 interrupt and is effectively "wire-ORed" with the external IRQ1 line. Software can be used to distinguish between internal and external IRQ1 interrupts by inspection of IS3 FLAG in the Port 3 Control and Status Register. Note that this interrupt can occur only in Single Chip Mode.

Finally, an $\overline{\text { IS }} 3$ negative edge can be used to latch data into Port 3 by setting the LATCH ENABLE bit in the Port 3 Control and Status Register. Latch setup and hold times with respect to $\overline{\mathrm{IS} 3}$ are shown in Figure 3-17 where $\overline{\mathrm{IS} 3}$ is an asynchronous input. External data must be valid at Port 3 by the data setup time (tIS) prior to the negative edge of $\overline{\mathrm{IS}}$ and remain valid for at least hold time, tIH. The width of the active low strobe cannot be less than tPWIS.


Figure 3-17. Port 3 Latch Setup and Hold Times

Port 3 can also be used in a configuration which utilizes some bits as outputs and the remainder as latched inputs. There is no conflict in this configuration. An MPU write to the Port 3 Data Register will not "re-open" the latch while an MPU read will obtain the latched input levels and the current output levels.

### 3.2.2 SC2: Output Strobe 3 ( $\overline{\mathbf{O S 3})}$

SC2 is configured as an output signal in all modes and, in Single Chip Mode, it provides an active low output strobe called OS3. This signal can be used to strobe outputs to an external device or provide a data acknowledgement depending on the configuration of Port 3. The active low strobe (pulse) is approximately one E-cycle wide and cannot be varied.
$\overline{\text { OS3 }}$ can be generated by either an MPU read or write to the Port 3 Data Register and is controlled by the Output Strobe Select (OSS) bit in the Port 3 Control and Status Register. If the bit is clear, a pulse is generated by an MPU read of the Port 3 Data Register; if set, it is generated by an MPU write.

A timing diagram for $\overline{\mathrm{OS} 3}$ is shown in Figure 3-18. Data is valid at the port not more than tPWD after the negative edge of E of the write cycle as shown in Figure 3-9. The active low output strobe occurs tOSD1 after the next positive edge of E. It should be noted that if Port 3 is being used as an output port, data can be considered valid on either edge of the $\overline{\mathrm{OS}}$ pulse. $\overline{\mathrm{OS} 3}$ is capable of driving one Schottky TTL load and 90 pF .


Figure 3-18. Output Strobe 3 ( $\overline{\mathbf{O S 3})}$ Timing

### 3.2.3 P30-P37: Port 3

Depending on the mode, Port 3 can be configured as (1) a parallel I/O port with two handshake control lines, (2) a bidirectional data bus, or (3) as a multiplexed address and data bus. In Single Chip Mode, it is configured as an I/O port controlled by its Data Direction and Control and Status Register. The output drivers of Port 3 are designed for one Schottky TTL load and 90 pF .

Timing diagrams for an MPU read and write to Port 3 are shown in Figures 3-8 and 3-9, respectively, where the read shown is for unlatched (LATCH ENABLE $=0$ ) operation. Timing for MPU reads using the input latch is shown in Figure 3-17. During an unlatched MPU read, valid data must be presented by setup time, tPDSU, before the negative edge of $E$ and must remain valid for at least hold time, tPDH, after the negative edge. It should be noted that the read timing for Ports 1, 2 and 4 is with respect to the positive edge of $E$ whereas the timing for an unlatched read of Port 3 is with respect to the negative edge.

During an MPU write cycle, data becomes valid at the output of the port not more than tPWD after the negative edge of $E$ of the write cycle. If interfacing to a CMOS device, however, data is not valid until a somewhat longer period, tCMOS, which allows the output to reach 0.7 VCC using external pull-up resistors.

Port 3 consists of two major functional elements: an Input/Output buffer and associated control logic. The buffer can be further divided into a three-state output driver, input and output Data Registers, a Data Direction Register, and a bus arbitrator for the MCU data bus. The Data and Data Direction Registers are directly accessible by MPU instructions from the Peripheral Data Bus only in the Single Chip Modes.

A logic diagram of the Port 3 Input/Output buffer is shown in Figure 3-19. Control signals which are active in Single Chip Mode are defined as follows:

- M47 is high only in Modes 4 and 7 (Single Chip Modes);
- POR is an active high internal reset signal which is synchronized with E;
- WP3 goes high during E of an MPU write to either the Port 3 Data or Data Direction Register;
- WIO3 goes high during $\overline{\mathrm{E}}$ after WP3 for an MPU write to the Port 3 output Data Register;
- DDR3 goes high during $\bar{E}$ after WP3 for an MPU write to the Port 3 Data Direction Register;
- DIBP couples the internal Peripheral Data Bus to the MPU Data Bus during an internal MPU read of an internal address excluding the Port 3 Data and Data Direction Registers;


Figure 3-19. Logic Diagram for Port 3

- DIB3 couples data from the Port 3 input Data Register to the MPU internal Data Bus during an MPU read whenever DIBP is not active;
- P3R enables the input latch and is controlled by the Latch Enable bit of the Port 3 Control and Status Register. If this bit is set, P3R will go low on a negative transition of IS3 and latch the input data. It will remain low until the Port 3 Register is read by the MPU. If the LATCH ENABLE bit is clear, P3R will remain high;
- DBRW3, DWR and LADD are not active in the Single Chip Mode and are held low.

During an MPU write operation, WP3 goes high on the rising edge of E during an access of either the Port 3 Data or Data Direction Register. One-half E-cycle later ( $\overline{\mathrm{E}}$ ), either WIO3 or DDR3 will go high depending on whether the output Data or Data Direction Register is being accessed. The halfcycle delay in the data path ensures that no transient "spikes" will appear in the output when a " 0 " is written to either the output Data or Data Direction Register.

During an MPU read, DIB3 is high and the input Data Register is coupled to the MPU Data Bus.* If the LATCH ENABLE bit of the Port 3 Control and Status Register is set, an $\overline{\text { IS3 }}$ negative edge will cause P3R to go low and latch data in the input Data Register. Following an MPU read of the Port 3 Data Register, P3R will return high on the rising edge of $E$ and make the latch transparent. P3R is not affected by an MPU write to the Port 3 Data Register.

[^4]The input Data Register in Port 3 (Figure 3-19) is similar to the Port 1 input Data Register shown in Figure 3-10. Note that the P3R coupler in the Port 3 diagram appears where the RIO1 coupler is located in the Port 1 diagram. In an unlatched MPU read of the Port 3 Data Register, however, P3R remains high which buffers unlatched data between Port 3 and the internal data bus. This accounts for the difference in read timing between Port 3 and the other three ports as shown in Figure 3-8.
3.2.3.1 PORT 3 CONTROL AND STATUS REGISTER. The Port 3 Control and Status Register ( $\$ 0 \mathrm{~F}$ ) is accessible only in Single Chip Mode and consists of four bits which control Port 3 operating characteristics. Three of the four bits are both readable and writeable while IS3 FLAG bit is a readonly status bit. The bits in the register are defined as follows:
\$0F

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IS3 | IS3 <br> IRQ1 <br> ENABLE | $\mathbf{X}$ | OSS | LATCH <br> ENABLE | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |

Bit 0 Not used.
Bit 1 Not used.
Bit 2 Not used.
Bit 3 LATCH ENABLE. This bit controls the input latch for Port 3. If set, input data to Port 3 is latched on the negative edge of Input Strobe ( $\overline{\mathrm{IS} 3}$ ). The latch is transparent on the rising edge of $E$ following an MPU read of the Port 3 Data Register (a read of the Port 3 Control and Status Register is not required to make the latch transparent). If clear, the latch is transparent. LATCH ENABLE is cleared by Reset.
Bit 4 OSS (Output Strobe Select). This bit controls whether $\overline{\mathrm{OS} 3}$ will be generated by an MPU read or write to Port 3. When clear, the strobe is generated by a read; when set, the strobe is generated by a write. OSS is cleared by Reset.
Bit 5 Not used.
Bit 6 IS3 IRQ1 ENABLE. This bit can be used to enable an IRQ1 interrupt in response to a negative edge of Input Strobe 3 (IS3). When clear, IS3 FLAG will be set but an interrupt will not be enabled. If IS3 IRQ1 ENABLE is set, an IRQ1 interrupt will be enabled whenever IS3 FLAG is set. IS3 IRQ1 ENABLE is cleared by Reset.
Bit 7 IS3 FLAG. This bit is a read-only status bit which is set by the MCU in response to a negative edge of Input Strobe 3 ( $\overline{\mathrm{IS} 3}$ ). It is cleared by a read of the Port 3 Control and Status Register (with IS3 FLAG set) followed by either a read or write of the Port 3 Data Register. This bit is cleared by Reset.

### 3.2.4 P40-P47: Port 4

Depending on the mode, Port 4 can be configured as (1) a parallel data port, (2) an address/input port, or (3) as a dedicated address output port. In Single Chip Mode, Port 4 is an 8 -bit data port where each bit can be configured as an input or output. During Reset, the Port 4 Data Direction Register is cleared which configures all of the lines as inputs. Lines can be changed to outputs by setting the desired bits in the Data Direction Register.

When configured as outputs, Port 4 can drive one Schottky TTL load and 90 pF . The Port 4 output driver also includes a depletion load transistor for each line. This can be considered equivalent to a pull-up resistor to VCC and allows it to directly interface with CMOS devices at VCC levels. Port 4 should not be pulled higher than VCC, however, due to the depletion load transistor which is coupled directly to VCC.

Timing diagrams for an MPU read and write to Port 4 are shown in Figures 3-8 and 3-9, respectively. During an MPU read, valid data must be presented for at least the setup time (tPDSU) before the positive edge of E corresponding to the MPU read cycle. Data is latched into Port 4 on the rising edge of $E$ of the read cycle, and must remain valid for at least the hold time (tPDH). Data is latched only during the MPU read cycle.

During an MPU write, data becomes valid at the output of the port by tPWD after the negative edge of $E$ of the write cycle. When interfacing to CMOS (at VCC levels), however, it is valid by tCMOS after the negative edge in order to allow levels to reach 0.7 VCC.

Port 4 consists of two major functional elements: an Input/Output buffer and associated control logic. The Port 4 control logic generates a read signal, RIO4, and three write signals, WP4, DDR4 and WIO4. These signals control accesses to the Port 4 input and output Data Registers and Data Direction Register. A logic diagram of the Input/Output buffer is shown in Figure 3-20 and consists of an input and output Data Register, Data Direction Register, and an output driver. The output Data Register is accessible from the internal Peripheral Data Bus only in Single Chip Mode and the input Data and Data Direction Registers are accessible only in Modes 4 to 7. In other modes, half of the address bus (either A0-A7 or A8-A15) is connected directly to the output driver. Definitions of signals in the logic diagram include:

- POR is an active high internal reset signal which is synchronized with E ;
- WP4 goes high during E of an MPU write to either the Port 4 Data or Data Direction Register;
- WIO4 goes high during $\overline{\mathrm{E}}$ after WP4 for an MPU write to the Port 4 Data Register;
- DDR4 goes high during $\overline{\mathrm{E}}$ after WP4 for an MPU write to the Port 4 Data Direction Register;
- $\mathrm{PDB}_{\mathrm{i}}$ is the ith line of the internal Peripheral Data Bus (PDB)
- RIO4 enables a read of the Port 4 input Data Register;
- PC2 is the most significant bit of the operating mode (set in Modes 4 to 7);
- MOD5 and MXM are inactive in Single Chip Mode and are held low.

In Modes 4 through 7, PC2 is held high which allows the port to be configured by its Data Direction Register. During an MPU read of the Port 4 input Data Register, RIO4 will go high during E while $\overline{\mathrm{RIO}}$ is driven low to prevent the data from changing while it is being read. When the RIO4 coupler is "on," data from the inverter is transferred to the Peripheral Data Bus.

During an MPU write to either the output Data or Data Direction Registers, WP4 will go high during E. One-half E-cycle later ( $\overline{\mathrm{E}}$ ), either the WIO4 or the DDR4 coupler will turn on depending on whether the Data or Data Direction Register is being accessed. This will couple data (one half-cycle delayed) to the selected register. The data path is delayed one-half E-cycle to prevent transient pulses at the output Data or Data Direction Register when writing a ' 0 "' to either register. The pulse is caused by precharging the Peripheral Data Bus as explained in the description for Port 1.


Figure 3-20. Logic Diagram for Port 4

### 3.3 EXPANDED NON-MULTIPLEXED MODE PIN DESCRIPTION

In the expanded non-multiplexed mode, the MCU can directly address an external memory space of 256 bytes located from $\$ 100$ through $\$ 1$ FF. SC1 is configured as an output and provides an external address select signal called Input/Output Select ( $\overline{\mathrm{IOS}}$ ). SC2 is always configured as an output and provides a Read/Write data bus control signal. Port 3 is configured as an 8 -bit bidirectional Data Bus while Port 4 is configured from Reset as an 8 -bit input data port. Using software, however, any combination of the Port 4 eight least significant address lines can be provided as outputs by setting the corresponding bits in its Data Direction Register. Stated alternatively, any of the Port 4 unrequired address lines can be used as additional data input lines. Internal pull-up resistors are provided to pull the Port 4 lines high until software configures the Data Direction Register.

### 3.3.1 SC1: Input/Output Select ( $\overline{\mathbf{I O S}}$ )

In the Expanded Non-Multiplexed Mode, SC1 provides an active low output called $\overline{\mathrm{IOS}}$ (Input/Output Select) which indicates when a certain range of addresses in the external memory space is sensed on the internal address bus. The signal is the output of an internal address decoder which uses lines A8 through A15 as inputs and is active low whenever an address from $\$ 0100$ through $\$ 01 \mathrm{FF}$ appears on the internal address bus. In other words, $\overline{\mathrm{IOS}}$ is active low when $\$ 01$ is detected on lines A8 to A15, of the internal address bus. $\overline{\mathrm{IOS}}$ is capable of driving one Schottky TTL load and 90 pF and can be used similar to an address pin. $\overline{\mathrm{IOS}}$ timing is shown in Figure 3-23.

Because $\overline{\mathrm{IOS}}$ must be used to determine when an external address is being referenced, software must address external read/write memory only from $\$ 100$ to $\$ 1 \mathrm{FF}$. While the Port 3 register addresses are not internal in the Expanded Non-Multiplexed Mode, $\overline{\mathrm{IOS}}$ is not active if they are referenced because their addresses are not in the range from $\$ 100$ to $\$ 1 \mathrm{FF}$.

### 3.3.2 SC2: R/ $\overline{\mathbf{W}}$ (Read/Write)

The $R / \overline{\mathbf{W}}$ (Read/Write) output signal is used to control the direction of transfers on the external Data Bus. A low level (Write) on the Read/Write line enables the Port 3 output drivers to the external Data Bus. A high level (Read) on the Read/Write line forces the drivers to a high impedance state and enables data to be read from an external device. The $R / \overline{\mathrm{W}}$ output is capable of driving one Schottky TTL load and 90 pF. Timing is shown in Figure 3-23.

### 3.3.3 P30-P37: Port 3 Data Bus (D0-D7)

Depending on the mode, Port 3 can be configured as (1) a parallel I/O port with two handshake control lines, (2) a bidirectional data bus, or (3) as a multiplexed address and data bus. In the Expanded Non-Multiplexed Mode, Port 3 functions as a bidirectional data bus. The output driver is a three-state device which remains in the high impedance (off) state except when the MCU performs a write operation. It is activated when $R / \bar{W}$ is low and $E$ is high. Each output is designed to drive one Schottky TTL load and 90 pF . Data bus timing is shown in Figure 3-23.

Three registers associated with Port 3 are decoded as external memory in the Expanded NonMultiplexed Mode. However, these three locations cannot be used for external read/write memory because $\overline{\mathrm{IOS}}$ is not active when the addresses appear on the bus. Furthermore, even if $\overline{\mathrm{IOS}}$ were active for these addresses, it would not be possible to distinguish between an access of \$06 (Port 3 Data Register) and $\$ 106$ (external memory reference).

The Port 3 data bus drivers are enabled only during a write to either an internal or external address. Because Port 3 will remain in a high impedance state, it is not possible to monitor the internal data bus during an MPU read of an internal location.

## NOTE

The internal Data Bus cannot be monitored during an MPU read of an internal location except in Mode 0.

The reader should also note that whenever the MPU detects a read from an address not in its internal address map, it reads from the Port 3 external Data Bus. This characteristic makes it possible to indirectly address an additional 256 external read-only locations in the expanded non-multiplexed mode as discussed in Chapter 8 (Section 8.4).

Port 3 consists of two major functional elements: an Input/Output buffer and associated control logic. The buffer can be further divided into a three-state output driver, input and output Data Registers, a Data Direction Register, and a bus arbitrator for the Peripheral Data Bus. The Data and Data Direction Registers are not accessible from the internal Peripheral Data Bus in the expanded
non-multiplexed mode and Port 3 is configured as a dedicated 8 -bit bidirectional data bus. A logic diagram for Port 3 is provided in Figure 3-21. The active signals for the expanded non-multiplexed mode are as follows:

- POR is an active high internal reset signal which is synchronized with E ;
- DWR couples the internal Peripheral Data Bus (PDB) to the Port 3 output driver and is active only during E;
- DIBP couples the internal Peripheral Data Bus to the MPU Data Bus during an internal MPU read;
- DIB3 couples data from the Port 3 input Data Register to the MPU Data Bus during an MPU read, whenever DIBP is not active;
- DBRW3 controls the state of the Port 3 output driver;
- P3R is inactive in the expanded non-multiplexed mode and is pulled high;
- M47, WP3, WIO3, DDR3 and LADD are not active in the expanded non-multiplexed modes and are held low.
In expanded non-multiplexed mode, M47 is low which isolates the output Data and Data Direction Registers from the output drivers. DWR is active during E while LADD is inactive and pulled low. These couplers connect the Peripheral Data Bus to the output drivers which, in turn, are controlled by DBRW3. DBRW3 is a function of Read/Write and $E$ : when $E$ is high DBRW3 follows Read/Write and is high at all other times.


Figure 3-21. Logic Diagram for Port 3 (Repeated)

During an MPU read, DBRW3 keeps the output driver in a high impedance state. The P3R coupler is held high (''on') and the bus arbitrator enables either the DIBP or DIB3 couplers depending on the address associated with the read. If the address is internal, DIBP is activated; otherwise, DIB3 is activated which links the external and internal Data Buses.

During an MPU write, the Peripheral Data Bus is connected to the output driver through the DWR coupler. DBRW3 is low during E of a write cycle which enables the output driver.

### 3.3.4 P40-P47: Port 4 Address Bus/Inputs

Depending on the mode, Port 4 can be configured as (1) a parallel Input/Output port, (2) an address/input port, or (3) as dedicated address outputs. In the expanded non-multiplexed mode, Port 4 is configured from Reset as an 8 -bit data input port. Using software, however, the port can be reconfigured to provide any combination of address lines, A0 to A7, of the address bus. Note that any bit configured as an output is an address line; otherwise, it is a data input line. Each output buffer has an internal pull-up resistor which pulls the output high if no external device is driving the port. Port 4 is capable of driving one Schottky TTL load and 90 pF .

A timing diagram for an MPU read of the Port 4 Data Register is shown in Figure 3-8. During an MPU read of Port 4, valid data must be present for at least setup time, tPDSU, before the positive edge of $E$ of the read cycle. Data is latched into Port 4 by this same edge and must remain valid for at least hold time, tPDH. Data is latched only during the read cycle.

Port 4 consists of two major functional elements: an Input/Output buffer and associated control logic. The Port 4 control logic generates a read signal (RIO4) and two write signals (WP4 and DDR4) which control accesses to the input Data Register and Data Direction Register. A logic diagram of the Input/Output buffer is provided in Figure 3-22. The diagram shows the input and output Data Registers, Data Direction Register, and an output driver. The output Data Register is not accessible from the internal Peripheral Data Bus in Expanded Non-Multiplexed Mode (5). The input Data and Data Direction Registers are accessible, however, in Modes 4 to 7. Definitions in the logic diagram which are active in the Expanded Non-Multiplexed Mode include:

- POR is an active high internal reset signal which is synchronized with E ;
- WP4 goes high during E of an MPU write to the Port 4 Data Register;
- DDR4 goes high during $\overline{\mathrm{E}}$ after WP4 for an MPU write to the Port 4 Data Direction Register;
- $\mathrm{PDB}_{\mathrm{i}}$ is the ith line of the internal Peripheral Data Bus (PDB);
- RIO4 causes a read of the Port 4 input Data Register;
- MOD5 is high only in Mode 5;
- $\mathrm{AL}_{\mathrm{i}}$ is the ith line of the address bus where i varies from 0 to 7 (A0-A7);
- $\mathrm{AH}_{\mathrm{i}}$ is the ith line of the address bus where i varies from 8 to 15 (A8-A15);
- PC2 is the most significant bit of the operating mode;
- MXM and WIO4 are inactive in the expanded non-multiplexed mode and are held low.

In the expanded non-multiplexed mode, the WIO4 coupler isolates the internal Peripheral Data Bus from the port output Data Register. The WP4 and DDR4 couplers are active during MPU writes to the Data Direction Register from the Peripheral Data Bus. The MOD5 coupler is on and connects the eight least significant addresses $\left(\mathrm{AL}_{\mathrm{i}}\right)$ to the output Data Register and driver. If the Data Direction Register bit is clear, however, the output driver will remain in a high impedance (off) state and input data can be read from the PDB. If the DDR bit is set, the $A L_{i}$ address line will appear as an output.


Figure 3-22. Logic Diagram for Port 4 (Repeated)
During an MPU read of the Port 4 input Data Register, $\overline{\text { RIO4 }}$ is driven high while $\overline{\text { RIO4 }}$ goes low. The $\overline{\mathrm{RIO}}$ coupler prevents data from chaning while it is being read by latching it into the FET parasitic capacitance. If configured as an output, the read will refelect the level associated with the address line. An MPU write to the Port 4 Data Register has no effect on MCU operation in the expanded non-multiplexed mode.

NOTE
Addresses A0 to A7 are not provided in the Expanded Non-Multiplexed Mode (5) until the Port 4 Data Direction Register has been configured by software.

### 3.3.5 Expanded Non-Multiplexed Bus Timing

The Expanded Non-Multiplexed bus is compatible with the M6800 family of parts. It is a synchronous bus clocked by E (Enable) where every bus cycle is either a read or write cycle. Occassionally, the MPU does not require a memory reference during execution of an instruction and the idle bus cycle appears as an MPU read of an internal location (\$FFFF). While $\overline{\text { RESET }}$ is held low, $\overline{\mathrm{IOS}}, \mathrm{R} / \overline{\mathrm{W}}$, and Port 4 are pulled high and the Data Bus (Port 3 ) is held in a high impedance state.

Figure 3-23 illustrates timing for the Expanded Non-Multiplexed Bus. Address, R/ $\overline{\mathrm{W}}$, and $\overline{\mathrm{IOS}}$ are valid by tAD after the negative edge of E. During an MPU write, data on the Data Bus (D0-D7) is valid by tDDW after the next positive edge of $E$ and must be captured by an external device no later than hold time, thW, after the next negative edge of E. Note that A0-A7, R/ $\overline{\mathbf{W}}$, and $\overline{\mathrm{IOS}}$ remain valid for at least hold time, $\mathrm{t}_{\mathrm{AH}}$, after the negative edge of E .


Figure 3-23. Expanded Non-Multiplexed Bus Timing
During an MPU read cycle, Address, $\mathrm{R} / \overline{\mathrm{W}}$, and $\overline{\mathrm{IOS}}$ are valid by tAD time after the negative edge of E. The external device has a maximum access time of $\mathrm{t}_{\mathrm{ACCN}}$ before valid data must be presented to the data bus. Data must be valid by at least setup time, tDSR, before the next negative edge of $E$ and remain valid by hold time, tHR, after the next negative edge. Address, $\mathrm{R} / \overline{\mathrm{W}}$, and $\overline{\mathrm{IOS}}$ remain valid for at least $t^{A H}$ after the negative edge of $E$. The access time, $\mathrm{t}_{\mathrm{ACCN}}$, is a derived quantity and is computed from when the address bus becomes valid. Although provided in the Data Sheet, it can be computed from the following equation:

$$
\mathrm{t} A C C N=\mathrm{PWEH}+\mathrm{tAS}-\mathrm{tDSR}
$$

A typical system implementation is shown in Figure 3-24 and additional examples are included in Chapter 8.

### 3.3.6 Monitoring the Expanded Non-Multiplexed Bus

The MC6801 Data Sheet and Appendix F contains a cycle-by-cycle description of the bus activity for each instruction with respect to the MCU internal buses. This table, however, requires some interpretation to obtain the exact description for either of the two types of MCU buses.

When using this table, the reader must remember that the internal data bus cannot be monitored during an MPU read unless in Mode 0 . During these read cycles, Port 3 - which provides the data bus - is held in the high impedance state.

In the expanded non-multiplexed mode, the external data bus is driven by the Port 3 output drivers during an MPU write to any location. The external data bus is not active, however, during MPU reads from internal locations. In a typical application using this mode, the program resides in the internal ROM. A significant portion of the total bus cycles, therefore, are internal MPU reads in this case which tends to limit the usefulness of a logic analyzer. A logic analyzer can be used to monitor all accesses to the external memory space in the range from $\$ 100$ to $\$ 1 \mathrm{FF}$.


Figure 3-24. Typical Expanded Non-Multiplexed System

From the cycle-by-cycle description, the reader should note that the address bus provides "Op Code Address" and "Op Code Address + 1" during the first two cycles of every MC6801 instruction. Note that this is also true for single byte inherent instructions such as NOP or MUL. While this may appear to be an anomaly, the explanation is quite simple: when "Op Code Address +1 " appears, the operation code has not yet been decoded to determine the addressing mode of the instruction. The reader should also be able to recognize idle bus cycles such as the last eight cycles of the MUL instruction.

Figure 3-25 presents a sample instruction sequence for a ROM-resident program and indicates its bus activity on a cycle-by-cycle basis when operating in the expanded non-multiplexd mode. If the reader is not familiar with the instruction set, perhaps it would be prudent to skip this section on first reading and return to it after reading Chapter 4.

## 1. Instruction Sequence


2. Bus Activity when Executing the Instruction Sequence

| Internal <br> Address <br> Bus | Internal <br> Data <br> Bus | External <br> Address <br> Bus | External <br> Data <br> Bus | R/ | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F800 | 86 | 00 | $* *$ | 1 |  |
| F801 | AA | 01 | $* *$ | 1 | 1 |
| F802 | 97 | 02 | $* *$ | 1 | 1 |
| F803 | 80 | 03 | $* *$ | 1 | 1 |
| 0080 | AA | 80 | AA | 0 | 1 |
| F804 | 96 | 04 | $* *$ | 1 | 1 |
| F805 | 80 | 05 | $* *$ | 1 | 1 |
| 0080 | AA | 80 | $* *$ | 1 | 1 |
| F806 | B7 | 06 | $* *$ | 1 | 1 |
| F807 | 01 | 07 | $* *$ | 1 | 1 |
| F808 | 00 | 08 | $*$ | 1 | 1 |
| 0100 | AA | 00 | AA | 0 | 0 |
| F809 | B6 | 09 | $* *$ | 1 | 1 |
| F80A | 01 | $0 A$ | $* *$ | 1 | 1 |
| F80B | 00 | OB | $* *$ | 1 | 1 |
| 0100 | AA | 00 | AA | 1 | 0 |
| F80C | 20 | $0 C$ | $* *$ | 1 | 1 |
| F80D | F2 | $0 D$ | $* *$ | 1 | 1 |
| FFFF | (FFFF) | FF | $* *$ | 1 | 1 |

"**" indicates that the Port 3 Data Bus drivers are held in the high impedance state.
"(FFFF)" indicates the contents of location \$FFFF.
Figure 3-25. External Bus - Expanded Non-Multiplexed Mode

### 3.4 EXPANDED MULTIPLEXED MODES PIN DESCRIPTIONS

In the expanded multiplexed modes, the MCU has the capability to access a 64 K byte address space. SC1 is configured as an output and provides a timing signal called Address Strobe which is used to control de-multiplexing of the address and data buses. SC2 is also configured as an output and provides a Data Bus control signal called Read/Write. In Modes 0 through 3, Port 3 is configured as a time multiplexed address/data bus and Port 4 provides the remaining address lines (A8-A15). In Mode 6, however, Port 4 is configured from Reset as an 8-bit data input port. It can then be reconfigured by setting bits in the Port 4 Data Direction Register to provide any combination of address lines, A8 to A15.

### 3.4.1 SC1: Address Strobe (AS)

In all expanded multiplexed modes, the eight least significant bits of the address bus (A0-A7) are time multiplexed with the data bus. SC 1 is configured as AS (Address Strobe) which can be used as a control signal to demultiplex the two buses using a transparent latch such as a 74LS373 or MC6882. AS is derived from alternating transitions of the MCU input clock except that it is held low while E is high.

AS is also used internally to enable the eight least significant address lines to the port. Between logic highs of AS and E, Port 3 is forced to a high impedance state to prevent possible bus contention. AS is designed to drive one Schottky TTL load and 90 pF , and timing is shown in Figure 3-28*.

### 3.4.2 SC2: R// $\overline{\mathbf{W}}$ (Read/Write)

SC2 is configured as Read/Write in the expanded multiplexed modes and can be used to control the direction of Data Bus transfers. A low level (write) on the $R / \overline{\mathbf{W}}$ line enables the Port 3 Data Bus driver and allows data to be transferred from the MCU to an external device. A high level (read) on the $\mathrm{R} / \overline{\mathrm{W}}$ line forces Port 3 to a high impedance state (except in Mode 0 ) and enables reading the Data Bus. The $\mathbf{R} / \overline{\mathrm{W}}$ line is capable of driving one Schottky TTL load and 90 pF , and timing is shown in Figure 3-28.

### 3.4.3 P30-P37: Port 3 Multiplexed Address/Data Bus

Depending upon the mode, Port 3 can be configured as (1) a parallel I/O port with two handshake control lines, (2) an 8-bit bidirectional data bus, or (3) as a multiplexed address and data bus. In the expanded multiplexed modes, Port 3 is configured to drive a time multiplexed address and data bus. While AS is high, Port 3 provides addresses A0 to A7. While E is high, Port 3 functions as an 8 -bit bidirectional Data Bus controlled by $\mathrm{R} / \overline{\mathrm{W}}$. Between AS and E , the port is held in a high impedance state to prevent possible bus conflicts.

With respect to the external data bus, the Port 3 output drivers are three-state devices which remain in the high-impedance (off) state except:

1. during a write operation when $R / \bar{W}$ is low and $E$ is high (modes $1,2,3$ and 6 ), or
2. during a write operation when $R / \bar{W}$ is low and $E$ is high and during a read operation of an internal MCU location when $R / \bar{W}$ and $E$ are high (Mode 0).
Each output buffer is capable of driving one Schottky TTL load and 90 pF . Port 3 functions identically in all expanded multiplexed modes except Mode 0 and this exception is discussed in Section 3.4.3.2
[^5]Port 3 consists of two major functional elements: an Input/Output buffer and associated control logic. The buffer can be further divided into a three-state output driver, input and output Data Registers, a Data Direction Register, and a bus arbitrator for the MCU data bus. The Data and Data Direction Registers are accessible from the internal Peripheral Data Bus only in the single chip modes. In all other modes, the output signals (either data or addresses) are connected directly to the output drivers.
3.4.3.1 PORT 3 IN EXPANDED MULTIPLEXED MODES 1, 2, 3 AND 6. A logic diagram for Port 3 is provided in Figure 3-26 where signal definitions are as follows:

- POR is an active high internal reset signal which is synchronized with E;
- DBRW3 controls the state of the Port 3 output drivers. It is identical to $\overline{\mathrm{AS}}$ until E ; it then follows $R / \bar{W}$. Between AS and $E$, it is low;
- LADD couples the eight least significant address lines to the Port 3 output drivers;
- DWR couples the internal Peripheral Data Bus (PDB) to the Port 3 output driver and is active only during E ;
- DIBP couples the Peripheral Data Bus (PDB) to the MPU data bus during an internal MPU read;


Figure 3-26. Logic Diagram for Port 3 (Repeated)

- DIB3 couples data from the Port 3 input Data Register to the MPU data bus during an MPU read whenever DIBP is not active;
- $\mathrm{AL}_{\mathrm{i}}$ is the ith line of the address bus where i varies from 0 to 7 (A0 to A 7 );
- M47, WIO3, DDR3 and WP3 are inactive in the expanded multiplexed modes and are held low;
- P3R is inactive in the expanded multiplexed mode and is held high.

In the expanded multiplexed modes, M47 is low which isolates the output Data Register from the output driver and inhibits the Data Direction Register from controlling the state of the output driver. The eight least significant address lines are coupled to the Port 3 output drivers through the LADD couplers. AS, through DBRW3, enables the output drivers to provide the eight least significant address outputs, $\mathrm{AL}_{\mathrm{i}}$.

After hold time, tAHL, following the negative edge of AS, the output drivers assume a high impedance state. If the MPU is writing, however, DBRW3 will go low during E and couple data from the internal Peripheral Data Bus to the output drivers through the DWR coupler. Therefore when the MPU writes, it drives both the peripheral and external data buses.

During E of an MPU read, DBRW3 keeps the output drivers in a high impedance (off) state. If the address is an internal location, the DIBP signal couples the Peripheral Data Bus to the MPU data bus during E and the output drivers will remain in a high impedance state. If the location is not an internal location, DIB3 will couple the external data bus from the Port 3 input Data Register to the MPU Data Bus.

It should be noted that there is no bus conflict associated with enabling devices to the MCU Data Bus in response to internal MCU addresses in Modes 1, 2, 3, and 6; if this occurs, those devices will be accessed during MPU writes. During MPU reads, however, the Port 3 bus arbitrator will force DIBP high while DIB3 is pulled low and the MPU will read only from the Peripheral Data Bus. Although the address of referenced internal locations will appear on the Address Bus, the Port 3 output drivers will remain in a high-impedance state during $E$. As a consequence, the external data bus will then be driven only if an external device responds to the address. This characteristic must be kept in mind if attempting to monitor the Data Bus with a logic analyzer. Only in Mode 0 can the Peripheral Data Bus be monitored during an MPU read of an internal address.

NOTE
A logic analyzer can be used to monitor the Peripheral Data Bus during MPU reads of internal locations only in Mode 0.
3.4.3.2 PORT 3 IN EXPANDED MULTIPLEXED TEST MODE 0 . In Mode 0, Port 3 and its associated control signals function identical to the other expanded multiplexed modes with two notable exceptions:

First, a two-cycle delay is added to the reset (POR) signal in the DBRW3 and the DIB3 circuit. During the initial two cycles after the positive edge of RESET, DBRW3 forces Port 3 to be an input during $E$ and the DIB3 coupler connects the external and MPU Data Buses. An external address decoder must trap \$FFFE and \$FFFF on the address bus, only during two cycles after Reset, and provide a Reset vector during these two cycles. Because the Reset vector is fetched from external
memory only during these two cycles, control can be passed to a program residing in external memory which is able to access the entire ROM. Subsequent accesses to the interrupt vector area (\$FFFO-\$FFFF), such as MPU reads, will address the internal ROM. This feature facilitates testing of the entire ROM pattern.

Finally, in order to monitor the Peripheral Data Bus during MPU reads of internal locations, appropriate logic is incorporated for DBRW3 which enables the Port 3 output drivers during MPU reads of internal locations. In order to avoid bus contention, however, no external device can be enabled to the Data Bus during an MPU read of an internal address in Mode 0.*

### 3.4.4 P40-P47: Port 4 Address Bus/Data Inputs

Depending upon the mode, Port 4 can be configured as (1) a parallel Input/Output port, (2) an address/input port, or (3) as dedicated address outputs. In the expanded multiplexed modes, it can function either as part of the address bus or as an address/input data port. Port 4 functions significantly different in Modes 0 through 3 than it does in Mode 6. In Modes 0 through 3, the port always provides address lines A8 through A15 as outputs. The port Data and Data Direction Register are not accessible from the Peripheral Data Bus and their addresses are decoded as external memory locations.

In Mode 6, Port 4 is configured from Reset as data port input lines which can be re-configured by software to provide any combination of the eight most significant address lines (A8-A15). In this mode, the output Data Register is isolated from the internal Peripheral Data Bus but both the input Data and Data Direction Register are accessible. The Port 4 Data Direction Register controls the configuration of the port and is cleared during Reset. This configures the port as eight parallel input data lines with internal pullup resistors to VCC. Any combination of address lines A8 through A15 can be obtained by setting the corresponding bits in the Port 4 Data Direction Register where bit 0 controls address line A8.

A timing diagram for MPU reads of the Port 4 input Data Registers is shown in Figure 3-8. During an MPU read of Port 4, valid data must be presented for at least setup time, tPDSU, before the positive edge of E of the read cycle. Data is latched into Port 4 by this same edge and must remain valid for at least hold time, tPDH, after this edge. Data is latched by Port 4 only during the read cycle.

Port 4 consists of two major functional elements: an Input/Output buffer and associated control logic. The Port 4 control logic generates a read signal, RIO4, and two write signals, WP4 and DDR4, which control accesses to the input Data Register and Data Direction Register. A logic diagram of the Input/Output buffer is repeated in Figure 3-27 and consists of input and output Data Registers, Data Direction Register, and output driver. The output Data Register is accessible from the internal Peripheral Data Bus only in Single Chip Mode. The input Data and Data Direction Registers are accessible only in Modes 4 to 7. In other modes, the most significant half of the address bus is connected directly to the output drivers. Definitions in the logic diagram which are active in Expanded Multiplexed Mode include:

- POR is an active high internal reset signal which is synchronized with E;
- WP4 goes high during E of an MPU write to the Port 4 Data Direction Register (Active only in Mode 6);
*A mode 0 chip select circuit is discussed in Appendix J.


Figure 3-27. Logic Diagram for Port 4 (Repeated)

- DDR4 goes high during $\overline{\mathrm{E}}$ after WP4 for an MPU write to the Port 4 Data Direction Register (Active only in Mode 6);
- $\mathrm{PDB}_{\mathrm{i}}$ is the ith line of the internal Peripheral Data Bus (PDB);
- RIO4 enables a read of the Port 4 input Data Register (Active only in Mode 6);
- MXM is pulled high in all Expanded Multiplexed Modes;
- PC2 is the most significant bit of the operating mode;
- $\mathrm{AH}_{\mathrm{i}}$ are the eight most significant lines of the address bus where i varies from 8 to 15 (A8 to A15);
- MOD5 and WIO4 are inactive in the expanded multiplexed mode and are held low.

In modes 0 through 3, all of the register control signals (RIO4, WP4, DDR4, WIO4) are inactive and their associated couplers isolate the Data and Data Direction Register from the internal Peripheral Data Bus. PC2 is held low in these modes and configures the port as address outputs (A8-A15). The MOD5 coupler is inactive and the MXM coupler connects the most significant eight address lines, $\mathbf{A H}_{\mathbf{i}}$, to the Data Register and output drivers.

In Mode 6, WIO4 remains inactive and isolates the output Data Register from the Peripheral Data Bus. The remaining Port 4 register control signals (WP4, DDR4, and RIO4) are active and allow the input Data Register and Data Direction Register to be accessed from the internal Peripheral Data Bus. PC2 is high in Mode 6, which allows the Port 4 Data Direction Register to control the configuration of each bit. Reset clears the Data Direction Register which configures the port as eight parallel input lines.

## NOTE

In Mode 6, address lines, A8 through A15, are not provided until the Port 4 Data Direction Register is configured using software. Internal pull-up resistors are intended to pull the lines high until this step is performed.

### 3.4.5 Expanded Multiplexed Bus Timing

The Expanded Multiplexed bus is compatible with the M6800 family of parts. It is a synchronous bus clocked by E (Enable) where every bus cycle is either a read or write cycle. Occasionally, the MPU does not require a memory reference during an E-cycle of a particular instruction. The last cycle of a branch instruction, for example, is an idle bus cycle. All of the address lines and $\mathrm{R} / \overline{\mathrm{W}}$ are forced high during idle bus cycles which appears as a read of \$FFFF. While $\overline{\text { RESET }}$ is held low, R/ $\overline{\mathbf{W}}$, AS, and address lines A8 to A15 are pulled high while the Port 3 output driver is forced to a high-impedance state.

An expanded multiplexed bus timing diagram is shown in Figure 3-28. During an MPU write cycle, address lines A8 to A15 and R/W become valid tAD after the negative edge of $E$. The least significant eight lines of the address bus do not become valid, however, until tASM before the rising edge


Figure 3-28. Expanded Multiplexed Bus Timing
of E. An external transparent latch must be provided to capture address lines, A0 to A7, by taHL after the negative edge of AS. AS can be used to control the latch as shown in Figure 3-29. After the negative edge of AS plus the hold time tAHL, Port 3 is held in a high-impedance state until tDDW after the next positive edge of $E$ at which time the Data Bus becomes valid. Data will remain valid for at least tHW after the next negative edge of E . Note that both the entire address bus (A0-A7 are latched) and $R / \bar{W}$ are valid $t_{A S M}$ before the positive edge of $E$ and remain valid for tHW after the negative edge of $E$.

During a read bus cycle, addresses A8 to A15 and $R / \overline{\mathrm{W}}$ are valid tAD after the negative edge of E . A transparent latch must be employed to capture A0 through A7 and these addresses become valid tASM before the next positive edge of E. The selected device can be enabled to the Data bus no earlier than tAHL after the negative edge of Address Strobe to avoid contention with the address bus. The address bus and $\mathrm{R} / \overline{\mathrm{W}}$ are valid for access time, $\mathrm{t} A C C M$, before data is required to be valid. Data must remain valid for at least hold time, tHR, after the next negative edge of $E$. Note that the address bus remains valid until AH after the negative edge of E . The maximum access time, tACCM, is a derived amount which is computed from when the latter of the two halves of the address bus becomes valid. Although it is given in the Data Sheet, it can be computed from the following equation:

$$
\mathrm{t}_{\mathrm{ACCM}}=\mathrm{PWEH}+\mathrm{t} \mathrm{ASM}-\mathrm{tDSR}
$$

A typical system implementation is shown in Figure 3-30. Additional examples are included in Chapter 8.


Figure 3-29. Typical Bus De-Multiplexing Latch Arrangement


Figure 3-30. Typical Expanded Multiplexed System

A somewhat unusual situation can exist while $\overline{\text { RESET }}$ is held low. Expanded Multiplexed Bus activity during Reset will appear as MPU reads of \$FFXX where XX is determined by external devices. Further complexity is introduced because AS is held high which means that the least significant lines are never latched. Any "data"' that appears during E, therefore, is passed through the latch as "A0 to A7." It is unlikely that any bus contention will result in this situation, however, provided not more than one device responds to addresses \$FF00 to \$FFFF. This situation will not occur if external pull-up resistors are used for Port 3 or if chip selects are qualified with a low level AS signal.

### 3.4.6 Monitoring the Expanded Multiplexed Bus

The MC6801 Data Sheet and Appendix F contain a cycle-by-cycle description of the bus activity for each instruction where the data shown is with respect to the MCU internal buses. Some interpretation of this table is required, however, to obtain an exact description for a particular MC6801 bus. While the external address bus will always appear as indicated, the external data bus may not always agree with what is shown in the table. Except in Mode 0, Port 3 - which provides the data bus - is held in the high impedance state during MPU read cycles of internal locations. If executing a program from the internal ROM, these cycles will constitute a significant portion of bus activity.

When using a logic analyzer with the expanded multiplexed bus, the reader should remember that:

1. it should be triggered with the negative edge of $E$ (Enable) and be connected to the de-multiplexed bus,
2. the external and internal address buses will always have the same value,
3. the external and internal data buses will always have the same value for MPU writes and MPU reads of external locations,
4. unless in Mode 0 , the external data bus is not valid during MPU read cycles of internal locations.

When examining the cycle-by-cycle description, the reader should note that the address bus always provides "Op Code Address" and "Op Code Address + 1" during the first two cycles of every MC6801 instruction. While this may appear unusual, the explanation is quite simple: when the "Op Code Address + 1" appears on the Address Bus, the MPU has not yet decoded the operation code to determine the addressing mode of the instruction. The reader should also be able to recognize idle bus cycles such as the last eight cycles of the MUL instruction.

The sample instruction sequence presented in Figure 3-31 is included to illustrate the bus traffic on a cycle-by-cycle basis for Mode 1 where the program resides in external memory at $\$ 1000$. If it was resident in the ROM at, for example, $\$$ F800, the bus activity would be identical to that shown in Figure 3-25 except: (1) the column for IOS is not applicable, and (2) the external address bus would be identical to the internal address bus. If the reader is not famliar with the instruction set, perhaps it would be wise to skip this section and return to it after reading Chapter 4.

1. Instruction Sequence

| Address | Machine Code |  | Label | Operation | Operand |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ORG | \$1000 |
| 1000 | 86 AA |  | LOOP | LDAA | \#\$AA |
| 1002 | 9780 |  |  | STAA | \$80 |
| 1004 | 9680 |  |  | LDAA | \$80 |
| 1006 | B7 01 | 00 |  | STAA | \$100 |
| 1009 | B6 01 | 00 |  | LDAA | \$100 |
| 100C | 20 F2 |  |  | BRA | LOOP |

2. Bus Activity when Executing the Instruction Sequence (For Mode 1)

| Internal <br> Address <br> Bus | Internal <br> Data <br> Bus | External <br> Address <br> Bus | External <br> Data <br> Bus | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 1000 | 86 | 1000 | 86 | 1 |
| 1001 | AA | 1001 | AA | 1 |
| 1002 | 97 | 1002 | 97 | 1 |
| 1003 | 80 | 1003 | 80 | 1 |
| 0080 | AA | 0080 | AA | 0 |
| 1004 | 96 | 1004 | 96 | 1 |
| 1005 | 80 | 1005 | 80 | 1 |
| 0080 | AA | 0080 | $*$ | 1 |
| 1006 | B7 | 1006 | B7 | 1 |
| 1007 | 01 | 1007 | 01 | 1 |
| 1008 | 00 | 1008 | 00 | 1 |
| 0100 | AA | 0100 | AA | 0 |
| 1009 | B6 | 1009 | B6 | 1 |
| $100 A$ | 01 | 100 A | 01 | 1 |
| $100 B$ | 0 | $100 B$ | 00 | 1 |
| 0100 | AA | 0100 | AA | 1 |
| 100 C | 20 | $100 C$ | 20 | 1 |
| $100 D$ | F2 | $100 B$ | F2 | 1 |
| FFFF | (FFFF) | FFFF | (FFFF) | 1 |

""*" indicates that the Port 3 Data Bus drivers are held in the high impedance state. "(FFFF)" indicates the contents of location \$FFFF.

Figure 3-31. External Bus - Expanded Multiplexed Mode

## CHAPTER 4 <br> THE MC6801 MICROPROCESSOR UNIT (MPU)

### 4.0 INTRODUCTION

The Microprocessor Unit (MPU) is that portion of the MC6801 which executes the instruction set and can be considered an enhanced version of the MC6800. Several new instructions have been added and its internal organization has been improved to yield greater throughput for many instructions. Both the source and object code of the MC6800 are upward compatible with the MC6801. Instruction cycle counts, however, have been reduced for many instructions.

A programming model of the MC6801 is shown in Figure 4-1. The MPU includes two 8-bit accumulators, A and B, which can be concatenated to form a double byte accumulator referred to as accumulator D or A:B where accumulator A contains the most significant byte. The MPU also includes a 16-bit Index Register, a 16-bit Stack Pointer, a 6-bit Condition Code Register, and a 16-bit Program Counter. The MC6801 programming model is identical to the model for the MC6800 except that the two accumulators can be concatenated for double byte instructions.


Figure 4-1. MC6801 MPU Programming Model

This chapter is concerned with the definition and application of the MC6801 instruction set and assumes that the reader has no experience with the MC6800. However, many comparisons between the two MPUs are offered for the benefit of those readers who are familiar with the MC6800. Before beginning a detailed discussion of the instruction set, however, it is first necessary to introduce a concept which will be used extensively in this discussion: symbolic addressing.

While entire programs can be written in the MC6801 natural machine code language, it is usually a tedious and error-prone operation. It is much more convenient to prepare a program using mnemonics and symbols with which to reference both machine operations and memory locations. The resultant program can then be processed by yet another program - called an Assembler which will interpret the symbols and produce equivalent MC6801 machine code. The use of symbols to act as surrogates for actual memory locations is known as symbolic addressing. This discussion will utilize the symbolic addressing capability of the MC6801 Assembly Language as the vehicle on which to base this MPU discussion.

The reader should be advised, however, that while the MC6801 machine code is fixed, assembly language can vary according to the whims of the programmer writing the assembler program. This discussion uses the assembly language which is compatible with Motorola's M6800 family assemblers and is intended to be supplemented with the MDOS Macroassembler Reference Manual [Publication No. M68MASR(D)].

### 4.1 ASSEMBLER SOURCE STATEMENTS

While programs can be written in the MC6801 machine code language, there is no convenient method available to associate the operations with their corresponding machine code value. For this reason, machine instructions are assigned a three or four letter mnemonic which is intended to be suggestive of its operation. The fundamental entity in an assembly language program is the "statement" which can be translated into no more than one machine instruction. A program is written as a series of statements using symbolic language. The symbols can be manually translated into machine code using a table of mnemonics and symbols and their corresponding machine code. Typically, however, the translation is performed by an Assembler.

During the process of assembly, each statement invoking a machine instruction is converted to one, two or three bytes of machine code depending upon the addressing mode of the instruction. A special type of statement, an assembly directive, is useful in controlling and documenting the program but generates no machine code. Typical assembler directives include PAGE (go to top of next page), ORG (set assembler location counter), and SPC (space). These and additional assembler directives are defined in the Macroassember Reference Manual.

An assembly language statement consists of one to four fields: label, operation, operand, and comment. An optional fifth field, a sequence number, can also be included but is omitted in this discussion. The four fields are separated by one or more spaces as illustrated in the following statement:

| Machine Code | Label | Operation |  | Operand | Comments |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 7D 1000 | BEGIN1 | TST | DATA |  | TEST BYTE AT DATA |  |

This instruction causes the MPU to test the contents of the memory location associated with the symbol, DATA, and set the Condition Code Register bits accordingly. The corresponding three bytes of machine code are also shown (in hexadecimal) where DATA is located at 1000 (hex). The machine code is the result of translation and is not part of the statement.

Every statement must include at least a mnemonic in the operation field. A symbol in the label field is required if the location is to be symbolically addressed in the operand field of another instruction. An operand field could be required depending upon the type of instruction. The comment field is always optional - at the convenience of the programmer - for describing and documenting the program.

### 4.1.1 Labels

Labels can correspond with either a specific numerical value (Equate directive) or the address of a memory location. The memory location can represent the destination of a branch instruction or the start of a data area. This use of symbolic references to memory allows statements to be written without specifying actual memory locations. For instance, the symbol, DATA, in the above example can reside anywhere in memory. An entry in the label field is required for all statements which are the destination of jump and branch instructions and in statements using the EQU (Equate) directive. In the above example, BEGIN1 serves to identify the location if it is used as the destination of a branch or jump instruction located elsewhere in the program. That instruction will, in turn, have BEGIN1 in its operand field.

Labels consist of one to six characters using any alphanumeric combination of the letters A-Z, digits $0-9$, or the two special characters, "." (period) and " $\$$ " (dollar). The first character in any label, however, must be either a letter or the character, ". ". Exceptions include three single character labels, $\mathbf{A}, \mathrm{B}$, and X which are reserved by the assembler for referencing accumulator A , accumulator B, and the Index Register, respectively. Note that ' $D$ '" is not a reserved symbol. The programmer cannot put a space before the D in the three double accumulator shift instructions (LSLD, ASLD, LSRD) in order to avoid ambiguities with the single byte shift instruction and a symbol called "D."

If the label field is included, it must begin in the first character position of the statement. Two other characters which can also occupy this position have special meaning to the Assembler as indicated below.

| First Character |  |
| :--- | :--- |
| Assembler Interpretation |  |
| (blank) | No label field |
| A-Z, "." | Comment statement; print only |
|  |  |

The Macroassembler Reference Manual should be consulted for more detailed information.

### 4.2 ADDRESSING MODES

Memory references always appear in the operand field of a statement where the particular method used is called an "addressing mode." The number of different addressing modes is often an indicator of the flexibility and power of the processor instruction set. The MC6801 has a total of six addressing modes: (1) inherent, (2) immediate, (3) extended, (4) direct, (5) relative and (6) indexed.

Each of the addressing modes (except inherent) results in an internally generated double byte value referred to in this discussion as the instruction "effective address." This is the resultant value of a statement operand field and is the value which appears on the address bus during the memory reference cycle. The addressing mode is an implicit part of every MC6801 opcode.

### 4.2.1 Inherent Addressing Mode

Many MC6801 instructions do not require an operand because the effective address is inherent in the instruction itself. For instance, the instruction ABA causes the MPU to add the contents of accumulators A and B and place the result in accumulator A. The instruction INCB causes the contents of accumulator B to be increased by one. Similarly, INX, causes the Index Register to be increased (incremented) by one. These three examples of inherent instructions do not require an operand. The statements and machine code generated for them are shown below.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 1B |  | ABA |  | $A+B \rightarrow A$ |
| 5C |  | INCB |  | B $+1 \rightarrow B$ |
| 08 |  | INX |  | $\mathbf{X}+1 \rightarrow \mathbf{X}$ |

The reader should note that all inherent instructions require only a single byte of machine code and have no operand field in the statement.

### 4.2.2 Immediate Addressing Mode

In the immediate addressing mode, the machine code byte(s) which follow the operation code is the value of the statement operand field rather than the address of a value. The effective address of the instruction in this case is specified by the "\#" sign and implicitly points to the byte following the opcode. The immediate value is limited to either one or two bytes depending only on the size of the register also included in the statement. Examples of several statements which use the immediate addressing mode are shown below. Symbols used in these statements are defined immediately after the examples.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8616 |  | LDAA | \#22 | $22 \rightarrow$ ACCA |
| C8 34 |  | EORB | \#\$34 | XOR (\$34,ACCB) |
| 8124 |  | CMPA | \#\%100100 | CMPA \#\$24 |
|  | CAT | EQU | 7 | CAT SAME AS 7 |
| 8607 |  | LDAA | \#CAT | $7 \rightarrow$ ACCA |
| CC 1234 |  | LDD | \#\$1234 |  |
| CC 0007 |  | LDD | \#7 | $7 \rightarrow$ ACCA:ACCB |
| 8612 |  | LDAA | \#@22 | OCTAL |
| 8641 |  | LDAA | \#'A | ASCII |
| CE 1000 |  | LDX | \#TABLE | ADDR (TABLE) $\rightarrow$ X |

The reader should examine the above machine code and note that the value of each statement operand field appears in the byte(s) immediately following the opcode. Note also that the operand field for immediate addressing begins with the character, "\#." The " $\#$ "' is used by the assembler to detect the immediate mode of addressing.

A variety of symbols and expressions can be used following the "\#" sign. The Macroassembler Reference Manual should be consulted for a complete list of possibilities. The prefixes used in the above example have the following meanings.

| Prefix | Meaning |
| :---: | :--- |
| None | Decimal |
| $\$$ | Hexadecimal |
| $@$ | Octal |
| $\%$ | Binary |
| , | Single ASCII character |

In the last statement of the above example, the immediate bytes consist of the "value" of the symbol, TABLE. The value of any symbol is equal to its address except when it is used in the label field of an EQU (Equate) statement. The value of a symbol appearing in label field of an EQU directive is defined by the value in the operand field of the statement.

### 4.2.3 Direct and Extended Addressing Modes

In the extended addressing mode, the effective address of the instruction appears explicitly in the two bytes following the opcode. Therefore, the length of all instructions using the extended addressing mode is three bytes: one for the opcode and two for the effective address.

In the direct addressing mode, the most significant byte of the effective address is assumed to be zero ( $\$ 00$ ) and the least significant byte is specified in the byte following the operation code. The length of all instructions using the direct addressing mode is two bytes: one for the opcode and one for the least significant byte of the effective address. Thus, the extended and direct addressing modes differ in two respects: (1) the range of memory that can be accessed and (2) the length of the instruction. Using direct addressing, an instruction can reference memory only within the range $\$ 0000-\$ 00 \mathrm{FF}$ whereas in the extended mode of addressing the entire memory space can be accessed.

The addressing mode (with respect to direct or extended) is selected by the assembler although the programmer can indirectly affect its decision by judicious placement of statements. If the symbol being referenced in the operand field appears in the label field after the current statement (forward reference), the extended mode of addressing will be selected regardless of the symbol value. If, however, the label has already appeared in the label field (backward reference) then the choice depends only on the value of the symbol. If it is less than $\$ 100$ then the direct mode of addressing will be used; otherwise, the assembler will select the extended mode of addressing.

There are some instructions which provide an extended addressing mode but not a direct mode. These instructions are members of a group called "read-modify-write" instructions* which operate directly on memory, $M$, and have the form

```
<operation>M }->\textrm{M
```

The instructions INC, DEC, CLR, and COM are members of this group: each has an extended addressing mode but no direct mode. The following sequence illustrates the direct and extended mode of addressing.

[^6]| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| B3 0012 |  | SUBD | CAT | FWD REF TO CAT |
|  | CAT | EQU | \$12 | DEFINE CAT $=\$ 12$ |
| 9312 |  | SUBD | CAT | BKWD REF TO CAT |
| 7F 0012 |  | CLR | CAT | EXTENDED ONLY |

In the above sequence, the first reference to the symbol, CAT, was a forward reference and the assembler selected the extended addressing mode. The second reference was a backward reference which enabled the assembler to know its value when processing the statement and it selected the direct addressing mode. Note that while the last reference to CAT is also a backward reference to a symbol in the direct area, the extended addressing mode was selected because the particular instruction does not have a direct addressing mode.

### 4.2.4 Relative Addressing Mode

In both the direct and extended modes, the address contained in the operand byte(s) is an absolute numerical address. The relative addressing mode is used only for branch instructions and specifies a location relative to the current value of the Program Counter. The Program Counter will always point to the next statement in line while the addition is being performed. A zero offset byte, therefore, will result in no branch regardless of the test involved.

Branch instructions always generate two bytes of machine code: one for the opcode and one for the relative offset. Because it is desirable to branch in either direction, the offset byte is a signed two's complement offset with a range of -128 to +127 bytes. The effective branch range, however, must be computed with respect to the address of the next instruction in line. A branch instruction consists of two bytes which always places the next location at $\mathrm{PC}+2$. If R is defined as the address of the branch destination, the range is then given by:

$$
\begin{aligned}
& \quad(\mathrm{PC}+2)-128 \leq \mathrm{R} \leq(\mathrm{PC}+2)+127 \\
& \text { or } \\
& \mathrm{PC}-126 \leq \mathrm{R} \leq \mathrm{PC}+129
\end{aligned}
$$

This result indicates that the destination of the branch instruction must be within -126 to +129 memory locations of the first byte of the branch instruction itself. If it is desired to transfer control beyond this range, then the JMP or JSR instruction must be used. Examples of relative addressing are shown in the following sequence.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 2408 |  | BCC | LBCC | L-O-N-G BCC |
| 2000 | THERE | BRA | WHERE | FORWARD BRANCH |
| 22 FC | WHERE | BHI | THERE | BACKWARD BRANCH |
| 27 FE | HANG | BEQ | HANG | BRANCH TO SELF |
| 27 FE |  | BEQ | * | *MEANS "HERE" |
| 7E 1000 | LBCC | JMP | \$1000 |  |
| 8D F7 |  | BSR | HANG |  |

### 4.2.5 Indexed Addressing Mode

With indexed addressing, the effective address is variable and depends upon two factors: (1) the current contents of the Index Register and (2) the offset contained in the second byte of the instruction. In microprocessor-based systems, instructions usually reside in Read-Only-Memory (ROM). Therefore, the offset in the instruction should be considered a static value determined at assembly time rather than during program execution. The use of a dynamic single byte offset is facilitated with the use of the ABX (Add ACCB to Index Register) instruction.

Every indexed instruction requires two bytes regardless of the value of the offset. If no offset is specified or desired, the instruction will contain $\$ 00$ in the offset byte. The offset is an unsigned single byte value which when added to the current value in the Index Register yields the effective address of the instruction leaving the Index Register unchanged. Note that because the offset byte is unsigned, a negative offset cannot be specified.

Examples of the indexed addressing mode are shown in the following statements where "EA" indicates "effective address."

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| E3 00 |  | ADDD | X | EA $=(\mathrm{X})$ |
| E3 00 |  | ADDD | , X | $\mathrm{EA}=(\mathbf{X})$ |
| E3 00 |  | ADDD | 0, X | $\mathrm{EA}=(\mathrm{X})$ |
| E3 04 |  | ADDD | 4, X | $\mathrm{EA}=(\mathrm{X})+4$ |
|  | CAT | EQU | 7 | DEFINE CAT $=7$ |
| E3 07 |  | ADDD | CAT, X | $\mathrm{EA}=(\mathrm{X})+7$ |
| E3 22 |  | ADDD | \$22, X | EA $=(\mathbf{X})+\$ 22$ |
| E3 22 |  | ADDD | CAT*8/2+6, X | $\mathrm{EA}=(\mathrm{X})+\left(\mathrm{CAT}^{*} 8 / 2+6\right)$ |

### 4.3 MC6801 INSTRUCTION SET

The MC6801 instruction set is described in detail in Appendix A. This section will provide a brief introduction and discuss its use in developing MC6801 programs.

The instruction set is shown in summary form in Figure 4-2. Instruction sets are often divided into three general classifications: (1) memory reference, so called because they access memory; (2) inherent instructions which function without a memory reference, and (3) I/O instructions for transferring data between the MPU and peripheral devices. A summary of MC6801 instructions which are different from the MC6800 is shown in Table 4-1 for the convenience of those readers who desire a comparison of the two instruction sets.

For many instructions, the MC6801 performs the same operation using either its internal accumulators or external memory locations. In addition, M6800 Family parts allow the MPU to treat peripheral devices nearly like other memory locations and no specific I/O instructions are required. Because of these features, another classification is considered more suitable for introducing the MC6801 instruction set: (1) Condition Code Register instructions, (2) Accumulator and Memory instructions, and (3) Program Control instructions.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Accumulator \(\&\) Memory Operations} \& \multirow[b]{2}{*}{MNE} \& \multicolumn{3}{|c|}{Immed} \& \multicolumn{3}{|c|}{Direct} \& \multicolumn{3}{|c|}{Index} \& \multicolumn{3}{|c|}{Extend} \& \multicolumn{3}{|c|}{Inher} \& \multirow[t]{2}{*}{Boolean Expression} \& \multicolumn{5}{|l|}{Condition Codes} \\
\hline \& \& OP \& \(\sim\) \& \# \& OP \& \(\sim\) \& * \& OP \& \(\sim\) \& \# \& OP \& \(\sim\) \& \# \& OP \& \(\sim\) \& * \& \& H \& N \& 2 \& V \& C \\
\hline Add Acmltrs Add B to \(X\) Add with Carry \& \begin{tabular}{l} 
ABA \\
ABX \\
ADCA \\
ADCB \\
\hline
\end{tabular} \& \[
\begin{aligned}
\& 89 \\
\& C 9
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2 \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2 \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& 99 \\
\& \mathrm{D} 9
\end{aligned}
\] \& \[
\begin{array}{r}
3 \\
3 \\
\hline
\end{array}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2 \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& \text { A9 } \\
\& \text { E9 }
\end{aligned}
\] \& 4
4 \& 2 \& \[
\begin{aligned}
\& \text { B9 } \\
\& \text { F9 }
\end{aligned}
\] \& \[
\begin{aligned}
\& 4 \\
\& 4 \\
\& \hline
\end{aligned}
\] \& 3
3 \& \[
\begin{aligned}
\& 1 B \\
\& 3 A
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 3
\end{aligned}
\] \& 1 \& \[
\begin{aligned}
\& A+B-A \\
\& 00: B+X \rightarrow X \\
\& A+M+C \rightarrow A \\
\& B+M+C \rightarrow B
\end{aligned}
\] \& ! \& - \(\cdot\)\begin{tabular}{ll}
\(\bullet\) \& 1 \\
\(\bullet\) \& \(\bullet\) \\
\(\bullet\) \& 1 \\
\(\bullet\) \& 1 \\
\hline \& 1
\end{tabular} \& 1
\(\vdots\)
\(t\)
1
1 \& \begin{tabular}{l}
1 \\
\(\bullet\) \\
1 \\
1 \\
\hline
\end{tabular} \& \begin{tabular}{l}
1 \\
1 \\
1 \\
1 \\
\hline
\end{tabular} \\
\hline \begin{tabular}{l}
Add \\
Add Double \\
And
\end{tabular} \& \begin{tabular}{l}
ADDA ADDB \\
ADDD \\
ANDA \\
ANDB
\end{tabular} \& \[
\begin{aligned}
\& 8 B \\
\& \mathrm{CB} \\
\& \mathrm{C} \\
\& 84 \\
\& \mathrm{C} 4
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2 \\
\& 4 \\
\& 2 \\
\& 2 \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2 \\
\& 3 \\
\& 2 \\
\& 2 \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& 9 \mathrm{~B} \\
\& \mathrm{DB} \\
\& \mathrm{D} 3 \\
\& 94 \\
\& \mathrm{D4} \\
\& \hline
\end{aligned}
\] \& \[
\begin{aligned}
\& 3 \\
\& 3 \\
\& 5 \\
\& 3 \\
\& 3 \\
\& \hline
\end{aligned}
\] \& 2
2
2
2
2
2 \& \[
\begin{gathered}
\mathrm{AB} \\
\mathrm{~EB} \\
\mathrm{E} 3 \\
\mathrm{~A} 4 \\
\mathrm{E} 4 \\
\hline
\end{gathered}
\] \& 4
4
6
4
4 \& 2
2
2
2
2
2 \& \[
\begin{gathered}
\hline \text { BB } \\
\text { FB } \\
\text { F3 } \\
\text { B4 } \\
\text { F4 } \\
\hline
\end{gathered}
\] \& \[
\begin{aligned}
\& 4 \\
\& 4 \\
\& 6 \\
\& 4 \\
\& 4
\end{aligned}
\] \& 3
3
3
3
3
3 \& \& \& \& \[
\begin{aligned}
\& A+M \rightarrow A \\
\& B+M \rightarrow A \\
\& D+M: M+1 \rightarrow D \\
\& A \bullet M \rightarrow A \\
\& B \bullet M \rightarrow B
\end{aligned}
\] \& \begin{tabular}{l|l}
1 \\
\hline \\
\(\bullet\) \\
\(\bullet\) \\
\(\bullet\) \\
\(\bullet\)
\end{tabular} \& \begin{tabular}{l|l|}
\(\bullet\) \& 1 \\
\(\bullet\) \& \(\vdots\) \\
\(\bullet\) \& \(\vdots\) \\
\(\bullet\) \& \(\vdots\) \\
\(\bullet\) \& \(\vdots\) \\
\hline \& 1 \\
\hline
\end{tabular} \& 1
1
1
\(\vdots\)
1
1 \& \[
\begin{aligned}
\& 1 \\
\& 1 \\
\& t \\
\& R \\
\& R
\end{aligned}
\] \& 1
1
1
\(\bullet\)
\(\bullet\) \\
\hline \begin{tabular}{l}
Shift Left, Arithmetic \\
Shift Left Dbl Shift Right, Arithmetic
\end{tabular} \& \begin{tabular}{l}
ASL \\
ASLA \\
ASL.B \\
ASLD \\
ASR \\
ASRA \\
ASRB
\end{tabular} \& \& \& \& \& \& \& 68
\[
67
\] \& 6
6 \& 2 \& 78
77 \& 6
6 \& 3
3 \& \begin{tabular}{l}
48 \\
58 \\
05 \\
47 \\
57
\end{tabular} \& \[
\begin{aligned}
\& 2 \\
\& 2 \\
\& 3 \\
\& 2 \\
\& 2
\end{aligned}
\] \& \[
\begin{aligned}
\& 1 \\
\& 1 \\
\& 1 \\
\& 1
\end{aligned}
\] \&  \& \(\bullet \bullet\) \&  \&  \& \[
\begin{aligned}
\& t \\
\& t \\
\& t \\
\& t \\
\& \vdots \\
\& t \\
\& t
\end{aligned}
\] \& \[
\begin{aligned}
\& 1 \\
\& 1 \\
\& 1 \\
\& 1 \\
\& t \\
\& 1 \\
\& 1
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Bit Test \\
Compare Acmitrs Clear
\end{tabular} \& \begin{tabular}{l}
BITA \\
BITB \\
CBA \\
CLR \\
CLRA \\
CLRB
\end{tabular} \& \[
\begin{aligned}
\& 85 \\
\& \mathrm{C} 5
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2
\end{aligned}
\] \& \[
\begin{aligned}
\& 95 \\
\& \text { D5 }
\end{aligned}
\] \& \[
\begin{aligned}
\& 3 \\
\& 3
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2
\end{aligned}
\] \& \begin{tabular}{l}
A5 \\
E5 \\
6F
\end{tabular} \& \[
\begin{aligned}
\& 4 \\
\& 4 \\
\& 6
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2 \\
\& 2
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{B5} \\
\& \mathrm{~F} 5 \\
\& 7 \mathrm{~F}
\end{aligned}
\] \& \[
\begin{aligned}
\& 4 \\
\& 4 \\
\& 6
\end{aligned}
\] \& \[
\begin{aligned}
\& 3 \\
\& 3 \\
\& 3
\end{aligned}
\] \& \begin{tabular}{l}
11 \\
4F \\
5F
\end{tabular} \& \[
\begin{aligned}
\& 2 \\
\& 2 \\
\& 2
\end{aligned}
\] \& 1 \& \[
\begin{aligned}
\& A \bullet M \\
\& B \bullet M \\
\& A-B \\
\& 00 \rightarrow M \\
\& 00 \rightarrow A \\
\& 00 \rightarrow B
\end{aligned}
\] \& \(\stackrel{\bullet}{\bullet}\) \& \begin{tabular}{l|l}
\(\bullet\) \& 1 \\
\(\bullet\) \& \(\vdots\) \\
\(\bullet\) \& \(t\) \\
\(\bullet\) \& 1 \\
\(\bullet\) \& \(R\) \\
\(\bullet\) \& \(R\) \\
\(\bullet\) \& \(R\)
\end{tabular} \& ! \& \[
\begin{array}{|l|}
\hline R \\
R \\
1 \\
R \\
R \\
R \\
\hline
\end{array}
\] \& \[
\begin{aligned}
\& 1 \\
\& R \\
\& R \\
\& R
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Compare \\
1's Complement \\
Decimal Adj, A
\end{tabular} \& \begin{tabular}{l}
CMPA \\
CMPB \\
COM \\
COMA \\
COMB \\
DAA
\end{tabular} \& \[
\begin{aligned}
\& 81 \\
\& \mathrm{C} 1
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2
\end{aligned}
\] \& \[
\begin{aligned}
\& \hline 91 \\
\& \text { D1 }
\end{aligned}
\] \& \[
\begin{aligned}
\& 3 \\
\& 3
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{A} 1 \\
\& \mathrm{E} 1 \\
\& 63
\end{aligned}
\] \& \[
\begin{aligned}
\& 4 \\
\& 4 \\
\& 6
\end{aligned}
\] \& 2 \& \[
\begin{aligned}
\& \mathrm{B1} \\
\& \mathrm{F1} \\
\& 73
\end{aligned}
\] \& \[
\begin{aligned}
\& 4 \\
\& 4 \\
\& 6
\end{aligned}
\] \& 3
3
3 \& \[
\begin{aligned}
\& 43 \\
\& 53 \\
\& 19
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2 \\
\& 2
\end{aligned}
\] \& 1
1
1 \& \begin{tabular}{l}
\[
\begin{aligned}
\& A-M \\
\& B-M \\
\& \bar{M}-M \\
\& \bar{A} \rightarrow A \\
\& \bar{B} \rightarrow B
\end{aligned}
\] \\
Adj binary sum to \(B C D\)
\end{tabular} \& \(\stackrel{\bullet}{\bullet}\) \& \begin{tabular}{ll}
\(\bullet \cdot\) \& 1 \\
\(\bullet\) \& \(\vdots\) \\
\(\bullet\) \& 1 \\
\(\bullet\) \& 1 \\
- \& 1 \\
\(\bullet\) \& 1 \\
\hline \& 1
\end{tabular} \& t \& \[
\begin{gathered}
1 \\
1 \\
R \\
R \\
R \\
1
\end{gathered}
\] \& \[
\begin{array}{|l|}
\hline 1 \\
1 \\
S \\
S \\
S \\
1
\end{array}
\] \\
\hline \begin{tabular}{l}
Decrement \\
Exclusive OR
\end{tabular} \& \begin{tabular}{l}
DEC \\
DECA \\
DECB \\
EORA \\
EORB
\end{tabular} \& \[
\begin{aligned}
\& 88 \\
\& \text { C8 }
\end{aligned}
\] \& \[
\begin{aligned}
\& 2 \\
\& 2
\end{aligned}
\] \& \[
\begin{array}{r}
2 \\
2 \\
\hline
\end{array}
\] \& \[
\begin{aligned}
\& 98 \\
\& \text { D8 }
\end{aligned}
\] \& \[
\begin{aligned}
\& 3 \\
\& 3
\end{aligned}
\] \& 2 \& \[
\begin{aligned}
\& \hline 6 A \\
\& \\
\& \text { A8 } \\
\& \text { E8 } \\
\& \hline
\end{aligned}
\] \& \begin{tabular}{l}
\[
6
\] \\
4
\[
4
\]
\end{tabular} \& 2

2
2

2 \& \[
$$
\begin{aligned}
& \hline 7 \mathrm{~A} \\
& \text { B8 } \\
& \text { F8 }
\end{aligned}
$$

\] \& | $6$ |
| :--- |
| 4 $4$ | \& 3

3

3 \& 4A \& 2 \& 1 \& \[
$$
\begin{aligned}
& M-1 \rightarrow M \\
& A-1 \rightarrow A \\
& B-1 \rightarrow B \\
& A \oplus M \rightarrow A \\
& B \oplus M \rightarrow B
\end{aligned}
$$

\] \& $\stackrel{\bullet}{\bullet}$ \& | $\bullet \bullet$ | 1 |
| :--- | :--- |
| $\bullet$ | 1 |
| $\bullet$ | 1 |
| $\bullet$ | 1 |
| $\bullet$ | 1 |
|  | 1 | \& 1 \& 1 \& $\bullet$ <br>


\hline | Increment |
| :--- |
| Load Acmitrs |
| Load Double | \& INC INCA INCB LDAA LDAB LDD \& \[

$$
\begin{aligned}
& 86 \\
& \mathrm{C} 6 \\
& \mathrm{CC}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2 \\
& 3
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2 \\
& 3
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 96 \\
& \mathrm{D} 6 \\
& \mathrm{DC}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 3 \\
& 3 \\
& 4
\end{aligned}
$$
\] \& 2

2

2 \& | 6C |
| :--- |
| A6 |
| E6 |
| EC | \& 6

4
4

5 \& 2 \& \[
$$
\begin{aligned}
& \hline 7 \mathrm{C} \\
& \\
& \mathrm{B6} \\
& \mathrm{~F} 6 \\
& \mathrm{FC} \\
& \hline
\end{aligned}
$$

\] \& | $6$ |
| :--- |
| 4 |
| 4 |
| 5 | \& 3

3
3

3 \& 4C \& $$
\begin{aligned}
& 2 \\
& 2
\end{aligned}
$$ \& 1 \& \[

$$
\begin{aligned}
& M+1 \rightarrow M \\
& A+1 \rightarrow A \\
& B+1 \rightarrow B \\
& M \rightarrow A \\
& M \rightarrow B \\
& M: M+1 \rightarrow D
\end{aligned}
$$

\] \& $\stackrel{\bullet}{\bullet}$ \&  \& | 1 |
| :--- | :--- | :--- |
| 1 |
| $t$ |
| 1 |
| 1 | \& \[

$$
\begin{aligned}
& 1 \\
& t \\
& \vdots \\
& R \\
& R \\
& R
\end{aligned}
$$
\] \& $\bullet$ <br>

\hline | Logical Shift, Left |
| :--- |
| Shift Right, Logical | \& | LSL |
| :--- |
| LSLA |
| LSLB |
| LSLD |
| LSR |
| LSRA |
| LSRB |
| LSRD | \& \& \& \& \& \& \& \[

65
\]

$$
64
$$ \& 6

6 \& 2

2 \& 78

74 \& | $6$ |
| :--- |
| 6 | \& 3

3 \& $$
\begin{aligned}
& 48 \\
& 58 \\
& 05 \\
& 44 \\
& 54 \\
& 04 \\
& \hline
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 2 \\
& 2 \\
& 3 \\
& 2 \\
& 2 \\
& 3
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1
\end{aligned}
$$

\] \&  \& \[

$$
\begin{aligned}
& \bullet \\
& \bullet \\
& \bullet \\
& \bullet \\
& \bullet \\
& \bullet \\
& \bullet \\
& \bullet \\
& \hline
\end{aligned}
$$

\] \& | $\bullet$ | $t$ |
| :--- | :--- |
| $\bullet$ | $t$ |
| $\bullet$ | $t$ |
| $\bullet$ | $t$ |
| $\bullet$ | $t$ |
| $\bullet$ | $R$ |
| $\bullet$ | $R$ |
| $\bullet$ | $R$ |
| $\bullet$ | $R$ | \& \[

$$
\begin{aligned}
& t \\
& t \\
& t \\
& t \\
& t \\
& t \\
& t \\
& t
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1
\end{aligned}
$$

\] \& | 1 |
| :--- |
| 1 |
| 1 |
| 1 |
| 1 |
| 1 |
| 1 |
| 1 | <br>


\hline | Multiply 2's Complement (Negate) |
| :--- |
| No Operation | \& | MUL |
| :--- |
| NEG |
| NEGA |
| NEGB |
| NOP | \& \& \& - \& \& \& \& 60 \& 6 \& 2 \& 70 \& 6 \& 3 \& \[

$$
\begin{aligned}
& 3 D \\
& 40 \\
& 50 \\
& 01
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 10 \\
& 2 \\
& 2 \\
& 2 \\
& \hline
\end{aligned}
$$
\] \& 1

1
1
1

1 \& \[
$$
\begin{aligned}
& A * B \rightarrow D \\
& 00-M \rightarrow M \\
& 00-A \rightarrow A \\
& 00-B \rightarrow B \\
& P C+1 \rightarrow P C
\end{aligned}
$$

\] \& $\stackrel{\bullet}{\bullet}$ \& | $\bullet$ | $\bullet$ |
| :--- | :--- |
| $\bullet$ | $t$ |
| $\bullet$ | $t$ |
| $\bullet$ | $\vdots$ |
| $\bullet$ | $\bullet$ | \& - \& | $\bullet$ |
| :---: |
| $\vdots$ |
| $\vdots$ |
| $\bullet$ |
| $\bullet$ | \& 1

$!$
1
$!$
$\bullet$ <br>

\hline | Inclusive OR |
| :--- |
| Push Data |
| Pull Data | \& | ORAA |
| :--- |
| ORAB |
| PSHA |
| PSHB |
| PULA |
| PULB | \& \[

$$
\begin{aligned}
& 8 \mathrm{~A} \\
& \mathrm{CA}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \hline 9 \mathrm{~A} \\
& \mathrm{DA}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 3 \\
& 3
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2
\end{aligned}
$$

\] \& \[

$$
\begin{gathered}
\hline \mathrm{AA} \\
\mathrm{EA}
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& 4 \\
& 4
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{BA} \\
& \mathrm{FA}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 4 \\
& 4
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 3 \\
& 3
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 36 \\
& 37 \\
& 32 \\
& 33 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 3 \\
& 3 \\
& 4 \\
& 4 \\
& \hline
\end{aligned}
$$
\] \& 1

1
1

1 \& $$
\begin{aligned}
& A+M \rightarrow A \\
& B+M \rightarrow B \\
& A \rightarrow \text { Stack } \\
& B \rightarrow \text { Stack } \\
& \text { Stack } \rightarrow A \\
& \text { Stack } \rightarrow B
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& \bullet \\
& \bullet \\
& \bullet \\
& \bullet \\
& \bullet \\
& \bullet
\end{aligned}
$$

\] \&  \&  \& \[

$$
\begin{aligned}
& \hline R \\
& R \\
& \bullet \\
& \bullet \\
& \bullet
\end{aligned}
$$
\] \& $\stackrel{+}{\bullet}$ <br>

\hline Rotate Left

Rotate Right \& | ROL |
| :--- |
| ROLA |
| ROLB |
| ROR |
| RORA |
| RORB | \& \& \& \& \& \& \& 69

$$
66
$$ \& \[

6
\]

$$
6
$$ \& 2

2 \& $$
79
$$

$$
76
$$ \& \[

6
\]

$$
6
$$ \& 3

3 \& $$
\begin{aligned}
& 49 \\
& 59 \\
& 46 \\
& 56
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 2 \\
& 2 \\
& 2 \\
& 2
\end{aligned}
$$
\] \& 1

1

1 \&  \& $\bullet \bullet-1$ \& | $\bullet \bullet$ | 1 |
| :--- | :--- |
| $\bullet \bullet$ | 1 |
| $\bullet \bullet$ | 1 |
| $\bullet \cdot$ | 1 |
| $\bullet \cdot$ | 1 |
| $\bullet$ | 1 | \& 1

1
$t$
$t$
$t$
$t$

$t$ \& \[
$$
\begin{aligned}
& 1 \\
& t \\
& t \\
& t \\
& t \\
& t
\end{aligned}
$$

\] \& | 1 |
| :--- | :--- |
| $t$ |
| $t$ |
| $t$ |
| $t$ |
| $t$ | <br>


\hline | Subtract Acmltr |
| :--- |
| Subtract with Carry |
| Store Acmiltrs | \& SBA SBCA SBCB STAA STAB STD \& \[

$$
\begin{aligned}
& 82 \\
& \mathrm{C} 2
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2
\end{aligned}
$$

\] \& \[

$$
\begin{array}{|l}
92 \\
\mathrm{D} 2 \\
97 \\
\mathrm{D} 7 \\
\mathrm{DD} \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{aligned}
& 3 \\
& 3 \\
& 3 \\
& 3 \\
& 4 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{A} 2 \\
& \mathrm{E} 2 \\
& \mathrm{~A} 7 \\
& \mathrm{E} 7 \\
& \mathrm{ED}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 4 \\
& 4 \\
& 4 \\
& 4 \\
& 5 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& 2 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \text { B2 } \\
& \text { F2 } \\
& \text { B7 } \\
& \text { F7 } \\
& \text { FD } \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{array}{r}
4 \\
4 \\
4 \\
4 \\
5 \\
\hline
\end{array}
$$

\] \& \[

$$
\begin{aligned}
& 3 \\
& 3 \\
& 3 \\
& 3 \\
& 3 \\
& \hline
\end{aligned}
$$

\] \& 10 \& 2 \& 1 \& \[

$$
\begin{aligned}
& A-B \rightarrow A \\
& A-M-C \rightarrow A \\
& B-M-C \rightarrow B \\
& A \rightarrow M \\
& B \rightarrow M \\
& D \rightarrow M: M+1
\end{aligned}
$$

\] \& $\bullet \bullet$ \& | $\bullet \bullet$ | 1 |
| :---: | :---: |
| $\bullet \bullet$ | 1 |
| $\bullet \cdot$ | 1 |
| $\bullet \cdot$ | 1 |
| $\bullet \cdot$ | 1 |
| $\bullet$ | 1 |
|  | 1 | \& \[

$$
\begin{aligned}
& 1 \\
& t \\
& t \\
& t \\
& t \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 1 \\
& t \\
& t \\
& R \\
& R \\
& R \\
& \hline
\end{aligned}
$$
\] \& 1

$\vdots$
$\bullet$
$\bullet$
$\bullet$ <br>
\hline Subtract

Subtract Double \& $$
\begin{aligned}
& \text { SUBA } \\
& \text { SUBB } \\
& \text { SUBD }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 80 \\
& \mathrm{CO} \\
& 83
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2 \\
& 4
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2 \\
& 3
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 90 \\
& \mathrm{DO} \\
& 93
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 3 \\
& 3 \\
& 5
\end{aligned}
$$

\] \& | 2 |
| :--- |
| 2 |
| 2 | \& \[

$$
\begin{aligned}
& \text { A0 } \\
& \text { EO } \\
& \text { A3 }
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 4 \\
& 4 \\
& 6
\end{aligned}
$$
\] \& 2

2

2 \& $$
\begin{aligned}
& \text { B0 } \\
& \text { F0 } \\
& \text { B3 }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& 4 \\
& 4 \\
& 6
\end{aligned}
$$
\] \& 3

3

3 \& \& \& \& \[
$$
\begin{aligned}
& A-M \rightarrow A \\
& B-M \rightarrow B \\
& D-M: M+1 \rightarrow D
\end{aligned}
$$

\] \& $\stackrel{\bullet}{\bullet}$ \& - -1 \&  \& | 1 |
| :--- |
| 1 |
| 1 |
| 1 | \& | 1 |
| :--- |
| 1 |
| 1 | <br>


\hline | Transfer Acmltr |
| :--- |
| Test, Zero or Minus | \& \[

$$
\begin{aligned}
& \text { TAB } \\
& \text { TBA } \\
& \text { TST } \\
& \text { TSTA } \\
& \text { TSTB }
\end{aligned}
$$

\] \& \& \& \& \& \& \& 6D \& 6 \& 2 \& 70 \& 6 \& 3 \& \[

$$
\begin{aligned}
& 16 \\
& 17 \\
& 4 D \\
& 5 D
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 2 \\
& 2 \\
& 2 \\
& 2
\end{aligned}
$$
\] \& 1

1
1

1 \& $$
\begin{aligned}
& A \rightarrow B \\
& B \rightarrow A \\
& M-\infty \\
& A-00 \\
& B-00
\end{aligned}
$$ \& $\stackrel{-}{\bullet}$ \&  \& !

$\vdots$
$\vdots$
$\vdots$

$!$ \& $R$
$R$
$R$
$R$
$R$
$R$
$R$ \& $\stackrel{\bullet}{\bullet}$ <br>
\hline
\end{tabular}

Figure 4-2. MC6801 Instruction Set Summary

| Jump and Branch Operations | MNE | Relative |  |  | Direct |  |  | Index |  |  | Extend |  |  | Inherent |  |  | Branch Test | Condition Codes |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Op | $\sim$ | \# | Op | ~ | \% | Op | ~ | \# | Op | $\sim$ | \# | Op | $\sim$ | \# |  | H | 1 N | Z | V | C |
| Branch Always | BRA | 20 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | None | - | $\bullet$ | - | - | $\bullet$ |
| Branch If Carry Clear | BCC | 24 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $C=0$ | - | - - | - | - | - |
| Branch If Carry Set | BCS | 25 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $C=1$ | - | - $\cdot$ | - | - | - |
| Branch If = Zero | BEQ | 27 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{Z}=1$ | - | - | - | - |  |
| Branch If $\geq$ Zero | BGE | 2C | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{N} \oplus \mathrm{V}=0$ | - | - | - | - |  |
| Branch lf $>$ Zero | BGT | 2 E | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{Z}+(\mathrm{N} \oplus \mathrm{V})=0$ | - | - | - | - | - |
| Branch If Higher | BHI | 22 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $C+Z=0$ | - | $\bullet$ | $\bullet$ | - | - |
| Branch If $\leq$ Zero | BLE | 2F | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  | $Z+(N \oplus V)=1$ | - | - | - | - | - |
| Branch If Lower or Same | BLS | 23 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $C+Z=1$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |
| Branch If <Zero | BLT | 2D | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $N \oplus \mathrm{~V}=1$ | - | - | - | - | - |
| Branch If Minus | BMI | 2B | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{N}=1$ | - | - | - | - | - |
| Branch If Not Equal Zero | BNE | 26 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{Z}=0$ | - | - $\cdot$ | - |  | - |
| Branch If Overflow Clear | BVC | 28 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $V=0$ |  |  |  | - |  |
| Branch If Overflow Set | BVS | 29 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $V=1$ | - | - | - | - | - |
| Branch If Plus | BPL | 2A | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{N}=0$ | - | - | $\bullet$ | - | - |
| Branch Never | BRN | 21 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | None | - | - |  |  |  |
| Branch If Higher or Same | BHS | 24 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{C}=0$ | - | - |  | - |  |
| Branch If Lower | BLO | 25 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  | $C=1$ | - | - - | - | - | - |
| Branch to Subroutine | BSR | 8D | 6 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Jump | JMP |  |  |  |  |  |  | 6 E | 3 | 2 | 7E | 3 | 3 |  |  |  |  | $\bullet$ | $\bullet \cdot$ | - | - |  |
| Jump to Subroutine | JSR |  |  |  | 9D | 5 | 2 | AD | 6 | 2 | BD | 6 | 3 |  |  |  |  |  | - | - | - | - |
| No Operation | NOP |  |  |  |  |  |  |  |  |  |  |  |  | 01 | 2 | 1 |  | - | - | $\bullet$ | - | - |
| Return from Interrupt | RTI |  |  |  |  |  |  |  |  |  |  |  |  | 3B | 10 | 1 |  | 1 | 1 | 1 | 1 | 1 |
| Return from Subroutine | RTS |  |  |  |  |  |  |  |  |  |  |  |  | 39 | 5 | 1 |  | - | - | - | - | - |
| Software Interrupt | SWI |  |  |  |  |  |  |  |  |  |  |  |  | 3F | 12 | 1 |  | - | S | - | - | - |
| Wait for Interrupt | WAI |  |  |  |  |  |  |  |  |  |  |  |  | 3E | 9 | 1 |  |  |  |  | - |  |
| Index Register | MNE |  | me |  |  | irec |  |  | ndex |  |  | ten |  |  | ere |  | Boolean |  | onditio | C | ode |  |
| Operations | MNE | Op | $\sim$ | \# | Op | $\sim$ | \# | Op | $\sim$ | \# | Op | ~ | \# | Op | $\sim$ | \# | Expression | H | 1 N | Z | V | C |
| Compare Index Register | CPX | 8C | 4 | 3 | 9C | 5 | 2 | AC | 6 | 2 | BC | 6 | 3 |  |  |  | $X-M: M+1$ | - | - | 1 | 1 | $!$ |
| Decrement Index Register | DEX |  |  |  |  |  |  |  |  |  |  |  |  | 09 | 3 | 1 | $x-1 \rightarrow x$ | - | - | 1 | - | - |
| Increment Index Register | INX |  |  |  |  |  |  |  |  |  |  |  |  | 08 | 3 | 1 | $x+1 \rightarrow x$ | - | - - | 1 | - | - |
| Load Index Register | LDX | CE | 3 | 3 | DE | 4 | 2 | EE | 5 | 2 | FE | 5 | 3 |  |  |  | $M: M+1 \rightarrow X$ | - | - 1 | , | R | - |
| Store Index Register | STX |  |  |  | DF | 4 | 2 | EF | 5 | 2 | FF | 5 | 3 |  |  |  | $X \rightarrow M: M+1$ | - | - 1 |  | R |  |
| Add B to Index Register | ABX |  |  |  |  |  |  |  |  |  |  |  |  | 3A | 3 | 1 | $00: B+X \rightarrow X$ | - | $\bullet \cdot$ | $\bullet$ | - |  |
| Push Index Register | PSHX |  |  |  |  |  |  |  |  |  |  |  |  | 3C | 4 | 1 | $X \rightarrow$ Stack | - | - - | - | - | - |
| Pull Index Register | PULX |  |  |  |  |  |  |  |  |  |  |  |  | 38 | 5 | 1 | Stack $\rightarrow$ X | $\bullet$ | - | - | - | - |
| Transfer $X$ to SP | TXS |  |  |  |  |  |  |  |  |  |  |  |  | 35 | 3 | 1 | $\mathrm{X}-1 \rightarrow \mathrm{SP}$ | - | - | - | - | - |
| Transfer SP to $X$ | TSX |  |  |  |  |  |  |  |  |  |  |  |  | 30 | 3 | 1 | $\mathrm{SP}+1 \rightarrow \mathrm{X}$ | - |  | - | - | - |


| Stack Pointer Operations | MNE | Immed |  |  | Direct |  |  | Index |  |  | Extend |  |  | Inherent |  |  | Boolean Expression | Condition Codes |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Op | $\sim$ | \# | Op | $\sim$ | \# | Op | - | \# | Op | $\sim$ | \# | Op | $\sim$ | \# |  | H | 1 | N | 2 | V | C |
| Decrement Stack Pointer | DES |  |  |  |  |  |  |  |  |  |  |  |  | 34 | 3 | 1 | $\mathrm{SP}-1 \rightarrow \mathrm{SP}$ | $\bullet$ | - | $\bullet$ | $\bullet$ |  | $\bullet$ |
| Increment Stack Pointer | INS |  |  |  |  |  |  |  |  |  |  |  |  | 31 | 3 | 1 | $S P+1 \rightarrow S P$ | $\bullet$ | - | - | - |  | - |
| Load Stack Pointer | LDS | 8 E | 3 | 3 | 9 E | 4 | 2 | AE | 5 | 2 | BE | 5 | 3 |  |  |  | $M: M+1 \rightarrow S P$ | - | - | 1 | 1 | R | - |
| Store Stack Pointer | STS |  |  |  | 9F | 4 | 2 | AF | 5 | 2 | BF | 5 | 3 |  |  |  | $S P \rightarrow M: M+1$ | - | - | 1 | 1 | R | $\bullet$ |
| Transfer X to SP | TXS |  |  |  |  |  |  |  |  |  |  |  |  | 35 | 3 | 1 | $X-1 \rightarrow S P$ | - | - | - | - | - | - |
| Transfer SP to $X$ | TSX |  |  |  |  |  |  |  |  |  |  |  |  | 30 | 3 | 1 | $S P+1 \rightarrow X$ | - | - | - | - |  | - |


| Condition Code Register Operations | MNE | Inherent |  |  | Boolean Operation | Condition Codes |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Op | $\sim$ | \# |  | H | 1 | N | Z | V | C |
| Clear Carry | CLC | OC | 2 | 1 | $0 \rightarrow$ C | $\bullet$ | $\bullet$ | - | - | - | R |
| Clear Interrupt Mask | CLI | OE | 2 | 1 | $0 \rightarrow 1$ | - | R | - | - | - | $\bullet$ |
| Clear Overflow | CLV | OA | 2 | 1 | $0 \rightarrow \mathrm{~V}$ | - | - | - | - | R | - |
| Set Carry | SEC | OD | 2 | 1 | $1 \rightarrow \mathrm{C}$ | - | - | $\bullet$ | - | - | S |
| Set Interrupt Mask | SEI | OF | 2 | 1 | $1 \rightarrow 1$ | - | S | - | - | - | - |
| Set Overflow | SEV | OB | 2 | 1 | $1 \rightarrow V$ | - | - | - | - | S | - |
| Accumulator A $\rightarrow$ CCR | TAP | 06 | 2 | 1 | $A \rightarrow C C R$ | 1 | 1 | 1 | 1 | $!$ | $\ddagger$ |
| $C C R \rightarrow$ Accumulator $A$ | TPA | 07 | 2 | 1 | CCR $\rightarrow$ A | - | - | - | - | - | - |

LEGEND:

OP Operation Code (Hexadecimal)
~ Number of MPU Cycles
\# Number of Program Bytes
$+\quad$ Arithmetic Plus

- Arithmetic Minus
- Boolean AND

| + | Boolean Inclusive OR |
| :--- | :--- |
| $\oplus$ | Boolean Exclusive OR |
| M | Memory Contents |
| A | Accumulator A |
| B | Accumulator B |
| $\rightarrow$ | Transfer Into |

Half Carry From Bit 3
Interrupt Mask
Zero (Byte)
Overflow (2's Complement)
Carry From Bit 7
Reset (Clear) Always

Set Always
Affects the Particular CCR Bit Not Affected
CCR Condition Code Register Concatenate
D $A: B$

Figure 4-2. MC6801 Instruction Set Summary (Continued)

Table 4-1. MC6801 Additional Instructions

| Instruction | Description |
| :---: | :---: |
| ABX | Unsigned addition of Accumulator B to Index Register |
| ADDD | Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator |
| ASLD or LSLD | Shifts the double accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C-bit. |
| BHS | Branch if Higher or Same; Unsigned conditional branch (same as BCC) |
| BLO | Branch if Lower; Unsigned conditional branch (same as BCS) |
| BRN | Branch Never |
| JSR | Additional addressing mode: direct |
| LDD | Loads double accumulator from memory |
| LSL | Shifts memory or accumulator left (towards MSB) one bit: the LSB is cleared and the MSB is shifted into the C-bit (same as ASL) |
| LSRD | Shifts the double accumulator right (towards LSB) one bit; the MSB is cleared and the LSB is shifted into the C-bit. |
| MUL | Unsigned multiply: multiplies the two accumulators and leaves the product in the double accumulator. |
| PSHX | Pushes the Index Register on the stack |
| PULX | Pulls the Index Register from the stack |
| STD | Stores the double accumulator in memory. |
| SUBD | Subtracts memory from the double accumulator and leaves the difference in the double accumulator. |
| CPX | Internal processing modified to permit its use with any conditional branch instruction. |

### 4.3.1 Condition Code Register Instructions

The Condition Code Register (CCR) is discussed first because it is affected during the execution of many other instructions in addition to the specific operations shown in Figure 4-2. The five flag bits and one control bit of the CCR are defined in Figure 4-3.

The instructions shown in Figure 4-4 can be used to directly manipulate the CCR. In addition, the MPU automatically sets or clears the appropriate status bits as other instructions are executed. The effect on the condition code register of these instructions will be indicated as they are introduced and is also shown in the Instruction Set Summary of Figure 4-2.

Instructions directly affecting the I-bit (such as CLI and SEI) affect the interrupt structure and are discussed in more detail in Chapter 5. Bits 6 and 7 of the CCR are effectively read-only bits fixed at " 1 "' and have no effect on processor operation.

### 4.3.2 Accumulator and Memory Instructions

For familiarization purposes, Accumulator and Memory instructions can be further subdivided into four categories: (1) Arithmetic Operations; (2) Logic Operations; (3) Data Testing; and (4) Data Handling.


Figure 4-3. Condition Code Register Bit Definitions

| Instructions | Mnemonic | Boolean Operation | CCR |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  | H | 1 | N | Z | V | C |
| Clear Carry | CLC | $0 \rightarrow C$ | - | - | $\bullet$ |  |  | R |
| Clear Interrupt Mask | CLI | $0 \rightarrow 1$ | - |  | $\bullet$ |  |  | $\bullet$ |
| Clear Overflow | CLV | $\mathrm{O} \rightarrow \mathrm{V}$ | - |  | - |  | $R$ | - |
| Set Carry | SEC | $1 \rightarrow C$ | - |  | $\bullet$ | - | $\bullet$ | S |
| Set Interrupt Mask | SEI | $1 \rightarrow 1$ | - | S | - | - |  | - |
| Set Overflow | SEV | $1 \rightarrow V$ | - |  |  |  | S |  |
| ACCA $\rightarrow$ CCR | TAP | $A C C A \rightarrow C C R$ |  |  |  |  |  |  |
| CCR $\rightarrow$ ACCA | TPA | CCR $\rightarrow$ ACCA |  | - |  |  | - | - |

See Figure 4-2 for legend.
(ALL) Set according to the contents of Accumulator $A$.
Figure 4-4. Condition Code Register Instructions
4.3.2.1 ARITHMETIC INSTRUCTIONS. The arithmetic instructions and their effect on the CCR are shown in Figure 4-5. The MC6801 supports arithmetic operations with single byte values using a single accumulator or double byte values using the D accumulator. Multibyte arithmetic is supported through memory reference instructions.

Number systems directly supported include two's complement binary, unsigned binary, and packed BCD. Further applications of the arithmetic instructions are included in Section 4.4.4.
4.3.2.2 LOGIC INSTRUCTIONS. The logic instructions and their effect on the CCR are shown in Figure 4-6. The COM instruction differs from the other logic instructions in two respects: (1) it can be used to operate directly on memory in addition to the accumulators, and (2) it always sets the carry bit.

| Instructions | Mnemonic | Boolean/Arithmetic Operation | CCR |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  | H | I | N | Z | V | C |
| Add | ADDA | $A+M \rightarrow A$ | $t$ | - | 1 | 1 | 1 | $t$ |
|  | ADDB | $B+M \rightarrow B$ | 1 | - | 1 | 1 | 1 | $t$ |
| Add Accumulators | ABA | $A+B \rightarrow A$ | 1 | - | 1 | 1 | 1 | 1 |
| Add Double | ADDD | $D+M: M+1 \rightarrow D$ | - | - | 1 | 1 | 1 | 1 |
| Add with Carry | ADCA | $A+M+C \rightarrow A$ | 1 | - | 1 | 1 | 1 | 1 |
| ADCB | ADCB | $B+M+C \rightarrow B$ | , | - | 1 | 1 | $t$ | $\pm$ |
| Complement, 2's | NEG | $\mathrm{OO}-\mathrm{M} \rightarrow \mathrm{M}$ | - | - | 1 | 1 | (1) | (2) |
| (Negate) | NEGA | O0-A $\rightarrow$ A | - | - | 1 | $\pm$ | (1) | (2) |
|  | NEGB | $00-B \rightarrow B$ | - | - | 1 | 1 | (1) | (2) |
| Decimal Adjust, A | DAA | Converts Binary Add. of BCD Characters into BCD Format (See Figure 4-22) | - | - | 1 | 1 | 1 | (3) |
| Subtract | SUBA | $A-M \rightarrow A$ | - | - | 1 | 1 | $\dagger$ | 1 |
|  | SUBB | $B-M \rightarrow B$ | - | - | 1 | 1 | $\pm$ | $t$ |
| Subtract Accumulators | SBA | $A-B \rightarrow A$ | - | - | 1 | 1 | 1 | $\downarrow$ |
| Subtract Double | SUBD | $D-M: M+1 \rightarrow D$ | - | - | 1 | 1 | 1 | 1 |
| Subtract with Carry | SBCA | $A-M-C \rightarrow A$ | - | - | 1 | 1 | 1 | $t$ |
|  | SBCB | $B-M-C \rightarrow B$ | - | - | 1 | 1 | $t$ | $\ddagger$ |
| Multiply | MUL | $A^{*} B \rightarrow D$ | $\bullet$ | - | - | - | - | 1 |

See Figure 4-2 for legend.
(Bit set if test is true and cleared otherwise)
(1) (Bit V) Test: Result $=1000000$ ?
(2) (Bit C) Test: Result $=00000000$ ?
(3) (Bit C) Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set.)

Figure 4-5. Arithmetic Instructions

| Instructions | Mnemonic | Boolean/Arithmetic Operation | CCR |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  | H | 1 | N | Z | V | C |
| And | ANDA ANDB | $A \cdot M \rightarrow A$$B \bullet M \rightarrow B$ | - | - | 1 | $\pm$ | R | - |
|  |  |  | - | - | 1 | $t$ | R | - |
| Complement, 1's | COM | $M \rightarrow M$ | - | $\bullet$ | 1 | 1 | R | S |
|  | $\left\lvert\, \begin{aligned} & \text { COMA } \\ & \text { COMB } \end{aligned}\right.$ | $A \rightarrow A$ | - | - | 1 | 1 | R | S |
| Exclusive OR |  | $B \rightarrow B$ | - | - | 1 | 1 | R | S |
|  | EORA | $A \oplus M \rightarrow A$ | - | - | 1 | 1 | R | - |
| Or, Inclusive | EORB | $B \oplus M \rightarrow B$ | - | - | 1 | 1 | R | - |
|  | ORAA | $A+M \rightarrow A$ | - | - | 1 | 1 | R | - |
|  | ORAB | $B+M \rightarrow B$ | - | - | 1 | $\pm$ | R | - |

See Figure 4-2 for Legend
Figure 4-6. Logic Instructions

A value can be complemented without affecting the carry bit by using the EOR instruction. This is shown in the following example which illustrates complementing the value in the $A$ accumulator two different ways.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 43 |  | COMA |  | C-BIT SET |
| 88 FF |  | EORA | \#SFF | C-BIT NOT |

4.3.2.3 DATA TEST INSTRUCTIONS. The data test instructions are shown in Figure 4-7. These instructions differ from logic instructions because they do not overwrite either memory or an accumulator with the result. Instead, their effect is to act only on the Condition Code Register.

| Instructions | Mnemonic | Boolean/Arithmetic Operation | CCR |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  | H |  | N | Z | V | C |
| Bit Test | BITA | A•M | - |  | 1 | 1 | R | $\bullet$ |
|  | BITB | $\mathrm{B} \cdot \mathrm{M}$ | - | - | 1 | 1 | R | - |
| Compare | CMPA | A-M | - | - | 1 | 1 | $t$ | 1 |
|  | CMPB | $B-M$ | - | - | 1 | $t$ | $t$ | 1 |
| Compare Accumulators Test, Zero or Minus | CBA | A-B | - | - | 1 | 1 | $t$ | 1 |
|  | TST | M-00 | - | - | 1 | $t$ | R | R |
|  | TSTA | A-00 | $\bullet$ | - | 1 | 1 | R | R |
|  | TSTB | B-00 | - |  | , |  | R | R |

See Figure 4-2 for legend.
Figure 4-7. Data Test Instructions

Most of the data test instructions have an analogous logic instruction sequence which affects the CCR in a similar manner. The data test and corresponding logic instructions are shown below:

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 850 F |  | BITA | \#\%1111 | $\mathrm{A}^{*} \mathrm{M}$ |
| 84 0F |  | ANDA | \#\%1111 | $\mathrm{A}^{*} \mathbf{M} \rightarrow \mathbf{A}$ |
| 810 F |  | CMPA | \#SF | A-M |
| 80 0F |  | SUBA | \#SF | $\mathbf{A}-\mathbf{M} \rightarrow \mathbf{A}$ |
| 11 |  | CBA |  | A-B |
| 10 |  | SBA |  | $\mathbf{A}-\mathbf{B} \rightarrow \mathbf{A}$ |
| 4D |  | TSTA |  | A-00 |
| 8000 |  | SUBA | \#0 | $A-00 \rightarrow A$ |

It should be noted that the TST instruction clears the C-bit which may be undesirable within loops involving multi-byte arithmetic. The LDAA or LDAB instruction, however, can also be used to test memory locations without clearing the C-bit. Within the data test group, note that the TST instruction is the only one which can be used to directly reference memory.
4.3.2.4 DATA HANDLING INSTRUCTIONS. The Data Handling instructions are summarized in Figure 4-8. The reader should note several effects on the CCR from this set of instructions. First, note that the CLRA instruction also clears the carry bit which could cause some concern within multi-byte arithmetic loops. Accumulator A can also be cleared, however, using LDAA \#0 without affecting the C -bit.

| Instructions | Mnemonic | Boolean/Arithmetic Operations | CCR |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  | H | 1 | N | Z | V | C |
| ClearDecrement | CLR | $00 \rightarrow M$ | $\stackrel{+}{\bullet}$ | - | R | S | R | R |
|  | CLRA | $00 \rightarrow$ A |  | - | R | S | R | R |
|  | CLRB | $00 \rightarrow B$ |  | - | R | S | R | R |
|  | DEC | $\mathrm{M}-1 \rightarrow \mathrm{M}$ | - | - | 1 | 1 | (4) | - |
| Decrement | DECA | $A-1 \rightarrow A$ | $\bullet$ | - | 1 | 1 | (4) | - |
|  | DECB | $B-1 \rightarrow B$ | - | - | $\ddagger$ | 1 | (4) | - |
| Increment | INC | $M+1 \rightarrow M$ | - | - | 1 | 1 | (5) | - |
|  | INCA | $A+1 \rightarrow A$ | - | - | 1 | 1 | (5) | - |
|  | INCB | $B+1 \rightarrow B$ | - | - | 1 | $!$ | (5) | - |
| Load Accumulator | LDAA | $M \rightarrow A$ | - | - | 1 | 1 | R | $\bullet$ |
|  | LDAB | $M \rightarrow B$ | - | - | 1 | 1 | R | $\bullet$ |
|  | LDD | $M: M+1 \rightarrow D$ | - | - | 1 | 1 | R | - |
| Push Data | PSHA | $A \rightarrow M_{S P}, S P-1 \rightarrow S P$ | - | - | - | - | - | - |
|  | PSHB | $B \rightarrow M_{S P}, S P-1 \rightarrow S P$ | - | - | - | - | - | - |
| Pull Data | PULA | $S P+1 \rightarrow S P, M S P \rightarrow A$ | - | - | - | - | $\bullet$ | - |
|  | PULB | $\mathrm{SP}+1 \rightarrow \mathrm{SP}, \mathrm{MSP}_{\mathrm{SP}} \rightarrow \mathrm{~B}$ | - | - | $\bullet$ | - | $\bullet$ | - |
| Rotate Left | $\mathrm{ROL}$ |  | - | - | 1 | $t$ | (6) | 1 |
|  | $\begin{aligned} & \text { ROLA } \\ & \text { ROLB } \end{aligned}$ | $\left.\begin{array}{l} \mathrm{A} \\ \mathrm{~B} \end{array}\right\} \quad \begin{aligned} & \square-\square \mathrm{B} 7 \mid \\ & \square \end{aligned}$ | $\bullet$ | - | 1 | 1 | (6) | 1 |
| Rotate Right | ROR |  | $\bullet$ | - | 1 | 1 | (6) | 1 |
|  | RORA | $A\} \underset{C}{\square} \rightarrow \underset{b}{\square} \underset{\square}{\square}]$ | - | - | 1 | 1 | (6) | 1 |
|  | RORB | B | - | - | 1 | 1 | (6) | 1 |
| Shift Left | ASL, LSL | $M \quad \square-\square \square\|\square \square\| I-0$ | - | $\bullet$ | 1 | 1 | (6) | 1 |
|  | ASLA, LSLA |  | - | $\bullet$ | 1 | 1 | (6) | 1 |
|  | ASLB, LSLB |  | - | - | 1 | 1 | (6) | 1 |
|  | ASLD, LSLD | $D \quad \frac{\square}{D}-\frac{\square I}{15} \cdots \cdots \cdot \frac{\square}{b 0}<0$ | - | - | 1 | 1 | (6) | 1 |
| Shift Right, Arithmetic | $\begin{aligned} & \text { ASR } \\ & \text { ASRA } \end{aligned}$ |  | - | - | 1 | 1 | (6) | 1 |
|  | $\begin{aligned} & \text { ASRA } \\ & \text { ASRB } \end{aligned}$ | $\left.\begin{array}{l}A \\ B\end{array}\right\}$ b7 b0 C | $\bullet$ | $\bullet$ | 1 | 1 | (6) | $t$ |
| Shift Right, Logical | LSR |  | - | - | R | 1 | (6) | $t$ |
|  | LSRA | $A$ | - | - | R | 1 | (6) | 1 |
|  | LSRB |  | - | - | R | 1 | (6) | 1 |
|  | LSRD | D $\quad 0 \rightarrow \square \cdot \cdots \cdot \square \rightarrow \square$ | - | - | R | 1 | (6) | - |
| Store Accumulator | STAA | $\begin{array}{ll}A \rightarrow M & b 15 \\ B \rightarrow M\end{array}$ | - | - | $t$ | 1 | R | - |
|  | STAB | $B \rightarrow M$ | - | - | 1 | 1 | R | - |
|  | STD | $D \rightarrow M: M+1$ | - | - | $t$ | $t$ | R | - |
| Transfer Accumulators | TAB | $A \rightarrow B$ | - | - | 1 | 1 | R | - |
|  | TBA | $B \rightarrow A$ | - | $\bullet$ | 1 | 1 | R |  |

(4) (Bit V) Test: Operand $=10000000$ prior to execution?
(5) (Bit V) Test: Operand $=01111111$ prior to execution?
(6) (Bit V ) Test: Set equal to result of $\mathrm{N} \oplus \mathrm{C}$ after shift has occurred.

See Figure 4-2 for legend.
Figure 4-8. Data Handling Instructions

It should also be noted that neither INC nor DEC affect the C-bit. It is intended that INC and DEC be used to control the loop counter variables within multi-byte arithmetic loops. It would, therefore, be inconsistent with this intention if these two instructions affected the carry bit. For this reason, INC and DEC have been included in the Data Handling instructions as opposed to the Arithmetic instructions.

Although they do not affect the carry bit, the INC and DEC instructions can be used to perform multi-byte arithmetic when used with a suitable branch instruction. This is shown in the following examples where the first four sequences illustrate incrementing the double accumulator D and the second four sequences illustrate decrementing it.

| Machine Code |  | Label | Operation | Operand | $\frac{\text { Comments }}{D-(-1) \rightarrow D}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 93 | 00 |  | SUBD | \$0 |  |
| C3 | 0001 |  | ADDD | \#1 | D $+1 \rightarrow$ D |
| CB | 01 |  | ADDB | \#1 | B $+1 \rightarrow$ B |
| 89 | 00 |  | ADCA | \#0 | $\mathrm{A}-00+\mathrm{C} \rightarrow \mathrm{A}$ |
| 5 C |  |  | INCB |  | B $+1 \rightarrow$ B |
| 26 | 01 |  | BNE | NXT | NO CARRY |
| 4 C |  |  | INCA |  | A $+1 \rightarrow$ A |
| D3 | 00 | NXT | ADDD | \$0 | D $+(-1) \rightarrow$ D |
| 83 | 0001 |  | SUBD | \#1 | D - 1 $\rightarrow$ D |
| C0 | 01 |  | SUBB | \#1 | B-1 $\rightarrow$ B |
| 82 | 00 |  | SBCA | \#0 | $\mathrm{A}-00-\mathrm{C} \rightarrow \mathrm{A}$ |
| 5D |  |  | TSTB |  | B-00 |
| 26 | 01 |  | BNE | NXT2 | NO BORROW |
| 4A |  |  | DECA |  | A - $1 \rightarrow$ A |
| 5A |  | NXT2 | DECB |  | B-1 - B |

In the preceding examples, the first and fifth instruction sequences (SUBD and ADDD) require only two bytes but it is probably not clear as to how they perform their respective operations. Addresses, $\$ 00$ and $\$ 01$, reference the two write-only Data Direction Registers for Port 1 and Port 2. When read, however, they always provide the result, $\$ \mathrm{FF}$, which is actually the precharge of the internal Peripheral Data Bus (see Chapter 3)*. With respect to two's complement numbers, the MC6801 double byte location \$00:01 contains -1 .

Finally, it should be mentioned that the Rotate instructions implement a 9-bit rather than an 8-bit rotate. The 9 -bit operation facilitates rotation of multi-byte values. As an example, suppose the $A$ accumulator and C-bit contained the values \$AA and 1, respectively. After the RORA instruction is executed, the following situation would exist.

| C-Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | Before RORA |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | After RORA |

[^7]Eight bit rotation (instead of 9 -bit) for a single accumulator can be achieved by using the appropriate three instruction sequence as shown in the following example. The first three instructions perform a left 8 -bit rotation whereas the second sequence results in a right 8 -bit rotation.

| Machine Code | Label | Operation | Operand | Comment |
| :---: | :---: | :---: | :---: | :---: |
| 48 |  | ASLA |  | $\mathrm{B} 0=0$ |
| 2401 |  | BCC | * +3 | B0 OK |
| 4 C |  | INCA |  | SET B0 |
| 44 |  | LSRA |  | $\mathrm{B} 7=0$ |
| 2402 |  | BCC | * +4 | B7 OK |
| 8A 80 |  | ORAA | \#\$80 | SET B7 |

A 9-bit rotation is required when working with multi-byte values. The following sequence illustrates a left rotation of four bytes stored at locations BYT to BYT + 3 (\$100-\$103):

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 780103 |  | ASL | BYT +3 | INSURE B $0=0$ |
| 790102 |  | ROL | BYT + 2 |  |
| 790101 |  | ROL | BYT +1 |  |
| 790100 |  | ROL | BYT |  |
| 2403 |  | BCC | *+5 | IF C $=0$, DONE |
| 7C 0103 |  | INC | BYT + 3 | ELSE SET B0 |

### 4.3.3 Program Control Instructions

Program control instructions can be subdivided into three categories: (1) Index Register, (2) Stack Pointer, and (3) Jump and Branch instructions.
4.3.3.1 INDEX REGISTER INSTRUCTIONS. Seven MPU instructions change the contents of the Index Register: LDX, INX, DEX, TSX, PULX, ABX, and RTI. Three other instructions involve the Index Register but do not change its value. The CPX instruction compares the Index Register with a double byte value and affects only the Condition Code Register. The PSHX instruction pushes the contents of the Index Register onto the stack (low byte first) but does not affect any bits in the CCR. Finally, the Index Register can be transferred to the Stack Pointer using the TXS instruction.

References to the Index Register in a statement can refer to its contents or to where it is "pointing." When the Index Register appears in the operation field of a statement, it refers to the contents of the register itself. When the Index Register appears in the operand field, however, it refers to the location to which the Index Register is "pointing." The Index Register instructions are summarized in Figure 4-9.

The effective address of an indexed instruction is determined by adding the unsigned offset byte to the current value of the Index Register. The result of the addition is transferred to an internal register which is not accessible to the programmer and the Index Register is not changed.

| Instructions | Mnemonic | Boolean/Arithmetic Operation | CCR |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  | H | 1 | N | Z | V | C |
| Compare Index Reg | CPX | $X-M: M+1$ | - | - | 1 |  | 1 |  |
| Decrement Index Reg | DEX | $x-1 \rightarrow x$ | - | - | - | 1 | - |  |
| Increment Index Reg | INX | $\mathrm{X}+1 \rightarrow \mathrm{X}$ | - | - | - | 1 | - |  |
| Load Index Reg | LDX | $\mathrm{M}: \mathrm{M}+1 \rightarrow \mathrm{X}$ | - |  |  | 1 | R |  |
| Store Index Reg | STX | $X \rightarrow M: M+1$ | - | - |  | 1 | R | - |
| Add B to X | ABX | $00: B+X \rightarrow X$ | - | - |  |  | - |  |
| Push Index Reg | PSHX | $\mathrm{X} \rightarrow$ Stack | - | - | - | - | - |  |
| Pull Index Reg | PULX | Stack $\rightarrow \mathrm{X}$ | - | - | - | - | - |  |
| Index Reg $\rightarrow$ Stack Pntr | TXS | $\mathrm{X}-1 \rightarrow \mathrm{SP}$ | - | - | - | - | - | - |
| Stack Pntr $\rightarrow$ Index Reg | TSX | $S P+1 \rightarrow X$ | - | - | - |  | - |  |

See Figure 4-2 for legend.
Figure 4-9. Index Register Instructions

The ABX (Add B to X ) instruction provides the capability to obtain a dynamic offset with indexing. After the offset is calculated using the B accumulator, the ABX instruction can be utilized to add the offset to the Index Register to form the effective address. The use of this offset is analogous to the offset byte in the indexed addressing mode: the ABX instruction performs an unsigned addition of the B accumulator with the Index Register. Note, however, that the ABX instruction overwrites the Index Register with the result of the addition whereas the Index Register remains unchanged in the indexed addressing mode.
4.3.3.2 STACK POINTER INSTRUCTIONS. The stack pointer (SP) manages a last-in-first-out (LIFO) queue or, equivalently, a "stack." Putting a byte onto the stack is known as a "push" while taking a byte from the stack is called a "pull." The last byte "pushed" will always be the first byte "pulled" regardless of its source or destination. In the MC6801, as in the MC6800, the stack builds in the direction of decreasing address and the Stack Pointer always points to the next "empty" location. Note that the Stack Pointer is decremented each time a byte is "pushed" onto the stack and incremented each time a byte is "pulled" from the stack.

The Stack Pointer can be transferred to the Index Register (TSX), and the Index Register can be transferred to the Stack Pointer (TXS). During the transfer of the Stack Pointer to the Index Register, the value is incremented by one which results in the Index Register pointing to the top of the stack or the last byte pushed. In a TXS instruction, the Index Register is assumed to be pointing to the top of stack. The value is decremented during transfer to the stack pointer and points to the next available location in the stack.

The functions of TSX and TXS are illustrated in the two sequences which are approximately functionally equivalent. The essential difference between them is their effect on the Condition Code Register: the PSH instructions do not affect the CCR whereas STAB and STAA do affect it.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 37 |  | PSHB |  | LOW BYTE |
| 36 |  | PSHA |  | HIGH BYTE |
| 30 |  | TSX |  | SP $+1 \rightarrow \mathrm{X}$ |
| 09 |  | DEX |  | $\mathrm{X}-1 \rightarrow \mathrm{X}$ |
| 35 |  | TXS |  | $\mathrm{X}-1 \rightarrow \mathrm{SP}$ |
| E700 |  | STAB | X |  |
| 09 |  | DEX |  | $\mathrm{X}-1 \rightarrow \mathrm{X}$ |
| 35 |  | TXS |  | $\mathrm{X}-1 \rightarrow \mathrm{SP}$ |
| A7 00 |  | STAA | X |  |

The TXS instructions must be placed as shown in the above sequence to prevent stacked data from being overwritten by an interrupt. It is avoided in this procedure by "reserving" room on the stack before writing either accumulator to it.

The accumulators, Index Register, and Program Counter can be individually pushed or pulled. The entire machine state (except for the stack pointer itself) can be pushed onto the stack with the SWI and WAI instructions and interrupts. The entire machine state (again, except for the stack pointer itself) is pulled from the stack during the RTI instruction. The following instructions affect the stack pointer:

1. LDS, TXS, DES, INS
2. PSHA, PULA, PSHB, PULB, PSHX, PULX
3. JSR, BSR, RTS
4. SWI, WAI, RTI.

The first group of instructions directly manipulate the value of the stack pointer without affecting the contents of the stack and are summarized in Figure 4-10. The second group transfers the A and B accumulators and the Index Register to the stack. The third group pushes and pulls the Program Counter and, finally, the last group pushes and pulls the entire machine state (except for the stack pointer).

| Instructions | Mnemonic | Boolean/Arithmetic Operation | CCR |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  | H | 1 | N | Z | V | C |
| Decrement Stack Pntr | DES | SP-1 $\rightarrow$ SP | - | - | - |  |  |  |
| Increment Stack Pntr | INS | $S P+1 \rightarrow$ SP | - | - | - | - | - |  |
| Load Stack Pntr | LDS | $\mathrm{M}: \mathrm{M}+1 \rightarrow \mathrm{SP}$ | - | - | 1 | $t$ | R |  |
| Store Stack Pntr | STS | $S P \rightarrow M: M+1$ | - | - | 1 | $t$ | R |  |
| Index Reg $\rightarrow$ Stack Pntr | TXS | $\mathrm{X}-1 \rightarrow \mathrm{SP}$ | - | - | - | - |  |  |
| Stack Pntr $\rightarrow$ Index Reg | TSX | $\mathrm{SP}+1 \rightarrow \mathrm{X}$ | - | - | - |  |  |  |

See Figure 4-2 for legend.
Figure 4-10. Stack Pointer Instructions

A few words of caution are appropriate concerning stack operations. None of the instructions in groups 2-4 of the example can be used (including hardware interrupts) until one of the instructions in group 1 has been used to initialize the stack pointer to a block of RAM memory of sufficient length to be overwritten without degradation to the program. It is the programmer's responsibility to ensure that the stack pointer is always pointing to a valid stack area whenever one of the instructions in groups 2-4 are used or whenever the possibility of interrupt exists.

Operation of the Stack Pointer with the PSH and PUL instructions is illustrated in Figures 4-11 and 4-12. The PSHA instruction causes the contents of Accumulator A to be stored in memory at the location indicated by the stack pointer. The stack pointer is automatically decremented following the store operation and is then "pointing" to the next empty location. The PULA instruction reverses the operation and causes the last byte stacked to be loaded into Accumulator A. The stack pointer is automatically incremented during the data transfer so that it points to the next available location. Note that the PULA instruction does not actually "remove" data from the stack; the value still remains in memory. The next value placed on the stack, however, will overwrite it.
4.3.3.3 JUMP AND BRANCH INSTRUCTIONS. The Jump and Branch instructions are shown in Figure 4-13. These instructions can be used to transfer program control to another point in the program. Execution of the Branch to Subroutine (BSR) and Jump to Subroutine (JSR) instructions cause the current Program Counter (i.e., the return address) to be pushed on the stack as shown in Figures 4-14 through 4-16. The Program Counter is then loaded with the effective address of the instruction which transfers control to the subroutine. The Return from Subroutine (RTS) instruction causes the return address to be pulled from the stack into the Program Counter as shown in Figure 4-17.

The BSR instruction uses only relative addressing and can be used to transfer control to - $\mathbf{1 2 6}$ to +129 locations with respect to the first byte of the instruction. The JSR instruction, however, can use indexed, extended, or direct addressing and can be used to reach any location.

The No Operation instruction, NOP, while included here is a jump operation in a very limited sense. Its only effect is to increment the Program Counter by one. It is useful during the debug phase as a machine code replacement for a removed instruction and in equalizing the execution time through alternate paths in a program to establish synchronization.

The conditional branch instructions consist of eight pairs of complementary instructions. They are used to test the results of preceding operations and, on the basis of these results, either continue with the next instruction or transfer control to another point in the program as defined by the offset byte in the branch instruction. The eight pairs of instructions and the associated test conditions are shown in Figure 4-13.

The BRN (Branch Never) instruction can be used in a similar manner to the NOP instruction. It is also useful during debugging operations to nullify the machine code of another branch instruction while preserving the value of the offset byte. Finally, it completes the symmetry of the set of branch instructions by providing a complement to the BRA instruction. This feature is useful when implementing compilers for the MC6801.

In using conditional branch statements with arithmetic data, there could be some confusion as to which branch instructions should be used with a particular number representation. If signed two's complement values are being used, then the branch instructions involving the V-bit (BGT, BLT, BGE, BLE) should be used. If unsigned values are being used, then the branches which disregard the V-bit (BLS, BHS, BHI, BLO) should be used.


Figure 4-11. Operation of Push Instruction


Figure 4-12. Operation of Pull Instruction


See Figure 4-2 for legend.
(1) (AII) Load Condition Code Register from Stack. (See Special Operations)
(2) (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.

Figure 4-13. Jump and Branch Instructions


Figure 4-14. Operation of JSR (Extended) Instruction


Figure 4-15. Operation of JSR (Indexed) Instruction


Figure 4-16. Operation of BSR Instruction


Figure 4-17. Operation of RTS Instruction

Table 4-2 divides the branch instructions into three categories: simple, signed, and unsigned branches. The simple branches involve those based only on the value of a single bit in the CCR. The signed and unsigned branches refer to the appropriate branch with repsect to the number system being used.

Table 4-2. Branch Instructions
Simple Conditional Branches:

| Condition | Complement |
| :---: | :---: |
| BEO | BNE |
| BMI | BPL |
| BCS | BCC |
| BVS | BVC |


| Signed Conditional Branches: <br> Condition | Complement |
| :---: | :---: |


| Unsigned Conditional <br> Condition | Branches: <br> Complement |
| :---: | :---: |
|  | BHI |
| BHS | BLS |
| BEO | BNE |
| BLS | BHI |
| BLO | BHS |

Note that a branch instruction does not have to immediately follow a particular operation provided subsequent instructions do not affect the bits to be used in the branch test. In the following example, the branch will be taken or not taken based solely on the effect of the LDAA instruction on the Z-bit. None of the instructions between LDAA and BEQ affect any bit in the CCR.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 9620 |  | LDAA | BYTE | GET BYTE |
| 33 |  | PULB |  |  |
| 30 |  | TSX |  |  |
| 3A |  | ABX |  |  |
| 2704 |  | BEQ | * +2 |  |

The Compare Index Register (CPX) instruction can also be used effectively with the conditional branch instructions. Readers familiar with the M6800 will recall that this instruction can be used with only a few of the branches. In the MC6801, however, internal processing has been modified such that it can be used for branching similar to the single byte comparisons. A typical use of the CPX instruction is shown in the following example.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| CE 8000 |  | LDX | \#\$8000 |  |
| 8C 7F FF |  | CPX | \#\$7FFF |  |
| 2201 |  | BHI | HANG | WILL TAKE BRANCH |
| 01 |  | NOP |  |  |
| 20 FE | HANG | BRA | * | FOR NOW |

### 4.4 PROGRAMMING EXAMPLES

In this section, several programming examples are presented which focus on use of the Index Register and multi-byte arithmetic.

### 4.4.1 Use of the Index Register

The indexed addressing mode provides the capability to construct powerful routines which require a minimum amount of memory. This is most evident when writing routines which involve an interactive algorithm.

The effective address of an indexed instruction is formed by adding the 8-bit unsigned offset of the instruction to the Index Register. The result of this addition is placed in an internal unaddressable temporary register; the value in the Index Register is not changed.

Because the offset is part of the instruction, it should be considered a static value determined at assembly time. While a self-modifying instruction sequence could be used to provide a dynamic offset, it should be remembered that such a capability cannot be realized if the instruction resides in Read-Only-Memory (ROM). In addition, self-modifying code is generally considered poor programming practice.

The operand field in a statement which uses indexed addressing can take any of five possible forms:

$$
\mathbf{X} \quad, \mathbf{X} \quad 0, \mathbf{X} \quad \text { SYMBOL, } \mathbf{X} \quad \text { EXPRESSION, } \mathbf{X}
$$

The first three forms are equivalent and will produce a zero offset byte. Note that the " $\#$ " sign is never used in the operand field of a statement which uses the indexed addressing mode. The "\#'"
sign can be used, however, to load the Index Register with the address of a label. The addressing mode for this type of instruction, however, is immediate rather than indexed. For example, the instruction
LDX \#TABLE
will result in the Index Register being loaded with the address of the label, TABLE. Another important instruction is one like the following:
LDX $\quad \mathbf{X}$
This instruction causes a double byte value, located at where the Index Register is pointing, to overwrite the current value of the Index Register. This type of instruction enables a programmer to use "indirection." To illustrate this technique, suppose that it is desired to load a byte into Accumulator A from an address pointed to by a double byte value stored at the location ADDR. The location of ADDR, however, is also a variable which can be located by a double byte address stored at the label, POINTR. The byte pointed to by ADDR can be loaded into Accumulator A using the following sequence.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| FE 1000 |  | LDX | POINTR | GET ADDR POINTR |
| EE 00 |  | LDX | X | X HAS ADDR |
| A6 00 |  | LDAA | X | ACCA HAS BYTE |

A typical application of indirection is subroutine linkage where the calling routine provides the subroutine an address in the Index Register which points to a table of addresses. The addresses in the table point to the values of calling parameters for the subroutine. Several routines in this chapter use this method of subroutine linkage.

When used for manipulating a table of values, the indexed addressing mode can be used directly in one of two modes:

1. the Index Register can be loaded with the starting address of the table and the offset byte can be contained in the instruction, or
2. the offset byte in the instruction can be used to indicate the starting address of the table and the Index Register used to contain the offset.
It is important to realize that both of the above methods have restrictions involving their use. In the first method, the offset byte must generally be considered a static value determined at assembly time. In addition, the offset byte can only reach 256 locations in the table.

In the second method, the starting address of the table must reside in the direct area (\$00-FF). If this restriction can be met, however, all values in the table can be accessed. These two methods are illustrated in the following examples where TABLE starts at \$00F0.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| CE 00 F0 |  | LDX | \#TABLE | ADDR (TABLE) $\rightarrow$ X |
| A6 04 |  | LDAA | 4, X | GET 5TH BYTE |
| CE 0004 |  | LDX | \#4 | OFF $\rightarrow$ X |
| A6 F0 |  | LDAA | TABLE, X | GET 5TH BYTE |

Two other methods can also be used to manipulate a table of values which are not as direct but do alleviate some of the restrictions associated with the aforementioned methods. First, a dynamic offset can be obtained by using Accumulator B to compute the offset and then using the ABX (Add ACCB to X ) instruction to obtain the address of the element. The considerations in using this method include:

1. the ABX instruction involves an unsigned single byte addition which limits indexing to forward references not greater than 255 bytes, and
2. the ABX instruction overwrites the Index Register with the result of the addition and requires the Index Register to be reinitialized if used within a loop.

Finally, the most general method for accessing a table is to compute the absolute address of the location using a signed double byte offset. This approach requires storage of the Index Register, a double byte signed addition, and replacement of the former Index Register value with the new one. It requires more memory and execution time but overcomes most of the limitations associated with the aforementioned methods. The following example illustrates the use of both methods.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| CE 00 F0 |  | LDX | \#TABLE | ADDR (TABLE) $\rightarrow$ X |
| C6 04 |  | LDAB | \#4 | OFF $\rightarrow$ ACCB |
| 3A |  | ABX |  | GET ADDR |
| A6 00 |  | LDAA | X | GET 5TH BYTE |
| CE 00 F0 |  | LDX | \#TABLE |  |
| CC 0004 |  | LDD | \#4 | $\mathrm{OFF} \rightarrow \mathrm{A}: \mathrm{B}$ |
| 3 C |  | PSHX |  | $\mathrm{X} \rightarrow$ STACK |
| 30 |  | TSX |  | $\mathbf{S P + 1 \rightarrow X}$ |
| E3 00 |  | ADDD | X | GET ADDR |
| ED 00 |  | STD | X | REPLACE |
| 38 |  | PULX |  | ADDR $\rightarrow$ X |
| A6 00 |  | LDAA | X | GET 5TH BYTE |

Both the JSR and JMP instructions provide an indexed addressing mode. Computation of the effective address for these instructions is identical to that performed for other instructions. The final destination of the results for these two instructions is different than for the other instructions: it is transferred to the Program Counter. This operation can be described by the following expression:

00:OFFSET + (X) $\rightarrow$ PC
These instructions are useful to jump to an address specified in a certain memory location as illustrated in the following example. In this example, if the value in the A accumulator is equal to an ASCII "A," a jump is made to location, $\$ 1040$. If the two values are not equal, the program remains in a loop on itself.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| CE 1000 |  | LDX | \#TABLE | ADDR (TABLE) $\rightarrow$ X |
| A6 00 |  | LDAA | , X | GET CHAR |
| 8141 |  | CMPA | \#'A | CHECK FOR AN "A" |
| 26 FE |  | BNE | * | IF .NE., HANG |
| EE 01 |  | LDX | 1, X | ELSE GET ADDR |
| 6E 00 |  | JMP | X | GO TO IT! |
| 41 | TABLE | FCC | /A/ | CHAR "A" |
| 1040 |  | FDB | ADDR | ADDR AT \$1040 |

Three routines will now be presented to further illustrate possible uses of the Index Register. The first one is shown in Figure 4-18 and illustrates a BCD addition utilizing the indexed addressing mode in a somewhat unique fashion. However, the limitations of the routine are quite severe. For


Figure 4-18. BCD Addition: BCD1
instance, it must be assembled for only one length of BCD value wherein the symbol NB (Number of Bytes) is defined. Another limitation is that it assumes a specific data storage arrangement of the addends and the result: they must be contiguous and in the order assumed by the routine. The execution time of the routine is approximately 110 cycles for 4-byte $(\mathrm{NB}=4)$ values.

The next two examples involve the use of the ABX instruction in two table handling routines. The first routine, shown in Figure 4-19, illustrates a simple block move. The routine has the limitation, however, that it always moves the last byte first. The implication of this limitation is that the routine can not be used to move the table to an area of lesser address ("up" in memory) unless the following restriction is observed:

TO address + length $<$ FROM address
If this restriction is not met, part of the table will be overwritten during the move. The routine is made more general in Figure 4-22 where an inspection is made as to whether the table should be moved from the "top" or "bottom" thus alleviating the restriction of the first example.

Relative execution time of the two routines is consistent with their flexibility. To copy 16 bytes, the BLOCKC routine (Figure 4-19) executes in approximately 800 cycles whereas the BLOCKM routine (Figure 4-20) requires approximately 1100 cycles.

### 4.4.2 Number Systems

The ALU (Arithmetic and Logic Unit) always performs standard binary addition of either one or two bytes using two's complement arithmetic. The MPU instruction set and hardware flags support direct arithmetic operations using any of the following three different representations for numbers:
(1) Each byte can be interpreted as a signed 2 's complement number in the range -128 to +127 :

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ( -128 in 2's complement) |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | ( -1 in 2's complement) |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ( 0 in 2's complement) |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | ( +1 in 2's complement) |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | ( +127 in 2's complement) |

(2) Each byte can be interpreted as an unsigned binary number in the range 0 to 255 :

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| ( 0 in unsigned binary) |  |  |  |  |  |  |  |
| ( 255 in unsigned binary $)$ |  |  |  |  |  |  |  |

(3) Each byte can contain two 4-bit binary coded decimal (BCD) numbers. With this interpretation, each byte represents numbers in the range $0-99$ :

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | (BCD 00) |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | (BCD 27) |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | (BCD 99) |



Figure 4-19. Block Move Routine: BLOCKC


Figure 4-20. Block Move Routine: BLOCKM


Figure 4-20. Block Move Routine: BLOCKM (Continued)

### 4.4.3 Two's Complement Overflow

The MPU sets or clears selected flags in the Condition Code Register during instruction execution as shown in Figure 4-2. The interpretation of most of these bits is rather straightforward. The Overflow flag (V-bit), however, is an exception and requires clarification. Two's complement overflow occurs when an operation yields a result beyond the -128 to +127 range of a single signed two's complement byte. By examining the sign bits of the operands and the result, it is possible to determine whether an arithmetic overflow has occurred. In Table 4-3, for example, the operands and result are shown for the ABA (Add B to A) instruction. Note that the value for the V-bit at the conclusion of the addition is determined by the sign bits (bit 7) of the two operands and the result.

## Table 4-3. Overflow Rules for Addition

| A7 | B7 | R7 | V-Bit |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |$\quad$|  |
| :--- |
| 1 |

If the signs of the addends, A7 and B7, are different, no overflow can occur and the V-bit is clear after the operation. If the addend sign bits are alike and the result exceeds the byte capacity, the sign bit of the result (R7) will change and the overflow bit will be set.

The following three sequences illustrate the results of the ALU and V-bit from several additions using the ABA instruction. The first two additions result in valid two's complement sums and, therefore, the V-bit remains clear. The third addition, however, attempts to add two negative values which should have produced the result, -132 . This value exceeds eight bits and the V -bit is set to indicate this condition.

| V-Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | $\begin{aligned} & A=+54 \\ & B=-121 \end{aligned}$ |
|  | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | $R=A+B=-67$ |
| V-Bit | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | $\begin{aligned} & A=-67 \\ & B=-33 \end{aligned}$ |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |  |
|  | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |  |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $R=A+B=-100$ |
| V-Bit | b7 | b6 | b5 | b | b3 | b2 | b1 | b0 |  |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $A=-100$ |
|  | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | $B=-32$ |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | $\mathbf{R}=\mathrm{A}+\mathrm{B}=+124$ |

In subtraction instructions, the possibility of overflow exists whenever the operands differ in sign. Overflow conditions for A-B are illustrated in Table 4-4.

Note that Table 4-4 is identical to the addition case (Table 4-3) except that B7 has been replaced by the complement of B7, $\overline{\mathrm{B} 7}$. The MC6801 ALU performs subtraction by adding the two's complement of the subtrahend $B$ to the minuend $A$. The subtraction table with $B 7$ complemented then reflects the sign bits of two numbers that are to be added. If A7 and $\overline{\mathrm{B} 7}$ are alike, overflow has occurred if the sign of the result does not match the sign of both A7 and $\overline{B 7}$.

The MC6801 also has the capability of adding and subtracting double byte (16-bit) two's complement values. The range of the double accumulator $A: B$ (or $D$ ) is $-32,768$ to 32,767 . The discussion for the V -bit is equally valid for the double byte case if all references to bit 7 are replaced with bit 15.

Table 4-4. Overflow Rules for Subtraction

| A7 | $\overline{\text { B7 }}$ | R7 | V-Bit |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |$\quad(A-B)=R$

The $V$-bit is set or cleared during all shift and rotate instructions according to the result of an exclusive OR of the N -bit (new sign) and the C -bit after the operation has been completed. Within the context of signed arithmetic, the shift instructions can be used to multiply or divide an integer by a power of two. The V-bit can be used to detect two's complement overflow after a left shift which is equivalent to a multiply by two. In this case, the C-bit contains the former sign and the V-bit formula functions correctly.

Right logical shifts, however, do not set the V-bit properly with the exclusive OR because the C-bit contains the former value of bit 0 instead of bit 7. This represents no real difficulty, however, because the programmer is always expected to utilize the right arithmetic shift (ASR) for signed values which guarantee no two's complement overflow.

### 4.4.4 Arithmetic Instructions Revisited

Figure 4-21 summarizes the instructions used primarily for arithmetic operations. The effect of each operation on memory and the MPU accumulators is shown along with how the result of each operation affects the Condition Code Register.

The carry bit (C-bit) is used as both a carry for addition and a borrow for subtraction. It is added to the accumulators in the Add with Carry Instructions (ADCA, ADCB) and subtracted from the accumulators in the Subtract with Carry instructions (SBCA, SBCB).

| Instructions | Mnemonic | Boolean/Arithmetic Operation | CCR |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  | H | 1 | N | Z | V | C |
| Add | ADDA | $A+M \rightarrow A$ | 1 | - | 1 | 1 | 1 | $!$ |
|  | ADDB | $B+M \rightarrow B$ | 1 | - | 1 | 1 | 1 | 1 |
| Add Accumulators | ABA | $A+B \rightarrow A$ | $\downarrow$ | - | $t$ | 1 | 1 | $\dagger$ |
| Add Double | ADDD | $D+M: M+1 \rightarrow D$ | $\bullet$ | - | 1 | 1 | $t$ | 1 |
| Add with Carry | ADCA | $A+M+C \rightarrow A$ | 1 | - | 1 | 1 | $t$ | 1 |
| ADCB | ADCB | $B+M+C \rightarrow B$ | 1 | - | $\pm$ | 1 | 1 | 1 |
| Complement, 2's | NEG | OO-M $\rightarrow$ M | - | - | 1 | 1 | (1) | (2) |
| (Negate) | NEGA | $00-A \rightarrow A$ | - | - | 1 | 1 | (1) | (2) |
|  | NEGB | $00-B \rightarrow B$ | - | - | t | 1 | (1) | (2) |
| Decimal Adjust, A | DAA | Converts Binary Add. of BCD Characters into BCD Format (See Figure 4-22) | - | - | 1 | 1 | $t$ | (3) |
| Subtract | SUBA | $A-M \rightarrow A$ | - | - | 1 | 1 | 1 | $\ddagger$ |
|  | SUBB | $B-M \rightarrow B$ | $\bullet$ | - | 1 | 1 | 1 | 1 |
| Subtract Accumulators | SBA | $A-B \rightarrow A$ | - | - | 1 | $\pm$ | 1 | $t$ |
| Subtract Double | SUBD | $D-M: M+1 \rightarrow D$ | - | - | 1 | 1 | 1 | $t$ |
| Subtract with Carry | SBCA | $A-M-C \rightarrow A$ | - | - | 1 | $t$ | 1 | 1 |
|  | SBCB | $B-M-C \rightarrow B$ | - | - | 1 | 1 | 1 | 1 |
| Multiply | MUL | $A^{*} B \rightarrow D$ | - | $\bullet$ | - | - | - | 1 |

See Figure 4-2 for legend.
(Bit set if test is true and cleared otherwise)
(1) (Bit V) Test: Result $=1000000$ ?
(2) (Bit C) Test: Result $=00000000$ ?
(3) (Bit C) Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set.)

Figure 4-21. Arithmetic Instructions (Repeated)

The Decimal Adjust instruction, DAA, can be used to adjust the binary result of a BCD addition in the A accumulator. Following the three operations, ABA, ADD, and ADC, the DAA instruction adjusts the contents of the accumulator and the C -bit to represent the correct BCD result. Because the DAA instruction properly affects the C-bit, it can be used for multi-byte BCD addition. Figure 4-22 shows the details of the DAA instruction and its relationship to other Condition Code Register bits.

Operation: Adds hexadecimal numbers $00,06,60$, or 66 to ACCA, and may also set the carry bit, as indicated in the following table:

| State of <br> C-Bit <br> Before DAA <br> (Col. 1) |
| :---: |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 1 |
| 1 |
| 1 |


| Upper <br> Half-Byte <br> (ist 4 4.7) |
| :---: |
| (Col. 2) |
| $0-9$ |
| $0-8$ |
| $0-9$ |
|  |
| A-F |
| $9-F$ |
| A-F |
|  |
| $0-2$ |
| $0-2$ |
| $0-3$ |


| Initial |
| :---: |
| Half-Carry |
| H-Bit |
| (Col. 3) |
| 0 |
| 0 |
| 1 |
| 0 |
| 0 |
| 1 |
| 0 |
| 0 |
| 1 |


| Lower <br> Half-Byte <br> (Bits 0-3) |
| :---: |
| (Col. 4) |
| $0-9$ |
| A-F |
| $0-3$ |
| $0-9$ |
| A-F |
| $0-3$ |
| $0-9$ |
| A-F |
| $0-3$ |

$\left.\begin{array}{cc}\begin{array}{c}\text { Number Added } \\ \text { to ACCA } \\ \text { By DAA }\end{array} & \begin{array}{c}\text { State of } \\ \text { C-Bit } \\ \text { Afer DAA }\end{array} \\ \text { (Col. 5) }\end{array} \quad \begin{array}{cc}\text { (Col. 6) }\end{array}\right]$

Note: Columns (1) to (4) of the above table represent all possible cases which can result from any of the operations $A B A$, ADD, or ADC, with initial carry either set or clear, applied to two binary-coded-decimal operands. The table shows hexadecimal values.

Effect on Condition Code Register:
H Not affected.
1 Not affected.
$N$ Set if most significant bit of the result is set; cleared otherwise.
Z Set if all bits of the result are cleared; cleared otherwise.
$\checkmark$ Not defined.
C Set or reset according to the same rule as if the DAA and an immediately preceding $A B A, A D D$, or $A D C$ were replaced by a hypothetical binary-coded-decimal addition.

Figure 4-22. Operation of DAA Instruction
4.4.4.1 USE OF ARITHMETIC INSTRUCTIONS. Typical use of the arithmetic instructions is shown in the following examples:

| Machine Code | Label | Operation | Operand | Comments |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 86 AA |  | LDAA | \#\$AA | 10101010 |  |
| C6 CC |  | LDAB | \#\$CC | 11001100 |  |
| 1B |  | ABA |  | 01110110 | C SET |
| 8904 |  | ADCA | \#4 | 01111011 | C CLR |

The V-bit and C-bit for the ADCA instruction are set according to Table 4-5.
The SUBA instruction subtracts a single byte value defined by the operand from Accumulator A:

| Machine Code | Label | Operation | Operand | Comments |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8665 |  | LDAA | \#\$65 | 01100101 |  |
| 8067 |  | SUBA | \#\$67 | 11111110 | C SET |
| 8204 |  | SBCA | \#4 | 11111001 | C CLR |

## Table 4-5. Truth Table for "Add with Carry"

| $\begin{gathered} \text { B7 } \\ \text { ACC } \end{gathered}$ After | $\begin{gathered} \text { B7 } \\ \text { ACC } \\ \text { Before } \\ \hline \end{gathered}$ | $\begin{gathered} \text { B7 } \\ \begin{array}{c} \text { Operand (or ACCB) } \\ \text { Before } \end{array} \end{gathered}$ | V-Bit After | C-Bit After |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 |

The two's complement overflow and carry bits are set as shown in Table 4-6 as a result of a subtract with borrow.

Table 4-6. Truth Table for "Subtract with Borrow"

| B7 <br> ACC <br> After | B7 <br> ACC <br> Before | B7 <br> Operand (or ACCB) <br> Before | V-Bit <br> After | C-Bit <br> After |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 |

The NEG instruction can be used to obtain the two's complement of a single byte. For example, if the A accumulator contains $\$ 03$, after the NEGA instruction it would contain $\$ F D$. Upon completion of the NEG instruction, the carry bit is cleared only if the result is zero. This characteristic can be used to negate the double byte accumulator $\mathrm{A}: \mathrm{B}$ as shown in the following examples.

| Machine Code | Label |  | Operation <br> 10 |  |
| :--- | :--- | :--- | :--- | :--- |

### 4.4.5 Multi-Byte Addition and Subtraction

Typically microcomputer-based systems require arithmetic instructions to be combined into routines which operate on values larger than one byte. Double byte arithmetic is facilitated by use of the ADDD and SUBD instructions which perform addition and subtraction using the A:B double accumulator. Double byte and multi-byte arithmetic can also be performed using single byte arithmetic instructions. Several algorithms will now be presented showing their implementation using the MC6801 instruction set.

The basic arithmetic operations are binary addition and subtraction as shown in the following example. The two sequences illustrate performing the following two single byte operations:

$$
\begin{aligned}
& \text { ALPHA + BETA } \rightarrow \text { OMEGA } \\
& \text { OMEGA - BETA } \rightarrow \text { ALPHA }
\end{aligned}
$$

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| B6 0100 |  | LDAA | ALPHA | ALPHA + BETA |
| BB 0200 |  | ADDA | BETA |  |
| B7 0300 |  | STAA | OMEGA |  |
| B6 0300 |  | LDAA | OMEGA | OMEGA - BETA |
| B0 0200 |  | SUBA | BETA |  |
| B7 0100 |  | STAA | ALPHA |  |

These sequences are so short that they are usually performed in line. Addition of packed BCD single bytes requires only one more instruction. The DAA instruction is used immediately after ADD, ADC or ABA instructions to adjust the binary value generated in Accumulator A to the correct $B C D$ value:

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8609 |  | LDAA | \#\$09 | $09+06=15$ |
| 8B 06 |  | ADDA | \#\$06 | $\mathrm{ACCA}=0 \mathrm{~F}$ |
| 19 |  | DAA |  | $A C C A=15$ |
| 8B 06 |  | ADDA | \#\$06 | $\mathrm{ACCA}=1 \mathrm{~B}$ |
| 19 |  | DAA |  | $15+06=21$ |

Subtraction of packed BCD values requires the use of a conversion technique. Because there is no "Decimal Adjust" for subtraction of BCD values, it is necessary to convert them to 9 's complement form and then add them. The following sequence illustrates subtraction of two packed BCD single byte numbers:

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 8699 |  | LDAA | \#\$99 | FIND: $21-16$ |
| 8016 |  | SUBA | \#\$16 | $99-16=83$ |
| 0D |  | SEC |  |  |
| 8921 |  | ADCA | \#\$21 | $82+21+1=A 5$ |
| 19 |  | DAA |  | ANS: $05=$ ACCA |

The computational technique implemented with these instructions is illustrated by the following sequence:

$$
\begin{aligned}
\text { ANS } & =21-16 \\
& =(99-16)+21-99 \\
& =(99-16+1)+21-100 \\
& =5
\end{aligned}
$$

One is added to the 9 's complement of the subtrahend by setting the carry bit which is subsequently added to the minuend during execution of the ADCA instruction. The DAA instruction adjusts the result to the proper BCD value by effectively subtracting 100 because the resulting carry is discarded.

Multi-byte arithmetic involves operations where both of the operands and results occupy more than a single byte of memory. The simplest multi-byte routines are addition and subtraction of 16 -bit two's complement numbers. These operations can be performed using either a single accumulator or
the double accumulator, D , and the following example illustrates both methods. The first two sequences perform addition with single and double byte instruction whereas the second two sequences illustrate subtraction using both single and double byte instructions.

| Machine Code | Label | Operation | Operand | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 9651 |  | LDAA | ALPHA + 1 | GET LO BYTE |
| 9 B 61 |  | ADDA | BETA + 1 | ADD LO BYTES |
| 9771 |  | STAA | GAMMA + 1 | STASH LO BYTE |
| 9650 |  | LDAA | ALPHA | GET HI BYTE |
| 9960 |  | ADCA | BETA | ADD HI BYTES |
| 9770 |  | STAA | GAMMA | STASH HI BYTE |
| DC 50 |  | LDD | ALPHA | GET ALPHA |
| D3 60 |  | ADDD | BETA | ADD TO BETA |
| DD 70 |  | STD | GAMMA | STASH IN GAMMA |
| 9651 |  | LDAA | ALPHA + 1 | GET LO BYTE |
| 9061 |  | SUBA | BETA + 1 | SUB LO BYTES |
| 9771 |  | STAA | GAMMA + 1 | STASH LO BYTE |
| 9650 |  | LDAA | ALPHA | GET HI BYTE |
| 9260 |  | SBCA | BETA | SUB HI BYTE |
| 9770 |  | STAA | GAMMA | STASH HI BYTE |
| DC 50 |  | LDD | ALPHA | GET ALPHA |
| 9360 |  | SUBD | BETA | ALPHA-BETA |
| DD 70 |  | STD | GAMMA | RESULT TO GAMMA |

Subroutines can be developed for multi-byte BCD addition with a variety of calling conventions and restrictions. Two such routines are shown in Figures 4-23 and 4-24. The first routine, BCDAD1, is very short and serves to illustrate the basic algorithm. Its restrictions, however, are somewhat severe. The second routine is much more general, but the generality results in both increased length and execution time. The BCDAD1 routine (Figure 4-23) executes in approximately 100 cycles whereas the BCDAD2 routine (Figure 4-24) requires approximately 650 cycles for 4 -byte addends.

Expanding BCD subtraction to multi-byte arithmetic can be accomplished in a similar manner to BCD addition. The routine in Figure $4-25$, BCDSB1, illustrates a simple but restrictive BCD subtraction routine. It involves one loop but care must be taken to preserve the value of the C-bit. Accumulator B in BCDSB1 is used for this purpose. The statements at lines 38 and 39 effectively implement an Add with carry. Accumulator B is cleared if the former addition generated no carry and set to one if a carry was generated.

A more general routine is illustrated in Figure 4-26 where the routine BCDSB2 also uses Accumulator B as a pseudo carry bit. Execution times are approximately 140 cycles for BCDSB1 (Figure 4-25) and approximately 700 cycles for BCDSB2 (Figure 4-26) for 4-byte arguments.

### 4.4.6 Multiplication

A variety of multiplication routines can be written for the MC6801 with the principle considerations being:

1. the calling convention and associated restrictions,
2. compatibility with signed or unsigned arguments,
3. size of arguments and product, and
4. whether minimum length or minimum execution speed is sought.


Figure 4-23. BCD Addition Routine: BCDAD1

```
PAGE 001 BCDAD2 .SA:1 BCDAD2 *** RE-ENTRANT GENERAL BCDADD ROUTINE ***
```

```
00001
```

00001
00002
00002
00003
00003
NAM BCDAD2
NAM BCDAD2
OPT ZO1,LLEN=80
OPT ZO1,LLEN=80
TTL *** RE-ENTRANT GENERAL BCDADD ROUTINE ***
TTL *** RE-ENTRANT GENERAL BCDADD ROUTINE ***
00005
00005
00006
00006
00007
00007
00008
00008
00009
00009
00010
00010
00011
00011
00012
00012
0 0 0 1 3
0 0 0 1 3
0 0 0 1 4
0 0 0 1 4
00015
00015
0 0 0 1 6
0 0 0 1 6
00017
00017
00018
00018
0 0 0 1 9
0 0 0 1 9
00020
00020
0 0 0 2 1
0 0 0 2 1
00022
00022
00023
00023
0 0 0 2 4
0 0 0 2 4
00025
00025
00026
00026
00027
00027
00028
00028
0002
0002
00030
00030
00031
00031
0003
0003
*********************************************************
*********************************************************
*********************************************************
*
*
*
B C D A D 2 -- A RE-ENTRANT BCD ADDITION ROUTINE
B C D A D 2 -- A RE-ENTRANT BCD ADDITION ROUTINE
B C D A D 2 -- A RE-ENTRANT BCD ADDITION ROUTINE
CALLING CONVENTION:
CALLING CONVENTION:
CALLING CONVENTION:
LDX \#PACKET
LDX \#PACKET
LDX \#PACKET
JSR BCDAD2
JSR BCDAD2
JSR BCDAD2
WHERE PACKET IS DEFINED AS:
WHERE PACKET IS DEFINED AS:
WHERE PACKET IS DEFINED AS:
FCB LENGTH (BYTES)
FCB LENGTH (BYTES)
FCB LENGTH (BYTES)
FDB ADDRESS OF LSB OF ARG1
FDB ADDRESS OF LSB OF ARG1
FDB ADDRESS OF LSB OF ARG1
FDB ADDRESS OF LSB OF ARG2
FDB ADDRESS OF LSB OF ARG2
FDB ADDRESS OF LSB OF ARG2
FDB ADDRESS OF LSB OF RESULT
FDB ADDRESS OF LSB OF RESULT
FDB ADDRESS OF LSB OF RESULT
RESTRICTIONS:
RESTRICTIONS:
RESTRICTIONS:
ARG1, ARG2, AND RESULT MUST BE THE SAME LENGTH
ARG1, ARG2, AND RESULT MUST BE THE SAME LENGTH
ARG1, ARG2, AND RESULT MUST BE THE SAME LENGTH
ROUTINE DESTROYS X, ACCA, AND ACCB
ROUTINE DESTROYS X, ACCA, AND ACCB
ROUTINE DESTROYS X, ACCA, AND ACCB
NOTE:
NOTE:
NOTE:
OVERFLOW MAY BE DETECTED BY TESTING THE C-BIT
OVERFLOW MAY BE DETECTED BY TESTING THE C-BIT
OVERFLOW MAY BE DETECTED BY TESTING THE C-BIT
ON RETURN. IF C=0, NO OVERFLOW OCCURRED;
ON RETURN. IF C=0, NO OVERFLOW OCCURRED;
ON RETURN. IF C=0, NO OVERFLOW OCCURRED;
IF C=1, THE SUM OVERFLOWED.
IF C=1, THE SUM OVERFLOWED.
IF C=1, THE SUM OVERFLOWED.
*********************************************************

```
*********************************************************
```

*********************************************************

```
00034A 1000
ORG \(\$ 1000\)

```

00044 * STACK NOW LOOKS LIKE THIS
00045
00046
00047
00048
00049
00050
00051
00052

```
00054A 100A 0C
00055A 100B EE 01
00056A 100D A6 00 A

Figure 4-24. BCD Addition Routine: BCDAD2
```

PAGE 002 BCDAD2 .SA:1 BCDAD2 *** RE-ENTRANT GENERAL BCDADD (ROUTINE ***

| 00057A | 100F 30 |  |  | TSX |  | ADD TO | ARG 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00058A | 1010. EE | 03 | A | LDX | 3, X |  |  |
| 00059A | 1012 A9 | 00 | A | ADCA | X |  |  |
| 00060A | 101419 |  |  | DAA |  | ADJUST | FOR BCD |
| 00061A | 101530 |  |  | TSX |  |  |  |
| 00062A | 1016 EE | 05 | A | LDX | 5,X | PUT IN | RESULT |
| 00063A | 1018 A7 | 00 | A | STAA | X |  |  |

00065 * BUMP ALL ADDRESSES BACK ONE

```

```

0 0 0 8 9 ~ E N D
TOTAL ERRORS 00000--00000

```

Figure 4-24. BCD Addition Routine: BCDAD2 (Continued)


Figure 4-25. BCD Subtraction Routine: BCDSB1


Figure 4-26. BCD Subtraction Routine: BCDSB2


Figure 4-26. BCD Subtraction Routine: BCDSB2 (Continued)

One of the decisions which must be made is whether to use the MC6801 unsigned multiply instruction. Multi-byte routines which utilize this instruction will typically be somewhat longer than the alternate method but will execute faster.
4.4.6.1 MULTIPLICATION USING THE MUL INSTRUCTION. The MUL instruction multiplies the A accumulator by the B accumulator and puts the result in the double accumulator, D. Both integers in the multiplication are treated as unsigned binary values. Multiplication of two unsigned bytes by two other unsigned bytes is illustrated below.
\begin{tabular}{lllll} 
& & 01 & 02 \\
& \(\times\) & 03 & 04 \\
\hline & & 00 & 08 & \(\left(02^{*} 04\right)\) \\
& 00 & 04 & \(\left(01^{*} 04\right)\) \\
& 00 & 06 & \(\left(02^{*} 03\right)\) \\
00 & 03 & & \(\left(01^{*} 03\right)\) \\
\hline 00 & 03 & 0 A & 08
\end{tabular}

Another example which involves a carry out during the addition is as follows:


A routine which implements this procedure is shown in Figure 4-27. The routine contains no loops and executes in approximately 140 cycles. The execution time is nearly independent of the data involved in the multiplication.

A signed binary multiply routine can utilize either the MUL instruction or a technique known as Booth's algorithm. An example using the MUL instruction will be discussed first. The MUL instruction can be used to multiply two signed integers together by adding a suitable entry and exit to the unsigned routine previously discussed. The entry converts negative integers to positive integers and determines the sign of the product by performing an exclusive OR of the sign bits of the two values.

With this procedure, the two integers are converted to their absolute value and then multiplied using the unsigned method shown in Figure 4-27. After the multiplication has been completed, if the resulting sign is positive then the multiplication is finished; otherwise, the two's complement of the result must be taken. While this routine is somewhat lengthy, it should be noted that it contains no loops and is therefore considerably faster than alternative methods such as Booth's algorithm. The resultant algorithm is shown in Figure 4-28. Execution time for the routine is approximately 225 cycles.


Figure 4-27. Unsigned Multiplication: MUL16A
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PAGE & 002 & MUL16A & .SA: 1 MUL & 16A *** & \(16 \times 16\) & UNSIGNED & MULTIPLY *** \\
\hline 00059A & 101D & E3 05 & A & ADDD & \(\mathrm{R}+1, \mathrm{X}\) & & \\
\hline 00060A & 101F & ED 05 & A & STD & R+1, X & & \\
\hline 00061A & 1021 & 2402 & 1025 & BCC & MUL004 & CHK FOR & CARRY \\
\hline 00062A & 1023 & 6C 04 & A & INC & R, X & & \\
\hline 00064A & 1025 & A6 00 & A MUL004 & LDAA & P, X & P * Q & \\
\hline 00065A & 1027 & E6 02 & A & LDAB & Q,X & & \\
\hline 00066A & 1029 & 3D & & MUL & & & \\
\hline 00067A & 102A & E3 04 & A & ADDD & R,X & & \\
\hline 00068A & 102C & ED 04 & A & STD & R, X & & \\
\hline 00069A & 102E & 39 & & RTS & & & \\
\hline 00071 & & & & END & & & \\
\hline TOTAL & ERROR & S 00000 & --00000 & & & & \\
\hline
\end{tabular}

Figure 4-27. Unsigned Multiplication: MUL16A (Continued)


Figure 4-28. Signed Multiplication Routine: MUL16B


Figure 4-28. Signed Multiplication Routine: MUL16B (Continued)
4.4.6.2 MULTIPLICATION USING BOOTH'S ALGORITHM. When memory space is critical and execution time is of little consequence, then Booth's algorithm can be effectively used to sacrifice speed for memory space. The procedure can be simply stated as:
1. Clear the product (result area) and initialize the shift count;
2. Test the next bit of the multiplier (from LSB to MSB) assuming an imaginary 0 bit to the immediate right of the LSB of the multiplier;
3. If the bits are equal, then go to step 6;
4. If there is a 0 to 1 transition, subtract the multiplicand from the product and go to step 6;
5. If there is a 1 to 0 transition, add the multiplicand to the product;
6. Clear the previous LSB of the multiplier;
7. Shift the multiplier right (toward the LSB) one bit with the LSB going to LSB of multiplier;
8. Shift the product right (toward the LSB) one bit with the most significant bit remaining the same;
9. If any bits remain to be tested in the multiplier, go to step 2; else finished.

Figure 4-29 illustrates the typical steps involved in an actual calculation. A flowchart and assembly listing for a routine using Booth's algorithm with the MC6801 instruction set is shown in Figures 4-30 and 4-31. The worst case execution time results when alternate additions and subtractions are required in 16 operations. Execution time is on the order of 1300 cycles and is data dependent. This time compares with 225 cycles when using the MUL16B routine shown in Figure 4-28.


Figure 4-29. Multiplication Using Booth's Algorithm


Note: "Product" in this flowchart is synonomous with "Result"
Figure 4-30. Flowchart for Booth's Algorithm


Figure 4-31. Signed Multiplication Routine: MULT16


Figure 4-31. Signed Multiplication Routine: MULT16 (Continued)

\subsection*{4.4.7 Division}

Unsigned binary division can be performed using the self-restoring method; there is no hardware divide instruction available on the MC6801. The algorithm used for this method is:
1. Left justify the divisor while keeping track of how many times the divisor was shifted.
2. Subtract the divisor from the dividend; the carry bit indicates whether the dividend is larger or smaller than the divisor.
3. If the C-bit is clear (dividend larger than divisor) then go to step 4; else shift the quotient one left with the least significant bit cleared and add the divisor back to (restore) the dividend. Go to step 5.
4. Shift the quotient one bit left with the least significant bit set.
5. Shift the divisor one right.
6. Decrement the shift counter; if not zero, go to step 2.

A flowchart outlining this algorithm is shown in Figure 4-32. A routine which implements this algorithm using the MC6801 instruction set is shown in Figure 4-33. This routine, DIV16B, performs an unsigned division and provides both the quotient and remainder. If a division by zero is attempted, however, the routine returns with the carry bit (C-bit) set; otherwise the C-bit is clear. Instruction timing for the routine is data dependent but is on the order of 280 cycles (approximately).


Figure 4-32. Flowchart for Unsigned Division


Figure 4-33. Unsigned Division Routine: DIV16B


Figure 4-33. Unsigned Division Routine: DIV16B (Continued)

\section*{CHAPTER 5 \\ THE MC6801 INTERRUPT STRUCTURE}

\subsection*{5.0 INTRODUCTION}

MC6801 interrupt requests can be generated by any of three different methods: (1) by presenting an appropriate external signal, (2) by enabling interrupts from the Programmable Timer, Serial Communications Interface or Port 3 input strobe, or (3) by executing a Software Interrupt (SWI) instruction. A special type of interrupt, Reset, is excluded from the following discussion.

Seven hardware interrupts and one software interrupt can be generated from all of the possible sources. The interrupts and any associated flag bits are as follows:
1. Non-Maskable Interrupt ( \(\overline{\mathrm{NMI}}\) )
2. Interrupt Request 1 ( \(\overline{\mathrm{RQ}} \mathrm{I})\)
3. Port 3 Input Strobe (IS3 FLAG)
4. Timer Input Capture (ICF)
5. Timer Output Compare (OCF)
6. Timer Overflow (TOF)
7. Serial Communications Interface (RDRF, ORFE, TDRE)
8. Software Interrupt (SWI) Instruction

\subsection*{5.1 INTERRUPT CONSIDERATIONS}

Interrupts, in general, can be considered a mechanism with which to provide "service" to a peripheral device. The "service," for instance, could merely consist of reading the Receiver Data Register in an MC6850 Asychronous Communications Interface Adapter (ACIA) in response to the keystroke on a keyboard. This same service, however, could also be provided by continuously testing the RDRF (Receiver Data Register Full) flag bit for a "full"' condition. When the flag bit indicates "full," the Receiver Data Register would be read just as in the interrupt example.

Software utilizing the former method of service is usually referred to as 'interrupt-driven'" while the latter is called "polling." Either method could be appropriate depending on the application. The program sequence shown in Figure 5-1 illustrates a polling sequence. Note there is an implied assumption that the MPU can remain in the polling loop for an indefinite period of time without system degradation. Examined from a different viewpoint, the MPU is minimally utilized, but the idie time cannot be diverted to performing other tasks because it is totally dedicated. Interruptdriven service provides a means to utilize the excess MPU capacity.
\begin{tabular}{llll} 
GETCH & LDAA & \#.RDRF & MASK FOR RECEIVER FLAG \\
LOOP & BITA & ACIAS & CHECK RECEIVER FULL FLAG \\
& BEQ & LOOP & NOT READY YET \\
"FLAG'S & SET, GET DATA AND EXIT \\
& LDAA & ACIAD & GET THE DATA \\
& RTS & & THAT'S ALL
\end{tabular}

Figure 5-1. Polling Loop Sequence

MPU utilization is not, however, always enhanced by using interrupts. MPU interrupt service always incurs a fixed "overhead" of execution time. In the MC6801, this "overhead" consumes 22 MPU E-cycles of which 12 cycles are needed to execute the interrupt sequence while the remaining 10 cycles are required to restore the former machine state at the end of the service routine. This interrupt response time latency could be intolerable in servicing a very high speed peripheral. If the time between requests for service is reduced sufficiently, it can be shown that using interrupt-driven service, in preference to polling, can result in reduced MPU performance. Interrupt servicing is most effective when the response time latency is insignificant relative to the average time between interrupt requests. Fortunately, this condition is met by a great many practical applications.

Interrupts can also be used to provide a hierarchical response in systems characterized by a large variation in the time between service requests. In these applications, service is usually provided such that devices requesting service more often are given a higher priority.

Polling loops, however, can also be structured to provide some hierarchical capability. Consider, for example, the program sequence shown in Figure 5-2. In this example, service requests are honored with a hierarchy of Device 1, Device 2, and Device 3. Note that if Device 1 requests service at a sufficiently high rate, however, service requests for Device 2 and Device 3 will never be honored.

Another significant feature of polling is that once service has begun for either Device 2 or Device 3, requests for service by Device 1 will not be honored again until service has been completed. This could produce an intolerable situation which can possibly be remedied by the use of interrupts. If interrupts were used instead of polling, the service for either Device 2 or Device 3 could be suspended whenever Device 1 needed service. This prioritization of service cannot be efficiently achieved with polling. A combination of polling and interrupt service can also be used to advantage in some applications.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{*CHECK DEVICE 1} \\
\hline DEV1 & LDAA & STAT1 & CHECK DEVICE 1 \\
\hline & BPL & DEV2 & NO SERVICE REQUIRED \\
\hline & JSR & SVDEV1 & SERVICE DEVICE 1 \\
\hline & BRA & DEV1 & CHECK IT AGAIN \\
\hline \multicolumn{4}{|l|}{*CHECK DEVICE 2} \\
\hline \multirow[t]{4}{*}{DEV2} & LDAA & STAT2 & CHECK DEVICE 2 \\
\hline & BPL & DEV3 & NO SERVICE REQUIRED \\
\hline & JSR & SVDEV2 & SERVICE DEVICE 2 \\
\hline & BRA & DEV1 & CHECK DEVICE 1 AGAIN \\
\hline \multicolumn{4}{|l|}{*CHECK DEVICE 3} \\
\hline \multirow[t]{4}{*}{DEV3} & LDAA & STAT3 & CHECK DEVICE 3 \\
\hline & BPL & DEV1 & LAST ONE \\
\hline & JSR & SVDEV3 & SERVICE DEVICE 3 \\
\hline & BRA & DEV1 & START OVER \\
\hline
\end{tabular}

Figure 5-2. Hierarchical Polling Loop Sequence

\subsection*{5.2 MC6801 INTERRUPT GENERATION}

MC6801 interrupts have three attributes: (1) priority of service, (2) edge or level sensitivity, and (3) whether the interrupt can or cannot be masked. The interrupt with the highest priority, excluding Reset, is the Non-Maskable Interrupt ( \(\overline{\mathrm{NMI}}\) ) which can be generated by a high-to-low voltage transition on the MCU NMI pin. This can be considered an edge-sensitive interrupt and is one of three such interrupts in the MC6801. The Port 3 Input Strobe ( \(\overline{\text { IS3 }}\) ) and the Timer Input Capture interrupts are also edge-triggered. All other interrupts are level-sensitive for which the request line must be held low long enough for the MCU to both recognize and respond to them.

The MC6801 design philosophy which is inherent in level-sensitive interrupt response is that a peripheral device requesting service will "pull down" the appropriate interrupt line and the service routine, as part of its duties, will clear or reset the interrupt request. Pulse inputs as level-sensitive interrupts are strongly discouraged and require precise timing and a detailed knowledge of the MC6801 internal interrupt circuitry in order to achieve predictable results.

\subsection*{5.2.1 Non-Maskable Interrupt ( \(\overline{\mathbf{N M I}}\) )}

The MC6801 Non-Maskable Interrupt, \(\overline{\mathrm{NMI}}\), is the highest prioritized interrupt (excluding Reset) and, as its name implies, can be masked only with external circuitry. The \(\overline{\mathrm{NMI}}\) interrupt can be used to signal loss of power to the processor thereby facilitating an orderly power-down sequence.

An NMI request is generated by a high-to-low voltage transition (negative edge). The generation mechanism need not be designed such that the service routine resets the device producing the NMI interrupt, although it may. If the \(\overline{\mathrm{NMI}}\) request is asynchronous with respect to E , it should remain low for at least one MPU E-cycle to be recognized under all conditions.

The \(\overline{\mathrm{NMI}}\) input must not remain unconnected in any MC6801-based system because there is no internal pullup resistor. Therefore, an unconnected \(\overline{\mathrm{NMI}}\) input could result in spurious \(\overline{\mathrm{NMI}}\) requests. Pullup resistors between 3 k and 10 k ohms are typically used and depend upon the current capability of the circuit element generating the interrupt.
5.2.1.1 SYSTEM CONSIDERATIONS IN USING \(\overline{\text { NMI. When using the } \overline{\text { NMI }} \text { interrupt, there are }}\) several considerations which must be kept in mind in order to design error-free systems. The first consideration is that an MC6801 cannot internally control when it is ready to recognize its initial \(\overline{\text { NMI }}\) interrupts. Prior to responding to any interrupt, it is first necessary to initialize the MPU stack pointer. A system will usually fail if it allows an \(\overline{\text { NMI }}\) to occur between an MPU Reset (during which the \(a\) cients of the stack pointer are undefined) and the stack pointer initialization instruction.

\section*{NOTE}
\(\overline{\text { NMI }}\) negative edges which occur while \(\overline{\text { RESET }}\) is low are ignored. If an \(\overline{\text { NMI }}\) negative edge occurs within two E-cycles following the positive edge of RESET, however, the MPU will execute an \(\overline{\mathrm{NMI}}\) interrupt sequence prior to executing the instruction at the Reset vector.

Another important consideration is that an \(\overline{\text { NMI }}\) service routine can be interrupted at any time by yet another edge of the NMI pin after the 10th cycle of an NMI interrupt sequence. If an MC6801 system attempts to service NMI requests for which the average time between requests is less than the service routine execution, the program will eventually fail for lack of sufficient stack memory.

While more than one M6800 family device can be wire-ORed to the \(\overline{\text { NMI }}\) line, difficulties can arise if mutual exclusion of interrupt requests is not guaranteed. Suppose more than one \(\overline{\text { NMI }}\) request exists when the request for the device currently being serviced is cleared. The \(\overline{\mathrm{NMI}}\) line will remain low but no new negative edge will be generated. Without this edge, any remaining pending requests on the NMI line will be ignored. The \(\overline{\text { NMI }}\) line can be configured as a level-sensitive maskable interrupt line with minimal additional external hardware and would alleviate the difficulties associated with this problem. This technique is discussed in detail in the next section.

System development tools sometime utilize the \(\overline{\mathrm{NMI}}\) interrupt for various debugging functions. The designer should investigate whether the development system will permit "user" \(\overline{\text { NMI }}\) interrupts in order to avoid unpleasant surprises during checkout.
5.2.1.2 USING \(\overline{\text { NMI }}\) AS A MASKABLE INTERRUPT. The \(\overline{\text { NMI }}\) interrupt can be used as a levelsensitive highest priority maskable interrupt with minimal external hardware. Suppose the following design objectives are proposed for an external \(\overline{\mathrm{NMI}}\) mask circuit:
1. \(\overline{\text { NMI }}\) must be masked when the MPU comes out of Reset,
2. \(\overline{\text { NMI }}\) must be maskable by using software to set and clear the mask,
3. Inputs to the circuits can be considered level-sensitive, and
4. Nested (multiple) \(\overline{\mathrm{NMI}}\) interrupts can not occur.

Further suppose that the following is a requirement on hardware devices which utilize the \(\overline{\mathrm{NMI}}\) line: external devices must "pull down" the \(\overline{\text { NMI }}\) line and hold it down until reset by software.

The design can be implemented by using an input/output line as a mask control line, an externally connected OR-gate as the masking device, and proper software control. Consider the circuit shown in Figure 5-3. Any available data line serves as the mask control line. The pullup resistor on the mask control line ensures' that the line will be high coming out of Reset which inhibits any \(\overline{\text { NMI }}\) interrupt until software enables the circuit by clearing the mask control line.

Software initialization of the mask control line must be performed carefully to avoid enabling a premature interrupt. The Data Direction Register for all of the MC6801 I/O ports is cleared by Reset which configures them as input data ports. Prior to configuring the mask control bit as an output, it must be set by writing to the Data Register. If this order is reversed, the line could go low (enabling \(\overline{\text { NMI }}\) ) until a " 1 " is written to the Data Register. The \(\overline{\text { NMI }}\) line can be unmasked by clearing the mask control bit. If an \(\overline{\text { NMI }}\) is pending, the output state of the OR-gate will change from a high to a low and generate the interrupt.

One of the device restrictions stated that it should keep the line low until reset by software. This restriction serves to prevent further NMI interrupts while the service routine is executing. No new edge can be generated on the NMI pin while the level is held low.

Software must be used correctly in servicing the interrupting devices in order to achieve the desired results. A software example which utilizes the \(\overline{\mathrm{NMI}}\) mask circuit is shown in Figure 5-4.


Figure 5-3. An \(\overline{\mathbf{N M I}}\) Mask Circuit


Figure 5-4. Software for an NMI Mask
The NMI service routine must not reset or "re-arm" the external device until after the mask control bit has been set. The following steps should be performed during interrupt service:
1. the mask bit must be set,
2. the device must be reset ( \(\overline{\mathrm{NMI}}\) cleared),
3. other services may be performed as required,
4. the mask bit must be cleared and then be followed immediately by a "Return from Interrupt" (RTI) instruction.
The last step will generate a new edge if another \(\overline{\text { NMI }}\) is pending but it will occur too late to be immediately acted upon. One instruction will be executed before taking the interrupt; that instruction must be the RTI instruction to prevent nesting of NMI interrupts.

\subsection*{5.2.2 MC6801 Maskable Interrupts ( \(\overline{\text { IRQ1 }}\) and \(\overline{\text { IRQ2 }}\) )}

Maskable interrupts can be generated by (1) pulling the processor \(\overline{\mathrm{IRQ}} 1\) line low, (2) by pulling down Port 3 input strobe ( \(\overline{\mathrm{IS} 3}\) ) or, (3) by the Programmable Timer or Serial Communications Interface (SCI). The timer and SCI generate interrupts by using an internal interrupt line, \(\overline{\mathrm{IRQ}^{2}}\), which is not accessible to external hardware. This line is shown in Figure 1-1. \(\overline{\text { IRQ1 }}\) has priority over any IRQ2 interrupt if both occur at the same time. All maskable interrupts are level-sensitive except the Port 3 Input Strobe ( \(\overline{\mathrm{IS} 3}\) ), and Timer Input Capture (ICF) interrupts which are both edge sensitive.

Maskable interrupts are controllable at two different levels in the MC6801. At the processor level, a bit in the Condition Code Register, the I-bit, either inhibits (I-bit set) or enables (I-bit clear) all maskable interrupts. This bit is always set by the MPU during the Reset and interrupt sequences, and during the execution of certain instructions. The I-bit can be cleared only by executing specific MC6801 instructions.

Interrupts can also be controlled individually in MC6800 family parts by utilizing the mask or interrupt enable bit of the device. The device interrupt control and flag bit are both used to generate an interrupt request as depicted in Figure 5-5. Operation of the flag bit, however, is functionally independent of whether or not interrupts are being used.

(a) Generalized Interrupt Control

(b) Generalized Interrupt Generation

Figure 5-5. Generalized Interrupt Control and Generation

Several MC6800-family devices (or devices with open collector outputs) can be wire-ORed to a common IRQ1 line. If more than one device is connected to the \(\overline{\mathrm{IRQ1}}\) input, it should be pulled high with a pullup resistor to \(\mathrm{V}_{\mathrm{CC}}\) for good performance. There is no internal \(\overline{\mathrm{IRQ1}}\) pullup resistor in the MC6801. If the \(\overline{\mathrm{RQQ1}}\) input is not used, it can be pulled high to \(\mathrm{V}_{\mathrm{CC}}\) using a pullup resistor for good noise immunity. Values between 3.3 k and 10 k ohm are typically used for pullup resistors and depend on the current capacity of the circuit element generating the interrupt.

\subsection*{5.3 MC6801 INTERRUPT RESPONSE}

The MC6801 samples the level on each of its three interrupt request lines ( \(\overline{\mathrm{NMI}}, \overline{\mathrm{IRQ}} 1, \overline{\mathrm{IRQ} 2}\) ) on each negative edge of E (Enable). The level is then clocked through circuits which establish synchronization and refine its electrical characteristics. For the Non-Maskable Interrupt Request, the level is coupled to an edge detector. Finally, each sampling is presented to the "Set"' input of an S-R flip-flop. It is the output of these three S-R flip-flops which is used to indicate to the MPU whether an interrupt is, or is not, pending.

Note that because interrupts are sampled on each negative edge of E (Enable), an asynchronous signal (with respect to E ) must have a pulse width of at least one E-cycle to be sure the level is active when sampled. Logic diagrams for the sampling circuits for \(\overline{\text { NMI }}\) and \(\overline{\text { IRQ1 }}\) are shown in Figure 5-6.


Figure 5-6. Logic Diagrams for Interrupt Sampling

A description of the elements used in the logic diagram was presented in Section 3.1.8. The active signals in the diagram are:
- \(\phi 2\) is an internal primary clock which is derived from and is in phase with E.
- \(\phi 1\) is a second primary internal clock which is derived from \(\phi 2\) and is a non-overlapping clock with respect to \(\phi 2\).
- \(\overline{\text { IS33 }}\) is active low whenever (1) the MCU is operating in Modes 4 or 7, (2) IS3 FLAG is set and (3) IS3 IRQ1 ENABLE is set. If all three conditions are not true, \(\overline{\text { IS }} 33\) is held high.

One should note from Figure 5-6 that the logic diagrams for capturing the \(\overline{\mathrm{IRQ1}}\) and \(\overline{\mathrm{NMI}}\) levels are nearly identical. When \(\phi 2\) is high, the \(\phi 2\) coupler is 'on"' while the two \(\phi 1\) couplers are "off' and the input level is coupled to the transparent latch. When the negative edge of \(\phi 2\) (or E ) occurs, the two couplers assume the opposite state which latches the level and transmits it to subsequent logic stages.

A separate S-R flip-flop is provided for each of the \(\overline{\mathrm{NMI}}, \overline{\mathrm{IRQ}} 1\), and \(\overline{\mathrm{IRQ}}\) interrupts. Each S-R flipflop is "Set" only by an interrupt request. The NMI flip-flop is "Reset"' during Reset and the tenth cycle of an interrupt sequence excluding one generated by an SWI instruction. The two maskable interrupt flip-flops are "Reset" during Reset and whenever the I-bit is set. Because all interrupt sequences set the I-bit in the tenth cycle, they also "Reset" the \(\overline{\mathrm{IRQ1}}\) and \(\overline{\mathrm{IRQ2}}\) flip-flops. While it is set, the I-bit holds both \(\overline{\mathrm{IRQ1}}\) and \(\overline{\mathrm{IRQ2}}\) interrupt flip-flops in "Reset." By design, if both 'Set" and "Reset" conditions exist, the flip-flop is reset.

Note that all three interrupt flip-flops are cleared by any interrupt sequence with the exception that the NMI flip-flop is not cleared by an SWI sequence. An NMI request is never lost with this scheme because of its service priority. If one is attempting to pulse level-sensitive interrupts, however, this characteristic can lead to problems. To illustrate the difficulty, suppose that the \(\overline{\overline{I R Q 1}}\) line is pulsed such that the \(\overline{\mathrm{IRQ1}}\) interrupt flip-flop is set. Prior to the interrupt being serviced, however, an \(\overline{\mathrm{NMI}}\) request occurs. During the interrupt sequence, all interrupt flip-flops are reset and the pulsed IRQ1 interrupt request is "lost"'

Each MC6801 instruction is executed to completion before acting upon any interrupt. Interrupts are clocked into their respective S-R flip-flops during the intervals, W1 and W2, shown in Figure 5-7 where the LDAA and STAA instructions were arbitrarily chosen for this example. The two windows, W1 and W2, are the intervals of time during which an interrupt request must be presented in order for the interrupt sequence to begin upon completion of the STAA instruction. If the request is presented slightly before this window, the interrupt will occur during the STAA instruction. If presented slightly after this window, the MPU will execute one more instruction before responding to the interrupt. Time interval, W1, is for \(\overline{\mathrm{IRQ1}}\) while \(\overline{\mathrm{NMI}}\) and \(\overline{\mathrm{IRQ}} 2\) use the window, W2.

Note that if an unmasked \(\overline{\text { IRQ1 }}\) request occurs between the last cycle of the LDAA instruction and the third cycle of STAA, the next instruction will not be executed. If, however, \(\overline{\mathrm{IRQ}} 1\) is not active until the last cycle of the STAA, the next instruction will be executed before responding to the interrupt. During the first cycle of every instruction, the operation code (opcode) is fetched from memory. However, this instruction will not be executed at this time if the output state of the interrupt flip-flops indicate that an interrupt is pending; instead, the MPU will fetch the same opcode again and then stack the machine state. The interrupt service routine will be executed before again accessing the instruction.


Figure 5-7. Interrupt Recognition Windows

The MC6801 interrupt response is depicted in the processor flowchart shown in Figure 5-8. For discussion purposes, it is convenient to divide the flowchart into two autonomous sections. The left portion of the flowchart represents the non-interrupt operation of the processor whereas the right portion represents the interrupt response sequence.

The non-interrupt section of the flowchart is shown in Figure 5-9. If no interrupts occur during program execution, this flowchart adequately describes MPU activity. Note that the I-bit is set during the Reset sequence. Instruction processing begins with the main loop in the flowchart.

The interrupt sequence is initiated by any of the following actions:
1. pulling the level down on the \(\overline{\mathrm{NMI}}\) line, or
2. clearing the I-bit and pulling the level down for either \(\overline{\mathrm{IRQ1}}\) or \(\overline{\mathrm{IRQ2}}\), or
3. executing either an SWI or WAI instruction.

The reader should note that while \(\overline{\mathrm{NMI}}, \overline{\mathrm{IRQ1}}\), and \(\overline{\mathrm{IRQ2}}\) can occur asynchronously with respect to MPU activity, interrupt response occurs only at discrete times.

The interrupt section of the flowchart is shown in Figure 5-10. Assuming that one of the above interrupt actions has occured, the processor updates the I-bit from ITMP (see Figure 5-8 and supplemental notes). It then stacks the machine state as shown in Figure 5-11.

After the registers have been stacked, the processor will set the I-bit, examine the external interrupts again, and select the vector (address pointer to a service routine) corresponding to the current highest priority interrupt. If the interrupt sequence began in response to an \(\overline{\mathrm{IRQ1}}\) and an \(\overline{\mathrm{NMI}}\) edge occurred before the vector was fetched, the \(\overline{\text { NMI }}\) vector would be selected even though the sequence was initiated in response to \(\overline{\mathrm{IRQ1}}\).


Supplemental Notes to MC6801 Interrupt Flowchart
1. \(\overline{\mathrm{RO} 2}\) is accessible only to the MC6801 internal bus and is used by the Programmable Timer and Serial Communications Interface (SCI).
2. ITMP is a 1 -bit buffer register for the MPU 1 -bit in the Condition Code Register. Instructions which affect the 1 -bit put their result in ITMP. ITMP is transferred to the l-bit as shown in the flowchart. The overall effect of this buffering operation can be stated as follows: the effect of any operation which clears the l-bit is delayed one E-cycle. The effect of any operation which sets the l-bit, however, is not delayed.
3. The I-bit masks (inhibits) or enables both \(\overline{\mathrm{RO} 1}\) and \(\overline{\mathrm{RQ}}\) interrupts.
4. The Reset sequence will be entered from any point in the flowchart if a low level is sensed on the RESET line.

Figure 5-8. MC6801 Processor Flowchart


Figure 5-9. MC6801 Non-Interrupt Flowchart


Figure 5-10. MC6801 Interrupt Flowchart


Figure 5-11. Stacking the Machine State

The interrupt sequence requires 12 MPU E-cycles to complete once it has begun, as shown in Figure \(5-12\). Note that the response time for the \(\overline{\text { NMI }}\) and \(\overline{\text { IRQ2 }}\) interrupts is one cycle less than that for \(\overline{\text { IRQ1 }}\). The IRQ1 recognition circuit includes an additional cycle for synchronization. In the absence of other interrupts (and SWI), the response time to an IRQ1 asynchronous interrupt, therefore, varies from 14 to 23 E-cycles ( 13 to 22 for \(\overline{\text { NMI }}\) or \(\overline{\text { IRQ2 }}\) ) from activation of the signal to service routine opcode fetch. The actual number of E-cycles depends upon which instruction is being executed and how far it has progressed. The shorter response time results from the interrupt occurring during the next to the last cycle of the current instruction. The "worst case" response time results from the \(\overline{\text { IRQ1 }}\) request occurring during the last cycle of an instruction which precedes an SWI instruction (the most time consuming MC6801 instruction).

The minimum interrupt response time can, however, be shorter than 14 MPU E-cycles for \(\overline{\mathrm{IRQ1}}\) or 13 for \(\overline{\mathrm{NMI}}\) and \(\overline{\mathrm{IRQ}}{ }^{2}\) when operating with at least one other lower priority interrupt enabled. This would occur if the MPU was stacking the machine state in response to a lower priority interrupt when a higher priority interrupt is requested. In the MC6801, the interrupt which triggers the interrupt sequence is not necessarily the interrupt serviced by the MPU. If a higher priority interrupt is recognized by the tenth cycle of the interrupt sequence, it will be serviced instead. Furthermore, a higher priority \(\overline{\mathrm{IRQ}} 2 \mathrm{interrupt}\) will be serviced even if it occurs during the eleventh cycle of the interrupt sequence.

The shortest possible interrupt response times, therefore, are three E-cycles for \(\overline{\text { IRQ2 }}\) (Input Capture or Output Compare), four E-cycles for NMI, and five E-cycles for IRQ1. These cycle counts are from signal activation to the service routine opcode fetch cycle and assume a lower priority interrupt had already triggered the interrupt sequence. These response times also include a two \(\phi 1\) cycle delay from the interrupt flip-flop to the priority encoder. The reader should note that if an NMI request occurs no later than the end of the ninth cycle of the interrupt sequence (with setup time, \(t_{P C S}\) ), it will be serviced immediately. If the \(\overline{\mathrm{NMI}}\) request occurs in the tenth cycle, however, it will not be serviced until after completion of the current interrupt sequence.


Figure 5-12. MC6801 Interrupt Sequence

The reader should note that these two extremes of interrupt response time were labeled as "worst" and "shortest." The ability to service higher priority interrupts after the interrupt sequence has been initiated is a decided advantage in certain applications. It should be recognized, however, that "shortest" is not necessarily the "best" in all possible applications. For example, if the NMI interrupt is being used to perform an "approximate" input capture function, (see Chapter 7), it is most certainly not "best" if other interrupts are also enabled. For this function, the response time variability to NMI should be as short as possible in order to make the time measurement more accurate. The characteristic of selecting the highest priority interrupt vector, however, increases the response time uncertainty. When an NMI interrupt can occur with other interrupts, the minimum possible response time is four E-cycles instead of 13 when it is the only interrupt being used.

\subsection*{5.3.1 Selection of Interrupt Vectors}

In the tenth cycle of an interrupt sequence, the MPU selects an interrupt vector according to the priority of the interrupt. Except during Reset and execution of the SWI instruction, a priority encoder circuit maps pending interrupts into address lines A1-A3, during the tenth cycle of an interrupt sequence. This mapping, effectively, selects the appropriate interrupt vector. The inputs to the priority encoder circuit are:
1. the output of the \(\overline{\mathrm{NMI}}\) interrupt flip-flop,
2. the output of the \(\overline{\mathrm{IRQ}} 1\) interrupt flip-flop,
3. ICF • EICI,
4. OCF \(\bullet\) EOCI, and
5. TOF • ETOI.

Note that the SCI interrupts [(RDRF + ORFE) \(\bullet\) RIE + (TDRE•TIE)] are treated as a "default" case to the priority encoder: if an IRQ2 interrupt exists and it is not one of the previous cases, then it is assumed to be an SCI interrupt.

All \(\overline{\text { IRQ2 }}\) interrupts are generated by combining certain status and control bits from the Programmable Timer and the Serial Communications Interface which are defined in Chapters 6 and 7. The status and control bits are combined to form an IRQ2 interrupt signal analogous to the method shown in Figure 5-5. A proper combination of control and flag signals can cause the IRQ2 flip-flop to be set. Removal of the active level, however, does not clear the flip-flop. The flip-flop is cleared only by the I-bit being set or by Reset.

The \(\overline{\mathrm{IRQ}} 2\) inputs to the priority encoder are not latched and have no synchronization delays in the path from the register to the encoder. It is possible, therefore, to generate an \(\overline{\text { IRQ2 }}\) interrupt and subsequently remove the identity of the interrupt to the priority encoder. This will occur if either of the following two actions are taken after generating an \(\overline{\mathrm{IRQ}}{ }^{2}\) interrupt but before servicing it (without an intervening higher priority interrupt): (1) the flag bit is cleared or (2) the interrupt enable bit is cleared.

As an illustration of these details, suppose an MC6801 is executing with the I-bit clear and all interrupts enabled when all of the interrupts, except \(\overline{\text { NMI }}\), simultaneously become pending. Now further suppose that during execution of the IRQ1 service routine, the program arbitrarily decides to clear the interrupt enable bits for all of the remaining interrupts. Now consider MPU activity after the Return-from-Interrupt (RTI) instruction is executed.

During the interrupt sequence for \(\overline{\text { IRQ1 }}\), the interrupt flip-flops for \(\overline{\text { IRQ1 }}\) and \(\overline{\text { IRQ2 }}\) are reset by the I-bit being set which holds the \(\overline{\text { IRQ1 }}\) and \(\overline{\text { IRQ2 }}\) flip-flops in "Reset." After the \(\overline{\text { IRQ1 }}\) is serviced and all of the remaining interrupt enable bits are cleared, the former processor state is resumed (with I-bit clear) by the RTI instruction. With the \(\overline{\mathrm{IRQ}} 2 \mathrm{flip-flop}\) cleared and no active \(\overline{\mathrm{IRQ}} 2\) signal to set it again, all of the previous Timer and SCI interrupts are disregarded. From this discussion, it should be apparent that while the I-bit is set, any pending interrupt (other than \(\overline{\mathrm{NMI}}\) ) can be removed.

As a second example of interrupt operation, suppose that an MC6801 system is executing with the I-bit clear and an IRQ2 interrupt enabled. Further suppose that the program wishes to inhibit this interrupt by clearing its interrupt enable bit. Now suppose the interrupt to be inhibited occurs during execution of the instruction which clears its interrupt enable bit.

Because the \(\overline{\mathrm{IRQ}}{ }^{2}\) flip-flop is set, an \(\overline{\mathrm{IRQ} 2}\) interrupt will occur after execution of this instruction, providing a higher priority interrupt does not preempt the interrupt and thereby clear the \(\overline{\mathrm{IRQ}} 2 \mathrm{flip}-\) flop. Assuming this doesn't happen, a problem now exists because the inputs to the priority encoder do not match the interrupt being serviced. In fact, the inputs to the priority encoder could indicate no interrupt at all. In the absence of any interrupt, the priority encoder will always select \$FFF0:FFF1 (SCI interrupt).

\section*{NOTE}

An SEI instruction should precede any instruction which clears an enabled \(\overline{\mathrm{IRQ}} \mathbf{2}\) interrupt in order to avoid a spurious SCI interrupt*.

An example of this technique is shown in the following sequence.
\begin{tabular}{|c|c|c|c|c|}
\hline Machine Code & Label & Operation & Operand & Comments \\
\hline 9608 & & LDAA & \$8 & GET TCSR \\
\hline 84 FB & & ANDA & \#\$FB & CLR ETOI \\
\hline OF & & SEI & & NO IRQ1 OR IRQ2 \\
\hline 9708 & & STAA & \$8 & ETOI INHIBITED \\
\hline OE & & CLI & & IRQ1 OR IRQ2 ON \\
\hline
\end{tabular}

As a final example, suppose an MC6801 system is executing with the I-bit clear and any or all maskable interrupts enabled. Now suppose that a control and status register and the data register are in adjacent locations as is the case for the Timer Control and Status Register and the Counter Register ( \(\$ 08\) and \(\$ 09: 0 \mathrm{~A}\) ). Let us assume that the programmer is using the LDD (Load Double Accumulator) instruction to access the Control and Status Register in the A accumulator and the most significant byte of the counter in the B accumulator. Finally, let us assume that a timer overflow interrupt occurs during execution of the LDD instruction.

The result of this operation is to indirectly "pulse" the \(\overline{\text { IRQ2 }}\) line as shown in Figure 5-13. This will cause the IRQ2 interrupt flip-flop to be set but provide no input to the priority encoder. Thus, when responding to the timer overflow interrupt, \$FFF0:FFF1 will be selected as the interrupt vector. Admittedly, this illustration is pathological inasmuch as it is difficult to imagine a real application which combines both interrupts and polling. It does illustrate, however, that it is possible to indirectly pulse the \(\overline{\mathrm{IRQ2}}\) interrupt using somewhat dubious software.

\footnotetext{
*Alternatively, one could provide an RTI for a "spurious interrupt" in the service routine. A "spurious interrupt" is defined as a serial interrupt with [RIEe(RDRF + ORFE) + (TIE•TDRE)] false.
}


Note: 1 -Bit Clear; ETOI Set
Figure 5-13. Pulsing the \(\overline{\text { IRQ2 }}\) Interrupt Line

\subsection*{5.3.2 MC6801 Operating Mode and Interrupt Vectors}

The eight interrupt vectors (including Reset) used by the MC6801 are shown in Figure 5-14. The physical location of these vectors, however, depends upon the operating mode of the processor and can exist as:
1. external memory space,
2. internal ROM,
3. or internal RAM.
\begin{tabular}{l|l|l|}
\hline Vector (MSB:LSB) & \multicolumn{1}{|c|}{ Description } \\
\hline FFFE:FFFF & Reset \\
\hline FFFC:FFFD & Non-Maskable Interrupt (NMI) \\
\hline FFFA:FFFB & Software Interrupt (SWI) \\
\hline FFF8:FFF9 & IRQ1 Interrupt (IRQ1, IS3) \\
\hline FFF6:FFF7 & IRQ2/Timer Input Capture (ICF) \\
\hline FFF4:FFF5 & IRQ2/Timer Output Compare (OCF) \\
\hline FFF2:FFF3 & IRQ2/Timer Overflow (TOF) \\
\hline FFF0:FFF1 & IRQ2/SCI (RDRF, ORFE, TDRE) \\
\hline
\end{tabular}

Figure 5-14. MC6801 Interrupt Vectors

The MC6801 memory maps (Figures 2-7 through 2-16) indicate the location of the interrupt vectors with respect to the operating mode. It should be noted that Mode 0 is the only MC6801 operating mode for which the interrupt vector location varies as a function of time. In Mode 0 , the interrupt vectors are fetched from external memory for the first two cycles following Reset and from the internal memory space thereafter. The result is that the Reset vector will always be fetched from external memory but all accesses to any interrupt vector, except during an MPU Reset, will be to internal memory.

\subsection*{5.4 MC6801 INTERRUPT INSTRUCTIONS}

This section discusses specific MC6801 instructions which directly affect the interrupt structure. It includes all MC6801 instructions which set or clear the I-bit or cause the interrupt sequence to be executed.

\subsection*{5.4.1 MC6801 Instructions Affecting the I-Bit}

The MC6801 I-bit (bit 4 in the Condition Code Register) serves as the processor interrupt mask and either enables (I-bit clear) or inhibits (I-bit set) both \(\overline{\mathrm{IRQ1}}\) and \(\overline{\mathrm{IRQ2}}\) interrupts. MC6801 instructions which affect the I-bit include:
1. Clear Interrupt Mask (CLI),
2. Set Interrupt Mask (SEI),
3. Transfer Accumulator A to Condition Code Register (TAP),
4. Software Interrupt (SWI), and
5. Return from Interrupt (RTI).

The SEI and SWI instructions always set the I-bit. The CLI instruction always clears the I-bit while the TAP and RTI instructions can either clear or set the I-bit. All instructions which affect the I-bit put their result into a 1 -bit buffer register, ITMP. If the contents of ITMP is a " 1 ", ITMP is immediately transferred to the I-bit; otherwise, the transfer to the I-bit is delayed for one MPU E-cycle. The reason for the delay is to facilitate use of the Wait for Interupt instruction and is further discussed in Section 5.4.2.
5.4.1.1 THE CLI AND SEI INSTRUCTIONS. The Clear Interupt Mask (CLI) instruction is used to enable all maskable interrupts. The clearing of the I-bit is buffered through the ITMP register and is, therefore, delayed one MPU E-cycle. Assuming the I-bit is not already clear and no NMI occurs during instruction execution, the instruction following CLI will always be executed prior to servicing any maskable interrupt.

The Set Interrupt Mask (SEI) instruction results in the I-bit being set and is not delayed. When the I-bit is set, it holds the interrupt flip-flops for IRQ1 and IRQ2 in reset which, effectively, inhibits any maskable interrupt from being recognized. To further illustrate operations affecting the I-bit, the reader should note that a pending maskable interrupt will never be serviced during the following three-instruction sequence (assuming no \(\overline{\mathrm{NMI}}\) ):
\begin{tabular}{lll} 
LOOP & CLI & CLEAR INTERRUPT MASK \\
& SEI & SET IT AGAIN \\
& BRA LOOP & DO IT AGAIN
\end{tabular}
5.4.1.2 THE TAP INSTRUCTION. The Transfer Accumulator A to Condition Code Register (TAP) instruction can either clear or set the I-bit depending upon the value of bit 4 in the \(A\) accumulator. When the TAP instruction is executed, the I-bit in the CCR is set and bit 4 of the A accumulator is put into the 1-bit buffer, ITMP. The value of ITMP overwrites the I-bit during the first cycle of the next instruction, but it occurs too late to trigger an interrupt sequence until after this instruction has been completed.

The next instruction in line following single or multiple TAP instructions will always be executed (unless an NMI occurs) regardless of whether bit 4 is a " 0 '" or a " 1 ". Note that a maskable interrupt will never occur in the following sequence:
\(\left.\begin{array}{lll}\text { LOOP } & \text { CLRA } & 0 \rightarrow \text { A } \\ & \text { TAP } & 0 \rightarrow \text { ITMP } \\ & \text { TAP } & \text { DITTO } \\ & \text { TAP } & \text { DITTO } \\ & \text { SEI } & \\ & & \\ & & \text {-the interrupt would } \\ \text { occur here but the }\end{array}\right]\)
5.4.1.3 THE RTI INSTRUCTION. The Return from Interrupt (RTI) instruction can clear or set the I-bit depending upon the value of the I-bit position (bit 4) of the stacked Condition Code Register. This is normally the value of the I-bit prior to the interrupt sequence. If the stacked I-bit is clear and a maskable interrupt is pending, the processor will immediately begin another interrupt sequence after the RTI instruction has been completed. If the I-bit is cleared when the Condition Code Register is restored, the one E-cycle delay is absorbed by the remaining cycles of the instruction.
5.4.1.4 THE SWI INSTRUCTION. The Software Instruction (SWI) instruction is used primarily as a mechanism for writing the machine state to memory on demand from software. It is also the MC6801 instruction requiring the longest execution time: 12 MPU E-cycles.

A Software Interrupt instruction will always be executed to completion before any other interrupt is recognized. The instruction is "complete" when the SWI vector has been placed into the Program Counter. If an \(\overline{\text { NMI }}\) is pending after completing the SWI instruction, the processor will immediately begin a second interrupt sequence. If a masked interrupt becomes pending during the execution of an SWI instruction, however, it will remain pending due to the I-bit being set as part of the instruction.

While it may appear from Figure 5-8 that the SWI instruction has the highest priority, this appearance is deceiving. The SWI instruction is mutually exclusive from all of the other interrupts. Priority does apply, however, if considering the order in which service routines are executed if all possible interrupts (except Reset) became pending while executing an SWI instruction. Under such conditions, (1) after fetching the SWI vector, the machine state is stacked again for the NMI, (2) the \(\overline{\text { NMI }}\) service routine is executed, (3) the SWI service routine is executed, and (4) finally, the service routines for the maskable interrupts are executed in the prioritized order. The setting of the I-bit during execution of the SWI instruction results in masking all other interrupts except \(\overline{\text { NMI }}\).

\subsection*{5.4.2 The Wait for Interrupt (WAI) Instruction}

In response to the Wait for Interrupt (WAI) instruction, the MC6801 stacks the machine state and then enters a "Wait" state, as shown in Figure 5-15. Normal processing resumes only after receipt of an unmasked interrupt request or by Reset. By stacking the machine state before the interrupt, the interrupt response time latency is reduced by the stacking time. Assuming that the machine state


Figure 5-15. WAI Instruction Sequence
has been stacked, the MC6801 requires only five or six E-cycles to fetch the first opcode in the service routine after receipt of an unmasked interrupt. This depends upon whether the interrupt is NMI or \(\overline{\text { IRQ2 }}\) (five cycles) or \(\overline{\mathrm{IRQ1}}\) (six cycles). This time should be compared with at least 13 E-cycles when the WAI instruction is not used.

While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the MC6800, none of the ports are driven to the high impedance state by a WAI instruction.

A possible problem involving the WAI instruction must be considered by the system designer. Remember, the CLI instruction results in the I-bit being cleared during the MPU E-cycle following completion of the instruction. A specific instruction sequence which requires this delay is:
\begin{tabular}{ll} 
CLI & WAIT NOW FOR INTERRUPT \\
WAI & STAY HERE AND WAIT \\
\(=\) INTERRUPT \(=\) &
\end{tabular}

If the MPU did not delay clearing the I-bit for one E-cycle, it would be possible for the interrupt to become pending prior to execution of the CLI instruction, and then be serviced between the CLI and WAI instructions. The program would then wait for an interrupt it had already serviced.

It is still possible, however, for this situation to occur even with the delay. This would happen if and only if
1. an \(\overline{\mathrm{NMI}}\) is serviced between the CLI and WAI instructions, and
2. the maskable interrupt intended to terminate the WAI instruction becomes pending (or is serviced) during execution of the \(\overline{\mathrm{NMI}}\) service routine.

If this situation is unavoidable, then the following solution is offered for consideration. Recall that the critical element in this problem is that a maskable interrupt (not \(\overline{\mathrm{NMI}}\) ) can return to a WAI instruction after restoring the machine state. If a sequence is incorporated in the maskable interrupt service routine (again, not \(\overline{\text { NMI }}\) ) to prevent returning to a WAI instruction, then the problem can be circumvented. The routine shown in Figure 5-16 performs this function.

\subsection*{5.5 PROVIDING INTERRUPT SERVICE}

Consider an MC6801 system that has three interrupt capable devices, all of which are connected to the IRQ1 line. While there are three devices on the IRQ1 line, remember there is but one IRQ1 vector. The function of determining which of the three devices is requesting service and then vectoring to the corresponding service routine can be performed by a "who-done-it" software routine. This routine is normally a polling sequence which inspects the interrupt request flag of each of the candidate devices, as shown in Figure 5-17. The polling order reflects the desired priority of service.

While the "who-done-it" routine is simple to implement, the time required to execute it adds directly to the interrupt response time latency. If several devices are connected to the interrupt line and the polling sequence becomes too lengthy, device vectored interrupts can be obtained in certain MC6801 operating modes with the use of additional external hardware. The Programmable Timer utilizes prioritized hardware vectored interrupts which require no "who-done-it" routine.


Figure 5-16. A Routine to Skip the WAI Instruction
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{*IRQ1 INTERRUPTS ARE VECTORED TO HERE} \\
\hline WHODUN & LDAA & DEV1ST & DEVICE 1? \\
\hline & BPL & DEV2 & NOTIT \\
\hline & JMP & DEV1SV & SERVICE DEVICE 1 \\
\hline \multicolumn{4}{|l|}{*CHECK DEVICE 2} \\
\hline \multirow[t]{3}{*}{DEV2} & LDAA & DEV2ST & GET STATUS FLAG \\
\hline & BPL & DEV3 & NOT IT \\
\hline & JMP & DEV2SV & SERVICE DEVICE 2 \\
\hline \multicolumn{4}{|l|}{*CHECK DEVICE 3} \\
\hline \multirow[t]{3}{*}{DEV3} & LDAA & DEV3ST & GET STATUS FLAG \\
\hline & BPL & HDWERR & NONE OF THE ABOVE \\
\hline & JMP & DEV3SV & SERVICE DEVICE 3 \\
\hline \multicolumn{4}{|l|}{*NOBODY DID IT! HARDWARE ERROR!} \\
\hline HDWERR & BRA & * & HANG UP HERE \\
\hline
\end{tabular}

Figure 5-17. A 'Who-Done-It" Routine

External hardware designed to provide prioritized vectored interrupts generally employs the following elements:
1. a decoder to trap \$FFF8 or \$FFF9 (쥬Q1) on the address bus,
2. a priority encoder circuit to map the current interrupts into a prioritized output,
3. circuitry to map the output of the priority encoder into the address in a memory element, and
4. a memory element to furnish the two bytes of the vector.

Hardware for performing this service can be used only in the expanded multiplexed modes of the MC6801: Modes 1, 2, 3 and 6. An example of an 8-level priority interrupt encoder is included in Chapter 8.

\subsection*{5.6 PROGRAM RESTARTABILITY}

The MC6801 interrupt sequence provides for (1) saving the machine state, (2) vectoring to a service routine, (3) restoring the machine state, and (4) resuming the former routine. This procedure cannot, however, guarantee that all routines can be interrupted and subsequently restarted with equivalent results.

Some routines logically cannot be interrupted and restarted with equivalent results. Consider a program which controls a peripheral device with a time-dependent sequence such as a timing loop. If the routine must perform an operation precisely at the end of a software timing loop, an interrupt would alter the elapsed time. Routines can receive immunity from maskable interrupts (but not \(\overline{\mathrm{NMI}}\) ) during time critical sequences by preceding them with an SEI instruction and following them with a CLI instruction.

\subsection*{5.6.1 Re-Entrant Routines}

Another instance in which an MC6801 program cannot be successfully restarted after an interrupt is one which has its state variables altered by the interrupt routine. Routines which can be interrupted and subsequently re-entered (called again) must be written such that they are "re-entrant". Programs which are re-entrants use only registers or stack as working storage; routines which are not reentrant utilize local temporary memory locations as working storage.

As an example, consider a subroutine which converts binary data to hexadecimal. Suppose that this subroutine was executing in background (non-interrupted state) when the processor received an interrupt. During servicing of the interrupt, a binary to hexadecimal conversion is needed and the same subroutine was entered a second time. After execution resumes in the background program, the validity of the result obtained by the background caller depends solely on how the subroutine was written. If the subroutine used only registers and stack, both callers received a correct result. If temporary variables with fixed locations were used, however, the background routine most likely received an incorrect result because execution of the interrupt service routine resulted in altering the fixed memory locations.

Routines written to be re-entrant generally make extensive use of the stack. After pushing the appropriate values onto the stack, the stack pointer can be transferred to the Index Register using the TSX instruction. The indexed mode of addressing can then be used to manipulate values on the stack. An example of a re-entrant routine for the MC6801 is shown in Figure 5-18.

\subsection*{5.6.2 Resource Sharing}

Another common difficulty in implementing interrupt-driven programs is that of resource sharing. For purposes of this discussion, a resource is anything that is used by more than one routine. This can include a memory location, peripheral device, or register.

By way of introduction into resource sharing, a short example is given. Suppose that two bits (bit 0 and bit 7) in the Port 1 Data Register are used to generate output waveforms. Further assume bit 0 is toggled by a routine running in background (non-interrupt driven) while bit 7 is toggled in response to some interrupt. Instruction fragments for these two operations are as follows:
\begin{tabular}{|c|c|c|c|}
\hline & LDAA & \#1 & BACKGROUND \\
\hline & EORA & P1DATA & TOGGLE BIT 0 \\
\hline & STAA & P1DATA & \\
\hline & - & & \\
\hline & - & & \\
\hline \multirow[t]{5}{*}{INTRPT} & - & & \\
\hline & LDAA & \#\$80 & INTERRUPT \\
\hline & EORA & P1DATA & TOGGLE BIT 7 \\
\hline & STAA & P1DATA & \\
\hline & RTI & & \\
\hline
\end{tabular}

The problem with this seemingly trivial example is that it contains a programming error which can result in an erroneous signal in the bit 7 output. The error will always occur if the interrupt is serviced between the EORA and STAA instructions of the background routine:
\begin{tabular}{lll} 
LDAA & \#1 & BACKGROUND \\
EORA & PIDATA & \begin{tabular}{l} 
TOGGLE BIT 7 \\
-interrupt service
\end{tabular} \\
STAA & PIDATA &
\end{tabular}

When the interrupt occurs, ACCA contains a copy of the Port 1 Data Register with bit 0 toggled which is then pushed onto the stack during the interrupt sequence. In the meantime, the interrupt service routine obtains a copy of the Port 1 Data Register, toggles bit 7, overwrites the Data Register with this value, and returns to the background routine. The former contents of ACCA is restored during the RTI instruction and the background routine then resumes by overwriting the Data Register with the former copy before bit 7 was toggled. Hence, bit 7 is toggled by the interrupt serivce routine and then toggled back again by the background routine.

To correct this error, it is important to realize its cause: the inability to obtain exclusive access to a shared resource (the Port 1 Data Register) while modifying it. Because this is necessary to prevent the error, a scheme must be implemented whereby other routines sharing the resource are "locked out'' while the change is taking place.

For example, if the INTRPT routine is invoked by a maskable interrupt, the I-bit could be set to prevent an interrupt and thus "lock out"' the interrupt routine between the EORA and STAA instructions. The background portion of the fragment would then appear as follows:
\begin{tabular}{lll} 
LDAA & \#1 & BACKGROUND \\
SEI & & LOCK OUT INTRPT \\
EORA & P1DATA & TOGGLE BIT 7 \\
STAA & PIDATA & \\
CLI & & TAKE LOCK OFF
\end{tabular}

A complete discussion of this important topic is beyond the scope of this text but can typically be found in those books which treat the design of operating systems. For a more thorough treatment, the reader is referred to an appropriate textbook*.

\footnotetext{
*Two books are recommended. The first book uses PASCAL extensively while the second does not.
1. Brinch Hansen, Per Operating System Principles, Prentice Hall, Inc., Englewood Cliffs, New Jersey, 1973.
2. Shaw, Alan C., The Logical Design of Operating Systems, Prentice Hall, Inc., Englewood Cliffs, New Jersey, 1974.
}


Figure 5-18. Example of Re-Entrant Programming

\section*{CHAPTER 6 SERIAL COMMUNICATIONS INTERFACE (SCI)}

\subsection*{6.0 INTRODUCTION}

The Serial Communications Interface (SCI) allows the MC6801 to be efficiently interfaced with a variety of devices which require an asynchronous serial data format. The SCI provides two serial data formats at a variety of bit rates and can be clocked by either an internal bit rate generator which is dependent on the MPU E-cycle or by an independent external clock. Three pins of Port 2 provide the SCI Interface with external devices and it is functionally independent of the operating mode.

The SCI provides a great deal of flexibility which is obtained by software programmability. The following six features of the SCI are optional using software control:
- format: standard mark/space (NRZ) or Bi-phase,
- serial clock source: internal or external,
- baud rate: one of four for a given MCU E-clock frequency or one eighth of an external clock rate,
- wake-up feature: enabled or disabled,
- interrupt requests: enabled or masked individually for transmitter and receiver, and
- clock output: internal bit rate clock enabled or disabled to Port 2 bit 2.

\subsection*{6.1 SERIAL COMMUNICATIONS INTERFACE REGISTERS}

The programmer interface with the SCI is provided by the four addressable registers shown in Figure 6-1. These registers include:
- a Rate and Mode Control Register,
- a Transmit/Receive Control and Status Register,
- a Transmit Data Register, and
- a Receive Data Register.

To interface with external devices, the SCI uses Port 2 bit 3 for serial input and bit 4 for serial output. Port 2 bit 2 is also used by the SCI if either the internal-clock-out or external-clock-in options are selected. The SCI internally configures the appropriate bits in Port 2 Data Direction Register according to the options selected. A block diagram of the SCI is shown in Figure 6-2.

Transmit/Receive Control and Status Register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline RDRF & ORFE & TDRE & RIE & RE & TIE & TE & WU
\end{tabular} \(\mathbf{\$ 1 1}\)


Figure 6-1. Serial Communications Interface Registers

\subsection*{6.1.1 Rate and Mode Control Register}

The Rate and Mode Control Register (RMCR) is a four-bit write-only register which can be used to control the following serial data characteristics:
- bit rate,
- format,
- clocking source, and
- configuration of Port 2 bit 2.


Figure 6-2. Block Diagram of SCI

The four bits of the Rate and Mode Control Register can be considered as a pair of two-bit fields. The least two significant bits determine the bit rate when using the internal clock and the remaining two bits control the format (NRZ or Bi-Phase) and clock source (internal or external). The register is depicted in Figure 6-3 and individual bits are defined as follows:


Figure 6-3. Rate and Mode Control Register

Bit 1: Bit 0 SS1:SS0 Speed Select - These two bits select the Baud when using the internal clock. Four rates which can be selected are a function of the MCU E-cycle frequency. Figure 6-4 lists bit times and rates for three selected MCU input frequencies. If the MCU is driven by other frequencies, the appropriate divisor must be used to determine the bit rate. If external clocking is selected ( \(\mathrm{CC} 1=\mathrm{CC} 0=1\) ), then speed select bits are ignored.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{SS1:SS0} & \(4 \mathrm{f}_{0} \rightarrow\) & 2.4576 MHz & 4.0 MHz & 4.9152 MHz \\
\hline & E & 614.4 kHz & 1.0 MHz & 1.2288 MHz \\
\hline 00 & \(\div 16\) & \(26 \mu \mathrm{~s} / 38,400\) Baud & \(16 \mu \mathrm{~s} / 62,500\) Baud & \(13.0 \mu \mathrm{~s} / 76,800\) Baud \\
\hline 01 & + 128 & \(208 \mu \mathrm{~s} / 4,800\) Baud & \(128 \mu \mathrm{~s} / 7812.5\) Baud & \(104.2 \mu \mathrm{~s} / 9,600\) Baud \\
\hline 10 & + 1024 & \(1.67 \mathrm{~ms} / 600\) Baud & \(1.024 \mathrm{~ms} / 976.6\) Baud & \(833.3 \mu \mathrm{~s} / 1,200\) Baud \\
\hline 11 & +4096 & \(6.67 \mathrm{~ms} / 150\) Baud & \(4.096 \mathrm{~ms} / 244.1\) Baud & \(3.33 \mathrm{~ms} / 300\) Baud \\
\hline
\end{tabular}

Figure 6-4. Selected Internal Bit Times and Rates

Bit 3: Bit \(2 \mathrm{CC} 1: \mathrm{CC} 0\) Clock Control and Format Select - These two bits control the serial clocking source and format. If CC1 is set, the DDR value for Port 2 bit 2 (P22) is forced to the complement of CC 0 and cannot be changed until CC 1 is cleared. If \(\mathrm{CC1}\) is cleared after having been set, its DDR value remains unchanged. Figure 6-5 defines the formats, clock source, and use of P22.
\begin{tabular}{|c||l|l|l|}
\hline CC1:CC0 & Format & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Clock \\
Source
\end{tabular}} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Port 2 \\
Bit 2
\end{tabular}} \\
\hline \hline 00 & Bi-Phase & Internal & Not Used \\
01 & NRZ & Internal & Not Used \\
10 & NRZ & Internal & Output \\
11 & NRZ & External & Input \\
\hline
\end{tabular}

Figure 6-5. Format and Clock Source Control

If \(\mathrm{CC} 1: \mathrm{CC} 0=10\), the internal serial bit rate clock is provided at P 22 regardless of the values for the Transmit Enable (TE) and Receive Enable (RE) bits. The Rate and Mode Control Register is cleared by Reset which configures the clocking, format, and bit rate as: internal clock, and Bi-phase format at the highest rate.

\subsection*{6.1.2 Transmit/Receive Control and Status Register}

The eight bits of the Transmit/Receive Control and Status (TRCS) Register provide control for several SCI options and reveal information regarding the state of current serial operations. The five control bits of the register enable and disable the following SCI functions:
- serial transmitter and receiver (separately),
- transmitter and/or receiver interrupts (separately), and,
- the wake-up feature.

The remaining three status bits provide a means for determining the state of serial operations and are set when:
- the Transmitter Data Register is empty,
- the Receiver Data Register is full, and
- a Receiver overrun or framing error occurs.

All eight bits of the register can be read but only the five least significant bits can be written. During Reset, the register is preset to \(\$ 20\) thereby clearing all of the bits except TDRE which is set. The Transmit/Receive Control and Status Register is depicted in Figure 6-6 where individual bits are defined as follows:
Bit 7
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline RDRF & ORFE & TDRE & RIE 0 & RE & TIE & TE & WU \\
\hline
\end{tabular}

Figure 6-6. Transmit/Receive Control and Status Register

Bit 0 WU "Wake-up" on Idle Line - When set, WU enables the wake-up function. It is cleared by the SCI after receipt of ten consecutive 1's or by Reset. WU will not remain set if the line is idle.*
Bit 1 TE Transmit Enable - If set, the DDR value for Port 2 bit 4 is set, cannot be cleared while TE is set, and will remain set if TE is subsequently cleared. A preamble of nine consecutive 1's is produced when TE is changed from clear to set. While TE is set, the transmitter output is coupled to Port 2 bit 4 . TE is cleared by Reset.
Bit 2 TIE Transmit Interrupt Enable - If set, an \(\overline{\text { RQQ }^{2}}\) interrupt is enabled when TDRE is set; when clear, the interrupt is inhibited. TIE is cleared by Reset.
Bit 3 RE Receive Enable - If set, the DDR value for Port 2 bit 3 is cleared, cannot be set while RE is set, and will remain clear if RE is cleared. While RE is set, the SCI receiver is enabled. RE is cleared by Reset.
Bit 4 RIE Receive Interrupt Enable - If set, an \(\overline{\mathrm{IRQ}}\) interrupt is enabled when RDRF and/or ORFE is set; when clear, the interrupt is inhibited. RIE is cleared by Reset.
*WU will be cleared by the next bit rate clock transition if the line is idle.

Bit 5 TDRE Transmit Data Register Empty - TDRE is set when the Transmit Data Register is transferred to the output serial shift register and by Reset. If clear, it indicates that transfer has not yet taken place and MPU writes to the Transmit Data Register will overwrite the last value. Byte transfer is synchronized with the bit rate clock. TDRE is cleared by reading the TRCS Register (with TDRE set), then writing a new byte to the Transmit Data Register. Data will not be transmitted if it is written to the Transmit Data Register without previously reading the TRCS Register.
Bit 6 ORFE Overrun-Framing Error - If set, ORFE indicates either an overrun or framing error. An overrun occurs when the next byte is ready for transfer to the Receiver Data Register and the RDRF flag bit is set. A receiver framing error results when a stop bit (1) is not found in the tenth bit time. An overrun can be distinguished from a framing error by noting the value of RDRF . If \(\mathrm{RDRF}=\mathrm{ORFE}=1\), then an overrun has occurred; if \(\mathrm{RDRF}=0\) and \(\mathrm{ORFE}=1\), a framing error has been detected. Data transfer is inhibited during an overrun. For a framing error, the misframed byte is transferred but RDRF is not set. The ORFE bit is cleared by reading the TRCS Register, then the Receive Data Register, or by Reset.
Bit 7 RDRF Receive Data Register Full - RDRF is set when the input serial shift register is transferred to the Receive Data Register. It is cleared by reading the TRCS Register, then reading the Receive Data Register, or by Reset.

\subsection*{6.1.3 Transmit and Receive Data Registers}

Two 8-bit registers are used for the next byte to be transmitted and the last received byte. Providing TDRE is clear, the write-only Transmit Data Register is transferred to the transmit shift register after the current byte has been transmitted. The transfer is synchronized with the bit rate clock.

The Receive Data Register is a read-only 8 -bit register and contains the last byte received. RDRF is set to indicate when a byte has been transferred from the receive shift register to the Receive Data Register.

\subsection*{6.2 SCI CLOCKING OPTIONS}

There are several options associated with SCI clocking functions. An internal clock can be used to provide a serial bit rate as a function of the MCU E-cycle. As another option, this clock can be coupled to an output pin and used external to the MCU. Finally, an external clock can be used to drive the SCI. Regardless of clock option, however, both the receiver and transmitter operate at the same bit rate and format.

\subsection*{6.2.1 Using the Internal SCI Clock}

The source of the internal clock is the Programmable Timer free-running counter which is driven by the MCU E-cycle clock. The SS1:SS0 bits in the Rate and Mode Control Register define one of four possible divisions of the MCU E-clock for four separate SCI bit rates. While a wide range of MCU E-clock frequencies can be used, a judicious choice of frequency must be made if a particular baud rate is desired. Figure \(6-4\) provides the Baud rates achievable with four different frequencies driving the MCU.

\section*{NOTE}

The MCU Programmable Timer is the source of the internal bit rate clock. MPU writes to the free running counter should be avoided if the SCI is being used with the internal clock option.

\subsection*{6.2.2 Using an External SCI Clock}

An external clock can be used with the SCI to obtain a particular Baud rate which is independent of the MCU internal E-cycle. If an external clock is used with the SCI, the following requirements are applicable:
1. the CC1:CC0 field in the Rate and Mode Control Register must be set to 11,
2. the input clock frequency must be eight times ( 8 X ) desired bit rate,
3. the frequency must not exceed that of the MCU E-clock with a \(50 \%\) duty cycle ( \(\pm 10 \%\) ), and
4. only NRZ format can be used.

\subsection*{6.2.3 Providing a Serial Output Clock}

The SCI serial bit rate clock can be obtained as an output by suitable programming of the Rate and Mode Control Register. If the CC1:CC0 bit field of the Rate and Mode Control Register is written to 10 , the SCI internal bit rate clock will be coupled to P22. If this option is selected, the DDR value for this bit is internally set by the SCI and cannot be changed. The output bit rate clock will be provided at P22 regardless of the values for either TE or RE.

The bit rate clock output can be used for purposes other than serial clocking. It is a free running clock source that requires no software service. The clock has a \(50 \%\) duty cycle at the frequency determined by both the MCU E-cycle frequency and the SS1:SS0 field of the RMCR. A positive edge occurs at the mid-bit time during each bit interval as shown in Figure 6-7.

\subsection*{6.2.4 Clocking Multiple SCIs}

If it is desired to drive several SCIs with a common clock, it is recommended that a separate external clock be used. One possible clock source is the E-clock output from the MCU being driven at the lowest frequency. This choice provides compliance with the restriction that the frequency of the external serial clock cannot exceed any MCU E-cycle.

It is difficult to clock another MC6801 SCI with the serial bit clock output due to the different clock rates involved. The serial bit clock output is at the desired bit rate whereas the serial input clock requirement is eight times ( 8 X ) the desired bit rate.


Figure 6-7. SCI Serial Data Formats

\subsection*{6.3 SERIAL DATA FORMATS}

Simultaneous serial transmit and receive (full duplex) capability is provided using either of two software selectable formats:
- industry standard mark/space (NRZ) which is used typically with terminals or modems, and - self-clocking bi-phase which is intended primarily for use between processors.

Both formats begin with a single "start" bit (always 0 ) and end with a "stop" bit (always 1 ). The standard mark/space (NRZ) format produces a level corresponding to the bit value during each bit time. The level is sampled by the receiver at the middle of each bit interval. This format can tolerate a theoretical range of \(3.75 \%\) mismatch between the transmitter and receiver clock rates for correct operation.

The second format, Bi-phase, is included to enable processor-to-processor communications with a much higher tolerance clocking mismatch. Bi-phase format - also called Bi-Phase-M, FM, F/2F, and Manchester - requires a transition (in either direction) at every bit time. An additional transition at the half bit time is required whenever the bit value is a " 1 ". This format can tolerate a theoretical range of \(25 \%\) difference in the transmitter and receiver clock frequency and/or phase. Both formats are illustrated in Figure 6-7 for comparison. Note that an idle line in NRZ format is represented by a constant mark (1) on the line wheras an idle line in Bi-phase will toggle at every half-bit time.

It should be apparent from this description that no SCI serial format includes a parity bit or provides more than one stop bit. If a parity bit is desired, it can be generated using software before the byte is written to the Transmit Data Register. Similarly, parity can be checked with software during data reception.

\subsection*{6.4 SERIAL COMMUNICATION OPERATIONS}

The SCI must be initialized prior to operation by a sequence which
- selects the clock source and format in the Rate and Mode Control Register and then
- writes the desired operational control bits to the Transmit/Receive Control and Status Register.

\subsection*{6.4.1 Transmitter Operation}

Serial transmitter operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. When set, this bit couples the transmit shift register to P24 and activates transmitter operation. Transmission begins with a preamble consisting of nine 1's after which internal synchronization is established and the transmitter is ready for operation. At this point, one of two situations exists:
1. if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be transmitted indicating an idle line, or
2. if data has been stored into the Transmit Data Register (TDRE \(=0\) ), the byte is transferred to the transmit shift register and transmission will begin.

The Transmit Data Register is not transferred to the transmit shift register until the next bit time after it has been emptied. TDRE is then set and transmission of the byte begins. The Start bit, eight data bits (beginning with the least significant bit) and finally the Stop bit are transmitted. If TDRE is still set when the next transfer should occur, 1's are transmitted until more data is provided.

\section*{NOTE}

If a byte is written to the Transmit Data Register without previously reading the Transmit/Receive Control and Status Register, the TDRE flag will not be cleared and data will not be transferred to the transmit shift register.

\subsection*{6.4.2 Receiver Operation}

The SCI receiver is enabled by the RE bit in the Transmit/Receive Control and Status Register. In NRZ format, the receiver is ready to accept data after the line has been idle for \(1 / 4\) bit time. In \(\mathrm{Bi}-\) phase format it is necessary to present an idle line (toggling at half-bit times) to the receiver for at least one bit time.

The receiver bit interval is divided into eight sub-intervals for internal operation. In NRZ format, the received bit stream is synchronized with the leading edge of the first 0 (space) encountered. The serial input is then sampled at the approximate center of each bit time interval for ten consecutive bits. Providing the tenth bit is a " 1 " and RDRF is clear, the byte is transferred to the Receiver Data Register and RDRF is set. This sequence is the normal receiver response.

If the tenth bit is not a 1 (i.e., a Stop bit), a framing error is assumed and ORFE is set, reflecting this condition.* The byte with the framing error is transferred to the Receive Data Register but RDRF is

\footnotetext{
*In NRZ format, holding the receiver line low (e.g., with BREAK key), and clearing ORFE, results in ORFE being set after receipt of ten 0's.
}
not set. If the next serial bit is also a 0 , the SCI will treat it as a new Start bit. A framing error is cleared by reading the TRCS Register followed by reading the Receive Data Register. Application programs should always allow for the possibility of a framing error because RDRF will not be set until the framing error is cleared.

If the Stop bit is present, but the receiver has not been serviced (RDRF is still set) ORFE will be set, indicating that an overrun has occurred. Data transfer from the receive shift register to the Receive Data Register is inhibited in an overrun condition.* An overrun is cleared by reading the TRCS Register followed by reading the Receive Data Register.

There is no difference in programming procedures for NRZ and Bi-phase formats. However, internal processing is somewhat different. In Bi-phase format, sub-interval sampling is initiated by a level transition. The receiver must then determine whether the transition interval is more or less than six of eight sub-intervals. Short intervals are defined as 1's, while long intervals are defined as 0 's. This sequence is repeated after receipt of the next transition.

\subsection*{6.5 THE WAKE-UP FEATURE}

The Wake-up feature is intended to provide a means for coping with a somewhat specialized problem. Attributes of the target application include the following:
- three or more processors are communicating via a common serial line,
- communications are "message" oriented where a message can be transmitted with no significant idle line time within the interior of the message,
- the "address" of the recipient is included at the beginning of the message, and
- it is probable that typical messages are not of interest to all processors on the common line. Given this scenario, non-interested parties are required to respond to every byte of all messages. The Wake-up feature is provided to allow non-interested MCUs to disregard the remainder of a message if serial communications are structured in accordance with the above conditions. If the Wake-up feature is not used, it may be ignored without consequence. The Wake-up bit, however, should not be set unintentionally.

In the target multi-processor application, the message contains the identification of the addressee in its initial bytes. In order to ignore the remainder of the message, the Wake-up bit (WU) must be set to inhibit all further flag processing until the beginning of the next message. An SCI in Wake-up (e.g., WU is set) is reenabled (WU is cleared) by a string of ten consecutive 1's which necessarily must also be used as a message delimiter. The ten consecutive l's can be generated only by an idle line which ensures that no data byte can accidently reenable an SCI. Software must provide for the idle period between any two consecutive messages. In addition, no ten-bit idle period can be allowed to occur within a message in order not to disturb message synchronization.

An SCI "listener"' desiring to invoke the Wake-up feature is required to set the WU control bit in the Transmit/Receive Control and Status Register while the message is in the process of being transmitted. When WU is set, the SCI effectively ignores the remainder of the message. Upon receipt of ten consecutive 1's, the SCI clears WU and resumes normal receiver operation.

\footnotetext{
*If a valid character is overrun by a misframed character, RDRF and ORFE are set (overrun) with the valid character stored in the Receive Data Register. If a framing error occurs followed by one or more overrunning characters, the result is a framing error (RDRF clear, ORFE set) with the first (misframed) character stored in Receive Data Register.
}

\subsection*{6.5.1 Transmitter Duties During Wake-Up Operation}

Software controlling the transmitter during Wake-up operation is required to meet certain obligations. A "message" consists of a character string transmitted such that the serial line does not go idle within the message for a period sufficient to enable any receiver. The Wake-up (WU) bit is cleared by the SCI when its receiver detects a string of ten consecutive ones.* Ones included in the eight data bits, the stop bit, and the idle line count towards the accumulation of ten consecutive ones.

Software servicing the transmitter normally stores the next byte in the Transmit Data Register as the response to TDRE being set. The line will be kept busy shifting out the current byte for 10 bit times ( 1 Start bit, 8 data bits, 1 Stop bit) then the line will go idle if the transmitter has not again been serviced.

If the last data bit transmitted was all ones (\$FF), transmitter software has a total of 10 bit times to respond to the TDRE flag before a receiver "sees" ten consecutive ones. If the most significant bit of the data was a zero, however, the transmitter software has a total of 18 bit times to respond to the TDRE flag. These two cases, 10 and 18 , represent minimum and maximum transmitter software response times to avoid prematurely clearing a receiver Wake-up bit.

After the last character of a given message has been transmitted, the line must remain idle for at least a 10-bit delay. This delay, when measured from when TDRE is set, is data dependent because both the data bits and the Stop bit are included in the count. The TDRE flag that is used to signal the start of the delay is the one which appears after the last byte of the message is written to the Transmit Data Register. This corresponds with transfer of the last byte of the message to the transmit shift register.

If the last byte is all ones, the transmitter must wait a total of 11 bit times (from when TDRE is set for the final time) before beginning the next message ( 1 Start bit, 8 data bits, 1 Stop bit, 1 Idle bit). The maximum waiting time is required if the most significant bit of the last byte transmitted was a zero. With this condition, the transmitter must delay a total of 19 bit times before beginning the next message to be certain that all receivers have been enabled ( 1 Start bit, 8 data bits, 1 Stop bit, and 9 Idle bits).

In writing software for use with the Wake-up feature, it can be convenient to have a table of bit times at the various baud rates. The bit times could then be converted into the number of MCU E-cycles necessary to obtain the minimum delay between messages. If the internal clock is used, however, it is much more convenient to program timeout loops with respect to the number of MCU E-cycles per bit rather than bit times. It should be realized that the number of MCU E-cycles per bit is a constant for a given value of the Speed Select bits (SS1:SS0) regardless of the frequency of the crystal or external clock driving the MCU. The number of MCU E-cycles per bit using the internal bit rate clock is as follows:
\begin{tabular}{ccc} 
SS1:SS0 & & \begin{tabular}{c} 
MCU E-cycles \\
Per Bit
\end{tabular} \\
\cline { 1 - 1 } 00 & & 16 \\
01 & & 128 \\
10 & & 1024 \\
11 & & 4096
\end{tabular}

\footnotetext{
*To be precise, WU is cleared when the Start bit, serial shift register, and Stop bit flip-flops all contain 1's. There is no counter dedicated to this function.
}

Finally, remember the above discussion assumed that both the transmitter and receiver bit rate clocks were synchronized. For a worst case, one must assume that both clocks are at opposite extremes of the acceptable clock skew. This possible skew requires the programmer to be conservative with respect to timing when designing software which utilizes the Wake-up feature.

\subsection*{6.5.2 Receiver Duties During Wake-Up Operation}

Software using the Wake-up feature will invoke it after determining that it is not an addressee for the current message. Receiver software can then effectively ignore the remainder of the message by clearing RDRF and setting WU. With the WU bit set, RDRF will no longer be affected until the line goes idle for ten consecutive bit times. Providing that RDRF is clear when wake-up is invoked, the ORFE bit will also be inhibited by wake-up; otherwise, it will be set upon receipt of the next byte. When the receiver detects ten consecutive ones, the SCI will clear WU and upon receipt of the next byte, the RDRF flag bit will be set.

\subsection*{6.6 PROVIDING SCI INTERRUPT SERVICE}

If the SCI is interrupt-driven, there are several factors which should be taken into account. First, it should be noted that there are two interrupt enable bits in the TRCS register which control three types of receiver interrupts and one transmitter interrupt. There is, however, only one interrupt vector associated with all SCI interrupts*.

In the SCI interrupt service routine, it is usually necessary to establish a software mechanism to ensure 'fair"' service of both transmitter and receiver interrupts. It is usually undesirable to service only one of the interrupts using the same order of preference. This could result in no response to the other flag if the preferred interrupt occurs often enough. It is generally preferable to either alternate the order or provide service to both transmitter and receiver each time.

The SCI receiver has three states which can invoke an interrupt if the Receiver Interrupt Enable (RIE) bit is set and the MCU I-bit is clear. These states are determined by the values of RDRF and ORFE and are as follows:
- RDRF alone - normal receipt of the next byte,
- ORFE alone - a framing error, and
- both RDRF and ORFE - an overrun.

All three conditions are cleared (reset) by the same sequence: an MPU read of the TRCS register followed by a read of the Receiver Data Register.

While the transmitter has only one associated interrupt condition (TDRE set), it must be treated somewhat differently than receiver interrupts. When no data is being transmitted and none is available, the state of the TDRE bit is a " 1 ". If the Transmitter Interrupt Enable bit (TIE) is also set, an interrupt would occur which requires no service. Therefore, the TIE bit should be set only when there is more data to transmit and should be cleared after the last byte of the message has been written to the Transmit Data Register.

\footnotetext{
*It is also possible to have no SCI interrupt enabled and be vectored to \$FFF0:\$FFF1 under certain circumstances. See Section 5.3.1.
}

\subsection*{6.7 TWO SCI SOFTWARE EXAMPLES}

Two examples are provided, in Figure 6-8 and 6-10 which illustrates functions performed by the SCI. The examples have been chosen such that they involve only one MCU and only one teleprinter. Due to this self-imposed constraint, they may seem trivial; however, the purpose of these two examples is to demonstrate software procedures and for this limited purpose it is hoped they are adequate. In both examples, the output of the SCI is jumpered to the serial input and, in essence, the MCU is talking to itself. If LILbug (TM)* is used in these examples, an external MC6850 ACIA terminal interface must be employed because the SCI is dedicated to the two examples.

\subsection*{6.7.1 Exercising the Serial Communications Interface}

The SERIAL program, illustrated in Figure 6-8, can be used to exercise all SCI functions except for the Wake-up feature. It is assumed that the SCI transmitter is jumpered to its receiver.

The program transmits a byte, waits for it to reach the receiver, and then prints both the transmitted and received values as the most and least significant bytes of a 16-bit hexadecimal value. The program internally compares both transmitted and received values and increments an error counter if a discrepancy is found. An example of the output from the program is shown in Figure 6-9.

The serial rates, formats, and clocking options are controlled by the Rate and Mode Control Register. Two program variables allow altering the contents of this 4 -bit register. The variable, MODE, indicates the starting values for the CC1:CC0 and SS1:SS0 fields. The value for \(\mathrm{CC1}\) is never changed. A 3-bit variable called MASK controls whether the CC0, SS1, and SSO field are changed after each set of 256 bytes. A description in the program header indicates how these bits are affected by the MASK byte.

The program can be used to drive the SCI through all four internal baud rates. No difference in the speed of the printer will be observed, however, unless the output baud rate is higher than the SCI. This is more readily observed with a CRT operating at 9600 baud. The baud rate of the terminal has no affect on the logical operation of the program.

\subsection*{6.7.2 Demonstrating the Wake-Up Feature}

The OKBAD program demonstrates the SCI Wake-up feature and assumes that the transmitter is connected to the receiver. The program is shown in Figure 6-10 and performs the following functions:
1. the SCI output routine always transmits the character string, 'OK! ZBAD'",
2. the receiver routine writes all that it "sees" (except ' \(Z\) ') to an internal buffer,
3. upon receiving a " \(Z\) ', the receiver checks a program flag byte (WAKEUP) and, if clear, sets the SCI Wake-up bit (WU).
After transmitting the last character and delaying until Wake-up has been cleared, the contents of the receiver buffer are written to the output printer. Buffering the receiver input makes the program independent from the baud rate of the console printer. Only one of two messages will appear in the

\footnotetext{
*LILbug (TM) is a monitor programmed in the ROM of the MC6801L1. See the LILbug Manual for details.
}
receiver buffer. If WAKEUP was clear, then only "OK!'' should be received because the Wake-up feature inhibited the RDRF flag while "BAD" was being transmitted. If WAKEUP was not clear, then the entire message will appear in the buffer as "OK! BAD". An example of the output from the OKBAD program is shown in Figure 6-11.

The character, " \(Z\) '", is used in this example as a control byte to indicate when to check the internal flag byte. The character is not written to the receiver input buffer.

The variable, MODE, controls the value used in configuring the Rate and Mode Control Register. A table containing loop index values corresponding to a timeout of 19 bit times is used to provide an idle time sufficient to reenable the receiver between messages. The b1:b0 field (SS1:SS0) of MODE indicates which value in the table is to be used for the timeout. Because the SS1:SS0 field is unused with an external clock, this program will not function correctly, if bit 3 in MODE (CC1) is a " 1 ".
\begin{tabular}{|c|c|c|c|c|}
\hline PAGE & 001 SERIAL & .SA: 1 & SERIAL *** & SERIAL I/O DRIVER PROGRAM **** \\
\hline 00001 & & & NAM & SERIAL \\
\hline 00002 & & & TTL & **** SERIAL I/O DRIVER PROGRAM **** \\
\hline 00003 & & & OPT & LLEN=80, ZO 1 \\
\hline 00005 & & \multicolumn{3}{|r|}{***********************************************************} \\
\hline 00006 & & \multicolumn{2}{|l|}{*} & \multirow{3}{*}{A SERIAL COMMUNICATIONS INTERFACE DRIVER} \\
\hline 00007 & & * & SERIAL -- & \\
\hline 00008 & & * & & \\
\hline 00009 & & * & & THE PROGRAM ASSUMES THAT THE TRANSMITTER \\
\hline 00010 & & * & & \multirow[t]{2}{*}{OUTPUT IS JUMPERED TO THE RECEIVER INPUT.} \\
\hline 00011 & & * & & \\
\hline 00012 & & * & & \multirow[t]{2}{*}{THE PROGRAM TRANSMITS A BYTE, WAITS FOR IT TO REACH THE RECEIVER, THEN PRINTS} \\
\hline 00013 & & * & & \\
\hline 00014 & & * & & OUT BOTH THE TRANSMITTED AND RECEIVED \\
\hline 00015 & & * & & VALUES. THE VALUES RANGE FROM \$00 TO \$FF. \\
\hline 00016 & & * & & A COUNTER ACCUMULATES DESCREPANCIES BE- \\
\hline 00017 & & * & & TWEEN TRANSMITTED AND RECEIVED VALUES. \\
\hline 00018 & & * & & \multirow[t]{2}{*}{THE PROGRAM USES THREE VARIABLES IN ITS} \\
\hline 00019 & & * & & \\
\hline 00020 & & * & & OPERATION WHICH CONTROL THE FOLLOWING \\
\hline 00021 & & * & & THREE CHARACTERISTICS: \\
\hline 00022 & & * & & \\
\hline 00023 & & * & & MODE - THE VALUE USED TO INITIALIZE \\
\hline 00024 & & * & & THE RATE AND MODE CONTROL \\
\hline 00025 & & * & & \multirow[t]{2}{*}{REGISTER (CC1:CC0, S1: S0)} \\
\hline 00026 & & * & & \\
\hline 00027 & & * & & MASK - A 3-BIT MASK USED IN AN \\
\hline 00028 & & * & & "AND" OPERATION ON THE RMCR \\
\hline 00029 & & * & & BYTE. AFTER RANGING THE \\
\hline 00030 & & * & & TRANSMITTER BYTE FROM \$00 TO \\
\hline 00031 & & * & & \\
\hline 00032 & & * & & FETCHED, INCREMENTED, "ANDED" \\
\hline 00033 & & * & & WITH THE MASK, AND WRITTEN \\
\hline 00034 & & * & & BACK INTO THE RMCR. THE \\
\hline 00035 & & * & & EFFECTS OF THE MASK ON PRO- \\
\hline 00036 & & * & & GRAM EXECUTION ARE AS FOL- \\
\hline 00037 & & * & & LOWS : \\
\hline 00038 & & * & & \\
\hline 00039 & & * & & XXXX X000 - CONSTANT MODE \\
\hline 00040 & & * & & XXXX X001-T O G G L E S0 \\
\hline 00041 & & * & & XXXX X011-RANGE S 1 : S 0 \\
\hline 00042 & & * & & FROM \%00 TO \%11 \\
\hline 00043 & & * & & XXXX X111 - BOTH MODES AND \\
\hline 00044 & & * & & ALL RATES \\
\hline 00045 & & * & & \\
\hline 00046 & & * & & KT - THE NUMBER OF DOUBLE BYTES \\
\hline 00047 & & * & & PRINTED PER LINE. \\
\hline 00048 & & * & & \\
\hline 00049 & & * & & AN EXternal clock may also be used with \\
\hline 00050 & & * & & THIS PROGRAM. FOR THIS OPERATION THE MODE \\
\hline 00051 & & * & & MAY BE SET TO \$0C AND THE MASK SHOULD BE \\
\hline 00052 & & * & & SET TO ZERO. \\
\hline 00053 & & * & & \\
\hline 00054 & & * & & \\
\hline 00055 & & & *********** & ******************************************** \\
\hline
\end{tabular}

Figure 6-8. Exercising the SCI: SERIAL


Figure 6-8. Exercising the SCI: SERIAL (Continued)


Figure 6-8. Exercising the SCI: SERIAL (Continued)


Figure 6-8. Exercising the SCI: SERIAL (Continued)


Figure 6-9. Example of SERIAL Program Output


Figure 6-10. Demonstrating the Wake-Up Feature: OKBAD


Figure 6-10. Demonstrating the Wake-Up Feature: OKBAD (Continued)

PAGE 003 OKBAD .SA:1 OKBAD **** OKBAD -- WAKEUP DEMO PROGRAM ****



Figure 6-10. Demonstrating the Wake-Up Feature: OKBAD (Continued)


Figure 6-10. Demonstrating the Wake-Up Feature: OKBAD (Continued)

\title{
OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK! OK!
}
(a) Output with \(W\) AKEUP \(=0\)

OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD OK! BAD
(b) Output with WAKEUP \(=\) \$FF

Figure 6-11. Example of OKBAD Program Output

\section*{CHAPTER 7 THE MC6801 PROGRAMMABLE TIMER}

\subsection*{7.0 INTRODUCTION}

The MC6801 Programmable Timer can be used for many purposes including measuring the pulse width of an input signal and simultaneously generating an output signal. Pulse widths for both input and output signals can vary from several microseconds to many seconds. The Programmable Timer is also capable of generating periodic interrupts or indicating passage of an arbitrary number of MPU E-cycles.

In order to implement these types of applications, the reader must become familiar with the registers which control and access the Programmable Timer. This chapter provides a detailed description of the operation of the four addressable registers used to interface with the Programmable Timer. It concludes with a few examples which are intended to illustrate various features.

\subsection*{7.1 PROGRAMMABLE TIMER REGISTERS}

The capabilities of the Programmable Timer are obtained using the following four addressable registers:
- the Counter Register,
- the Output Compare Register,
- the Input Capture Register, and
- the Timer Control and Status Register (TCSR).

The overall organization of the programmable Timer Registers is shown in Figure 7-1 while Figure 7-2 depicts a block diagram of the Programmable Timer.

There are two ways to discuss the Programmable Timer, depending upon whether the Timer Control and Status Register is mentioned first or last. Unfortunately, either choice leads to forward


Figure 7-1. MC6801 Programmable Timer Registers


Figure 7-2. Block Diagram of Programmable Timer
references but it is felt that the latter one is somewhat preferable. Therefore, the five control bits (EICI, EOCI, ETOI, IEDG, WU) and three status bits (ICF, OCF, TOF) referred to in the next three sections are not defined until the discussion of the register in which they reside: namely, the Timer Control and Status Register (TCSR).

\subsection*{7.1.1 Counter Register (\$09:0A)}

The key element in the Programmable Timer is in a 16-bit free-running counter, or Counter Register, which is clocked to increasing values during each negative half-cycle of the MPU E-clock. Software can read the Counter Register at any time without affecting its value. The Counter Register is clocked and read during opposite half cycles of the MPU E-cycle clock.

The Counter Register must be read using an instruction which first addresses its most significant byte (\$09). An MPU read of this address causes the least significant byte to be transferred to a buffer. This buffer is cleared by Reset and is accessed when reading the Counter Register least significant byte ( \(\$ 0 \mathrm{~A}\) ). For double byte read instructions, these two accesses occur on consecutive bus cycles. Note that unless the Counter Register most significant byte is also read, the same value will be obtained from more than one read of the least significant byte.

The Counter Register is cleared during Reset and is a read-only register with a single exception: any MPU write to its most significant byte (\$09) will always preset it to \$FFF8 regardless of the value involved in the write. This preset feature is intended for use in testing but could be of value in some applications.

\section*{NOTE}

The Counter Register also provides a bit rate clock for the Serial Communications Interface (SCI). MPU writes to the Counter Register should be avoided if the SCI is being used with the internal clock.

The 16 -bit Counter Register repeats every 65,536 MPU E-cycles. When the Counter Register contains all ones, the Timer Overflow Flag (TOF) bit is set during the same half cycle. An interrupt can also be enabled when rollover occurs by setting its interrupt enable bit, ETOI.

\subsection*{7.1.2 Output Compare Register (\$0B:0C)}

The Output Compare Register is a 16-bit read/write register which is initialized to \$FFFF by Reset and can be used for several purposes. Two possible applications include controlling an output waveform and indicating when a period of time has elapsed. Of the four Programmable Timer registers, the Output Compare Register is unique in that all bits are readable and writable and are not altered by the Timer hardware (except during Reset). If the compare function is not utilized, the two bytes of the Output Compare Register can be used simply as a storage location.

The Output Compare Register and the Counter Register are compared during each negative halfcycle of the MPU E-clock. If a match is found, the Output Compare Flag (OCF) bit is set and the Output Level (OLVL) bit is clocked to an output level register. Providing Port 2 bit 1 is defined as an output by its corresponding bit in the Data Direction Register, the value of the output level register will appear at P21. The values in the Output Compare Register and Output Level bit must be changed after each successful comparison to control an output waveform or establish a new elapsed timeout. An interrupt can also accompany a successful output compare providing the interrupt enable bit, EOCI, is set.

After an MPU write cycle to the most significant byte of the Output Compare Register (\$0B), the output compare function is inhibited for one E-cycle. This allows both bytes to be written on consecutive E-cycles before making the next comparison. Therefore, if desiring to change both bytes of the register, a double byte write instruction should be used in order to take advantage of the compare inhibit feature.

MPU writes can be made to either byte of the Output Compare Register, however, without affecting the other byte. The Output Level bit (OLVL) is clocked to the output level register regardless of whether the Output Compare Flag (OCF) is set or clear. A timing diagram for the output compare function is shown in Figure 7-3.


Figure 7-3. Output Compare Timing

\subsection*{7.1.3 Input Capture Register (\$0D:0E)}

The Input Capture Register is a 16 -bit read-only register which is cleared by Reset and is used to latch the value of the Counter Register when a defined transition is sensed by the input capture edge detector. The level transition which triggers a Counter Register transfer is controlled by the Input Edge bit (IEDG).

External devices interface with the input capture function using P20. Typically, Port 2 bit 0 is configured as an input but the edge detector is always sensing this line even if configured as an output.

The result obtained by an input capture corresponds to the value of the Counter Register on the second negative half-cycle of the MPU E-clock following the transition, as shown in Figure 7-4. This one cycle delay is required for internal synchronization.


Figure 7-4. Input Capture Timing

The Counter Register is transferred to the Input Capture Register on each proper signal transition regardless of whether the Input Capture Flag (ICF) is set or clear. The register always contains the counter value corresponding to the most recent input capture.

After a read of the most significant byte of the Input Capture Register, Counter Register transfer is inhibited during the next negative half-cycle of E (Enable). During double byte reads, this inhibited transfer will occur between consecutive read cycles of the most and least significant bytes. This characteristic requires input pulse widths be at least two MPU E-cycles for recognition under all conditions. If the application is such that it is possible to guarantee that the Input Capture Register will not be read during an input capture, then one MPU E-cycle is sufficient.

\subsection*{7.1.4 Timer Control and Status Register (\$08)}

The Timer Control and Status Register (TCSR) is an 8 -bit register which contains three status bits and five control bits. The three most significant bits contain read-only status information and indicate that:
- a proper transition has taken place at P20 with an accompanying transfer of the Counter Register to the Input Capture Register,
- a match has been found between the Counter Register and the Output Compare Register, and
- a value of \$FFFF has been sensed in the Counter.

Of the remaining five bits of the TCSR, three of the bits control interrupts associated with each of the three flag bits. The other two bits control (1) which edge is significant to the input capture edge detector and (2) the next value to be clocked to the output level register in response to a successful output compare.

Each of three Programmable Timer functions can generate an \(\overline{\text { IRQ2 }}\) interrupt if its individual enable bit is set and each has a separate prioritized interrupt vector. The MCU interrupt mask bit (I-bit in the Condition Code Register) controls all maskable interrupts and must be clear to enable any Programmable Timer interrupt. The associated interrupt vectors, in order of decreasing priority, are:
1. Input Capture Vector: \$FFF6:FFF7
2. Output Compare Vector: \$FFF4:FFF5
3. Timer Overflow Vector: \$FFF2:FFF3
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline ICF & OCF & TOF & EICI & EOCI & ETOI & IEDG & OLVL \\
\hline
\end{tabular}

Figure 7-5. Timer Control and Status Register (TCSR)

The TCSR is illustrated in Figure \(7-5\) where each bit is defined as follows:
Bit 0 OLVL Output Level - This is the next value to be clocked to the output level register by a successful output compare and will appear at P21 if Bit 1 of Port 2 Data Direction Register is set. OLVL is cleared by Reset. The Output Level Register is not affected by Reset.
Bit 1 IEDG Input Edge - IEDG is cleared by Reset and controls which level transition will trigger a Counter Register transfer to the Input Capture Register:

IEDG \(=0\) Transfer on a negative-going edge
IEDG \(=1\) Transfer on a positive-going edge
Bit 2 ETOI Enable Timer Overflow Interrupt - If set, an \(\overline{\mathrm{IRQ}} \mathbf{2}\) interrupt is enabled whenever TOF is set; if clear, the interrupt is inhibited. It is cleared by Reset.
Bit 3 EOCI Enable Output Compare Interrupt - If set, an \(\overline{\text { IRQ2 }^{2}}\) interrupt is enabled whenever OCF is set; if clear, the interrupt is inhibited. It is cleared by Reset.
Bit 4 EICI Enable Input Capture Interrupt - If set, an \(\overline{\text { IRQ2 }}\) interrupt is enabled whenever ICF is set; if clear, the interrupt is inhibited. It is cleared by Reset.
Bit 5 TOF Timer Overflow Flag - TOF is set when the Counter Register contains \$FFFF. It is cleared by reading the TCSR (with TOF set) followed by the Counter Register most significant byte (\$09), or by Reset.

Bit 6 OCF Output Compare Flag - OCF is set when the Output Compare Register matches the Counter Register. It is cleared by reading the TCSR (with OCF set) and then writing to the Output Compare Register (\$0B to \$OC), or by Reset.*
Bit 7 ICF Input Capture Flag - ICF is set when a proper edge has been sensed by the input capture edge detector. It is cleared by an MPU read of the TCSR (with ICF set) followed by the Input Capture Register most significant byte (\$D), or by Reset.

Note that reading the TCSR satisfies the first condition required to clear any status bits which happen to be set during the read. The only remaining step to clear the status bit is to make an access of the appropriate register. Typically, this presents no problem for the input capture and output compare functions.

A problem can occur, however, when using the timer overflow function and reading the Counter Register at random times to, say, measure an elapsed time. Without incorporating the proper precautions into software, the Timer Overflow Flag could unintentionally be cleared if (1) the TCSR is read when TOF is set and (2) the most significant byte of the Counter Register is read but not for the purpose of servicing the flag. Solutions to this problem are application-dependent, and, typically, involve always reading the TCSR before the Counter Register. Based on the value found for the overflow flag, software must then perform some action which ensures that the flag will be serviced.

Finally, if any Programmable Timer function is operated interrupt-driven, the programmer must be familiar with and observe the precautions noted in Section 5.3 concerning characteristics of the \(\overline{\mathrm{IRQ}}{ }^{2}\) interrupt.

\subsection*{7.2 SELECTED PROGRAMMABLE TIMER EXAMPLES}

While the preceding discussion defines Programmable Timer operation, it is recognized that examples are valuable in demonstrating its various features. The following examples illustrate several aspects of Programmable Timer operation. Most of the examples are tutorial in nature; their goal is to inform rather than to provide solutions to specific applications. The examples also present analysis techniques which could be helpful in some applications.

\subsection*{7.2.1 Reading the Counter Register}

The free-running counter (Counter Register) can be considered a read-only register with one exception: any write to the Counter Register will cause it to preset to \$FFF8. If the write is immediately followed by a double byte read of the Counter Register, the value \$FFFB will always be obtained as shown in the following instruction sequence:
\begin{tabular}{lll} 
STX & \(\$ 09\) & /WRITE TO COUNTER REGISTER \\
LDX & \(\$ 09\) & /READ THE COUNTER REGISTER
\end{tabular}

The timing description in Figure 7-6 illustrates why the Index Register will contain \$FFFB after the Counter Register is read.

\footnotetext{
*The output level register is also cleared by Reset.
}


Figure 7-6. Counter Register Write and Read Diagram

\subsection*{7.2.2 Generating an Output Waveform}

Many possible output waveforms can be generated by using software to control the Output Compare Register and the OLVL bit in the TCSR. Software written to generate an output waveform must satisfy the following requirements:
1. Port 2 bit 1 must be configured as an output by writing a " 1 " into the appropriate bit in its Data Direction Register,
2. the Output Level Bit (OLVL) must be toggled after each successful compare, and
3. the Output Compare Register must be updated before the Counter Register reaches the new value.
The program, WAVGEN, shown in Figure 7-8, illustrates use of the output compare function. The purpose of the program is to generate the waveform shown in Figure 7-7. The output signal can be observed by connecting Port 2 bit \(1(\mathrm{P} 21)\) to an oscilloscope. The duty cycle and period of the output can be varied by changing the values of the double byte variables, OFF1 and OFF2.


Figure 7-7. WAVGEN Default Output Signal


Figure 7-8. Generating a Waveform: WAVGEN

PAGE 002 WAVGEN .SA: 1 WAVGEN **** OUTPUT COMPARE FUNCTION GENERATOR ****


Figure 7-8. Generating a Waveform: WAVGEN (Continued)

\subsection*{7.2.3 Generating a Synchronized Output Compare}

This example is presented only for instructional purposes and admittedly has minimal useful applications value. Its value lies in understanding the timing considerations required for the program to function.

The objective of this example is to generate a square wave output using the output compare function without any reference to the Output Compare Flag (OCF). This requires that the program be synchronized with the Counter Register such that a successful compare always occurs on the cycle following the write to the Output Compare Register.

The solution is shown in Figure 7-10 and the timing involved in its iterative loop is illustrated in Figure 7-9. The loop requires exactly 15 MPU cycles. Once the loop is entered correctly it will remain synchronized because 15 (the cycle count of the loop) is constantly being added to the value in the Output Compare Register. The key task is to determine how to enter the loop with the correct value.


Figure 7-9. Synchronized Loop Timing

The loop is synchronized with the Counter Register by reading it 19 cycles before the first compare and then adding four to obtain the value for the next compare. The addition of four cycles is equivalent to reading the Counter Register exactly 15 MPU E-cycles before the compare within the loop. When the routine enters the loop, the number of cycles remaining until the next compare is identical to that occurring from within the loop. Because this program is totally dedicated to the task of waveform generation, its output represents the minimum period which can be generated using the output compare function.


Figure 7-10. Synchronized Output Compare: SYNLUP

\subsection*{7.2.4 Echoing an Input Signal}

The purpose of this example is to use the input capture function to detect an edge from an input signal and to use the output compare function to echo it at the output level pin, P21. Because the only way to generate a level change is by a successful output compare, the function of this program is three-fold:
1. sense an input level change using the Input Capture Flag (ICF),
2. upon detecting the level change, toggle the Output Level Bit (OLVL), and
3. force an immediate output compare to clock the new level to the output pin.

The level change on the input can be sensed by monitoring the Input Capture Flag (ICF). After the OLVL bit has been toggled, the remaining task is to clock it to the Output Level Register. This can only be accomplished by a successful compare with the Output Compare Register. The following three instructions can be used to generate an immediate output compare:

LDD \$9 /GET COUNTER REGISTER VALUE
ADDD \#10 /ADD AN OFFSET
STD \$B /UPDATE OUTPUT COMPARE
The diagram shown in Figure 7-11 illustrates the timing involved in the instruction sequence.


Figure 7-11. Immediate Output Compare Timing

If it is undesirable to disturb the A accumulator, the following four-instruction sequence can also be used:
\begin{tabular}{lll} 
LDAB & \(\# 9\) & /COUNTER OFFSET TO ACCB \\
LDX & \(\$ 9\) & /READ COUNTER REGISTER \\
ABX & & /ADD OFFSET \\
STX & \$B & /UPDATE OUTPUT COMPARE
\end{tabular}

The program ECHO, shown in Figure 7-13, illustrates the application of these techniques. The equipment arrangement shown in Figure 7-12 can be used to drive the program and monitor its output.


Figure 7-12. Equipment Arrangement for Program ECHO

\subsection*{7.2.5 Generating an Input Capture Using LILbug (TM)*}

This example is concerned with illustrating the effect of Reset on the Programmable Timer registers. Assume that the Programmable Timer output (OLVL) is connected to its input (input capture) and an external pullup resistor is connected to Port 2 bit 1. The MC6801 has been Reset and the following dialogue appears on the terminal:
\begin{tabular}{ll} 
LILBUG 1.0 & \\
\(!086061\) & <Set OLVL> \\
\(!01\) FFFE & <Make Port 2 bit 1 an Output > \\
\(!086160\) & <Clear OLVL> \\
\(!08 \mathrm{E} 0\) & <ICF is set >
\end{tabular}

What value should now be contained in the Input Capture Register?
During Reset all registers in the Programmable Timer were cleared to zero except the Output Compare Register which was set to \$FFFF. The effect of this initialization is to cause an output compare whenever the Counter Register cycles through \$FFFF. The Input Capture Unit is armed for a negative-going transition and the Output Level Bit is initialized to zero.

An input capture was generated by (1) setting OLVL in the TCSR, (2) configuring Port 2 bit 1 as an output, and (3) clearing OLVL. This sequence generates the negative-going transition which triggers the input capture function. The task which remains is to determine the value of the Counter Register which is transferred to the Input Capture Register.

Refer to the timing diagram in Figure 7-3. The output compare changes the output level on the positive half-cycle of the MPU E-cycle following a successful compare. The Counter Register transfer occurs on the second negative half-cycle following the edge. The Counter Register contained \$FFFF when the compare was made but is incremented two more times before the transfer is accomplished. Therefore, if LILbug is used to read the Input Capture Register, it would find:
!0D 0001

\footnotetext{
*LILbug (TM) is a monitor programmed in the ROM of the MC6801L1. See the LILbug Manual for details.
}


Figure 7-13. Echoing an Input: ECHO


Figure 7-13. Echoing an Input: ECHO (Continued)

\section*{CHAPTER 8 SELECTED APPLICATIONS}

\subsection*{8.0 INTRODUCTION}

While the preceding chapters were concerned with explaining the functional aspects of the MC6801, this chapter focuses on its application. The topics discussed in these applications are not presented in any particular order nor are they intended to be the solution to any specific problem. Instead, they are in keeping with the spirit of preceding chapters and are, therefore, tutorial in nature. They treat a wide range of topics which are considered to be of interest to many readers.

\subsection*{8.1 INTERFACE TO STATIC RAM (MODES 1, 2, 3, 6)}

The MC6801 can be interfaced to a variety of devices using the expanded operating modes. The directly addressable external address space in the Expanded Non-Multiplexed Mode (Mode 5), however, is limited to \(\$ 100\) to \(\$ 1 \mathrm{FF}\) due to the width of the address bus. In this mode, only eight address lines and an Input/Output Select are available which provides an external memory space of 256 bytes.

In the Expanded Multiplexed Modes, however, the MCU can access a 64 K memory space. When interfacing to the expanded multiplexed bus, the following factors must be considered:
1. the MC6801 bus is synchronous, clocked by E (Enable), and cannot be easily "stretched" either for slow devices or direct memory access (DMA),
2. the low order address bits (A0-A7) are multiplexed with the data bus (D0-D7),
3. the Address Strobe (AS) signal must be used to control a latch to de-mutliplex the two buses,
4. no external device can be enabled onto the data bus until the positive edge of Enable (E), and
5. all external devices must vacate the data bus by the positive edge of Address Strobe.

\subsection*{8.1.1. Expanded Multiplexed Bus Timing}

Timing for the expanded multiplexed bus is shown in Figure 8-1 where numerical values for each of the symbols can be obtained from the MC6801 Data Sheet. From examination of this figure, it should be noted that
1. the negative edge of Address Strobe (AS) can be used to latch the eight least significant bits of the address bus,
2. although the address is valid for a short interval prior to the negative edge of the Address Strobe, devices cannot be enabled onto the data bus until E is high in order to avoid interference with the eight least significant lines of the address bus, and
3. the data bus must be vacated on the negative edge of \(E\) (Enable) to avoid interference with the address bus.


Figure 8-1. Expanded Multiplexed Bus Timing (Repeated)

\subsection*{8.1.2 An MC6801 Interface with MCM2114 Static RAM}

This discussion considers the interface of two MCM2114 static RAMs with the MC6801 expanded multiplexed bus. The MCM2114 is a 4096-bit static random access memory (RAM) organized as 1024 nibbles \((1024 \times 4)\). The address space for this block of memory is arbitrarily chosen for this example as \$EC00 to \$EFFF. Let us also arbitrarily require that the sixteen most significant locations of the RAM respond to the interrupt vector addresses, \$FFF0 to \$FFFF. The latter requirement is only for purposes of illustration and probably would not be a typical requirement. Finally, the proposed design will require only simple modifications to fill the block of addresses (\$E000-\$EBFF) with an additional six RAMS.

The operating mode of the MC6801 can be assumed to be \(1,2,3\), or 6 . This design will not function correctly with Mode 0 because the memory address decoder will not respond correctly to the interrupt vectors. In modes 1,2 , or 3 , external interrupt vectors are located in the sixteen most significant locations of the external RAM.

The reader could be wondering, at this point, just how these RAM locations are initialized. One approach is to Reset the system into Mode 6 and use the memory examine/change function of a monitor such as LILbug (TM). After initializing these locations, the system could be Reset again into Modes 1, 2, or 3.

It should be noted that this design does not include any buffering which implies that it is intended for use in a minimal single board system. A typical data sheet for the MCM2114 static RAM is shown in Figure 8-2. However, a current data sheet should be obtained for any actual design.

The MCM2114 can be interfaced to a system using ten address lines (A0-A9), a chip select (active low), and a write enable signal (active low for write). In response to a chip select, each MCM2114 will provide four bits of data which requires two of them to obtain all eight bits to the data bus.

The objective of the interface circuitry is to provide the address and \(R / \bar{W}\) (Read/Write) signals and then enable the memory at the proper time. Details for the interface connections are shown in Figure 8-3.

The first step is to de-multiplex the Address and Data buses using a transparent 74LS373 latch. Note that AS (Address Strobe) can be used directly to control the latch.

The Data Bus, address lines A0 to A9, and R/W are connected directly to the memories. The only remaining required signal is a chip select, SEL. This signal is derived using combinatorial logic to decode either an address in the inclusive range of \$E000 to \$EFFF or \$FFF0 to \$FFFF.

If the decoder senses either of these conditions, its output signal is then further qualified using the positive half-cycle of E (Enable). When all of these conditions are true, an active level is then presented to the Gate (G) input of the 2-to-4 line decoder which selects one of four possible pairs of MCM2114s based on the current values of address lines, A10 and A11. Because only one pair of memories is used in this example, only the output select line, \(\overline{\mathrm{SEL}} 3\), is shown as connected. Additional 1024-byte blocks of memory can be selected using the remaining three decoder outputs.

\subsection*{8.1.3 Final Remarks}

Care should be taken when connecting any device to the MC6801 expanded multiplexed bus to ensure that it is not enabled to the data bus until after the positive edge of E (Enable). The reason for this precaution is that the data bus "does not exist" until tAHL (plus a brief MCU deselect time) after the negative edge of Address Strobe. Until that time, the lines are still half of the address bus.

Finally, one must consider the effect of the Reset state upon the circuit. During Reset, the Port 4 internal pullup resistors pull each line high. Port 3, however, is driven to a high impedance state and, without external pullup resistors, its output levels are undefined. The AS and R/ \(\overline{\mathrm{W}}\) lines will be held high during Reset.

Note that this can result in an occasional "select" if the Port 3 lines (lower half of the address) should happen to "float" to \$FX where " \(X\) " indicates "don't care." Due to the most significant byte of the address being held at \$FF, the RAM will select any time the Port 3 lines "float" to \$FX.

This will pose no difficulty in this example for two reasons; (1) the R/W line is held at a level " 1 " (read) and, (2) only one device can be selected. If more than one device can be enabled while Port 3 "floats," then (1) external pullup resistors can be utilized or (2) chip selects can be further qualified using low level AS signal.

\section*{4 \\ MOTOROLA \\ SEMICONDUCTORS}

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

\section*{4096-BIT STATIC RANDOM ACCESS MEMORY}

The MCM2114 is a 4096 -bit random access memory fabricated with high density, high reliability N -channel silicon-gate technology. For ease of use, the device operates from a single power supply, is directly compatible with TTL and DTL, and requires no clocks or refreshing because of fully static operation. Data access is particularly simple, since address setup times are not required. The output data has the same polarity as the input data.

The MCM2114 is designed for memory applications where simple interfacing is the design objective. The MCM2114 is assembled in 18 -pin dual-in-line packages with the industry standard pin-out. A separate chip select ( S ) lead allows easy selection of an individual package when the three-state outputs are OR-tied.
The MCM2114 series has a maximum current of 100 mA . Low power versions (i.e., MCM21L14 series) are available with a maximum current of only 70 mA .
- 1024 Words by 4-Bit Organization
- Industry Standard 18 -Pin Configuration
- Single +5 Volt Supply
- No Clock or Timing Strobe Required
- Fully Static: Cycle Time=Access Time
- Maximum Access Time

MCM2114-20/MCM21L14-20 200 ns MCM2114-25/MCM21L14-25 250 ns MCM2114-30/MCM21L14-30 300 ns MCM2114-45/MCM21L14-45 450 ns
- Fully TTL Compatible
- Common Data Input and Output
- Three-State Outputs for OR-Ties
- Low Power Version Available


Figure 8-2. Typical Data for MCM2114 Static RAM

ABSOLUTE MAXIMUM RATINGS (See Note)
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Rating } & Value & Unit \\
\hline Temperature Under Bias & -10 to +80 & \({ }^{\circ} \mathrm{C}\) \\
\hline Voltage on Any Pin With Respect to VSS & -0.5 to +7.0 & V \\
\hline DC Output Current & 5.0 & mA \\
\hline Power Dissipation & 1.0 & Watt \\
\hline Operating Temperature Range & 0 to +70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & -65 to +150 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

> This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

\section*{DC OPERATING CONDITIONS AND CHARACTERISTICS} (Full operating voltage and temperature range unless otherwise noted.

RECOMMENDED DC OPERATING CONDITIONS
\begin{tabular}{|l|c|c|c|c|c|}
\hline & Parameter & Symbol & Min & Typ & Max \\
\hline \multirow{2}{*}{ Unit } \\
\hline Supply Voltage & \(\mathrm{V}_{\mathrm{CC}}\) & 4.75 & 5.0 & 5.25 & V \\
\hline & \(\mathrm{~V}_{\mathrm{SS}}\) & 0 & 0 & 0 & \\
\hline Logic 1 Voltage, All Inputs & \(\mathrm{V}_{\mathrm{IH}}\) & 2.0 & - & 6.0 & V \\
\hline Logic 0 Voltage, All Inputs & \(\mathrm{V}_{\mathrm{IL}}\) & -0.5 & - & 0.8 & V \\
\hline
\end{tabular}

DC CHARACTERISTICS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Symbol} & \multicolumn{3}{|c|}{MCM2114} & \multicolumn{3}{|c|}{MCM21L14} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Typ & Max & Min & Typ & Max & \\
\hline Input Load Current (All Input Pins, \(\mathrm{V}_{\text {in }}=0\) to 5.5 V ) & ILI & - & - & 10 & - & - & 10 & \(\mu \mathrm{A}\) \\
\hline I/O Leakage Current ( \(\overline{\mathrm{S}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DQ}}=0.4 \mathrm{~V}\) to VCC ) & |liol & - & - & 10 & - & - & 10 & \(\mu \mathrm{A}\) \\
\hline Power Supply Current ( \(\mathrm{V}_{\text {in }}=5.5 \mathrm{~V}, \mathrm{I} \mathrm{DQ}=0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ) & ICC1 & - & 80 & 95 & - & - & 65 & mA \\
\hline Power Supply Current ( \(\mathrm{V}_{\text {in }}=5.5 \mathrm{~V}, \mathrm{IDQ}=0 \mathrm{~mA}, \mathrm{~T}_{A}=0^{\circ} \mathrm{C}\) ) & ICC2 & - & - & 100 & - & - & 70 & mA \\
\hline Output Low Current \(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}\) & 101 & 2.1 & 6.0 & - & 2.1 & 6.0 & - & mA \\
\hline Output High Current \(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}\) & 1 OH & - & -1.4 & -1.0 & - & -1.4 & -1.0 & mA \\
\hline
\end{tabular}

NOTE: Duration not to exceed 30 seconds.
CAPACITANCE ( \(\mathrm{f}=1.0 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), periodically sampled rather than \(100 \%\) tested)
\begin{tabular}{|l|c|c|c|}
\hline Characteristic & Symbol \(^{\prime}\) & Max & Unit \\
\hline Input Capacitance \(\left(\mathrm{V}_{\mathrm{in}}=0 \mathrm{~V}\right)\) & \(\mathrm{C}_{\mathrm{in}}\) & 5.0 & pF \\
\hline Input/Output Capacitance \(\left(\mathrm{V}_{\mathrm{DQ}}=0 \mathrm{~V}\right)\) & \(\mathrm{C}_{1 / 0}\) & 5.0 & pF \\
\hline
\end{tabular}

Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: \(\mathrm{C}=\mid \Delta_{\mathrm{t}} / \Delta \mathrm{V}\).

AC OPERATING CONDITIONS AND CHARACTERISTICS
(Full operating voltage and temperature unless otherwise noted.)
Input Pulse Levels.......................................... 0.8 Volt to 2.4 Volts

Input Rise and Fall Times


READ (NOTE 1), WRITE (NOTE 2) CYCLES
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\[
\begin{array}{|c|}
\hline \text { MCM2114-20 } \\
\text { MCM21L14-20 } \\
\hline
\end{array}
\]} & \multicolumn{2}{|l|}{MCM2114-25 MCM21L14-25} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { MCM2114-30 } \\
& \text { MCM21L14-30 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { MCM2114-45 } \\
& \text { MCM21L14-45 }
\end{aligned}
\]} & \multirow[t]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Address Valid to Address Don't Care & tavax & 200 & - & 250 & - & 300 & - & 450 & - & ns \\
\hline Address Valid to Output Valid & tAVQV & - & 200 & - & 250 & - & 300 & - & 450 & ns \\
\hline Chip Select Low to Data Valid & tSLQV & - & 70 & - & 85 & - & 100 & - & 120 & ns \\
\hline Chip Select Low to Output Don't Care & \({ }^{\text {t SLQX }}\) & 20 & - & 20 & - & 20 & - & 20 & - & ns \\
\hline Chip Select High to Output High Z & \({ }^{\text {t }}\) SHQZ & - & 60 & - & 70 & - & 80 & - & 100 & ns \\
\hline Address Don't Care to Output High Z & taXQZ & 50 & - & 50 & - & 50 & - & 50 & - & ns \\
\hline Write Low to Write High & tWLWH & 120 & - & 135 & - & 150 & - & 200 & - & ns \\
\hline Write High to Address Don't Care & tWHAX & 20 & - & 20 & - & 20 & - & 20 & - & ns \\
\hline Write Low to Output High Z & tWLQZ & - & 60 & - & 70 & - & 80 & - & 100 & ns \\
\hline Data Valid to Write High & tDVWH & 120 & - & 135 & - & 150 & - & 200 & - & ns \\
\hline Write High to Data Don't & tWHDX & 0 & - & 0 & - & 0 & - & 0 & - & ns \\
\hline
\end{tabular}

NOTES: 1. A Read occurs during the overlap of a low \(\overline{\mathrm{S}}\) and a high W
2. A Write occurs during the overlap of a low \(\overline{\mathrm{S}}\) and a low \(\bar{W}\).

MCM2114 • MCM21L14


WRITE CYCLE TIMING (NOTE 3)

3. If the \(\overline{\mathrm{S}}\) low transition occurs simultaneously with the \(\overline{\mathrm{W}}\) low transition, the output buffers remain in a high-impedance state.

(4)

MOTOROLA Semiconductor Products Inc.
Figure 8-2. Typical Data for MCM2114 Static RAM (Continued)


Figure 8-3. Expanded Multiplexed Bus Interface With MCM2114

\subsection*{8.2 PORT 3 PARALLEL INTERFACES (MODE 7)}

There are many devices which utilize an 8 -bit parallel interface. The required number, and type of control signals, varies depending upon the characteristics of the particular device. Some interfaces are passive and require no control signals. Other interfaces require a "Data Ready" line which signifies that valid data is present at the interface. Still others need an additional "Data Acknowledged" (or "Data Accepted") line which indicates that the device has accepted the last data and the interface can be given new data. The lines which are used to facilitate the dialogue between the control elements of two devices are called "handshake lines."

When operating in the Single Chip Mode, Port 3 functions as an 8-bit Input/Output port with two dedicated handshake control lines. It should also be noted that this capability exists only in Modes 7 and 4 ; in other modes, Port 3 is used as an address and/or data bus. Port 3 provides up to eight input or output lines as defined by its Data Direction Register. The two handshake lines, Input Strobe 3 ( \(\overline{\mathrm{IS} 3}\) ) and Output Strobe 3 ( \(\overline{\mathrm{OS} 3 \text { ), provide the capability of implementing a simple synchronized in- }}\) terface. The two control lines function identically regardless of whether individual port bits are defined as inputs or outputs.

The Port 3 Control and Status Register provides state information and determines whether:
- input data presented to the Port 3 Data Register will be latched,
- \(\overline{\mathrm{OS3}}\) will be generated by an MPU read or write to the Port 3 Data Register, and
- an \(\overline{\text { IRQ1 }}\) interrupt will be enabled in response to an \(\overline{\text { IS3 }}\) negative edge.

The Port 3 Control and Status Register contains a single status bit, IS3 FLAG. Its function is to indicate if an \(\overline{\mathrm{IS}} 3\) negative edge has been sensed. The bit can be polled or it can generate an \(\overline{\mathrm{IRQ}} 1\) interrupt if its interrupt enable bit is set. The IS3 FLAG bit is cleared by an MPU read of the Port 3 Control and Status Register (with IS3 FLAG set) followed by a read or write to its Data Register.

The following two applications illustrate hardware and software techniques involved in implementing a Port 3 interface in Single Chip Mode. The first example uses Port 3 to drive a line printer while the second illustrates driving the port from a keyboard.

\subsection*{8.2.1 Line Printer Interface to Port 3}

A line printer is typical of many output devices which require both Data Ready and Data Accepted signals. To illustrate the details involved, this section discusses a parallel interface to a Model 306 Centronics line printer which uses two control lines. While this interface does not utilize all of the available features of the printer, it nevertheless illustrates a practical and realistic interface.

The interface, shown in Figure 8-4, provides eight data lines to the printer where the most significant bit (DATA8) is tied to ground. The printer, therefore, will receive 7-bit positive logic ASCII data with no parity (bit 7 is always a logic zero).


Figure 8-4. Line Printer Interface Connection Diagram
The most significant data bit in the Port 3 Data Register is configured as an input line and is used to determine the printer status. The motivation for mixing this single input with seven outputs is the result of an arbitrary decision to utilize only Port 3 resources. This interface does not, however, utilize all of the capabilities of the Model 306 line printer. The double character size cannot be used because DATA8 is tied to ground. The interface also does not provide more definitive fault conditions which are available from the printer.

A signal definition for the interface is shown in Figure 8-5. Assume that initialization has been completed and the interface is idle. Data is transferred across the interface as follows:
1. a byte is written to the Port 3 Data Register,
2. a strobe (i.e., pulse) from the MCU to the printer (Data Ready) is generated as a consequence of the MPU write to the Data Register,
3. after a data dependent delay, the printer responds with an Acknowledge pulse (or, Data Accepted), sets the Port 3 IS3 FLAG and indicates that the printer can accept more data, and 4. after the MCU clears IS3 FLAG, the interface is again idle.

The Output Strobe Select (OSS) bit in the Port 3 Control and Status Register is typically set during initialization if Port 3 is configured as an output data port. An output strobe ( \(\overline{\mathrm{OS} 3}\) ) is then generated by an MPU write to the Port 3 Data Register.

Parallel Data


Figure 8-5. Line Printer Interface Signals

The output current drive of Port 3 is not sufficient to directly drive the printer. An octal buffer (74LS244) is utilized for the seven output data lines and Output Strobe 3 ( \(\overline{\mathrm{OS} 3}\) ) as shown in Figure \(8-5\) and provides the necessary drive capability.

The most significant data line of Port 3 (P37) is not used for data output. It is configured as an input and provides a printer status condition. A fault is indicated by checking bit 7 of the Port 3 Data Register which is normally high and goes low to indicate a printer fault. A printer fault can denote several conditions including "paper empty" and/or an "operator deselect."

A software driver routine for the interface is shown in Figure 8-6 and contains two entry points: one for initialization (PINZ) and another to write a byte to the printer (POUTCH) from the A accumulator. In the initialization portion of the routine, all but bit 7 of the Port 3 Data Register are configured as outputs while bit 7 remains an input. Output strobe Select (OSS) is set which configures OS3 for a strobe-on-write.

The POUTCH entry point is used to write a 7-bit ASCII character from the A accumulator where the value of bit 7 is of no consequence. To detect a printer fault, the calling routine can check the N -bit upon return, using either the BMI or BPL instruction. Polling is used in this example for illustrative purposes.

\subsection*{8.2.2 Keyboard Interface to Port 3}

A keyboard with parallel output can be easily interfaced to Port 3 in Single Chip Mode. Port 3 functions as an Input/Output port in Single Chip Mode where each bit can be configured as either an input or an output. There are also two handshake control lines, \(\overline{\mathrm{IS} 3}\) and \(\overline{\text { OS3 }}\), associated with it which can be used to simplify interface design. Output Strobe 3 ( \(\overline{\mathrm{OS} 3}\) ) is controlled by the Output Strobe Select (OSS) bit and can be generated by either a read or write to the Port 3 Data Register. When configured as inputs, it is generally preferable for the strobe to be configured for a strobe-on-read ( \(O S S=0\) ) of the Port 3 Data Register.

A typical keyboard provides parallel output data in ASCII format with a single control line which indicates when the data is valid. The keyboard output keeps the data latched for a given time period which is typically quite long with respect to MCU cycle times.


Figure 8-6. Line Printer Interface Driver: PINZ, POUTCH

This discussion illustrates interfacing a specific keyboard to Port 3: a Cherry Model B70-05AB. It is positive logic decoded and produces low outputs in the inactive state. When one of its keys is depressed, data is presented to the output lines in 7-bit ASCII format. After a data setup time of 25 microseconds, a 100 microsecond positive pulse is provided by the keyboard and indicates "Data Ready," as shown in Figure 8-7. Data is valid on both edges of Strobe and the negative edge is used in this example to latch the input data. The keyboard requires no reply and, therefore, does not use the Output Strobe ( \(\overline{\mathrm{OS} 3}\) ) signal.


Figure 8-7. Keyboard Interface Signals

The Strobe output of the keyboard is connected to the Input Strobe 3 ( \(\overline{\mathrm{IS} 3}\) ) as shown in Figure 8-8. During program initialization, the Port 3 LATCH ENABLE bit is set and the negative edge of the Strobe signal is used to both latch the keyboard data and set IS3 FLAG.

The IS3 FLAG bit is cleared by an MPU read of the Port 3 Control and Status Register followed by a read of its Data Register. This also makes the latch transparent again, but it should be noted that merely reading the Port 3 Data Register is sufficient to make the latch transparent.

A software driver routine for the interface is shown in Figure 8-9. The driver contains an entry point for intialization (KEYINZ) and for reading data from the port (KEYIN). Polling is used for illustrative purposes.


Figure 8-8. Keyboard Interface Connection Diagram


Figure 8-9. Keyboard Interface Drive: KEYINZ, KEYIN

In the initialization routine (KEYINZ), Port 3 is configured as an 8 -bit input data port by clearing its Data Direction Register. The latching function is enabled by setting the Latch Enable bit in the Port 3 Control and Status Register.

In the data input routine (KEYIN), the subroutine waits until IS3 FLAG is set in the Port 3 Control and Status Register. Upon detecting the flag, the routine reads the Port 3 Data Register into the A accumulator and returns to the caller.

\subsection*{8.3 PRIORITIZED INTERRUPT VECTORS (MODES 1, 2, 3)}

During processing of an \(\overline{\text { IRQ1 }}\) interrupt, it is usually necessary at some point to ascertain which device of possibly several candidates is requesting service. While a routine which performs this task is usually trivial to implement (a "who-done-it" routine), the time to execute it adds directly to the interrupt response time. In some cases, this delay can result in an intolerably long response time.

It should be noted that the MC6801 IRQ2 Programmable Timer interrupts typically do not require a 'who-done-it" routine because each interrupt is provided with a unique vector. The need for a "who-done-it" routine for IRQ1 interrupts can be deleted by adding external circuitry to provide for hardware prioritized interrupt vectors.

Before beginning a discussion of the methodology involved in implementing such a scheme, it is important to realize that: (a) this hardware is not necessary in many applications which can accomplish the task using software without any ill effects, and (b) the technique is applicable only to systems operating in the expanded multiplexed modes with external interrupt vectors (i.e., modes 1,2 , or 3 ).

\subsection*{8.3.1 General Considerations}

The MC6801 uses memory mapped Input/Output and requires no specific Input/Output instructions. The communications technique embodied in this concept requires that the MPU put the '"address" of the peripheral onto the Address Bus and the peripheral device (by listening to and decoding this "address') connects itself to the Data Bus when triggered by an appropriate 'address." Note that a peripheral can be triggered by any number of "addresses"' with this scheme if addresses are partially decoded.

The peripheral is then directed to "talk" or "listen" to the MPU as dictated by the level of the MPU R/产 (Read/Write) line. It should also be noted that while any number of peripheral devices can "listen" to the MPU, only one can be permitted to "talk" at any given time.

While these points can appear to be irrelevent to the topic at hand, they are quite germane to the general concept behind the priority encoder circuitry. During an IRQ1 interrupt sequence, the MPU will generate the two addresses \$FFF8 and \$FFF9 on the address bus on two consecutive MPU E-cycles. The MPU will expect to receive a double byte address (high byte first) on the Data Bus as a response. The two byte address vector, supplied by the data bus, points to the location of the interrupt service routine. This vector can be supplied by any device capable of loading the Data Bus at the proper time with the appropriate two bytes.

The task of the priority encoder vector hardware, therefore, is to use the state of external \(\overline{\text { IRQ1 }}\) interrupts as an input and, triggered by addresses \$FFF8 and \$FFF9 on the Address Bus, furnish two bytes of the appropriate vector as a response to the Data Bus. The appropriate vector points to the location of the service routine corresponding to the highest prioritized \(\overline{\text { IRQ1 }}\) interrupt at the current time.

\subsection*{8.3.2 8-Level Prioritizing Scheme}

This section describes a scheme depicted in Figure \(8-10\) which provides eight \(\overline{\text { IRQ1 }}\) hardware prioritized interrupt vectors. The method is discussed as two tasks which accomplish (1) generating the address of the appropriate vector and (2) providing the vector to the Data Bus.
8.3.2.1 GENERATING THE ADDRESS OF THE VECTOR. The \(\overline{\mathrm{IRQ} 1}\) interrupt request line should be connected to the D-type flip-flop, as shown in Figure 8-10, with respect to priority: \(\overline{\text { INT7 }}\) is the highest and INT0 is the lowest priority interrupt. The flip-flop normally changes state on each negative edge of \(E\) (Enable). The effect of this operation is to periodically latch external interrupts which permits the priority encoder to perform its mapping function using stable inputs. The output of the priority encoder is a 3-bit code which, after inverting, can be used as address lines A1-A3 of the interrupt vector as shown in Figure 8-11. This process is repeated on each negative edge of \(E\) but has no effect on system operation until the addresses \$FFF8 or \$FFF9 appear on the Address Bus. Normally, this would occur only during the vector fetch cycles of the MPU IRQ1 interrupt sequence. A timing diagram illustrating operation of the circuit is shown in Figure 8-12.
8.3.2.2 PROVIDING THE INTERRUPT VECTOR. The \(\overline{\text { IRQ } 1}\) interrupt sequence begins after the interrupt mask (I-bit) has been cleared and the level of any INT input to the priority encoder is low. If this occurs, the GS output of the priority encoder is also forced low. Because this output is connected to the MPU IRQ1 pin, an interrupt sequence will begin upon completion of the current instruction.

When address \$FFF8 or \$FFF9 is decoded on the Address Bus, the flip-flop is inhibited from changing state until after the vector fetch phase has been completed. The reason for this inhibit is to preclude a higher priority interrupt from changing vectors between consecutive fetches of the two bytes. This is accomplished by the OR-gate prior to the CLK input of the flip-flop as shown in Figure 8-10.

The output of the \(\overline{\mathrm{IRQ}} 1\) address decoder is also connected to the SEL input of a data selector which presents one of two sets of four inputs to the outputs. The set of inputs gated to the selector output depends upon the level of the SEL input. In the absence of an IRQ1 interrupt, the SEL input is low and the MC6801 normal Address Bus lines are passed through the data selector. When the address decoder detects \$FFF8 or \$FFF9, however, the SEL input is high and the data selector connects the priority encoder to the output. Having generated the address of the vector, all that remains is to select the device containing the interrupt vector. In this example, the decoder output is also used as a chip select for an MCM68708 EPROM which provides the two bytes of the interrupt vector.


Figure 8-10. 8-Level Priority Encoder
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Interrupt & \[
\begin{gathered}
\overline{\mathrm{NT}} \\
7
\end{gathered}
\] & \[
\begin{gathered}
\overline{\mathrm{INT}} \\
6
\end{gathered}
\] & \[
\begin{gathered}
\overline{\mathrm{NT}} \\
5
\end{gathered}
\] & \[
\begin{gathered}
\overline{\mathrm{INT}} \\
\mathbf{4}
\end{gathered}
\] & \[
\begin{gathered}
\overline{\mathrm{INT}} \\
3
\end{gathered}
\] & \[
\begin{gathered}
\overline{\mathrm{INT}} \\
2
\end{gathered}
\] & \[
\begin{gathered}
\overline{\mathrm{INT}} \\
1
\end{gathered}
\] & \[
\begin{gathered}
\overline{\mathrm{INT}} \\
0
\end{gathered}
\] & A4' & A3' & A2' & A1' & IRQ1 & Vector \\
\hline 7 (Highest) & 0 & \(\times\) & X & X & \(\times\) & X & \(\times\) & \(\times\) & 0 & 1 & 1 & 1 & 0 & FFEE:FFEF \\
\hline 6 & 1 & 0 & X & X & X & X & X & X & 0 & 1 & 1 & 0 & 0 & FFEC:FFED \\
\hline 5 & 1 & 1 & 0 & X & X & X & X & X & 0 & 1 & 0 & 1 & 0 & FFEA:FFEB \\
\hline 4 & 1 & 1 & 1 & 0 & X & X & X & X & 0 & 1 & 0 & 0 & 0 & FFE8:FFE9 \\
\hline 3 & 1 & 1 & 1 & 1 & 0 & X & X & X & 0 & 0 & 1 & 1 & 0 & FFE6:FFE7 \\
\hline 2 & 1 & 1 & 1 & 1 & 1 & 0 & X & X & 0 & 0 & 1 & 0 & 0 & FFE4:FFE5 \\
\hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & X & 0 & 0 & 0 & 1 & 0 & FFE2:FFE3 \\
\hline 0 (Lowest) & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & FFEO:FFE1 \\
\hline None & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & FFE0:FFE1 \\
\hline
\end{tabular}

Figure 8-11. Priority Encoder Interrupt Vectors

\subsection*{8.3.3 Final Remarks}

Two concluding pertinent remarks are necessary before leaving this topic. First, it should be noted that the priority encoder circuitry will respond whenever \$FFF8 or \$FFF9 appears on the Address Bus. Normally, this will occur only during the interrupt sequence for an IRQ1 interrupt. It can also occur, however, during MPU reads or writes from location \$FFF8 or \$FFF9.

As an example, suppose that all eight external \(\overline{\mathrm{IRQ1}}\) interrupt request lines are tied high. Further suppose that the LILbug monitor is used to read location \$FFF8. What location will be read during this access?

The priority encoder hardware will be activated when \$FFF8 appears on the Address Bus. When all external interrupts are high, the priority encoder will cause address \$FFE0 to be accessed. This same operation, however, will access a different location if any external interrupt (except INTO) is pulled low.

Finally, it should be noted that the last stage of logic prior to the EPROM in Figure 8-10 is an ANDgate which provides for selection of the device by an alternate decoding. The significance of this feature is that the interrupt vectors have two "addresses." One address is the consequence of address decoding which results in activation of the SEL input and the other address is \$FFF8 or \$FFF9 mapped through the priority encoder. With this method of addressing, one can read the vectors using the address which generates SEL instead of \$FFF8 and \$FFF9. Furthermore, this dual addressing provides a method for using the entire EPROM. It is immaterial what address generates the SEL signal providing it does not conflict with addresses of other devices in the system.


Figure 8-12. Priority Encoder Timing

\subsection*{8.4 MEMORY AND ACIA INTERFACE (MODE 5)}

The MCU Expanded Non-Multiplexed Mode provides a modest amount of external memory space while retaining significant on-chip resources. The expanded non-multiplexed bus is compatible with the M6800 family and this example illustrates typical techniques required to interface devices to it. The MC6801 non-multiplexed bus consists of the following MCU signals:
- an 8-bit bidirectional data bus (Port 3),
- up to eight address lines (Port 4),
- E (Enable),
- R/信 (Read/Write), and
- \(\overline{\text { IOS }}\) (Input/Output Select).

The expanded non-multiplexed bus is a synchronous bus clocked by E (Enable). \(\overline{\mathrm{IOS}}\) is active (low) whenever an address from \(\$ 0100\) to \(\$ 01 \mathrm{FF}\) appears on the internal address bus and indicates when an address in the 256 -byte external memory space is being accessed. The eight address lines and \(\overline{\mathrm{IOS}}\) become valid during the interval when \(E\) is low and remain valid while \(E\) is high. The data bus becomes valid during the interval when \(E\) is high. The Read/Write line controls the direction of data bus transfers and is high during an MPU read. Timing for the bus is shown in Figure 8-13 and the symbols are quantitatively defined in the MC6801 Data Sheet.

An MCM6810 128-byte static RAM and an MC6850 Asynchronous Interface Adapter (ACIA) can be considered typical of devices which can be interfaced to the expanded non-multiplexed bus. In this example, they provide an additional 128 bytes of RAM and another full duplex serial port. The static RAM requires seven of the eight available address lines in order to access the entire RAM while the ACIA requires only a single address line to access its two internal locations. Address lines and \(\overline{\mathrm{OSS}}\) are also required to derive chip select signals.


Figure 8-13. Expanded Non-Multiplexed Bus Timing (Repeated)

A configuration which interfaces these two devices to the MCU expanded non-multiplexed bus is illustrated in Figure 8-14. The RAM responds to 128 addresses from \(\$ 100\) to \(\$ 17 \mathrm{~F}\). Address line, A7, is used to select either the RAM (Low) or the ACIA (high). The RAM is enabled to the data bus only if all of the following conditions are true:
- E (Enable) is high,
- \(\overline{\text { IOS }}\) (Input/Output Select) is low, and
- A7 is low.

The address is only partially decoded to generate a chip select for the ACIA and address line, A7, is used for this purpose. It will respond, therefore, to all addresses from \(\$ 180\) to \(\$ 1 \mathrm{FF}\). The ACIA is enabled to the bus when
- E (Enable) is high,
- \(\overline{\text { IOS }}\) (Input/Output Select) is low, and
- A7 is high.

The ACIA transmitter and receiver require a bit rate clock and, in this example, the SCI provides this clock. Setting the CC1:CC0 field in the SCI Rate and Mode Control Register to 10 provides the SCI internal bit rate clock as an output at P22. The frequency is controlled by the SS1:SS0 field and the MCU input clock. The bit rate clock can be further divided (by 1,16 , or 64 ), by the ACIA and is controlled by the CR0 and CR1 bits in the ACIA Control Register.

All eight of the available address lines were used in this example. If fewer than eight are required, however, they can be used as additional input lines. Suppose, in this example, the RAM is replaced by a second ACIA. Two address lines and IOS would then be sufficient to decode the four locations and the remaining six Port 4 lines could be used as additional data input lines.

From Reset, the Port 4 Data Direction Register is cleared and the port is configured as an 8-bit parallel input data port. Any or all of its lines can be configured as address outputs (A0-A7) by setting the appropriate bits in the Port 4 Data Direction Register where bit 0 controls A0. No location in the external memory space can be accessed, however, until the Port 4 Data Direction Register has been configured.

\section*{NOTE}

While 256 bytes of external read/write memory space are available in the Expanded NonMultiplexed Mode, they cannot be accessed until the Port 4 Data Direction Register is configured by setting the desired bits.

\subsection*{8.4.1 Obtaining 256 Additional Bytes of Read-Only Memory}

An additional 256 bytes of external read-only memory space can be obtained in the Expanded NonMultiplexed mode by taking advantage of certain aspects of the MC6801 architecture. When the MCU is reading any address other than internal memory space, the Port 3 bus arbitrator directs the MPU to read from its external Data Bus. If the address being referenced is in the range of \(\$ 100\) to \$1FF, Input/Output Select ( \(\overline{\mathrm{IOS}}\) ) becomes active to indicate an access in this range.


Figure 8-14. Memory and ACIA Interface in Expanded Non-Multiplexed Mode

If the MPU read is accessing a location not within \(\$ 100\) to \(\$ 1 \mathrm{FF}\) and also not an internal address, the MPU reads from its external Data Bus although this is not detectable external to the MCU. Figure 8-15 illustrates a method whereby the system designer can take advantage of this architecture in order to indirectly address an additional 256 bytes of Read-Only memory space. The address space for this area is (1) not in the address range \(\$ 100\) to \(\$ 1 \mathrm{FF}\) and (2) not an internal address. Note that \(\$ 200\) to \(\$ 2 \mathrm{FF}\), for example, fulfills these requirements.

In Figure \(8-15, \overline{\mathrm{IOS}}\) is used as an additional address line although in other applications it could be used as a chip select qualifier. The PROM is selected when both (1) E (Enable) is high, and (2) Read/Write is high. The overall effect of this scheme is that the PROM will be selected on every bus cycle other than an MPU write cycle. When the MPU addresses its internal memory space, however, it will ignore its external data bus. If referencing other than internal memory space, it will read from the PROM.


Figure 8-15. PROM Interface in Mode 5

\subsection*{8.5 PERIOD MEASUREMENT (ALL MODES)}

The M6801 Programmable Timer can be used to measure the elapsed time between two edges of an input signal having TTL levels and a pulse width of at least two MPU E-cycles. There is no absolute limitation on the maximum time interval which can be measured but the minimum period is dependent upon the software response time in servicing the Input Capture Register. Specifically, the minimum period is dependent upon being able to read the Input Capture Register before it is overwritten by the next sequential capture.

The programming techniques involved in the measurement procedure depend upon whether the maximum interval can exceed the range of the free-running counter or \(65,536 \mathrm{MPU}\) E-cycles. If the elapsed time is of shorter duration, then the Counter Register overflow flag (TOF) need not be considered. If the input waveform is periodic, then the minimum period which can be reliably measured is 12 MPU E-cycles. If, however, the interval can exceed 65,535 MPU E-cycles, then the TOF bit must be used and the minimum period which can be measured is on the order of 30 MPU E-cycles.

\subsection*{8.5.1 Measuring Periods Less than \(\mathbf{6 5 , 5 3 6}\) Cycles}

Period measurement of intervals not exceeding the 16 -bit range of the free-running counter can be obtained with a minimum of software effort. This discussion assumes reader familiarity with the following MC6801 subsystems:
1. IEDG bit in the Timer Control and Status Register (TCSR),
2. ICF flag bit in the TCSR, and
3. Input Capture Register of the Programmable Timer.

Each time the input capture edge detector senses a transition defined by the IEDG bit, the contents of the free-running counter are transferred to the Input Capture Register and the ICF bit is set. These two events occur regardless of whether the ICF bit has been cleared between successive transitions. The Input Capture Register, therefore, always contains the value of the free-running counter at the time of the last transition.

To measure the interval between two successive input captures, the initial Counter Register value (T0) must be obtained and then the next successive capture must be serviced before being overwritten by any following edge. If the direction of desired transition is not the same between the two successive edges then the IEDG bit must also be toggled between captures.

The general algorithm for a measurement between like transitions which do not exceed \(65,535 \mathrm{MPU}\) E-cycles is as follows:
1. Read the Timer Control and Status Register followed by the Input Capture Register. This obtains the initial counter value (T0) and also clears the Input Capture Flag (ICF).
2. When ICF is set for the next transition, read the Input Capture Register for the second counter value ( T 1 ).
3. Subtract the first capture value (T0) from the second capture value (T1). The resultant 16 -bit unsigned value (T1-T0) is the interval in E-cycles.

The minimum interval which can be measured using the input capture function is dependent upon the timing associated with a loop which polls the Input Capture Flag (ICF) and, when set, immediately loads the Input Capture Register. This interval is 12 MPU E-cycles, as shown in Figure \(8-16\) where the instruction sequence is shown across the top of the figure. The figure illustrates the worst case timing incurred by the polling loop and subsequent MPU read of the Input Capture Register. If waveforms with shorter intervals are presented to the program, the results will indicate an integer multiple of the actual period due to more than one input capture occurring prior to service completion.

While the period measurement routine can be interrupt-driven, the minimum period will be in excess of 12 MPU E-cycles due to the time taken to complete the interrupt sequence (see Chapter 5). It is left to the reader to determine this minimum period (i.e., the worst case response time) as it depends upon the exact method of implementation.


Figure 8-16. Minimum Period Measurement Using MC6801 Timer

\subsection*{8.5.2 Measuring Periods Exceeding 65,535 Cycles}

If the interval between transitions can exceed the 16 -bit range of the free-running counter, then the overflow flag (TOF) must be taken into account in order to determine the period. In order to understand this procedure, the reader must be familiar with:
1. Timer Control and Status Register (TCSR),
2. IEDG bit in the TCSR,
3. ICF flag bit in the TCSR,
4. Input Capture Register, and
5. TOF flag bit in the TCSR.

The general equation used to obtain the time interval is:
\[
\mathrm{T}=\mathrm{N}^{*} 65,536+(\mathrm{T} 1-\mathrm{T} 0)
\]
where
T = time between input captures in MPU E-cycles,
\(\mathrm{N}=\) number of times the overflow flag is set between input captures,
\(\mathrm{T} 1=\) value obtained from the second input capture, and
\(\mathrm{T} 0=\) value obtained from the first input capture.
It is important to note that by maintaining an overflow counter in the most significant byte(s) of an n -byte value (where n exceeds 2 ) one effectively performs the multiplication: \(\mathrm{N}^{*} 65,536\).

The resultant period for this computation will typically exceed a double byte value. The following algorithm arbitrarily assumes a 24 -bit period but is valid with larger values by simply extending the basic concept. The following algorithm is presented in its general form. However, there are two special cases which must be dealt with, and three assumptions which permit treatment of these two special cases. Both of these topics will be discussed after presenting the following general algorithm.
1. Allocate a 3-byte location for the final result. The most significant byte serves as the overflow counter and the remaining two bytes are used first as temporary storage for T0 and finally as the least two significant bytes of the result.
2. Clear the Input Capture (ICF) and Timer Overflow (TOF) flags.
3. Save the first input capture (T0) in the two low order bytes of the result area (temporary storage).
4. Increment the software overflow counter each time TOF is set between the first and second capture.
5. Subtract the first capture (T0) from the second capture (T1) and overwrite the temporary area with the result.
6. If the borrow bit is set, decrement the overflow counter. The overflow counter concatenated with the two byte temporary value is the 24 -bit result in MPU E-cycles.

Problems with the above general algorithm result when the input capture occurs within the vicinity of Counter Register rollover. "Vicinity" conditions exist when both the ICF and TOF flag bits are found set when servicing the Timer Control and Status Register. For this condition, the problem is to determine whether or not the overflow should be included in the total overflow count. This condition can exist during capture of either T0 or T1 and leads to a pair of special cases.

The following three assumptions permit handling of these two special cases:
1. TOF is cleared before servicing the first input capture,
2. TOF is serviced while the Counter Register is between \(\$ 0000\) and \(\$ 7 \mathrm{FFF}\) or, equivalently, within 32,768 MPU E-cycles after TOF is set, and
3. the input capture is serviced before a Counter Register overflow if both are pending.

The two special cases are illustrated in Figure 8-17 where input captures for T 0 and T 1 are depicted which occur in the vicinity of Counter Register rollover. The arc depicts a segment of a closed circular unsigned integer number line with a range from \(\$ 0000\) to \(\$\) FFFF in a clockwise direction. The symbol, TOF, represents the integer \$FFFF. In both examples, reading the TCSR reveals that both the ICF and TOF flags are set and it is the task of the software to resolve whether or not to increment the software overflow counter. The most significant bit of the value in the Input Capture register can be used to resolve this difficulty if one complies with the three assumptions indicated above.

Figure 8-17(a) depicts two possible input captures of T 0 in the vicinity of Counter Register rollover. If bit 15 of the captured value is a " 1 " (case 2), then the capture took place before the Counter Register rollover and the overflow should be counted in the total. If the most significant bit is a ' 0 "' (case 1), then the rollover occurred before the capture and the overflow should not be counted.

Figure 8-17(b) depicts two possible input captures of T 1 in the vicinity of Counter Register rollover. A procedure analogous to the scheme illustrated above can be employed except the opposite conditions indicate whether or not to include the Counter Register rollover. If bit 15 of the captured value is a " 0 " (case 1 ), then the rollover occured before the capture and the overflow should be included in the total count. If bit 15 of the captured value is a " 1 " (case 2), then the capture took place first, followed shortly by Counter Register rollover and the rollover should not be counted in this condition.

The PER24 and TSTAT subroutines of Figure 8-18 implement an interval measurement procedure using the considerations discussed in this section. The PER24 routine will return an interval from 30 to \(16,777,215\) MPU E-cycles. This routine, in turn, calls a driver routine, TSTAT which services the Input Capture register and overflow counter. Both routines are non-reentrant and use a 3-byte location called "NUM" to store the result.


Figure 8-17. Special Cases During Period Measurement

\subsection*{8.5.3 Period Measurement Sample Programs}

Two complete sample programs are presented in this section which utilize the routines described in the previous two sections. The first program, TIM24, uses the PER24 and TSTAT routines to obtain a period from 30 to \(16,777,215\) MPU E-cycles ( 24 -bits). The results are then formatted and displayed on a teleprinter using LILbug monitor output routines.

The program is presented in Figure 8-18 and can be exercised after connecting a signal generator (square wave, \(0-5 \mathrm{~V}\) ) to the MC6801 Input Capture input (pin 8). The program continuously measures and displays the period of the input waveform in an easily readable format on the teleprinter. The formatting routines, SHOW24, BUFFER, and FLUSH, transform the resultant 24-bit period into an 8-digit decimal number representing the period in units of MPU E-cycles.

An example of output from the program is shown in Figure 8-19 and indicates a period of 1000 (decimal) MPU E-cycles. The program is not functionally affected by the speed of the teleprinter.

The second program, TIM16, utilizes the same formatting routines as TIM24 and is shown in Figure 8-20. Only the main line and PER16 are shown. The formatting routines were presented in Figure 8-18. The TIM16 program can be exercised in the same manner as TIM24 except that the maximum period can not exceed 65,535 MPU E-cycles. The format of the output from the program is identical to that presented in Figure 8-19.


\section*{Figure 8-18. Period Measurement Sample Program: TIM24}


Figure 8-18. Period Measurement Sample Program: TIM24 (Continued)


Figure 8-18. Period Measurement Sample Program: TIM24 (Continued)


Figure 8-18. Period Measurement Sample Program: TIM24 (Continued)
```

PAGE 005 TIM24 .SA:1 TIM24 **** M6801 PERIOD MEASUREMENT ROUTINE ****
00197A 11B5 08 INX
00198A 11B6 08 INX
00199A 11B7 08 INX
00200A 11B8 8C 1171 A CPX
00201A 11BB 26 C0 117D BNE
00203A 11BD B6 1020 A LDAA NUM+2 GET 1'S DIGIT
00204A 11C0 8B 30 A ADDA \#\$30 CONVERT TO ASCII
00205A 11C2 BD 11D7 A JSR BUFFER WRITE LAST ONE TO BUFFER
00206A 11C5 8D 1C 11E3 BSR FLUSH NOW FLUSH THE BUFFER
00208 * MAYBE ISSUE ANOTHER CR/LF
00210A 11C7 7A 102E A DEC SHWWKT HOW MANY?
00211A 11CA 27 01 11CD BEQ SHOW06 TIME FOR ANOTHER CRLF
00212A 11CC 39 RTS
00214A 11CD B6 115B A SHOWO6 LDAA SHWKT RE-INZ NUMKT
00215A 11D0 B7 102E A STAA SHWWKT
00216A 11D3 BD F818 A JSR PCRLF ISSUE CR/LF
00217A llD6 39
RTS

```

Figure 8-18. Period Measurement Sample Program: TIM24 (Continued)



TOTAL ERRORS 00000--00000

Figure 8-18. Period Measurement Sample Program: TIM24 (Continued)
\begin{tabular}{lllllll}
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000 \\
1000 & 1000 & 1000 & 1000 & 1000 & 1000 & 1000
\end{tabular}

Figure 8-19. Example of TIM24 and TIM16 Output

\subsection*{8.6 SCI PARALLEL INTERFACES (ALL MODES)}

To derive the advantages of a particular MC6801 configuration, it may be necessary to decrease the number of required MCU Input/Output lines. If the SCI is not required by the application then perhaps some parallel data could be converted to serial format and interfaced with the SCI.

The two interfaces presented in this application illustrate techniques for converting 8-bit parallel data to serial format and interfacing it with the SCI. The first example represents details for implementing an 8-bit parallel-to-serial input interface whereas the second example discusses an 8 -bit serial-to-parallel output interface. Both interfaces utilize the SCI output bit rate clock and NRZ format which are obtained by setting the \(\mathrm{CC1}: \mathrm{CC0}\) field of the Rate and Mode Control Register to 10. The bit rate is controlled by the SS1:SS0 field of the Rate and Control Register and the MCU input frequency.

\subsection*{8.6.1 SCI Parallel-to-Serial Input Interface}

A keyboard with a parallel output is a typical device which can be interfaced with the SCI. Generally, its output consists of 8 -bit parallel data and a Strobe to indicate when its output is valid. The interface must then capture the data by a specified length of time.

Two keyboard characteristics make this type of interface very attractive. First, the data rate is very slow compared to the bit rates achievable with the SCI. Finally, the required control signals are minimal: the keyboard merely uses its Strobe output to announce when it has valid data, holds it for a specified period, and needs no reply. The main timing restriction is that the keyboard repeat function must be adjusted in order not to generate data faster than the 10 bit times required by the interface to transmit a byte to the SCI.

Design considerations for a parallel-to-serial interface to the SCI include the following:
- both a Start bit and a Stop bit are required by the SCI and must be provided by the interface,
- the output of the shift register must be a logic high (mark) whenever the line is idle,
- data transfers through the interface must be synchronized with the SCI bit rate clock, and
- another MCU output line may be required if the device requires a reply from the interface such as Not Busy or Data Acknowledge signals. These signals are not readily available fom the simple interface described in this example.


Figure 8-20. Period Measurement Sample Program: TIM16
```

PAGE 002 TIM16 .SA:1 TIM16 **** M6801 PERIOD MEASUREMENT ROUTINE ****
00059 ************************************************************
00060 *
00061 * PER16 - ROUTINE TO GET THE PERIOD OF A WAVEFORM USING
00062 * THE INPUT CAPTURE FEATURE OF THE M6801 TIMER.
0 0 0 6 3
00064
00065

```

```

00067 *
00068 *
00069 *
00070
0 0 0 7 1
00072
0 0 0 7 3
00074
00076
00078A 1121 96 08 A PER16 LDAA TCSR CLEAR OUT THE FLAG
00079A 1123 DE OD A LDX INCAP GET THE LAST VALUE
00081 * NOW WAIT ON THE 2ND EDGE (T1)
00083A 112596 08 A PER001 LDAA TCSR WAIT ON \#2
00084A 1127 2A FC 1125 BPL PEROO1 NOT YET
00086A 1129 DC OD A LDD INCAP GET THE VALUE
00087A 112B FF 101F A STX T0 STASH FIRST VALUE
00088A 112E B3 101F A
00089A 1131 FD 101F A
00090A 1134 39

```

Figure 8-20. Period Measurement Sample Program: TIM16 (Continued)

A schematic diagram for a parallel-to-serial interface is presented in Figure 8-21. Key elements in the interface include three D-type flip-flops (U1, U2, and U4) and a parallel-load shift register (U3). The three flip-flops generate the Start and Stop bit in addition to providing synchronization with the SCI bit rate clock. The shift register is used to latch the parallel output from the keyboard and to convert it to SCI compatible serial format.

Data transfer is initiated by a positive edge of the Strobe signal. After synchronizing with the bit rate clock using D-type flip-flops, U1 and U2, the Start bit is transmitted (by clearing U4), and data is latched into the parallel-load shift register, U3. Data is clocked through the shift register on the positive edge (at mid-bit time) of the SCI bit rate clock until all eight data bits have been transmitted. As data is clocked out of the shift register, it is filled with 1's. This provides the Stop bit and "marks" the line until the next byte is strobed into the interface.

\subsection*{8.6.2 SCI Serial-to-Parallel Output Interface}

Some parallel output devices, such as displays, are candidates for interfacing with the SCI. The interface must convert the SCI serial format to parallel and, if necessary, provide a Strobe to indicate Data Ready. With respect to this type of interface, it is also beneficial if the output device cannot be overrun by data, which alleviates the interface from having to provide a Data Accepted signal. This signal is not difficult to generate but requires another MCU input line.

This discussion presents details for implementing an output serial-to-parallel interface which is illustrated in Figure 8-22. Key elements in the interface include two D-type flip-flops, U3 and U4, an 8 -bit parallel output shift register, U1, and an octal D-type flip-flop, U2. The Rate and Mode Control Register must be configured at the desired rate and the \(\mathrm{CC1}: \mathrm{CC} 0\) field set to 10.

The RESET line is used to clear the shift register and force the Strobe line high. Pullup resistors on the output of P22 and P24 ensure that the lines remain high until software configures the SCI.

The quiescent state of the interface is a high for P24 and the Strobe, and all zeroes in the shift register. Note that the serial output is inverted before entering the shift register. This inversion is due to the shift register capability of being cleared (but not set) which provides a means to reinitialize the interface after each byte is received.

Data transfer begins when a Start bit appears at the output of P24. It is inverted to a " 1 ", shifted through U1, and appears at the input of U3 at the 8th mid-bit time. Note that data is clocked through the shift register by the positive edge of the bit rate clock (mid-bit time). On the ninth midbit time, the start bit is clocked into flip-flop, U3, and all eight bits of data are contained in the shift register. The Start bit is used to enable octal latch, U2, and on the next negative edge of the SCI bit rate clock (one-half bit time later), the output of shift register is captured by octal latch U2. A one bit time wide negative-going strobe is generated at the output of flip-flop U4 during the tenth bit time where either edge can be used as a Data Ready signal. The Strobe is also used to clear the shift register (MR is low) and the interface is again ready for data.

The interface can accept data at the maximum SCI rate. The bit rate should be chosen carefully, however, because the interface does not provide a Data Accepted line. Data must be captured from the output latch, U2, during the next ten bit times or it can be overwritten by the following byte.


Figure 8-21. SCI Parallel-to-Serial Interface


Figure 8-22. SCI Serial-to-Parallel Interface

\subsection*{8.7 DUAL PROCESSOR PARALLEL INTERFACES (MODE 7)}

Applications which utilize distributed processing have become more common in recent years. As technology continues to make this concept more attractive, it is probable that microcomputer networks will be used to a greater extent. Communication between processors involves both data transfer and control elements. In such networks, this interaction can become troublesome to the designer. The MC6801 offers several alternatives with which to implement a processor-processor interface. The options available depend upon the MCU operating mode and include:
1. the Serial Communications Interface (SCI),
2. an MC6850 Asynchronous Communications Interface Adapter (ACIA),
3. an MC6820/1 Peripheral Interface Adapter (PIA),
4. an MC6846 ROM, I/O, Timer Unit, or
5. the Port 38 -bit parallel handshaking data port.

The SCI can be used in all operating modes and has the advantages of an inherent control scheme and a noise and speed tolerant Bi-Phase format. All of the remaining alternatives, except when using Port 3, require an external bus for interfacing to another part. The ACIA and SCI provide a serial interface whereas all of the others employ a parallel interface.

The last alternative in the above list is available only in Single Chip mode and is the subject of this discussion. It utilizes Port 3 to implement a parallel interface between two MC6801s. Two associated control lines make this port better suited for this application than either Port 1 or Port 4.

Data width and manipulation of control signals must be considered when designing a dual-processor parallel interface. Following a discussion of control mechanisms, three interface schemes are presented where the last two differ only in the method of control:
1. 8-bit half duplex,
2. 4-bit full duplex using
(a) Input Capture function, and
(b) External Exclusive-OR function.

\subsection*{8.7.1 Interface Control Schemes}

A major concern in the interface design is the avoidance of bus contention. The control system must ensure that only one of any pair of interconnected Port 3 lines can be configured as an output at any given time. Two Port 3 associated lines, IS3 and \(\overline{\mathrm{OS} 3}\), are adequate to control simple designs such as simplex (unidirectional) interfaces. A pre-defined sequence, or protocol, involving bidirectional transfers can also depend solely on IS3 and \(\overline{\mathrm{OS} 3}\) for control. In the latter case, the significance of either strobe depends upon the protocol.

In more general designs, however, additional control lines must be provided from available unused I/O port lines. If an interrupt-capable interface is desired, it must use specific MCU pins in order to generate the interrupt. Possible Candidates include \(\overline{\mathrm{IS} 3}, \overline{\mathrm{IRQ}}, \overline{\mathrm{NMI}}\), and the Input Capture pins.

Furthermore, service for an interrupt-capable interface is simplified if each line generates an individual interrupt. If several input request lines can generate the same interrupt, a readable status bit is typically required for identification of the requestor.

An interrupt-driven interface has the advantage of allowing the MPU to perform other tasks while interface service is not required. Polling, however, provides the maximum data transfer rate across the interface.

Timing dependencies between two MCUs should be avoided. No software assumptions should be made as to the time required for the other MCU to service the interface. An MPU with Port 3 configured as outputs can be called a "talker" while its counterpart is configured as a "listener." An output strobe from the "talker" indicates to the "listener" that its data is valid and the "talker" must then wait for receipt of an acknowledgement from the "listener" before writing more data.

There are several schemes which can be used to reverse the direction of 8-bit transfers through a Port 3 parallel interface. One such method allows an MCU to be the "talker" until the other MCU requests to talk whereupon it relinquishes control to the other MCU when convenient. This scheme is well suited for applications where the dialogue typically alternates between the two MCUs. The "talker" is necessarily the controller (or Master) of this type of interface because of having to avoid bus contention. The "talker" must change its output lines to inputs before the new "talker"' can reconfigure its input lines to outputs. The 8 -bit half duplex example illustrates an implementation of these concepts.

In some applications, data transfer is predominately unidirectional and it may be undesirable for an MCU to relinquish control for an extended period. In this case, the Master MCU can grant a Slave permission to transmit a fixed number of bytes after which it must relinquish control of the interface. An example of this interface scheme is not included in this section but it can be considered a hybrid design of the other schemes which are discussed.

Dedicating four Port 3 lines as outputs and four as inputs resolves all bus contention problems and saves time which would otherwise be spent reconfiguring the port. If the data is byte-oriented, however, additional processing is required to divide and rejoin each byte before and after transfer. This method of interface is well suited to those applications where both MCUs must converse at the same time and it is also intolerable to wait for control of the interface. Two examples are included which illustrate this 4-bit Full Duplex method.

Although there are numerous methods, the following discussion presents two different approaches in designing a dual processor interface using Port 3. The second approach is presented with two variations. Note that the maximum data transfer rate is very dependent upon the selection and use of a particular method.

\subsection*{8.7.2 8-Bit Half Duplex Interface}

Alternating control and direction of the interface between two MCUs can be used to implement an 8 -bit half duplex Port 3 interface. Upon initialization, one MCU is configured as a "talker" and the other as a "listener." When the "listener" MCU desires to talk, it requests to become the "talker" while continuing to accept data until the request is granted. The "talker" can write to Port 3 while periodically checking for a request from the "listener." If a request is present and the "talker" wishes to relinquish control of the interface, it reconfigures itself as a "listener"' (i.e., as inputs) and then grants the request. After detecting the grant, the "listener" MCU reconfigures itself to a "talker" (i.e., outputs) and becomes the controller.

A typical configuration for this alternating controller scheme uses four interface control lines and is depicted in Figure 8-23. The meaning attached to the Port 3 Output Strobe \(3(\overline{\mathrm{OS}})\) signal depends upon the state of the two MCUs. Under various conditions, OS3 can indicate Data Ready, Data Acknowledged, or Interface Reconfigured and is connected to the opposite MCU Input Strobe.


Figure 8-23. Half-Duplex Interface

A data port line in each MCU is configured as an output and is used for an interface Request/Grant signal. The "talker" (or controller) must monitor the Request/Grant signal of the "listener." The relationship of the MCU "talker-listener" status and the level of the Request/Grant line is shown in Figure 8-24. Because both MCUs have identical configurations, both can use the same low-level software.


Figure 8-24. Request/Grant Control Signals

Software routines which implement this scheme are shown in Figure \(8-25\) where it is assumed that the calling routines utilize polling. The "no wait" feature in the IN3NW, OUT3NW, and CHKREQ subroutines ensures that control returns promptly to the caller regardless of the outcome of the operation and the carry bit can be tested to determine what action, if any, was taken. If the carry bit is set, the transaction was successfully completed; otherwise, another attempt can be made.


Figure 8-25. Half Duplex Routines


Figure 8-25. Half Duplex Routines (Continued)


Figure 8-25. Half Duplex Routines (Continued)

The 'talker'' MCU can call the routines, OUT3NW, and CHKREQ while the ''listener" MCU can call IN3NW or REQ. A successful execution of OUT3NW causes data in the A accumulator to be written to Port 3 and generates an OS3 (Data Ready) strobe. This latches data into the "listener" and sets IS3 FLAG in the Port 3 Control and Status Register.

On the "listener" side of the interface, a successful call to IN3NW reads Port 3 and generates an \(\overline{\text { OS3 }}\) (Data Acknowledged) strobe. This sets the IS3 FLAG bit of the "talker." Unlike the routines with the "no wait" feature, when a "listener" calls the REQ subroutine, it returns only upon receipt of a grant to talk. A "listener" posts a request to talk by writing a " 1 " to its Request/Grant line. While waiting for the grant, this subroutine continues to accept data from Port 3 and provides it to an INBYTE routine which disposes of it.

A grant is recognized by the "listener" upon receipt of a strobe when the Request/Grant line of the "talker" changes to a low level. In response to the grant, the port is reconfigured to outputs, \(\overline{\mathrm{OS} 3}\) is configured for a strobe-on-write ( \(\mathrm{OSS}=1\) ) and the "listener" becomes the "talker" (controller).

Subroutine, CHKREQ, can be used to detect the presence of a request from the "listener" and, if present, relinquish control of the interface. This task is performed by first reconfiguring Port 3 as inputs, configuring \(\overline{\mathrm{OS} 3}\) for a strobe-on-read (OSS \(=0\) ), and setting LATCH ENABLE. Note that by the "listener" making use of the Port 3 input latch, it is possible for the "talker" to reconfigure the port without having to wait for acknowledgement of the last transmitted byte. However, a Data Acknowledge strobe from the "listener" must be received prior to issuing a grant signal.

A strobe is also generated by the "talker" using the CHKREQ subroutine when a "listener" request to talk is granted. This ensures that the new "talker" has an initial "Data Acknowledge" (IS3 FLAG is set) when it is ready to write. The OUT3NW routine will not write to the port until the 'listener" has acknowledged receipt of the previous byte. The "listener"' provides this signal in the IN3NW routine when reading the byte from the Port 3 Data Register.

Note that the "talker"' can enter the CHKREQ subroutine regardless of whether the "listener" has acknowledged receipt of the last byte sent. If the "listener" has issued a request to talk, however, CHKREQ will wait until the last byte is acknowledged before granting the request.

When using these routines, precautions must be taken to ensure that the initial "talker" is out of Reset before the "listener" side of the interface is initialized. This ensures that the initial strobe from the "listener" sets the IS3 FLAG bit of the "talker." The "talker" cannot write data until receipt of this strobe. The maximum data transfer rates using this interface scheme are shown in Figure 8-26 which assumes the hardware configuration shown in Figure 8-23.

\subsection*{8.7.3 4-Bit Full Duplex Interface}

If full duplex capability is a requirement, it can be implemented, at the expense of data transfer rate, by configuring some Port 3 lines as outputs and the remainder as inputs. This discussion utilizes four bits as outputs and four bits as inputs but other combinations can be used without modification of the control scheme. One desirable objective in designing the interface is to allow both MPUs to utilize identical controlling software which can be achieved by employing suitable symmetry. The principal advantage in using this interface scheme is avoidance of the software overhead required to
\begin{tabular}{llll} 
LOOP1 & LDAA & DATA,X & READ DATA FROM MEMORY \\
LOOP2 & LDAB & P3CNTL & READ STATUS/CONTROL BYTE \\
& BPL & LOOP2 & WAIT FOR STROBE \\
& STAA & P3DATA & OUTPUT DATA AND STROBE \\
& DEX & & DECREMENT BYTE COUNTER
\end{tabular}
Execution time for \(\mathrm{f}_{\mathrm{O}}=1.0 \mathrm{MHz}\) ( 1 E -cycle \(=1\) microsecond)
Maximum data rate \(=52.6 \mathrm{k}\) bytes/sec
Example for Port 3 Listener with No Request to Become a Talker:
LOOP LDAB P3CNTL FETCH STATUS/CONTROL BYTE
BPL LOOP WAIT FOR INPUT DATA
LDAA P3DATA READ INPUT DATA AND STROBE
STAA DATA,X STORE INPUT
DEX DECREMENT BYTE COUNTER
BNE LOOP LOOP UNTIL DONE
Execution time for \(f_{\mathrm{O}}=1.0 \mathrm{MHz}\) ( 1 E -cycle \(=1\) microsecond)
Maximum data rate \(=52.6 \mathrm{k}\) bytes \(/ \mathrm{sec}\)
Port 3 Input While Requesting to Become a Talker:
LOOPR LDAB P3CNTL READ STATUS/CONTROL BYTE BPL LOOPR WAIT FOR INPUT DATA STROBE LDAB P4DATA READ REQ/GRANT CONTROL ASRB BCC GRANTD REQ IS GRANTED LDAA P3DATA INPUT DATA AND STROBE STAA DATA,X STORE INPUT IN MEMORY DEX DECREMENT BYTE COUNT BNE LOOPR LOOP UNTIL DONE
Execution time for \(\mathrm{f}_{\mathrm{O}}=1.0 \mathrm{MHz}\) ( \(1 \mathrm{E}-\mathrm{cycle}=1\) microsecond)
Maximum data rate \(=37.0 \mathrm{k}\) bytes \(/ \mathrm{sec}\)

Figure 8-26. Half Duplex Data Transfer Rate
reverse the data transfer direction. The OSS bit in the Port 3 Control and Status Register is set for an \(\overline{\mathrm{OS} 3}\) strobe-on-write. With \(\overline{\mathrm{OS} 3}\) of each MPU connected to \(\overline{\mathrm{IS} 3}\) of the other, the IS3 FLAG bit can be interpreted as a "Data Ready"' software signal and is cleared by the input routine when it reads the Port 3 Control and Status Register followed by its Data Register.

The remaining necessary ingredients for a two-way interface is a signal to acknowledge receipt of the data. This signal must be generated by the input routine and be resettable by the output routine.
8.7.3.1 FULL DUPLEX WITH INPUT CAPTURE FUNCTION. One method suitable for controlling a 4-bit full duplex interface is to use a data port output line and the edge detector of the input capture function to control the data acknowledgement. From the viewpoint of the sender, writing data to the Port 3 Data Register generates an OS3 strobe to indicate "Data Ready." The state of the sender ICF (Input Capture Flag) indicates whether the last nibble has been received (acknowledged). An interrupt can be generated upon acknowledgement from the receiver by setting the EICI bit in the TCSR.

From the viewpoint of the receiver, the IS3 FLAG bit indicates "Data Ready" when set. Reading the data clears the bit and toggling a data port output line acknowledges receipt of the data. Note that the IS3 IRQ1 ENABLE bit can be set to provide an interrupt as a response to the "Data Ready" signal.

The following discussion considers the implementation of this type of interface and assumes reader familiarity with the Input Capture function of the Programmable Timer and the Timer Control and Status Register. A connection diagram for a full duplex interface, which uses the input capture function, is shown in Figure 8-27. An interrupt driven procedure for this interface is depicted in the flowchart of Figure 8-28. Both MCUs must initialize Port 3 before either can write to the port. The initialization sequence should:
- write \(\$ 7 \mathrm{~F}\) to the Port 3 Control and Status Register,
- set EICI in the TCSR, and
- configure the ACK bit as an output using any available data line.

After initialization is complete, interrupts are enabled by clearing the I-bit using the CLI instruction. To initiate output, the second nibble to be transmitted is stored in a buffer specified by the usersupplied subroutine which prepares the next output nibble. The first nibble is then written to the Port 3 Data Register and an interrupt driven dialogue proceeds until the data is exhausted. Note that the data to be transmitted must reside in the four least significant bits of the byte in the buffer.


Figure 8-27. Interface Using Input Capture Function


Note: Software which implements this method is not included in this discussion.

Figure 8-28. Flowchart for Interface with Input Capture Function

The output procedure shown in Figure 8-28 is entered in response to an \(\overline{\mathrm{IRQ}} /\) Input Capture interrupt where the ACK signal (Data Acknowledged) from the other MCU produced this interrupt. In order to clear this interrupt, the TCSR and Capture Flag (ICF) could simply be monitored if polling is desired.

After clearing the interrupt, the output procedure reads the nibble to be transmitted from memory and writes it to the Port 3 Data Register. This generates an OS3 (Data Ready) strobe for the other MCU. Before returning from the interrupt, the next nibble to be transmitted is obtained from the output buffer and saved for the next interrupt. If there is no more output data, the Input Capture interrupt can be disabled to avoid an interrupt when the other MCU acknowledges receipt of the last byte.

The input procedure is invoked after an \(\overline{\mathrm{IRQ}} 1\) interrupt generated by \(\overline{\mathrm{IS} 3}\). The other MCU produces this interrupt by writing to Port 3 which generates an \(\overline{\mathrm{OS} 3}\) strobe. If other interrupt sources are also tied to the IRQ1 pin, then a "who-done-it" routine (see Chapter 5) must be employed to determine which device is requesting input service. The IS3 FLAG bit is set by an input strobe and can be used to determine if Port 3 is requesting service.

The input procedure consists of clearing the \(\overline{\mathrm{IS} 3}\) interrupt by reading the Port 3 Control and Status Register followed by reading its Data Register. Toggling the ACK line which is connected to P20 then triggers the input capture function of the other MCU. The procedure returns from the interrupt after disposing of the input nibble by calling a user-supplied subroutine.

The IRQ1 and the Input Capture interrupts have individual prioritized interrupt vectors. When both interrupts are pending, however, the \(\overline{\mathrm{IRQ1}}\) interrupt is serviced first. It is possible that if an \(\overline{\mathrm{IS} 3}\) strobe occurs while processing a previous \(\overline{\mathrm{IS} 3}\) interrupt, lower priority interrupts will remain unserviced until all \(\overline{\mathrm{IS}}\) interrupts are serviced.
8.7.3.2 FULL DUPLEX WITH EXCLUSIVE-OR FUNCTION. If the Input Capture function is not available, a few ( 3 or 4) unused port lines can be utilized to control a 4-bit full duplex interface. This scheme uses an externalexclusive-ORgate to generate a Data Acknowledged (ACK) signal as shown in Figure 8-29.

The ACK signal is generated using P12 and is cleared when the other MCU responds by toggling its P10 output line. Figure 8-29 indicates how P13 can be used to locally mask an ACK interrupt. Although not incorporated into this example, this masking feature can be useful to inhibit interrupts when there is no more output data.


Figure 8-29. Interface Using Exclusive-OR Function

A low-level driver for this interface and its associated flow chart are depicted in Figures 8-30 and 8 -31, respectively. To prevent writing to an MCU that has not been initialized, an ACK interrupt occurs as soon as both MCUs are initialized.

Both the \(\overline{\mathrm{IS} 3}\) and ACK interrupts share the same \(\overline{\mathrm{IRQ}} 1\) interrupt vector. The program shown in Figure 8-30 provides an interrupt handler which calls low level I/O routines IS3NW and OUT3NW. The IN3NW subroutine services the \(\overline{\text { IS3 }}\) (Data Ready) interrupt while the OUT3NW subroutine services the IRQ1 (Data Acknowledged) interrupt. If polling is used, these two routines can be called individually. Both return promptly and the state of the C-bit reflects what action was taken.

If the information being transferred is byte-oriented, routines to prepare the input and output nibbles can use the state of control lines P12 and P10, respectively, to control byte packing and unpacking. The maximum data transfer rate using the configuration depicted in Figure 8-29 is shown in Figure 8-32.


Figure 8-30. Full Duplex Routine Using Exclusive-OR

PAGE 002 DUALP3 .SA: 1 DUALP3 *** FULL DUPLEX PORT 3 INTERFACE USING XOR **


Figure 8-30. Full Duplex Routine Using Exclusive-OR (Continued)


Figure 8-31. Flowchart for Interface

Example for Port 3 Nibble Transmit:
\begin{tabular}{llll} 
LOOP1 & LDAA & DATA, & READ DATA FROM MEMORY \\
LOOP2 & LDAB & PIDATA & READ CONTROL BYTE
\end{tabular}

Execution time for \(\mathrm{f}_{\mathrm{O}}=1.0 \mathrm{MHz}(1 \mathrm{E}\)-cycle \(=1\) microsecond)
Maximum Data rate \(=30.3 \mathrm{k}\) nibbles \(/ \mathrm{sec}\)

Example for Port 3 Nibble Receive:
\begin{tabular}{llll} 
LOOP & LDAB & P3CNTL & READ STATUS/CNTRL REG \\
& BPL & LOOP & NO INPUT YET \\
LDAA & P3DATA & INPUT DATA AND STROBE \\
& STAA & \(\times\) & \\
STAB & \#4 & \\
EORB & P1DATA & \\
STAB & P1DATA & SEND ACKNOWLEDGE (ACK) \\
DEX & & DECREMENT BYTE COUNT \\
BNE & LOOP & LOOP UNTIL DONE
\end{tabular}

Figure 8-32. Full Buptex Bata Transfer Rates (Exclusive-OR)

\section*{APPENDIX A DEFINITION OF THE EXECUTABLE INSTRUCTIONS}

\section*{A. 1 NOMENCLATURE}

The following nomenclature is used in the subsequent definitions.

\section*{(a) Operators}
( ) = contents of register shown inside parentheses
\(\leftarrow \quad=\) is transferred to
\(\dagger\) = "is pulled from stack"
\(\downarrow=\) "is pushed onto stack"
- \(=\) Boolean AND
\(+\quad=\) Arithmetic addition symbol except where used as inclusive OR symbol in Boolean Formulae
\(\oplus \quad=\) Exclusive OR
7 = Boolean NOT
* \(=\) Multiply
: = Concatenation
- \(\quad=\) Arithmetic subtraction symbol or Negative symbol (two's complement)
(b) Registers in the MPU
\(\mathrm{ACCA}=\) Accumulator A
\(\mathrm{ACCB}=\) Accumulator \(\mathbf{B}\)
ACCX \(=\) Accumulator ACCA or ACCB
\(\mathrm{ACCD}=\) Double Accumulator. Accumulator A concatenated with Accumulator B where A is the most significant byte.
CCR = Condition code register
IX = Index register, 16 bits
IXH \(=\) Index register, higher order 8 bits
IXL = Index register, lower order 8 bits
PC \(=\) Program counter, 16 bits
PCH \(=\) Program counter, higher order (most significant) 8 bits
PCL \(=\) Program counter, lower order (least significant) 8 bits
SP \(=\) Stack pointer
SPH = Stack pointer high
SPL = Stack pointer low
(c) Memory and Addressing
\(\mathrm{M}=\mathrm{A}\) memory location (one byte)
M+1 = The byte of memory at 0001 plus the address of the memory location indicated by ' \(M\) '.
Rel \(=\) Relative offset (i.e., the two's complement number stored in the second byte of machine code corresponding to a branch instruction).
(d) Bits 0 through 5 of the Condition Code Register
\(\mathrm{C}=\) Carry - Borrow, bit 0
\(\mathrm{V}=\) Two's complement overflow indicator, bit 1
\(\mathrm{Z} \quad=\) Zero indicator, bit 2
\(\mathbf{N} \quad=\) Negative indicator, bit 3
I \(\quad=\) Interrupt mask, bit 4
\(\mathrm{H}=\) Half carry, bit 5
(e) Status of Individual Bits BEFORE Execution of an Instruction

An \(\quad=\) Bit \(n\) of ACCA \((n=7,6,5, \ldots, 0)\)
\(\mathrm{Bn} \quad=\quad\) Bit n of \(\operatorname{ACCB}(\mathrm{n}=7,6,5, \ldots, 0)\)
Dn \(=\) Bit \(n\) of \(\operatorname{ACCD}(\mathrm{n}=15,14,13, \ldots, 0)\)
Where bits \(8-15\) and \(0-7\) refer to ACCA and ACCB, respectively.
IXHn \(=\) Bit \(n\) of IXH \((n=7,6,5, \ldots, 0)\)
\(\operatorname{IXLn}=\) Bit \(n\) of IXL \((n=7,6,5, \ldots, 0)\)
\(\mathrm{Mn}=\) Bit n of \(\mathrm{M}(\mathrm{n}=7,6,5, \ldots, 0)\)
SPHn \(=\) Bit \(n\) of SPH \((n=7,6,5, \ldots, 0)\)
\(\operatorname{SPLn}=\) Bit \(n\) of \(\operatorname{SPL}(n=7,6,5, \ldots, 0)\)
\(\mathrm{Xn} \quad=\) Bit n of \(\operatorname{ACCX}(\mathrm{n}=7,6,5, \ldots, 0)\)

\section*{(f) Status of Individual Bits of the RESULT of Execution of an Instruction}
(i) For 8-bit Results
\(\mathrm{Rn}=\) Bit n of the result \((\mathrm{n}=7,6,5, \ldots, 0)\)
This applies to instructions which provide a result contained in a single byte of memory or in an 8 -bit register.
(ii) For 16-bit Results

RHn \(=\) Bit \(n\) of the more significant byte of the result \((\mathrm{n}=7,6,5, \ldots, 0)\)
RLn \(=\) Bit \(n\) of the less significant byte of the result ( \(n=7,6,5, \ldots, 0\) )
This applies to instructions which provide a result contained in two consecutive bytes of memory or in a 16 -bit register.
\(\mathrm{Rn}=\mathrm{Bit}_{\mathrm{n}}\) of the result \((\mathrm{n}=15,14,13, \ldots, 0)\)

\section*{A. 2 EXECUTABLE INSTRUCTIONS}

Detailed definitions of the 83 executable instructions of the source language are provided on the following pages. The format of these instructions is similar to those used with the MC6800. Where new instructions are introduced or where the MC6800 instruction is enhanced (CPX), the mnemonic heading is printed in italics.

Operation: \(\quad\) ACCA \(-(A C C A)+(A C C B)\)
Description: Adds the contents of ACCB to the contents of ACCA and places the result in ACCA.

\section*{Condition}

Codes:
H: Set if there was a carry from bit 3; cleared otherwise.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if there was two's complement overflow as a result of the operation; cleared otherwise.
C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{H}=\mathrm{A} 3 \bullet \mathrm{~B} 3+\mathrm{B} 3 \cdot \overline{\mathrm{R}} 3+\overline{\mathrm{R}} 3 \cdot \mathrm{~A} 3 \\
& \mathrm{~N}=\mathrm{R} 7 \\
& \mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \cdot \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \bullet \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=\mathrm{A} 7 \bullet \mathrm{~B} 7 \bullet \overline{\mathrm{R}} 7+\overline{\mathrm{A}} 7 \cdot \overline{\mathrm{~B}} 7 \bullet \mathrm{R} 7 \\
& \mathrm{C}=\mathrm{A} 7 \bullet \mathrm{~B} 7+\mathrm{B} 7 \bullet \overline{\mathrm{R}} 7+\overline{\mathrm{R}} 7 \bullet \mathrm{~A} 7
\end{aligned}
\]

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & Hex & Oct. & Dec. \\
\hline INH & 2 & 1 & 1B & 033 & 027 \\
\hline
\end{tabular}

Operation: IX \(\leftarrow(\mathrm{IX})+(\mathrm{ACCB})\)
Description: Adds the 8 bit unsigned contents of ACCB to the contents of IX taking into account the possible carry out of the low order byte of the Index Register, and places the result in the IX. ACCB is not changed.

\section*{Condition}

Codes: Not affected
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline INH & 3 & 1 & Hex. & Oct. & Dec. \\
\hline & & \(3 A\) & 072 & 058 \\
\hline
\end{tabular}

Operation: \(\quad\) ACCX \(-(A C C X)+(M)+(C)\)
Description: Adds the contents of the C bit to the sum of the contents of ACCX and M and places the result in ACCX.

\section*{Condition}

Codes:
H: Set if there was a carry from bit 3; cleared otherwise.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if there was two's complement overflow as a result of the operation; cleared otherwise.
C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{H}=\mathrm{X} 3 \bullet \mathrm{M} 3+\mathrm{M} 3 \cdot \overline{\mathrm{R}} 3+\overline{\mathrm{R}} 3 \cdot \mathrm{X} 3 \\
& \mathrm{~N}=\mathrm{R} 7 \\
& \mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=\mathrm{X} 7 \bullet \mathrm{M} 7 \cdot \overline{\mathrm{R}} 7+\overline{\mathrm{X}} 7 \cdot \overline{\mathrm{M}} 7 \bullet \mathrm{R} 7 \\
& \mathrm{C}=\mathrm{X} 7 \bullet \mathrm{M} 7+\mathrm{M} 7 \bullet \overline{\mathrm{R}} 7+\overline{\mathrm{R}} 7 \cdot \mathrm{X} 7
\end{aligned}
\]

Addressing
Formats: See Table A-1.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 2 & Hex. & Oct. & Dec. \\
\hline A IMM & 2 & 2 & 89 & 211 & 137 \\
A DIR & 3 & 3 & 99 & 231 & 153 \\
A EXT & 4 & 2 & B9 & 271 & 185 \\
A IND & 4 & 2 & A9 & 251 & 169 \\
B IMM & 2 & 2 & C9 & 311 & 201 \\
B DIR & 3 & 3 & D9 & 331 & 217 \\
B EXT & 4 & 2 & F9 & 371 & 249 \\
B IND & 4 & & E9 & 351 & 233 \\
\hline
\end{tabular}

Operation: \(\quad\) ACCX \(-(A C C X)+(M)\)
Description: Adds the contents of \(M\) to the contents of ACCX and places the result in ACCX.

\section*{Condition}

Codes:
H: Set if there was a carry from bit 3; cleared otherwise.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if there was two's complement overflow as a result of the operation; cleared otherwise.
C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{H}=\mathrm{X} 3 \cdot \mathrm{M} 3+\mathrm{M} 3 \cdot \overline{\mathrm{R}} 3+\overline{\mathrm{R}} 3 \bullet \mathrm{X} 3 \\
& \mathrm{~N}=\mathrm{R} 7 \\
& \mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=\mathrm{X} 7 \bullet \mathrm{M} 7 \cdot \overline{\mathrm{R}} 7+\overline{\mathrm{X}} 7 \cdot \overline{\mathrm{M}} 7 \bullet \mathrm{R} 7 \\
& \mathrm{C}=\mathrm{X} 7 \bullet \mathrm{M} 7+\mathrm{M} 7 \bullet \overline{\mathrm{R}} 7+\overline{\mathrm{R}} 7 \cdot \mathrm{X} 7
\end{aligned}
\]

Addressing
Formats: See Table A-1.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & \multicolumn{2}{|c|}{ Hex. } & Oct. & Dec. \\
\hline A IMM & 2 & 2 & 8 B & 213 & 139 \\
A DIR & 3 & 2 & \(9 B\) & 233 & 155 \\
A EXT & 4 & 3 & BB & 273 & 187 \\
A IND & 4 & 2 & AB & 253 & 171 \\
B IMM & 2 & 2 & CB & 313 & 203 \\
B DIR & 3 & 2 & DB & 333 & 219 \\
B EXT & 4 & 3 & FB & 373 & 251 \\
B IND & 4 & 2 & EB & 353 & 235 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{ACCD} \leftarrow(\mathrm{ACCD})+(\mathrm{M}: \mathrm{M}+1)\)
Description: Adds the contents of \(M\) concatenated with \(M+1\) to the contents of ACCD and places the results in ACCD.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if there was two's complement overflow as a result of the operation; cleared otherwise.
C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{N}=\mathrm{R} 15 \\
& \mathrm{Z}=\overline{\mathrm{R}} 15 \bullet \overline{\mathrm{R}} 14 \bullet \overline{\mathrm{R}} 13 \cdot \overline{\mathrm{R}} 12 \bullet \overline{\mathrm{R}} 11 \cdot \overline{\mathrm{R}} 10 \cdot \overline{\mathrm{R}} 9 \bullet \overline{\mathrm{R}} 8 \cdot \overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \bullet \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=\mathrm{D} 15 \bullet \mathrm{M} 15 \bullet \overline{\mathrm{R}} 15+\overline{\mathrm{D}} 15 \bullet \overline{\mathrm{M}} 15 \bullet \mathrm{R} 15 \\
& \mathrm{C}=\mathrm{D} 15 \bullet \mathrm{M} 15+\mathrm{M} 15 \bullet \overline{\mathrm{R}} 15+\overline{\mathrm{R}} 15 \bullet \mathrm{D} 15
\end{aligned}
\]

Addressing Modes, Execution Time and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & \(\mathbf{3}\) & Hex. & Oct. & Dec. \\
\hline IMM & 4 & 2 & C3 & 303 & 195 \\
DIR & 5 & 3 & D3 & 323 & 211 \\
EXT & 6 & 2 & F3 & 363 & 243 \\
IND & 6 & E3 & 343 & 227 \\
\hline
\end{tabular}

Operation: \(\quad\) ACCX \(\leftarrow(A C C X) \bullet(M)\)
Description: Performs logical AND between the contents of ACCX and the contents of M and places the result in ACCX. (Each bit of ACCX after the operation will be the logical AND of the corresponding bits of M and of ACCX before the operation.)

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V: Cleared.
C: Not affected.
Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{N}=\mathrm{R} 7 \\
& \mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \bullet \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=0
\end{aligned}
\]

Addressing
Formats: See Table A-1.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Codes
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 2 & Hex. & Oct. & Dec. \\
\hline A IMM & 2 & 2 & 84 & 204 & 132 \\
A DIR & 3 & 3 & 94 & 224 & 148 \\
A EXT & 4 & 2 & B4 & 264 & 180 \\
A IND & 4 & 2 & A4 & 244 & 164 \\
B IMM & 2 & 2 & C4 & 304 & 196 \\
B DIR & 3 & 3 & D4 & 324 & 212 \\
B EXT & 4 & 2 & F4 & 364 & 244 \\
B IND & 4 & & E4 & 344 & 228 \\
\hline
\end{tabular}

Operation:


Description: Shifts all bits of the ACCX or M one place to the left. Bit 0 is loaded with a zero. The C bit is loaded from the most significant bit of ACCX or M.

\section*{Condition}

H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared othewise.
V : Set if, after the completion of the shift operation, ( N is set and C is cleared) OR ( N is cleared and C is set); cleared otherwise.
C: Set if, before the operation, the most significant bit of the ACCX or M was set; cleared otherwise.

\section*{Boolean Formulae for Condition Codes:}

N = R7
\(\mathrm{Z}=\overline{\mathbf{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathrm{V}=\mathrm{N} \oplus \mathrm{C}=[\mathrm{N} \bullet \overline{\mathrm{C}}]+[\overline{\mathrm{N}} \bullet \mathrm{C}]\)
(the foregoing formula assumes values of N and C after the shift operation)
\(\mathrm{C}=\mathrm{M} 7\)
Addressing
Formats: See Table A-3.

\section*{Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*|}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & 48 & 110 & 072 \\
B & 2 & 1 & 58 & 130 & 088 \\
EXT & 6 & 3 & 78 & 170 & 120 \\
IND & 6 & 2 & 68 & 150 & 104 \\
\hline
\end{tabular}

Operation:


Description: Shifts all bits of ACCD one place to the left. Bit 0 is loaded with a zero. The C bit is loaded from the most significant bit of ACCD.

Condition
Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if, after the completion of the shift operation, ( N is set and C is cleared) OR ( N is cleared and C is set); cleared otherwise.
C: Set if before the operation the most significant bit of ACCD was set; cleared otherwise.

\section*{Boolean Formulae for Condition Codes:}
\(\mathrm{N}=\mathrm{R} 15\)

\(\mathrm{V}=\mathrm{N} \oplus \mathrm{C}=\left[\mathrm{N}^{\bullet} \overline{\mathrm{C}}\right]+\left[\overline{\mathrm{N}}^{\bullet} \mathrm{C}\right]\)
\(\mathrm{C}=\mathrm{D} 15\)
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & & Hex. & Oct. & Dec. \\
\hline INH & 3 & 1 & 05 & 005 & 005 \\
\hline
\end{tabular}

\section*{Arithmetic Shift Right}

Operation:


Description: Shifts all bits of ACCX or M one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C bit.

Condition
Codes:
H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if, after the completion of the shift operation, ( N is set and C is cleared) OR ( N is cleared and C is set); cleared otherwise.
C: Set if, before the operation, the least significant bit of the ACCX or M was set; cleared otherwise.

\section*{Boolean Formulae for Condition Codes:}
\(\mathrm{N}=\mathrm{R} 7\)
\(\mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathbf{V}=\mathbf{N} \oplus \mathbf{C}=\left[\mathrm{N}^{\bullet} \overline{\mathrm{C}}\right]+[\overline{\mathrm{N}} \bullet \mathrm{C}]\)
(the foregoing formula assumes values of N and C after the shift operation)
\(\mathrm{C}=\mathrm{M} 0\)
Addressing
Formats: See Table A-3.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing Modes} & \multirow[t]{2}{*}{Execution Time (No. of Cycles)} & \multirow[t]{2}{*}{Number of
Bytes of
Machine Code} & \multicolumn{3}{|l|}{Coding of First (or Only) Byte of Machine Code} \\
\hline & & & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & 47 & 107 & 071 \\
\hline B & 2 & 1 & 57 & 127 & 087 \\
\hline EXT & 6 & 3 & 77 & 167 & 119 \\
\hline IND & 6 & 2 & 67 & 147 & 103 \\
\hline
\end{tabular}

BCC
BCC

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0002+\) Rel if \((\mathrm{C})=0\)
Description: Tests the state of the C bit in the condition code register and causes a branch if it is clear.

See BRA instruction for further details of the execution of the branch.
Condition
Codes: Not affected.
Addressing
Formats: See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing Modes} & \multirow[t]{2}{*}{Execution Time (No. of Cycles)} & \multirow[t]{2}{*}{Number of
Bytes of
Machine Code} & \multicolumn{3}{|l|}{Coding of First (or Only) Byte of Machine Code} \\
\hline & & & Hex. & Oct. & Dec. \\
\hline REL & 3 & 2 & 24 & 044 & 036 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \longleftarrow(\mathrm{PC})+6002+\) Rel if \((\mathrm{C})=1\)
Description: Tests the state of the \(\mathbf{C}\) bit in the condition code register and causes a branch if it is set.

See BRA instruction for further details of the execution of the branch.
Condition
Codes: Not affected.

Addressing
Formats: \(\quad\) See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing Modes} & \multirow[t]{2}{*}{Execution Time (No. of Cycles)} & \multirow[t]{2}{*}{Number of
Rytes of
Machine Code} & \multicolumn{3}{|l|}{Coding of First (or Oaly) Byte of Machine Code} \\
\hline & & & Hex. & Oct. & Dec. \\
\hline REL & 3 & 2 & 25 & 045 & 037 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+\mathbf{0 0 0 2}+\mathrm{Rel}\) if \((\mathrm{Z})=\mathbf{1}\)
Description: Tests the state of the Z bit in the condition code register and causes a branch if it is set.
See BRA instruction for further details of the execution of the branch.
Condition
Codes: Not affected.
Addressing
Formats: \(\quad\) See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & & Hex. & Oct. & Dec. \\
\hline REL & 3 & 2 & 27 & 047 & 039 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0002+\operatorname{Rel}\) if \((\mathrm{N}) \oplus(\mathrm{V})=0\)
i.e., if (ACCX) \(\geq\) (M)
(Two's complement numbers)
Description: Causes a branch if ( N is set and V is set) OR ( N is clear and V is clear). If the BGE instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e., ACCX) was greater than or equal to the two's complement number represented by the subtrahend (i.e., M).

See BRA instruction for details of branch.

\section*{Condition}

Codes: Not affected.
Addressing
Formats: See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 2 & 2 & Hex. & Oct. \\
\hline REL & 3 & \(2 C\) & 054 & 044 \\
\hline
\end{tabular}

Operation:
\[
\begin{aligned}
& \mathrm{PC} \leftarrow(\mathrm{PC})+0002+\operatorname{Rel} \text { if }(\mathrm{Z})+[(\mathrm{N}) \oplus(\mathrm{V})]=0 \\
& \text { i.e., if }(\mathrm{ACCX})>(\mathrm{M}) \\
& \text { (two's complement numbers) }
\end{aligned}
\]

Description: Causes a branch if [ Z is clear] AND [ N is set AND V is set) OR (N is clear AND V is clear)].
If the BGT instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e., ACCX) was greater than the two's complement number represented by the subtrahend (i.e., M). See BRA instruction for details of the branch.

\section*{Condition}

Codes:
Not affected.
Addressing
Formats: See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline REL & 3 & 2 & Hex. & Oct. & Dec. \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0002+\operatorname{Rel}\) if \((\mathrm{C})+(\mathrm{Z})=0\)
i.e., if \((\mathrm{ACCX})>(\mathrm{M})\)
(unsigned binary numbers)
Description: Causes a branch if ( C is clear) AND ( Z is clear).
If the BHI instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the unsigned binary number represented by the minuend (i.e., ACCX) was greater than the unsigned binary number represented by the subtrahend (i.e., M).
See BRA instruction for details of the execution of the branch.
Condition
Codes: Not affected.
Addressing
Formats: \(\quad\) See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 2 & Hex. & Oct. & Dec. \\
\hline REL & 3 & 2 & 2 & 042 & 034 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+\mathbf{0 0 0 2}+\mathrm{Rel}\) if \((\mathrm{C})=0\)
Description: Tests the state of the \(\mathbf{C}\) bit in the condition code register and causes a branch if it is clear.
See BRA instruction for further details of the execution of the branch.

\section*{Condition}

Codes:
Not affected.

\section*{Addressing}

Formats:
See Table A-8.

\section*{Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 2 & Hex. & Oct. & Dec. \\
\hline REL & 3 & 2 & 24 & 044 & 036 \\
\hline
\end{tabular}

Bit Test

\section*{Operation: \(\quad(A C C X) \bullet(M)\)}

Description: Performs the logical AND comparison of the contents of ACCX and the contents of \(M\) and modifies condition codes accordingly. Neither the contents of ACCX or M operands are affected. (Each bit of the result of the AND would be the logical AND of the corresponding bits of \(M\) and ACCX.)

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result of the AND is set; cleared otherwise.
Z: Set if all bits of the result of the AND are cleared; cleared otherwise.
V: Cleared.
C: Not affected.
Boolean Formulae for Condition Codes:
\(\mathrm{N}=\mathrm{R} 7\)
\(\mathrm{Z}=\overline{\mathbf{R}} 7 \cdot \overline{\mathbf{R}} 6 \bullet \overline{\mathbf{R}} 5 \cdot \overline{\mathbf{R}} 4 \bullet \overline{\mathbf{R}} 3 \cdot \overline{\mathbf{R}} 2 \cdot \overline{\mathbf{R}} 1 \cdot \overline{\mathbf{R}} 0\)
\(\mathrm{V}=0\)
Addressing
Formats: See Table A-1.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 2 & Hex. & Oct. & Dec. \\
\hline A IMM & 2 & 2 & 85 & 205 & 133 \\
A DIR & 3 & 3 & 95 & 225 & 149 \\
A EXT & 4 & 2 & B5 & 265 & 181 \\
A IND & 4 & 2 & A5 & 245 & 165 \\
B IMM & 2 & 2 & C5 & 305 & 197 \\
B DIR & 3 & 3 & D5 & 325 & 213 \\
B EXT & 4 & 2 & F5 & 365 & 245 \\
B IND & 4 & & E5 & 345 & 229 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0002+\operatorname{Rel}\) if \((\mathrm{Z})+[(\mathrm{N}) \oplus(\mathrm{V})]=1\)
i.e., if \((\mathbf{A C C X}) \leq(M)\)
(two's complement numbers)
Description: Causes a branch if [ Z is set] OR [( N is set AND V is clear) OR ( N is clear AND V is set)].
If the BLE instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e., ACCX) was less than or equal to the two's complement number represented by the subtrahend (i.e., \(M\) ).

See BRA instruction for details of the branch.
Condition
Codes: Not affected.
Addressing
Formats: See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing Modes} & \multirow[t]{2}{*}{Execution Time (No. of Cycles)} & \multirow[t]{2}{*}{Number of Bytes of Machine Code} & \multicolumn{3}{|l|}{Coding of First (or Only) Byte of Machine Code} \\
\hline & & & Hex. & Oct. & Dec. \\
\hline REL & 3 & 2 & 2F & 057 & 047 \\
\hline
\end{tabular}

BLO

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+\mathbf{0 0 0 2}+\mathrm{Rel}\) if \((\mathrm{C})=\mathbf{1}\)
i.e., if (ACCX) < (M)
(unsigned binary numbers)

Description: Tests the state of the \(\mathbf{C}\) bit in the condition code register and causes a branch if it is set.
See BRA instruction for further details of the execution of the branch.

\section*{Condition}

Codes: Not affected.
Addressing Formats:

See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline REL & 3 & 2 & Hex. & Oct. & Dec. \\
\hline REy & 25 & 045 & 037 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0002+\operatorname{Rel}\) if \((\mathrm{C})+(\mathrm{Z})=1\)
i.e., if (ACCX) \(\leq\) (M)
(unsigned binary numbers)
Description: Causes a branch if ( C is set) OR ( Z is set).
If the BLS instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the unsigned binary number represented by the minuend (i.e., ACCX) was less than or equal to the unsigned binary number represented by the subtrahend (i.e., M). See BRA instruction for details of the execution of the branch.

\section*{Condition}

Codes: Not affected.
Addressing
Formats: See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
\cline { 4 - 6 } \\
\cline { 4 - 6 } \\
Byte of Machine Code
\end{tabular}} \\
\hline REL & 3 & 2 & Hex. & Oct. & Dec. \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0002+\operatorname{Rel}\) if \((\mathrm{N}) \oplus(\mathrm{V})=1\)
i.e., if (ACCX) < (M)
(two's complement numbers)
Description: Causes a branch if ( N is set AND V is clear) OR ( N is clear AND V is set). If the BLT instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e., ACCX) was less than the two's complement number represented by the subtrahend (i.e., M). See BRA instruction for details of the branch.

\section*{Condition}

Codes: Not affected.
Addressing
Formats: \(\quad\) See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & Hex. & Oct. & Dec. \\
\hline REL & 3 & 2 & 2D & 055 & 045 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC}-(\mathrm{PC})+\mathbf{0 0 0 2}+\operatorname{Rel}\) if \((\mathrm{N})=\mathbf{1}\)
Description: Tests the state of the \(\mathbf{N}\) bit in the condition code register and causes a branch if it is set.
See BRA instruction for details of the execution of the branch.

\section*{Condition}

Codes:
Not affected.
Addressing
Formats: See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing Modes} & \multirow[t]{2}{*}{Execution Time (No. of Cycles)} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Number of } \\
\text { Bytes of } \\
\text { Machine Code } \\
\hline
\end{gathered}
\]} & \multicolumn{3}{|l|}{Coding of First (or Only) Byte of Machine Code} \\
\hline & & & Hex. & Oct. & Dec. \\
\hline REL & 3 & 2 & 2B & 053 & 043 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC}-(\mathrm{PC})+0002+\operatorname{Rel}\) if \((\mathrm{Z})=0\)
Description: Tests the state of the Z bit in the condition code register and causes a branch if it is clear.
See BRA instruction for details of the execution of the branch.

\section*{Condition}

Codes: Not affected.
Addressing
Formats: See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Addressing \\
Modes
\end{tabular} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline REL & 3 & 2 & Hex. & Oct. & Dec. \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0002+\) Rel if \((\mathbf{N})=\mathbf{0}\)
Description: Tests the state of the N bit in the condition code register and causes a branch if it is clear.
See BRA instruction for details of the execution of the branch.
Condition
Codes:
Not affected.
Addressing
Formats:
See Table A-8.

\section*{Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 7 } & & & Hex. & Oct. & Dec. \\
\hline REL & 3 & 2 & \(2 A\) & 052 & 042 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0002+\) Rel
Description: Unconditional branch to the address given by the foregoing formula, in which REL is the relative offset stored as a two's complement number in the second byte of machine code corresponding to the branch instruction.
Note: The source program specifies the destination of any branch instruction by its absolute address, either as a numerical value or as a symbol or expression which can be numerically evaluated by the assembler. The assembler obtains the relative address Rel from the absolute address and the current value of the location counter.

Condition
Codes: Not affected.
Addressing
Formats: See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline REL & 3 & 2 & Hex. & Oct. & Dec. \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC}-(\mathrm{PC})+0002\)
Description: Never branches. In effect, this two byte instruction can be considered as a NOP (No operation) requiring three cycles for execution. Its inclusion in the MC6801 instruction set is to provide a complement for the BRA instruction. The instruction is useful during program debug to "negate" the effect of another branch instruction without disturbing its offset byte. Having a complement for BRA is useful in compiler implementations. All MC6801 branch instructions have a complement.

\section*{Condition}

Codes:
Not affected.
Addressing
Formats:
See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & & Hex. & Oct. & Dec. \\
\hline REL & 3 & 2 & 21 & 041 & 033 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0002\)
1 (PCL)
SP-(SP) - 0001
\(1(\mathrm{PCH})\)
SP \(\leftarrow\) (SP) -0001
\(\mathrm{PC} \leftarrow(\mathrm{PC})+\mathrm{Rel}\)
Description: The program counter is incremented by 2 . The less significant byte of the contents of the program counter is pushed into the stack. The stack pointer is then decremented (by 1). The more significant byte of the contents of the program counter is then pushed onto the stack. The stack pointer is again decremented (by 1). A branch then occurs to the location specified by the branch. See BRA instruction for details of the execution of the branch.

Condition
Codes: Not affected.
Addressing
Formats: See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing Modes} & \multirow[t]{2}{*}{Execution Time (No. of Cycles)} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Number of } \\
\text { Bytes of } \\
\text { Machine Code }
\end{gathered}
\]} & \multicolumn{3}{|l|}{Coding of First (or Only) Byte of Machine Code} \\
\hline & & & Hex. & Oct. & Dec. \\
\hline REL & 6 & 2 & 8D & 215 & 141 \\
\hline
\end{tabular}

\section*{BRANCH TO SUBROUTINE EXAMPLE}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & \begin{tabular}{l}
Memory \\
Location
\end{tabular} & Machine Code (Hex) & Label & \begin{tabular}{l}
Assembler \\
Language \\
Operator
\end{tabular} & Operand \\
\hline \multirow[t]{2}{*}{A. Before
PC} & \(\leftarrow\) & \$1000 & & & BSR & CHARLI \\
\hline & & \$1001 & 50 & & & CHARLI \\
\hline SP & \(\leftarrow\) & SEFFF & & & & \\
\hline B. After & & & & & & \\
\hline PC & \(\leftarrow\) & \$1052 & ** & CHARLI & *** & ***** \\
\hline SP & - & SEFFD & & & & \\
\hline & & \$EFFE & 10 & & & \\
\hline & & \$EFFF & 02 & & & \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \longleftarrow(\mathrm{PC})+0002+\operatorname{Rel}\) if \((\mathrm{V})=0\)
Description: Tests the state of the V bit in the condition code register and causes a branch if it is clear.
See BRA instruction for details of the execution of the branch.

\section*{Condition}

Codes:
Not affected.
Addressing
Formats:
See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 2 & Hex. & Oct. & Dec. \\
\hline REL & 3 & 28 & 050 & 040 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \longleftarrow(\mathrm{PC})+0002+\operatorname{Rel}\) if \((\mathrm{V})=1\)
Description: Tests the state of the V bit in the condition code register and causes a branch if it is set.
See BRA instruction for details of the execution of the branch.

\section*{Condition}

Codes: Not affected.
Addressing
Formats: See Table A-8.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 2 & Hex. & Oct. & Dec. \\
\hline REL & 3 & 29 & 051 & 041 \\
\hline
\end{tabular}

Operation: (ACCA) - (ACCB)
Description: Compares the contents of ACCA to the contents of ACCB and sets the condition codes, which may be used for arithmetic and logical conditional branches. Both operands are unaffected.

\section*{Condition}

\section*{Codes:}

H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result of the subtraction is set; cleared otherwise.
Z: Set if all bits of the result of the subtraction are cleared; cleared otherwise.
V : Set if the subtraction results in two's complement overflow; cleared otherwise.
C: Set if the subtraction requires a borrow in the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:
\(\mathrm{N}=\mathrm{R} 7\)
\(\mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \bullet \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathrm{V}=\mathrm{A} 7 \bullet \overline{\mathrm{~B}} 7 \cdot \overline{\mathrm{R}} 7+\overline{\mathrm{A}} 7 \cdot \mathrm{~B} 7 \cdot \mathrm{R} 7\)
\(\mathrm{C}=\overline{\mathrm{A}} 7 \bullet \mathrm{~B} 7+\mathrm{B} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \overline{\mathrm{~A}} 7\)
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & Hex. & Oct. & Dec. \\
\hline INH & 2 & 1 & 11 & 021 & 017 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{C}\) bit \(\leftarrow 0\)
Description: Clears the C bit in the condition code register.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N: Not affected.
Z: Not affected.
V: Not affected.
C: Cleared.
Boolean Formulae for Condition Codes:
\[
\mathrm{C}=0
\]

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 2 & 1 & Hex. & Oct. \\
\hline INH & & & Dec. \\
\hline
\end{tabular}

Operation: \(\quad\) I bit \(\leftarrow 0\)
Description: Clears the interrupt mask bit in the condition code register. When the I bit is clear, all interrupts are enabled.

\section*{Condition}

Codes: H: Not affected.
I: Cleared.
N : Not affected.
Z: Not affected.
V: Not affected.
C: Not affected.

\section*{Boolean Formulae for Condition Codes:}
\[
\mathrm{I}=0
\]

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 5 - 6 } & & & Hex. & Oct. & Dec. \\
\hline INH & 2 & 1 & 0 E & 016 & 014 \\
\hline
\end{tabular}

Operation: ACCX \(\leftarrow 00\)
or: \(\quad\) M \(\leftarrow 0\)
Description: The contents of ACCX or M are replaced with zeros.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Cleared.
Z: Set.
V: Cleared.
C: Cleared.
Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{N}=0 \\
& \mathrm{Z}=1 \\
& \mathrm{~V}=0 \\
& \mathrm{C}=0
\end{aligned}
\]

Addressing
Formats: See Table A-3.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 1 & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & \(4 F\) & 117 & 079 \\
B & 2 & 3 & \(5 F\) & 137 & 095 \\
EXT & 6 & 2 & \(7 F\) & 177 & 127 \\
IND & 6 & \(6 F\) & 157 & 111 \\
\hline
\end{tabular}

Operation: \(\quad\) V bit \(\leftarrow 0\)
Description: Clears the two's complement overflow bit in the condition code register.
Condition Codes:

H: Not affected.
I: Not affected.
N : Not affected.
Z: Not affected.
V: Cleared.
C: Not affected.
Boolean Formulae for Condition Codes:
\[
V=0
\]

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 5 - 6 } & & 1 & Hex. & Oct. & Dec. \\
\hline INH & 2 & 1 & \(0 A\) & 012 & 010 \\
\hline
\end{tabular}

Operation: \(\quad(A C C X)-(M)\)
Description: Compares the contents of ACCX to the contents of M and determines the condition codes, which may be used subsequently for controlling conditional branching. Both operands are unaffected.

Condition
Codes:
H: Not affected.
I: Not affected.
N : Set if the most significant bit of the result of the subtraction is set; cleared otherwise.
Z: Set if all bits of the result of the subtraction are cleared; cleared otherwise.
V: Set if the subtraction results in two's complement overflow: cleared otherwise.
C: Set if the absolute value of the contents of memory is larger than the absolute value of the accumulator; cleared otherwise.

\section*{Boolean Formulae for Condition Codes:}
\[
\begin{aligned}
& \mathrm{N}=\mathrm{R} 7 \\
& \mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \bullet \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=\mathrm{X} 7 \bullet \overline{\mathrm{M} 7} \cdot \overline{\mathrm{R}} 7+\overline{\mathrm{X}} 7 \bullet \mathrm{M} 7 \bullet \mathrm{R} 7 \\
& \mathrm{C}=\overline{\mathrm{X}} 7 \bullet \mathrm{M} 7+\mathrm{M} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \overline{\mathrm{X}} 7
\end{aligned}
\]

\section*{Addressing}

Formats: See Table A-1.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 2 & Hex. & Oct. & Dec. \\
\hline A IMM & 2 & 2 & 81 & 201 & 129 \\
A DIR & 3 & 3 & 91 & 221 & 145 \\
A EXT & 4 & 2 & B1 & 261 & 177 \\
A IND & 4 & 2 & A1 & 241 & 161 \\
B IMM & 2 & 2 & C1 & 301 & 193 \\
B DIR & 3 & 3 & D1 & 321 & 209 \\
B EXT & 4 & 2 & F1 & 361 & 241 \\
B IND & 4 & & E1 & 341 & 225 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{ACCX}-\longrightarrow(\mathrm{ACCX})=\mathrm{FF}-(\mathrm{ACCX})\)
or:
\(\mathrm{M} \leftarrow \rightarrow \mathbf{( M )}=\mathrm{FF}-(\mathrm{M})\)
Description: Replaces the contents of ACCX or \(M\) with its one's complement. (Each bit of the contents of ACCX or \(M\) is replaced with the complement of that bit).

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N: Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V: Cleared.
C: Set.
Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{N}=\mathbf{R} 7 \\
& \mathrm{Z}=\overline{\mathrm{R}} 7 \cdot \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \cdot \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=0 \\
& \mathrm{C}=1
\end{aligned}
\]

Addressing
Formats:
See Table A-3.

\section*{Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 5 - 6 } & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & 43 & 103 & 067 \\
B & 2 & 1 & 53 & 123 & 083 \\
EXT & 6 & 3 & 73 & 163 & 115 \\
IND & 6 & 2 & 63 & 143 & 099 \\
\hline
\end{tabular}

\section*{CPX}

Operation: (IX) - \((M: M+1)\)
Description: Compares the contents of the index register with a 16 bit value at the address specified and sets the condition codes accordingly. The compare is accomplished internally by doing a 16 bit subtract of ( \(\mathrm{M}: \mathrm{M}+1\) ) from the index register without modifying either the index register or ( \(M: M+1\) ).

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of the result of the subtraction is set; cleared otherwise.
Z: Set if all bits of the internal result are cleared; cleared otherwise.
V: Set if the subtraction results in two's complement overflow; cleared otherwise.
C: Set if the absolute value of the contents of memory is larger than the absolute value of the index register; cleared otherwise.

Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \text { N = R15 } \\
& \mathrm{Z}=\overline{\mathrm{R}} 15 \cdot \overline{\mathrm{R}} 14 \bullet \overline{\mathrm{R}} 13 \cdot \overline{\mathrm{R}} 12 \bullet \overline{\mathrm{R}} 11 \cdot \overline{\mathrm{R}} 10 \cdot \overline{\mathrm{R}} 9 \cdot \overline{\mathrm{R}} 8 \cdot \overline{\mathrm{R}} 7 \cdot \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=\mathrm{IX} 15 \cdot \overline{\mathrm{M}} 15 \cdot \overline{\mathrm{R}} 15+\overline{\mathrm{IX}} 15 \cdot \mathrm{M} 15 \bullet \mathrm{R} 15 \\
& \mathrm{C}=\overline{\mathrm{I}} 15 \cdot \mathrm{M} 15+\mathrm{M} 15 \bullet \mathrm{R} 15+\mathrm{R} 15 \bullet \overline{\mathrm{I}} 15
\end{aligned}
\]

Addressing
Formats: See Table A-5.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 3 & Hex. & Oct. & Dec. \\
\hline IMM & 4 & 2 & 8 C & 214 & 140 \\
DIR & 5 & 3 & 9C & 234 & 156 \\
EXT & 6 & 2 & BC & 274 & 188 \\
IND & 6 & AC & 254 & 172 \\
\hline
\end{tabular}

Operation: Adds hexadecimal numbers \(00,06,60\), or 66 to ACCA, and may also set the carry bit, as indicated in the following table:
\begin{tabular}{|c|c|c|c|c|c|}
\hline State of C-Bit Before DAA (Column 1) & \begin{tabular}{l}
Upper \\
Half-Byte \\
(Bits 4-7) \\
(Column 2)
\end{tabular} & Initial Half-Carry H-Bit (Column 3) & \begin{tabular}{l}
Lower \\
to ACCA \\
(Bits 0-3) \\
(Column 4)
\end{tabular} & \begin{tabular}{l}
Number \\
Added \\
After \\
By DAA \\
(Column 5)
\end{tabular} & \begin{tabular}{l}
State of C-Bit \\
DAA \\
(Column 6)
\end{tabular} \\
\hline 0 & 0-9 & 0 & 0-9 & 00 & 0 \\
\hline 0 & 0-8 & 0 & A-F & 06 & 0 \\
\hline 0 & 0-9 & 1 & 0-3 & 06 & 0 \\
\hline 0 & A-F & 0 & 0-9 & 60 & 1 \\
\hline 0 & 9-F & 0 & A-F & 66 & 1 \\
\hline 0 & A-F & & 0-3 & 66 & 1 \\
\hline 1 & 0-2 & 0 & 0-9 & 60 & 1 \\
\hline 1 & 0-2 & 0 & A-F & 66 & 1 \\
\hline 1 & 0-3 & 1 & 0-3 & 66 & 1 \\
\hline
\end{tabular}

Columns (1) through (4) of the above table represent all possible cases which can result from any of the operations \(\mathrm{ABA}, \mathrm{ADD}\), or ADC , with initial carry either set or clear, applied to two binary-coded-decimal operands. The table shows hexadecimal values.

Description: If the contents of ACCA and the state of the carry-borrow bit C and the halfcarry bit H are all the result of applying any of the operations ABA, ADD, or ADC to binary-coded-decimal operands, with or without an initial carry, the DAA operation will function as follows.
Subject to the above condition, the DAA operation will adjust the contents of ACCA and the C bit to represent the correct binary-coded-decimal sum and the correct state of the carry.

\section*{Condition}

\section*{Codes:}

H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V: Not defined.
C: Set or clear according to the same rule as if the DAA and an immediately preceding ABA, ADD, or ADC were replaced by a hypothetical binary-coded-decimal addition.

Boolean Formulae for Condition Codes:
\(\mathrm{N}=\mathrm{R} 7\)
\(\mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \cdot \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
C=See table above.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & 2 & 1 & Hex. & Oct. & Dec. \\
\hline INH & 2 & 19 & 031 & 025 \\
\hline
\end{tabular}

Operation: \(\quad\) ACCX \(-(A C C X)-01\)
or: \(\quad \mathbf{M} \leftarrow(M)-01\)
Description: Subtract one from the contents of ACCX or M.
The \(\mathrm{N}, \mathrm{Z}\), and V condition codes are set or reset according to the results of the operation.
The \(\mathbf{C}\) bit is not affected by the operation.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if there was two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (ACCX) or (M) was 80 before the operation.
C: Not affected.

\section*{Boolean Formulae for Condition Codes:}
\(\mathrm{N}=\mathrm{R} 7\)
\(\mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathrm{V}=\mathrm{X} 7 \bullet \overline{\mathrm{X}} 6 \bullet \overline{\mathrm{X}} 5 \cdot \overline{\mathrm{X}} 4 \bullet \overline{\mathrm{X}} 3 \bullet \overline{\mathrm{X}} 2 \bullet \overline{\mathrm{X}} 1 \cdot \overline{\mathrm{X}} 0=\overline{\mathrm{R}} 7 \bullet \mathrm{R} 6 \bullet \mathrm{R} 5 \bullet \mathrm{R} 4 \bullet \mathrm{R} 3 \bullet \mathrm{R} 2 \bullet \mathrm{R} 1 \cdot \mathrm{R} 0\)
Addressing
Formats: See Table A-3.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 2 & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & 4 A & 112 & 074 \\
B & 2 & 3 & \(5 A\) & 132 & 090 \\
EXT & 6 & 2 & \(7 A\) & 172 & 122 \\
IND & 6 & 6A & 152 & 106 \\
\hline
\end{tabular}

Operation: \(\quad \mathbf{S P} \leftarrow(\mathbf{S P})-0001\)
Description: Subtract one from the stack pointer.
Condition
Codes:
Not affected.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & 3 & 1 & Hex. & Oct. & Dec. \\
\hline INH & 3 & & 34 & 064 & 052 \\
\hline
\end{tabular}

Operation: IX \(-(\mathrm{IX})-0001\)
Description: Subtract one from the index register.
Only the Z bit is set or reset according to the result of this operation.
Condition
Codes: H: Not affected.
I: Not affected.
N : Not affected.
Z: Set if all bits of the result are cleared; cleared otherwise.
V: Not affected.
C: Not affected.

\section*{Boolean Formulae for Condition Codes:}
\(\mathrm{Z}=(\overline{\mathrm{RH}} 7 \bullet \stackrel{\mathrm{RH}}{ } 6 \bullet \overline{\mathrm{RH}} 5 \bullet \overline{\mathrm{RH}} 4 \bullet \cdot \overline{\mathrm{RH}} 3 \bullet \overline{\mathrm{RH}} 2 \bullet \overline{\mathrm{RH}} 1 \bullet \overline{\mathrm{RH}} 0) \bullet\)
\((\overline{\mathrm{RL}} 7 \bullet \overline{\mathrm{RL}} 6 \bullet \overline{\mathrm{RL}} 5 \cdot \overline{\mathrm{RL}} 4 \cdot \overline{\mathrm{RL}} 3 \bullet \overline{\mathrm{RL}} 2 \cdot \overline{\mathrm{RL}} 1 \cdot \overline{\mathrm{RL}} 0)\)
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 5 - 7 } & Hex. & Oct. & Dec. \\
\hline INH & 3 & 1 & 09 & 011 & 009 \\
\hline
\end{tabular}

Operation: \(\quad\) ACCX \(-(A C C X) \oplus(M)\)
Description: Perform logical EXCLUSIVE OR between the contents of ACCX and the contents of M, and places the result in ACCX. (Each bit of ACCX after the operation will be the logical EXCLUSIVE OR of the corresponding bit of \(M\) and ACCX before the operation.)

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V: Cleared.
C: Not affected.

\section*{Boolean Formulae for Condition Codes:}
\[
\begin{aligned}
& \mathrm{N}=\mathrm{R} 7 \\
& \mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=0
\end{aligned}
\]

\section*{Addressing}

Formats: See Table A-1.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & Hex. & Oct. & Dec. \\
\hline A IMM & 2 & 2 & 88 & 210 & 136 \\
A DIR & 3 & 2 & 98 & 230 & 152 \\
A EXT & 4 & 3 & B8 & 270 & 184 \\
A IND & 4 & 2 & A8 & 250 & 168 \\
B IMM & 2 & 2 & C8 & 310 & 200 \\
B DIR & 3 & 2 & D8 & 330 & 216 \\
B EXT & 4 & 3 & F8 & 370 & 248 \\
B IND & 4 & 2 & E8 & 350 & 232 \\
\hline
\end{tabular}

Operation: \(\quad\) ACCX \(\leftarrow(A C C X)+01\)
or: \(\quad \mathbf{M} \leftarrow(\mathbf{M})+01\)
Description: Add one to the contents of ACCX or M.
The \(\mathrm{N}, \mathrm{Z}\), and V condition codes are set or reset according to the results of this operation.
The C bit is not affected by the operation.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if there is a two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow will occur if and only if (ACCX) or (M) was 7F before the operation.
C: Not affected.

\section*{Boolean Formulae for Condition Codes:}
\[
\begin{aligned}
& \mathrm{N}=\mathrm{R} 7 \\
& \mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=\overline{\mathrm{X}} 7 \bullet \mathrm{X} 6 \bullet \mathrm{X} 5 \cdot \mathrm{X} 4 \bullet \mathrm{X} 3 \bullet \mathrm{X} 2 \bullet \mathrm{X} 1 \bullet \mathrm{X} 0
\end{aligned}
\]

Addressing Formats: See Table A-3.

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 1 & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & 4 C & 114 & 076 \\
B & 2 & 3 & 5 C & 134 & 092 \\
EXT & 6 & 2 & 7 C & 174 & 124 \\
IND & 6 & 6 C & 154 & 108 \\
\hline
\end{tabular}

Operation: \(\quad S P \longleftarrow(S P)+0001\)
Description: Add one to the stack pointer.

\section*{Condition}

Codes: Not affected.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & & Hex. & Oct. & Dec. \\
\hline INH & 3 & 1 & 31 & 061 & 049 \\
\hline
\end{tabular}

INX

Operation: \(\quad\) IX \(\leftarrow(I X)+0001\)
Description: Add one to the index register.
Only the Z bit is set or reset according to the result of this operation.
Condition
Codes:
H: Not affected.
I: Not affected.
N : Not affected.
Z: Set if all 16 bits of the result are cleared; cleared otherwise.
V: Not affected.
C: Not affected.

\section*{Boolean Formulae for Condition Codes:}
\[
\begin{aligned}
\mathrm{Z}= & (\overline{\mathrm{RH}} 7 \bullet \overline{\mathrm{RH}} 6 \bullet \overline{\mathrm{RH}} 5 \cdot \overline{\mathrm{RH}} 4 \bullet \overline{\mathrm{RH}} 3 \bullet \overline{\mathrm{RH}} 2 \bullet \overline{\mathrm{RH}} 1 \bullet \overline{\mathrm{RH}} 0) \bullet \\
& (\overline{\mathrm{RL}} 7 \cdot \overline{\mathrm{RL}} 6 \bullet \overline{\mathrm{RL}} 5 \bullet \overline{\mathrm{RL}} 4 \bullet \overline{\mathrm{RL}} 3 \cdot \overline{\mathrm{RL}} 2 \bullet \overline{\mathrm{RL}} 1 \bullet \overline{\mathrm{RL}} 0)
\end{aligned}
\]

\section*{Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & & Hex. & Oct. & Dec. \\
\hline INH & 3 & 1 & 08 & 010 & 008 \\
\hline
\end{tabular}

Operation: PC \(\leftarrow\) effective address
Description: A jump occurs to the instruction stored at the effective address. The effective address is obtained according to the rules for EXTended or INDexed addressing.

\section*{Condition}

Codes:
Not affected.
Addressing
Formats:
See Table A-7.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 3 & Hex. & Oct. & Dec. \\
\hline EXT & 3 & 2 & 7 E & 176 & 126 \\
IND & 3 & 2 & 6 E & 156 & 110 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0003\) (for EXTended addressing)
\(\mathrm{PC}-(\mathrm{PC})+0002\) (for INDexed addressing)
1 (PCL)
SP-(SP)-0001
\(\downarrow\) (PCH)
SP-(SP) - 0001
PC -effective address
Description: The program counter is incremented by 3 or by 2 , depending on the addressing mode, and is then pushed onto the stack, eight bits at a time. The stack pointer points to the next empty location in the stack. A jump occurs to the instruction stored at the numerical address. The effective address is obtained according to the rules for EXTended or INDexed addressing.

\section*{Condition}

Codes: Not affected.
Addressing
Formats: See Table A-7.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 3 & Hex. & Oct. & Dec. \\
\hline EXT & 6 & 2 & BD & 275 & 189 \\
IND & 6 & 2 & AD & 255 & 173 \\
DIR & 5 & & 9D & 235 & 157 \\
\hline
\end{tabular}

\section*{JUMP TO SUBROUTINE EXAMPLE (EXTENDED MODE)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & \begin{tabular}{l}
Memory \\
Location
\end{tabular} & \begin{tabular}{l}
Machine \\
Code (Hex)
\end{tabular} & Label & Assembler Language Operator & Operand \\
\hline \multirow[t]{3}{*}{A. Before: PC} & \(\rightarrow\) & \$0FFF & BD & & JSR & CHARLI \\
\hline & & \$1000 & 20 & & & \\
\hline & & \$1001 & 77 & & & \\
\hline SP & \(\leftarrow\) & \$EFFF & & & & \\
\hline \multicolumn{7}{|l|}{B. After:} \\
\hline PC & \(\rightarrow\) & \$2077 & ** & CHARLI & *** & ***** \\
\hline \multirow[t]{3}{*}{S} & \(\rightarrow\) & \$EFFD & & & & \\
\hline & & \$EFFE & 10 & & & \\
\hline & & \$EFFF & 02 & & & \\
\hline
\end{tabular}

Operation: \(\quad\) ACCX \(\leftarrow(M)\)
Description: Loads the contents of memory into the accumulator. The condition codes are set according to the data.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise
V: Cleared.
C: Not affected.
Boolean Formulae for Condition Codes:
\(\mathrm{N}=\mathrm{R} 7\)
\(\mathbf{Z}=\overline{\mathbf{R}} 7 \cdot \overline{\mathbf{R}} 6 \cdot \overline{\mathbf{R}} 5 \cdot \overline{\mathbf{R}} 4 \bullet \overline{\mathbf{R}} 3 \cdot \overline{\mathbf{R}} 2 \cdot \overline{\mathbf{R}} 1 \cdot \overline{\mathbf{R}} 0\)
V=0
Addressing
Formats: See Table A-1.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & Hex. & Oct. & Dec. \\
\hline A IMM & 2 & 2 & 86 & 206 & 134 \\
A DIR & 3 & 2 & 96 & 226 & 150 \\
A EXT & 4 & 3 & B6 & 266 & 182 \\
A IND & 4 & 2 & A6 & 246 & 166 \\
B IMM & 2 & 2 & C6 & 306 & 198 \\
B DIR & 3 & 2 & D6 & 326 & 214 \\
B EXT & 4 & 3 & F6 & 366 & 246 \\
B IND & 4 & 2 & E6 & 346 & 230 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{ACCD} \longleftarrow(\mathrm{M}: \mathrm{M}+1)\)
Description: Loads the contents of memory locations \(M\) and \(M+1\) into the double accumulator D . The condition codes are set according to the data.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set by the operation; cleared otherwise.
Z: Set if all bits of the result are cleared by the operation; cleared otherwise.
V: Cleared.
C: Not affected.

\section*{Boolean Formulae for Condition Codes:}
\[
\begin{aligned}
& \mathrm{N}=\mathrm{R} 15 \\
& \mathrm{Z}=\overline{\mathrm{R}} 15 \cdot \overline{\mathrm{R}} 14 \bullet \overline{\mathrm{R}} 13 \cdot \overline{\mathrm{R}} 12 \cdot \overline{\mathrm{R}} 11 \cdot \overline{\mathrm{R}} 10 \cdot \overline{\mathrm{R}} 9 \bullet \cdot \overline{\mathrm{R}} 8 \cdot \overline{\mathrm{R}} 7 \cdot \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=0
\end{aligned}
\]

Addressing
Formats: See Table A-5.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 3 & Hex. & Oct. & Dec. \\
\hline IMM & 3 & 2 & CC & 314 & 204 \\
DIR & 4 & 3 & DC & 334 & 220 \\
EXT & 5 & 2 & FC & 374 & 252 \\
IND & 5 & EC & 354 & 236 \\
\hline
\end{tabular}

Operation: \(\quad\) SPH \(\longleftarrow(M)\)
\(\mathrm{SPL} \leftarrow(\mathrm{M}+1)\)
Description: Loads the more significant byte of the stack pointer from the byte of memory at the address specified by the program, and loads the less significant byte of the stack pointer from the next byte of memory, at one plus the address specified by the program.

\section*{Condition}

\section*{Codes:}

H: Not affected.
I: Not affected.
N : Set if the most significant bit of the stack pointer is set by the operation; cleared otherwise.
Z: Set if all bits of the stack pointer are cleared by the operation; cleared otherwise.
V: Cleared.
C: Not affected.
Boolean Formulae for Condition Codes:
N = RH7
\(\mathrm{Z}=(\overline{\mathrm{RH}} 7 \bullet \overline{\mathrm{RH}} 6 \bullet \overline{\mathrm{RH}} 5 \cdot \overline{\mathrm{RH}} 4 \bullet \overline{\mathrm{RH}} 3 \cdot \overline{\mathrm{RH}} 2 \cdot \overline{\mathrm{RH}} 1 \cdot \overline{\mathrm{RH}} 0) \bullet\)
\((\overline{\mathrm{RL}} 7 \cdot \overline{\mathrm{RL}} 6 \cdot \overline{\mathrm{RL}} 5 \cdot \overline{\mathrm{RL}} 4 \cdot \overline{\mathrm{RL}} 3 \cdot \overline{\mathrm{RL}} 2 \cdot \overline{\mathrm{RL}} 1 \cdot \overline{\mathrm{RL}} 0)\)
\(\mathrm{V}=0\)
Addressing
Formats:
See Table A-5.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 7 } & & 3 & 3 & Hex. & Oct. \\
\hline IMM & 4 & 2 & 8 E & 216 & 142 \\
DIR & 5 & 3 & 9 E & 236 & 158 \\
EXT & 5 & 2 & BE & 276 & 190 \\
IND & & & AE & 256 & 174 \\
\hline
\end{tabular}

Operation: \(\quad\) IXH \(\leftarrow(M)\)
\(\mathbf{I X L} \leftarrow(\mathbf{M}+1)\)
Description: Loads the more significant byte of the index register from the byte of memory at the address specified by the program, and loads the less significant byte of the index register from the next byte of memory, at one plus the address specified by the program.

\section*{Condition}

\section*{Codes:}

H: Not affected.
I: Not affected.
N : Set if the most significant bit of the index register is set by the operation; cleared otherwise.
Z: Set if all bits of the index register are cleared by the operation; cleared otherwise.
V: Cleared.
C: Not affected.
Boolean Formulae for Condition Codes:
N = RH7
\(\mathrm{Z}=(\overline{\mathrm{RH}} 7 \cdot \overline{\mathrm{RH}} 6 \bullet \overline{\mathrm{RH}} 5 \cdot \overline{\mathrm{RH}} 4 \cdot \overline{\mathrm{RH}} 3 \cdot \overline{\mathrm{RH}} 2 \cdot \overline{\mathrm{RH}} 1 \cdot \overline{\mathrm{RH}} 0) \cdot\)
\((\overline{\mathrm{RL}} 7 \cdot \overline{\mathrm{RL}} 6 \cdot \overline{\mathrm{RL}} 5 \cdot \overline{\mathrm{RL}} 4 \cdot \overline{\mathrm{RL}} 3 \cdot \overline{\mathrm{RL}} 2 \cdot \overline{\mathrm{RL}} 1 \cdot \overline{\mathrm{RL}} 0)\)
\(\mathrm{V}=0\)
Addressing
Formats: See Table A-5.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 5 - 7 } & & 3 & Hex. & Oct. & Dec. \\
\hline IMM & 3 & 2 & CE & 316 & 206 \\
DIR & 4 & 3 & DE & 336 & 222 \\
EXT & 5 & 2 & FE & 376 & 254 \\
IND & 5 & EE & 356 & 238 \\
\hline
\end{tabular}

Operation:


Description: Shifts all bits of the ACCX or M one place to the left. Bit 0 is loaded with a zero. The C bit is loaded from the most significant bit of ACCX or M.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if, after the completion of the shift operation, ( N is set and C is cleared) OR ( N is cleared and C is set); cleared otherwise.
C: Set if, before the operation, the most significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:
N = R7
\(\mathrm{Z}=\overline{\mathrm{R}} 7 \cdot \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \cdot \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathrm{V}=\mathrm{N} \oplus \mathrm{C}=[\mathrm{N} \bullet \overline{\mathrm{C}}]+\left[\overline{\mathrm{N}}^{\bullet} \mathrm{C}\right]\)
(the foregoing formula assumes values of N and C after the shift operation) C \(=\) M7

Addressing
Formats: See Table A-3.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Codes
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 1 & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & 48 & 110 & 072 \\
B & 2 & 3 & 58 & 130 & 088 \\
EXT & 6 & 2 & 78 & 170 & 120 \\
IND & 6 & 68 & 150 & 104 \\
\hline
\end{tabular}

Operation:


Description: Shifts all bits of ACCD one place to the left. Bit 0 is loaded with a zero. The C bit is loaded from the most significant bit of ACCD.

\section*{Condition}

\section*{Codes:}

H: Not affected.
I: Not affected.
N : Set if most significant bit of result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if, after the completion of the shift operation, ( N is set and C is cleared) or ( N is cleared and C is set); cleared otherwise.
C: Set if before the operation the most significant bit of ACCD was set; cleared otherwise.

Boolean Formulae for Condition Codes:
\(\mathrm{N}=\mathrm{R} 15\)
\(\mathrm{Z}=\overline{\mathrm{R}} 15 \cdot \overline{\mathrm{R}} 14 \cdot \overline{\mathrm{R}} 13 \cdot \overline{\mathrm{R}} 12 \cdot \overline{\mathrm{R}} 11 \cdot \overline{\mathrm{R}} 10 \cdot \overline{\mathrm{R}} 9 \cdot \overline{\mathrm{R}} 8 \cdot \overline{\mathrm{R}} 7 \cdot \stackrel{\mathrm{R}}{ } 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \cdot \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathbf{V}=\mathrm{N} \oplus \mathrm{C}=[\mathrm{N} \bullet \overline{\mathrm{C}}]+\left[\overline{\mathrm{N}}^{\bullet} \mathrm{C}\right]\)
C=D15
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 5 - 6 } & Hex. & Oct. & Dec. \\
\hline INH & 3 & 1 & 05 & 005 & 005 \\
\hline
\end{tabular}

Operation:


Description: Shifts all bits of ACCX or M one place to the right. Bit 7 is loaded with a zero. The C bit is loaded from the least significant bit of ACCX or M .

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Cleared.
Z: Set if all bits of the result are cleared; cleared otherwise.
V: Set if, after the completion of the shift operation, ( \(\mathbf{N}\) is set and \(\mathbf{C}\) is cleared) OR ( N is cleared and C is set); cleared otherwise.
C: Set if, before the operation, the least significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:
\(\mathrm{N}=0\)
\(\mathrm{Z}=\overline{\mathbf{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \bullet \overline{\mathrm{R}} 2 \bullet \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathbf{V}=\mathbf{N} \oplus \mathbf{C}=[\mathbf{N} \bullet \overline{\mathrm{C}}]+\left[\overline{\mathrm{N}}{ }^{\bullet} \mathrm{C}\right]\)
(the foregoing formula assumes values of N and C after the shift operation).
\(\mathrm{C}=\mathrm{M} 0\)

\section*{Addressing}

Formats: See Table A-3.

\section*{Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 1 & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & 44 & 104 & 068 \\
B & 2 & 3 & 54 & 124 & 084 \\
EXT & 6 & 2 & 74 & 164 & 116 \\
IND & 6 & 64 & 144 & 100 \\
\hline
\end{tabular}

\section*{Operations:}


Description: Shifts all bits of ACCD one place to the right. Bit 15 (MSB of ACCA) is loaded with zero. The C bit is loaded from the least significant bit of ACCD (LSB of ACCB).

\section*{Condition}

Codes:
H: No affected.
I: Not affected.
N : Cleared.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if, after completion of the shift operation, ( N is set and C is cleared) OR ( N is cleared and C is set); cleared otherwise.
C: Set if, before the shift, the least significant bit of ACCD was set; cleared otherwise.

Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{N}=0 \\
& \mathrm{Z}=\overline{\mathrm{R}} 15 \bullet \overline{\mathrm{R}} 14 \bullet \overline{\mathrm{R}} 13 \cdot \overline{\mathrm{R}} 12 \bullet \overline{\mathrm{R}} 11 \bullet \overline{\mathrm{R}} 10 \bullet \overline{\mathrm{R}} 9 \bullet \overline{\mathrm{R}} 8 \cdot \overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \bullet \overline{\mathrm{R}} 2 \bullet \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=\mathrm{N} \oplus \mathrm{C}=(\overline{\mathrm{N}} \bullet \mathrm{C}]+[\overline{\mathrm{N}} \cdot \mathrm{C}] \\
& \mathrm{C}=\mathrm{D} 0
\end{aligned}
\]

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline Modes & Execution Time & (No. of Cycles) & Machine Code & Hex. & Oct. \\
\hline INH & 3 & 1 & 04 & 004 & 004 \\
\hline
\end{tabular}

Operation: ACCD - ACCA \(^{*}\) ACCB
Description: Multiplies the 8 bits in Accumulator A by the 8 bits in Accumulator B to obtain a 16 bit unsigned number in the double accumulator, \(D\).

\section*{Condition}

\section*{Codes:}

H: Not affected.
I: Not affected.
N : Not affected.
Z: Not affected.
V: Not affected.
C: Set if bit 7 of result (ACCB B7) is set; cleared otherwise.

\section*{Boolean Formulae for Condition Codes:}
\(\mathrm{C}=\mathrm{R} 7\)
NOTE:
The C-bit can be used to round the 16 -bit result to an 8 -bit result as shown in the following sequence:

MUL
ADCA \#0
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 1 & Hex. & Oct. & Dec. \\
\hline INH & 10 & 1 & 3D & 075 & 061 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{ACCX}--(\mathrm{ACCX})=00-(\mathrm{ACCX})\)
or: \(\quad \mathrm{M} \leftarrow-(\mathrm{M})=0000-(\mathrm{M})\)
Description: Replaces the contents of ACCX or M with its two's complement. Note that \(\mathbf{8 0}\) is left unchanged.

\section*{Condition}

Codes: H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V: Set if there is two's complement overflow as a result of the implied subtraction from zero; this will occur if and only if the contents of ACCX or M is 80.

C: Set if there is a borrow in the implied subtraction from zero; the C bit will be set in all cases except when the contents of ACCX or M is 00 .

Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{N}=\mathrm{R} 7 \\
& \mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \bullet \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=\mathrm{R} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \bullet \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{C}=\mathrm{R} 7+\mathrm{R} 6+\mathrm{R} 5+\mathrm{R} 4+\mathrm{R} 3+\mathrm{R} 2+\mathrm{R} 1+\mathrm{R} 0
\end{aligned}
\]

\section*{Addressing}

Formats: See Table A-3.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 1 & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & 40 & 100 & 064 \\
B & 2 & 3 & 50 & 120 & 080 \\
EXT & 6 & 2 & 70 & 160 & 112 \\
IND & 6 & 60 & 140 & 096 \\
\hline
\end{tabular}

Description: This is a single byte instruction which causes only the program counter to be incremented. No other registers are affected.

Condition
Codes: Not affected.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing Modes} & \multirow[t]{2}{*}{Execution (No. of Cycles)} & \multirow[t]{2}{*}{Number
Bytes of
Machine Code} & \multicolumn{3}{|l|}{Coding of First (or Only) Byte of Machine Code} \\
\hline & & & Hex. & Oct. & Dec. \\
\hline INH & 2 & 1 & 01 & 001 & 001 \\
\hline
\end{tabular}

Operation: \(\quad \mathbf{A C C X}-(\mathrm{ACX})+(\mathrm{M})\)
Description: Performs logical OR between the contents of ACCX and the contents of M and places the result in ACCX. (Each bit of ACCX after the operation will be the logical OR of the corresponding bits of \(M\) and of ACCX before the operation.)

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
\(\mathbf{N}\) : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V: Cleared.
C: Not affected.
Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{N}=\mathrm{R} 7 \\
& \mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \bullet \overline{\mathrm{R}} 2 \bullet \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=0
\end{aligned}
\]

Addressing
Formats: See Table A-1.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Bytes of Machine Code
\end{tabular}} \\
\hline A IMM & 2 & 2 & Hex. & Oct. & Dec. \\
\hline A DIR & 3 & 2 & \(8 A\) & 212 & 138 \\
A EXT & 4 & 3 & \(9 A\) & 232 & 154 \\
A IND & 4 & 2 & BA & 272 & 186 \\
B IMM & 2 & 2 & AA & 252 & 170 \\
B DIR & 3 & 2 & CA & 312 & 202 \\
B EXT & 4 & 3 & DA & 332 & 218 \\
B IND & 4 & 2 & FA & 372 & 250 \\
\hline
\end{tabular}

\section*{PSH}

Operation: \(\quad \downarrow\) (ACCX)
SP \(\leftarrow(S P)-0001\)
Description: The contents of ACCX is stored in the stack at the address contained in the stack pointer. The stack pointer is then decremented.

Condition
Codes:
Not affected.
Addressing
Formats: See Table A-4.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 1 & Hex. & Oct. & Dec. \\
\hline A & 3 & 1 & 36 & 066 & 054 \\
B & 3 & & 37 & 067 & 055 \\
\hline
\end{tabular}

\section*{PSHX}

Operation: \(\quad\) (IXL), SP \(\leftarrow(S P)-0001\)
\(\downarrow\) (IXH), SP \(\leftarrow(S P)-0001\)
Description: The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2 .

Condition
Codes: Not affected.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 1 & Hex. & Oct. & Dec. \\
\hline INH & 4 & 1 & 3C & 074 & 060 \\
\hline
\end{tabular}

PUL

Operation: \(\quad S P \leftarrow(S P)+0001\) t ACCX

Description: The stack pointer is incremented. The ACCX is then loaded from the stack, from the address which is contained in the stack pointer.

\section*{Condition}

Codes: Not affected.
Addressing
Formats: See Table A-4.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & & Hex. & Oct. & Dec. \\
\hline A & 4 & 1 & 32 & 062 & 050 \\
B & 4 & 1 & 33 & 063 & 051 \\
\hline
\end{tabular}

Operation: \(\quad S P \leftarrow(S P)+1\); 1IXH
\(\mathrm{SP} \leftarrow(\mathrm{SP})+1\); IXL
Description: The index register is pulled from the stack beginning at the current address contained in the stack pointer +1 . The stack pointer is incremented by 2 in total.

\section*{Condition}

Codes: Not affected.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 1 & Hex. & Oct. & Dec. \\
\hline INH & 5 & 1 & 38 & 070 & 056 \\
\hline
\end{tabular}

Operation:


Description: Shifts all bits of ACCX or M one place to the left. Bit 0 is loaded from the C bit. The C bit is loaded from the most significant bit of ACCX or M.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V: Set if, after the completion of the operation, ( N is set and C is cleared) OR ( N is cleared and C is set); cleared otherwise.
C: Set if, before the operation, the most significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:
N = R7
\(\mathrm{Z}=\overline{\mathbf{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathbf{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathrm{V}=\mathrm{N} \oplus \mathrm{C}=\left[\mathrm{N}^{\bullet} \overline{\mathrm{C}}\right]+[\overline{\mathrm{N}} \bullet \mathrm{C}]\)
(the foregoing formula assumes value of N and C after the rotation)
\(\mathrm{C}=\mathrm{M} 7\)
Addressing
Formats: See Table A-3.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 1 & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & 49 & 111 & 073 \\
B & 2 & 3 & 59 & 131 & 089 \\
EXT & 6 & 2 & 79 & 171 & 121 \\
IND & 6 & & 69 & 151 & 105 \\
\hline
\end{tabular}

Operation:


Description: Shifts all bits of ACCX or \(M\) one place to the right. Bit 7 is loaded from the \(\mathbf{C}\) bit. The C bit is loaded from the least significant bit of ACCX or M.

\section*{Condition}

\section*{Codes:}

H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V: Set if, after the completion of the operation, ( N is set and C is cleared) OR ( N is cleared and C is set); cleared otherwise.
C: Set if, before the operation, the least significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:
\(\mathrm{N}=\mathrm{R} 7\)
\(\mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \cdot \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathrm{V}=\mathrm{N} \oplus \mathrm{C}=[\mathrm{N} \bullet \overline{\mathrm{C}}]+\left[\overline{\mathrm{N}}^{\bullet} \mathrm{C}\right]\)
(the foregoing formula assumes values of N and C after the rotation)
\(\mathrm{C}=\mathrm{M} 0\)
Addressing
Formats: See Table A-3.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 1 & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & 46 & 106 & 070 \\
B & 2 & 3 & 56 & 126 & 086 \\
EXT & 6 & 2 & 76 & 166 & 118 \\
IND & 6 & & 66 & 146 & 102 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{SP}-(\mathrm{SP})+0001,1 \mathrm{CC}\)
\(\mathrm{SP} \leftarrow(\mathrm{SP})+0001, \mathrm{ACCB}\)
SP \(-(\mathrm{SP})+0001,1 \mathrm{ACCA}\)
SP \(\leftarrow(S P)+0001,1\) IXH
SP-(SP) +0001, IIXL
SP \(-(\mathrm{SP})+0001,1 \mathrm{PCH}\)
\(\mathrm{SP}-(\mathrm{SP})+0001, \mathrm{PCL}\)
Description: The condition codes, Accumulators B and A, the index register, and the program counter, will be restored to a state pulled from the stack. Note that the interrupt mask bit will be reset if and only if the corresponding bit stored in the stack is zero.

Condition
Codes: \(\quad\) Restored to the states pulled from the stack.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 1 & Hex. & Oct. & Dec. \\
\hline INH & 10 & 1 & 3B & 073 & 059 \\
\hline
\end{tabular}

Return from Interrupt
Example


Operation: \(\quad S P \leftarrow(S P)+0001\)
1PCH
SP \(-(S P)+0001\)
†PCL
Description: The stack pointer is incremented (by 1). The contents of the byte of memory, at the address now contained in the stack pointer, are loaded into the 8 bits of highest significance in the program counter. The stack pointer is again incremented (by 1). The contents of the byte of memory, at the address now contained in the stack pointer, are loaded into the 8 bits of lowest significance in the program counter.

Condition
Codes:
Not affected.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & & Hex. & Oct. & Dec. \\
\hline INH & 5 & 1 & 39 & 071 & 057 \\
\hline
\end{tabular}

\section*{Return from Subroutine}
\begin{tabular}{|c|c|c|c|c|c|}
\hline & \begin{tabular}{l}
Memory \\
Location
\end{tabular} & \begin{tabular}{l}
Machine \\
Code (Hex)
\end{tabular} & Label & \begin{tabular}{l}
Assembler \\
Language Operator
\end{tabular} & Operand \\
\hline \multicolumn{6}{|l|}{A. Before} \\
\hline PC & \$30A2 & 39 & & RTS & \\
\hline \multirow[t]{3}{*}{SP} & SEFFD & & & & \\
\hline & \$EFFE & 10 & & & \\
\hline & SEFFF & 02 & & & \\
\hline \multicolumn{6}{|l|}{B. After} \\
\hline \multirow[t]{3}{*}{PC} & \$1002 & ** & & *** & ****** \\
\hline & \$EFFD & & & & \\
\hline & \$EFFE & 10 & & & \\
\hline SP & \$EFFF & 02 & & & \\
\hline
\end{tabular}

Operation: \(\quad\) ACCA \(-(A C C A)-(A C C B)\)
Description: Subtracts the contents of ACCB from the contents of ACCA and places the result in ACCA. The contents of ACCB are not affected.

Condition
Codes:
H: Not affected.
I: Not affected.
\(\mathbf{N}\) : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if there is two's complement overflow as a result of the operation.
C: Carry is set if the absolute value of Accumulator B is larger than the absolute value of Accumulator A; cleared otherwise.

Boolean Formulae for Condition Codes:
\(\mathrm{N}=\mathrm{R} 7\)
\(\mathrm{Z}=\overline{\mathrm{R}} 7 \cdot \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \cdot \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathrm{V}=\mathrm{A} 7 \cdot \overline{\mathrm{~B}} 7 \cdot \overline{\mathrm{R}} 7+\overline{\mathrm{A}} 7 \cdot \mathrm{~B} 7 \cdot \mathrm{R} 7\)
\(\mathrm{C}=\overline{\mathrm{A}} 7 \cdot \mathrm{~B} 7+\mathrm{B} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \overline{\mathrm{~A}} 7\)

\section*{Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & & Hex. & Oct. & Dec. \\
\hline INH & 2 & 1 & 10 & 020 & 016 \\
\hline
\end{tabular}

Operation: \(\quad\) ACCX \(\leftarrow(A C C X)-(M)-(C)\)
Description: Subtracts the contents of \(M\) and the contents of \(C\) from the contents of ACCX and places the result in ACCX.

\section*{Condition}

\section*{Codes:}

H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if there is two's complement overflow as a result of the operation; cleared otherwise.
C: Carry is set if the absolute value of the contents of memory plus previous carry is larger than the absolute value of the accumulator; cleared otherwise.

Boolean Formulae for Condition Codes:
\(\mathrm{N}=\mathrm{R} 7\)
\(\mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \bullet \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathrm{V}=\mathrm{X} 7 \bullet \overline{\mathrm{M}} 7 \cdot \mathrm{R} 7+\overline{\mathrm{X}} 7 \cdot \mathrm{M} 7 \bullet \mathrm{R} 7\)
\(\mathrm{C}=\overline{\mathrm{X}} 7 \bullet \mathrm{M} 7+\mathrm{M} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \overline{\mathrm{X}} 7\)

\section*{Addressing}

Formats: See Table A-1.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Times \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & Hex. & Oct. & Dec. \\
\hline A IMM & 2 & 2 & 82 & 202 & 130 \\
A DIR & 3 & 2 & 92 & 222 & 146 \\
A EXT & 4 & 3 & B2 & 262 & 178 \\
A IND & 4 & 2 & A2 & 242 & 162 \\
B IMM & 2 & 2 & C2 & 302 & 194 \\
B DIR & 3 & 2 & D2 & 322 & 210 \\
B EXT & 4 & 3 & F2 & 362 & 242 \\
B IND & 4 & 2 & E2 & 342 & 226 \\
\hline
\end{tabular}

Operation: \(\quad\) C Bit \(\leftarrow 1\)
Description: Sets the C bit in the condition code register.
Condition
Codes:
H: Not affected.
I: Not affected.
N: Not affected.
Z: Not affected.
V: Not affected.
C: Set.
Boolean Formulae for Condition Codes:
\[
C=1
\]

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 2 & 1 & Hex. & Oct. \\
\hline INH & 2 & Dec. \\
\hline
\end{tabular}

Operation: \(\quad\) I Bit \(\leftarrow 1\)
Description: Sets the interrupt mask bit in the condition code register. When the I bit is set, all maskable interrupts are inhibited and the MPU will recognize only a NonMaskable Interrupt (NMI) Request.

Condition
Codes:
H: Not affected.
I: Set.
N: Not affected.
Z: Not affected.
V: Not affected.
C: Not affected.
Boolean Formulae for Condition Codes:
\(\mathrm{I}=1\)
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 1 & Hex. & Oct. & Dec. \\
\hline INH & 2 & 1 & OF & 017 & 015 \\
\hline
\end{tabular}

Operation: \(\quad\) V Bit \(\leftarrow 1\)
Description: Sets the two's complement overflow bit in the condition code register.
Condition
Codes: H: Not affected.
I: Not affected.
N: Not affected.
Z: Not affected.
V: Set.
C: Not affected.
Boolean Formulae for Condition Codes:
\[
V=1
\]

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & & Hex. & Oct. & Dec. \\
\hline INH & 2 & 1 & \(0 B\) & 013 & 011 \\
\hline
\end{tabular}

\section*{Operation: \(\quad \mathbf{M} \longleftarrow(A C C X)\)}

Description: Stores the contents of ACCX in memory. The contents of ACCX remains unchanged.

\section*{Condition}

H: Not affected.
I: Not affected.
N : Set if the most significant bit of the contents of ACCX is set; cleared otherwise.
Z: Set if all bits of the contents of ACCX are cleared; cleared otherwise.
V: Cleared.
C: Not affected.

\section*{Boolean Formulae for Condition Codes:}
\[
\begin{aligned}
& \mathrm{N}=\mathrm{X} 7 \\
& \mathrm{Z}=\overline{\mathrm{X}} 7 \bullet \overline{\mathrm{X}} 6 \bullet \overline{\mathrm{X}} 5 \bullet \overline{\mathrm{X}} 4 \bullet \overline{\mathrm{X}} 3 \bullet \overline{\mathrm{X}} 2 \bullet \overline{\mathrm{X}} 1 \bullet \overline{\mathrm{X}} 0 \\
& \mathrm{~V}=0
\end{aligned}
\]

\section*{Addressing}

Formats: See Table A-2.
Addressing Modes, Execution Times, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 2 & Hex. & Oct. & Dec. \\
\hline A DIR & 3 & 3 & 97 & 227 & 151 \\
A EXT & 4 & 2 & B7 & 267 & 183 \\
A IND & 4 & 2 & A7 & 247 & 167 \\
B DIR & 3 & 3 & D7 & 327 & 215 \\
B EXT & 4 & 2 & F7 & 367 & 247 \\
B IND & 4 & & E7 & 347 & 231 \\
\hline
\end{tabular}

Operation: \(\quad \mathbf{M}: \mathbf{M}+1-(\mathbf{A C C D})\)
Description: Stores the contents of double Accumulator A:B in memory. The contents of ACCD remain unchanged.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if the most significant bit of the contents of ACCD is set; cleared otherwise.
Z: Set if all bits of the contents of ACCD are cleared; cleared otherwise.
V: Cleared.
C: Not affected.
Boolean Formulae for Condition Codes:
\(\mathrm{N}=\overline{\mathrm{D}} 15\)
\(\mathrm{Z}=\overline{\mathrm{D}} 15 \cdot \overline{\mathrm{D}} 14 \cdot \overline{\mathrm{D}} 13 \cdot \overline{\mathrm{D}} 12 \cdot \overline{\mathrm{D}} 11 \cdot \overline{\mathrm{D}} 10 \bullet \overline{\mathrm{D}} 9 \bullet \overline{\mathrm{D}} 8 \cdot \overline{\mathrm{D}} 7 \cdot \overline{\mathrm{D}} 6 \bullet \overline{\mathrm{D}} 5 \cdot \overline{\mathrm{D}} 4 \bullet \overline{\mathrm{D}} 3 \cdot \overline{\mathrm{D}} 2 \cdot \overline{\mathrm{D}} 1 \cdot \overline{\mathrm{D}} 0\)
\(\mathrm{V}=0\)
Addressing
Formats: See Table A-6.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multirow{2}{*|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 2 & Hex. & Oct. & Dec. \\
\hline DIR & 4 & \(\mathbf{2}\) & DD & 335 & 221 \\
EXT & 5 & 2 & FD & 375 & 253 \\
IND & 5 & & ED & 355 & 237 \\
\hline
\end{tabular}

Operation: \(\quad \mathbf{M} \leftarrow(S P H)\)
\(\mathbf{M}+1 \leftarrow(\mathbf{S P L})\)
Description: Stores the more significant byte of the stack pointer in memory at the address specified by the program, and stores the less significant byte of the stack pointer at the next location in memory, at one plus the address specified by the program.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if the most significant bit of the stack pointer is set; cleared otherwise.
Z: Set if all bits of the stack pointer are cleared; cleared otherwise.
V: Cleared.
C: Not affected.
Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{N}=\mathrm{SPH} 7 \\
& \mathrm{Z}=(\overline{\mathrm{SPH}} 7 \bullet \overline{\mathrm{SPH}} 6 \bullet \mathrm{SPH} 5 \bullet \overline{\mathrm{SPH}} 4 \cdot \overline{\mathrm{SPH}} 3 \cdot \overline{\mathrm{SPH}} 2 \cdot \overline{\mathrm{SPH}} 1 \cdot \overline{\mathrm{SPH}} 0) \cdot \\
& (\overline{\mathrm{SPL}} 7 \cdot \overline{\mathrm{SPL}} 6 \cdot \overline{\mathrm{SPL}} 5 \cdot \overline{\mathrm{SPL}} 4 \bullet \overline{\mathrm{SPL}} 3 \cdot \overline{\mathrm{SPL}} 2 \cdot \overline{\mathrm{SPL}} 1 \cdot \overline{\mathrm{SPL}} 0) \\
& \mathrm{V}=0
\end{aligned}
\]

\section*{Addressing}

Formats: See Table A-6.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & 4 & 2 & Hex. & Oct. & Dec. \\
\hline DIR & 5 & 3 & \(9 F\) & 237 & 159 \\
EXT & 5 & 2 & BF & 277 & 191 \\
IND & 5 & & AF & 257 & 175 \\
\hline
\end{tabular}
\(\begin{array}{ll}\text { Operation: } & \mathbf{M} \text { (IXH) } \\ & \mathbf{M}+1 \leftarrow(\mathrm{IXL})\end{array}\)
Description: Stores the more significant byte of the index register in memory at the address specified by the program, and stores the less significant byte of the index register at the next location in memory, at one plus the address specified by the program.

\section*{Condition}

\section*{Codes:}

H: Not affected.
I: Not affected.
N : Set if the most significant bit of the index register is set; cleared otherwise.
Z: Set if all bits of the index register are cleared; cleared otherwise.
V: Cleared.
C: Not affected.
Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{N}=\mathrm{IXH} 7 \\
& \mathrm{Z}=(\overline{\mathrm{IXH}} 7 \bullet \overline{\mathrm{IXH}} 6 \bullet \overline{\mathrm{IXH}} 5 \bullet \overline{\mathrm{IXH}} 4 \bullet \overline{\mathrm{IXH}} 3 \bullet \overline{\mathrm{IXH}} 2 \bullet \overline{\mathrm{IXH}} 1 \cdot \overline{\mathrm{IXH}} 0) \bullet \\
& \\
& (\overline{\mathrm{IXL}} 7 \bullet \overline{\mathrm{IXL}} 6 \cdot \overline{\mathrm{IXL}} 5 \cdot \overline{\mathrm{IXL}} 4 \bullet \overline{\mathrm{IXL}} 3 \bullet \overline{\mathrm{IXL}} 2 \cdot \overline{\mathrm{IXL}} 1 \cdot \overline{\mathrm{IXL}} 0) \\
& \mathrm{V}=0
\end{aligned}
\]

Addressing
Formats:
See Table A-6.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & 4 & 2 & Hex. & Oct. & Dec. \\
\hline DIR & 5 & 3 & DF & 337 & 223 \\
EXT & 5 & 2 & FF & 377 & 255 \\
IND & 5 & EF & 357 & 239 \\
\hline
\end{tabular}

\section*{Operation: \(\quad\) ACCX \(-(A C C X)-(M)\)}

Description: Subtracts the contents of M from the contents of ACCX and places the result in ACCX.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if there is a two's complement overflow as a result of the operation; cleared otherwise.
C: Set if the absolute value of the contents of memory are larger than the absolute value of the accumulator; cleared otherwise.

Boolean Formulae for Condition Codes:
\(\mathrm{N}=\mathrm{R} 7\)
\(\mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathrm{V}=\mathrm{X} 7 \bullet \overline{\mathrm{M}} 7 \cdot \mathrm{R} 7+\overline{\mathrm{X}} 7 \cdot \mathrm{M} 7 \bullet \mathrm{R} 7\)
\(\mathrm{C}=\overline{\mathrm{X}} 7 \bullet \mathrm{M} 7+\mathrm{M} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \cdot \overline{\mathrm{X}} 7\)
Addressing
Formats: \(\quad\) See Table A-1.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 2 & Hex. & Oct. & Dec. \\
\hline A IMM & 2 & 2 & 80 & 200 & 128 \\
A DIR & 3 & 3 & 90 & 220 & 144 \\
A EXT & 4 & 2 & B0 & 260 & 176 \\
A IND & 4 & 2 & A0 & 240 & 160 \\
B IMM & 2 & 2 & C0 & 300 & 192 \\
B DIR & 3 & 3 & D0 & 320 & 208 \\
B EXT & 4 & 2 & F0 & 360 & 240 \\
B IND & 4 & & E0 & 340 & 224 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{ACCD} \leftarrow(\mathrm{ACCD})-(\mathrm{M}: \mathrm{M}+1)\)
Description: Subtracts the contents of M:M+1 from the contents of double Accumulator D and places the result in ACCD.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if most significant bit of the result is set; cleared otherwise.
Z: Set if all bits of the result are cleared; cleared otherwise.
V : Set if there is a two's complement overflow as a result of the operation; cleared otherwise.
C: Set if absolute value of the contents of memory is larger than the absolute value of the accumulator; cleared otherwise.

Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{N}=\mathrm{R} 15 \\
& \mathrm{Z}=\overline{\mathrm{R}} 15 \bullet \overline{\mathrm{R}} 14 \bullet \overline{\mathrm{R}} 13 \bullet \overline{\mathrm{R}} 12 \bullet \overline{\mathrm{R}} 11 \cdot \overline{\mathrm{R}} 10 \bullet \overline{\mathrm{R}} 9 \bullet \overline{\mathrm{R}} 8 \cdot \overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \bullet \overline{\mathrm{R}} 2 \bullet \overline{\mathrm{R}} 1 \bullet \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=\mathrm{D} 15 \cdot \overline{\mathrm{M}} 15 \bullet \overline{\mathrm{R}} 15+\overline{\mathrm{D}} 15 \bullet \mathrm{M} 15 \bullet \mathrm{R} 15 \\
& \mathrm{C}=\overline{\mathrm{D}} 15 \bullet \mathrm{M} 15+\mathrm{M} 15 \bullet \mathrm{R} 15+\mathrm{R} 15 \cdot \overline{\mathrm{D}} 15
\end{aligned}
\]

\section*{Addressing}

Formats: See Table A-5.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & 3 & Hex. & Oct. & Dec. \\
\hline IMM & 4 & 2 & 83 & 203 & 131 \\
DIR & 5 & 3 & 93 & 223 & 147 \\
EXT & 6 & 2 & B3 & 263 & 179 \\
IND & 6 & & A3 & 243 & 163 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0001\)
l(PCL), SP \(\leftarrow(S P)-0001\)
\(\downarrow(\mathrm{PCH}), \mathrm{SP} \leftarrow(\mathrm{SP})-0001\)
\(\downarrow(\) IXL ), SP \(\leftarrow\) (SP) -0001
\(\downarrow(\mathrm{IXH}), \mathrm{SP} \leftarrow(\mathrm{SP})-0001\)
\(\downarrow(\mathrm{ACCA}), \mathrm{SP} \leftarrow(\mathrm{SP})-0001\)
\(\downarrow\) (ACCB), SP \(\leftarrow(S P)-0001\)
\(\downarrow(C C R), S P \leftarrow(S P)-0001\)
\(\mathrm{I} \leftarrow 1\)
\(\mathrm{PCH} \leftarrow(\mathrm{n}-0005)\)
\(\mathrm{PCL} \leftarrow(\mathrm{n}-0004)\)
Description: The program counter is incremented (by 1). The program counter, index register, and Accumulator A and B, are pushed onto the stack. The condition code register is then pushed onto the stack, with condition codes \(\mathrm{H}, \mathrm{I}, \mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}\) going respectively into bit positions 5 through 0 , and the top two bits (in bit positions 7 and 6 ) are set (to the 1 state). The stack pointer is decremented (by 1) after each byte of data is stored on the stack.
The interrupt mask bit is then set. The program counter is loaded with the vector (address) located at \$FFFA:FFFB and instruction execution resumes at this location.

\section*{NOTE:}

This instruction is not affected by the I bit

\section*{Condition}

Codes:
H: Not affected.
I: Set.
N: Not affected.
Z: Not affected.
V: Not affected.
C: Not affected.

\section*{Boolean Formulae for Condition Codes:}
\(\mathrm{I}=1\)
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & Hex. & Oct. & Dec. \\
\hline INH & 12 & 1 & 3F & 077 & 063 \\
\hline
\end{tabular}

\section*{Software Interrupt}

Example:
A. Before:

CC = HINZVC (binary)
\(\mathrm{ACCB}=12\) (Hex)
IXH = 56 (Hex)
ACCA \(=34\) ( Hex )
IXL \(=78\) (Hex)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & \begin{tabular}{l}
Memory \\
Location
\end{tabular} & \begin{tabular}{l}
Machine \\
Code (Hex)
\end{tabular} & Label & \begin{tabular}{l}
Assembler \\
Language Operator
\end{tabular} & Operand \\
\hline PC & \(\rightarrow\) & \$5566 & 3F & & SWI & \\
\hline SP & \(\rightarrow\) & \$EFFF & & & & \\
\hline & & \$FFFA & D0 & & & \\
\hline & & \$FFFB & 55 & & & \\
\hline \multicolumn{7}{|l|}{B. After:} \\
\hline PC & \(\rightarrow\) & \$D055 & & & & \\
\hline SP & \(\rightarrow\) & \$EFF8 & & & & \\
\hline & & \$EFF9 & 11HINZVC & (binary) & & \\
\hline & & \$EFFA & 12 & & & \\
\hline & & \$EFFB & 34 & & & \\
\hline & & \$EFFC & 56 & & & \\
\hline & & \$EFFD & 78 & & & \\
\hline & & \$EFFE & 55 & & & \\
\hline & & \$EFFF & 67 & & & \\
\hline
\end{tabular}

\section*{Operation: \(\quad\) ACCB \(\leftarrow(A C C A)\)}

Description: Moves the contents of ACCA to ACCB. The former contents of ACCB are lost. The contents of ACCA are not affected.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
N : Set if the most significant bit of the contents of the accumulator is set; cleared otherwise.
Z: Set if all bits of the contents of the accumulator are cleared; cleared otherwise.
V: Cleared.
C: Not affected.

\section*{Boolean Formulae for Condition Codes:}
\[
\begin{aligned}
& \mathrm{N}=\mathrm{R} 7 \\
& \mathrm{Z}=\overline{\mathrm{R}} 7 \bullet \overline{\mathrm{R}} 6 \bullet \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0 \\
& \mathrm{~V}=\mathbf{0}
\end{aligned}
\]

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of Fist (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 2 & 1 & Hex. & Oct. \\
\hline INH & 2 & 16 & 026 & 022 \\
\hline
\end{tabular}

Operation: \(\quad C C R \leftarrow(A C C A)\)

Bit Positions


Description: Transfers the contents of bit positions 0 through 5 of Accumulator A to the corresponding bit positions of the condition code register. The contents of Accumulator A remain unchanged.

\section*{Condition}

Codes:
Set or reset according to the contents of the respective bits 0 through 5 of Accumulator \(\mathbf{A}\).

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Byte of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & & Hex. & Oct. & Dec. \\
\hline INH & 2 & 1 & 06 & 006 & 006 \\
\hline
\end{tabular}

Operation: \(\quad\) ACCA \(-(A C C B)\)
Description: Moves the contents of ACCB to ACCA. The former contents of ACCA are lost. The contents of ACCB are not affected.

\section*{Condition}

Codes:
H: Not affected.
I: Not affected.
\(\mathbf{N}\) : Set if the most significant bit of the accumulator is set; cleared otherwise.
Z: Set if all bits of the accumulator are cleared; cleared otherwise.
V: Cleared.
C: Not affected.
Boolean Formulae for Condition Codes:
N=R7
\(\mathrm{Z}=\overline{\mathrm{R}} 7 \cdot \overline{\mathrm{R}} 6 \cdot \overline{\mathrm{R}} 5 \cdot \overline{\mathrm{R}} 4 \bullet \overline{\mathrm{R}} 3 \cdot \overline{\mathrm{R}} 2 \cdot \overline{\mathrm{R}} 1 \cdot \overline{\mathrm{R}} 0\)
\(\mathrm{V}=0\)
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing Modes} & \multirow[t]{2}{*}{Execution Time (No. of Cycles)} & \multirow[t]{2}{*}{Number of Bytes of Machine Code} & \multicolumn{3}{|l|}{Coding of First (or Only) Byte of Machine Code} \\
\hline & & & Hex. & Oct. & Dec. \\
\hline INH & 2 & 1 & 17 & 027 & 023 \\
\hline
\end{tabular}

Operation: \(\quad\) ACCA \(-(C C R)\)


Description: Transfers the contents of the condition code register to corresponding bit positions 0 through 5 of Accumulator A. Bit positions 6 and 7 of Accumulator A are effectively read as 1 's. The condition code register remains unchanged.

Condition
Codes: Not affected.

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 7 } & & & Hex. & Oct. & Dec. \\
\hline INH & 2 & 1 & 07 & 007 & 007 \\
\hline
\end{tabular}

Test

\section*{Operation: (ACCX) -00 \\ (M) -00}

Description: Set condition codes N and Z according to the contents of ACCX or M .

\section*{Condition}

\section*{Codes:}

H: Not affected.
I: Not affected.
N : Set if most significant bit of the contents of ACCX or M is set; cleared otherwise.
Z: Set if all bits of the contents of ACCX or M are cleared; cleared otherwise.
V: Cleared.
C: Cleared.
Boolean Formulae for Condition Codes:
\[
\begin{aligned}
& \mathrm{N}=\mathrm{M} 7 \\
& \mathrm{Z}=\overline{\mathrm{M}} 7 \bullet \overline{\mathrm{M}} 6 \bullet \overline{\mathrm{M}} 5 \cdot \overline{\mathrm{M}} 4 \bullet \overline{\mathrm{M}} 3 \cdot \overline{\mathrm{M}} 2 \bullet \overline{\mathrm{M}} 1 \cdot \overline{\mathrm{M}} 0 \\
& \mathrm{~V}=0 \\
& \mathrm{C}=0
\end{aligned}
\]

Addressing
Formats:
See Table A-3.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & 1 & Hex. & Oct. & Dec. \\
\hline A & 2 & 1 & 4D & 115 & 077 \\
B & 2 & 3 & 5D & 135 & 093 \\
EXT & 6 & 2 & 7D & 175 & 125 \\
IND & 6 & 6D & 155 & 109 \\
\hline
\end{tabular}

Operation: \(\quad\) IX \(-(S P)+0001\)
Description: Loads the index register with one plus the contents of the stack pointer. The contents of the stack pointer remain unchanged.

Condition
Codes: Not affected.

Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular}} & \multicolumn{2}{c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 5 - 7 } & Hex. & Oct. & Dec. \\
\hline INH & 3 & 1 & 30 & 060 & 048 \\
\hline
\end{tabular}

Operation: \(\quad\) SP \(-(I X)-0001\)
Description: Loads the stack pointer with the contents of the index register, minus one. The contents of the index register remain unchanged.

\section*{Condition}

Codes:
Not affected.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\hline & & & Hex. & Oct. & Dec. \\
\hline INH & 3 & 1 & 35 & 065 & 053 \\
\hline
\end{tabular}

Operation: \(\quad \mathrm{PC} \leftarrow(\mathrm{PC})+0001\)
\(\downarrow(\mathrm{PCL}), \mathrm{SP} \leftarrow(\mathrm{SP})-0001\)
\(1(\mathrm{PCH}), \mathrm{SP} \leftarrow(\mathrm{SP})-0001\)
l(IXL), SP \(\leftarrow\) (SP) - 0001
\(1(\) IXH \(), S P \leftarrow(S P)-0001\)
!(ACCA), SP \(\leftarrow(S P)-0001\)
1 (ACCB), SP \(\leftarrow\) (SP) - 0001
\(\downarrow(C C R), S P \leftarrow(S P)-0001\)
Description: The program counter is incremented (by 1). The program counter, index register, and Accumulators A and B, are pushed onto the stack. The condition code register is then pushed onto the stack, with condition codes \(\mathrm{H}, \mathrm{I}, \mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}\) going respectively into bit positions 5 through 0 , and the top two bits (in bit positions 7 and 6) are set (to the 1 state). The stack pointer is decremented (by 1 ) after each byte of data is stored in the stack.
The MPU then enters a "Wait State." The MPU leaves the Wait State when it senses a Non-Maskable Interrupt ( \(\overline{\mathrm{NMI}}\) ) or, if the I-bit is clear, any Maskable Interrupt ( \(\overline{\mathrm{IRQ1}}\) or \(\overline{\mathrm{IRQ}}\) ).
Upon leaving the Wait State, the MPU sets the I bit, fetches the vector (address) corresponding to the interrupt sensed, and instruction execution is resumed at this location.

Condition Codes:

H: Not affected.
I: Not affected until the 10th E-cycle of the interrupt sequence. It is set during this cycle.
N : Not affected.
Z: Not affected.
V: Not affected.
C: Not affected.
Addressing Modes, Execution Time, and Machine Code (Hexadecimal/Octal/Decimal):
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing \\
Modes
\end{tabular}} & \begin{tabular}{c} 
Execution Time \\
(No. of Cycles)
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Number of \\
Bytes of \\
Machine Code
\end{tabular}} & \multicolumn{3}{|c|}{\begin{tabular}{c} 
Coding of First (or Only) \\
Byte of Machine Code
\end{tabular}} \\
\cline { 4 - 6 } & & Hex. & Oct. & Dec. \\
\hline INH & 9 & 1 & 3 E & 076 & 062 \\
\hline
\end{tabular}

Table A-1. Addressing Formats
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{2}{*}{Addressing Mode of Second Operation} & \multicolumn{2}{|r|}{First Operand} \\
\hline & Accumulator A & Accumulator B \\
\hline IMMediate & CCC A \#number CCC A \#symbol CCC A \#expression CCC A \#' & CCC B \#number CCC B \#symbol CCC B \#expression \(\operatorname{CCC} B \not \#^{\prime} C\) \\
\hline DIRect or EXTended & CCC A number CCC A symbol CCC A expression & CCC B number CCC B symbol CCC B expression \\
\hline INDexed & \(\operatorname{CCC} A X\) \(\operatorname{ccc} Z, X\) CCC A number, \(X\) CCC A symbol, \(X\) CCC \(A\) expression, \(X\) & CCC B X CCC B , X CCC B number, \(X\) CCC B symbol, \(X\) CCC B expression, X \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{CCC}=\) mnemonic operator of source instruction.
2. "symbol" may be the special symbol """.
3. "expression" may contain the special symbol ""'".
4. Space may be omitted before A or B.

Applicable to the following source instructions:
\begin{tabular}{lllll} 
ADC & ADD & AND & BIT & CMP \\
EOR & LDA & ORA & SBC & SUB
\end{tabular}
*Special symbol indicating the location counter or, equivalently, the address of the opcode.

Table A-2. Addressing Formats
\begin{tabular}{|l|l|l|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Addressing Mode of \\
Second Operand
\end{tabular}} & \multicolumn{2}{|c|}{ First Operand } \\
\cline { 2 - 3 } & \multicolumn{1}{|c|}{ Accumulator A } & \multicolumn{1}{c|}{ Accumulator B } \\
\hline DIRect or EXTended & STA A number & STA B number \\
& STA A symbol & STA B symbol \\
& STA A expression & STA B expression \\
\hline INDexed & STA A X & STA B X \\
& STA A , X & STA B , \(X\) \\
& STA A number,X & STA B number, \(X\) \\
& STA A symbol,X \(X\) & STA B symbol,X \\
& STA A expression, \(X\) & STA B expression, \(X\) \\
\hline
\end{tabular}

Notes: 1. "symbol" may be the special symbol """.
2. "expression" may contain the special symbol "*".
3. Space may be omitted before \(A\) or \(B\).

Applicable to the source instruction:
STA
*Special symbol indicating the location counter or, equivalently, the address of the opcode.

Table A-3. Addressing Formats
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{\begin{tabular}{c} 
Operand or \\
Addressing Mode
\end{tabular}} & \multicolumn{1}{|c|}{ Formats } \\
\hline Accumulator A & CCC A \\
\hline Accumulator B & CCC B \\
\hline EXTended & CCC number \\
& CCC symbol \\
& CCC expression \\
\hline INDexed & CCC \(X\) \\
& CCC , \(X\) \\
& CCC number, \(X\) \\
& CCC symbol, \(X\) \\
& CCC expression,\(X\) \\
\hline
\end{tabular}

Notes: 1. CCC=mnemonic operator of source instruction.
2. "expression" may contain the special symbol "*".
3. Space may be omitted before A or B.

Applicable to the following source instructions:
\begin{tabular}{llllll} 
ASL & ASR & CLR & COM & DEC & INC \\
LSL & LSR & NEG & ROL & ROR & TST
\end{tabular}

Table A-4. Addressing Formats
\begin{tabular}{|c|c|}
\hline Operand & Formats \\
\hline Accumulator A & CCC A \\
\hline Accumulator B & CCC B \\
\hline
\end{tabular}

Notes: 1. CCC = mnemonic operator of source instruction.
2. Space may be omitted before \(A\) or \(B\).

Applicable to the following source instructions:
PSH PUL

Table A-5. Addressing Formats
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Addressing Mode } & \multicolumn{1}{|c|}{ Formats } \\
\hline IMMediate & CCC \#number \\
& CCC \#symbol \\
& CCC \#expression \\
& CCC \#'C \\
\hline DIRect or EXTended & CCC number \\
& CCC symbol \\
& CCC expression \\
\hline INDexed & CCC \(X\) \\
& CCC,\(X\) \\
& CCC number, \(X\) \\
& CCC symbol, \(X\) \\
& CCC expression, \(X\) \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{CCC}=\mathrm{mnemonic}\) operator of source instruction.
2. "symbol" may be the special symbol """.
3. "expression" may contain the special symbol """'.

Applicable to the following source instructions:
ADDD CPX LDD LDS LDX SUBD
*Special symbol indicating the location counter or, equivalently, the address of the opcode.

Table A-6. Addressing Formats
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Addressing Mode } & \multicolumn{1}{|c|}{ Formats } \\
\hline DIRect or EXTended & CCC number \\
& CCC symbol \\
& CCC expression \\
\hline INDexed & CCC \(X\) \\
& CCC,\(X\) \\
& CCC number, \(X\) \\
& CCC symbol, \(X\) \\
& CCC expression,\(X\) \\
\hline
\end{tabular}

Notes: 1. CCC=mnemonic operator of source instruction.
2. "expression" may contain the special symbol ""'".

Applicable to the following source instructions:
JSR STD STS STX

Table A-7. Addressing Formats
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Addressing Mode } & \multicolumn{1}{c|}{ Formats } \\
\hline EXTended & CCC number \\
& CCC symbol \\
& CCC expression \\
\hline INDexed & CCC \(X\) \\
& CCC,\(X\) \\
& CCC number,\(X\) \\
& CCC symbol, \(X\) \\
& CCC expression,\(X\) \\
\hline
\end{tabular}

Notes: 1. \(\mathrm{CCC}=\) mnemonic operator of source instruction.
2. "symbol" may be the special symbol """.
3. "expression" may contain the special symbol ""'".

Applicable to the following source instructions:
JMP
*Special symbol indicating the location counter or, equivalently, the address of the opcode.

Table A-8. Addressing Formats
\begin{tabular}{|l|l|}
\hline Addressing Mode & \multicolumn{1}{|c|}{ Formats } \\
\hline RELative & CCC number \\
& CCC symbol \\
& CCC expression \\
\hline
\end{tabular}

Notes: 1. CCC = mnemonic operator of source instruction.
2. "symbol" may be the special symbol ""'".
3. "expression" may contain the special symbol """.

Applicable to the following source instructions:
```

BCC BCS BEO BGE BGT BHI BHS BLE BLO BLS
BLT BMI BNE BPL BRA BRN BSR BVC BVS

```
*Special symbol indicating the location counter or, equivalently, the address of the opcode.

\section*{APPENDIX B MC6801 OPERATION CODE MAP}


Note: Certain opcodes provide duplicate instructions. These include: \$05, ASLD and LSLD; \$24, BCC and BHS; \$25, BCS and BLO; and \(\$ 48\), \(\$ 58\), \(\$ 68\), and \(\$ 78\), ASL and LSL.

\section*{APPENDIX C ASCII CONVERSION TABLE}

\section*{Bits 0 through 3}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 6 & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 0 & NUL & DLE & SP & 0 & @ & P & , & p \\
\hline 1 & SOH & DC1 & ! & 1 & A & Q & a & q \\
\hline 2 & STX & DC2 & " & 2 & B & R & b & r \\
\hline 3 & ETX & DC3 & \# & 3 & C & S & c & \(s\) \\
\hline 4 & EOT & DC4 & \$ & 4 & D & T & d & t \\
\hline 5 & ENQ & NAK & \% & 5 & E & U & e & u \\
\hline 6 & ACK & SYN & \& & 6 & F & V & f & v \\
\hline 7 & BEL & ETB & , & 7 & G & W & g & w \\
\hline 8 & BS & CAN & 1 & 8 & H & X & h & x \\
\hline 9 & HT & EM & ) & 9 & 1 & Y & i & y \\
\hline A & LF & SUB & * & : & J & Z & j & z \\
\hline B & VT & ESC & + & ; & K & [ & k & ( \\
\hline C & FF & FS & , & < & L & 1 & 1 & + \\
\hline D & CR & GS & - & = & M & ] & m & ) \\
\hline E & So & RS & . & > & N & \(\wedge\) & n & \(\sim\) \\
\hline F & SI & US & 1 & ? & 0 & - & 0 & DEL \\
\hline
\end{tabular}

\section*{APPENDIX D SELECTED POWERS OF 2 AND 16}

Powers of 2
\begin{tabular}{|r|r|}
\hline \multicolumn{1}{|c|}{\(\mathbf{2}^{\mathbf{n}}\)} & \(\boldsymbol{n}\) \\
\hline 256 & 8 \\
512 & 9 \\
1024 & 10 \\
2048 & 11 \\
4096 & 12 \\
8192 & 13 \\
16384 & 14 \\
32768 & 15 \\
65536 & 16 \\
131072 & 17 \\
262144 & 18 \\
524288 & 19 \\
1048576 & 20 \\
2097152 & 21 \\
4194304 & 22 \\
8388608 & 23 \\
16777216 & 24 \\
\hline
\end{tabular}

Powers of 16
\begin{tabular}{|r|r|}
\hline \(16^{\boldsymbol{n}}\) & \(\mathbf{n}\) \\
\hline 1 & 0 \\
16 & 1 \\
256 & 2 \\
4096 & 3 \\
165336 & 4 \\
16777216 & 5 \\
268435456 & 6 \\
4294967296 & 7 \\
68719476736 & 8 \\
1099511627776 & 9 \\
17592186044416 & 10 \\
281474976710656 & 11 \\
4503599627370496 & 12 \\
72057594037927936 & 13 \\
1152921504606846976 & 14 \\
& 15 \\
\hline
\end{tabular}

\section*{APPENDIX E THE MC68701 MICROCOMPUTER UNIT}

\section*{E. 1 INTRODUCTION}

The MC68701 Microcomputer Unit (MCU) is a monolithic computer that is nearly identical to the MC6801 MCU. The primary difference is that the read-only memory (ROM) in the MC68701 contains an unltraviolet (UV) Erasable Programmable Read-Only Memory (EPROM) instead of the masked ROM available in the MC6801.

The ability to program the EPROM allows the MC68701 to be used in a variety of applications. The MC68701 is particularly effective in:
- applications which are low in volume and do not warrant mask programming, and
- prototype equipment in which it is desired to debug the resident firmware before committing it to an MC6801 masked ROM.
Note that in the former case, compatibility with the MC6801 is inherently achieved. Should the product volume increase to economical levels, a mask programmed MC6801 could be substituted for the MC68701 with minimal changes to the system.

The MC68701 includes a clock oscillator, microprocessor unit (MPU), 2048 bytes of EPROM, 128 bytes of RAM, serial communications interface (SCI), programmable timer, and input/output pins. The resources, except for the EPROM, are identical to those of the MC6801. Because the MC68701 is so similar to the MC6801, this appendix will focus only on the differences between the two parts.

\section*{E. 2 DIFFERENCES BETWEEN MC6801 AND MC68701 MCUs}

The MC68701 contains 2048 bytes of Erasable Programmable Read-Only Memory (EPROM) which replaces the 2048 bytes of Read-Only Memory (ROM) contained in the MC6801. The differences between the two parts involve MC68701 features which support EPROM programming. The essential differences are: (1) the functional and electrical characteristics of the RESET pin, (2) the Mode 0 memory map, (3) mask options involving the ROM, and (4) the RAM Control Register (\$14). Signal timing and other detailed information are presented in the MC68701 Data Sheet. Symbolic values used in this discussion - such as VPP and tPP - are defined quantitatively in the MC68701 Data Sheet.

\section*{E.2.1 MC68701 \(\overline{\text { RESET/VPP Pin }}\)}

The \(\overline{\operatorname{RESET}} / V\) PP pin for the MC68701 performs three functions: (1) it resets the microcomputer when the pin voltage falls below \(\mathrm{V}_{\mathrm{IL}}\), (2) it is used as a control signal to capture the operating mode of the MCU, and (3) it provides an input for an EPROM programming voltage (VPP) at a maximum current of IPP.

It is possible that an external Reset circuit for the MC6801 may not function with the MC68701 due to the input current requirements. An external circuit designed for the MC68701, however, can be designed to be compatible with the MC6801. For low volume applications, one should consider implementing the reset circuit for the MC68701 and thus achieving dual compatibility.

Several Reset circuits can be designed for the MC68701 depending upon the objectives of the designer. For example, a circuit could be designed for (a) both EPROM programming and normal operation, (b) normal operation only, or (c) EPROM programming only. Three circuits designed for (a) through (c) are shown in Figures E-1 through E-3, respectively. Each of the circuits has its advantages and disadvantages.

A general purpose Reset circuit for the MC68701 is shown in Figure E-1. The circuit provides the capability of switch selecting the operating mode and enabling or inhibiting programming power. Therefore, this circuit can be used to both program the EPROM and execute instructions from it depending upon the position of S1. In designing the RESET circuit, the reader should note that the current specifications ( \(\mathrm{I}_{\mathrm{in}}\) ) for the MC68701 and MC6801 are significantly different with respect to each other and with respect to whether or not the MC68701 is programming the EPROM.

In Figure E-1, compatibility between both MCUs with respect to \(\mathrm{I}_{\mathrm{in}}\) is achieved by using a value of
 Assuming a voltage drop of 0.7 volt across the diode, D2, the voltage drop across the pullup resistor, R 2 , must equal \(\left(\mathrm{V}-\mathrm{V}_{\mathrm{IH}}-0.7\right.\) ) volts. With a normal load current of \(\mathrm{I}_{\mathrm{in}}\), the value (ohms) of the resistance, R2, can be calculated from
\[
\mathrm{R} 2=\left(\mathrm{V}-\mathrm{V}_{\mathrm{IH}}-0.7\right) /\left(\mathrm{I}_{\mathrm{in}}\right)
\]

The principal advantage of this circuit is that it requires only a single power supply ( \({ }^{C C}\) ) except when programming the EPROM. Its principal disadvantage is the high power consumption in both the programming and normal modes due to amount of the current which must be sunk by the \(\overline{\text { RESET circuit. }}\)

When programming the EPROM is not a consideration, the circuit of Figure E-2 can be used. It uses a single power supply and does not require the switch and diode of Figure E-1. However, it also results in high power consumption due to the amount of the current which must be sunk by the \(\overline{\text { RESET }}\) circuit. Note this is the same \(\overline{\operatorname{RESET}}\) circuit recommended for the MC6801.

The advantages of the circuit in Figure E-3 are that it consumes less power and supports both normal operation and EPROM programming. However, its disadvantage is that VPP is also required in normal operation. When compared with the circuit of Figure E-1, one finds that the lower power consumption is obtained by using a higher pullup voltage (VPP instead of \(V\) ) in series with a higher resistance for R2. A clamping diode keeps the level at the RESET value in the "Normal" switch position and maintains compatibility with the MC6801 \(\overline{\text { RESET }}\) leakage current. The value of the resistor, R2, is obtained by using \(\mathrm{I}_{\text {in }}\) ( \(\mathrm{V}_{\mathrm{in}}\) High) for the \(\overline{\mathrm{RESET}}\) input and 2 milliamperes for the clamping diode. This results in a ( \(\mathrm{V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{IH}}\) ) voltage drop across the resistor with a current of ( \(\mathrm{I}_{\text {in }}\) +0.002 ) amperes or
\[
\mathrm{R} 2=\left(\mathrm{V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{IH}}\right) /\left(\mathrm{I}_{\mathrm{in}}+0.002\right) \mathrm{ohms}
\]


\section*{Notes:}
1. Mode 0 as shown.
2. \(\mathrm{R} 1=10 \mathrm{k}\) ohms (typical).
3. The \(\overline{R E S E T}\) time constant is equal to \(R C\) where \(R\) is the equivalent parallel resistance of \(R 2\) and the number of resistors (R1) placed in the circuit by closed mode control switches.
4. \(\mathrm{D} 2=1 \mathrm{~N} 914,1 \mathrm{~N} 4001\) (typical).
5. If \(V=V_{C C}\), then \(R 2=\left(V_{C C}-V_{I H}-0.7\right) / l_{\text {in }}\) ohms to meet \(V_{I H}\) for the \(\overline{R E S E T} / V_{P P}\) pin. Setting \(V\) equal to \(V_{C C}\) is also compatible with the MC6801. The \(\overline{\text { RESET }}\) time constant in this case is approximately \(\mathrm{R} 2 \times \mathrm{C}\).
6. Switch \(S 1\) allows selection of normal ( \(\overline{R E S E T}\) ) or programming ( VPP ) as the input to the \(\overline{R E S E T} / V_{P P}\) pin. During switching, the input level is held at a value determined by a diode (D2), resistor (R2) and input voltage (V).
7. While S1 is in the "Program" position, \(\bar{R} E S E T\) should not be asserted.
8. See Data Sheet for typical diode for D1.

Figure E-1. General Purpose MC68701 RESET Circuit


Notes:
1. Mode 1 as shown.
2. \(\mathrm{R} 1=10 \mathrm{k}\) ohms (typical).
3. The RESET time constant is equal to \(R C\) where \(R\) is the equivalent parallel resistance of \(R 2\) and the number of resistors (R1) placed in the circuit by closed mode control switches.
4. See Data Sheet for typical diode for D.
5. \(R 2=V / I=\left(V_{C C}-V_{I H}\right) / l_{\text {in ohms }}\) to meet \(V_{I H}\) for the \(\overline{R E S E T} / V P P\) pin. This is also compatible with the MC6801. The RESET time constant in this case is approximately \(\mathrm{R} 2 \times \mathrm{C}\).

Figure E-2. MC68701 RESET Circuit for Normal Operation


Notes:
1. Mode 0 as shown.
2. \(\mathrm{R} 1=10 \mathrm{k}\) ohms (typical).
3. The RESET time constant is equal to \(R C\) where \(R\) is the equivalent parallel resistance of \(R 2\) and the number of resistors (R1) placed in the circuit by closed mode control switches.
4. \(\mathrm{D} 2=1 \mathrm{~N} 914,1 \mathrm{~N} 4001\) (typical).
5. \(R 2=V / I=\left(V P P-V_{(H)}\right) /\left(l_{\text {in }}+0.002\right)\) ohms.
6. Switch S1 allows selection of normal (RESET) or programming (VPp) as the input to the \(\overline{R E S E T} / V\) PP pin. During switching, the input level is held at a value determined by R2 and Vpp.
7. See Data Sheet for typical diode for D1.
8. The diode, D2, clamps the maximum \(\overline{R E S E T}\) input voltage to (VPP \(-V_{C C}-0.7\) ) volts for compatibility with the MC6801.

Figure E-3. MC68701 RESET Circuit for EPROM Programming

\section*{E.2.2 MC68701 Mode 0 Memory Map}

In Mode 0, the interrupt vector area is changed from \$FFF0 through \$FFFF (in the MC6801) to \$BFF0 through \$BFFF in the MC68701. Note that this is a static address assignment that does not depend upon timing with respect to the RESET signal as does the MC6801 in Mode 0. A Mode 0 memory map for the MC68701 is shown in Figure E-4. Table E-1 lists the MC68701 interrupt vector locations in Mode 0.

Table E-1. Mode 0 External Interrupt Vectors
\begin{tabular}{|c|l|l|}
\hline Priority & \multicolumn{1}{|c|}{ Location } & \multicolumn{1}{|c|}{ Interrupt Vector } \\
\hline Highest & \$BFFE:BFFF & RESET \\
& \$BFFC:BFFD & Non-Maskable Interrupt \\
& \$BFFA:BFFB & Software Interrupt (SWI) \\
& \$BFF8:BFF9 & IRQ1/Input Strobe 3 \\
& \$BFF6:BFF7 & IRQ2/Timer Input Capture \\
& \$BFF4:BFF5 & IRQ2/Timer Output Compare \\
& \(\$\) BFF2:BFF3 & IRQ2/Timer Counter Overfiow \\
Lowest & \(\$\) BFF0:BFF1 & IRQ2/SCI Interrupt \\
\hline
\end{tabular}

\section*{E.2.3 MC6801 Mask Options}

When specifying the ROM mask for the MC67801, a mask option may be selected which 'relocates' the ROM to one of the following addresses: \$C800, \$D800, or \$E800. Useful memory maps which result from this mask option include Modes 1R and 6R. Initial versions of the MC68701, however, do not support either of these modes. Therefore, the current Data Sheet should be referenced to determine availability.

\section*{NOTE}

If attempting to emulate the MC6801 1R and 6R operating modes with an MC68701, a current MC68701 Data Sheet should be referenced to determine if these modes are supported.

\section*{E.2.4 MC68701 RAM/EPROM Control Register (\$14)}

The RAM/EPROM Control Register provides a function similar to the RAM Control Register in the MC6801. The register contains four bits: STBY PWR, RAME, PPC, and PLC. The STBY PWR and RAME bits are described in the discussion for the RAM Control Register (Section 3.1.5.1.3). In the MC68701, two additional control bits (PPC and PLC) are included in the RAM/EPROM Control Register to facilitate programming the EPROM. The PLC and PPC bits are readable in all modes but can be changed only in Mode 0 . The PLC bit can be written without restriction in Mode 0 but operation of the PPC bit is controlled by the value of PLC. A description of this register follows.


Notes:
(1) Excludes the following addresses which can be used externally: \(\$ 04, \$ 05\), \$06, \$07, and \$0F.
(2) There must be no overlapping of internal and external memory spaces to avoid driving the data bus with more than one device.
(3) Assumes RAME (RAM Enable bit) is set.

Figure E-4. MC68701 Memory Map for Mode 0

\section*{MC68701 RAM/EPROM Control Register}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \begin{tabular}{c} 
STBY \\
PWR
\end{tabular} & RAME & X & X & X & X & PPC & PLC & \(\$ 14\) \\
\hline
\end{tabular}

Bit 0 PLC The Programming Latch Control bit controls (a) a latch which captures the EPROM address to be programmed and (b) whether the PPC bit can be cleared. The latch is triggered by an MPU write to a location in the EPROM. This bit is set by Reset and can be cleared only in Mode 0 . The PLC bit is defined as follows:

PLC \(=0\) EPROM address latch enabled; EPROM address is latched during MPU writes to the EPROM.
PLC \(=1\) EPROM address latch is transparent.
Bit 1 PPC The Programming Power Control bit gates power from the RESET/VPP pin to the EPROM programming circuit. PPC is set by Reset and whenever the PLC bit is set. It can be cleared only if (a) operating in Mode 0, and (b) if PLC has been previously cleared. The PPC bit is defined as follows:
\(P P C=0\) EPROM programming power ( \(V P P\) ) enabled.
PPC = 1 EPROM programming power (VPP) is not applied.

\section*{Bits 2-5 Unused.}

Bit 6 RAME. RAM Enable bit. Refer to the RAM Control Register (Section 3.1.5.1.3).
Bit 7 STBY PWR. Standby Power bit. Refer to the RAM Control Register (Section 3.1.5.1.3).

Note that if PPC and PLC are set, they cannot be simultaneously cleared as the result of a single MPU write. The PLC bit must be cleared prior to attempting to clear PPC. If both PPC and PLC are clear, setting PLC will also set PPC. In addition, it is assumed that VPP is applied to the RESET/VPP pin whenever PPC is clear. If this is not the case, the results to the EPROM are undefined.

\section*{E. 3 DESCRIPTION OF INTERNAL EPROM PROGRAMMING CIRCUITRY}

A block diagram of the internal EPROM programming circuitry is shown in Figure E-5. The EPROM programming circuitry consists of (a) address and data latches (b) RAM/EPROM Control Register, (c) \(\overline{R E S E T} / V_{P P}\) programming power, and (d) associated control logic. The output data buffer used for MPU reads of the EPROM is also shown for completeness.

Data associated with an MPU write to an EPROM address is always captured in an 8-bit data latch. The 11-bit EPROM address latch is transparent providing the PLC bit is set. When PLC is clear, however, it latches the address during MPU writes to the EPROM. When VPP is subsequently applied to the EPROM by clearing the PPC bit, the " 1 's" in the data latch are programmed into the EPROM location specified by the address latch.

Programming power, VPP, is used to program the EPROM and control some EPROM functions. Whenever VPP is applied to the \(\overline{\text { RESET/VPP pin, it is always provided to the EPROM control cir- }-1 .}\) cuits. This could adversely affect the result of an EPROM MPU read.

\section*{NOTE}

While VPP is applied to the RESET/VPP pin, the result of an EPROM MPU read is undefined regardless of the operating mode or value of PPC.

\section*{E. 4 PROGRAMMING THE MC68701 EPROM}

Ultraviolet erasure will clear all bits of the EPROM to the ' 0 '" state. Note that this erased state differs from that of some other widely used EPROMs (such as the MCM68708) where the erased state is a " 1 ". The MC68701 EPROM is programmed by erasing it to " 0 ' \(s\) " and entering " 1 ' \(s\) " into the desired bit locations.

When the MC68701 is released from Reset in Mode 0, a vector is fetched from location \$BFFE:\$BFFF. This provides a method for an external program to obtain control of the microcomputer with access to every location in the EPROM.

To program the EPROM, it is necessary to operate the MC68701 in Mode 0 under the control of a program* resident in external memory which can facilitate loading and programming of the EPROM. After the pattern has been loaded into external memory, the EPROM can be programmed as follows:
a. Apply programming power (VPP) to the \(\overline{\text { RESET }} / V P P\) pin.
b. Clear the PLC control bit and set the PPC bit by writing \$FE to the RAM/EPROM Control Register.
c. Write data to the next EPROM location to be programmed. Triggered by an MPU write to the EPROM, internal latches capture both the EPROM address and the data byte.
d. Clear the PPC bit for programming time, tPP, by writing \$FC to the RAM/EPROM Control Register and waiting for time, tPP. This step gates the programming power (VPP) from the RESET/VPP pin to the EPROM which programs the location.
e. Repeat steps \(b\) through \(d\) for each byte to be programmed.
f. Set PPC and PLC by writing \$FF to the RAM/EPROM Register.
g. Remove the programming power (VPP) from the \(\overline{\operatorname{RESET}} / \mathrm{VPP}\) pin. The EPROM can now be read and verified.

Because the erased state of an EPROM byte is \(\$ 00\), it is not necessary to program a location which is to contain \(\$ 00\). Finally, it should be noted that the result of inadvertently programming a location more than once is the logical OR of the data patterns.

\footnotetext{
*A monitor called PRObug \({ }^{\mathrm{TM}}\) is available in a masked ROM which can be used to load a pattern and then program it into the EPROM. The monitor can be used with the MEX6801EVM Evaluation Module (see Appendix K). See PRObug manual for details. Motorola Microsystems, 3102 N. 56th St., Phoenix, Arizona 85018.
}

A routine which can be used to program the MC68701 EPROM is shown in Figure E-6. This nonreentrant routine requires four double byte variables named IMBEG, IMEND, PNTR, and WAIT to be initialized prior to entry to the routine. These variables indicate (a) the first and last memory locations which bound the data to be programmed into the EPROM, (b) the first EPROM location to be programmed, and (c) a quantity which can be used to generate the programming time delay. The last variable, WAIT, takes into account the MCU input crystal (or TTL-compatible clock) frequency to insure the programming time, tPP, is met. WAIT is defined as the number of MPU E-cycles that will occur in the real-time EPROM programming interval, tPP. For example, if tpp \(=50\) milliseconds and the MC68701 is being driven with a 4.00 MHz TTL-compatible clock:
\[
\begin{aligned}
\text { WAIT (MPU E-cycles) } & =\text { tpP(MCU INPUT FREQ) } / 4 \times 10^{6} \\
& =(50000)\left(4 \times 10^{6}\right) / 4 \times 10^{6} \\
& =50000
\end{aligned}
\]

\section*{E. 5 ERASING THE MC68701 EPROM}

The MC68701 EPROM can be erased by exposing it to high-intensity ultraviolet light of a particular wavelength. The erasure time is a function of the intensity of the light and the exposure time. The MC68701 Data Sheet should be referenced for the details involved in selection of vendor equipment.

\section*{NOTE}

The MC68701 transparent lid should always be covered with an opaque material after erasing. This shields both the EPROM and dynamic light-sensitive nodes from unintentional exposure to ultraviolet light.
 bit is clear or (2) RESET/VPP = VPP.

Figure E-5. Block Diagram of MC68701 EPROM Programming Circuit


Figure E-6. Programming the MC68701 EPROM: EPROM


Figure E-6. Programming the MC68701 EPROM: EPROM (Concluded)

\section*{APPENDIX F CYCLE-BY-CYCLE BUS ACTIVITY}

Table F-1 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write ( \(\mathrm{R} / \overline{\mathrm{W}}\) ) line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug of both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appear on the external Data Bus except in Mode 0. "High order" byte refers to the most significant byte of a 16 -bit value.

Table F-1. Cycle-By-Cycle Operation
\begin{tabular}{|c|c|c|c|c|c|}
\hline Address Mode \& Instructions & Cycles & \[
\begin{gathered}
\text { Cycle } \\
\#
\end{gathered}
\] & Address Bus & \[
\begin{aligned}
& \hline \text { R/W } \\
& \text { Line }
\end{aligned}
\] & Data Bus \\
\hline \multicolumn{6}{|l|}{IMMEDIATE} \\
\hline \begin{tabular}{l}
ADC EOR \\
ADD LDA \\
AND ORA \\
BIT SBC \\
CMP SUB
\end{tabular} & 2 & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & Op Code Operand Data \\
\hline \[
\begin{aligned}
& \text { LDS } \\
& \text { LDX } \\
& \text { LDD }
\end{aligned}
\] & 3 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Op Code Address + 2
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & Op Code Operand Data (High Order Byte) Operand Data (Low Order Byte) \\
\hline \[
\begin{aligned}
& \hline \text { CPX } \\
& \text { SUBD } \\
& \text { ADDD }
\end{aligned}
\] & 4 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Op Cude Address \\
Op Code Address + 1 \\
Op Code Address + 2 \\
Address Bus FFFF
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Operand Data (High Order Byte) \\
Operand Data (Low Order Byte) \\
Low Byte of Restart Vector
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
ADC EOR \\
ADD LDA \\
AND ORA \\
BIT SBC \\
CMP SUB
\end{tabular} & 3 & 1
2
3 & Op Code Address Op Code Address +1 Address of Operand & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & Op Code Address of Operand Operand Data \\
\hline STA & 3 & 1
2
3 & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Destination Address
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Destination Address \\
Data from Accumulator
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { LDS } \\
& \text { LDX } \\
& \text { LDD }
\end{aligned}
\] & 4 & 1
2
3
4 & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Address of Operand \\
Operand Address + 1
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Address of Operand \\
Operand Data (High Order Byte) \\
Operand Data (Low Order Byte)
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { STS } \\
& \text { STX } \\
& \text { STD }
\end{aligned}
\] & 4 & 1
2
3
4 & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Address of Operand \\
Address of Operand + 1
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 0 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Address of Operand \\
Register Data (High Order Byte) \\
Register Data (Low Order Byte)
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { CPX } \\
& \text { SUBD } \\
& \text { ADDD }
\end{aligned}
\] & 5 & 1
2
3
4
5 & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Operand Address \\
Operand Address + 1 \\
Address Bus FFFF
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & Op Code Address of Operand Operand Data (High Order Byte) Operand Data (Low Order Byte) Low Byte of Restart Vector \\
\hline JSR & 5 & 1
2
3
4
5 & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Subroutine Address \\
Stack Pointer \\
Stack Pointer - 1
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 0 \\
& 0 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Op Code Irrelevant Data \\
First Subroutine Op Code \\
Return Address (Low Order Byte) \\
Return Address (High Order Byte)
\end{tabular} \\
\hline
\end{tabular}

Table F-1. Cycle-By-Cycle Operation (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Address Mode \& \\
Instructions
\end{tabular} & Cycles & \begin{tabular}{c} 
Cycle \\
\(\#\)
\end{tabular} & Address Bus & \begin{tabular}{c} 
R/馬 \\
Line
\end{tabular} & Data Bus \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline JMP & 3 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Op Code Address + 2
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & Op Code Jump Address (High Order Byte) Jump Address (Low Order Byte) \\
\hline \begin{tabular}{l}
ADC EOR \\
ADD LDA \\
AND ORA \\
BIT SBC \\
CMP SUB
\end{tabular} & 4 & \[
\begin{aligned}
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Op Code Address + 2 \\
Address of Operand
\end{tabular} & 1
1
1 & Op Code Address of Operand Address of Operand (Low Order Byte) Operand Data \\
\hline STA & 4 & \begin{tabular}{l}
\[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] \\
3 \\
4
\end{tabular} & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Op Code Address + 2 \\
Operand Destination Address
\end{tabular} & 1
1
1
0 & \begin{tabular}{l}
Op Code \\
Destination Address \\
(High Order Byte) \\
Destination Address \\
(Low Order Byte) \\
Data from Accumulator
\end{tabular} \\
\hline \begin{tabular}{l}
LDS \\
LDX \\
LDD
\end{tabular} & 5 & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Op Code Address + 2 \\
Address of Operand \\
Address of Operand +1
\end{tabular} & 1
1
1
1
1 & \begin{tabular}{l}
Op Code \\
Address of Operand \\
(High Order Byte) \\
Address of Operand \\
(Low Order Byte) \\
Operand Data (High Order Byte) \\
Operand Data (Low Order Byte)
\end{tabular} \\
\hline \[
\begin{aligned}
& \hline \text { STS } \\
& \text { STX } \\
& \text { STD }
\end{aligned}
\] & 5 & \[
\begin{aligned}
& 2 \\
& 3 \\
& 4 \\
& 5
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Op Code Address +2 \\
Address of Operand \\
Address of Operand +1
\end{tabular} & 1
1
1
0
0 & \begin{tabular}{l}
Op Code \\
Address of Operand \\
(High Order Byte) \\
Address of Operand \\
(Low Order Byte) \\
Operand Data (High Order Byte) \\
Operand Data (Low Order Byte)
\end{tabular} \\
\hline ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC & 6 & \[
\begin{aligned}
& 2 \\
& 3 \\
& 4 \\
& 5 \\
& 6
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Op Code Address + 2 \\
Address of Operand \\
Address Bus FFFF \\
Address of Operand
\end{tabular} & 1
1
1
1
1
0 & \begin{tabular}{l}
Op Code \\
Address of Operand \\
(High Order Byte) \\
Address of Operand \\
(Low Order Byte) \\
Current Operand Data \\
Low Byte of Restart Vector \\
New Operand Data
\end{tabular} \\
\hline \begin{tabular}{l}
CPX SUBD \\
ADDD
\end{tabular} & 6 & \begin{tabular}{l}
\[
\begin{aligned}
& \hline 1 \\
& 2
\end{aligned}
\] \\
3 \\
4 \\
5 \\
6
\end{tabular} & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Op code Address + 2 \\
Operand Address \\
Operand Address + 1 \\
Address Bus FFFF
\end{tabular} & 1
1
1
1
1
1 & \begin{tabular}{l}
Op Code \\
Operand Address \\
(High Order Byte) \\
Operand Address \\
(Low Order Byte) \\
Operand Data (High Order Byte) \\
Operand Data (Low Order Byte) \\
Low Byte of Restart Vector
\end{tabular} \\
\hline JSR & 6 & 1
2
3
4
5

6 & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Op Code Address +2 \\
Subroutine Starting Address \\
Stack Pointer \\
Stack Pointer - 1
\end{tabular} & 1
1
1
1
0
0 & \begin{tabular}{l}
Op Code \\
Address of Subroutine \\
(High Order Byte) \\
Address of Subroutine \\
(Low Order Byte) \\
Op Code of Next Instruction \\
Return Address \\
(Low Order Byte) \\
Return Address \\
(High Order Byte)
\end{tabular} \\
\hline
\end{tabular}

Table F-1. Cycle-By-Cycle Operation (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Address Mode \& Instructions & Cycles & Cycle \# & Address Bus & \[
\begin{array}{|l|}
\hline R / W \\
\text { Line }
\end{array}
\] & Data Bus \\
\hline \multicolumn{6}{|l|}{INDEXED} \\
\hline JMP & 3 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { Op Code Address } \\
& \text { Op Code Address + } 1 \\
& \text { Address Bus FFFF } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& \hline
\end{aligned}
\] & Op Code Offset Low Byte of Restart Vector \\
\hline \begin{tabular}{l}
ADC EOR \\
ADD LDA \\
AND ORA \\
BIT SBC \\
CMP SUB
\end{tabular} & 4 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Address Bus FFFF \\
Index Register Plus Offset
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & Op Code Offset Low Byte of Restart Vector Operand Data \\
\hline STA & 4 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Address Bus FFFF \\
Index Register Plus Offset
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 0
\end{aligned}
\] & Op Code Offset Low Byte of Restart Vector Operand Data \\
\hline \[
\begin{aligned}
& \text { LDS } \\
& \text { LDX } \\
& \text { LDD }
\end{aligned}
\] & 5 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& 5
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Address Bus FFFF \\
Index Register Plus Offset Index Register Plus Offset + 1
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Offset \\
Low Byte of Restart Vector \\
Operand Data (High Order Byte) \\
Operand Data (Low Order Byte)
\end{tabular} \\
\hline \[
\begin{aligned}
& \hline \text { STS } \\
& \text { STX } \\
& \text { STD }
\end{aligned}
\] & 5 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& 5
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Address Bus FFFF \\
Index Register Plus Offset Index Register Plus Offset + 1
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 0 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Offset \\
Low Byte of Restart Vector Operand Data (High Order Byte) Operand Data (Low Order Byte)
\end{tabular} \\
\hline \begin{tabular}{l}
ASL LSR \\
ASR NEG \\
CLR ROL \\
COM ROR \\
DEC TST (1) \\
INC
\end{tabular} & 6 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& 5 \\
& 6
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Address Bus FFFF \\
Index Register Plus Offset \\
Address Bus FFFF \\
Index Register Plus Oifiset
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 0
\end{aligned}
\] & Op Code Offset Low Byte of Restart Vector Current Operand Data Low Byte of Restart Vector New Operand Data \\
\hline \[
\begin{aligned}
& \hline \text { CPX } \\
& \text { SUBD } \\
& \text { ADDD }
\end{aligned}
\] & 6 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& 5 \\
& 6
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address ; 1 \\
Address Bus FFFF \\
Index Register + Offset \\
Index Register + Offset + 1 \\
Address Bus FFFF
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Offset \\
Low Byte of Restart Vector Operand Data (High Order Byte) Operand Data (Low Order Byte) Low Byte of Restart Vector
\end{tabular} \\
\hline JSR & 6 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& 5 \\
& 6
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address + 1 \\
Address Bus FFFF \\
Index Register + Offset \\
Stack Pointer \\
Stack Pointer - 1
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 0 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Offset \\
Low Byte of Restart Vector \\
First Subroutine Op Code \\
Return Address (Low Order Byte) \\
Return Address (High Order Byte)
\end{tabular} \\
\hline
\end{tabular}

Table F-1. Cycle-By-Cycle Operation (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Address Mode \& Instructions & Cycles. & Cycle \# & Address Bus & \[
\begin{aligned}
& R / \overline{\mathbf{W}} \\
& \text { Line }
\end{aligned}
\] & Data Bus \\
\hline \multicolumn{6}{|l|}{INHERENT} \\
\hline ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA & 2 & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & Op Code Address Op Code Address +1 & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Op Code of Next Instruction
\end{tabular} \\
\hline ABX & 3 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3
\end{aligned}
\] & Op Code Address Op Code Address +1 Address Bus FFFF & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & Op Code Irrelevent Data Low Byte of Restart Vector \\
\hline \[
\begin{aligned}
& \text { ASLD } \\
& \text { LSRD }
\end{aligned}
\] & 3 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3
\end{aligned}
\] & Op Code Address Op Code Address +1 Address Bus FFFF & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & Op Code Irrelevant Data Low Byte of Restart Vector \\
\hline \[
\begin{aligned}
& \text { DES } \\
& \text { INS }
\end{aligned}
\] & 3 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Previous Register Contents
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Op Code of Next Instruction Irrelevant Data
\end{tabular} \\
\hline \[
\begin{aligned}
& \hline \operatorname{INX} \\
& \mathrm{DEX}
\end{aligned}
\] & 3 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3
\end{aligned}
\] & Op Code Address Op Code Address +1 Address Bus FFFF & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Op Code of Next Instruction Low Byte of Restart Vector
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PSHA } \\
& \text { PSHB }
\end{aligned}
\] & 3 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Stack Pointer
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Op Code of Next Instruction Accumulator Data
\end{tabular} \\
\hline TSX & 3 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Stack Pointer
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Op Code of Next Instruction \\
Irrelevant Data
\end{tabular} \\
\hline TXS & 3 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3
\end{aligned}
\] & Op Code Address Op Code Address +1 Address Bus FFFF & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Op Code of Next Instruction Low Byte of Restart Vector
\end{tabular} \\
\hline \begin{tabular}{l}
PULA \\
PULB
\end{tabular} & 4 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Stack Pointer \\
Stack Pointer +1
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Op Code of Next Instruction \\
Irrelevant Data \\
Operand Data from Stack
\end{tabular} \\
\hline PSHX & 4 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Stack Pointer \\
Stack Pointer - 1
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 0 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Irrelevant Data \\
Index Register (Low Order Byte) \\
Index Register (High Order Byte)
\end{tabular} \\
\hline PULX & 5 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& 5
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Stack Pointer \\
Stack Pointer +1 \\
Stack Pointer +2
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Irrelevant Data \\
Irrelevant Data \\
Index Register (High Order Byte) \\
Index Register (Low Order Byte)
\end{tabular} \\
\hline
\end{tabular}

Table F-1. Cycle-By-Cycle Operation (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Address Mode \& Instructions & Cycles & Cycle \# & Address Bus & \[
\begin{aligned}
& \mathrm{R} / \overline{\mathbf{W}} \\
& \text { Line }
\end{aligned}
\] & Data Bus \\
\hline \multicolumn{6}{|l|}{INHERENT} \\
\hline RTS & 5 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& \\
& 5
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Stack Pointer \\
Stack Pointer +1 \\
Stack Pointer +2
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte) \\
\hline WAI & 9 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& \\
& 5 \\
& 6 \\
& 7 \\
& 8 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Stack Pointer \\
Stack Pointer - 1 \\
Stack Pointer -2 \\
Stack Pointer - 3 \\
Stack Pointer -4 \\
Stack Pointer - 5 \\
Stack Pointer -6
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Op Code of Next Instruction \\
Return Address (Low Order Byte) \\
Return Address \\
(High Order Byte) \\
Index Register (Low Order Byte) \\
Index Register (High Order Byte) \\
Contents of Accumulator \(A\) \\
Contents of Accumulator B \\
Contents of Cond. Code Register
\end{tabular} \\
\hline MUL & 10 & \[
\begin{gathered}
\hline 1 \\
2 \\
3 \\
3 \\
4 \\
5 \\
6 \\
7 \\
7 \\
8 \\
9 \\
10
\end{gathered}
\] & Op Code Address Op Code Address +1 Address Bus FFFF Address Bus FFFF Address Bus FFFF Address Bus FFFF Address Bus FFFF Address Bus FFFF Address Bus FFFF Address Bus FFFF & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & Op Code Irrelevant Data Low Byte of Restart Vector Low Byte of Restart Vector Low Byte of Restart Vector Low Byte of Restart Vector Low Byte of Restart Vector Low Byte of Restart Vector Low Byte of Restart Vector Low Byte of Restart Vector \\
\hline RTI & 10 & \[
\begin{aligned}
& \hline 1 \\
& 2 \\
& 3 \\
& 4 \\
& 5 \\
& 6 \\
& \hline 7 \\
& 7 \\
& 8 \\
& 9 \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address Op Code Address +1 Stack Pointer Stack Pointer +1 \\
Stack Pointer +2 \\
Stack Pointer +3 \\
Stack Pointer +4 \\
Stack Pointer +5 \\
Stack Pointer +6 \\
Stack Pointer +7
\end{tabular} &  & \begin{tabular}{l}
Op Code \\
Irrelevant Data \\
Irrelevant Data \\
Contents of Cond. Code Reg. \\
from Stack \\
Contents of Accumulator B \\
from Stack \\
Contents of Accumulator A from Stack \\
Index Register from Stack \\
(High Order Byte) \\
Index Register from Stack \\
(Low Order Byte) \\
Next Instruction Address from \\
Stack (High Order Byte) \\
Next Instruction Address from \\
Stack (Low Order Byte)
\end{tabular} \\
\hline SWI & 12 & \[
\begin{gathered}
\hline 1 \\
2 \\
3 \\
4 \\
\\
5 \\
6 \\
7 \\
8 \\
9 \\
10 \\
11
\end{gathered}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Stack Pointer \\
Stack Pointer - 1 \\
Stack Pointer -2 \\
Stack Pointer - 3 \\
Stack Pointer - 4 \\
Stack Pointer - 5 \\
Stack Pointer -6 \\
Stack Pointer - 7 \\
Vector Address FFFA (Hex) \\
Vector Address FFFB (Hex)
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 1 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Irrelevant Data \\
Return Address (Low Order Byte) \\
Return Address \\
(High Order Byte) \\
Index Register (Low Order Byte) \\
Index Register (High Order Byte) \\
Contents of Accumulator A \\
Contents of Accumulator B \\
Contents of Cond. Code Register \\
Irrelevant Data \\
Address of Subroutine \\
(High Order Byte) \\
Address of Subroutine \\
(Low Order Byte)
\end{tabular} \\
\hline
\end{tabular}

Table F-1. Cycle-By-Cycle Operation (Concluded)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Address Mode \& Instructions & Cycles & Cycle
\# & Address Bus & \[
\begin{aligned}
& \hline \mathbf{R} / \overline{\mathbf{W}} \\
& \text { Line }
\end{aligned}
\] & Data Bus \\
\hline \multicolumn{6}{|l|}{RELATIVE} \\
\hline BCC BHI BNE BLO BCS BLE BPL BHS BEO BLS BRA BRN BGE BLT BVC BGT BMT BVS & 3 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3
\end{aligned}
\] & \begin{tabular}{l}
Op Code Address \\
Op Code Address +1 \\
Address Bus FFFF
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Branch Offset \\
Low Byte of Restart Vector
\end{tabular} \\
\hline BSR & 6 & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4 \\
& 5 \\
& 6
\end{aligned}
\] & \begin{tabular}{l}
Op. Code Address \\
Op Code Address +1 \\
Address Bus FFFF \\
Subroutine Starting Address \\
Stack Pointer \\
Stack Pointer - 1
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 0 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
Op Code \\
Branch Offset \\
Low Byte of Restart Vector \\
Op Code of Next Instruction \\
Return Address (Low Order Byte) \\
Return Address (High Order Byte)
\end{tabular} \\
\hline
\end{tabular}

\section*{APPENDIX G GLOSSARY}

This glossary provides an explanation of terms found in the text and Data Sheet. While some terms are very general, others are peculiar to the MC6801/MC6803/MC6803NR/MC68701. All terms are equally applicable to all of these MPUs unless specifically excluded.

\section*{-aaaa-}
absolute address The physical location of a byte as specified using either the direct or extended addressing modes.
access A read or write of a particular address.
access time During a MPU read bus cycle, it is the period of time from when address is valid on the address bus until data is required to be valid.

ACIA (MC6850 Asynchronous Communications Interface Adapter) An M6800 Family device which can be used to interface the MPU with devices utilizing an asynchronous NRZ serial format.

ACCA (Accumulator \(\boldsymbol{A}\) ) One of two MC6801 accumulators.
ACCB (Accumulator B) One of two MC6801 accumulators.
accumulator A register used to contain the result of arithmetic and logical operations. The MC6801 has two such 8 -bit registers referred to as accumulator \(\mathbf{A}\) and accumulator B. In addition, the A and \(B\) accumulators can be concatenated to form a single 16 -bit accumulator referred to as the \(D\) accumulator.
address A location defined by logic levels appearing on the address bus. The set of levels to which a device will respond is known as the "address(es)" of the device.
address/input port An MC6801 Port 4 configuration (Modes 5 and 6) in which any or all Port 4 lines can be used as either (a) address outputs or (b) data inputs. The configuration of each bit is determined its the corresponding bit in the Port 4 Data Direction Register ( \(1=\) output, \(0=\) input).

\section*{Address Strobe (See AS)}
addressable Capable of being directly accessed using an MPU instruction. Bytes and double bytes are addressable in M6800 Family devices. Nibbles, bits, and values larger than two bytes are not directly addressable.
address bus A set of conductors used to carry an address. With respect to the MC6801, the number of lines is dependent upon the operating mode and configuration.
algorithm A step-by-step procedure which produces a specified result.
alphanumeric The set of letters (A-Z) and numerals (0-9).
AS (Address Strobe) An MC6801 output signal on the SC1 pin in the expanded multiplexed modes ( \(0,1,2,3\) and 6 ). It can be used to control a transparent latch to de-multiplex the least significant eight address lines from the address/data bus.

ASCII (American Standard Code for Information Interchange) A code used in data communications to represent characters, numbers, and control characters. The code uses seven bits to define 128 possible characters.
assembler A computer program which converts assembly language programs into machine language. If the machine language is not compatible with the computer which executes the assembler, it is called a "cross-assembler".
assert To make a signal "active" independent of whether the voltage is high or low.
-bbbb-
background In an interrupt-driven program, background is used to describe that portion of execution time during which the MPU is not responding to an interrupt. When responding to interrupts, the program is said to be executing in "foreground".
backward reference With respect to an assembly language program, it refers to the use of a label in the operand field which has already appeared in the label field of a prior statement.
baud A unit of data transmission speed. In this text, it is equivalent to "bits per second".
BCD (Binary Coded Decimal) A scheme for encoding the decimal digits, 0 to 9 , in four bits which range from binary 0000 to 1001 . If two BCD digits are encoded in a single byte, it is referred to as packed \(B C D\). Unpacked \(B C D\) contains a single \(B C D\) digit per byte typically right justified.
binary A number system containing two digits: 0 and 1 .
binary coded decimal (See BCD)
Bi-Phase One of two SCI serial communications format. In bi-phase format, the level toggles at the start of each bit and, if the data is a " 1 ", at the half-bit time. Bi-phase format is notable for its relatively large tolerance of transmitter and receiver clocking mismatch.
bit A unit of information having only two states. It is derived from binary and digit.
bit rate A term used in serial communications to describe the data rate. It is commonly expressed as the number of bits per second.
bit time The reciprocal of the bit rate. The length of time devoted to a single bit in serial data.
Booth's Algorithm An algorithm for performing signed multiplication using a binary machine.
branch To cause execution of an instruction other than the next sequential one. This is implemented by loading the Program Counter with the address of the branch destination. In the MC6801, a jump instruction performs similar operation except that (1) branch instructions use the relative addressing mode whereas jump instructions use extended or direct addressing and (2) branch instructions can be made conditional whereas jump instructions can not.
break condition In asynchronous communications, a break condition is generated by holding the communications line low for ten or more consecutive bit times.
buffer Temporary storage that is used to compensate for differences in data flow rates.
bug The result of a design or implementation error in either hardware or software.
bus A set of two or more parallel conductors which carry data.
bus arbitrator A circuit employed to determine which of two or more requesting devices is to be given control of the bus.
bus cycle The bus activity which occurs between two successive negative edges of E (Enable).
byte A group of eight (typically) adjacent bits. A byte is the smallest quantity which can be directly accessed using an MC6801 instruction.
```

-cccc-

```

Carry Bit (See C-bit)
C-bit (Carry Bit) Bit 0 of the Condition Code Register which is set when a carry-out or borrow occurs during an arithmetic operation. The BCC and BCS instructions provide a branch based on the value of the C -bit.

CC1:CC0 (Clock Control) Bits 2 and 3 of the Rate and Mode Control Register which define the following SCI variables: (a) the source of the serial clock, (b) the serial data format, and (c) whether or not the internal bit rate clock will be supplied as an output.

CCR (Condition Code Register) A 6-bit register used to (a) control maskable interrupts, (b) control conditional branches, (c) reflect the outcome of certain operations, and (d) adjust the results in BCD additions.
character An element of an alphabet typically encoded into five to eight bits. The ASCII character set is a 7-bit representation of characters.
chip A single unpackaged integrated circuit.
chip select An input signal for M6800 Family devices which indicates that the particular device is being addressed.
clear To initialize a bit or several bits to " 0 "' in the MC6801. Bytes can be cleared using the CLR instruction. Selected bits can be cleared by using the AND instruction with a suitable mask.
clock A signal used for timing or a circuit which generates a timing signal.
CMOS (Complementary Metal Oxide Semiconductor) An integrated circuit technology characterized by low power consumption, and high device densities.
code In software, it is a term used to indicate instructions to a computer.
complement A value obtained by toggling each bit to its opposite state. This result is also called the one's complement of the value.
concatenate To join together.

\section*{Condition Code Register (See CCR)}
conditional branches An operation which could result in execution of an instruction other than the next sequential one depending upon a bit or combination of bits in the Condition Code Register.
configuration With respect to the MC6801, it refers to a particular functionality of its pins and registers. Some pin and register functionality is operating mode dependent.
coupler A MOSFET used in MOS circuits as a bi-directional transfer device. Enhancement mode devices are used for couplers in the MC6801. If the gate input is high, the coupler is enabled ('on') and current flows through the device. If the gate input is low, it is not enabled ('off').

CPU (Central Processing Unit) That part of the MC6801 which is responsible for processing instructions. This term is equivalent to MPU in MC6801 literature.

\section*{-dddd-}

D accumulator An MC6801 16-bit accumulator consisting of the A accumulator concatenated with the B accumulator. The A accumulator contains the most significant byte.

D flip-flop A device which transfers the level at the input (D) to the output \((\mathrm{Q})\) in response to a specified transition at its clock input (CLK).

Darlington drive current The current available \((\mathrm{IOH})\) at a given voltage \(\left(\mathrm{V}_{0}\right)\) which is used to drive a Darlington transistor configuration.
data Unprocessed information.
data bus A collection of parallel lines used to transmit data between a processor and peripheral devices. The MC6801 data bus consists of eight lines (D0-D7) and is controlled by a timing signal (E) and a transfer direction signal ( \(R / \bar{W}\) ).

\section*{data direction register (See DDR)}
data port The MC6801 hardware elements required to perform data transfers using the data register assigned to the port. When functioning as a data port, it is controlled by a data direction register and the programmer has direct access to the port pins using the assigned data register.

Data Register A register used to perform data transfers with an external device. MC6801 registers have a single address but are implemented using separate input and output registers. The Read/Write line is used during an access to discriminate between the two registers.

DDR (Data Direction Register) A register used to define the direction of data transfer of each bit in an associated data register. In all MC6801 Data Direction Registers, a " 0 "' defines a bit (or pin) as an input whereas a " 1 " defines it as an output.
debug To remove or correct bugs, or errors, in a system.
demultiplex To separate two or more signals which are transmitted at different times using common lines. With respect to the MC6801, this term refers to separating the least significant eight lines of the address bus (A0-A7) from the data bus (D0-D7). A control line, AS, is provided for this purpose.
depletion mode transistor A field effect transistor (FET) which has appreciable channel current when zero gate-source voltage is applied. Channel conduction can be increased or decreased by application of a gate-source voltage of the correct polarity. In NMOS, a negative voltage is required to decrease channel conduction to virtually zero.
direct addressing mode An addressing scheme in which the least significant byte of the address is explicitly contained in the second byte of the instruction and the most significant byte is implicitly \(\$ 00\).
double byte Two contiguous bytes which, taken jointly, define a 16 -bit value. Double bytes are stored in memory with the most significant byte having the lower address.
double byte reads/writes Accesses which involve two consecutive read or write bus cycles. Instructions which perform double byte reads include LDX, LDD, SUBD, ADDD, PULX, and LDS. Instructions which perform double byte writes include STX, STS, PSHX, and STD.
duty cycle With respect to a square waveform, it is the ratio of the high time to the period, expressed as a percentage. A perfect square wave has a duty cycle of \(50 \%\).
dynamic offset An offset value used in the indexed addressing mode which is defined during execution as opposed to during assembly of the program. The MC6801 instruction, ABX, can be used to obtain a dynamic offset.
-eeee-
E (Enable) A timing signal used to synchronize bus transfers. A bus cycle occurs between consecutive negative edges of \(E\).

EA (Effective Address) An address obtained by evaluating the addressing mode specified by an instruction.

E-Cycle (Enable Cycle) The period of time between consecutive negative edges of E. All MC6801 timing data given as "cycles" is with respect to E unless otherwise specified.
edge-sensitive An attribute of an input circuit which provides a single response for a specified level transition. Each subsequent response requires an additional transition. \(\overline{\text { NMI }}\) and \(\overline{\mathrm{IS} 3}\) are MC6801 inputs which have this property.
effective address (See EA)
EICI (Enable Input Capture Interrupt) Bit 4 of the Timer Control and Status Register (TCSR). EICI defines whether \(\overline{\mathrm{IRQ2}}\) is asserted in response to a proper level transition on P20. If EICI is set, \(\overline{\text { IRQ2 }}\) is asserted while ICF is set. The I-bit must be clear to obtain an IRQ2 interrupt. Which level transition is 'proper" is defined by the IEDG bit.

\section*{Enable (See E)}
enhancement mode transistor A field-effect transistor which has virtually no channel conduction when a zero gate-source voltage is applied. Channel conduction can be increased by applying a gatesource voltage of appropriate polarity. In NMOS, a positive voltage increases channel conduction.

EOCI (Enable Output Compare Interrupt) Bit 3 of the Timer Control and Status Register (TCSR). EOCI defines whether IRQ2 is asserted in response to a match between the Counter and Output Compare Registers. If the bit is set, \(\overline{\mathrm{IRQ}} 2\) will be asserted while OCF is set. The I-bit must be clear in order to obtain an IRQ2 interrupt.

EPROM (Erasable Programmable Read-Only Memory) A read-only memory which is both erasable and programmable.

ETOI (Enable Timer Overflow Interrupt) Bit 2 of the Timer Control and Status Register (TCSR). ETOI defines whether IRQ2 is asserted when the Counter Register contains all ones (i.e., counter overflow). If the bit is set, \(\overline{\text { IRQ2 }}\) is asserted while TOF is set. The I-bit must be clear in order to obtain an IRQ2 interrupt.
exclusive OR A boolean operation in which the outcome is " 0 '' if both inputs are identical and " 1 " if they are not. The EOR instruction implements this operation in the MC6801.
expanded multiplexed mode One of three fundamental operating modes of the MC6801 consisting of Modes \(0,1,2,3\), and 6 . In this configuration, the MC6801 can access an expanded 64 K address space using a multiplexed address/data bus consisting of A0-A7 time multiplexed with D0-D7. Port 4 provides A8-A15.
expanded non-multiplexed mode One of three fundamental operating modes of the MC6801 consisting only of Mode 5 . This mode can directly access an additional 256 bytes of external address space using separate address (A0-A7) and data (D0-D7) buses.

EXTAL2 An MC6801 input pin which can be used as (a) one of two quartz crystal resonator inputs with XTAL1 providing the other input, or (b) an input for a TTL-compatible clock with XTAL1 grounded.
extended addressing mode An addressing mode in which the effective address of the instruction is explicitly specified in the second and third bytes of an instruction.
external address space The set of addresses which are not defined as internal to the MC6801 for a given operating mode.
-ffff-
fall time The time required for a voltage level change from \(\mathrm{V}_{\mathrm{IH}}\) to \(\mathrm{V}_{\mathrm{IL}}\) (an input) or \(\mathrm{VOH}_{\mathrm{OH}}\) to \(\mathrm{VOL}_{\mathrm{O}}\) (an output).
falling edge A high to low level transition.
firmware Software that is implemented in hardware (e.g., EPROM or masked ROM).
fo (See 4fo)
foreground That portion of execution time in an interrupt-driven program which is used to service interrupts. When not responding to interrupts, the program is considered to be operating in "background."
forward reference With respect to an assembly language program, it refers to the use of a label in the operand field which has not yet appeared in the label field of a prior statement. When the assembler has a forward reference in the operand field and it must choose between direct and extended addressing, the extended addressing mode will always be chosen.

4fo (Four times E-cycle Frequency from an External Clock) The frequency of an external TTL compatible clock which is connected to EXTAL1. Note that \(\mathrm{f}_{\mathrm{o}}\) is equal to the frequency of E .
framing error In asynchronous communications, it is the absence of a stop bit (" 1 '") in the tenth bit time. It can occur only during serial reception and the SCI will set the ORFE bit to indicate this condition. It can indicate either misframed data or a break condition.
full duplex The capability of transmitting and receiving data simultaneously.
\(\boldsymbol{f}_{\boldsymbol{X T}} \boldsymbol{A L}\) (Input Crystal Frequency) The frequency of a quartz crystal resonator used to drive the MC6801. Note that the frequency of \(E\) is equal to fXTAL/4.

\section*{-gggg-}
global variable A variable which can be accessed by all subroutines within a program.

\section*{-hhhh-}

H-bit (Half-carry bit) Bit 5 of the Condition Code Register (CCR). It is set during certain instructions (ADD, ADC, ABA) to indicate a half carry from bit 3 and is used only in the DAA instruction to adjust the results of \(B C D\) addition.

\section*{half-carry bit (See H-bit)}
half duplex The capability of transmitting and receiving but not simultaneously.
hardware vectored interrupts A mechanism for jumping directly to a device-dependent address (vector) in response to an interrupt. The programmable timer and the SCI provide hardware vectored interrupts using an internal priority encoder.
hexadecimal A number system which uses 16 as a base consisting of the digits 0 to 9 and the letters A to F. The decimal values 10-15 are represented by the lesters A-F, respectively. The hexadecimal system is used as a convenience in representing binary values. Each group of four binary digits can be combined to form a single hexadecimal digit. Motorola assemblers and literature commonly use a dollar sign (" \(\$\) '") prefix to indicate a hexadecimal value. For example, \(\$ 23\) is equivalent to 35 decimal.
high-impedance state A configuration in which a device acts as a negligible load. Devices capable of being switched to this state are effectively disconnected from a bus. This is normally referred to as the third state of a three-state device.

HMOS (High density, short-channel MOS) An integrated circuit technology characterized by its high density and low power consumption. As a refinement of the NMOS technology, it can typically achieve twice the circuit density and four times the speed-power product.
hold time The interval of time following a clock transition during which the logic levels must remain constant in order to be reliably recognized.

\section*{-iiii-}

I-bit (Interrupt Mask Bit) Bit 4 of the Condition Code Register (CCR). It is used to enable (if clear) or mask (if set) \(\overline{\mathrm{IRQ1}}\) and \(\overline{\mathrm{IRQ2}}\) interrupts. It does not affect \(\overline{\text { NMI }}\) interrupts or the SWI instruction and is set during Reset and all interrupt sequences.

ICF (Input Capture Flag) Bit 7 of the Timer Control and Status Register which is used to indicate that a proper transition has occurred on the P20 pin. The Counter Register is also transferred to the Input Capture Register when this occurs. Which transition is proper is defined by the IEDG bit.
idle bus cycle A bus cycle during which the MCU performs internal operations. Externally, most idle bus cycles appear as an MPU read of the LSB of the Reset Vector (\$FFFF). Data obtained from an idle bus cycle is ignored.

IEDG (Input Edge) Bit 1 of the Timer Control and Status Register. IEDG is used to define which edge of a signal present at P20 initiates the input capture function.

Iin (Input Load Current) (Input Leakage Current) The maximum input or output current when configured as an input. The input load current applies to Port 4 pins and \(\overline{\text { IS3 }}\) which have internal pullup resistors. The input leakage current applies to \(\overline{\mathrm{NMI}}, \overline{\mathrm{IRQ}} 1\) and \(\overline{\mathrm{RESET}}\) which are always configured as inputs.
immediate addressing mode An MC6801 addressing mode in which the value of the operand - as opposed to the address - is explicitly contained in the byte(s) which follow the opcode. The size of the operand matches the size of the register specified as the destination.
inclusive OR A Boolean function in which the result is a " 1 " if any of the inputs is a " 1 "; otherwise, the result is " 0 ". The ORAA and ORAB instructions implement this function in the MC6801.
index register A register used primarily to contain the address of (i.e., point to) another location. In the MC6801, the \(\mathbf{X}\) (or IX) Register is used for this purpose.
indexed addressing mode An addressing mode which contains an unsigned offset byte in the second byte of the instruction. The most significant byte of the offset is zero. The effective address of an indexed instruction is computed by adding the offset to the current value of the index register. The index register remains unchanged during this operation.
indexing An addressing technique which uses a pointer to locate a memory operand. The pointer address can be biased by an offset as an extension to this technique. See indexed addressing mode.
indirection A referencing technique which uses a pointer address to locate either (a) the address of an operand or (b) another pointer address. Each pointer address in a path to the operand represents a "level of indirection."
inherent addressing mode An addressing mode which does not require a memory operand and, therefore, requires no bus access. Only internal register operands are specified by inherent addressing using single byte instructions. TSX, ABA, COMA, and NOP are examples of MC6801 inherent instructions.
input capture function A programmable timer function which transfers the current contents of the Counter Register to the Input Capture Register in response to a proper level transition at P20. Which transition is "proper"' is controlled by the IEDG bit in the TCSR. The purpose of the input capture function is to facilitate measurement of elapsed time between external level transitions using software.
input/output Data entered (input) or data received (output) from a computer.
instruction An MC6801 machine instruction consists of one to three consecutive bytes which define a single operation. An instruction consists of an opcode byte and may be followed by one or two bytes which define a memory-resident or immediate operand.
internal address space The set of addresses to which MC6801 internal devices respond. Internal addresses are a function of the operating mode and, in some cases, the RAME bit in the RAM Control Register.
interrupt A control mechanism which suspends execution of a program, saves certain registers, and transfers control to an interrupt routine. The suspended program can be resumed by restoring the saved registers.
interrupt-driven A program control structure utilizing interrupts (as opposed to polling) to initiate service to a device.
interrupt mask bit (See I-bit)
interrupt response time The elapsed time from assertion of the interrupt until the device is serviced. The response time includes recognition of the interrupt and stacking the registers.
interrupt vector An address obtained during the eleventh and twelfth cycle of the MC6801 interrupt sequence which is subsequently transferred to the Program Counter. Hence, instruction execution is resumed at this address. Interrupt vectors are obtained from fixed addresses in either the internal or external memory space depending upon the operating mode.

\section*{I/O (See Input/Output)}

I/O Port One of four MC6801 ports which is controlled by a Data Direction Register and provides direct access to the port pins using the Data Register. Ports 1 and 2 are always available as I/O ports. Ports 3 and 4 can be used as I/O ports in some operating modes.
\(\overline{\text { IOS }}\) (Input/Output Select) The configuration of the SC1 pin in Mode 5. \(\overline{\mathrm{IOS}}\) is an active low output signal which is asserted whenever an address from \(\$ 100\) to \(\$ 1 \mathrm{FF}\) (inclusive) appears on the internal address bus. It should be used as an input to a chip select circuit for devices residing in the Mode 5 external address space. Note that internal addresses will also appear on the address bus.
\(\overline{\text { IRQ1 }}\) One of two types of maskable interrupts in the MC6801. \(\overline{\mathrm{IRQ1}}\) is an active low, level-sensitive interrupt.
\(\overline{\text { IRQ2 }}\) One of two types of MC6801 maskable interrupts. \(\overline{\text { IRQ2 }}\) is an internal active low, levelsensitive interrupt which is asserted internally by a certain combination of active high flags and interrupt enable bits. This is indicated in the following Boolean equation where \(\overline{\mathrm{IRQ}}\) is active low:
\(\overline{\mathrm{IRQ}} \mathbf{2}=\overline{[(\mathrm{TOF} \bullet E T O I)+(\mathrm{OCF} \bullet E O C I)+(\mathrm{ICF} \bullet E I C I)]+[(O R F E+R D R F)} \bullet\) RIE + (TDRE \(\cdot \mathrm{TIE})]\)
ISBB (Standby Current) The current consumption at the maximum supply voltage (VSB) for VCC Standby. The current will not exceed this value in the powerdown state ( \(\mathrm{V}_{\mathrm{CC}}\) Standby = VSBB).
\(\overline{\text { IS3 }}\) (Input Strobe 3) The configuration of the SC1 pin in the single chip modes (4 and 7). An \(\overline{\mathrm{IS} 3}\) negative edge always sets the IS3 FLAG bit as a response and can also be used to (a) latch data into Port 3 if the LATCH ENABLE bit is set and/or (b) assert IRQ1 if the IS3 IRQ1 ENABLE bit is set.

IS3 FLAG (Input Strobe 3 Flag) Bit 7 of the Port 3 Control and Status Register. IS3 FLAG is set in response to a negative edge on \(\overline{\text { IS3 }}\). It is active only in Modes 4 and 7 and is cleared by a proper access of the Port 3 Data Register.

IS3 IRQ1 ENABLE (Input Strobe 3 IRQ1 Interrupt Enable) Bit 6 of the Port 3 Control and Status Register. If set, \(\overline{\mathrm{IRQ1}}\) is asserted whenever IS3 FLAG is also set. It is active only in Modes 4 and 7.

ITSI (Three-state Input Current) The maximum allowable current (either as a source or a sink) when the pin is configured as a high impedance input. This parameter applies to Ports 1,2 and 3.

IX (See Index Register)

\section*{- \(-\mathrm{j} \mathrm{jj} \mathrm{j}-\)}
jump To cause execution of an instruction other than the next sequential one. This is implemented by loading the Program Counter with the address of the jump destination. This is very similar to a branch operation. See branch for differences.
-kkkk-
\(K\) When referring to memory sizes, K is an abbreviation for 1024 decimal. The number of bits in a \(\mathbf{6 4 K}\) bit RAM, therefore, is 65,536 decimal bits. It is also used here as an abbreviation for "kilo" or 1000 decimal.
-IIII-
label In the MC6801 Macroassembler, a label is a symbol which appears in the label field of an assembly language statement. A label consists of one to six alphanumeric characters (upper case letters A-Z, digits 0-9) and the three special characters, period (.), dollar (\$) and underscore (_). A label must begin with either a letter or period (.).

LATCH ENABLE Bit 3 of the Port 3 Control and Status Register. It can be used to cause input data to be latched into the Port 3 Data Register in Modes 4 and 7 in response to an \(\overline{\text { IS3 }}\) negative edge.
level-sensitive An attribute of an input circuit which results in a response to a level. If the level is not removed or masked, it can cause continuous responses. \(\overline{\mathrm{IRQ1}}\) and \(\overline{\mathrm{RESET}}\) are level-sensitive signals in the MC6801.

LILbug \({ }^{T M}\) The name of the firmware monitor mask programmed into the ROM of the MC6801L1. Commands and a source listing are included in the LILbug Manual.*
local variable A variable which can be accessed only by a given subroutine.
logic analyzer A device capable of capturing and displaying the bus signals for a given processor.
loop A control mechanism which causes a sequence of instructions to be repeated.
LSB (Least Significant Byte/Bit) That portion of a multi-byte/bit value which contains the least arithmetic significance. Double byte values used in MC6801 instructions are situated in memory with the MSB having the lower address.

LSI (Large Scale Integration) A term used to describe integrated circuits having an arbitrarily large number of gates. LSI is the third category of four types of integrated circuits consisting of SSI (Small scale integration), MSI (Medium Scale integration), LSI, and VLSI (Very Large Scale Integration).

\section*{-mmmm-}
machine code A sequence of one or more bytes which defines a single operation. MC6801 machine codes consist of one to three bytes. Machine code is typically shown in hexadecimal format.
machine state A term used to describe the contents of the MPU registers at a specified time. With respect to the MC6801, the term usually excludes the stack pointer (SP) and consists of: CCR, ACCA, ACCB, X, and PC. These registers are stacked during an interrupt sequence to save the machine state. The stack pointer then points to where the machine state is saved. This procedure allows a program to be interrupted and resumed.
macro In software, it defines a sequence of characters which is substituted into the program each time it is invoked by a macroinstruction. The sequence can typically accept argument substitutions. The purpose of a macro is to reduce the amount of programming effort required to generate similar sequences of instructions.

\footnotetext{
*Motorola Semiconductor Products, Inc., Box 20912, Phoenix, Arizona 85036
}
macroinstruction A source language statement which causes a sequence of instructions defined by a macro to be substituted into a program.
macroprocessor A program which is typically a module of an assembler and can be used to expand macroinstructions into sequences of assembly language instructions. An assembler having this capability is usually called a macroassembler.
mask A sequence of bits used as an operand in a Boolean operation. Mask is also sometimes used as a synonym for "inhibit." When an IRQ1 interrupt is masked, for instance, it is inhibited. Mask is also used to identify a photographic plate used in the manufacture of integrated circuits.
mask option Certain configuration options which may be chosen during specification of the MC6801 masked ROM.

MCU (Microcomputer Unit) A microcomputer implemented as a monolithic chip. It typically consists of at least an MPU, ROM, RAM, and some form of I/O.

MC6801L1 An MC6801 which has the LILbug monitor mask programmed into the ROM. See the LILbug manual for details.

MC6803 A microcomputer equivalent to an MC6801 operating in Modes 2 or 3.
MC6803NR A microcomputer equivalent to an MC6801 operating in Mode 3.
MC68701 A microcomputer which is nearly identical to the MC6801. The MC68701 includes a 2048-byte EPROM instead of a masked ROM which provides a method for debugging software.
memory map A graphical illustration of the available addressable areas including annotations which describe subareas of the space.
memory space The set of addresses which can be directly accessed by the address bus. This is sometimes also referred to as the "physical" memory space.

Microcomputer Unit (See MCU)

\section*{Microcroprocessor (See MPU)}
mnemonic An abbreviation for an operation which, by its appearance, makes details of the operation easier to remember. LDAA, for example, is the assembler mnemonic for "load accumulator A."
monitor A collection of routines which typically provide a uniform method of input/output and certain debugging functions.

MPU (Microprocessor Unit) A Central Processing Unit (CPU) implemented with LSI technology.
MPU Read Any bus cycle during which the R/ \(\overline{\mathrm{W}}\) line is high. MC6801 instructions LDAA and TST both perform MPU reads.

MPU Write Any bus cycle during which the \(\mathrm{R} / \overline{\mathrm{W}}\) line is low. MC6801 instructions STAA and COM both perform MPU writes.

MOS (Metal Oxide Semiconductors) An integrated circuit technology characterized by its high density and low power consumption. Subcategories of MOS include CMOS, HMOS, NMOS and PMOS.

MSB (Most Significant Byte/Bit) That portion of a multi-byte/bit value which contains the most arithmetic significance. The MSB of values used in MC6801 double byte instructions are situated in memory with the MSB having the lower address.
multiplex To use the same set of lines to carry more than one signal. In the MC6801 expanded multiplexed modes, eight Port 3 pins are used for both address (A0-A7) and data (D0-D7).

\section*{-nnnn-}

N -bit Bit 3 of the Condition Code Register. The N -bit is set according to the most significant bit of the result in certain operations. Operation of the BPL and BMI instructions is controlled by the N -bit.
negate To form the two's complement of a value. The MC6801 NEG instruction performs this operation. Negate is also used to indicate the inactive state of a signal independent of whether the voltage is high or low.
negative edge A high-to-low level transition.
nested An operation which is repeated while performing a similar operation. For example, a nested interrupt is an interrupt taken while servicing a prior interrupt. A nested loop is a loop within a loop.
nibble A quantity consisting of a half-byte, or 4 bits.
\(\overline{\text { NMI }}\) (Non-Maskable Interrupt) An MC6801 edge-sensitive non-maskable interrupt input.
NMOS (N-channel Metal Oxide Semiconductor) An integrated circuit technology noted for its high density.

NRZ (Non-Return to Zero) One of two MC6801 serial communications formats. IN NRZ format, the level throughout each bit time represents the value of the data.

\section*{-0000-}
object code An output of an assembler or compiler. Typically, it contains information pertaining to where the program is to reside in memory along with some representation of the machine code.

OCF (Output Compare Flag) Bit 6 of the Timer Control and Status Register. OCF is set when the contents of the Output Compare Register matches the Counter Register.
offset byte The second byte of machine code in all instructions which use either the indexed or relative addressing modes. The offset byte is added to the current value of the index register (indexed addressing mode) or program counter (relative addressing mode) to obtain the effective address of the instruction.

OLVL (Output Level) Bit 0 of the Timer Control and Status Register. OLVL is used with the output compare function to control an output waveform.
' 1 " In a binary system, a " 1 ' refers to one of two possible states where " 0 ' is the other state. In positive logic, it refers to a logic high or "true" condition.
operand That which is operated on. In an assembly language statement, the operand field follows the operation field, and defines both the addressing mode and the effective address. With respect to machine language, it is those byte(s) which follow the opcode byte and specifies an immediate value, offset, or an address.
operating mode One of eight possible MC6801 configurations which is defined by the levels on P20, P21, and P22 on the positive transition of RESET.
opcode (operation code) The first byte of machine code in any MC6801 instruction. The opcode defines the type of operation, the register(s) involved, and the addressing mode.

ORFE (Overrun or Framing Error) Bit 6 of the Transmit/Receive Control and Status Register. ORFE is set by the SCI receiver to indicate either a receiver overrun or framing error. The type of error can be distinguished by noting the RDRF bit: if RDRF and ORFE are set, it indicates an overrun. If ORFE is set and RDRF is not set, a framing error or break condition has occurred.
\(\overline{\mathrm{OS} 3}\) (Output Strobe 3) SC2 is configured as \(\overline{\mathrm{OS} 3}\) in Modes 4 and 7. It is an active low output which is asserted by a proper access of the Port 3 Data Register. Which access is 'proper' is defined by the OSS bit.

OSS (Output Strobe Select) Bit 4 of the Port 3 Control and Status Register. OSS is active only in Modes 4 and 7 and is used to define whether an OS3 output signal is to be generated by an MPU write or an MPU read of the Port 3 Data Register.

Output Compare Register A 16-bit read/write register which is compared with the Counter Register during each E-cycle. If a match is found between the two registers, the OCF bit is set. The Output Compare Register can be used (1) with the OLVL bit to generate an output waveform or (2) without regard to the OLVL bit to generate an interrupt after an elapsed time.
output level register A D flip-flop in the MC6801 Programmable Timer for which the OLVL bit is an input (D) and the clock (CLK) is an output compare pulse. Providing P21 is configured as an output, the output of the flip-flop (Q) will appear at the pin. Note that the level of P21 reflects the value of the OLVL bit during the last successful output compare.
overrun error An error which occurs due to a delayed response to the RDRF flag. An overrun error occurs whenever a byte is ready to be transferred from the Receive Shift Register to the Receive Data Register and RDRF is still set.

\section*{-pppp-}
parasitic capacitance The capacitance inherent in a device by virtue of its fabrication.
PC (Program Counter) A 16-bit counter which always points to the first byte of the next instruction to be executed. The register is incremented once for each instruction byte fetched.

PC0-PC2 (Program Control bits) Bits 5-7 of the Port 2 Data Register. These three bits reflect the current operating mode of the MC6801 where PC0 is the value latched from P20 on the positive edge of RESET. The bits are read-only with one exception: Mode 5 can be irreversibly entered from Mode 4 without going through Reset by writing a " 1 " to PC0 in Mode 4.
\(\boldsymbol{P}_{\boldsymbol{D}}\) (Power Dissipation) The maximum power required for powerup operation of the MC6801 including both VCC and VCC Standby at maximum supply voltage and lowest temperature.

PDB (Peripheral Data Bus) The internal segment of the MC6801 Data Bus.
Peripheral Device A device which can be interfaced with a computer to provide some function.
Pij (Port i, bit \(\boldsymbol{j}\) ) A notational convention whereby an MC6801 pin is referred to by its port number and bit position. P24, for example, indicates Port 2 bit 4.

PLC (Program Latch Control) Bit 0 of the MC68701 RAM/EPROM Control Register which is used to enable latching the EPROM address during programming.
polling A software technique involving a loop which checks (i.e., polls) the status bits of devices to determine if service is required.

Port 3 Control and Status Register An 8-bit register which is active only in Modes 4 and 7. The bits provide control and status information for Port 3 including operation of the \(\overline{\mathrm{IS}} 3\) and \(\overline{\mathrm{OS} 3}\) lines.
positive edge A low-to-high level transition.
PPC (Program Power Control) Bit 1 of the MC68701 RAM/EPROM Control Register which is used to enable power from the RESET/VPP pin to the EPROM during programming.
precharge The act of charging the capacitance of an internal node to a logic high during a particular time interval. The output is then generated by discharge paths of those nodes whose values are to be " 0 ". This technique is used to improve the speed at high capacitance nodes and decrease power consumption.
priority encoder A device in which the output is based on a hierarchical order of inputs. The output is the identity of the active input with the highest priority. A 74LS147 is an example of a priority encoder.

PRObug \({ }^{T M}\) The name of an MC68701 monitor available in a masked ROM which can be used for system development and EPROM programming. Consult the PRObug manual for details.*

\footnotetext{
*Motorola Microsystems, 3102 N. 56th St., Phoenix, Arizona 85018
}

\section*{program counter (See PC)}

Programmable Timer One of the major modules of the MC6801 consisting of registers which implement the output compare function, input capture function, and the free running counter.
pullup resistor A resistor which connects a line to VCC. Its purpose is to provide a logic high when no other device is driving the line. The value of the resistor is determined by the current capacity of each device connected to the line. Values between 3 K and 10 K ohms are tyically used in MC6801 systems. Wire-OR configurations always require a pullup resistor and the value of the resistor must be determined from the number and type of devices sharing the line.
push-pull driver A circuit which includes two transistors, a pullup resistor (which could have the value zero), and a connection to ground. If the output is a " 1 ", one of the two transistors conducts and connects the output through a pullup resistor to VCC. If the output is a ' 0 '", the opposite transistor conducts and connects the output to VSS. Most of the MC6801 data port output drivers employ this type of device.

PW ASH (Pulse Width Address Strobe High) Applies in Modes 0, 1, 2, 3 and 6. It is the minimum width of the logic high portion of the Address Strobe signal.

PWEH (Pulse Width E High) The minimum width of the logic high portion of E.
PWEL (Pulse Width E Low) The minimum width of the logic low portion of E.
PWRSTL ( \(\overline{\text { RESET }}\) Low Pulse Width) The minimum number of E-cycles for which the \(\overline{\text { RESET }}\) line must be held low during a Reset when operating in a powerup state. During initial powerup (from a powerdown condition), however, RESET must be held low for tRC to provide time for the oscillator to stabilize.

\section*{-ITIT}

RAM (Random Access Memory) A memory in which each location can be individually read or written in any order.

RAM Control Register An MC6801 register used for controlling and determining the status of the RAM. It includes the RAME and STBY PWR bits.

RAM/EPROM Control Register An MC68701 register used for controlling and determining the status of the RAM and for programming the EPROM. It includes the RAME, STBY PWR, PPC, and PLC bits.

RAME (RAM Enable bit) Bit 6 of the RAM Control Register. RAME defines whether the RAM is included in the internal memory space of the MC6801. When set (and not in Mode 3), the RAM is included in the internal memory space. When clear, the address space of the RAM is considered to be external. The purpose of the bit is to inhibit undesirable accesses to the RAM during transition to powerdown operation.

\section*{Rate and Mode Control Register (See RMCR)}

RDRF (Receive Data Register Full) Bit 7 of the Transmit/Receive Control and Status Register. When set, RDRF indicates that a byte has been transferred from the receive shift register to the Receive Data Register.

RE (Receiver Enable) Bit 3 of the Transmit/Receive Control and Status Register. Setting RE enables operation of the receiver section of the SCI.
read-modify-write instruction An instruction which fetches data from a memory location or register, modifies it, and writes the modified version back. This type of instruction performs both an MPU read and write to the same location. LSL, COM, and NEG are examples of MC6801 read-modify-write instructions. These instructions have opcodes which range from \(\$ 40\) to \(\$ 7 \mathrm{~F}\), inclusively, excepting JMP (see Appendix B).
read-only A property of a memory element which is to be read but not modified. Writes to the location are allowed but have no affect on the value.

Read/Write (See R/प्W)
Receive Data Register An 8-bit read-only register which is used by the MPU to obtain data from the SCI receiver after it has been converted to parallel format.
receive shift register An 8-bit shift register which is clocked by the bit rate clock and is used to convert a serial data stream to parallel. The receive shift register is not directly addressable.
recursion A software technique which uses a procedure that invokes itself. For example, the following instructions implement a recursive software delay loop:
\begin{tabular}{lll} 
& LDAA & \#VALUE \\
& JSR & TIMOUT \\
& \(\bullet\) & \\
& \(\bullet\) & \\
TIMOUT & DECA & \\
& BEQ & OUT \\
& BSR & TIMOUT \\
& OUT & RTS
\end{tabular}
re-entrant routine A routine which is written in such a manner as to allow execution of it to be interrupted, executed again by the interrupt service routine, and then be resumed without ill effects. Reentrant routines modify no local variables with absolute addressing.
relative addressing mode An addressing mode in which the effective address is obtained by adding an 8 -bit signed offset byte to the current value of the Program Counter. This addressing mode is used only for branches in the MC6801.

Reset To return a device or system to a defined state.
\(\overline{\operatorname{RESET}}\) An MC6801 active low level-sensitive input which causes a Reset sequence to be executed.
\(\overline{\operatorname{RESET}} / V P P\) An MC68701 active low level-sensitive input which (1) resets the microcomputer when the pin voltage falls below VIL, (2) is used as a control signal to capture the operating mode of the MCU, and (3) provides an input for an EPROM programming voltage (VPP) at a maximum current of IPP.

Reset vector A 16-bit address which is loaded into the Program Counter in response to addresses \$FFFE and \$FFFF in the first two E-cycles after RESET goes high. Hence, instruction execution begins at the address obtained from \$FFFE:FFFF.

RIE (Receiver Interrupt Enable) Bit 5 of the Transmit/Receive Control and Status Register. When set, \(\overline{\mathrm{IRQ2}}\) is asserted whenever RDRF and/or ORFE are set.
rise time The time required for a voltage level change from VIL to \(\mathrm{V}_{\mathrm{IH}}\) (an input) or from VOL to VOH (an output).
rising edge A low-to-high level transition.
RMCR (Rate and Mode Control Register) A 4-bit write-only register. It is used by the SCI to define (a) the source of the serial bit rate clock, (b) the serial data format, (c) whether the internal bit rate clock is to be provided as an output, and (d) if the internal clock is selected, the serial bit rate.

ROM (Read-Only Memory) A memory in which each location can be individually read in a random order but not altered. Note that a RAM can be temporarily converted to a ROM by tieing the R/W input line to a logic high through a switch. Typically, a ROM will retain its data in the absence of power.
\(\boldsymbol{R X}\) (Receiver Data) Serial data intended for the input to a receiver or the receiver, itself.
\(\boldsymbol{R} / \bar{W}\) (Read/Write) The configuration of SC2 in all operating modes except Modes 4 and 7. It is used in MC6801 systems to control the direction of data bus transfers. When the level is high, it indicates a memory-to-MPU transfer (MPU read) whereas a low level indicates an MPU-to-memory (MPU write) transfer.

\section*{-SSSS-}

SCLK (Serial Clock) A bi-directional line to the SCI (P22) which can be used to input an external clock at eight times the desired bit rate or provide the internal bit rate clock as an output. Both functions are controlled by the RMCR.

SCI (Serial Communications Interface) A major module of the MC6801 which provides the capability to transmit and receive serial data in one of two formats, using several bit rates.
self-modifying instructions An instruction sequence which modifies itself as it executes. Such a sequence cannot be stored in ROM. Its use is generally considered poor programming practice due to debugging and modification difficulties.

Serial Communications Interface (See SCI)
set To change the value of a bit or device to a " 1 " (logic high).
serial data Data presented one bit-at-a-time in sequence. The LSB is typically transmitted first.
setup time The minimum time that the correct logic level must be present prior to a clock transition in order for it to be correctly recognized.
signed A notational scheme which provides a numbering system that extends in both positive and negative directions from zero. MC6801 signed values uses two's complement format. A negative value is indicated by a " 1 " in the most significant position whereas a positive value contains a " 0 " in this position. Note that a signed single byte can have a value from -128 to +127 while a signed double byte value has a range from \(-32,768\) to \(+32,767\).
single chip mode One of two operating modes (4 and 7) of the MC6801. Mode 4 is used for testing while Mode 7 is used in single chip applications. Note that no external bus is provided in this mode.
source code The input to an assembler or compiler consisting of statements in the language being assembled or compiled.
\(\boldsymbol{S P}\) (Stack Pointer) A 16-bit register which always points to the next available location in a last-in-first-out queue. The initial value of the stack pointer must be specified by the programmer. The stack pointer is automatically decremented as data is pushed onto the stack and incremented as data is pulled from it.

SC1 (Strobe Control 1) An MC6801 pin which is configured as an output in all modes except modes 4 and 7. In modes \(0,1,2,3\), and 6, SC1 provides Address Strobe (AS). In mode 5, it provides the \(\overline{\mathrm{IOS}}\) signal. In modes 4 and 7, however, it is an input signal configured as \(\overline{\mathrm{IS} 3}\).

SC2 (Strobe Control 2) An MC6801 pin which is configured as an output in all modes. In all modes except 4 and 7, it provides the Read/Write ( \(\mathrm{R} / \overline{\mathrm{W}}\) ) signal. In modes 4 and 7, it is configured as OS3.

SR flip-flop (Set/Reset flip-flop) A device having two inputs and a single output where only logic high inputs affect the output. A logic high at the "set" input provides a logic high at the output whereas a logic high at the "reset" input provides a logic low at the output. A logic low at both inputs produces no change in the output. However, if a logic high is presented to both inputs simultaneously, the output state is undefined.

SS1:SS0 (Speed Select bits) Bits 1 and 0 of the SCI Rate and Mode Control Register. They are writeonly bits which control the SCI bit rate only when using the internal bit rate clock.
stack A linear list in which all additions and deletions are made at one end of the list. This is sometimes referred to as a last-in-first-out (LIFO) discipline. A stack is managed in hardware by the MC6801 16-bit stack pointer (SP).

Stack Pointer (See SP)
standby RAM That portion of the RAM which is addressed from \(\$ 80\) through \(\$ B F\). During a powerdown state, data in this portion of the RAM can be kept valid by providing power to the \(\mathrm{V}_{\mathrm{CC}}\) Standby pin.
start bit With respect to asynchronous serial communications, it is the first negative transition following an idle (mark) period. Following a framing error, however, a start bit is recognized without the transition if the following bit is also a zero (space). The start bit is used to synchronize a serial receiver with the data and is, by convention, always a " 0 '. In SCI serial data transition, it is followed by eight data bits and a single stop bit ('" 1 ').

STBY PWR (Standby Power) Bit 7 of the RAM Control Register. The STBY PWR bit is used to determine whether the power source to the standby portion of the RAM was sufficient to maintain the data.
stop bit The last element using serial asynchronous protocol. The stop bit occurs during the tenth bit time and is always a " 1 ". If the stop bit is not detected, a framing error or break condition exists.
subroutine linkage A scheme used to (a) transfer control to a subroutine, (b) transmit arguments to the subroutine, (c) transmit the results to the caller, and (d) transfer control back to the caller. With respect to the MC6801, the JSR and BSR instructions push the return address onto the stack and pass control to a subroutine. The programmer must adopt a convention for argument passing in the absence of a specified convention. Control can be returned to the caller by using the RTS instruction to pull the return address from the stack into the Program Counter.
symbolic addressing A programming technique which utilizes symbols or labels to define addresses as opposed to their actual value.
symbol With respect to the MC6801 Macroassembler, a symbol is used as a substitute for a specific value. A symbol consists of from one to six alphanumeric characters (upper case letters A-Z, digits \(0-9\) ), and the special characters period (.), dollar sign (\$), and underscore (_). A symbol must begin with a letter or period (.).

\section*{-tttt-}
\(\boldsymbol{t}_{\text {ACCM }}\) (Expanded Multiplexed Read Access Time) During an MPU read, t ACCM is the maximum time from when the address bus is valid (A0-A15) to when data is required to be valid.
\(t_{A C C N}\) (Expanded Non-Multiplexed Read Access Time) During an MPU read, it is the maximum time from when the address bus is valid (A0-A7) to when data is required to be valid.
\(\boldsymbol{t}_{\boldsymbol{A}} \boldsymbol{D}\) (Address Delay Time) The maximum time following the negative edge of E until \(\mathrm{R} / \overline{\mathrm{W}}\) and either A8-A15 (Expanded Multiplexed) or A0-A7 (Expanded Non-multiplexed) are valid.
\(\boldsymbol{t}_{\boldsymbol{A H}}\) (Address Hold Time) The minimum time that the address bus remains valid after the negative edge of E . Because addresses are typically used to generate external system chip selects, these signals would also be affected at this time.
tAHL (Address Hold Time for Latch) The minimum hold time for A0-A7 after the negative edge of AS. This provides a hold time for latching A0-A7 in the expanded multiplexed modes.
\(t_{A S}\) (Address, \(R / \bar{W}\) Setup Time before \(E\) ) The minimum setup time before the positive edge of E for R/ \(\overline{\mathrm{W}}\) and either A8-A15 (Expanded Multiplexed) or A0-A7 (Expanded Non-multiplexed).
\(\boldsymbol{t}_{\text {ASD }}\) (Address Strobe Delay Time) The time between the negative edge of E and the positive edge of AS. This value represents the amount of time a peripheral device has to vacate the multiplexed data bus before the MCU will begin to drive it with A0-A7. This parameter is affected by the duty cycle of the MCU input clock ( \(4 \mathrm{f}_{\mathrm{O}}\) or fXTAL). (See Appendix I). The minimum value listed in the Data Sheet for \(\mathrm{t}_{\mathrm{ASD}}\) corresponds to a \(\mathbf{6 0 \%}\) duty cycle.
thSED (Address Strobe to Enable Delay Time) The time between a negative edge of AS and the positive edge of E . This parameter is affected by the duty cycle of the MCU input clock ( \(4 \mathrm{f}_{\mathrm{O}}\) or fXTAL). (See Appendix I.) The minimum value given in the Data Sheet for tASED corresponds to a \(40 \%\) duty cycle.
\(\boldsymbol{t}_{\text {ASF }}\) (Address Strobe Fall Time) The time required for AS to change from a logic high to a logic low.
\(\boldsymbol{t}_{\text {ASL }}\) (Address Setup Time for Latch) The minimum setup time for A0-A7 to be valid before the negative edge of AS. This provides a setup time for latching A0-A7.
\(\boldsymbol{t}_{\boldsymbol{A S M}}(\) AO-A7 Setup Time before \(E)\) With respect to the Multiplexed Bus, it is the minimum setup time before the positive edge of E that address lines A0-A7 are valid. Because A8-A15 are always valid before this time, this represents the minimum setup time for the entire bus.
\(\boldsymbol{t}_{\text {ASR }}\) (Address Strobe Rise Time) The time required for AS to change from a logic low to a logic high.
tCMOS (Delay, E to Data Valid) Applies to Ports 1, 2, 3, and 4 Data Registers (except for P21) only when configured as output data ports. During MPU writes, tCMOS is the time from the negative edge of \(\mathbf{E}\) to when the level reaches \(70 \%\) of the CMOS supply voltage. It should also be noted that (a) Port 4 outputs cannot be pulled above the MC6801 supply voltage, and (b) a 10 k ohm pullup resistor is required for Port 2 when interfacing with CMOS.

TCSR (Timer Control and Status Regiser) An 8-bit register used to control and determine the status of the MC6801 Programmable Timer.
\(t_{c y c}\) (Bus Cycle Time) The period of an MCU bus cycle. It is equivalent to \(4 / \mathrm{f}_{\mathrm{XTAL}}, 4 / 4 \mathrm{f}_{\mathrm{O}}, 1 / \mathrm{f}_{\mathrm{O}}\) or 1/E.
tDDW (Data Delay Write Time) The maximum time after the positive edge of E until data is valid during an MPU write cycle.

TDRE (Transmitter Data Register Empty) Bit 5 of the Transmit/Receive Control and Status Register. When set, it indicates that the SCI transmitter is ready for more data. TDRE is cleared by reading TDRE and writing a byte to the Transmit Data Register.
tDSR (Data Setup Time for Read) The minimum MCU data setup time for an MPU read that must be provided by a peripheral device before the negative edge of \(E\).

TE (Transmit Enable) Bit 1 of the Transmit/Receive Control and Status Register. When set, it initializes the SCI transmitter and enables operation of the transmitter.
\(\boldsymbol{t} \boldsymbol{E F}\) (Enable Fall Time) The time required for E to change from a logic high to a logic low.
\(\boldsymbol{t} \boldsymbol{E R}\) (Enable Rise Time) The time required for E to change from a logic low to a logic high.
\(\boldsymbol{t}_{\boldsymbol{H}}\) (Data Hold Time for Read) During an MPU read, it is the minimum time following the negative edge of \(E\) during which a peripheral is expected to hold the data valid.
\(\boldsymbol{t}_{\boldsymbol{H}} W\) (Data Hold Time for Write) For an MPU write, it is the minimum time following the negative edge of E during which the MCU will keep the data valid.

TIE (Transmit Interrupt Enable) Bit 3 of the Transmit Receive Control and Status Register. When set, it asserts IRQ2 whenever the TDRE bit is set; otherwise, the interrupt is inhibited.
tIH (Input Data Hold Time) Applies only in Modes 4 and 7 when port 3 is configured as a latched input data port (LATCH ENABLE bit is set). It is the minimum time after the negative edge of IS3 that data must remain valid to insure latching the correct logic levels into the Port 3 data register.
timer overflow Timer overflow occurs when the 16-bit Counter Register contains \$FFFF. The TOF bit is set to reflect this condition.

TIN (Timer input) An input to P 20 which is connected to the MCU input capture edge detector.
tIS (Input Data Setup Time) Applies only in Modes 4 and 7 when Port 3 is configured as a latched input data port (LATCH ENABLE bit is set). It is the minimum time prior to the negative edge of \(\overline{\mathrm{I}} 3\) that data must be held valid to insure latching the correct logic levels into the Port 3 data register.
\(\boldsymbol{t}_{\boldsymbol{M P H}}\) (Mode Programming Hold Time) The minimum time after the positive edge of \(\overline{\text { RESET }}\) that the mode programming levels must remain valid to insure correct recognition.
\(\boldsymbol{t}_{\text {MPS }}\) (Mode Programming Setup Time) The minimum time before the positive edge of \(\overline{\text { RESET }}\) that the mode programming levels must remain valid to insure correct recognition.

TOF (Timer Overflow Flag) Bit 5 of the Timer Control and Status Register. TOF is set when the 16-bit Counter Register contains \$FFFF.
toggle To change the value of a bit or byte to its opposite state.
TOUT (Timer Output) An output from the output level register to P21. The value of the OLVL bit is clocked to this unaddressable register during a successful output compare. It is provided as an MCU output if P21 is defined as an output by bit 1 of the Port 2 Data Direction Register.
tPCS (Processor Control Setup Time) The minimum time prior to the negative edge of E that interrupts and RESET must be valid to be recognized during that E-cycle.

Transmit Data Register An 8-bit write-only register used to provide data to the SCI transmitter.
\(\boldsymbol{t}_{\boldsymbol{R} C}\) (Oscillator Stabilization Time) The minimum time which \(\overline{\text { RESET }}\) must be held low from a powerdown state (initial startup). This provides time for the MC6801 internal oscillator to stabilize. After a powerup condition has been established, \(\overline{\text { RESET }}\) must be held low for a minimum of PWRSTL cycles.
tOSD1 (First Edge Delay Time, E to \(\overline{\mathrm{OS3}}\) ) A timing parameter associated with \(\overline{\mathrm{OS} 3}\) (Modes 4 and 7). It is the delay time between the first positive edge of E following a proper access of the Port 3 Data Register and the negative edge of \(\overline{\mathrm{OS} 3}\). Which access (read or write) is proper is defined by the OSS bit.
tOSD2 (Second Edge Delay Time, E to \(\overline{\boldsymbol{O S 3}}\) ) A timing parameter associated with \(\overline{\mathrm{OS} 3}\) (Modes 4 and 7). It is the delay time between the second positive edge of \(\mathbf{E}\) following a proper access of the Port 3 Data Register and the positive edge of OS3. Which access (read or write) is proper is defined by the OSS bit.
tPDH (Peripheral Data Hold Time) Applies to Ports 1, 2, 3, and 4 only when configured as input data ports. With respect to Ports 1,2 , and 4 , it is the required hold time after the positive edge of E during the MPU read of the port Data Register. With respect to Port 3, it applies only to unlatched operation in Modes 4 or \(7(\) LATCH ENABLE bit \(=0)\) and is the required hold time after the negative edge of \(E\) with respect to the end of an MPU read cycle of the Port 3 Data Register.
tPDSU (Peripheral Data Setup Time) Applies to Ports 1, 2, 3, and 4 only when configured as input data ports. With respect to Ports 1,2 , and 4 , it is the required setup time before the positive edge of E during an MPU read of the port Data Register. With respect to Port 3, it applies only to unlatched operation in Modes 4 or 7 (the LATCH ENABLE bit is clear) and is the required setup time prior to the negative edge of \(E\) at the end of an MPU read of the Port 3 Data Register.
\(\boldsymbol{t P P P}^{(P r o g r a m m i n g ~ T i m e)}\) The minimum interval during which the address, data, and programming power (VPP) must remain constant when programming the MC68701 EPROM.
tPWD (Delay Time, E to Data Valid) Applies to Ports 1, 2, 3, and 4 when configured as output data ports. tPWD is specified as the delay from the negative edge of \(E\) at the end of the port MPU write cycle to when the data is valid at the output pins of the port.
tPWIS (IS3 Pulse Width) Applies only in Modes 4 and 7. It refers to the minimum width of an active low \(\overline{\mathrm{IS}}\) input pulse to insure recognition.
transmit shift register An 8-bit shift register which converts parallel data from the Transmit Data Register into serial format. This register is not addressable.
transparent latch A device in which the outputs are the same as the inputs (i.e., transparent) until the latching feature is activated. When this occurs, the outputs will remain fixed to the value of the inputs. The MC6882 and 74LS373 are representative of this type of latch.

TRCSR (Transmit/Receive Control and Status Register) An 8-bit register used to control and determine the status of the MC6801 Serial Communications Interface.
two's complement A scheme for which negative values are formed from their corresponding positive values by complementing every bit and then adding one to the result. MC6801 instructions use this form of representing numbers.
\(\boldsymbol{T X}\) (Transmit) A transmitter or serial data which is the output of a transmitter.

\section*{-uuuu-}
unsigned A numbering scheme which contains no negative value and extends from 0 to a positive number limited by the number of bits used to represent the number. Note a single byte can represent any unsigned integer from 0 to 255 while a double byte can range from 0 to \(65,535\).
upward compatible Compatibility which implements all features of its predecessor. The MC6801 is upward compatible with the MC6800 with respect to both source and object code. However, the MC6801 executes some instructions with fewer cycles which may require some MC6800 execution time-dependent sequences (e.g., software timing loops) to be modified.

\section*{-vvvv-}

VCC (MCU Supply Voltage) One of two MC6801 power supply pins. The VCC pin provides all MC6801 power except to the standby portion of the RAM and RAM Control Register. In the MC68701 VCC does not furnish power to the EPROM control circuits or to the EPROM itself (this voltage is furnished by the RESET/VPP pin). VCC is a traditional term for the supply voltage which has been borrowed from TTL terminology. With respect to MC6801 documentation, it is synonomous with the MOS term, VDD.

VCCStandby (Standby Power Supply Voltage) Power to the MC6801 standby portion of the RAM and RAM Control Register is connected to the VCC Standby pin. (See VCC.)

VDD (Supply Voltage) An MOS term which specifies the supply voltage. In MC6801 documentation it can be considered as synonomous with the TTL term VCC.

V-Bit (Overflow bit) Bit 1 of the Condition Code Register. When set, it indicates that a two's complement overflow has occurred during a preceding operation.
vector An address stored in memory which is transferred to the Program Counter in response to either an interrupt or Reset. The vector is usually named after the condition which causes it to be loaded (e.g., a Reset vector).
\(V_{\text {IH }}\) (Input Voltage for a Logic High) The minimum input voltage which will be recognized as a logic high. The maximum voltage should not exceed VCC to prevent potential damage to the MCU.

VIL (Input Voltage for a Logic Low) The maximum input voltage which will be recognized as a logic low. The minimum voltage should not be less than VSS to prevent potential damage to the MCU.

VLSI (Very Large Scale Integration) An integrated circuit containing a very large number of gates as opposed to a circuit using smaller scale technology (LSI, MSI, or SSI).
\(V_{M P D D}\) (Mode Programming Diode Differential) Applies when programming the mode with diodes. VMPDD is the minimum voltage difference between a Port 2 logic low for mode programming ( \(\mathrm{V}_{\text {MPL }}\) ) and the RESET voltage level at the point when the mode logic level is latched. The diode forward voltage cannot exceed \(\mathrm{V}_{\text {MPDD }}\) minimum.
\(V_{\text {MPL }}\) (Mode Programming Input Voltage Low) The maximum input voltage to P20, P21, and/or P22 which will be recognized as a logic low when programming the MC6801 operating mode. Note that this value is not identical to VIL.
\(V_{M P H}\) (Mode Programming Input Voltage High) The minimum input voltage to P20, P21, and P22 which will be recognized as a logic high when programming the MC6801 operating mode. Note that this value is not identical to \(\mathrm{V}_{\mathrm{IH}}\).

VOH (Output Voltage for a Logic High) The minimum output voltage provided for a logic high. This value is specified for a corresponding maximum output load current as shown in the Data Sheet.

VOL (Output Voltage for a Logic Low) The maximum output voltage provided for a logic low. This value is specified for a corresponding maximum input current as shown in the Data Sheet.
\(V_{P P}\) (Programming Power) The power applied to the MC68701 \(\overline{\text { RESET/VPP }}\) pin which is used in Mode 0 to provide power to the EPROM for programming.

VSS The return path for the power supply. The Ground reference.
\(V_{S B}\) (Powerup Standby Voltage) The range of voltage required to insure reliable operation of the standby portion of the RAM in a powerup state.

VSBB (Powerdown Standby Voltage) The range of voltage required to insure adequate power to the standby portion of the RAM in a powerdown state.

\section*{-WWWW-}

Wake-up feature A feature of the SCI which allows the receiver to ignore the remaining characters in the current message.
'who-done-it'' routine Upon interrupt, it is a routine which polls the status flags of candidates in order to determine the interrupt source. Note this is a consequence of using a single vector for multiple interrupt sources.
wire-OR A configuration in which two or more open collector (TTL) or open drain (MOS) devices are connected to a common line which is tied to a logic high using an external pullup resistor. When an open collector device is in an inactive state, it has no effect on the common line. When the device is active, however, it sinks current causing a logic low on the line. Note that the line is pulled low unless all devices are inactive.

WU (Wake-up bit) Bit 0 of the Transmit/Receive Control and Status Register. WU can be set to inhibit the SCI receiver during data reception until a sequence of ten consecutive 1 's is sensed by the receiver. WU is cleared by the SCI when this occurs.
-XXXX-

\section*{\(\boldsymbol{X}\) Register (See Index Register)}

XTAL1 One of a pair of MC6801 pins which interface with either a quartz crystal resonator or a TTL-compatible clock. If a crystal is used, it is connected beween XTAL1 and EXTAL2. For an external clock, XTAL1 is connected to ground.
-ZZZZ
Z-Bit (Zero bit) Bit 2 of the Condition Code Register which is set when the result of certain operations is zero. A branch based on the value of this bit is obtained with the BEQ or BNE instructions.
" 0 " In a binary system, a " 0 "' refers to one of two possible states where " 1 "' is the other state. In positive logic, it refers to a logic low or "false" condition.

\section*{APPENDIX H SUMMARY OF INSTRUCTION E-CYCLE COUNTS}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & \multicolumn{6}{|c|}{ADDRESSING MODE} \\
\hline &  & \# &  & ¢
¢
¢
¢
¢
E & 듳
¢
¢
들 & ¢ \\
\hline ABA & - & - & - & - & 2 & - \\
\hline ABX & - & \(\bigcirc\) & - & - & 3 & - \\
\hline ADC & 2 & 3 & 4 & 4 & - & - \\
\hline ADD & 2 & 3 & 4 & 4 & - & - \\
\hline ADDD & 4 & 5 & 6 & 6 & - & - \\
\hline AND & 2 & 3 & 4 & 4 & - & - \\
\hline ASL & - & - & 6 & 6 & 2 & - \\
\hline ASLD & - & \(\bigcirc\) & - & - & 3 & \(\bigcirc\) \\
\hline ASR & - & - & 6 & 6 & 2 & - \\
\hline BCC & - & - & - & - & - & 3 \\
\hline BCS & - & - & - & - & - & 3 \\
\hline BEQ & - & - & - & - & - & 3 \\
\hline BGE & - & - & - & - & - & 3 \\
\hline BGT & - & \(\bigcirc\) & - & \(\bigcirc\) & \(\bigcirc\) & 3 \\
\hline BHI & - & - & \(\bigcirc\) & \(\bigcirc\) & \(\cdots\) & 3 \\
\hline BHS & - & - & - & - & - & 3 \\
\hline BIT & 2 & 3 & 4 & 4 & - & - \\
\hline BLE & - & - & - & - & - & 3 \\
\hline BLO & - & - & - & - & - & 3 \\
\hline BLS & - & - & - & \(\bigcirc\) & - & 3 \\
\hline BLT & - & - & - & - & - & 3 \\
\hline BMI & - & - & \(\bigcirc\) & - & - & 3 \\
\hline BNE & - & - & - & - & - & 3 \\
\hline BPL & - & - & - & - & - & 3 \\
\hline BRA & - & - & - & * & - & 3 \\
\hline BRN & - & - & - & c & - & 3 \\
\hline BSR & - & - & - & 8 & - & 6 \\
\hline BVC & - & - & - & - & - & 3 \\
\hline BVS & \(\bigcirc\) & - & \(\bigcirc\) & - & - & 3 \\
\hline CBA & - & - & - & - & 2 & - \\
\hline CLC & - & - & - & - & 2 & - \\
\hline CLI & - & - & - & - & 2 & - \\
\hline CLR & - & - & 6 & 6 & 2 & - \\
\hline CLV & - & - & - & - & 2 & - \\
\hline CMP & 2 & 3 & 4 & 4 & - & - \\
\hline COM & - & - & 6 & 6 & 2 & \(\bigcirc\) \\
\hline CPX & 4 & 5 & 6 & 6 & - & - \\
\hline DAA & - & - & - & - & 2 & - \\
\hline DEC & - & - & 6 & 6 & 2 & - \\
\hline DES & - & - & - & - & 3 & - \\
\hline DEX & - & - & - & - & 3 & - \\
\hline EOR & 2 & 3 & 4 & 4 & - & - \\
\hline INC & - & - & 6 & 6 & - & - \\
\hline INS & - & \(\bigcirc\) & \(\bigcirc\) & - & 3 & - \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & \multicolumn{6}{|c|}{ADDRESSING MODE} \\
\hline &  & \# &  &  & 른
응
틀 &  \\
\hline INX & - & - & - & \(\bigcirc\) & 3 & - \\
\hline JMP & - & - & 3 & 3 & - & - \\
\hline JSR & - & 5 & 6 & 6 & - & - \\
\hline LDA & 2 & 3 & 4 & 4 & - & - \\
\hline LDD & 3 & 4 & 5 & 5 & - & - \\
\hline LDS & 3 & 4 & 5 & 5 & - & - \\
\hline LDX & 3 & 4 & 5 & 5 & \(\bigcirc\) & - \\
\hline LSL & \(\bigcirc\) & \(\bigcirc\) & 6 & 6 & 2 & \(\bigcirc\) \\
\hline LSLD & - & - & - & - & 3 & - \\
\hline LSR & - & - & 6 & 6 & 2 & - \\
\hline LSRD & - & - & - & - & 3 & - \\
\hline MUL & - & - & - & - & 10 & - \\
\hline NEG & - & - & 6 & 6 & 2 & - \\
\hline NOP & - & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & 2 & - \\
\hline ORA & 2 & 3 & 4 & 4 & \(\bigcirc\) & - \\
\hline PSH & - & - & - & - & 3 & - \\
\hline PSHX & - & - & - & - & 4 & - \\
\hline PUL & - & - & - & - & 4 & - \\
\hline PULX & - & - & - & - & 5 & - \\
\hline ROL & - & - & 6 & 6 & 2 & - \\
\hline ROR & - & - & 6 & 6 & 2 & - \\
\hline RTI & - & - & - & \(\bigcirc\) & 10 & - \\
\hline RTS & - & - & - & - & 5 & - \\
\hline SBA & - & - & - & - & 2 & - \\
\hline SBC & 2 & 3 & 4 & 4 & \(\bigcirc\) & - \\
\hline SEC & - & - & - & - & 2 & - \\
\hline SEI & - & - & - & - & 2 & - \\
\hline SEV & \(\bigcirc\) & - & \(\bigcirc\) & - & 2 & - \\
\hline STA & \(\bigcirc\) & 3 & 4 & 4 & \(\bigcirc\) & - \\
\hline STD & - & 4 & 5 & 5 & - & - \\
\hline STS & - & 4 & 5 & 5 & - & - \\
\hline STX & - & 4 & 5 & 5 & - & - \\
\hline SUB & 2 & 3 & 4 & 4 & - & - \\
\hline SUBD & 4 & 5 & 6 & 6 & - & - \\
\hline SWI & - & \(\bigcirc\) & \(\bigcirc\) & - & 12 & - \\
\hline TAB & - & - & - & - & 2 & - \\
\hline TAP & - & - & - & - & 2 & - \\
\hline TBA & - & - & - & - & 2 & - \\
\hline TPA & - & - & - & - & 2 & - \\
\hline TST & - & - & 6 & 6 & 2 & - \\
\hline TSX & - & - & - & - & 3 & - \\
\hline TXS & - & - & - & - & 3 & - \\
\hline WAI & - & - & - & - & 9 & - \\
\hline
\end{tabular}

\section*{APPENDIX I EXPANDED MULTIPLEXED BUS CLOCKING}

The principal clocking source for the MC6801 is the MCU input clock. Either a TTL compatible clock or a crystal can be used to control the MCU internal clock generator, which includes a divide-by-four circuit in the output. In the expanded multiplexed modes, two clocks, which are derived from the MCU input clock, provide synchronization for all external bus activity. This appendix describes the relationship of these two clocks - E (Enable) and AS (Address Strobe) - to the clock from which both are derived - the MCU input clock.
\(E\) is generated from the MCU input clock by toggling the level on alternating negative clock edges. AS is generated by toggling the level on every positive clock edge provided that E is low.

Two properties of the MCU input clock affect E and AS: the period and duty cycle. The affect of these two parameters on E and AS is illustrated in Figure I-1. The input clock period determines the period of \(E\) and the widths of the active and inactive portions of AS. Note that (1) E always has a \(50 \%\) duty cycle while AS does not and (2) a slight skew (delay) exists between the MCU input clock and both E and AS.

While the duty cycle does not affect the widths of E or AS, it does determine the position of AS with respect to the negative half-cycle of E as indicated by the values specified for \(\operatorname{tASD}\) and tASED. The effect of increasing tASD is to increase the amount of time a peripheral device has to vacate the multiplexed data bus before the MCU will begin to drive it with address (A0-A7). However, this increase is accompanied by a corresponding decrease in the address setup time. A duty cycle of \(50 \%\), therefore, is considered ideal although a tolerance of \(10 \%\) is acceptable with respect to MCU operation.

The effects of duty cycle on E and AS are shown in Figure I-1. While the duty cycle for the MCU input clock is specified not to exceed \(50 \%( \pm 10 \%)\), the duty cycle shown in the figure admittedly exceeds this value for illustrative purposes. Note that if the duty cycle is \(50 \%\), tASD and \(\mathrm{t}_{\text {ASED }}\) are equal. However, if the input clock high time is increased, t ASD decreases while tASED increases. The opposite is true if the input clock low time increases.

In Figure I-1, it should be noted that a TTL compatible clock is shown as the MCU input clock. The output of a quartz crystal resonator, however, is not a square wave. The waveform produced by the clock generator for this sinusoidal input depends upon the particular threshold voltage of the clock generator level detector. Note that a \(50 \%\) duty cycle will be produced only if the threshold is at the mid-point of the voltage range of the sinusoidal input. If it is at a lower voltage, a longer high time will result; if it is above the mid-voltage point, a longer low time will result.

The exact threshold voltage is affected by the manufacturing process and typically the resultant duty cycle is not precisely \(50 \%\). However, for a sinusoidal input, the output waveform of the clock generator will conform to the duty cycle specified in the Data Sheet. Because one cannot precisely predict the duty cycle produced by a crystal input, the values specified for \(t_{\text {ASD }}\) and tASED both represent minimum values. In practice, however, the two minimum values are mutually exclusive: achieving minimum values for \(\mathrm{t}_{\mathrm{ASD}}\) and t ASED simultaneously is not physically possible. The values specified, therefore, represent worst case situations.

(a) High Time Equals Low Time

(b) High Time Exceeds Low Time


Figure I-1. E and AS versus Input Clock Duty Cycle

\section*{APPENDIX J RESET VECTOR CHIP SELECT CIRCUIT FOR MODE 0}

Mode 0 is an expanded multiplexed mode with two characteristics which are not present in other expanded multiplexed modes. These characteristics are incorporated to facilitate testing and include:
1. the external data bus is also driven during MPU reads of internal locations, and
2. the Reset vector is treated as external within two E-cycles after RESET goes high but subsequent MPU reads of the vector area are read from internal locations \$FFFE:FFFF*.

A consequence of the first characteristic is that no memory map overlap can be allowed to occur, when using Mode 0 , in order to avoid bus contention during MPU reads of internal locations. For example, if it is desired to include a monitor in a Mode 0 test system, the monitor cannot be located at any address which is defined as a Mode 0 internal address.

A consequence of the second characteristic is that the chip select circuit for the device which provides the Reset vector must be active when within two E-cycles after the last positive edge of RESET. This characteristic makes it possible to obtain control of the MC6801 with an external Reset vector yet retain the capability of reading the entire internal ROM including the vector area.

The circuit shown in Figure J-1 can be used to implement a Reset vector chip select circuit for Mode 0 . Note that the asynchronous reset signal is first synchronized with \(E\) using a D-type flip-flop.

After \(\overline{\operatorname{RESET}}\) has remained low for two E-cycles, the chip select signal ( \(\overline{\mathrm{SEL}}\) ) for the Reset vector will be active for as long as RESET remains low. When RESET returns high, the chip select signal will remain asserted until the RESET signal is clocked to the last D-type flip-flop which requires two E-cycles. It is not necessary to decode the address as part of the vector select circuit because only two addresses are possible after RESET goes high: \$FFFE followed by \$FFFF.

Note that the chip select circuit will not respond again until two E-cycles after \(\overline{\text { RESET }}\) is asserted. If the Reset vector is read using an MPU instruction (such as LDX \$FFFF), the chip select will remain negated and only the contents of the internal location will be driven onto the data bus.

\footnotetext{
*It should be noted that this Reset vector chip select circuit is not applicable to the MC68701. The Mode 0 chip select circuit for the MC68701 should be designed to trap \$BFFE:BFFF on the address bus.
}


Figure J-1. Schematic for Mode 0 Reset Vector Chip Select Circuit

\section*{APPENDIX K MC6801 SYSTEM DEVELOPMENT TOOLS}

\title{
MEX6801EVM MC6801 Microcomputer Evaluation Module
}

\author{
- Single Module - EXORciser-Bus Compatible \\ - Incorporates an MC6801 DEbug Monitor \\ - Provides RS-232C Interface \\ - Sockets Can Be Added to Incorporate Optional ACIA, PTM, 2 K EPROM, and 4 K Bytes of Static RAM \\ - Address Map Established by Programmable Gate Array to Permit Reconfiguration \\ - Additional Decoding Provided for 8 K of Off-Board Memory \\ - Large Wirewrap Area \\ - Two Modes of Operation: Single-Chip or Expanded \\ - Low Cost
}

The MEX6801EVM Microcomputer Evaiuation Module is a completely self-contained microcomputer on a single printed circuit card, providing the user with the means of evaluating the MC6801 microcomputer.

The system allows the user to easily evaluate the MC6801 microcomputer. As configured, the MC6801 may be evaluated in the Single-Chip mode by attaching an RS-232C-compatible terminal to the serial port of the module. Thus, the minimum functioning system consists of only the MC6801 and an MC 1488 and MC1489.

In the Expanded mode, the customer may add an ACIA, PTM, 4 K bytes RAM or 2 K EPROM and a programmable gate array for address configuration.

The Evaluation Module provides the user with the ability to evaluate the MC6801 microcomputer using the DEbug monitor via the serial I/O port and RS-232C interface. Refer to Table A for a description of the DEbug commands. A 4.9 MHz crystal is used to generate the standard baud rates of 300, 1200, and 9600 baud. Sufficient space remains within the on-chip RAM for the user to write a small I/O program to work in conjunction with the DEbug monitor. The DEbug monitor program (LILbug) uses a patch table established within RAM for all I/O. Thus, the DEbug program's I/O routines can be readily modified by the user for the purpose of evaluation. Since the DEbug monitor uses the timer output and the serial I/O port, these resources are not available to the user in the Single-Chip mode. However, by using the Expanded mode, the user has the choice of adding an ACIA or PTM, thereby freeing more of the on-chip resources. The Evaluation Module has provisions for adding 4 K bytes of static RAM and a 2 K byte EPROM. This permits the user to develop his programs if desired. In addition, the Expanded mode allocates 8 K bytes of off-board program space for further programming flexibility.

A wirewrap area is provided to permit the user to interface other peripheral devices or special interface circuits to the MC6801.

\title{
TABLE A. MEX6801EVM DEbug COMMANDS (continued)
}

\section*{Command}

O <ADDR1> <ADDR2>

B
B -
<ADDR>
\(-\langle A D D R>\) <ADDR >
G
R

\section*{Explanation}

Calculate the relative offset of a branch instruction from ADDR1 to ADDR2.
Display all breakpoints.
Delete all breakpoints.
Enter a breakpoint at the specified address.
Remove a breakpoint at the specified address
Start program execution at the specified address.
Start program execution at the current program counter setting
Display/change the contents of the program registers and counter. Register contents are displayed using the following format:

\section*{P-XXXX X-XXXX A-XX B-XX C-XX S-XX}
P.
where: \(\quad P=\) Program Counter
X = Index Register
\(A=A c c u m u l a t o r A\)
\(B=A c c u m u l a t o r B\)
\(\mathrm{C}=\) Condition Code Register
S = Stack Pointer
XXXX = Current 16-bit Value
XX \(=\) Current 8 -bit Value
Replace current register value with new DATA.
Display current register value (unless changed by the <DATA> command). Close the current register and display the next register mnemonic and dash. The R command terminates after examining/ changing the stack pointer or whenever any character other than <DATA> or SP is entered (SP = SPace)

Trace one instruction.
Trace the number of instructions specified in hexadecimal.
C?ll and execute a user routine as a subroutine starting at the specified address. A return address to the DEbug program is stored in the user's siack. When the user's RTS instruction is executed (at the end of the iserr's routine), the DEbug program regains program control and the current contents of the register are displayed.
Same as the \(C<A D D R>\) command except that the execution begins from the current address in the program counter.
Set low speed - 30, 15 characters per second for on-chip clock.
Set high speed - 120/60 characters per second for on-chip clock.


\section*{MOTOROLA}

\section*{EXORciser II Development Systems}
- Versatile and easily expandable design development tool, used to develop, evaluate, and debug the user's system hardware and software
- Reduces system development timie and cost
- Emulates final system architecture and performance through modular building block concept
- Permits debugging of final system design through builtin diagnostic firmware
- Facilitates program development using separately available Resident Software
- Dual Memory Map mode of operation
- Selectable clock speeds of \(1.0,1.5\), and 2.0 MHz
- 8 selectable baud rates from 110 to 9600 baud
- A single RS-232C compatible serial communications interface
- A chassis containing a 14 -card motherboard and the necessary +5 Vdc and \(\pm 12 \mathrm{Vdc}\) power supplies

The EXORciser II Development System is the basic tool for designing and developing microprocessor-based systems using any of Motorola's families of microprocessor and microprogrammable parts. It is an extremely powerful and easy-to-use development system that has been designed to be highly user-oriented in order to reduce system development time and cost. The EXORciser is a modularized, expandable instrument that permits "instant breadboarding" and evaluation of any M6800 or M6809-based microcomputer system. It consists of a prewired, bus-oriented chassis and power supply, together with two basic modules - an MPU Module and a Debug Module. These provide the basic control and interface functions of a microcomputer, and house the system development and diagnostic programs. A number of separately available, optional memory modules and additional interface modules (up to twelve) may be added, simply by plugging them into existing prewired sockets, to convert the basic system into an exact prototype of a desired end system. Thus, the EXORciser, with its built-in EXbug Firmware, enables the designer to configure, evaluate and debug his final system hardware and software. The EXORciser II incorporates several advanced features, including Dual Memory Map mode of operation and the ability to develop high performance systems using the M 6800 and M 6809 parts ( 1.0 to 2.0 MHz ). It also adapts for use with the single chip M3870, M6801, M6805 and M146805 devices.
M6800EXOR
M6800EXORU
M6809EXOR


\section*{DESCRIPTION AND OPERATION}

The basic EXORciser II contains the common ingredients uf a microcomputer, and offers the system designer a low-cost, versatile means of achieving unique finalsystem performance through the selective addition of separaiely available, optional modules. These separate assemblies plug directly into the EXORciser's bus so that system expansion becomes quick, easy, and essentially error-proof. With provisions for up to 12 add-on assemblies, a system of almost any complexity can rapidly be assembled.
Supplied with the basic EXORciser II are the MPU II Module and DEbug II Module. The DEbug II Module supplies eight selectable baud rates, and serves as a communication link between the terminal and the EXbug 2 Firmware on the DEbug II Module.

The MPU II Module provides the \(1.0,1.5\), or 2.0 MHz clock timing for the microprocessor system under development, as well as for the rest of the EXORciser II. In addition, this module houses the 6800 or 6809 Microprocessing Unit, which imparts to the EXORciser its computation and control capabilities. Also included with the 6800 EXORciser are a Timer, MC6840, and Priority Interrupt Controller, MC6828.
The DEbug II module is a system development tool which provides the user with instant capability to communicate with his system, load programs, monitor the execution of his program in real time, and to isolate and analyze hardware and software problems. The DEbug II module places no restrictions upon the user's system design since all 64 K bytes of memory space are available to the user.

These functional subsystems of the basic EXORciser are supplemented by a power supply and a bus-oriented distribution system. This bus system transfers the power supply voltage (as well as the data, address, and control signals) to the optional modules. Overall, the EXORciser can address up to 64 K bytes of memory, and addresses the input/output modules (as well as the memory modules) as memory.

In order to provide the user additional flexibility, the appropriate EXORciser II modules have a 20 -pin connector available for implementation of such system capabilities as priority interrupts, multi-paged memory and I/O systems, parity error detection, and power down/ restart features.
Furthermore, the modules will have a standard jumpering arrangement for assigning memory and peripherals to either map in the dual map mode or to any page-extended memory systems.

\section*{MICROCOMPUTER DESIGN WITH EXORciser II}

A design normally begins by defining the functions to be performed by the proposed system. This is followed by design of both hardware and software and trade-off decisions between them.
Using the appropriate memory and input/output modules, such as Micromodules, the designer now emulates his proposed system in the EXORciser. Recognizing that some systems may require special interface circuitry and customized circuitry, provisions have been made on input/ output modules for the designer to insert wirewrap sockets and construct the special interface circuitry. Also, the designer can construct any customized circuitry on the Wirewrap Module.

The resident software provides the designer with a powerful software development tool. Using the Resident CRT Editor, which is supplied with the floppy disk system, the designer enters a source program via the terminal keyboard. The user now can modify and change his source program as required to meet his proposed systems requirements. This includes:
- Printing out all or any part of the program for detailed examination
- Changing any characters or string of characters in the source program
- Deleting or adding instruction lines or characters anywhere in the program
At the end of the editing process, the Resident Editnr will provide a source program that may be stored on diskette. This source program may be used in subsequent assembly or compilation operations on any of the compatible Motorola assemblers or compilers. The Resident Niacro Assembler which is supplied with the floppy disk system can be used to translate the source program to produce:
- A printed assembly listing of the source program
- An object program on diskette
- A machine file, consisting of the machine-coded program stored directly into the EXORciser II memory. This option permits the program to be executed immediately after assembly with no need for subsequent loading

During the assembly process, the Macro Assembler allows the assignment of relocatable memory addresses which are assigned by the Linking Loader at load time, rather than fixed during the assembly operation.
Once the designer has configured the EXORciser il to emulate his hardware using Micromodules and memory or other I/O modules and has developed his software, he is ready to debug his system. The EXORciser II, with its EXbug 2 system development firmware, permits the user to debug both his system hardware and his system software, as required, until he has his system operating correctly.
The EXORciser with USE (User System Evaluator) option can test and evaluate equipment external to its chassis. By removing the microprocessing unit from the user's system and connecting the USE cable from the EXORciser into the MPU socket, the EXORciser with its EXbug Firmware can debug and troubleshoot microprocessor systems.

USE not only extends all of the development system EXbug functions into the user's system, but also all of the optional Systems Analyzer functions. The USE-equipped development system provides the designer with the capability of configuring an emulation of his M6800-family microprocessor system in the EXORciser, external to the EXORciser, or a combination of EXORciser-mounted modules working with the user's external system.

The designer can develop his system software and firmware on the development system and can use the USEequipped development system to debug his system hardware and software. The USE EXORciser can also be used as a production tool in testing and evaluating the user's production systems.

USE consists of two assemblies: The USE Processor Module, and the USE Cable and Buffer Assembly which connects it into the user's system. A 40-pin connector on this assembly plugs into the MPU socket in the user's system permitting the USE Processor Module's MPU to control the operation of the user's system. In addition, the USE Cable and Buffer Assembly buffers the transferred signals. In this application, everything within the EXORciser appears to be within the MPU in the user's system.

\section*{MODULES}

\section*{(Included with the EXORciser II)}

\section*{MPU II Module}
- M6800 or M6809-Based
- 1.0, 1.5, 2.0 MHz Clock Speeds
- Triple Programmable Timer (on M6800 Module only)
- Priority Interrupt Controller (on M6800 Module only)
- Refresh Control
- Go/Halt Control
- User-Controlled Three-State Logic
- Internal or External Clock Option
- Interrupt Control
- Generation of \(\phi 1, \phi 2\) and Memory Clock

The MPU Module includes both the system clock and the Micropocessor Unit (MPU). The MPU Module also automatically initiates an EXORciser or user RESTART when power is first applied to the EXORciser

The clock circuit generates \(1.0,1.5\) or 2.0 MHz clock signals. The system may be operated with an external clock over the range 800 kHz to 2.0 MHz .

In addition to generating the basic EXORbus timing signals, the clock circuit provides the EXORciser with the capability of refreshing dynamic memories and working with slow memories. The dynamic memories are refreshed on a cycle-stealing basis. In working with slow memories, the MPU Module stretches the clock pulse to give the memory sufficient time to complete its assigned operation.

\section*{Debug Module}
- EXbug 2 System Monitor Firmware (3K bytes)
- System Console Interface
- Dual Map Address Control
- STOP-ON-ADDRESS/SYNC ENABLE
- Power Up/Restart Control
- Load, Verify, Search Tape
- Display, Change Memory and MPU Registers
- Trace Instruction(s)
- Set Up to 8 Software Breakpoints
- Search Memory
- Line Printer Echo Option
- Parity Detect

\section*{MICROSYSTEMS}

The DEbug II Module, through its EXbug 2 firmware and associated hardware, provides the EXORciser II with its powerful hardware/software debug capability.
Using the EXbug routines provides the designer virtually unlimited freedom in examining and debugging his proposed system hardware and software, He can, for example, search the input medium for a file, load a file into EXORciser memory, verify the contents in the EXORciser memory, print out the contents of the EXORciser memory, and record the memory contents on the selected medium. In between these input/output functions, the user can examine and, if required, change the memory contents. He can insert and remove one hardware breakpoint and up to eight software breakpoints. He also can run in real time or trace through the user's program or a selected portion of the user's program. While using these routines, the user modifies his hardware and software, as required, until he has his system operating to specifications.
The STOP-ON-ADDRESS/SYNC ENABLE switch on the DEbug Module is used to generate a sync pulse at a preselected address or to enable the hardware break point function.
The DEbug Ii Module provides the EXORciser II with the ability to address two separate 64 K memory maps (Dual Map mode). To accomplish this, the DEbug II Module takes the Valid Memory Address (VMA) signal from the MPU II Module and converts it to two other signals: Valid User Address (VUA) and Valid Executive Address (VXA). All EXORciser II hardware modules may be configured to respond to one of these enabling signals. As a result, two complete maps of 64 K bytes are addressable for either random access data storage or for data I/O.
A serial I/O port allows interfacing with any RS-232C compatible terminal. Baud rates are selectable from 110 baud to 9600 baud. The module also interfaces to the EXORciser's front panel RESTART and ABORT switches.
The RESTART and ABORT push-button switches allow manual termination of program execution.

RESTART initializes the EXORciser II system and, depending upon the EXbug/USER toggle switch setting, forces program execution to start at either the EXbug 2 or the user's restart vector address.
ABORT generates a non-maskabie interrupt and returns program control to the EXbug firmware.

\section*{OPTIONAL RANDOM ACCESS MEMORY}

\section*{Dynamic RAM}
- 1.0, 1.5, 2.0 MHz Clock Speeds
- Individual Address and Enable for Each 16K Block
- System Cycle Stealing Refresh
- 16, 32, 48, 56/64K Single Board Versions
- Dual Map and Page Control
- Standard Parity

\section*{Static RAM}
- Clock Speed Independent to 2.0 MHz
- RAM/ROM Mode Selection
- 8, 16K Single Board Versions
- Up to 64K-Byte per EXORciser
- Individual Address and Enable for Each 8K Block
- Dual Map and Page Control
- Standard Parity

Hidden Refresh RAM
- 1.0 MHz Clock Speed
- Individual Address and Enable for each 16K Block
- Memory Refresh Without Processor Interruption
- 16, 32, 48, 56/64K Single Board Version
- Dual Map and Page Control
- Standard Parity

SPECIFICATIONS
\begin{tabular}{|c|c|}
\hline Power Requirements & \[
\begin{aligned}
& 95-135 / 205-250 \mathrm{Vac} \\
& 47-420 \mathrm{~Hz} \\
& 250 \mathrm{~W}
\end{aligned}
\] \\
\hline Word Size & \\
\hline Data: & 8 -bits \\
\hline Address: & 16-bits \\
\hline Instruction: & 8,16, and 24-bits \\
\hline Memory Capability & 65,536 bytes (maximum) \\
\hline Instructions & 72, variable length \\
\hline Clock Signal & Crystal controlled with logic for generating 2-phase non-overlapping signal to MPU and system bus \\
\hline Memory Speed & Jumper selectable \(1.0,1.5\), or 2.0 MHz \\
\hline Interrupt & Maskable and nonmaskable \\
\hline Data Terminal Interface Characteristics Baud Rates (Jumper Selectable) & 110, 150, 300, 600, 1200, 2400, 4800, and 9600 \\
\hline Signal Characteristic & EIA RS-232C compatible \\
\hline Operating Temperatures & 0 to \(55^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{ORDERING INFORMATION}

The following table identifies the options of the EXORciser II Development System. For further information, contact your local sales office.
\begin{tabular}{|c|l|}
\hline Part Number & \multicolumn{1}{|c|}{ Description } \\
\hline M6800EXOR & \begin{tabular}{l} 
EXORciser II Development System with chassis, \\
\\
\\
\\
\hline M6800 MPU II Module and DEbug II Module. \(110 \mathrm{~V}, 60 \mathrm{~Hz}\) \\
\hline
\end{tabular} \begin{tabular}{l} 
EXORciser II Development System with chassis, \\
6809 MPU Module and DEbug II Module. \(110 \mathrm{~V}, 60 \mathrm{~Hz}\) \\
\hline M6800EXORU
\end{tabular} \begin{tabular}{l} 
EXORciser II Development System with 6800 USE \\
\\
\\
\hline
\end{tabular} Module and DEbug II Module. \(110 \mathrm{~V}, 60 \mathrm{~Hz}\) \\
\hline
\end{tabular}

RECOMMENDED CONFIGURATION GUIDE
\begin{tabular}{|l|l|l|}
\hline & 6800-Based & 6809-Based \\
\hline A. EXORciser & M6800EXOR & M6809EXOR \\
\hline B. EXORterm 155 Terminal & M68SXD10155 & M68SXD10155 \\
\hline C. 48 K RAM (2 MHz Dyn) & MEX6848-22 & MEX6848-22 \\
\hline D. EXORdisk II & M68DSK2 & M68DSK2 \\
\hline E. 781 Printer & M68SP781C1A & M68SP781C1A \\
\hline
\end{tabular}

Recommended Options:
\begin{tabular}{|l|l|l|}
\hline System Analyzer & MEX68SA2 & M6809SA \\
\hline PROM Programmer & M68PP3 & M68PP3 \\
\hline USE & \begin{tabular}{l} 
MEX68USEC \\
(see AIternatives A)
\end{tabular} & M6809USE \\
\hline M6801 USE & MEX6801 & MEX6801 \\
\hline M6805 USE & MEX6805 & MEX6805 \\
\hline M146805 USE & MEX146805 & MEX146805 \\
\hline M3870 USE & MEX3870M & N/A \\
\hline M68000 Development Module & MEX68KDM & MEX68KDM \\
\hline BASIC/BASIC-M & M688ASR010M & M6809BASICM \\
\hline FORTRAN & M68FTNR012M & M6809FORTRN \\
\hline COBOL & M68COBOL010M & N/A \\
\hline PASCAL Interpreter* & N/A & M6809PASCLI \\
\hline MPL* & M68MPLR020M & M6809MPL \\
\hline M68000 Cross Macro Assembler* & M68K0XASMBL0 & M68K0XASMBL1 \\
\hline M68000 Cross PASCAL Compiler* & N/A & M68K0XPASCL1 \\
\hline
\end{tabular}

Alternatives:
\begin{tabular}{|l|l|l|}
\hline A. EXORciser with USE & M6800EXORU & N/A (see options) \\
\hline C. 48 K RAM 1 MHz HR & MEX6848-1HR & MEX6848-1HR \\
\hline \(56 / 64 \mathrm{~K}\) RAM 1 MHz HR & MEX6864-1HR & MEX6864-1HR \\
\hline \(56 / 64 \mathrm{~K}\) RAM 2 MHz Dyn & MEX6864-22 & MEX6864-22 \\
\hline 16 K Static RAM \((2 \mathrm{MHz})\) & MEX6816-22S & MEX6816-22S \\
\hline 8 K Static RAM (2 MHz) & MEX6808-22 & MEX6808-22 \\
\hline D. EXORdisk III & M68DSK3 & M68DSK3 \\
\hline E. 702 Printer & M68SP702C10 & M68SP702C10 \\
\hline 703 Printer & MPRINT703 & MPRINT703 \\
\hline
\end{tabular}
*Note: Requires 56 K bytes of RAM, minimum.

\footnotetext{
Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.
}

MOTOROLA Semiconductor Products Inc.

\section*{TABLE A. MEX6801EVM DEbug COMMANDS}

\section*{Command}

L
L <OFFSET>
V
V <OFFSET>
D <ADDR1>, <ADDR2>
P <ADDR1>, <ADDR2>
\(M<A D D R>\)
<DATA \(>\)

L F

S P
,

U A

1

C \(R\)
<ADDR>/
/

\section*{Explanation}

Load a program from tape
Load a program from tape with an offset
Verify that a program was properly loaded
Verify that a program was properly loaded with an offset.
Display contents of memory from <ADDR1> to <ADDR2>
Punch/record on tape the contents of memory from <ADDR1> to <ADDR2>.

Examine/modify the contents of the specified address location.
Enter one byte of data to replace the value at the current address location.

Display the contents of the next sequential memory location on the next line and enable the contents of this location to be changed (LF = Line Feed).
Display the contents of the next sequential memory location on the same line and enable the contents of this location to be changed (SP = SPace).

Increment the memory location pointer, but do not display the address or data. The contents of this memory location may still be changed. This entry permits data to be entered at sequential memory locations without displaying the current address or data.

Display the contents of the previous memory location on the next line and enable the contents of this location to be changed (UA = Up Arrow).
Display the current address of the memory location pointer and the contents of that location.
Terminate the memory examine/modify command and accept next command (CR = Carriage Return).
Dicolay the contents of the specified address location and enable the conents of this location to be changed.

Display the address and contents of the memory location last reffenced by the memory examine/modify command.

\section*{MEX6801 MC6801 EXORciser Support System}
- User System Evaluator (USE) Capability
- Real-Time Emulation of MC6801 Single-Chip Mode Multiplexed Mode Non-Multiplexed Mode
- MC68701 Program Capability
- Compatible with Current System Development Tools Including EXORciser/ EXORterm and all support modules

\section*{Minimum System Requirements}
- EXORciser/EXORterm with 6800 MPU and DEbug Modules
- EXORdisk II
- 24K Memory
- EXORterm 150 (EXORciser® sysiem only)

The MC6801 Support System - MEX6801 - upgrades existing Motorola EXORciser development tools for development of MC6801-based systems. All three modes of MC6801 operation; single-chip, expanded multiplexed and expanded non-multiplexed, are supported by MEX6801.
MEX6801 is fully compatible with all current EXORciser/EXORterm M6800 supporting hardware and software and includes the USE (User System Evaluator) function to provide designers with the widest range of development capabilities. Used with an EXORciser I or II or an EXORterm 200 or 220, the support system fosters real-time emulation of the MC6801 application hardware and facilitates the debugging of software developed for use on the hardware.
The MC6801 Support System comprises the following: three printed circuit boards including the Intercept Module, the Control Module and the Buffer Board and housing; four cable assemblies and an MDOS diskette containing the MC6801 monitor/debug program - ONEbug, and a Macro Assembler.
MEX6801 utilizes a two processor technique in which the support system's MC6801 is slaved to the EXORciser/EXORterm's MC6800 with just one allowed control of the bus at any one time. The MC6800 executes its own instructions, controls disk operation and, in conjunction with EXbug 2, provides MC6800dependent monitoring and debugging capabilities. Additional capabilities for debugging code calling for execution of MC6801 instructions are provided by the ONEbug monitor which controls MC6801 operation. ONEbug also controls the MEX6801 provision for programming the 2 K bytes of EPROM contained in MC68701, the EPROM version of MC6801.
For system emulation, MEX6801 provides the user with various options for structuring the address map, selection of MC6801 operating mode and a choice of several system clocks. The MEX6801 also permits MC6801 system emulation with its own control module completely isolated from the EXORciser bus signals to provide final assurance of correct design prior to mask commitment.

MEX6801 DEbug Functions
- Load/verify object tape from/against memory
- Search/punch object tape
- Display/change terminal pad value
- Abort current entry
- Wait for character entry
- Initialize memory
- Move/display/change/print memory
- Calculate relative offset
Display/change offset
- Display/change search mask and memory range
- Search memory and display location of match
- Display/change MPU register(s)
A accumulator Program (location) counter
\(B\) accumulator ..... Stack pointer
Index register
- Display/change program register(s)
- Display/change second level SWI vector
Display/set/remove breakpoint(s)
- Display/enable/change halt-on-address or scope sync
Display/enable/change trace to addres
Trace n instruction(s)
Go to specified/restart program address
- Execute program- Execute, pass breakpoint \(n\) times
Ordering Information
\begin{tabular}{|c|c|}
\hline Part Number & Description \\
\hline MEX6801 & MC6801 Support System \\
\hline
\end{tabular}

\section*{INDEX}

\section*{-aaaa-}

Accumulator, 1-3, 4-10
Address formats, A-91, A-92, A-93
Addressing modes, 4-3
direct, 4-5
extended, 4-5
inherent, 4-4
immediate, 4-4
indexed, 4-7
relative, 4-6
Applications, 8-1
Arithmetic instructions, 4-11, 4-12, 4-34
AS (Address Strobe), 3-37, 3-42, 8-1, 8-2, I-1
ASCII conversion table, C-1
Assembler source statements, 4-2
-cccc-
CC1:CC2 (bits), 1-7, 6-2, 6-4
Comparisons
MC6800 bus, 2-21
MC6803, 2-21
MC68701, 2-21, E-1
MC68120, 2-22
Condition code register, 1-3, 4-10, 4-11
Configurations, 1-4
Counter register, 1-8, 7-1, 7-2
Cycle-by-cycle bus activity, F-1
Crystal parameters, 3-5
```

-dddd-

```

Data direction register, 1-6, 3-16
Data handling instructions, 4-14
Data test instructions, 4-13
Direct addressing mode, 4-5
Division, 4-53
DIV16B (Routine), 4-55
Dual processor interface, 8-39
-bbbb-
Block diagram
MC6801, 1-2, 3-2
MC68701 EPROM programming circuit, E-11
Programmable Timer, 1-8, 7-1, 7-2
SCI, 1-7, 6-3
Bus
Expanded multiplexed, 2-7, 3-42
Expanded non-multiplexed, 2-5, 3-33
BCD1 (Routine), 4-28
BLOCKC (Routine), 4-30
BLOCKM (Routine), 4-31
BCDAD1 (Routine), 4-39
BCDAD2 (Routine), 4-40
BCDSB1 (Routine), 4-42
BCDSB2 (Routine), 4-43
-eeee-
ECHO (Routine), 7-14
E (Enable), 3-6
EICI (bit), 1-8, 7-1, 7-5
Enable (E), 3-6 See also Timing
EOCI (bit), 1-8, 7-1, 7-5
EPROM (Routine), E-12
EPROM programming, E-9
ETOI (bit), 1-8, 7-1, 7-5
Expanded non-multiplexed mode, See Mode
Expanded multiplexed mode bus clocking, I-1
Expanded multiplexed mode, See Mode
EXTAL2, 3-4
Extended addressing mode, 4-5
Executable instructions (See Instruction Set)
-kkkk-

Framing error, 6-6, 6-10
-gggg-
Glossary, G-1
-iiii-
ICF (bit), 1-8, 7-1
IEDG (bit), 1-8, 7-1
Immediate addressing mode, 4-4
Index register instructions, 4-16, 4-25, 5-25
Indexed addressing mode, 4-7
Inherent addressing mode, 4-4
Input capture register, 1-8, 7-1, 7-5
Instruction cycle count, H-1
Instruction set, 4-7, 4-8, A-1
Internal register area, 2-19
Interrupt
considerations, 5-1, 5-3
flowchart, 5-10
generation, 5-3
instructions, 5-18
response, 5-7
SCI, 6-12
service, 5-21
sequence, 5-14
sources, 5-1
vectors, 5-15, 5-17, E-6
window, 5-9
\(\overline{\text { IOS }}\) (Input/Output Select), 1-5, 3-29, 3-33
3-34, 8-19, 8-20
IRQ1, 3-14, 5-6
IRQ2, 1-2, 5-6
IS3, 3-23
IS3 FLAG (bit) 3-27
IS3 IRQ1 ENABLE (bit) 3-27
-jjjj-
Jump and branch instructions, 4-9

Keyboard interface, 8-10
KEYIN (Routine), 8-13
-1111-
Labels, 4-3
Latch
Port 3, 3-24
De-multiplexing, 3-43
Line printer interface, 8-8
Logic diagram
Port 1, 3-16
Port 2 bit 0, 3-20
Port 2 bit 1, 3-20
Port 2 bit 2, 3-21
Port 2 bit 3, 3-22
Port 2 bit 4, 3-23
Port 3, 3-26, 3-31, 3-38
Port 4, 3-29, 3-33, 3-41
Logic instructions, 4-11
LATCH ENABLE (bit), 3-27, 8-12

\section*{-mmmm-}

Mask option, 2-20, E-6
MC6800, 2-21
MC6803, 2-21
MC68120, 2-22
MC68701, 2-21, E-1
Memory maps, 2-9, E-7
Memory interface, 8-1
Mode
Characteristics, 2-2
Expanded multiplexed, 1-1, 1-2, 1-5, 2-2, 2-6, 2-7, 3-36, 3-37, 3-42, 8-14
Expanded non-multiplexed, 1-1, 1-2, 1-5, 2-2, 2-4, 2-6, 3-29, 3-33, 8-19
Fundamental modes, 2-3
Levels and timing, 3-9
Programming, 2-20, 3-8
Select pins, 3-19
Single chip, 1-1, 1-2, 1-4, 2-2, 2-4, 2-18
3-23, 3-24, 8-8
Test modes, 2-2, 2-8, 2-9, 2-14, 3-39, J-1

MUL16 (Routine), 5-26
MUL16A (Routine), 4-46
MUL16B (Routine), 4-48
MULT16 (Routine), 4-52
Multi-byte addition and subtraction, 4-36
Multiplication 4-38
Using MUL, 4-45
Booth's Algorithm, 4-50
-nnnn-
\(\overline{\text { NMI, }} 3-7,3-13,5-3\)
Number systems, 4-29
-0000-
OCF (bit), 1-8, 1-9, 7-1, 7-5
OKBAD (Routine), 6-20
OLVL (Bit), 1-8, 7-1, 7-5
Opcode map, B-1
Operating mode (See mode)
ORFE (bit), 1-7, 6-2, 6-5
OS3, 3-24
OSS (bit), 3-27
Output compare register, 1-8
Overrun (SCI), 6-6
-pppp-
P10-P17 (Port 1), 3-14
P20-P24 (Port 2), 3-18
P30-P37 (Port 3), 3-25, 3-30, 3-37, 3-38
P40-P47 (Port 4), 3-27, 3-32, 3-40
PC0-2 (bits), 2-8, 2-14, 2-15, 2-20, 3-19
Period measurement, 8-22
Pin description, 3-4
Pin diagram, 3-1
PLC (bit), E-8
Polling, 5-2
Port 2 Data Register, 3-19
Port 3 Control and Status Register, 3-27
POUTCH (Routine), 8-11
Powers of two, D-1
PPC (bit), E-8
Prioritized interrupts, 5-4, 5-15, 8-14
Program control instructions, 4-16
Program restartability, 5-23

Programmable timer,
Block diagram, 1-8, 7-1
Counter register, 1-8, 7-1, 7-2
Description, 1-8, 7-1
Examples, 7-6
Input capture register, 1-8, 7-1, 7-4
Interface pins, 3-19
Output compare register, 1-8, 7-1
Output level register, 7-2, 7-3
Timer control and status register (TCSR), 1-8, 1-9, 7-1, 7-5
Programming model, 1-3, 4-1
-rrrr-
RAM Control Register, 3-13
RAM/EPROM Control Register, E-8
RAME (bit), 3-11
Rate and Mode Control Register (See SCI)
RDRF (bit), 1-7, 6-2, 6-5
RE (bit), 1-7, 6-2, 6-5
R/产 (Read/Write), 3-9, 3-30, 3-34, 3-42. 5-14, 5-20, 8-2, 8-19
Re-entrant programming, 5-23
Relative addressing mode, 4-6
RESET, 3-7, E-3, J-1
\(\overline{\text { RESET }} / \mathrm{VPP}, \mathrm{E}-1\)
RIE (bit), 1-7, 6-2, 6-5
RMCR (See SCI)
-SSSS-

\section*{SC1}

IS3, 3-23
IOS, 3-29
AS, 3-37
SC2
OS3, 3-24
R/ \(\overline{\mathbf{W}}, 3-30,3-37\)
AS, 3-37
SCI (Serial Communications Interface)
Baud Rates, 6-4
Block diagram, 6-3
Clocking options, 6-4, 6-6
Data formats, 6-4, 6-8
Examples, 6-13
Framing error, 6-9
Interface pins, 3-21

Interrupts, 6-12
Operations, 6-9
Overrun, 6-9
Parallel-to-Serial Interface, 8-33
Rate and mode control register (RMCR) 1-7, 6-2, 6-3, 6-4
Registers, 1-7, 6-2
Serial-to-Parallel Interface, 8-36
Transmit/Receive control and status
(TRCS) register, 1-7, 6-2, 6-3, 6-5
Wake-up, 6-10
SERIAL (Routine), 6-15
Single chip mode, See Mode
SKPWAI (Routine), 5-22
Stack pointer instructions, 4-17
Standby power operation, 3-11
SS1:SS0 (bits), 1-7, 6-2, 6-4
STBY PWR (bit), 3-12
SYNLUP (Routine), 7-11

TCSR (See Programmable Timer)
TDRE (bit), 1-7, 6-2, 6-5
TE (bit), 1-7, 6-2, 6-5
TIE (bit), 1-7, 6-2, 6-5
Timer (See Programmable Timer) Timing

Counter register, 7-7
Data Ports, 3-15
Expanded non-multiplexed bus, 3-33, 3-34, 8-19
Expanded multiplexed bus, 3-42, 8-1, 8-2, I-1
Input capture register, 7-4
Interrupt sequence, 5-14

Interrupt window, 5-9
Keyboard, 8-12
Line Printer, 8-10
Mode Programming, 3-9
OS3, 3-25
Port 3 latch, 3-24
Priority encoder, 8-18
RESET, 3-9
WAI sequence, 5 -20
TIM16 (Routine), 8-34
TIM24 (Routine), 8-27
TOF (bit), 1-9, 7-1, 7-5
Transmit/Receive Control and Status Register, 1-7, 6-2, 6-5
Transmit Data Register, 6-6
TRCS (Transmit/Receive Control and Status)
Register, See SCI
Two's complement overflow, 4-32
-vvvv-
VCC, 3-4, 3-11
VCC Standby, 3-4, 3-11
VPP, E-1
VSS, 3-4, 3-11

\section*{-wwww-}

WAVGEN (Routine), 7-8
WU (bit), 1-7, 6-2, 6-5
-xxxx-
XTAL1, 3-4
(A) MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 - A SUBSIDIARY OF MOTOROLA INC.
(A) MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.```


[^0]:    *The MC6801 Microcomputer is also referred to as the MCU, MC6801, and/or MC6801 MCU throughout this manual.

[^1]:    *An additional mask option allows for partially decoding the address bus by making address lines, A13-A12, 'don't cares."

[^2]:    *A more detailed discussion of how the duty cycle affects the expanded multiplexed bus timing is included in Appendix I.

[^3]:    *Technically, the actual input Data Register is implemented as a buffer using the parasitic capacitance of an inverter (I2) as opposed to an MOS latch. Nevertheless, it is referred to as a register.

[^4]:    ${ }^{*}$ Note that an MPU read of the Port 3 Data Direction Register will result in reading the Port 3 Data Register instead. However, this operation does not affect any Port 3 control functions such as $\overline{\text { IS3 }}$, IS3 Flag, $\overline{\text { OS3 }}$ or latch operation.

[^5]:    *A more detailed discussion of the relationship between the MCU input clock, E, and AS is included in Appendix I.

[^6]:    *Opcodes $\$ 40$ to $\$ 7 \mathrm{~F}$ (except JMP) in Appendix B.

[^7]:    *The Port 3 DDR does not always provide $\$ \mathrm{FF}$ as a result; therefore, it should not be used for this purpose.

