


All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

MELPS and MELCS are registered trademarks of Mitsubishi Electric Corporation.
*PARCOR System was developed by the Nippon Telegraph and Telephone Public Corporation.

| INDEXES | 1 |
| :---: | :---: |
| RANDOM-ACCESS MEMORIES | 2 |
| READ-ONLY MEMORIES | $\bigcirc$ |
| MELPS 4 MICROCOMPUTERS | 4 |
| MELPS 41/42 MICROCOMPUTERS | 5 |
| MELPS 8-48 MICROCOMPUTERS | O |
| MELPS 8/85 MICROPROCESSORS | 7 |
| LSIs FOR PERIPHERAL CIRCUITS |  |
| MELPS 86 MICROPROCESSORS | $\because$ |
| SPEECH SYNTHESIS LSIs (PARCOR SYSTEM) |  |
| GENERAL-PURPOSE MOS LSIs |  |
| MICROCOMPUTER SYSTEMS |  |
| MICROCOMPUTER SUPPORT SYSTEMS |  |
| MICROCOMPUTER SOFTWARE |  |
| APPLICATIONS |  |

Thank you for your continued patronage of Mitsubishi Electric and our semiconductor products.

Semiconductor devices are a mainstay of the burgeoning electronics industry, where they are finding more and more applications, and meeting demands for increased sophistication and diversification of performance and function.

This data book has been compiled to be as complete as possible, including data on large-scale IC memories, single-chip microcomputers, peripheral LSIs for 16 -bit parallel processing CPUs, speech synthesis LSIs and microcomputer development support equipment, with the addition of a variety of originally developed MOS LSI devices.

We hope you will let us know of any mistakes or omissions that come to your attention, and any suggestions you might have on improving the usefulness of this data book.

January, 1982

Kimio Sato, General Manager
Semiconductors Division
Mitsubishi Electric Corporation

## MITSUBISHI LSIs CONTENTS

1 indexes Page
Index by Function ..... 1-2
Index by Type Designation ..... 1-7
Guide to Interchangeability ..... 1-10
Guide to Selection of RAMs, PROMs, EPROMs and ROMs ..... 1-14
Ordering Information ..... 1-15
Package Outlines ..... 1-17
Terminology ..... 1-28
Letter Symbols for The Dynamic Parameters ..... 1-33
Symbology ..... 1-36
Quality Assurance and Reliability Testing ..... 1-39
Precautions in Handling MOS ICs ..... 1-44
2 RANDOM-ACCESS MEMORIES
M58725P, P-15 16384-Bit (2048-Word by 8 -Bit) Static RAM ..... 2-3
M58981P-30, P-45 4096-Bit (1024-Word by 4-Bit) CMOS Static RAM ..... 2-9
M5K4116P-2, P-3 16384-Bit ( 16384 -Word by 1-Bit) Dynamic RAM ..... 2-13
M5K4164P-15, P-20 65536-Bit ( 65536 -Word by 1 -Bit) Dynamic RAM ..... 2-25
M5K4164NP-15,NP-20 65536-Bit (65536-Word by 1-Bit) Dynamic RAM ..... 2-41
M5K4164S-15, S-20 65536-Bit (65536-Word by 1-Bit) Dynamic RAM ..... 2-55
M5K4164NS-15, NS-20 65536 -Bit ( 65536 -Word by 1 -Bit) Dynamic RAM ..... 2-71
M5L2114LP, P-2, P-3 4096-Bit ( 1024 -Word by 4-Bit) Static RAM ..... 2-85
M5L5101LP-1 1024-Bit (256-Word by 4-Bit) CMOS Static RAM ..... 2-89
M5T4044P-20, P-30, P-45 4096-Bit (4096-Word by 1 -Bit) Static RAM ..... 2-93
3 READ-ONLY MEMORIES
Development of Mask-Programmable ROMs ..... 3-3
M54700P, S 1024-Bit (256-Word by 4-Bit) Field-Programmable ROM with Open-Collector Outputs ..... 3-5
M54730P, S 256-Bit (32-Word by 8 -Bit) Field-Programmable ROM with Open-Collector Outputs ..... 3-10
M54740AP, S/M54741AP, S 4096-Bit (1024-Word by 4-Bit) Field-Programmable ROM ..... 3-14
M58653P ..... 3-18
M58735-XXXP $700-\mathrm{Bit}$ ( 50 -Word by 14 -Bit) Electrically Alterable ROM.....
32768 -Bit ( 4096 -Word by 8 -Bit) Mask-Programmable ROM ..... 3-22
M5G1400P 1400-Bit ( 100 -Word by 14 -Bit) Electrically Alterable ROM ..... 3-24
M5L2716K, K-65 16384-Bit (2048-Word by 8-Bit) Erasable and Electrically Reprogrammable ROM ..... 3-28
M5L2732K, K-6 32768-Bit ( 4096 -Word by 8 -Bit) Erasable and Electrically Reprogrammable ROM ..... 3-32
M5L2764K, K-2, K-3 65536-Bit (8192-Word by 8-Bit) Erasable and Electrically Reprogrammable ROM ..... 3-36
4 MELPS 4 MICROCOMPUTERS
M58840-XXXP, M58841-XXXSP Single-Chip 4-Bit Microcomputer with 8-Bit A/D Converter ..... 4-2
M58842S MELPS 4 System Evaluation Device ..... 4-13
M58843-XXXP, M58844-XXXSP Single-Chip 4-Bit Microcomputer with 8-Bit A/D Converter ..... 4-18
M58845-XXXSP Single-Chip 4-Bit Microcomputer with 8-Bit A/D Conveter and Two Timer/Event Counter ..... 4-29
M58846-XXXSP Single-Chip 4-Bit Microcmputer with Two Timer/Event Counter ..... 4-41
M58847-XXXSP Single-Chip 4-Bit Microcomputer ..... 4-53
5 MELPS 41 /42 MICROCOMPUTERS
M58494-XXXP Single-Chip 4-Bit CMOS Microcomputer ..... 5-3
M58496-XXXP Single-Chip 4-Bit CMOS Microcomputer ..... 5-17
M58497-XXXP Single-Chip 4-Bit CMOS Microcomputer ..... 5-32
6 MELPS 8-48 MICROCOMPUTERS
ME LPS 8-48 Microcomputers Function of MELPS 8-48 Microcomputers ..... 6-3
M5L8048-XXXP, M5L8035LP Single-Chip 8-Bit Microcomputer ..... 6-21
M5L8049-XXXP, P-8, P-6, M5L8039P-11, P-8, P-6 Single-Chip 8-Bit Microcomputer ..... 6-25
M5L8748S Single-Chip 8-Bit Microcomputer with EPROM ..... 6-29
M5L8243P Input/Output Expander ..... 6-37
7 MELPS 8/85 MICROPROCESSORS Page
M5L8085AP, S 8-Bit Parallel Microprocessor ..... 7-3
M5L8212P 8 -Bit Input/Output Port with 3 -State Output ..... 7-17
M5L8216P, M5L8226P 4-Bit Parallel Bidirectional Bus Drivers ..... 7-21
M5L8155P 2048-Bit Static RAM with I/O Ports and Timer ..... 7-25
M5L8156P 2048-Bit Static RAM with I/O Ports and Timer ..... 7-33
8 LSIs FOR PERIPHERAL CIRCUITS
M58990P 8-Bit 8-Channel A-D Converte ..... 8-3
M5C6847P-1 Video Display Generator ..... 8-7
M5L8041A-XXXP Universal Peripheral Interface ..... 8-17
M5L8251AP Programmable Communication Interface ..... 8-41
M5L8253P-5 Programmable Interval Timer ..... 8-57
M5L8255AP-5 Programmable Peripheral Interface ..... 8-65
M5L8257P-5 Programmable DMA Controller. ..... 8-81
M5L8259AP Programmable Interrupt Controller ..... 8-91
M5L8279P-5 Programmable Keyboard/Display Interface ..... 8-105
M5W1791-02P Floppy Disk Formatter/Controller ..... 8-117
9 MELPS 86 MICROPROCESSORS
M5L8086S 16-Bit Parallel Microprocessor ..... 9-3
M5L8282P, M5L8283P Octal Latch ..... 9-35
M5L8284P Clock Generator and Driver for 8086, 8088, 8089 Processors ..... 9-39
M5L8286P, M5L8287P Octal Bus Transceiver ..... 9-46
M5L8288P Bus Controller for 8086, 8088, 8089 Processors ..... 9-50
10 SPEECH SYNTHESIS LSIs (PARCOR SYSTEM)
M58817AP Speech Synthesizer ..... $10-3$
M58818-XXXP 128K-Bit Phrase ROM ..... 10-13
M58819S EPROM Interface ..... 10-19
$\square$ GENERAL-PURPOSE MOS LSIs
M50110XP, M50115XP 30~OR 120-Function Remote-Control Transmitters ..... 11-3
M50111XP, M50116XP, M50117XP 30~120-Funotion Remote-Control Receiver ..... 11-9
M50250P ..... 11-15
M50401P, M50402P, M50403P, M50404P, M50405P cmos Analog Clock Circuits ..... 11-19
M58412P, M58413P CMOS LCD Digital Alarm Clock Circuits ..... 11-23
M58435P, M58437-001P смоs Analog Clock Circuits ..... 11-31
M58478P, M50121P, M50122P 17-Stage Oscillator/Divider ..... 11-35
M58479P, M58482P ..... 11-39
CMOS Counter/Timers
M58480P, M58484P ..... 11-43
30-Function Remote-Control Transmitters
M58481P ..... 11-47
30-Function Remote-Control Receiver
M58485P ..... 11-51
M58486AP Voltage Synthesizer ..... 11-55
M58487AP 24-Function Remote-Control Receiver ..... 11-65
T1 MICROCOMPUTER SYSTEMS
PCA8501G01, G02 MELOS 85/2 Single-Board Computer ..... $12-3$
PCA8506 MELCS $85 / 2$ Memory and Parallel I/O Expansion Board ..... 12-7
PCA8507 MELCS $85 / 2$ Memory and Serial 1/O Expansion Board ..... 12-11PCA8520G01, G02
MELCS $85 / 3$ Voice Generating Single-Board Computer ..... 12-15
PCA8540G01, G02 MELCS $85 / 2$ Color TV Display Single-Board Computer ..... 12-19PCA7002G01,
MELCS $70 / 2$ Speech Synthesizer Single-Board Computer ..... $12-25$
13 MICROCOMPUTER SUPPORT SYSTEMSPCA0803 MELCS 8/2 Program Checker
13-3
PC4000 Debugging Machine ..... $13-5$
PC7000 Speech Synthesis Evaluation Unit ..... 13-9
PC8500, PCA8503 MELCS 85/1 Portable Microcomputer Console ..... 13-11
PC9000 Cross Assembler Machine ..... 13-17
PCA4001 MELPS 4 Dedicated Board ..... 13-20
PCA4003 MELPS 4 Dedicated Board ..... 13-22
PCA4004 MELPS 4 Dedicated Board ..... 13-24
PCA4005 MELPS 4 Dedicated Board ..... 13-26
PCA4011 MELPS 41 Dedicated Board ..... 13-28
PCA4012 MELPS 42 Dedicated Board ..... 13-30
PCA4014 MELPS 42 Dedicated Board ..... 13-32
PCA8400 MELPS 8-48 Dedicated Board ..... 13-34
PC4100 M5L8748S Programming Adaptor ..... 13-36
PCA4301 MELPS 4 Evaluation Board ..... 13-37
PCA4303 MELPS 4 Evaluation Board ..... 13-38
PCA4304 MELPS 4 Evaluation Board ..... 13-39
PCA4305 MELPS 4 Evaluation Board ..... 13-40
PCA4101 MELPS 41 Evaluation Board ..... 13-42
PCA4201 MELPS 42 Evaluation Board ..... 13-44
PCA4202 MELPS 42 Evaluation Board ..... $13-46$
PCA8402 MELPS 8-48 Evaluation Board 13-48
14 MICROCOMPUTER SOFTWARE
Software Codes ..... 14-3
MELPS 4/41 Software Available Materials ..... 14-4
MELPS 4/41 Software General Description ..... 14-6
MELPS 4/41 Software Development of Application Programs ..... 14-7
MELPS 8/85 Software Available Materials ..... 14-8
MELPS 8/85 Software, General Description ..... 14-9
MELPS 8/85 Software Development of Application Programs ..... 14-10
MELPS 4 Software Cross Assembler ..... 14-11MELPS 4 Software
Simulator ..... 14-15
MELPS 4 Software Paper-Tape Generation Program for PROM Writers ..... 14-19MELPS 41 Software
Cross Assembler ..... 14-21
MELPS 41 Software Simulator ..... 14-25
MELPS 41 Software Paper-Tape Generation Program for PROM Writers ..... 14-29
MELPS 42 Software Cross Assembler ..... 14-31
MELPS 42 Software Paper-Tape Generation Program for PROM Writers ..... 14-35
MELPS 8-48 Software ..... $14-37$
MELPS 8-48 Software Paper-Tape Generation Program for PROM Writers ..... 14-41
MELPS $8 / 85$ Software PL/ $1 \mu$ Cross Compiler ..... 14-43
MELPS $8 / 85$ Software ..... 14-47
MELPS 8/85 Software ..... 14-51
MELPS $8 / 85$ Software Paper-Tape Generation Program for PROM Writers ..... 14-55
MELPS 8/85 Software ..... 14-57
MELPS Software ..... 14-61
MELPS 8 BOM-PTS Basic Operating Monitor-Paper-Tape System ..... 14-63
MELPS 8 BOM-B Basic Operating Monitor-Basic System ..... 14-65
15 Page
APPLICATIONS
15-3
Memory Development Approaches
15-9
16K-Bit Dynamic RAM (M5K4116P, S)
15-21
64K-Bit Dynamic RAM (M5K4164 S, M5K4164 NS
15-51
Static RAM (M58725 P, M5 L2114 LP)CMOS Static RAM15-56
EPROM ..... 15-67(M58981P, M5L5101 LP-1)
Error Detecting and Correcting ..... 15-79
MELPS 4 Program Library ..... 15-86
Application of MELPS 4 Single-Chip 4-Bit Microcomputer ( $M 58840-\times \times \times$ P) in a Microwave Oven ..... 15-98
MELPS 8/85 Program Library Subroutines ..... 15-102
Application of MELCS 8/2 Single-Board Computer (PCA0801) in Data Transmission through a Master-Slave Multicomputer System ..... 15-106Contact Address for Further Information


## Static RAMs

| M5L2114LP-2 | 4096-Bit (1024×4) Static RAM | N. Si, ED | $5 \pm 10 \%$ | 300 | 200 | 200 | - | .18P4 | $\begin{aligned} & i 2114 \mathrm{~L}-2 \\ & \text { TMS4045-20 } \end{aligned}$ | 2-85 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M5L2114LP-3 |  |  |  | 250 | 300 | 300 | - |  | $\begin{aligned} & \hline \text { i } 2114 \mathrm{~L}-3 \\ & \text { TMS4045-30 } \end{aligned}$ | 2-85 |
| M5L2114LP |  |  |  | 200 | 450 | 450 | - |  | $\begin{aligned} & \text { i2114L } \\ & \text { TMS } 4045-45 \end{aligned}$ | 2-85 |
| M5T4044P-20 | 4096-Bit (4096×1) Static RAM | N. Si, ED | $5 \pm 10 \%$ | 300 | 200 | 200 | - | 18P4 | TMS4044-20 | 2-93 |
| M5T4044P-30 |  |  |  | 250 | 300 | 300 | - |  | TMS4044-30 | 2-93 |
| M5T4044P-45 |  |  |  | 200 | 450 | 450 | - |  | TMS4044-45 | 2-93 |
| M58725P-15 | 16384-Bit ( $2048 \times 8$ ) Static RAM | N. Si, ED | $5 \pm 10 \%$ | 200 | 150 | 150 | - | 24P1 | TMS4016-15 | 2-3 |
| M58725P |  |  |  | 200 | 200 | 200 | - |  | TMS4016 | 2-3 |

Dynamic RAMs

| M5K4116P-2 | 16384-Bit ( $16384 \times 1$ ) Dynamic RAM | N. Si | $\begin{array}{\|c\|} \hline 12 \pm 10 \% \\ 5 \pm 10 \% \\ -4.5 \sim \\ -5.7 \end{array}$ | 280 | 150 | 375 | - | 16P4 | MK4116-2 | 2-13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M5K4116P-3 |  |  |  | 280 | 200 | 375 | - |  | MK4116-3 | 2-13 |
| M5K4164P-15 | 65536-Bit (65536×1) Dynamic RAM Pin 1 (RFE) function | N. Si | $5 \pm 10 \%$ | 200 | 150 | 260 | - | 16P4 | - | 2-25 |
| M5K4164P-20 |  |  |  | 170 | 200 | 330 | - |  | - | 2-25 |
| M5K4164NP-15 | 65536-Bit (65536×1) Dynamic RAM Fin 1 itu connection | N. Si | $5 \pm 10 \%$ | 200 | 150 | 260 | - | 16P4 | - | 2-41 |
| M5K4164NP-20 |  |  |  | 170 | 200 | 330 | - |  | - | 2-41 |
| M5K4164S-15 | 65536-Bit (65536×1) Dynamic RAM Pin 1 (REF) function | N. Si | $5 \pm 10 \%$ | 200 | 150 | 260 | - | 16S 1 | MK4164 | 2-55 |
| M 5K4164S-20 |  |  |  | 170 | 200 | 330 | - |  | MCM6664 | 2-55 |
| M5K4164NS-15 | 65536-Bit( $65536 \times 1$ ) Dynamic RAM Pin 1 no connection | N, Si | $5 \pm 10 \%$ | 200 | 150 | 260 | - | 16S1 | 12164 | 2-71 |
| M5K4164NS-20 |  |  |  | 170 | 200 | 330 | - |  | MCM6665 | 2-71 |

## CMOS Static RAMs

| M5L5101LP-1 | 1024-Bit (256×4) CMOS Static RAM | C. Si | $5 \pm 10 \%$ | 75 | 450 | 450 | - | 22P1 | i5101L-1 | 2-89 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M58981 P-30 | 4096-Bit (1024×4) CMOS Static RAM | C. Si | $5 \pm 10 \%$ | 75 | 300 | 300 | - | 18P4 | - | 2-9 |
| M58981 P-45 |  |  |  | 75 | 450 | 450 | - |  | - | 2-9 |

## Mask ROM

| M58735-XXXP | 32768-Bit ( $4096 \times 8$ ) Mask Programmable ROM | N. Si | $5 \pm 10 \%$ | 300 | 450 | - | - | 24P1 | - | 3-22 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Field-Programmable ROMs

| M58653P | 700-Bit(50×14) <br> Electrically Alterable ROM | P. Al | $5 \pm 5 \%$ | 200 | $20 \mu \mathrm{~S}$ | - | 16.8 kHz | 14P4 | - | 3-18 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M5G1400P | $1400-\text { Bit }(100 \times 14)$ <br> Elect rically Alterable ROM | P. Al | $5 \pm 5 \%$ | 200 | $20 \mu \mathrm{~s}$ | - | 16.8kH2 | 14F4 | GI 1400 | 3-24 |
| M5L2716K | 16384-Bit ( $2048 \times 8$ ) Erasable and Electrically Reprogrammable ROM | N, Si,FA | $5 \pm 5 \%$ | 300 | 450 | - | - | 24K10 | - 2716 | 3-28 |
| M5L2716K-65 |  |  |  | 300 | 650 | - | - |  | i 2716-6 | 3-28 |
| M5L2732K | 32768-Bit ( $4096 \times 8$ ) Erasable and Electrically Reprogrammable ROM | N, Si, FA | $5 \pm 5 \%$ | 400 | 450 | - | - | 24K10 | i 2732 | 3-32 |
| M5L2732K-6 |  |  |  | 400 | 550 | - | - |  | - 2732-6 | 3-32 |
| M5L2764K-2 <br> M5L2764K <br> M5L2764K-3 | 65536-Bit ( $8192 \times 8$ ) Erasable and Electrically Reprogrammabie ROM | N, Si,FA | $5 \pm 5 \%$ | 500 | 200 | - | - | 28K10 | i 2764-2 | 3-36 |
|  |  |  |  |  | 250 | - | - |  | i 2764 | 3-36 |
|  |  |  |  |  | 300 | - | - |  | i 2764-3 | 3-36 |
| M54700P, S | 1024-Bit ( $256 \times 4$ ) Field-Frogrammable ROM with Open-Collector | B | $5 \pm 5 \%$ | 430 | 60 | 60 | - | $\begin{aligned} & 16 \mathrm{P} 4 \\ & 16 \mathrm{~S} 1 \end{aligned}$ | MM6300 | 3-5 |
| M54730P, S | 256 -Bit ( $32 \times 8$ ) Field-Programmable ROM with Open-Collector | B | $5 \pm 5 \%$ | 430 | 50 | 60 | - | $\begin{aligned} & 16 P 4 \\ & 16 \mathrm{~S} 1 \end{aligned}$ | MM6330 | 3-10 |
| M54740AP, S | 4096-Bit (1024×4)Field-Programmable ROM with Open-Collector | B. S | $5 \pm 5 \%$ | 600 | 55 | 55 | - | $\begin{aligned} & 18 \mathrm{P} 4 \\ & 18 \mathrm{~S} 1 \end{aligned}$ | 93452 | 3-14 |
| M54741 AP, S | 4096-Bit (1024×4) Field-Programmable ROM with 3 -State Outputs | B. S | $5 \pm 5 \%$ | 600 | 55 | 55 | - | $\begin{aligned} & 18 \mathrm{P} 4 \\ & 18 \mathrm{~S} 1 \end{aligned}$ | 93453 | 3-14 |


| Type | Circuit function and organization | Structure (Note 1) | Supply voltage (V) | Electrical characteristics |  |  |  | Package (Note 2) | Interchangeable products | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Max. access time (ns) | $\begin{gathered} \text { Min. } \\ \text { cycle } \\ \text { cyme } \\ \text { tims) } \\ \text { (ns) } \end{gathered}$ | Max frequency (MHz) |  |  |  |

Single-Chip Microcomputers

| M58840-XXXP | Single-Chip 4-Bit Microcomputer with 8-Bit A/D Converter | P.Al, ED | $-15 \pm 10 \%$ | 500 | - | $10 \mu \mathrm{~s}$ | 0.6 | 42P1 | - | 4-2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M58841-XXXSP | Single-Chip 4-Bit Microcomputer with 8-Bit A/D Converter | P, Al.ED | $-15 \pm 10 \%$ | 500 | - | $10 \mu \mathrm{~s}$ | 0.6 | 42P4B | - | 4-2 |
| M58842S | MELPS 4 System Evaluation Device | P, Al, ED | $-15 \pm 10 \%$ | 500 | - | $10 \mu \mathrm{~s}$ | 0.6 | 64S1 | - | 4-13 |
| M58843-XXXP | Single-Chip 4-Bit Microcomputer with 8-Bit A/D Converter | P.AI, ED | $-15 \pm 10 \%$ | 400 | - | $10 \mu \mathrm{~s}$ | 0.6 | 28P4 | - | 4-18 |
| M58844-XXXSP | Single-Chip 4-Bit Microcomputer with 8 -Bit A/D Converter | P.AI.ED | $-15 \pm 10 \%$ | 400 | - | $10 \mu \mathrm{~s}$ | 0.6 | 40P4B | - | 4-18 |
| M58845-XXXSP | Single-Chip 4-Bit Microcomputer with 8-Bit A/D Converter | P, AI, ED | $-15 \pm 10 \%$ | 350 | - | $10 \mu \mathrm{~s}$ | 0.6 | 40P4B | - | 4-29 |
| M58846-XXXSP | Single-Chip 4-Bit Microcomputer | P.Al, ED | $-12 \pm 10 \%$ | 280 | - | $10 \mu \mathrm{~s}$ | 0.6 | 40P4B | - | 4-41 |
| M58847-XXXSP | Single-Chip 4-Bit Microcomputer | P, Al, ED | $-12 \pm 10 \%$ | 10 | - | $15 \mu \mathrm{~S}$ | 0.4 | 40P4B | - | 4-53 |
| M58494-XXXP | Single-Chip 4-Bit CMOS Microcomputer | C. Al | $5 \pm 5 \%$ | 5 | - | $8.8 \mu \mathrm{~s}$ | 0.455 | 72P2 | - | 5-3 |
| M58496-XXXP | Single-Chip 4-Bit CMOS Microcomputer | C. Al | $5 \pm 5 \%$ | 5 | - | $7.7 \mu \mathrm{~S}$ | 4.2 | 72P2 | - | 5-17 |
| M 58497-XXXP | Single-Chip 4-Bit CMOS Microcomputer | C. Al | 3~5.5\% | 2 | - | $15.4 \mu \mathrm{~s}$ | 0.455 | 72P2 | - | 5-32 |
| M5L8048-XXXP | Single-Chip 8-Bit Microcomputer | N, Si, ED | $5 \pm 10 \%$ | 325 | - | 2500 | 6 | 40P1 | ¡ 8048 | 6-21 |
| M5L8035LP | Single-Cnip 8-Bit Microcomputer | N. Si,ED | $5 \pm 10 \%$ | 325 | - | 2500 | 6 | 40P1 | i 8035 L | 6-21 |
| M5L8049-XXXP M5L8049-XXXP-8 M5L8049-XXXP-6 | Single-Chip 8-Bit Microcomputer | N, Si, ED | $5 \pm 10 \%$ | 500 | - | 1360 | 11 | 40P 1 | - 8049 | 6-25 |
|  |  |  |  | 500 | - | 1875 | 8 |  | - |  |
|  |  |  |  | 500 | - | 2500 | 6 |  | - |  |
| M5L8039P-11 | Single-Chip 8-Bit Microcomputer | N, Si.ED | $5 \pm 10 \%$ | 500 |  | 1360 | 11 | 40P1 | i 8039 | 6-25 |
| M5L8039P-8 |  |  |  | 500 | - | 1875 | 8 |  | - |  |
| M5L8039P-6 |  |  |  | 500 |  | 2500 | 6 |  | i 8039-6 |  |
| M5L8748S | Single-Chip 8-Bit Microcomputer with EPROM | N, Si, ED | $5 \pm 10 \%$ | 500 | - | 2500 | 6 | $40 S 10$ | i 8748 | 6-29 |

Microprocessors

| M 5L8085AP, S | 8-Bit Parallel Microprocessor | N, Si, ED | $5 \pm 5 \%$ | 600 | - | - | 3 | $40 P 1$ | $18085 A$ | $7-\mathbf{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| M5L8086S | 16-Bit Parallel Microprocessor | N, Si,ED | $5 \pm 10 \%$ | 1375 | - | - | 5 | $40 S 1$ | i 8086 |  |

LSIs for Peripheral Circuits

| M58990P | 8-Bit 8-Channel A-D Converter | C. Si | $5 \pm 10 \%$ | - | - | -- | - | 28P4 | ADC0808 | 8-3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M5C6847P-1 | Video Display Generator | N. Si, ED | $5 \pm 5 \%$ | 500 | - | - | 3.58 | 40P1 | MC6847-1 | $8-7$ |
| M5L8041A-XXXP | Universal Peripheral Interface | N, Si, ED | $5 \pm 10 \%$ | 300 | - | - | 6 | 40P1 | i 8041A | 8-17 |
| M 5L8155P | 2048-Bit Static RAlvi with I/O Ports and Timer (CE =" $L$ " active) | N, Si, ED | $5 \pm 5 \%$ | 500 | - | - | - | 40P1 | i 8155 | 7-25 |
| M5L8156P | 2048-Bit Static RAM with I/O Ports and Timer ( $\mathrm{CE}=$ " H "active) | N, Si, ED | $5 \pm 5 \%$ | 500 | - | - | - | 40P1 | i 8156 | 7-33 |
| M 5L8212P | 8-Bit Input/Output Port | B. S | $5 \pm 5 \%$ | 450 | 35i | - | - | 24P1 | i 8212 | 7-17 |
| M5L8216P | 4-Bit Parallel Bidirectional Bus Driver (Non Inverting) | B. S | $5 \pm 5 \%$ | 475 | 25放 | - | - | 16P4 | i 8216 | 7-21 |
| M5L8226P | 4-Bit Parallel Bidirectional Bus Driver (Inverting) | B, S | $5 \pm 5 \%$ | 425 | 25容 | - | - | 16P4 | i 8226 | 7-21 |
| M 5L8243P | Input/Output Expander | N, Si,ED | $5 \pm 10 \%$ | 50 | - | - | - | 24P1 | i 8243 | 6-37 |
| M 5L8251AP | Programmable Communication Interface | N. Si, ED | $5 \pm 5 \%$ | 300 | - | - | 3 | 28P4 | i 8251 A | 8-41 |
| M5L8253P-5 | Programmable Interval Timer | N, Si,ED | $5 \pm 5 \%$ | 300 | - | - | 2 | 24P1 | i 8253-5 | 8-57 |
| M5L8255AP-5 | Programmable Peripheral Interface | N, Si,ED | $5 \pm 5 \%$ | 250 | - | - | - | 40P1 | i $8255 \mathrm{~A}-5$ | 8-65 |

MITSUBISHI LSIs INDEX BY FUNCTION

| Type | Circuit function and organization | Structure (Note 1) | Supply voltage (V) | Electrical characteristics |  |  |  | $\begin{aligned} & \text { Package } \\ & \text { (Note 2) } \end{aligned}$ | Interchangeable products | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\left.\begin{array}{\|c\|c\|} \hline \text { Yyp oww } \\ \text { diss } \\ \text { pasion } \\ \text { ramw } \end{array} \right\rvert\,$ | $\left\|\begin{array}{c} \text { Max } \\ \text { access } \\ \text { sime } \\ \text { (nss } \end{array}\right\|$ | $\begin{aligned} & \text { Min } \\ & \text { Mycle e } \\ & \text { time } \\ & \text { (nss) } \end{aligned}$ | Max. <br> fre- <br> quency $(\mathrm{MHz})$ |  |  |  |

LSIs for Peripheral Circuits (Continued)

| M5L8257P-5 | Programmable DMA Controller | N. Si,ED | 5 $\pm 5 \%$ | 300 | - | - | 3 | 40P1 | i 8257-5 | 8-81 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M518259AP | Programmable Interrupt Controller | N. Si, ED | $5 \pm 10 \%$ | 275 | - | - | - | 28P4 | i 8259A | 8-91 |
| M5L8279P-5 | Programmable Keyboard/Display Interface | N, Si,ED | $5 \pm 10 \%$ | 650 | - | - | 3 | 40P1 | i 8279-5 | 8-105 |
| M 5L8282P | 8-Bit Latch(Non Inverting) | B, S | 5 $\pm 10 \%$ | 500 | - | - | - | 20P4 | i 8282 | 9-35 |
| M5L8283P | 8-Bit Latch (Inverting) | B, S | $5 \pm 10 \%$ | 500 | - | - | - | 20P4 | i 8283 | 9-35 |
| M5L8284P | Clock Generator and Driver for M5L8086S CPU | B. S | $5 \pm 10 \%$ | 490 | - | - | - | 18P4 | i 8284 | 9-39 |
| M 5L8286P | Octal Bus Transceiver (Non Inverting) | B, S | $5 \pm 10 \%$ | 560 | - | - | - | 20P4 | i 8286 | 9-46 |
| M5L8287P | Octal Bus Transceiver (1nverting) | B, S | $5 \pm 10 \%$ | 90 | - | - | - | 20P4 | i 8287 | 9-46 |
| M5L8288P | Bus Controller for M5L8086S CPU | B, S | $5 \pm 10 \%$ | 800 | - | - | - | 20P4 | i 8288 | 9-50 |
| M5W1791-02 | Floppy Disk Formatter/Controller | N, Si . ED | 5 $\pm 5 \%$ | 300 | - | - | - | 40P1 | FD1791-02B | 8-117 |

Speech Synthesis (PARCOR SYSTEM)

| M58817AP | Speech Synthesizer | P.AI, ED | $-10 \pm 10 \%$ | 300 | - | - | 0.66 | $28 P 4$ | - | $10-3$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| M58818-XXXP | 128 K- Bit Phrase ROM | P. AI, ED | $-10 \pm 10 \%$ | 80 | - | - | 0.17 | 24 P 1 | - | $10-13$ |
| M58819S | EPROM Interface | P. AI, ED | $-10 \pm 10 \%$ |  |  |  |  |  |  |  |
| $-5 \pm 5 \%$ | 150 | - | - | 0.17 | $40 S 1$ | - | $10-19$ |  |  |  |

LSIs for Remote-Control Receiver and Transmitter

| M50110XP | 30-Function Remote-Control Transmitter | C. Al | 2.2~8 | - | - | - | - | 16P4 | - | 11-3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M50115XP | 120-Function Remote-Control Transmitter | C. Al | 2.2~8 | - | - | - | - | 18P4 | - | 11-3 |
| M50111 XP | 120-Function Remote-Control Receiver | C, Al | $4.5 \sim 8$ | - | - | - | - | 16P4 | - | 11-9 |
| M50116XP | 120-Function Remote-Control Receiver | C. Al | 4.5-8 | - | - | - | - | 18P4 | - | 11-9 |
| M50117XP | 120-Function Remote-Control Receiver | C. Al | 4.5-8 | - | - | - | - | 18P4 | - | 11-9 |
| M58480P | 30-Function Remote-Control Transmitter | C, Al | 2.2~8 | - | - | - | - | 16P4 | - | 11-43 |
| M58484P | 30-Function Remote-Control Transmitter | C. Al | 2.2~8 | - | - | - | - | 16P4 | - | 11-43 |
| M58481 P | 30-Function Remote-Control Receiver | C. Al | 4.5~8 | - | - | - | - | 28P4 | - | 11-47 |
| M58485 ${ }^{\text {P }}$ | 29-Function Remote-Control Receiver | C. Al | 8~14 | - | - | - | - | 28P4 | - | 11-51 |
| M58487AP | 24-Function Remote-Control Receiver | C. Al | 8~14 | - | - | - | - | 28P4 | - | 11-65 |

LSIs for Clock Circuits

| M50401P | CMOS Analog Clock Circuit | C. Si | 1.1~1.8 | - | - | - | - | 8P4 | - | 11-19 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M50402P | CMOS Analog Clock Circuit | C. Si | 1.1~1.8 | - | - | - | - | 8P4 | - | 11-19 |
| M50403P | CMOS Analog Clock Circuit | C. Si | $1.1 \sim 1.8$ | - | - | - | - | 8P4 | - | 11-19 |
| M50404P | CMOS Analog Clock Circuit | C. Si | $1.1 \sim 1.8$ | - | - | - | -- | 8P4 | - | 11-19 |
| M50405P | CMOS Analog Clock Circuit | C. Si | 1.1~1.8 | - | - | - | - | 8P4 | - | 11-19 |
| M58412P | CMOS LCD Digital Alarm Clock Circuit | C. Al | $\begin{aligned} & -1.2 \\ & \sim-1.9 \end{aligned}$ | - | - | - | - | 60P2 | - | 11-23 |
| M58413P | CMOS LCD Digital Alarm Clock Circuit | C. Al | $\begin{aligned} & -1.1 \\ & --2 \end{aligned}$ | - | - | - | - | 60P2 | - | 11-23 |
| M58435P | CMOS Analog Clock Circuit | C. Si | 1.2~1.9 | - | - | - | - | 8P4 | - | 11-31 |
| M58437-001P | CMOS Analog Clock Circuit | C. Al | 1.1-1.9 | - | - | - | - | 8P4 | - | 11-31 |


| Type | Circuit function and organization | Structure (Note 1) | Supply voltage (V) | Electrical characteristics |  |  |  | Package (Note 2) | Interchangeable products | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{array}{\|c} \text { Max. } \\ \text { access } \\ \text { time } \\ \text { (ns) } \end{array}$ | $\begin{gathered} \text { Min } \\ \text { Mycle } \\ \text { cyime } \\ \text { tims) } \\ \text { (ns) } \end{gathered}$ |  |  |  |  |

■General-Purpose MOS LSIs

| M50121P | 17-Stage Oscillator/Divider | C. Al | $4.75 \sim 8.5$ | - | - | - | - | 8P4 | - | 11-35 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M50122P | 17-Stage Oscillator/Divider | C. Al | 4.75~8.5 | - | - | - | - | 8P4 | - | 11-35 |
| M50250P | Refrigerator Controller | C. Al | 7~9 | - | - | - | - | 16P4 | - | 11-15 |
| M58478P | 17-Stage Oscillator/Divider | C. Al | 4.75-8.5 | - | - | - | - | 8P4 | - | 11-35 |
| M58479P | CMOS Counter/Timer | C. Al | 7.9-9 | - | - | - | - | 14P4 | - | 11-39 |
| M58482P | CMOS Counter/Timer | C. Al | 3-9 | - | - | - | - | 14P4 | - | 11-39 |
| M58486AP | Voltage Synthesizer | C. Al | 11~13 | - | - | - | - | 42P1 | - | 11-55 |
| $\text { Note 1: } \begin{aligned} A l & =A \\ N & =N \end{aligned}$ | $\begin{array}{ll} \mathrm{m} \text { gate } & B=\text { Bipolar. } \\ \mathrm{P} . & =P \text {-channe!. } \end{array}$ | $\begin{aligned} & \mathrm{C}=\mathrm{CMOS} \\ & \mathrm{~S}=\text { Schottkey } \end{aligned}$ | ED=Enhancement depletion mode Si=Silicon gate |  |  |  |  |  | $\mathrm{FA}=\mathrm{FAMOS} .$ |  |

2: Package code 24 S 1
$T$ Number of pins

- Package structure
$K=$ Glass-sealed ceramic : $P=$ Molded plastic: $S=$ Metal-sealed ceramic
-Package outline
$1=$ DIL without fin. $\quad 2=$ Flat without fin
$4=$ DIL without fin(improved): $10=$ DIL w/o fin. and w/quartz lid
$4 B=$ Shrink DIL without fin
3:~~Indicates propagation time

| Type | Circuit function and organization | Memory capacity |  | $\begin{gathered} 1 / 0 \\ \text { port } \\ \text { (bits) } \end{gathered}$ | Ambient operating temp $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$ | Supply voltage (V) | Dimensions (Ixwxh) (mm) | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | RAM (bytes) | $\begin{gathered} \text { ROM } \\ \text { (bytes) } \end{gathered}$ |  |  |  |  |  |

Micromputer Systems

| PCA8501 G01 <br> PCA8501 G02 | MELCS 85/2 Single-Board <br> Computer | 1 K | 4 K | 48 | $0 \sim 55$ | 5 | $125 \times 145 \times 17$ | $\mathbf{1 2 - 3}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCA8506 | MELCS 85/2 Memory and Parallel <br> $1 / O$ Expansion Board | 12 K |  | 48 | $0 \sim 55$ | 5 | $125 \times 145 \times 17$ | $\mathbf{1 2 - 7}$ |
| PCA8507 | MELCS 85/2 Memory and Serial <br> $1 / O$ Expansion Board | 12 K | 1 <br> (serial) | $0 \sim 55$ | $12,5,-12$ | $125 \times 145 \times 17$ | $\mathbf{1 2 - \mathbf { 1 1 }}$ |  |
| PCA8540 G01 <br> PCA8540 G02 | MELCS 82/2 Video Display <br> Single-Board Computer | 256 | $4 K$ | 22 | $5 \sim 40$ | $5,-5$ | $125 \times 145 \times 20$ | $12-19$ |

Speech Synthesize Single-Board Computers

| PCA7002 G01 <br> PCA7002 G02 | MELCS $70 / 2$ Speech Synthesizer <br> Board | - | $8 K$ <br> $16 K$ | - | $0-55$ | $5,-5$ | $125 \times 145 \times 25$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PCA8520 G01 | MELCS $85 / 3$ Voice Generating <br> PCA8520 G02 | 256 | 16 K | 24 | $0 \sim 55$ | $5 .-5$ | $125 \times 145 \times 20$ |

## - Microcomputer Support Systems

| PCA0803 | MELCS 8/2 Program Checker | - | - | - | $0 \sim 55$ | 5 | $170 \times 200 \times 27$ | $13-\mathbf{3}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PC4000 | Debugging Machine | - | - | - | $10 \sim 40$ | AC 100 | $364 \times 257 \times 85$ | $13-5$ |
| PC7000 | Speech Synthesis Evaluation Unit | - | - | - | $10 \sim 40$ | AC100 | $390 \times 212 \times 73$ | $13-9$ |
| PC8500 | MELCS 85/1 Portable MiCrocom- <br> puter Console | - | - | - | $10 \sim 40$ | AC100 | $350 \times 370 \times 140$ | $13-11$ |
| PC9000 | Cross Assemble Machine | - | - | - | $10 \sim 40$ | AC100 | $500 \times 470 \times 287$ | $13-17$ |

Dedicated Board

| PCA4001 | Emulator Boad for M58840, M58841 | - | - | - | 10~40 | $\begin{gathered} \text { Supplied } \\ \text { from } \\ \text { PC } 4000 \end{gathered}$ | $210 \times 230 \times 20$ <br>  <br> $165 \times 105 \times 37$ | 13-20 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCA4003 | Emulator Board for M58843 | - | - | - | 10~40 |  |  | 13-22 |
| PCA4004 | Emulator Board for M58844 | - | - | - | 10~40 |  |  | 13-24 |
| PCA4005 | Emulator Board for M58845 | - | - | - | 10-40 |  |  | 13-26 |
| PCA4011 | Emulat or Board for M58494 | - | - | - | 10~40 |  |  | 13-28 |
| PCA4012 | Emulat or Board for M58496 | - | - | - | 10-40 |  |  | 13-30 |
| PCA4014 | Emulator Board for M58497 | - | - | - | 10~40 |  |  | 13-32 |
| PCA8400 | Emulator Board for MELPS 8-48 | - | - | - | 10~40 |  |  | 13-34 |
| PC4100 | M5L8748S Programming Adaptor | - | - | - | 10-40 |  |  | 13-36 |

## Evaluation Board

| PCA4301 | Evaluation Board for M58840. M58841 | - | - | - | $0 \sim 55$ | -15 | $125 \times 110 \times 20$ | $13-\mathbf{3 7}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PCA4303 | Evaluation Board for M58843 | - | - | - | $0-55$ | -15 | $125 \times 110 \times 20$ | $13-\mathbf{3 8}$ |
| PCA4304 | Evaluation Board for M58844 | - | - | - | $0 \sim 55$ | -15 | $125 \times 110 \times 20$ | $13-39$ |
| PCA4305 | Evaluation Board for M58845 | - | - | - | $0 \sim 55$ | -15 | $210 \times 230 \times 20$ | $13-40$ |
| PCA4101 | Evaluation Board for M58494 | - | - | - | $0 \sim 55$ | 5 | $150 \times 200 \times 20$ | $13-42$ |
| PCA4201 | Evaluation Board for M58496 | - | - | - | $0 \sim 55$ | 5 | $150 \times 200 \times 20$ | $13-\mathbf{- 4 4}$ |
| PCA4202 | Evaluation Board for M58497 | - | - | - | $0-55$ | 5 | $150 \times 200 \times 20$ | $13-46$ |
| PCA8402 | Evaluation Board for MELPS 8-48 | - | - | - | $0-55$ | 5 | $150 \times 58 \times 27$ | $13-48$ |


| Type | Structure | Function | Circuit function | Page |
| :---: | :---: | :---: | :---: | :---: |
| M50110XP | C. Al | Remo-con | 30-function remote-control transmitter | 11-3 |
| M50111 XP | C. Al | Remo-con | 120-function remote-control receiver | 11-9 |
| M50115XP | C. Al | Remo-con | 120-function remote-control transmitter | 11-3 |
| M50116 XP | C. Al | Remo-con | 120-function remote-control receiver | 11-9 |
| M50117 ${ }^{\text {PP }}$ | C. Al | Remo-con | 120-function remote-control receiver | 11-9 |
| M50121P | C. Al | Counter | 17-stage oscillator/divider | 11-35 |
| M50122P | C. AI | Counter | 17-stage oscillator/divider | 11-35 |
| M50250P | C. Al | Counter | Refrigerator counter | 11-15 |
| M50401P | C. Al | Clock | CMOS analog clock circuit | 11-19 |
| M50402P | C. Al | Clock | CMOS analog clock circuit | 11-19 |
| M50403P | C. AI | Clock | CMOS analog clock circuit | 11-19 |
| M50404P | C. AI | Clock | CMOS analog clock circuit | 11-19 |
| M50405P | C. Al | Clock | CMOS analog clock circuit | 11-19 |
| M54700P | B | ROM | 1024-bit ( 256 -word $\times 4$-bit) field-programmable ROM | 3-5 |
| M54700S |  |  | with open- collector |  |
| M54730P | B | PROM | 256-bit (32-word $\times 8$-bit) field-programmable ROM | $3-10$ |
| M54730S | B | PROM | with open-collector | -10 |
| M54740AP |  | PROM | 4096 -bit (1.024-word $\times 4$-bit) field-programmable ROM |  |
| M54740AS |  | PROM | with open-collector | $3-14$ |
| M54741AP |  | PROM | 4096-bit (1024-word $\times 4$-bit) field-programmable ROM | $3-14$ |
| M54741 AS | B, | 俍 | with 3-state |  |
| M58412P | C. AI | Clock | CMOS LCD degital alarm clock circuit | 11-23 |
| M58413P | C. Al | Clock | CMOS LCD digital alarm clock circuit | 11-23 |
| M58435P | C. Si | Clock | CMOS analog clock circuit | 11-31 |
| M58437-001 P | C. AI | Clock | CMOS analog clock circuit | 11-31 |
| M58478P | C, AI | Counter | 17-stage oscillatol/divider | 11-35 |
| M58479P | C. AI | Counter | CMOS counter/timer | 11-39 |
| M58480P | C. AI | Reme-con | 30-function remote-control transmitter | 11-43 |
| M58481P | C. Al | Remo-con | 30-function remote-control receiver | 11-47 |
| M58482P | C. AI | Counter | CMOS counter/timer | 11-39 |
| M58484P | C. AI | Remo-con | 30-function remote-control transmitter | 11-43 |
| M58485P | C. AI | Remo-con | 29-function remote-control receiver | 11-51 |
| M58486AP | C. Al | Counter | Voltage synthesizer | 11-55 |
| M58487AP | C, AI | Remo-con | 22-function remote-control receiver | 11-65 |
| M58494-XXXP | C. AI | CPU | Single-chip 4-bit CMOS microcomputer | 5-3 |
| M58496-XXXP | C. AI | CPU | Single-chip 4-bit CMOS microcomputer | 5-17 |
| M58497-XXXP | C. AI | CPU | Single-chip 4-bit CMOS microcomputer | 5-32 |
| M58653P | P. AI | EEPROM | 700-bit (50-word by 14-bit) electrically alterable ROM | 3-18 |
| M58725P | N Si ED | RAM | 16384-bit (2048-word $\times 8$-bit) static RAM | 2-3 |
| M58725P-15 | N, Si ED | RAM | 16384-bit (2048-word×8-bit) stave RAM | 2-3 |
| M58735-XXXP | N, Si | ROM | 32768-bit (4096-word×8-bit) mask-programmable ROM | 3-22 |
| M58817AP | P, AI, ED | Speech | Speech synthesizer | 10-3 |
| M58818-XXXP | P, AI, ED | Speech | 131072-bit phrase ROM | 10-13 |
| M58819S | P. AI, ED | Speech | EPROM interface | 10-19 |
| M58840-XXXP | P, AI, ED | CPU | Single-chip 4-bit microcomputer with 8-bit A/D converter | 4-2 |
| M58841-XXXSP | P, Al, ED | CPU | Single-chip 4-bit microcomputer with 8-bit A/D converter | 4-2 |
| M58842S | P, AI, ED | CPU | MELPS 4-system evaluation device | 4-13 |
| M58843-XXXP | P, AI, ED | CPU | Single-chip 4-bit microcomputer with 8-bit A/D converter | 4-18 |
| M58844-XXXSP | P, Al, ED | CPU | Single-chip 4-bit microcomputer with 8-bit A/D converter | 4-18 |
| M58845-XXXSP | P, AI, ED | CPU | Single-chip 4-bit microcomputer with 8-bit A/D converter | 4-29 |
| M58846-XXXSP | P, Al, ED | CPU | Single-chip 4-bit microcomputer | 4-41 |
| M58847-XXXSP | P, AI, ED | CPU | Single-chip 4-bit microcomputer | 4-53 |

MITSUBISHI LSIs
INDEX BY TYPE DESIGNATION

| Type | Structure | Function | Circuit function | Page |
| :---: | :---: | :---: | :---: | :---: |
| M68981 P-30 | C. Si | RAM | 4096-bit (1024-word $\times 4$-bit) CMOS static RAM | 2-9 |
| M58981P-45 |  |  |  |  |
| M58990 P | C. Si | 1/0 | 8-bit 8-channel A/D converter | 8-3 |
| M5C6847P-1 | N, Si, ED | 1/0 | Video display generator | 8-7 |
| M5G1400P | P. AI | EEPROM | 1400-bit (100-word $\times 14$-bit) electrically alterable ROM | 3-24 |
| M5K4116P.2 | N, Si | RAM | 16384-bit (16384-word×1-bit) dynamic RAM | 2-13 |
| M5K4116P-3 |  |  |  |  |
| M5K4164P-15 | N. Si | RAM | 65536-bit (65536-word $\times 1$-bit) dy namic RAM Pin $1(\overline{\mathrm{RFE}})$ function | 2-25 |
| M5K4164P-20 |  |  |  |  |
| M5K4164NP-15 | N, Si | RAM | 65536-bit ( 65536 -word $\times 1$-bit) dynamic RAM Pin 1 no connection | 2-41 |
| M5K4164NP-20 |  |  |  |  |
| M5K4164S-15 | N, Si | RAM | 65536-bit (65536-word $\times 1$-bit) dynamic RAM Pin 1 (REF) function | 2-55 |
| M5K4164S-20 |  |  |  |  |
| M5K4164NS-15 | N. Si | RAM | 65536-bit ( 65536 -word $\times 1$-bit) dynamic RAM Pin 1 no connection | 2-71 |
| M5K4164NS-20 |  |  |  |  |
| M5L2114LP | N. Si, ED | RAM | 4096-bit (1024-word $\times 4$-bit) static RAM | 2-85 |
| M5L2114LP-2 |  |  |  |  |
| M5L2114LP-3 |  |  |  |  |
| M5L2716K | N, Si, FA | EPROM | 16384-bit (2048-word $\times 8$-bit) erasable and electrically reprogrammable ROM | 3-28 |
| M5L2716K-65 |  |  |  |  |
| M5L2732K | N, Si, FA | EPROM | 32768-bit (4096-word $\times 8$-bit) erasable and electrically reprogrammable ROM | 3-32 |
| M5L2732K-6 |  |  |  |  |
| M5L2764K | N, Si, FA | EPROM | 65536 -bit ( 8192 -word $\times 8$-bit) erasable and electrically reprogrammable ROM | 3-36 |
| M5L2764K-2 |  |  |  |  |
| M5L2764K-3 |  |  |  |  |
| M6L8039P.6 | N. Si, ED | CPU | Single-chip 8-bit microcomputer | 6-25 |
| M6L8039P-8 |  |  |  |  |
| M6L8039P-11 |  |  |  |  |
| M5L8041 A-XXXP | N, Si, ED | 1/0 | Universal peripheral interface | 8-17 |
| M5L8048-XXXP | N, Si, ED | CPU | Single-chip 8-bit microcomputer | 6-21 |
| M6L8049-XXXP | N, Si, ED | CPU | Single-chip 8-bit microcomputer | 6-25 |
| M5L8049-XXXP-6 |  |  |  |  |
| M5L8049-XXXP-8 |  |  |  |  |
| M6L8085AP | N, Si, ED | CPU | 8-bit parallel CPU | 7-3 |
| M6L8085AS |  |  |  |  |
| M5L8086S | N, Si, ED | CPU | 16-bit parallel microprocessor | 9-3 |
| M5L8156P | N, Si, ED | 1/0 | 2048-bit static RAM with 1/O ports and timer (CE= low active) | 7-25 |
| M5L8156P | N, Si, ED | 1/0 | 2048-bit static RAM with 1/O ports and timer (CE=high active) | 7-33 |
| M6L8212P | B. S | 1/0 | 8-bit input/output port | 7-17 |
| M5L8216P | B, S | 1/0 | 4-bit parallel bidirectional bus driver (non invert outputs) | 7-21 |
| M5L8226P | B, S | 1/0 | 4-bit parallel bidirectional bus driver (invert outputs) | 7-21 |
| M5L8243P | N, Si, ED | 1/0 | Input/output expander | 6-37 |
| M5L8261 AP | N, Si, ED | 1/0 | Programmable communication interface | 8-41 |
| M6L8253P-5 | N, Si, ED | 1/0 | Programmable interval timer | 8-57 |
| M5L8256AP-5 | N, Si, ED | 1/0 | Programmable peripheral interface | 8-65 |
| M6L8257P-5 | N, Si, ED | 1/0 | Programmable DMA controller | 8-81 |
| M5L8259AP | N. Si, ED | 1/0 | Programmable interrupt controller | 8-91 |
| M5L82 79P-5 | N, Si, ED | 1/0 | Programmable keyboard/display interface | 8-105 |
| M5L8282P | B. S | 1/0 | 8 -bit latch ( $n$ on inverting) | 9-35 |
| M5L8283P | B. S | 1/0 | 8-bit latch (inverting) | 9-35 |
| MEL8284P | B, S | 1/0 | Clock generator and driver for $8086,8088,8089$ processors | 9-39 |
| M5L8286P | B, S | 1/0 | Octal bus transceiver (non inverting) | 9-46 |


| Type | Structure | Function | Circuit function | Page |
| :---: | :---: | :---: | :---: | :---: |
| M5L8287P | B, S | 1/0 | Octal bus transceiver (inverting) | 9-46 |
| M5L8288P | B. S | 1/0 | Bus controller for 8086, 8088, 8089 processors | 9-50 |
| M5L8748S | N, Si, ED | 1/0 | Single-chip 8-bit microcomputer with EPROM | 6-29 |
| M5T4044P-20 | N, Si, ED | RAM | 4096-bit (4096-word $\times 1$-bit) static RAM | 2-93 |
| M5T4044P-30 |  |  |  |  |
| M5T4044P-45 |  |  |  |  |
| M5W1791-02P | N. Si, ED | 1/0 | Floppy disk formatter/controller | 8-117 |

Note 1. $\mathrm{Al}=$ Aluminum gate $\quad \mathrm{B}=\mathrm{Bipolar}, \quad \mathrm{C}=\mathrm{CMOS}, \quad \mathrm{ED}=$ Enhancement depletion mode. $\quad \mathrm{FA}=\mathrm{FAMOS}$. $\mathrm{N}=\mathrm{N}$-channel. $\quad \mathrm{P}=\mathrm{P}$-channel, $\quad \mathrm{S}=$ Schottkey. $\quad \mathrm{Si}=$ Silicon gate
2. $\mathrm{CPU}=$ Central processing unit. $\quad \mathrm{I} / \mathrm{O}=$ input/output device.

PROM $=$ Programmable read-only memory.
RAM = Random-access memory. Remo-con=Remote controller, ROM=Read-only memory. Speech=Speech Synthesizer

| Type | Function | Page |
| :---: | :---: | :---: |
| PC4000 | Debugging Machine | 13-5 |
| PC4100 | M5L8748S programming adaptor | 13-36 |
| PC7000 | Speech synthesis evaluation unit | 13-9 |
| PC8500 | MELCS 85/1 portable microcomputer console | 13-11 |
| PC9000 | Cross assembler machine | 13-17 |
| PCA4001 | MELPS 4 dedicated board | 13-20 |
| PCA4003 | MELPS 4 dedicated board | 13-22 |
| PCA4004 | MELPS 4 dedicated board | 13-24 |
| PCA4005 | MELPS 4 dedicated board | 13-26 |
| PCA4011 | MELPS 41 dedicated board | 13-28 |
| PCA4012 | MELPS 42 dedicated board | 13-30 |
| PCA4014 | MELPS 42 dedicated board | 13-32 |
| PCA4101 | MELPS 41 evaluation board | 13-42 |
| PCA4201 | MELPS 42 evaluation board | 13-44 |
| PCA4 202 | MELPS 42 evaluation board | 13-46 |
| PCA4301 | MELPS 4 dedicated board | 13-37 |
| PCA4303 | MELPS 4 evaluation board | 13-38 |
| PCA4304 | MELPS 4 evaluation board | 13-39 |
| PCA4305 | MELPS 4 evaluation board | 13-40 |
| PCA7002G01 | MELCS 70/2 speech synthesizer single-board computer | 12-25 |
| PCAT002G02 |  |  |
| PCA8400 | MELPS 8-48 dedicated board | 13-34 |
| PCA8402 | MELPS 8-48 evaluation board | 13-48 |
| PCA8501G01 | MELCS 85/2 single-board computer | 12-3 |
| PCA8501G02 |  |  |
| PCA8506 | MELCS 85/2 memory and parallel 1/O expansion board | 12-7 |
| PCA8507 | MELCS $85 / 2$ memory and serial 1/O expansion board | 12-11 |
| PCA8520G01 | MELCS 85/3 voice generating single-board computer | 12-15 |
| PCA8520G02 |  |  |
| PCA8540G01 | MELCS 85/2 color TV display single-board computer | 12-19 |
| PCA8540G02 |  |  |


| Function | Mitsubishi Electric | Advanced Micro Devices | American Microsystems | Fairchild Semiconductor | Fujitsu | Hitachi | Intel | Intersil |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | M5L2114LP-2 |  |  |  | MB2114A-20L | HM472114A-2 | P2114L-2 |  |
|  | M5L2114LP-3 |  |  |  |  | HM472114A-3 | P2114L-3 |  |
|  | M5L2114LP |  |  |  |  | HM472114A-4 | P2114L |  |
|  | M5T4044P-20 |  |  |  | MB8144EL |  |  |  |
|  | M5T4044P-30 |  |  |  | MB8144NL |  |  |  |
|  | M5T4044P-45 |  |  |  |  |  |  |  |
|  | M58725P |  |  |  |  |  | 214812-20 |  |
|  | M58725P-15 |  |  |  | MB8128-15 |  | 21U812-15 |  |
|  | M5K4116P-2 |  |  |  |  |  |  |  |
|  | M5K4116P-3 | AM9016E |  |  |  |  |  |  |
|  | M5K4164P-15 |  |  |  |  |  |  |  |
|  | M5K4164P-20 |  |  |  |  |  |  |  |
|  | M5K4164NP-15 |  |  |  |  |  |  |  |
|  | M5K4164NP-20 |  |  |  |  |  |  |  |
|  | M5K4164S-15 |  |  |  | MB8265-15 |  |  |  |
|  | M5K4164S-20 |  |  |  | MB8265-20 |  |  |  |
|  | M5K4164NS-15 |  |  |  | MB8264-15 | HM4864-2 | C2164-15 |  |
|  | M5K4164NS-20 |  |  |  | MB8264-20 | HM4864-3 | C2164-20 |  |
| $\sum_{0}^{\infty} \sum_{0}^{0} \sum_{0}^{\infty} \sum_{\pi}^{\infty}$ | M5L5101LP-1 |  | S5101L-1 |  |  | HM435101-1 | P5101L-1 | IM6551 |
|  | M58981 P-30 |  |  |  |  | HM4334-3 |  |  |
|  | M58981 P-45 |  |  |  | MB8414E | HM4334-4 |  | IM6514 |
|  | M58735-XXXP |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| $\sum_{0}^{n}$ <br> 0 <br> 0 <br> 0 | M58653P |  |  |  |  |  |  |  |
|  | M5G1400P |  |  |  |  |  |  |  |
|  | M5L2716K |  |  |  | MB8516 | HN2716 | D2716 |  |
|  | M5L2716K-65 |  |  |  |  |  | D2716-6 |  |
|  | M5L2732K |  |  |  | MB8532-45 | HN462732 | D2732 |  |
|  | M 5L2732K-6 |  |  |  |  |  | D2732-6 |  |
|  | M5L2764K |  |  |  | MBM2764-25 | HN482764 | D2764 |  |
|  | M5L2764K-2 |  |  |  | MBM2764-20 |  | D2764-2 |  |
|  | M5L2764K-3 |  |  |  | MBM2764-30 | HN482764-3 | D2764-3 |  |
| $\begin{aligned} & \sum_{\substack{\infty \\ \underset{\sim}{\alpha} \\ \text { N }}} \end{aligned}$ | M54700P |  |  | 93417P |  |  |  |  |
|  | M54700S |  |  | 93417 D |  |  |  |  |
|  | M54730P |  |  |  |  |  |  |  |
|  | M54730S |  |  |  |  |  |  |  |
|  | M54740AP |  |  | 93452P |  |  |  |  |
|  | M54740AS |  |  | 93452D |  |  |  |  |
|  | M54741 AP |  |  | 93453P |  |  |  |  |
|  | M54741AS |  |  | 93453D |  |  |  |  |

MITSUBISHI LSIs GUIDE TO INTERCHANGEABILITY

| Monolithic <br> Memories | Mostek | Motorola <br> Semiconductor products | National Semiconductor | Nippon <br> Electric | Texas Instruments | Toshiba | Signetic |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MCM21L14-20P |  | $\mu$ PD2114LC-3 | TMS4045-20NL | TMM314AFL-1 |  |
|  |  | MCM21L14-30P |  | $\mu$ PD2114LC-1 | TMS4045-30NL | TMM314APL-3 |  |
|  |  | MCM21L 14-45P |  | $\mu$ PD2114LC | TMS4045-45NL | TMM314APL |  |
|  | . | MCM66L41-20P |  |  | TMS4044-20NL |  |  |
|  |  | MCM66L41-30P |  |  | TMS4044-30NL |  |  |
|  |  | MCM66L41-45P |  |  | TMS4044-45NL |  |  |
|  |  |  |  | $\mu$ PD4016C-2 | TMS4016 | TMM2016P-2 |  |
|  |  |  |  | $\mu$ PD4016C-3 |  | TMM2016P |  |
|  | MK4116-2 |  |  |  |  |  | 2690-2-N |
|  | MK4116-3 |  |  |  |  |  | 2690-3-N |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | MK-4164-15 | MCM6664-15JL |  |  |  |  |  |
|  | MK4164-20 | MCM6664-20JL |  |  |  |  |  |
|  | MK4564-15 | MCM6665-15JL |  | $\mu$ PD 4164D-3 | TMS4164-15 | TMM4164C-3 |  |
|  | MK4564-20 | MCM6665-20JL |  | $\mu$ PD4164D-2 | TMS4164-20 | TMM4164C-4 |  |
|  |  | MCM 145101-1P | NMC6551 | $\mu$ PD5101LC-1 |  | TC5501P |  |
|  |  |  |  | $\mu$ PD444C-1 |  |  |  |
|  |  |  | NMC6514 | $\mu \mathrm{PD} 444 \mathrm{C}$ |  | TC5514P |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  | $\mu$ PD2716D |  | TMM3230 |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  | $\mu \mathrm{PD} 2732 \mathrm{D}$ |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | TMM2764D |  |
|  |  |  |  |  |  | TMM2764D-2 |  |
|  |  |  |  |  |  |  |  |
| 6300 |  |  | DM 74S387N |  |  |  |  |
| 6300 D |  |  | DM74S387J |  |  |  |  |
| 6330 |  |  | DM74S 188N |  |  |  |  |
| 6330 D |  |  | DM74S 188J |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |


| Function | Mitsubishi Electric | Advanced Micro Devices | American Microsystems | Fairchild Semiconductor | Fujitsu | Hitachi | Intel |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{n}{\stackrel{n}{0}}$ | M5L8048-XXXP |  |  |  |  |  | P8048 |
|  | M5L8035LP |  |  |  |  |  | P8035L |
|  | M5L8049-XXXP |  |  |  |  |  | P8049 |
|  | M5L8049-XXXP-8 |  |  |  |  |  |  |
|  | M5L8049-XXXP-6 |  |  |  |  |  |  |
|  | M5L8039P-11 |  |  |  |  |  | P8039 |
|  | M5L8039P-8 |  |  |  |  |  |  |
|  | M5L8039P-6 |  |  |  |  |  | P8039-6 |
|  | M5L8748S |  |  |  |  |  | C8748 |
|  | M5L8085AP |  |  |  |  |  | P8085A |
|  | M5L8085AS | AM8085A |  |  |  |  | C8085A |
|  | M5L8086S |  |  |  |  |  | C8086 |
|  | M58990P |  |  |  |  |  |  |
|  | M5C6847P-1 |  |  |  |  |  |  |
|  | M5L8041A-XXXP |  |  |  |  |  | P8041A |
|  | M5L8155P |  |  |  |  |  | P8155 |
|  | M5L8156P |  |  |  |  |  | P8156 |
|  | M5L8212P | AM8212 |  |  | MB471 |  | P82 12 |
|  | M5L8216P | AM8216 |  |  |  |  | P8216 |
|  | M5L8226P | AM8226C |  |  |  |  | P8226 |
|  | M5L8243P |  |  |  |  |  | P8243 |
|  | M5L8251AP |  |  |  |  |  | P8251A |
|  | M5L8253P-5 |  |  |  |  |  | P8253-5 |
|  | M5L8255AP-5 |  |  |  |  |  | P8255A-5 |
|  | M5L8257P-5 |  |  |  |  |  | P8257-5 |
|  | M5L8259AP |  |  |  |  |  | P8259A |
|  | M5L8279P-5 |  |  |  |  |  | P8279P-5 |
|  | M5L8282P |  |  |  |  |  | P8282 |
|  | M5L8283P |  |  |  |  |  | P8283 |
|  | M5L8284P |  |  |  |  |  | P8284 |
|  | M5L8286P |  |  |  |  |  | P8286 |
|  | M5L8287P |  |  |  |  |  | P8287 |
|  | M5L8288P |  |  |  |  |  | P8288 |
|  | M5W1791-02P |  |  |  | MB8866 |  |  |


| Intersil | Monolithic <br> Memories | Mostek | Motorola Semiconductor products | National Semiconductor | Nippon <br> Electric | Texas Instruments | Toshiba | Signetics |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  | ADC0808CCN |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  | DP8212 | $\mu \mathrm{PB} 8212$ |  |  |  |
|  |  |  |  | DP 8216 |  |  |  |  |
|  |  |  |  | DP8226 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |


| Words | Bits/Word |  |  |
| :---: | :---: | :---: | :---: |
|  | 1 | 4 | 8 |
| 32 |  |  | $\begin{gathered} \text { PROM } \\ \text { M54730P, } \end{gathered}$ |
| 256 |  | RAM M5L5101LP-1 <br> PROM M54700 P, S |  |
| 1024 |  | RAM <br> M58981P-30 M58981P-45 M5L2114LP M5L2114LP-2 M5L2114LP-3 <br> PROM <br> M54740AP, S M54741 AP, S |  |
| 2048 |  |  | RAM <br> M58725P <br> M58725P-15 <br> EPROM <br> M5L2716K <br> M5L271 6K-65 |
| 4096 | RAM <br> M5T4044P-20 <br> M5T4044P-30 <br> M5T4044P-45 |  | ROM <br> M58735-XXXP <br> EPROM <br> M5L2732K <br> M5L2732K-6 |
| 8192 |  |  | EPROM M5L2764K M5L2764K-2 M5L2764K-3 |
| 16384 | RAM <br> M5K4116P-2 <br> M5K4116P-3 |  |  |
| 65536 | RAM <br> M5K4164P-15 <br> M5K4164P-20 <br> M5K4164NP-15 <br> M5K4164NP-20 <br> M5K4164S-15 <br> M5K4164S-20 <br> M5K4164NS-15 <br> M5K4164NS-20 |  |  |

## FUNCTION CODE

Mitsubishi integrated circuits may be ordered using the following simplified alphanumeric type-codes which define the function of the ICs and the package style.

## For Mitsubishi Original Products

Example:


## For Second Source Products

Example:


## PACKAGE CODE

Package style may be specified by using the following simplified alphanumeric code.


1: DIL without fin
2: Flat without fin
4: DIL without fin (improved)
48: Shrink DIL without fin
10: DIL without fin and with quartz lid



TYPE 16K1 16-PIN GLASS-SEALED CERAMIC DIL


TYPE 16P4 16-PIN MOLDED PLASTIC DIL







TYPE 24P1 24-PIN MOLDED PLASTIC DIL



TYPE 28P4 28-PIN MOLDED PLASTIC DIL



TYPE 40P1 40-PIN MOLDED PLASTIC DIL


TYPE 40P4B 40-PIN SHRINK MOLDED PLASTIC DIL




TYPE 42P1 42-PIN MOLDED PLASTIC DIL
UNIT: mm



TYPE 60P2 60-PIN MOLDED PLASTIC FLAT




TYPE 72P2 72-PIN MOLDED PLASTIC FLAT


## GENERAL

Semiconductor A material with resistivity usually in the range between metals and insulators, in which the electrical charge carrier concentration increases with increasing temperature range.
Extrinsic semiconductor A semiconductor with charge carrier concentration dependent upon impurities or other imperfections.
N -type semiconductor An extrinsic semiconductor in which the conduction electron density exceeds the mobile hole density.
P-type semiconductor An extrinsic semiconductor in which the mobile hole density exceeds the conduction electron density.
Junction A region of transition between semiconducting regions of different electrical properties.
PN junction $A$ junction between $P$ - and $N$-type semiconductor materials.
Depletion layer A region in which the mobile charge carrier density is insufficient to neutralize the net fixed charge density of donors and acceptors.
Breakdown (of a reverse-biased PN junction) A phenomenon, the initiation of which is observed as a transition from a state of dynamic resistance to a state of substantially lower dynamic resistance, for increasing the magnitude of a reverse current.
Semiconductor device A device whose essential characteristics are due to the flow of charge carriers within a semiconductor.
Reverse voltage The voltage across a junction or a diode when biased in the direction corresponding to the higher resistance.
Breakdown voltage The reverse voltage at which the reverse current through a junction becomes greater than a specified value.
Case temperature The temperature measured at a specified point on the case of a semiconductor device.
Storage temperature The temperature at which a semiconductor device is stored without any voltage applied.

## INTEGRATED CIRCUITS

Microelectronics The concept of the construction and use of highly miniaturized electronic circuits.
Microcircuit A microelectronic device, having a high equivalent circuit-element and/or component density, which is considered as a single unit.
Note: A microcircuit may be a microassembly or an integrated (micro) circuit.

Integrated circuit A circuit in which a number of circuit elements are inseparably associated and electrically inter-
connected, so that, for the purpose of specification, testing, commerce and maintenance, it is considered indivisible.

Note: For this defintion, a circuit element does not have an envelope or external connection and is not specified or sold as a separate item.

Integrated microcircuit A microcircuit in which a number of circuit elements are inseparably associated and electrically interconnected, so that, for the purpose of specification, testing, commerce and maintenance, it is considered indivisible.

Note 1: For this definition, a circuit element does not have an envelope or external connection and is not specified or sold as a separate ttem.
2. Where no misunderstanding is possible. the term integrated microcircuit may be abbreviated to integrated circuit.
3. Further qualifying terms may be used to describe the technique used in the manufacture of a specific integrated microcircuit.
Examples of the use of qualifying terms are:
semiconductor monolithic integrated circuit
semiconductor multichip integrated circuit
thin film integrated circuit
thick film integrated circuit
hybrid integrated circuit

Microassembly A microcircuit consisting of various components and/or integrated microcircuits which are constructed separately and which can be tested before being assembled and packaged.
Note 1: For this definition, a component has external connections and possibly an envelope as well. and it also can be specified and sold as a separate item.
2: Further qualifying terms may be used to describe the form of the components and/or the assembly techniques used in the construction of a specific microassembly
Examples of use of qualifying terms are.
semiconductor multichip microassembly
discrete component microassembly
Integrated electronics The art and technology of the design, fabrication and use of integrated circuits.
Worst-case conditions (for a single characteristic) The values of the applied conditions which are individually chosen from within a specified range and together produce the most unfavorable value for a considered characteristic.

Note: Worst-case conditions for different characteristics may be different.

## DIGITAL INTEGRATED CIRCUITS

Digital signal The variation with time of a physical quantity that is used for the transmission of information or for information processing, and that has a finite number of nonoverlapping ranges of values.
Note 1. The physical quantity may be voltage, or current, or impedance, etc.
2 For convenience, each range of values can be represented by a single value-e.g., the nominal value.

Binary signal A digital signal with only two possible ranges of values.

Note: For convenience, each range of values can be represented by a single valuee.g., the nominal value

Low range (of a binary signal) The range of least positive (most negative) levels of a binary signal.

Note: This range is often denoted by L-range, and any level in the range by 'L-level,

High range (of a binary signal) The range of most positive (least negative) levels of a binary signal.
Note: This range is often denoted by ' H -range. and any level in the range by ' H level.

Digital circuit A circuit which is designed to operate by means of digital signals at the input(s) and at the output(s).

Note 1: In this definition. it is understood that 'inputs' and 'outputs' exclude static power supplies
2: In some digital circuits-e.g., certain types of a stable circuits-the inputs need not exist.

Binary circuit A digital circuit designed to operate with binary signals.

Note: The pairs of ranges of values of the binary signals may be different at different terminals.
Input configuration (input pattern) (of a binary circuit) A combination of the L-levels and H -levels at the input terminals at a given instant.
Output configuration (output pattern) (of a binary circuit) A combination of the L-levels and H -levels at the output terminals at a given instant.

Note: When there is no possibility of ambiguity, the output configuration (output pattern) may be represented by the level (expressed as L-level or H-level) of the signal at a stated output terminal of the circuit (the reference output terminal).

Input terminal A terminal by means of which an applied signal may modify the output configuration (output pattern) of the circuit-either directly or indirectlyby modifying the ways in which the circuit reacts to signals at other terminals.
Combinatorial (digital) circuit A digital circuit in which there exists one, and only one, combination of the digital signals at the outputs for each possible combination of digital signals at the inputs.
Sequential (digital) circuit A digital circuit in which there exists at least one combination of the digital signals at the inputs for which there is more than one corresponding combination of the digital signals at the outputs.
Note: These combinations at the outputs are determined by previous history-e.g.
as a result of internal memory or delay.

Elementary combinatorial circuit A binary combinatorial (digital) circuit which has only one output terminal, and in which the output signal accepts the value occurring only once in the function if, and only if, the signals applied to all the input terminals are either all in the H -range or all in the L-range.
Note 1: Because the output signal value (occurring only once in the function table) can lie either in the H -range or in the L -range, there are four types of elementary combinatorial circuits.
According to the assignment of the signal values $L$ and $H$ to the binary values 0 and 1 of Boolean algebra, the following logic operations can be realized by means of the four types of elementary combinatorial circuits: AND. OR, NAND. NOR.
2: Nonelementary combinatorial circuits can be formed by combining elementary combinational-circuits or by combining elementary combinatorial circuits with inverters

Function table A representation of the necessary or possible relations between the values of the digital signals at the inputs and the outputs of a digital circuit, these values of the digital signals being indicated either by using electrical values directly or by stating the electrical significance of the symbols-e.g., $L$ and $H$ for binary circuits. Generally, every column indicates the values of the digital signals at an input or at an output of the digital circuit; every row indicates the combination of values of the digital signals at the input(s) and the resulting values of the digital signals at the output(s); whenever the value of the digital signal at an output is not determined, it should be indicated by a question mark; whenever the value of a digital signal at an input has no influence, it should be indicated by the symbol L/H or $X$.

Truth table (for a relation between digital variables) $A$ representation of the logic relationship between one or more independent digital variables and one or more dependent digital variables, by means of a table which, for each possible combination of the values of the independent variables, gives the appropriate values of the dependent variables.

Note: The distinction between 'function table' and 'truth table is fundamentally necessary, because the same digital circuit may fulfill several different logic operations, according to the arbitrary assignment of the values of the digital variables to the values of the digital electrical quantities.

Input loading factor (of a bipolar digital circuit) A factor which indicates the ratio of the input current of a specified input terminal of a digital circuit to the input current of a particular circuit which is chosen as a reference load.

Note: The reference load should preferably be chosen in such a way that the input loading factor becomes an integer.

Output loading capability (of a bipolar digital circuit) A factor which indicates the ratio of the maximum output current of a specified output terminal of a digital circuit to the input current of a particular circuit which is chosen as a reference load.

Note: The reference load should preferably be chosen in such a way that the output loading capability becomes an integer

Excitation An input configuration (input pattern), or change in input configuration (input pattern), that can cause the circuit to change its output configuration (output pattern), either directly, or in conjunction with an already existing state of preparedness; or put the circuit in a state of preparedness; or either cancel or modify an already existing state of preparedness.
Note 1: The repetition or reiteration of a given excitation will not necessarily produce the same effect:
2: In some cases an excitation can also maintain an output configuration (output pattern) which it could have produced.

Expander circuit An auxiliary circuit which can be used to expand the number of inputs of equal influence of an associated circuit without modifying the function of the associated circuit.
Binary inverter A binary circuit which has only one input terminal and one output terminal, and in which a signal value L (or H ) at the input produces a signal value H (or L ) at the output.
Function (sequential) matrix $A$ table having several inputs which gives the possible output configurations for each input configuration(s) and from which the output configuration(s) resulting from a transition from each individual input configuration to any other input configuration can be read directly.

Note: Where appropriate, a function (sequential) matrix may be completed by addi tional data or details concerning time conditions-e.g...transition times for the input levels. delay time, duration of the input configuration to produce a desired new output configuration.

## SEOUENTIAL CIRCUITS

Master-slave arrangement An arrangement of two bistable circuits such that one of them, called the 'slave,' reproduces the output configuration of the other circuit, called the 'master.' The transfer of information from the master to the slave is produced by means of an appropriate signal.
Register An arrangement of bistable circuits by means of which information may be accepted, stored and restituted.

Note: The register may form part of another memory and is of a specified capacity.

Shift Register A register that, by means of an appropriate control signal, can transfer information between consecutive bistable circuits with the sequence being preserved.
Counter A sequential circuit for storing numbers that permits such numbers to be incremented or decremented by a defined constant, including unity.

## TIME INTERVALS BETWEEN INPUT SIGNALS

Setup time ( $t_{\text {su }}$ ) (of a digital circuit) The time interval between the application of a signal which is maintained at a specified input terminal and a consecutive active transition at another specified input terminal.

Note 1: The setup time is measured between the instants at which the magnitudes of the two signals pass through specified values within the transition of the signal levels
2: The setup time is the actual time between two events and may be insufficient to accomplish the setup. A minimum value is specified which is the shortest interval for which correct operation of the digital circuit is guaranteed
3: The setup time may have a negative value, in which case the minimum limit for which correct operation of the digital circuit is guaranteed defines the longest interval between the active transition and the application of the other signal

Hold time ( $\mathbf{t}_{\mathrm{h}}$ ) (of a digital circuit) The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

Note 1: The hold time is measured between the instants at which the magnitudes of the two signals pass through specified values within the transitions of the signal levels
2: The hold time is the actual time between two events and may be insufficient to accomplish the intended result

A minimum value is specified which is the shortest interval for which correct operation of the digital circuit is guaranteed

3: The hold time may have a negative value, in which case the minimum limit for which correct operation of the digital circuit is guaranteed defines the longest interval between the change of the signal and the active transition

Resolution time ( $\mathbf{t}_{\text {res }}$ ) (of a digital circuit) The time interval between the cessation of one input pulse and the commencement of the next input pulse applied to the same input terminal.

Note 1: The resolution time is measured between the instants at which the magnitude of the input signal passes through specified values within the transitions of the signal levels
2. The resolution time is the actual time between two pulses and may be in sufficient to ensure that both pulses are recognized. A minimum value is specified which is the shortest interval for which correct operation of the digital circuit is guaranteed

## SWITCHING TIMES OF BINARY CIRCUITS

High-level to low-level (low-level to high-level) propagation time ( $\mathbf{t}_{\mathrm{PHL}}$ and $\mathbf{t}_{\text {PLH }}$ ) The time interval between specified reference points on the input and on the output pulses, when the output is going to the low (high) level and when the device is driven and loaded by typical devices of stated type.
Note: The mean value between the upper limit of the input low range and the lower limit of the input high range is generally used as the specified reference level.

High-level to low-level (low-level to high-level) delay time ( $\mathrm{t}_{\mathrm{DHL}}$ and $\mathrm{t}_{\mathrm{DLH}}$ ) The time interval between specified reference points on the input and on the output pulses, when the output is going to the low (high) level and when the device is driven and loaded by specified networks.
High-level to low-level (low-level to high-level) transition time $\left(\mathbf{t}_{\mathrm{THL}}\right.$ and $\left.\mathrm{t}_{\mathrm{TLH}}\right)$ The time interval between specified reference points on the edge of the output pulse when the output is going to the low (high) level and when a specified input signal is applied through a specified network and the output is loaded by another specified network.

## integrated circuit memories

Memory cell (memory element) The smallest subdivision of a memory into which a unit of data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.
Integrated circuit memory An integrated circuit consisting of memory cells (elements) and usually including associated circuits such as those for address selection, amplifiers, etc.
Read-only memory (ROM) A memory intended to be read only.

Note: Unless otherwise specified, the term 'read-only memory implies that the content is unalterable, and defined by its structure.

Fixed-programmed read-only memory A read-only memory in which the data contents of each cell (element) are determined during manufacture and are thereafter unalterable.
Mask-programmed read-only memory A fixed-programmed read-only memory in which the data contents of each cell (element) are determined during manufacture by the use of a mask.
Field-programmable read-only memory A read-only memory that, after being manufactured, can have the data content of each memory cell (element) altered.
Programmable read-only memory (PROM) A read-only memory that can have the data content of each memory cell (element) altered once only.

Reprogrammable read-only memory A read-only memory that can have the data content of each memory cell (element) altered more than once.
Read/write memory A memory in which each cell (element) may be selected by applying appropriate electrical input signals, and in which the stored data may be either: a) sensed at appropriate output terminals; or b) changed in response to other similar electrical input signals.
Static read/write memory A memory in which the data is retained in the absence of control signals.

Note 1: The words 'read/write' may be omitted from the term when no misunderstanding will result.
2: A static memory may use dynamic addressing or sensing circuits.

Dynamic read/write memory A memory in which the cells (elements) require the repetitive application of control signals in order to retain the data stored.

Note 1: The words 'read/write may be omitted from the term when no misunderstanding will result.
2: Such repetitive application of the control signals is normally called a refresh operation.
3. A dynamic memory may use static addressing or sensing circuits.

4: This definition applies whether the control signals are generated inside or outside the integrated circuit.

Volatile memory A memory whose data content is lost when the power supply is disconnected.
Random-access memory (RAM) A memory that permits access to any of its address locations in any desired sequence.

## MICROPROCESSOR INTEGRATED CIRCUITS

Microprocessor integrated circuit An integrated circuit
capable of:

1. Accepting coded instructions at one or more terminals.
2. Carrying out, in accordance with the instructions received, all of:
a. the acceptance of coded data for processing and/or storage;
b. arithmetic and logical operations on the input data together with any relevant data stored in the microprocessor integrated circuit;
c. the delivery of coded data.
3. Accepting and/or delivering signals controlling and/or describing the operation or state of the microprocessor integrated circuit.

Note: The instructions may be fed in, built in, or held in an internal store

Note: The definitions of terms described here are extracted from IEC publication 147-0. Some of the terms for integrated circuit memories and microprocessors are under consideration.

## 1. INTRODUCTION

A system of letter symbols to be used to represent the dynamic parameters of intergrated circuit memories and other sequential circuits especially for single-chip microcomputers, microprocessors and LSIs for peripheral circuits has been discussed internationally in the TC47 of the International Electrotechnical Committee (IEC). Finally the IEC has decided on the meeting of TC47 in February 1980 that this system of letter symbols will be a Central Office document and circulated to all countries to vote which means this system of letter symbols will be a international standard.

The system is applied in this LSI data book for the new products only. Future editions of this data book will be applied this system. The IEC document which describes "Letter symbols for dynamic parameters of sequential integrated circuits, including memories" is introduced below. In this data book, the dynamic parameters in the IEC document are applied to timing requirements and switching characteristics.

## 2. LETTER SYMBOLS

The system of letter symbols outlined in this document enables symbols to be generated for the dynamic parameters of complex sequential circuits, including memories, and also allows these symbols to be abbreviated to simple mnemonic symbols when no ambiguity is likely to arise.

### 2.1. General Form

The dynamic parameters are represented by a general symbol of the form:-
$t_{A(B C-D C) F}$
where :
Subscript A indicates the type of dynamic parameter being represented, for example; cycle time, setup time, enable time, etc.
Subscript B indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur first, that is, at the beginning of the time interval. If this event actually occurs last, that is, at the end of the time interval, the value of the time interval is negative.
Subscript C indicates the direction of the transition and/or the final state or level of the signal represented by B. When two letters are used, the initial state or level is also indicated.

Subscript D indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur last, that is, at the end of the time interval. If this event actually occurs first, that is, at the beginning of the time interval, the value of the time interval is negative.
Subscript E indicates the direction of the transition and/or the final state or level of the signal represented by D. When two letters are used, the initial state or level is also indicated.
Subscript $F$ indicates additional information such as mode of operation, test conditions, etc.
Note 1: Subscripts A to F may each consists of one or more letters.
2: Subscripts D and E are not used for transition times.
3: The " - " in the symbol (1) above is used to indicate "to"; hence the symbol represents the time interval from signal event B occuring to signal event $D$ occuring, and it is important to note that this convention is used for all dynamic parameters including hold times. Where no misunderstariding can occur the hyphen may be omitted.

### 2.2. Abbreviated Form

The general symbol given above may be abbreviated when no misunderstanding is likely to arise. For example to :

$$
t_{A(B-D)}
$$

or $t_{A}(B)$
or $\quad t_{A(D)} \quad-$ often used for hold times
or $\quad t_{A F} \quad-$ no brackets are used in this case
or $\quad t_{A}$
or $\quad t_{B C-D E}-$ often used for unclassified time intervals

### 2.3. Allocation of Subscripts

In allocating letter symbols for the subscripts, the most commonly used subscripts are given single letters where practicable and those less commonly used are designated by up to three letters. As far as possible, some form of mnemonic representation is used. Longer letter symbols may be used for specialised signals or terminals if this aids understanding.

## 3. SUBSCRIPT A

## (For Type of Dynamic Parameter)

The subscript. A represents the type of dynamic parameter to be designated by the symbol and, for memories, the parameters may be divided into two classes:
a) those that are timing requirements for the memory and
b) those that are characteristics of the memory. The letter symbols so far proposed for memory circuits are listed in sub-clauses 3.1 and 3.2 below.
All subscripts A should be in lower-case.

### 3.1. Timing Requirements

The letter symbols for the timing requirements of semiconductor memories are as follows :

| Term | Subscript |
| :--- | :---: |
| Cycle time | c |
| Time interval between two signal events | d |
| Fall time | f |
| Hold time | h |
| Precharging time | pc |
| Rise time | r |
| Recovery time | rec |
| Refresh time interval | rf |
| Setup time | su |
| Transition time | t |
| Pulse duration (width) | w |

### 3.2. Characteristics

The letter symbols for the dynamic characteristics of semiconductor memories are as follows:

| Characteristic | Subscript |
| :--- | :--- |
| Access time | a |
| Disable time | dis |
| Enable time | en |
| Propagation time | p |
| Recovery time | rec |
| Transition time | t |
| Valid time | v |
| Note: Recovery time for use as a characteristic is limited to sense recovery time. |  |

## 4. SUBSCRIPTS B AND D

 (For Signal Name or Terminal Name)The letter symbols for the signal name or the name of the terminal are as given below.
All subscripts $B$ and $D$ should be in upper-case.

| Signal or terminal | Subscript |
| :--- | :---: |
| Address | A |
| Clock | C |
| Column address | CA |
| Column address strobe | CAS |
| Data input | D |
| Data input/output | DQ |
| Chip enable | E |


| Erasure | ER |
| :--- | :--- |
| Output enable | G |
| Program | PR |
| Data output | Q |
| Read | R |
| Row address | RA |
| Row address strobe | RAS |
| Refresh | RF |
| Read/Write | RW |
| Chip select | S |
| Write (write enable) | W |

Note 1: In the letter symbols for time intervals, bars over the subscripts, for example CAS, should not be used.
2: It should be noted, when further letter symbols are chosen, that the subscript should not end with H, K, V, X, or Z. (See clause 5)
3: If the same terminal, or signal, can be used for two functions (for example Data input/output, ReadNrite) the waveform should be labelled with the dual function, if appropriate, but the symbols for the dynamic parameters should include only that part of the subscript relevant to the parameter.

## 5. SUBSCRIPTS C AND E (For Transition of Signal)

The following symbols are used to represent the level or state of a signal :

## Transition of signal

Subscript
High logic level H
Low logic level L
Valid steady-state level (either low or high) V
Unknown, changing, or 'don't care' level X
High-impedance state of three-state output Z
The direction of transition is expressed by two letters, the direction being from the state represented by the first letter to that represented by the second letter, with the letters being as given above.
When no misunderstanding can occur, the first letter may be omitted to give an abbreviated symbol for subscripts C and E as indicated below.
All subscripts $C$ and $E$ should be in upper-case.
Subscript
Examples
Full Abbreviated
Transition from high level to low level

HL L
Transition from low level to high level

LH H
Transition from unknown or changing state to valid state

XV V
Transition from valid state to unknown or changing state VX X
Transition from high-impedance state to valid state

ZV V
Note: Since subscripts $C$ and $E$ may be abbreviated, and since subscripts $B$ and $D$ may contain an indeterminate number of letters, it is necessary to put the restriction on the subscripts $B$ and $D$ that they should not end with $H, L$, $V, X$, or $Z$, so as to avoid possible confusion.

## 6. SUBSCRIPT F (For Additional Information)

If necessary, subscript $F$ is used to represent any additional qualification of the parameter such as mode of operation, test conditions, etc. The letter symbols for subscript $F$ are given below.
Subscript $F$ should be in upper-case.

| Modes of operation | Subscript |
| :--- | :--- |
| Power-down | PD |
| Page-mode read | PGR |
| Page-mode write | PGW |
| Read | R |
| Refresh | RF |
| Read-modify-write | RMW |
| Read-write | RW |
| Write | W |

## FOR DIGITAL INTEGRATED CIRCUITS

| New symbol | Former symbol | Parameter-definition |
| :---: | :---: | :---: |
| $\mathrm{C}_{1}$ |  | Input capacitance |
| $\mathrm{C}_{0}$ |  | Output capacitance |
| $\mathrm{C}_{\mathrm{i} / \mathrm{o}}$ |  | Input/output terminal capacitance |
| $\mathrm{Ci}_{\mathrm{i}}(\boldsymbol{\text { g }}$ |  | Input capacitance of clock input |
| f |  | Frequency |
| ${ }^{\mathrm{f}}(\phi)$ |  | Clock frequency |
| 1 |  | Current-the current into an integrated circuit terminal is defined as a positive value and the current out of a terminal is defined as a negative value |
| $I_{\text {BB }}$ |  | Supply current from $\mathrm{V}_{B B}$ |
| $\mathrm{I}_{\mathrm{BB}}(\mathrm{AV})$ |  | Average supply current from $\mathrm{V}_{\mathrm{BB}}$ |
| I CC |  | Supply current from Vcc |
| $\operatorname{ICC}(A V)$ |  | Avarage supply current from Vcc |
| $\operatorname{lcC(PD)}$ |  | Power-down supply current from Vcc |
| IDD |  | Supply current from $V_{\text {DD }}$ |
| $\operatorname{IDD}$ (AV) |  | Average supply current from $V_{\text {DD }}$ |
| IGG |  | Supply current from $\mathrm{V}_{\mathrm{GG}}$ |
| $I_{G G(A V)}$ |  | Average supply current from $\mathrm{V}_{\mathrm{GG}}$ |
| 11 |  | Input current |
| $\mathrm{IIH}_{\text {I }}$ |  | High-level input current-the value of the input current when $\mathrm{V}_{\mathrm{OH}}$ is applied to the input considered |
| IIL |  | Low-level input current-the value of the input current when $\mathrm{V}_{\text {OL }}$ is applied to the input considered |
| 1 OH |  | High-level output current-the value of the output current when $\mathrm{V}_{\mathrm{OH}}$ is applied to the output considered |
| IOL |  | Low-level output current-the value of the output current when $\mathrm{V}_{\mathrm{OL}}$ is applied to the output considered |
| Ioz |  | Off-state (high-impedance state) output current-the current into an output having a three-state capability with input condition so applied that it will establish according to the product specification, the off (high-impedance) state at the output |
| IOZH |  | . Off-state (high-impedance state) output current, with high-level voltage applied to the output |
| lozl |  | Off-state (high-impedance state) output current, with low-level voltage applied to the output |
| los |  | Short-circuit output current |
| Iss |  | Supply current from $\mathrm{V}_{\text {SS }}$ |
| Pd |  | Power dissipation |
| NEW |  | Number of erase/write cycles |
| $N_{\text {RA }}$ |  | Number of read access unrefreshed |
| $\mathrm{R}_{\mathrm{i}}$ |  | Input resistance |
| $\mathrm{R}_{\mathrm{L}}$ |  | External load resistance |
| R OFF |  | Off-state output resistance |
| RON |  | On-state output resistance |
| $t_{a}$ |  | Access time-the time interval between the application of a specified input pulse during a read cycle and the availability of valid data signal at an output |
| $t_{a}(A)$ | $\mathrm{ta}_{\mathrm{a}}^{(A D)}$ | Address access time-the time interval between the application of an address input pulse and the availability of valid data signals at an output |
| $t a(C A S)$ |  | Column address strobe access time |
| $\mathrm{t}_{\mathrm{a} \text { (E) }}$ | $\mathrm{ta}_{\text {( }}^{\text {(CE) }}$ | Chip enable access time |
| $t_{\text {(G) }}$ | ta (OE) | Output enable access time |
| $t_{\text {a (PR) }}$ |  | Data access time after program |
| $t_{\text {a (RAS })}$ |  | Row address strobe access time |
| $t_{\text {a }}(\mathrm{s})$ | ta(cs) | Chip select access time |
| $t_{c}$ |  | Cycle time |
| $\mathrm{t}_{\mathrm{CR}}$ | $t_{C(R D)}$ | Read cycle time-the time interval between the start of a read cylce and the start of the next cycle |
| $t_{\text {cRF }}$ | $t_{\text {C (REF) }}$ | Refresh cycle time-the time interval between successive signals that are intended to restore the level in a dynamic memory cell to its original level |
| $t_{\text {CPG }}$ | $t_{C(P G)}$ | Page-mode cycle time |
| $t_{\text {CRMW }}$ | $\mathrm{t}_{\mathrm{C} \text { (RMR) }}$ | Read-modify-write cycle time-the time interval between teh start of a cycle in which the memory is read and new data is entered, and the start of the next cycle |
| $t_{\text {c }}$ | $t_{C}(W R)$ | Write cycle time-the time interval between the start of a write cycle and the start of the next cycle |


| New symbol | Former symbol | Parameter-definition |
| :---: | :---: | :---: |
| $t_{d}$ |  | Delay time-the time between the specified reference points on two pulses |
| $\mathrm{t}_{\mathrm{d}(\phi)}$ |  | Delay time between clock pulses-e.g., symbology, delay time, clock 1 to clock 2 or clock 2 to clock 1 |
| $\mathrm{t}_{\mathrm{d} \text { (CAS-RAS) }}$ |  | Delay time, column address strobe to row address strobe |
| $t_{d}($ CAS $-W)$ | $t_{d}$ (CAS-WR) | Delay time, column address strobe to write |
| $t_{d}$ (RAS-CAS) |  | Delay time, row address strobe to column address strobe |
| $t_{d}$ (RAS-W) | $t_{d}$ (RAS-WR) | Delay time, row address strobe to write |
| $t_{\text {dis ( }}^{\text {( }}$-Q) | $t_{\text {dis }}(R-D A)$ | Output disable time after read |
| $t_{\text {dis }}(\mathrm{s})$ | $t_{\text {PXZ }}(C S)$ | Output disable time after chip select |
| $t_{\text {dis }}(\mathrm{w})$ | tPXZ(WR) | Output disable time after write |
| tDHL |  | High-level to low-level delay time \} the time interval between specified reference points on the input and on the output pulses, when the |
| $t_{\text {DLH }}$ |  | Low-level to high-level delay time output is going to the low (high) level and when the device is driven and loaded by specified networks. |
| $\operatorname{ten}(\mathrm{A}-\mathrm{Q})$ | $t \mathrm{PZV}(\mathrm{A}-\mathrm{DQ})$ | Output enable time after address |
| $t$ en ( $R-Q$ ) | $t \mathrm{PZV}(\mathrm{R}-\mathrm{DQ})$ | Output enable time after read |
| $\operatorname{ten}(S-Q)$ | $\mathrm{t}_{\mathrm{PZX}}(\mathrm{CS-DQ})$ | Output enable time after chip select |
| $\mathrm{t}_{\mathrm{f}}$ |  | Fall time |
| $t_{h}$ |  | Hold time-the interval time during which a signal at a specified input terminal after an active transition occurs at another specified input terminal |
| $t h t h(A)$ | th(AD) | Address hold time |
| $\operatorname{th}(A-E)$ | th ( $A D-C E$ ) | Chip enable hold time after address |
| th (A-PR) | th(AD-PRO) | Program hold time after address |
| $t h$ (CAS-CA) |  | Column address hold time after column address strobe |
| th (CAS-D) | th (CAS-DA) | Data-in hold time after column address strobe |
| th (CAS-Q) | th (cas-out) | Data-out hold time after column address strobe |
| th (CAS-RAS) |  | Row address strobe hold time after column address strobe |
| $t h$ (CAS-W) | $t h$ (CAS-WR) | Write hold time after column address strobe |
| $t h(D)$ | th( DA ) | Data-in hold time |
| th ( $\mathrm{D}-\mathrm{PR}$ ) | th (DA-PRO) | Program hold time after data-in |
| $t h t h(E)^{\text {( }}$ | th (CE) | Chip enable hold time |
| $t_{\text {h ( }}(\mathrm{E}-\mathrm{D})$ | th (CE-DA) | Data-in hold time after chip enable |
| th (E-G) | th (CE-OE) | Output enable hold time after chip enable |
| th (R) | th (RD) | Read hold time |
| th(RAS-CA) |  | Column address hold time after row address strobe |
| $t h$ (RAS-CAS) |  | Column address strobe hold time after row address strobe |
| th (RAS-D) | $t_{\text {h (RAS-DA) }}$ | Data-in hold time after row address strobe |
| $t h$ (RAS-W) | th (RAS-WR) | Write hold time after row address strobe |
| $\operatorname{th}(\mathrm{s})$ | th (CS) | Chip select hold time |
| $t h(w)$ | th (WR) | Write hold time |
| $t h$ (w-CAS) | th( WR-CAS) | Column address strobe hold time after write |
| $t h(w-D)$ | $\operatorname{th}(W R-D A)$ | Data-in hold time after write |
| $t_{n}(W-R A S)$ | th(wR-RAS) | Row address hold time after write |
| $t_{\text {PHL }}$ $t_{\text {PLH }}$ $t_{r}$ |  | $\qquad$ the time interval between specified reference points on the input and on the output pulses when the output is going to the low (high) level and when the device is driven and loaded by typical devices of stated type <br> Rise time |
| $t_{\text {rec }}(\mathrm{w})$ | $\mathrm{t}_{\mathrm{wr}}$ | Write recovery time-the time interval between the termination of a write pulse and the initiation of a new cycle |
| trec (PD) | $\mathrm{t}_{\mathrm{R} \text { (PD) }}$ | Power-down recovery time |
| $\mathrm{t}_{\text {su }}$ |  | Setup time-the time interval between the application of a signal which is maintained at a speciifed input terminal and a consecutive active tarnsition at another specified input terminal |
| $\mathrm{tsu}_{\text {( }}$ ) | $\mathrm{t}_{\text {Su ( } A D)}$ | Address setup time |
| $t \mathrm{su}(\mathrm{A}-\mathrm{E})$ | $\mathrm{t}_{\text {SU ( }}(\mathrm{AD}-\mathrm{CE}$ ) | Chip enable setup time before address |
| $t_{\text {su }}(A-W)$ | $\mathrm{t}_{\text {Su }}(A D-W R)$ | Write setup time before address |
| $t_{\text {su (CA-RAS) }}$ |  | Row address strobe setup time before column address |


| New symbol | Former symbol | Parameter-definition |
| :---: | :---: | :---: |
| $\mathrm{tsu}_{\text {( }}$ ) | $t_{\text {su ( }}$ ( $A_{\text {a }}$ | Data-in setup time |
| $t_{\text {su }}$ ( $D-E$ ) | $t_{\text {Su ( }}^{\text {( } A-C E) ~}$ | Chip enable setup time before data-in |
| $t_{\text {su }}(\mathrm{D}-\mathrm{W})$ | tsu(DA-WR) | Write setup time before data-in |
| tsu(E) | $\mathrm{t}_{\text {su }}(\mathrm{CE})$ | Chip enable setup time |
| $\mathrm{t}_{\text {Su }}(\mathrm{E}-\mathrm{P}$ ) | $\mathrm{t}_{\text {Su }}(\mathrm{CE}-\mathrm{P}$ ) | Precharge setup time before chip enable |
| $t_{\text {su }}(\mathrm{G}-\mathrm{E})$ | $\mathrm{t}_{\text {su }}$ ( OE-CE) | Chip enable setup time before output enable |
| $t_{\text {su }}(P-E)$ | $\mathrm{t}_{\text {su }}(\mathrm{P}-\mathrm{CE})$ | Chip enable setup time before precharge |
| $t_{\text {su ( }}^{\text {( }}$ ( ${ }^{\text {P }}$ |  | Power-down setup time |
| $\left.\mathrm{t}_{\text {su ( }} \mathrm{R}\right)$ | $t_{\text {Su ( } R D)}$ | Read setup time |
| $t_{\text {su (R-CAS }}$ | $t_{\text {su (RA-CAS) }}$ | Column address strobe setup time before read |
| tsu (RA-CAS) |  | Column address strobe setup time before row address |
| $\mathrm{t}_{\text {su }}(\mathrm{S})$ | $t_{\text {su }}(\mathrm{CS})$ | Chip select setup time |
| tsu (s-w) | tsu(cs-wR) | Write setup time before chip select |
| $t_{\text {su }}(\mathrm{w})$ | $t_{\text {su }}(W R)$ | Write setup time |
| $t_{\text {THL }}$ <br> $t_{\text {TLH }}$ |  |  <br> the time interval between specified reference points on the edge of the output pulse when the output is going to the low (high) level and when a specified input signal is applied through a specified network and the output is loaded by another specified network |
| $t_{V}(\mathrm{~A})$ | $t_{d v}(A D)$ | Data valid time after address. |
| $t_{v}(E)$ | $t_{d v}$ (CE) | Data valid time after chip enable |
| $\mathrm{t}_{\mathrm{V} \text { (E) } \mathrm{PR}}$ | $\mathrm{t}_{\mathrm{v} \text { (CE) PR }}$ | Data valid time after chip enable in program mode |
| $t_{V}(G)$ | $\mathrm{t}_{\mathrm{v} \text { (OE) }}$ | Data valid time after output enable |
| $t_{V}$ (PR) |  | Data valid time after program |
| $t_{v}(S)$ | $t_{v(c s)}$ | Data valid time after chip select |
| $t_{w}$ |  | Pulse width (pulse duration) the time interval between specified reference points on the leading and training edges of the waveforms |
| $t_{w(E)}$ | $t_{w(C E)}$ | Chip enable pulse width |
| $\mathrm{t}_{\mathrm{w} \text { (EH) }}$ | $t_{\text {w (CEH) }}$ | Chip enable high pulse width |
| $t_{w}$ (EL) | $t_{w(E L)}$ | Chip enable low pulse width |
| $t_{w(P R)}$ |  | Program pulse width |
| $t_{w(R)}$ | $t_{\text {w (RD) }}$ | Read pulse width |
| $t_{w(S)}$ | $t_{w(C S)}$ | Chip select pulse width |
| $t_{w(w)}$ | $t_{w(W R)}$ | Wrtie pulse width |
| $\mathrm{t}_{\mathrm{W}(\phi)}$ |  | Clock pulse width |
| Ta |  | Ambient temperature |
| Topr |  | Operating temperature |
| Tstg |  | Storage temperature |
| $V_{B B}$ |  | $V_{B B}$ supply voltage |
| $V_{C C}$ |  | $V_{\text {CC }}$ supply voltage |
| $V_{\text {DD }}$ |  | $V_{D D}$ supply voltage |
| $V_{G G}$ |  | $V_{\text {GG }}$ supply voltage |
| $V_{1}$ |  | Input voltage |
| $\mathrm{V}_{\mathrm{H}}$ |  | High-level input voltage-the vatue of the permitted high-state voltage at the input |
| $V_{\text {IL }}$ |  | Low-level input voltage--the value of the permitted low-state voltage at the input |
| $\mathrm{V}_{0}$ |  | Output voltage |
| VOH |  | High-level output voltage-the value of the guaranteed high-state voltage range at the output |
| $\mathrm{V}_{\mathrm{OL}}$ |  | Low-level output voltage-the value of the guaranteed low-state voltage range at the output |
| $\mathrm{V}_{\text {SS }}$ |  | $V_{\text {SS }}$ supply voltage |

## 1. PLANNING

In recent years, advances in integrated circuits have been rapid, with increasing density and speed accompanied by decreasing cost. Because of these advances, it is now practical and economically justifiable to use these devices in systems of greater complexity and in which they were previously considered too expensive. All of these advances add up to increased demand.

We at Mitsubishi foresaw this increased demand and organized our production facilities to meet it. We also realized that simply increasing production to meet the demand was not enough and that positive steps would have to be taken to assure the reliability of our products.

This realization resulted in development of our Quality Assurance System. The system has resulted in improved products, and Mitsubishi is able to supply its customers' needs with ICs of high reliability and stable quality. This system is the key to future planning for improved design, production and quality assurance.

## 2. QUALITY ASSURANCE SYSTEM

The Quality Assurance System imposes quality controls on Mitsubishi products from the initial conception of a new product to the final delivery of the product to the customer. A diagram of the total system is shown in Fig. 1. For ease of understanding, the system is divided into three stages.

### 2.1 Quality Assurance in the Design Stage

The characteristics of the breadboard devices are carefully checked to assure that all specifications are met. Standard integrated circuits and high-quality discrete components are used. During the design stage, extensive use is made of a sophisticated CAD program, which is updated to always include the latest state-of-the-art techniques.

### 2.2 Quality Assurance in the LimitedManufacturing Stage

Rigid controls are maintained on the environment, incoming material and manufacturing equipment such as tools and test equipment. The products and materials used are subjected to stringent tests and inspections as they are manufactured. Wafer production is closely monitored.

Finally, a tough quality assurance test and inspection is made before the product is released for delivery to a customer. This final test includes a complete visual inspection and electrical characteristics tests. A sampling technique is used to conduct tests under severe operating conditions to assure that the products meet reliability specifications.

### 2.3 Quality Assurance in the Full Production Stage

 Full production of a product is not started until it has been confirmed that it can be manufactured to meet quality and reliability specifications. The controls, tests and inspectionprocedures developed in $\S 2.2$ are continued. The closest monitoring assures that they are complied with.

## 3. RELIABILITY CONTROL

### 3.1 Reliability Tests

The newly established Reliability Center for Electronic Components of Japan has established a qualification system for electronic components. Reliability test methods and procedures are developed to mainly meet MIL-STD-883 and JIS C 7022 specifications. Details of typical tests used on Mitsubishi ICs are shown in Table 1.
Table 1 Typical reliability test items and conditions

| Group | Item | Test condition |
| :---: | :---: | :---: |
| 1 | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { High temperature } \\ \text { operating life } \end{array} \\ \hline \end{array}$ | Maximum operating ambient temperature 1000h |
|  | High temperature storage life | Maximum storage temperature $\quad 1000 \mathrm{~h}$ |
|  | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Humidity (steady } \\ \text { state) life } \end{array} \\ \hline \end{array}$ | $65^{\circ} \mathrm{C} 95 \% \mathrm{RH}$ |
| 2 | Soldering heat | $260^{\circ} \mathrm{C} 10 \mathrm{~s}$ |
|  | Thermal shock | O $\sim 100^{\circ} \mathrm{C} 15$ cycles. $10 \mathrm{~min} /$ cycle |
|  | Temperature cycle | Minimum to maximum storage temperature. 10 cycles of 1 h /cycle |
| 3 | Soldering | $230^{\circ} \mathrm{C}, 5 \mathrm{~s}$. use rosin flux |
|  | Lead integrity | Tension: 340 g 30 s <br> Bending stress: $225 \mathrm{~g}, \pm 30^{\circ} .3$ times |
|  | Vibration | 20G, X. Y. $Z$ each direction. 4 times $100 \sim 2000 \mathrm{~Hz}-4 \mathrm{~min} /$ cycle |
|  | Shock | 1500G, 0.5ms in $X_{1}, Y_{1}$ and $Z_{1}$ direction, 5 times. |
|  | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Constant } \\ \text { acceleration } \end{array} \\ \hline \end{array}$ | 20000G. $Y_{1}$ direction, 1 min |

### 3.2 Failure Analysis

Devices that have failed during reliability or acceleration tests are analyzed to determine the cause of failure. This information is fed back to the process engineering section and manufacturing section so that improvements can be made to increase reliability. A summary of failure analysis procedures is shown in Table 2.
Table 2 Summary of failure analysis procedures

| Step | Description |
| :---: | :---: |
| 1. External examination | O Inspection of leads. plating. soldering and welding <br> O Inspection of materials, sealing, package and marking <br> o Visual inspection of other itemsoof the specifications <br> O Use of stereo microscopes, metallurgical microscopes, X-ray photographic equipment, fine leakage and gross leakage testers in the examination |
| 2. Electrical tests | - Checking for open circuits. short circuits and parametric degradation by electrical parameter measurement <br> - Observation of characteristics by a synchroscope or a curve tracer and checking of important physical characteristics by electrical characteristics <br> O Stress tests such as environmental or life tests, if required |
| 3. Internal examination | O Removal of the cover of the device, the optical inspection of the internal structure of the device Checking of the silicon chip surface Measurement of electrical characteristics by probes. <br> if applicable Use of SEM. XMA and infrared microscanner if required |
| 4. Chip analysis | - Use of metallurgical analysis techniques to supplement analysis of the internal examination <br> - Slicing for cross-sectional inspection <br> O Analysis of oxide film defects <br> O Analysis of diffusion defects |

## QUALITY ASSURANCE AND RELIABILITY TESTING

Fig. 1 Quality assurance system


## 4. TYPICAL RESULTS OF RELIABILITY TESTS AND FAILURE ANALYSES

### 4.1 Results of Reliability Test

Formerly, sufficient reliability for memory MOS LSIs was obtained by using metal-sealed ceramic packages, but with the development of high-reliability plastic molding technology, production has been shifted to plastic molded memory MOS LSIs.

The following tests are performed:

1. Operating life test: Durability is tested at high temperature under operating state conditions by applying clock pulse inputs as shown in Fig. 2.
2. DC biased test: Durability is tested at high temperature biasing DC voltage, as shown in Fig. 3 .
3. High temperature storage: The durability of devices stored at high temperatures is tested.
Typical results of memory MOS LSI life tests are shown in Table 3. The failure rate computed from this reliability data using an appropriate acceleration factor is 0.1 FIT or less ( $1 \mathrm{FIT}=10^{-9} /$ hour) per bit, about the same as, or less than, for core memories.



Fig. 3 DC biased test procedure (for M5L 2114 LP 4K-bit static RAM)

## QUALITY ASSURANCE AND RELIABILTY TESTING

Table 3 Examples of Endurance Tést Results

| Type No. | Package | Test category |  | $\begin{gathered} \hline \text { Number } \\ \text { of } \\ \text { samples } \end{gathered}$ | Component hours | $\begin{aligned} & \text { Number } \\ & \text { of } \\ & \text { failures } \end{aligned}$ | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M5K 4164S | 16-pin metal-seald ceramic DIL | Operating life | $125^{\circ} \mathrm{C}$ | 350 | 350,000 | 1 | Functional failure |
|  |  | High-temperature storage | $150^{\circ} \mathrm{C}$ | 150 | 150,000 | 0 |  |
| M5K 4116P | 16-pin plastic - molded DIL | Operating life | $125^{\circ} \mathrm{C}$ | 334 | 334,000 | 0 |  |
|  |  | DC biased | $125^{\circ} \mathrm{C}$ | 88 | 132,000 | 0 |  |
|  |  | High-temperature storage | $150^{\circ} \mathrm{C}$ | 132 | 132,000 | 0 |  |
| M58725P | 24-pin plastic - moldedDIL | Operating life | $125^{\circ} \mathrm{C}$ | 114 | 114,000 | 0 |  |
|  |  | High-temperature storage | $150^{\circ} \mathrm{C}$ | 38 | 38.000 | 0 |  |
| M5L 2114LP | $\begin{aligned} & \text { 18-pin plastic-molded } \\ & \text { DIL } \end{aligned}$ | Operating life | $125^{\circ} \mathrm{C}$ | 176 | 198,000 | 0 |  |
|  |  | DC biased | $125^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  |  | High-temperature storage | $150^{\circ} \mathrm{C}$ | 88 | 132,000 | 0 |  |
| M58981P | $\begin{aligned} & \text { 18-pin plastic - molded } \\ & \text { DIL } \end{aligned}$ | Operating life | $125^{\circ} \mathrm{C}$ | - 110 | 110,000 | 0 | , |
|  |  | DC biased | $125^{\circ} \mathrm{C}$ | 22 | 22.000 | 0 |  |
|  |  | High-temperature storage | $150^{\circ} \mathrm{C}$ | 44 | 66,000 | 0 |  |
| M5L 5101LP | $\begin{aligned} & \text { 22-pin plastic - molded } \\ & \text { DIL } \end{aligned}$ | Operating life | $125^{\circ} \mathrm{C}$ | 444 | 544.000 | 1 | Functional failure |
|  |  | DC biased | $125^{\circ} \mathrm{C}$ | 94 | 94.000 | 0 |  |
|  |  | High-temperature storage | $150^{\circ} \mathrm{C}$ | 94 | 94,000 | 0 |  |
| M5L 2716K | 24-pin metal-sealed ceramic DIL with quartz lid | Operating life | $125^{\circ} \mathrm{C}$ | 274 | 362,000 | 0 |  |
|  |  | High-temperature storage | $150^{\circ} \mathrm{C}$ | 66 | 88.000 | 0 |  |
| M5L 2732K | 24-pin metal-sealed ceramic DIL with quartz lid | Operating life | $125^{\circ} \mathrm{C}$ | 264 | 308,000 | 0 |  |
|  |  | High-temperature storage | $150^{\circ} \mathrm{C}$ | 44 | 66,000 | 0 |  |

Table 4 Examples of Environmental Test Results

| Test category |  | Test conditions | Type No. | Number of samples | Number of failures | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Soldering heat | $260^{\circ} \mathrm{C}, 10 \mathrm{~s}$ | M5K4116P <br> M5L2114LP <br> M5L5101LP | 330 | 0 |  |
|  | Thermal shock | $-40^{\circ} \mathrm{C} \sim 125^{\circ} \mathrm{C}, 10 \mathrm{~min} / \mathrm{cycle}, 15$ cycles |  |  |  |  |
|  | 'Temperature cycling | - $65^{\circ} \mathrm{C} \sim 150^{\circ} \mathrm{C}, 1 \mathrm{~h} / \mathrm{cycle}, 100$ cycles |  |  |  |  |
|  | Soldering heat | $260^{\circ} \mathrm{C}, 10 \mathrm{~s}$ | M5K4164S | 1,000 | 0 |  |
|  | Thermal shock | $-55^{\circ} \mathrm{C} \sim 125^{\circ} \mathrm{C}, 10 \mathrm{~min} / \mathrm{cycle}, 15$ cycles |  |  |  |  |
|  | Temperature cycling | $-65^{\circ} \mathrm{C} \sim 150^{\circ} \mathrm{C}, 1 \mathrm{~h} /$ cycle, 100 cycles |  |  |  |  |
| Temperature cycling |  | - $65^{\circ} \mathrm{C} \sim 150^{\circ} \mathrm{C} 1 \mathrm{~h} /$ cycle, 10 cycles | M5K4116P <br> M5L2114LP <br> M5L5101LP | 1,500 | 0 |  |
|  | Shock | 1,500G, 0.5ms in $X_{1}, Y_{1}$, and $Z_{1}$ directions. 3 times | M5K4164S | 1,000 | 0 |  |
|  | Vibration | 20G, 20~2000Hz, in $X, Y$, and $Z$ directions |  |  |  |  |
|  | Constant acceleration | 30,000G, $Y_{1}$ direction for 1 min |  |  |  |  |

## 5. CONCLUSION

Mitsubishi Electric's Quality Assurance System is being expanded to provide stronger emphasis on the following points:

1. Establishment of quality and reliability levels that satisfy customers' requirements.
2. Expansion of the reliability tests of wafers and assembly processes for better evaluation, and standardization of circuit and design rules.
3. Establishment of procedures for speeding up the introduction of new technology and improved methods that raise reliability and to improve the accelerated life tests for better failure analysis.
4. Establishment of a system for collecting data on failures in the field, which will then be analyzed to develop improved methods for increasing reliability.
We welcome and appreciate the cooperation of our customers in developing design specifications, establishing quality levels, controlling incoming inspections, developing assembly and adjusting processes and collecting field data. Mitsubishi is anxious to work with its customers to develop ICs of increased reliability that meet their requirements.

A MOS transistor has a very thin oxide insulator under the gate electrode on the silicon substrate. It is operated by altering the conductance ( $\mathrm{g}_{\mathrm{m}}$ ) between source and drain to control mobile charges in the channel formed by the applied gate voltage.

If a high voltage were applied to a gate terminal, the insulator-film under the gate electrode could be destroyed, and all Mitsubishi MOS IC/LSIs contain internal protection circuits at each input terminal to prevent this. It is inherently necessary to apply reverse bias to the P-N junctions of a MOS IC/LSI.

Under certain conditions, however, it may be impossible to completely avoid destruction of the thin insulator-film due to the application of unexpectedly high voltage or thermal destruction due to excessive current from a forward biased P-N junction. The following recommendations should be followed in handling MOS devices.

## 1. KEEPING VOLTAGE AND CURRENT TO EACH TERMINAL BELOW MAXIMUM RATINGS

1. The recommended ranges of operating conditions provide adequate safety margins. Operating within these limits will assure maximum equipment performance and quality.
2. Forward bias should not be applied to any terminal since excessive current may cause thermal destruction.
3. Output terminals should not be connected directly to the power supply. Short-circuiting of a terminal to a power supply having low impedance may cause burn-out of the internal leads or thermal destruction due to excessive current.

## 2. KEEPING ALL TERMINALS AT THE SAME POTENTIAL DURING TRANSPORT AND STORAGE

When MOS IC/LSIs are not in use, both input and output terminals can be in a very high impedance state so that they are easily subjected to electrostatic induction from AC fields of the surrounding space or from charged objects in their vicinity. For this reason, MOS IC/LSIs should be protected from electrostatic charges while being transported and stored by conductive rubber foam, aluminum foil, shielded boxes or other protective precautions.

## 3. KEEPING ELECTRICAL EQUIPMENT, WORK TABLES AND OPERATING PERSONNEL AT THE SAME POTENTIAL

1. All electric equipment, work table surfaces and operat-
ing personnel should be grounded. Work tables should be covered with copper or aluminum plates of good conductivity, and grounded. One method of grounding personnel, after making sure that there is no potential difference with electrical equipment, is by the use of a wristwatch metallic ring, etc. attached around the wrist and grounded in series with a $1 \mathrm{M} \Omega$ resistor. Be sure that the grounding meets national regulations on personnel safety.
2. Current leakage from electric equipment must be prevented not only for personnel safety, but also to avert the destruction of MOS IC/LSIs, as described above. Items such as testers, curve-tracers and synchroscopes must be checked for current leakage before being grounded.

## 4. PRECAUTIONS FOR MOUNTING OF MOS IC/LSIs

1. The printed wiring lines to input and output terminals of MOS IC/LSIs should not be close to or parallel to high-voltage or high-power signal lines. Turning power on while the device is short-circuited, either by a solder bridge made during assembly or by a probe during adjusting and testing, may cause maximum ratings to be exceeded, which may result in the destruction of the device.
2. When input/output, or input and/or output, terminals of MOS IC/LSIs (now open-circuits) are connected, we must consider the possibility of current leakage and take precautions similar to $\S 2$ above. To reduce such undesirable trouble, it is recommended that an interface circuit be inserted at the input or output terminal, or a resistor with a resistance that does not exceed the output driving capability of the MOS IC/LSI be inserted between the power supply and the ground.
3. A filter circuit should be inserted in the AC power supply line to absorb surges which can frequently be strong enough to destroy a MOS IC/LSI.
4. Terminal connections should be made as described in the catalog while being careful to meet specifications.
5. Ungrounded metal plates should not be placed near input or output terminals of any MOS IC/LSIs, since destruction of the insulation may result if they become electrostatically charged.
6. Equipment cases should provide shielding from electrostatic charges for more reliable operation. When a plastic case is used, it is desirable to coat the inside of the case with conductive paint and to ground it. This is considered necessary even for battery-operated equipment.

## DESCRIPTION

This is a family of 2048 -word by 8 -bit static RAMs, fabricated with the N-channel silicon-gate MOS process and designed for simple interfacing. These devices operate on a single 5 V supply, as does TTL, and are directly TTLcompatible.

The input and output terminals are common, and an $\overline{\mathrm{OE}}$ terminal is provided. $\overline{\mathrm{S}}$ controls the power-down feature.

## FEATURES

- Fast access time:

M58725P
M58725 P-15

- Low power dissipation:

Active:
Stand by:
200ns (max) 150ns (max)

250 mW (typ)
25 mW (typ)

- Power down by $\overline{\mathrm{S}}$
- Single 5 V supply voltage ( $\pm 10 \%$ tolerance)
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- All outputs are three-state, with OR-tie capability
- Easy memory expansion by chip-select ( $\overline{\mathrm{S}}$ ) input
- Common data DO terminals.
- Same pin configuration as M5L2716K 16 384-bit EPROM


## APPLICATION

- Small-capacity memory units


## FUNCTION

These devices provide common data input and output terminals. During a write cycle, when a location is designated by address signals $\mathrm{A}_{0} \sim \mathrm{~A}_{10}$ the $\overline{\mathrm{OE}}$ signal is kept high to keep the DQ terminals in the input mode, signal $\bar{W}$ goes low, and the data of the DQ signal at that time is written.

PIN CONFIGURATION (TOP VIEW)


Outline 24P1
During a read cycle, when a location is designated by address signals $A_{0} \sim A_{10}$ the $\overline{O E}$ signal is kept low to keep the $D Q$ terminals in the output mode, signal $\bar{W}$ goes high, and the data of the designated address is available at the I/O terminals.

When signal $\overline{\mathrm{S}}$ is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other output terminals.

Signal $\overline{\mathrm{S}}$ controls the power down feature. When $\overline{\mathrm{S}}$ goes high power dissipation is reduced to $1 / 10$ of active power. The access time from $\overline{\mathrm{S}}$ is equivalent to the address access time.

## BLOCK DIAGRAM



FUNCTION TABLE

| $\bar{S}$ | $\overline{O E}$ | $\bar{W}$ | $D_{Q_{1}} \sim \mathrm{DQ}_{8}$ | Mode |
| :---: | :---: | :---: | :---: | :---: |
| $H$ | $X$ | $X$ | Hi-Z | Deselect |
| $L$ | $X$ | $L$ | $D_{\text {IN }}$ | Write |
| $L$ | L | $H$ | Dout | Read |
| $L$ | $H$ | $H$ | Hi-Z | - |

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Test conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | With respect to GND | -0.5-7 | $\checkmark$ |
| $V_{1}$ | Input voltage |  | -0.5-7 | $\checkmark$ |
| $V_{0}$ | Output voltage |  | -0.5-7 | $\checkmark$ |
| Pd | Maximum power dissipation | Ta $=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air ambient temperature range |  | 0-70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | -65-150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.5 | 5 | 5.5 | $\checkmark$ |
| $V_{\text {IL }}$ | Low-level input voltage | -1 |  | 0.8 | $\checkmark$ |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  | 6 | $\checkmark$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=5 \mathrm{~V}+10 \%$, unless otherwise noted.)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  |  | 2 |  | 6 | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  | -1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voitage | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |  |  |  | 0.4 | $\checkmark$ |
| 11 | Input current | $V_{1}=0 \sim 5.5 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| Iozh | Off-state high-level output current | $V_{I(\bar{S})}=2 V, V_{0}=2.4 V-V_{C C}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| lozl | Off-state tow-level output current | $\mathrm{V}_{1(\bar{S})}=2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| 1001 | Supply current from VCC | $V_{1}=5.5 \mathrm{~V}, V_{1(\bar{S})}=0.8 \mathrm{~V},$ <br> outputs open | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 50 | 80 | mA |
|  |  |  | $\mathrm{Ta}=0^{\circ} \mathrm{C}$ |  |  | 90 | mA |
| 1002 | Stand by current | $V_{1}=5.5 \mathrm{~V}, V_{1(\bar{S})}=2 \mathrm{~V}$ <br> outputs open | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 5 | 10 | mA |
|  |  |  | $\mathrm{Ta}=70^{\circ} \mathrm{C}$ |  | 7 | 15 | mA |
| $\mathrm{Ci}_{i}$ | Input capacitance, all inputs | $V_{1}=G N D, V_{i}=25 \mathrm{mVrms}, f=1 \mathrm{MHz}$ |  |  | 3 | 5 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{\mathrm{O}}=\mathrm{GND}, \mathrm{V}_{0}=25 \mathrm{mVrms}, \mathrm{f}=1 \mathrm{MHz}$ |  |  | 5 | 8 | pF |

Note 1: Current flowing into an IC is positive, out is negative.

## 16384-BIT (2048-WORD BY 8-BIT) STATIC RAM

SWITCHING CHARACTERISTICS (For Read Cycle) ( $T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted.)

| Symbol | Parameter | M58725P-15 |  |  | M58725P |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  |  |
|  |  | -Min | Typ | Max | Min | Typ | Max |  |
| to (R) | Read cycle time | 150 |  |  | 200 |  |  | ns |
| $\mathrm{ta}(\mathrm{A})$ | Address access time |  |  | 150 |  |  | 200 | ns |
| ta. S ) | Chip select access time |  |  | 150 |  |  | 200 | ns |
| $\mathrm{ta}(\mathrm{OE})$ | Output enable access time |  |  | 50 |  |  | 60 | ns |
| $t v$ (A) | Data valid time after address | 20 |  |  | 20 |  |  | ns |
| $t_{\text {PXZ }}(\mathrm{s})$ | Output disable time after chip select |  |  | 50 |  |  | 60 | ns |
| $\mathrm{t}_{\text {PZX }}(\mathrm{s})$ | Output active time after chip select | 10 |  |  | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Power up time after chip selection | 0 |  |  | 0 |  |  | ns |
| $t_{\text {PD }}$ | Power down time after chip deselection |  |  | 60 |  |  | 80 | ns |

TIMING REQUIREMENTS (For Write Cycle) ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted.)

| Symbol | Parameter | M58725P-15 |  |  | M58725P |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| tc (w) | Write cycle time | 150 |  |  | 200 |  |  | ns |
| tsu(s) | Chip select setup time | 100 |  |  | 120 |  |  | ns |
| tsu (A) | Address setup time | 20 |  |  | 20 |  |  | ns |
| tw (W) | Write pulse width | 80 |  |  | 100 |  |  | ns |
| twr | Write recovery time | 10 |  |  | 10 |  |  | ns |
| tsu (OE) | Output enable setup time | 40 |  |  | 40 |  |  | ns |
| tsu (D) | Data setup time | 60 |  |  | 60 |  |  | ns |
| th (D) | Data hold time | 10 |  |  | 10 |  |  | ns |
| $\mathrm{t}_{\text {PXZ }}(O E)$ | Output disable time after output enable |  |  | 40 |  |  | 40 | ns |
| $t_{\text {PXZ }}(W)$ | Output disable time after write enable |  |  | 40 |  |  | 40 | ns |

## TIMING DIAGRAMS (Note 2)

## Read Cycle 1



## Read Cycle 2



## Write Cycle ( $\bar{W}$ Control Mode)



Write Cycle 2 ( $\overline{\mathbf{S}}$ Control Mode)


TYPICAL CHARACTERISTICS
NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE


LOW-LEVEL OUTPUT CURRENT VS. LOW-LEVEL OUTPUT VOLTAGE


Low-level output Voltage Vol ( V )

SUPPLY CURRENT VS.
SUPPLY VOLTAGE VCc


SUPPLY VOLTAGE VCG
(V)

NORMALIZED ACCESS TIME VS. OUTPUT LOAD CAPACITANCE


HIGH-LEVEL OUTPUT CURRENT VS. HIGH-LEVEL OUTPUT VOLTAGE


HIGH-LEVEL OUTPUT VOLTAGE $\mathrm{V}_{\mathrm{OH}}(\mathrm{V})$


AMBIENT TEMPERATURE $\mathrm{T}_{\mathrm{a}}$ ( ${ }^{\circ} \mathrm{C}$ )

## DESCRIPTION

This is a 1024 -word by 4 -bit static RAM fabricated with the silicon-gate CMOS process and designed for low power dissipation and easy application of battery back-up.

While maintained in the chip non-select state by the chip-select signal $\overline{\mathrm{CS}}$, it consumes power only at the low value of $15 \mu \mathrm{~A}$ (max) standby current and accordingly is especially suitable as a memory system for battery-operated applications and for battery back-up.

It operates on a single 5 V supply, as does TTL, and inputs and outputs are directly TTL-compatible and are provided with common I/O terminals.

## FEATURES

- Access time: M58981P-30: 300 ns (max)

$$
\text { M58981P-45: } 450 \mathrm{~ns}(\max )
$$

- Low power dissipation in
the standby mode: $\quad 15 \mu \mathrm{~A}(\max )$
- Single 5V power supply
- Data holding at 2 V supply voltage
- No external clock or refreshing operation required
- Both inputs and outputs are directly TTL-compatible
- Outputs are three-state, with OR-tie capability
- Simple memory expansion by chip-select signal
- Data terminals are common for both inputs and outputs
- Pin configuration is identical with that of Mitsubishi's M5L 2114LP N-channel 4K static RAM, Intel's 2114, and TI's TMS4045


## APPLICATION

- Battery-driven or battery back-up small-capacity memory units


## FUNCTION

This device provides common data input and output terminals.


During a write cycle, when a location is designated by address signals $A_{0} \sim A_{9}$ and signal $R / W$ goes low, the data of the $1 / O$ at that time is written.

During a read cycle, when a location is designated by address signals $A_{0} \sim A_{9}$, and signal $R / W$ goes high, the data of the designated address is available at the I/O terminals.

When signal $\overline{\mathrm{CS}}$ is high, the chip is in the non-selectable state, disabling both reading and writing. In this case, the olutput is in the floating (high-impedance state) useful for OR-ties with the output terminals of other chips.

Also in the chip non-select state, the device operates with a low power dissipation, having a standby current of $15 \mu \mathrm{~A}$ (max), so that the memory data can be held at a supply voltage of 2 V , enabling battery back-up operation during power failure and power-down operation in the standby mode.


MITSUBISHI LSIs
M58981 P-30, P-45

4096-BIT (1024-WORD BY 4-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage | With respect to GND | -0.3-7 | V |
| $V_{1}$ | Input voltage |  | $-0.3-V_{C C}+0.3$ | V |
| Vo | Output voltage |  | $0 \sim \mathrm{VCC}$ | V |
| $\mathrm{Pd}_{\mathrm{d}}$ | Maximum power dissipation | $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating free-air ambient temperature range |  | 0-70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65-150$ | ${ }^{4}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{T} a=0 \sim 70^{\circ} \mathrm{C}$. unless onemwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.5 | 5 | 5.5 | $V$ |
| $V_{I L}$ | Low-level input voltage | -0.3 |  | 0.65 | $V$ |
| $V_{I H}$ | High-level input voltage | 2.2 |  | $V_{C C}$ | $V$ |

ELECTRICAL CHARACTERISTICS $\left\langle\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  |  |  | 2.2 |  | $\mathrm{V}_{\text {cc }}$ | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  | $-0.3$ |  | 0.65 | V |
| VOH | High-level output voltage |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| Vol | Low-level output voltage |  | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  | 0.4 | $V$ |
| 1 | Input current |  | $V_{1}=0-5.5 \mathrm{~V}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| 1 OZH | Off-state high-level output current |  | $V_{1}(\overline{C S})=2.2 V, V_{0}=2.4 V-V_{c c}$ |  |  | 1 | $\mu \mathrm{A}$ |
| lozl | Off-state low-level output current |  | $\mathrm{V}_{1(\overline{C S})}=2.2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$ |  |  | -1 | $\mu \mathrm{A}$ |
| 1001 | Supply current from $\mathrm{V}_{\mathrm{CC}}$ | M58981P-45 | $\overline{\mathrm{CS}} \leqq 0.65 \mathrm{~V} \text {, other inputs }=V_{C C} .$Output open |  | 9 | 25 | mA |
|  |  | M58981P-30 |  |  | 12 | 25 | mA |
| $1 \mathrm{CC2}$ | Supply current from V ${ }_{\text {cc }}$ | M58981P-45 | $\overline{\mathrm{CS}} \leqq 0.65 \mathrm{~V} \text {, other inputs }=2.2 \mathrm{~V} \text {, }$Output open |  | 20 | 40 | mA |
|  |  | M58981P-30 |  |  | 25 | 40 | mA |
| 1003 | Supply current from $\mathrm{V}_{\text {CC }}$ |  | $V_{1}(\overline{C S})=V_{C C}$ |  |  | 15 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}^{\text {i }}$ | Input capacitance, all inputs |  | $V_{1}=G N D, V_{i}=25 \mathrm{mVrms}, f=1 \mathrm{MHz}$ |  | 4 | 8 | pF |
| Co | Output capacitance |  | $V_{0}=G N D, V_{0}=25 \mathrm{mVrms}, f=1 \mathrm{MHz}$ |  | 8 | 12 | pF |

Note 1 : Current flowing into an IC is positive; out is negative.
TIMING REQUIREMENTS (For Write Cycle) ( $\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$. unless anerwise noted)

| Symbol | Parameter | Test conditions | M58981P-30 |  |  | M58981P-45 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $t_{C}$ (WR) | Write cycle time | $\begin{aligned} & \text { Input pulse } \\ & \qquad V_{I H}=2.2 \mathrm{~V} \\ & V_{\mathrm{fL}}=0.65 \mathrm{~V} \\ & \mathrm{t}_{\mathrm{f}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \text { Reference level }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{~T} \mathrm{~T} \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \end{aligned}$ | 300 |  |  | 450 |  |  | ns |
| $t_{\text {Su (AD) }}$ | Address setup time with respect to write puise |  | 60 |  |  | 80 |  |  | ns |
| $t_{W}$ (WR) | Write pulse width |  | 210 |  |  | 250 |  |  | ns |
| $\mathrm{t}_{\mathrm{wr}}$ | Write recovery time |  | 30 |  |  | 50 |  |  | ns |
| $t_{\text {Su(DA) }}$ | Data setup time |  | 130 |  |  | 150 |  |  | ns |
| $\operatorname{th}(\mathrm{DA})$ | Data hold time |  | 30 |  |  | 50 |  |  | ns |
| $\mathrm{t}_{\text {su(cs) }}$ | Chip select setup time |  | 250 |  |  | 300 |  |  | ns |
| tpxz(WR) | Output disable time with respect to write pulse |  |  |  | 80 |  |  | 100 | ns |

SWITCHING CHARACTERISTICS (For Read Cycle) ( $\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | M58981P-30 |  |  | M58981P-45 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ. | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{C} \text { (RD) }}$ | Read cycle time | Input pulse | 300 |  |  | 450 |  |  | ns |
| $\mathrm{ta}_{\text {( }}$ (AD) | Address access time | $V_{I H}=2.2 \mathrm{~V}$ $V_{I L}=0.65 \mathrm{~V}$ |  |  | 300 |  |  | 450 | ns |
| $t_{\text {a }}$ (CS) | Chip select access time | $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$ |  |  | 300 |  |  | 450 | ns |
| $\mathrm{t}_{\text {PXZ }}$ (cs) | Output disable time with respect to chip select | Reference level $=1.5 \mathrm{~V}$ <br> Load $=1 \mathrm{~T}$ T |  |  | 80 |  |  | 100 | ns |
| $\mathrm{t}_{\text {dv }}(A D)$ | Data valid time with respect to address | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, | 20 |  |  | 20 |  |  | ns |

TIMING DIAGRAMS
Read Cycle


Write Cycle


Note 2: Hatching indicates the state is unknown.


## POWER-DOWN OPERATION

Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}(P D)}$ | Power-down supply voltage | $V_{1}(\mathrm{CS})=\mathrm{V}_{\text {CC }}$ | 2 |  |  | V |
| $V_{1}(\overline{0 s})$ | Power-down chip select input voltage | $2.2 \mathrm{~V} \leqq \mathrm{VCCO}^{(P D)} \leqq \mathrm{V}_{\text {CC }}$ | 2.2 |  |  | $\checkmark$ |
|  |  | $2 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{CC}}(\mathrm{PD}) \leqq 2.2 \mathrm{~V}$ |  | $\mathrm{VCC}(\mathrm{PD})$ |  | V |
| $\operatorname{ICC}(\mathrm{PD})$ | Power-down supply current from V CC | $\mathrm{VCC}=2 \mathrm{~V}$, all inputs $=2 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{A}$ |

Note 3 : Current flowing into an IC is positive; out is negative.

Timing Requirements ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{Su}}(\mathrm{PD})$ | Power-down setup time | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}(\mathrm{PD})}$ | Power-down recovery time | $\mathrm{to}(\mathrm{RD})$ |  |  | ns |

## Timing Diagram



## DESCRIPTION

This is a family of 16384 -word by 1 -bit dynamic RAMs, fabricated with the N -channel silicon-gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer poly-silicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16 -pin package configuration and an increase in system densities.

## FEATURES

- Performance ranges

| Type name | Access time <br> $(\mathrm{max})$ <br> $(\mathrm{ns})$ | Cycle time <br> $(\mathrm{min})$ <br> $(\mathrm{ns})$ | Power dissipation <br> $(\mathrm{typ})$ <br> $(\mathrm{mW})$ |
| :---: | :---: | :---: | :---: |
| M5K 4116P-2 | 150 | 320 | 330 |
| M5K 4116P-3 | 200 | 375 | 280 |

- Standard 16-pin package
- Voltage range on all power supplies
(Vdo, Vcc, Vвв): $\pm 10 \%$
- Low standby power dissipation: 19.8 mW (max)
- Low operating power dissipation: 462 mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\mathrm{RAS}}$-only refresh, and page-mode capabilities
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles


- Interchangeable with Mostek's MK4116 in both electrical characteristics and pin configuration


## APPLICATION

- Main memory unit for computers


## FUNCTION

The M5K4116P provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text { RAS-only refresh, and delayed- }}$ write. The input conditions for each are shown below.

| Operation | Inputs |  |  |  |  |  | Output | Re- <br> fresh | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAS | $\overline{C A S}$ | R W | $\mathrm{D}_{\text {IN }}$ | Row address | Column address | Dout |  |  |
| Read | ACT | ACT | NAC | DNC | APD | APD | VLD | YES | Page mode identical except refresh is NO. |
| Write | ACT | ACT | ACT | VLD | APD | APD | OPN | YES |  |
| Read-modify- | ACT | ACT | ACT | VLD | APD | APD | VLD | YES |  |
| $\overline{\mathrm{RAS}}$-only refres | S ACT | NAC | DNC | DNC | APD | DNC | OPN | YES |  |
| Standby | NAC | DNC | DNC | DNC | DNC | DNC | OPN | NO |  |

Note : ACT : active : NAC : nonactive : DNC : don't care : VLD : valid: APD : applied; OPN : open

# MITSUBISHI LSIs <br> M5K4116P-2, P-3 

## 16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

## SUMMARY OF OPERATIONS

## Addressing

To select one of the 16384 memory cells in the M5K 4116 P the 14 -bit address signal must be multiplexed into 7 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ( $\overline{\mathrm{RAS}}$ ) latches the 7 row-address bits; next, the negative-going edge of the column-address-strobe pulse ( $\overline{\mathrm{CAS}}$ ) latches the 7 column-address bits. Timing of the $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ clocks can be selected by either of the following two methods: 1. The delay time from $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}} \mathrm{t}_{\mathrm{d}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\mathrm{CAS}}$ control signals are inhibited almost until $t_{d}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}}$ ) max ('gated $\overline{\mathrm{CAS}}$ ' operation). The external $\overline{\mathrm{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}})$ is set larger than the maximum value of the limits. In this case the internal inhibition of CAS has already been released, so that the internal $\overline{\mathrm{CAS}}$ control signals are controlled by the externally applied $\overline{\mathrm{CAS}}$, which also controls the access time.

## Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of R/W input and $\overline{\mathrm{CAS}}$ input. Thus when the R $N$ input makes its negative transition prior to $\overline{\mathrm{CAS}}$ input (early write), the data input is strobed by $\overline{\mathrm{CAS}}$, and the negative transition of $\overline{\mathrm{CAS}}$ is set as the reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the R/W input makes its negative transition after $\overline{\mathrm{CAS}}$, the R/W negative transition is set as the reference point for set-up and hold times.

## Data Output Control

The output of the M5K 4116P is in the high-impedance state when $\overline{\mathrm{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will- be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\mathrm{CAS}}$ goes high, irrespective of the condition of $\overline{\mathrm{RAS}}$ (for a maximum of $10 \mu \mathrm{~s}$ ).

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K 4116P which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\mathrm{CAS}}$
pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

## 2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time, until the next cycle commences. This enables extremely flexible clock-timing settings for $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$.

## 3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\mathrm{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a hignimpedance state. This means that $\overline{\mathrm{CAS}}$ and/or $\overline{\mathrm{RAS}}$ can both be decoded for chip selection.
4. Extended-Page Boundary

By decoding $\overline{\mathrm{CAS}}$, the page boundary can be extended beyond the 128 column locations in a single chip. In this case, $\overline{\mathrm{RAS}}$ must be applied to all devices.

## Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{R A S}$, because once the row address has been strobed, $\overline{\mathrm{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

## Refresh

The refreshing of the dynamic cell matrix is accomplished by performing a memory operation at each of the 128 row-address locations within a 2 ms time interval. Any normal memory cycle will perform the refreshing, and $\overline{\text { RAS}}$-only refresh offers a significant reduction in operating power.

## Power Dissipation

Most of the circuitry in the M5K 4116P is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ are decoded and applied to the M5K 4116P as chip-select in the memory system, but if RAS is decoded, all unselected devices go into standby independent of the $\overline{\mathrm{CAS}}$ condition, minimizing system power dissipation.

## Power Supplies

Although the M5K 4116P require no particular powersupply sequencing so long as the devices are used within the limits of the absolute maximum ratings, it is recommended that the $V_{B B}$ supply be applied first and removed last. $\mathrm{V}_{\mathrm{BB}}$ should never be more positive than $V_{S S}$ when power supply is applied to $V_{D D}$.

Some eight dummy cycles are necessary after power is applied to the device before memory operation is achieved.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | With respect to | $-0.5-20$ | V |
| VCC | Supply voitage |  | $-0.5-20$ | V |
| Vss | Supply voltage |  | $-0.5-20$ | V |
| $V_{1}$ | Input voltage |  | -0.5-20 | V |
| $V_{0}$ | Output voltage |  | -0.5-20 | $V$ |
| VOD | Supply voltage | With respect to VSS | $-1-15$ | $V$ |
| VCC | Supply voltage |  | $-1-15$ | $\checkmark$ |
| $V_{\mathrm{BB}}-\mathrm{V}_{\mathrm{SS}}$ | Supply voltage | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S}>0$ | 0 | V |
| 10 | Output current |  | 50 | mA |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating free-air temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65-150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=0-70^{\circ} \mathrm{C}\right.$. unless otherwise noted. Note 1$)$

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage | 10.8 | 12 | 13.2 | V |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage (Note 2) | 4.5 | 5 | 5.5 | V |
| $V_{\text {SS }}$ | Supply voltage | 0 | 0 | 0 | V |
| $V_{B B}$ | Supply voltage | $-4.5$ | -5 | $-5.7$ | $V$ |
| $\mathrm{V}_{1 \mathrm{H} 1}$ | High-level input voltage. $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \mathrm{R}$ W | 2.7 |  | 7 | $V$ |
| $\mathrm{V}_{1} \mathrm{H}_{2}$ | High-level input voltage. $A_{0}-A_{6}, D_{\text {IN }}$ | 2.4 | . | 7 | V |
| $V_{\text {IL }}$ | Low-level input voltage, all inputs | -1 |  | 0.8 | $V$ |

Note 1 All voltages with respect to $V_{S S}$. Apply $V_{B B}$ power supply first, prior to other power supplies, and remove last.
2 The output voltage will swing from $V_{S S}$ to $V_{C C}$ when output loading current is zero. In standby mode $V_{C C}$ may be reduced to $V_{S S}$ without affecting refresh operations or data retention, but the $\mathrm{V}_{\mathrm{OH}} \mathrm{min}$ specification is not guaranteed in this mode.

ELECTRICAL CHARACTERISTICS
$\left(\mathrm{Ta}=0-70{ }^{\circ} \mathrm{C}, V_{D D}-12 \mathrm{~V} \pm 10 \%, \quad V_{C C}=5 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V},-5.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{BB}} \leq-4.5 \mathrm{~V}\right.$, uniless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage (Note 2) | $1 \mathrm{OH}=-5 \mathrm{~mA}$ | 2.4 |  | VCC | V |
| $\mathrm{VOL}^{\text {L }}$ | Low-level output voltage (Note 2) | $\mathrm{IOL}=4.2 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| loz | Off-state output current | DOUT floating $0 \mathrm{~V} \leqq \mathrm{~V}_{\text {OUT }} \leqq 5.5 \mathrm{~V}$ | $-10$ |  | 10 | $\mu \mathrm{A}$ |
| 11 | Input current | $\mathrm{V}_{\mathrm{BB}}=-5 \mathrm{~V}, 0 \mathrm{~V} \leqq \mathrm{~V}_{I \mathrm{~N}} \leqq 7 \mathrm{~V}$ <br> All other pins $=0 \mathrm{~V}$ | $-10$ |  | 10 | $\mu \mathrm{A}$ |
| IDD1(AV) | Average supply current from VDD. operating | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ cycling $t_{C(R D)}=t_{C}(W R)=m i n$ |  |  | 35 | mA |
| $\operatorname{ICC1}(A V)$ | Average supply current from . operating (Note 4) |  |  |  |  | - |
| ! BB1 (AV) | Average supply current from $\bar{V}_{\mathrm{BB}}$, operating |  |  |  | 200 | $\mu \mathrm{A}$ |
| IDD2 | Supply current from VDD. standby | $\begin{aligned} & \overline{\mathrm{RAS}}=V_{I H} \\ & \text { DOUT }=\text { floating } \end{aligned}$ |  |  | 1.5 | mA |
| 1 CC 2 | Supply current from $V_{\text {cC }}$. standby |  | $-10$ |  | 10 | $\mu \mathrm{A}$ |
| $1 \mathrm{BB2}$ | Supply current from $V_{\text {BB }}$, stand by |  |  |  | 100 | $\mu \mathrm{A}$ |
| IDD3(AV) | Average supply current from $V_{D D}$, refreshing | $\overline{\mathrm{RAS}}$ cycling $\overline{\mathrm{CAS}}=\mathrm{V}_{\mathrm{IH}}$ $t_{C(R E F)}=\min$ |  |  | 27 | mA |
| $\operatorname{ICC3}(\mathrm{AV})$ | Average supply current from $V_{C C}$, refreshing |  | -10 |  | 10 | $\mu \mathrm{A}$ |
| IBB3(AV) | Average supply current from $V_{\text {BB }}$, refreshing |  |  |  | 200 | $\mu \mathrm{A}$ |
| $\operatorname{loda}(\mathrm{AV})$ | Average supply current from VDD , page mode | $\begin{aligned} & \overline{\mathrm{RAS}}=V_{I L}, \overline{\mathrm{CAS}} \\ & \mathrm{t}_{\mathrm{C}(\mathrm{PG})}=\min \end{aligned}$ |  |  | 27 | mA |
| $1 \mathrm{Cca}(\mathrm{AV})$ | Average supply current from $V_{C C}$. page mode (Note 4) |  |  |  |  | - |
| IBB4 (AV) | Average supply current from $V_{\text {BB }}$. page mode |  |  |  | 200 | $\mu \mathrm{A}$ |
| Ci(AD) | Input capacitance, address inputs | $\begin{aligned} & V_{1}=V_{S S} \\ & f=1 \mathrm{MHz} \\ & V_{i}=25 \mathrm{mVrms} \end{aligned}$ |  |  | 5 | pF |
| $\mathrm{Ci}_{\mathrm{i}(\mathrm{DA})}$ | Input capacitance, data input |  |  |  | 5 | pF |
| Ci(R W) | Input capacitance, read/write control input |  |  |  | 7 | pF |
| Ci( $\overline{\text { RAS }}$ ) | Input capacitance, $\overline{\mathrm{RAS}}$ input |  |  |  | 10 | pF |
| $\mathrm{Ci}(\overline{\mathrm{CAS}})$ | Input capacitance. $\overline{\mathrm{CAS}}$ input |  |  |  | 10 | pF |
| $\mathrm{Co}_{0}$ | Output capacitance | $V_{0}=V_{\text {SS }}, f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{i}}=25 \mathrm{mVrms}$ |  |  | 7 | pF |

Note 3 Except for IBB. current flowing into an IC is positive; out is negative.
$4 V_{C C}$ is connected only to the output buffer, so that ICC1 and ICCA depend upon output loading.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycles)
$\left(\mathrm{Ta}=0-70 \mathrm{C}, V_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \% . V_{C C}=5 \mathrm{~V} \pm 10 \%, V_{\mathrm{SS}}=0 \mathrm{~V},-5.7 \mathrm{~V} \leq V_{\mathrm{BB}} \leq-4.5 \mathrm{~V}\right.$. unless otherwise noted. See notes 5.6 and 7.$)$

| Symbol | Parameter | Alternative Symbol | M5K4116P-2 |  | M5K4116P-3 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $t_{C}$ (REF) | Refresh cycle time | $\mathrm{t}_{\text {REF }}$ |  | 2 |  | 2 | ms |
| $\mathrm{t}_{\mathrm{W}}(\overline{\mathrm{RASS}} \mathrm{H})$ | $\overline{\mathrm{RAS}}$ high pulse width | $\mathrm{t}_{\text {RP }}$ | 100 |  | 120 |  | ns |
| $\mathrm{t}_{\mathrm{W}(\overline{\mathrm{RAS}} \text { ) })}$ | $\overline{\mathrm{RAS}}$ low pulse width | $\mathrm{t}_{\text {RAS }}$ | 150 | 10000 | 200 | 10000 | ns |
| $t_{\text {W ( }}^{\text {( }}$ ( ${ }^{\text {SSL}}$ ) | $\overline{\mathrm{CAS}}$ low pulse width (Note 8) | tcas | 100 | 10000 | 135 | 10000 | ns |
| $\operatorname{th}(\overline{\text { RAS }} \cdot \overline{\mathrm{CAS}})$ | $\overline{\mathrm{CAS}}$ hold time with respect to $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {cSH }}$ | 150 |  | 200 |  | ns |
| th $(\overline{C A S} \cdot \overrightarrow{R A S})$ | $\overline{R A S}$ hold time with respect to $\overline{C A S}$ | $\mathrm{t}_{\text {RSH }}$ | 100 |  | 135 |  | ns |
| $\left.t_{d(\overline{R A S}} \cdot \overline{C A S}\right)$ | Delay time, $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ (Note 9) | $t_{\text {RCD }}$ | 20 | 50 | 25 | 65 | ns |
| $\mathrm{t}_{\mathrm{d}}(\overline{\mathrm{CAS}} \cdot \overline{R A S})$ | Delay time. $\overline{\mathrm{CAS}}$ to RAS | $t_{\text {CRP }}$ | $-20$ |  | -20 |  | ns |
| $i_{\text {Su }}(\mathrm{RA}-\overline{\mathrm{RAS}})$ | Row address setup time with respect to $\overline{\mathrm{RAS}}$ | $t_{\text {ASR }}$ | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Su }}(\mathrm{CA}-\overline{\mathrm{CAS}})$ | Column address setup time with respect to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\text {ASC }}$ | $-10$ |  | -10 |  | ns |
| $\operatorname{th}(\overline{\text { RAS }}$-RA) | Row address hold time with respect to RAS | $\mathrm{t}_{\text {RAH }}$ | 20 |  | 25 |  | 115 |
| $\operatorname{th}(\overline{C A S}-C A)$ | Column address hold time with respect to $\overline{\mathrm{CAS}}$ | ${ }^{\text {t }}$ CAH | 45 |  | 55 |  | ns |
| th( $\overline{\text { RAS }-C A) . ~}$ | Column address hold time with respect to $\overline{\text { RAS }}$ | $\mathrm{t}_{\text {AR }}$ | 95 |  | 120 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{THL}} \\ & \mathrm{t}_{\mathrm{TLH}} \end{aligned}$ | Transition time | $t_{T}$ | 3 | 35 | 3 | 50 | ns |

Note 5 After power supply is applied, some eight dummy cycles are required before memory operation is achieved. $\overline{\text { RAS }} / \overline{\mathrm{CAS}}$ refresh cycles or $\overline{\mathrm{RAS}}$ read-only cycles are suitable as dummy cycles. Once power is applied, it is also recommended to keep the $\overline{\mathrm{RAS}}$ at high-level for more than $3 \mu \mathrm{~s}$ before the dummy cycles. or to keep the $\overline{\mathrm{RAS}}$ high pulse width $\left.t_{W(\overline{R A S}} H\right)$ more than $3 \mu$ s for a minimum of one dummy cycle.
6 The switching characteristics are defined as $\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}}=5 \mathrm{~ns}$
7 Reference levels of input signals are $V_{1 H 1} \mathrm{~min} \cdot V_{1 H 2} \mathrm{mIn}$ and $V_{I L}$. max. Reference levels for transition time are also between $V_{1 H 1}$ or $V_{1 H 2}$ and $V_{I L}$
8 Assumes that $t_{d}(\overline{R A S}-\overline{C A S}) \geqq t_{d}(\overline{R A S}-\overline{C A S})$ max. If $t_{d}(\overline{R A S}-\overline{C A S})<t_{d}(\overline{R A S}-\overline{C A S})$ max $\cdot t_{w}(\overline{C A S L})$ will be increased by the amount that $t_{d}(\overline{R A S}-\overline{C A S})$ has decreased.
9 The maximum value of $t_{d}(\overline{R A S}-\overline{C A S})$ does not define the limit of operation, but is specified as a reference point only; if $t_{d}(\overline{R A S}-\overline{C A S})$ is greater than the specified $t_{d}(\overline{\operatorname{RAS}}-\overline{\mathrm{CAS}})$ max limit. then access time is controlied exclusively by $\mathrm{t}_{\mathrm{a}}(\overline{\mathrm{CAS}})$

SWITCHING CHARACTERISTICS $\left(T \mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right.$, $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V},-5.7 \mathrm{~V} \leq \mathrm{V}_{B B} \leq-4.5 \mathrm{~V}$, unless otherwise noted Read Cycle

| Symbol | Parameter | Alternative Symbol | $\frac{\text { M5K4116P-2 }}{\text { Limits }}$ |  | M5K4116P-3 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{C} \text { (RD) }}$ | Read cycle time | $t_{\text {RC }}$ | 320 |  | 375 |  | ns |
| $t_{\text {SU(RD- }}^{\text {CAS }}$ ) | Read set-up time with respect to $\overline{\mathrm{CAS}}$ | $t_{\text {RCS }}$ | 0 |  | 0 |  | ns |
| $\mathrm{th}_{\text {( }}^{\text {( }}$ ( $\mathrm{CAS}^{\text {-RD }}$ ) | Read hold time with respect to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\text {RCH }}$ | 0 |  | 0 |  | ns |
| $\operatorname{th}$ ( $\overline{\text { CAS }}$-OUT) | Data-out hold time | $t_{\text {OFF }}$ | 0 | 40 | 0 | 50 | ns |
| $\mathrm{ta}_{\mathrm{a}(\overline{\mathrm{CAS}})}$ | $\overline{\mathrm{CAS}}$ access time (Note 10) | $\mathrm{t}_{\text {cab }}$ |  | 100 |  | 135 | ns |
| $\mathrm{t}_{\mathrm{a}(\overline{R A S})}$ | $\overline{R A S}$ access time (Note 11) | $t_{\text {RAC }}$ |  | 150 |  | 200 | ns |

Note 10 This is the value when $t_{d}(\overline{\text { RAS }}-\overline{C A S}) \geqq t_{d}(\overline{\text { AASS}}-\overline{C A S})$ max. Test conditions: Load $=2 T \mathrm{TL} . \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
11 This is the value when $\mathrm{t}_{\mathrm{d}}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}})<\mathrm{t}_{\mathrm{d}}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}})$ max. When $\mathrm{t}_{\mathrm{d}}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}}) \geqq \mathrm{t}_{\mathrm{d}}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}})$ max $\mathrm{t}_{\mathrm{a}}(\overline{\mathrm{RAS}})$ increases by the amount of increase of $\mathrm{t}_{\mathrm{d}}(\overline{\mathrm{RAS}}-\overline{\mathrm{CAS}})$. Test conditions : Load $=2 \mathrm{TTL} . \mathrm{CL}_{\mathrm{L}}=\mathbf{1 0 0} \mathrm{pF}$

Write Cycle

| Symbol | Parameter | Alternative Symbol | M5K4116P-2 |  | $\frac{\text { M5K4116P-3 }}{\text { Limits }}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{C}}$ (wR) | Write cycie time | $\mathrm{t}_{\text {RC }}$ | 320 |  | 375 |  | ns |
| $\mathrm{t}_{\text {Su( }}$ (WR-C/CAS) | Write set-up time with respect to $\overline{\mathrm{CAS}}$ (Note 12) | $\mathrm{t}_{\text {wCs }}$ | -20 |  | -20 |  | ns |
| $\mathrm{th}_{\text {( }(\overline{C A S} \text {-WR })}$ | Write hold time with respect to $\overline{\mathrm{CAS}}$ | $t_{\text {WCH }}$ | 45 |  | 55 |  | ns |
| th( $\overline{\text { RAS }}$-WA) | Write hold time with respect to $\overline{\text { RAS }}$ | $\mathrm{t}_{\text {WCR }}$ | 95 |  | 120 |  | ns |
| th( $W R$ - $\overline{\text { RAS }}$ ) | $\overline{\mathrm{RAS}}$ hold time with respect to write | $t_{\text {RWL }}$ | 50 |  | 70 |  | ns |
| $\operatorname{th}(\mathrm{WA}$-CAS $)$ | $\overline{\text { CAS }}$ hold time with respect to write | $\mathrm{t}_{\text {cWL }}$ | 50 |  | 70 |  | ns |
| $t_{\text {w (WR) }}$ | Write puise width | $\mathrm{t}_{\text {wp }}$ | 45 |  | 55 |  | ns |
| $t_{\text {Su(DA-CAS }}$ | Data-in setup time with respect to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\mathrm{DS}}$ | 0 |  | 0 |  | ns |
| $\operatorname{tn}(\overline{C A S} \cdot D A)$ | Data-in hold time with respect to CAS | $\mathrm{t}_{\mathrm{DH}}$ | 45 |  | 55 |  | ns |
| $\operatorname{th}(\overline{\text { RAS }}$ - DA $)$ | Data-in hold time with respect to $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {DHR }}$ | 95 |  | 120 |  | ns |

Read-Write and Read-Modify-Write Cycles

| Symbol | Parameter | Alternative symbol | $\frac{\mathrm{M} 5 \mathrm{~K} 4116 \mathrm{P}-2}{\text { Limits }}$ |  | $\frac{\text { M5K4116P-3 }}{\text { Limits }}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | Min | Max | Min Max |  |  |
| $\mathrm{t}_{\text {( } \text { (RMW) }}$ | Read-modify-write cycle time | $t_{\text {pwo }}$ | 320 |  | 405 |  | ns |
| $\mathrm{t}_{\mathrm{C} \text { (RW) }}$ | Read-write cycle time | $t_{\text {RWC }}$ | 320 |  | 375 |  | ns |
| $\operatorname{th}(W R \cdot \overline{R A S})$ | $\overline{\text { AAS }}$ hold time with respect to write | $t_{\text {RWL }}$ | 50 |  | 70 |  | ns |
| $\operatorname{th}$ (WR-CAS $)$ | $\overline{\mathrm{CAS}}$ hold time with respect to write | $t_{\text {cw }}$ | 50 |  | 70 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (WR) }}$ | Write pulse width | $t_{\text {wP }}$ | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\text {Su(RD-C/CS }}$ | Read setup time with respect to $\overline{\mathrm{CAS}}$ | $t_{\text {RCS }}$ | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {d }}(\overline{\text { RAS }}$-WR $) ~$ | Delay time. $\overline{\mathrm{RAS}}$ to write (Note 12) | $t_{\text {RWD }}$ | 110 |  | 145 |  | ns |
| $\mathrm{t}_{\mathrm{d}(\overline{\text { CAS }} \text {-WF) }}$ | Delay time. $\overline{\mathrm{CAS}}$ to write (Note 12) | $t_{\text {cwo }}$ | 60 |  | 80 |  | ns |
| $\mathrm{t}_{\text {SU(DA-WR) }}$ | Data-in set-up time with respect to write | $\mathrm{t}_{\mathrm{DS}}$ | 0 |  | 0 |  | ns |
| th(WR-DA) | Data-in hold time with respect to write | $\mathrm{t}_{\mathrm{DH}}$ | 45 |  | 55 |  | ns |
| th(CAS-OUT) | Data-out hold time with respect to $\overline{\mathrm{CAS}}$ | $\mathrm{t}_{\text {OFF }}$ | 0 | 40 | 0 | 50 | ns |
| $\mathrm{ta}_{\text {( }(\overline{C A S})}$ | $\overline{\mathrm{CAS}}$ access time (Note 10) | $t_{\text {cac }}$ |  | 100 |  | 135 | ns |
| $\mathrm{ta}_{\text {( }(\overline{\text { PAS }})}$ | RAS access time (Note 11) | $t_{\text {RAC }}$ |  | 150 |  | 200 | ns |

Note $12: t_{\text {SU }}(W R-\overline{C A S}), t_{d}(\overline{R A S}-W R)$, and $t_{d}(\overline{C A S}-W R)$ do not define the limits of operation, but are included as electrical characteristics only When $t_{S U}(W R-\overline{C A S}) \geqq t_{S U}(W R-\overline{C A S})$ min. an early-write cycle is performed, and the data output keeps the high-impedance state. When $t_{d}(\overline{R A S}-W R) \geqq t_{d}(\overline{R A S}-W R)$ min and $t_{d}(\overline{C A S}-W R) \geqq t_{d}(\overline{C A S}-W R)$ min. a read-modify-write cycle is performed. and the data of the selected address will be read out on the data outputs.
For all conditions other than those described above the condition of data output is not defined.

## Page-Mode Cycle

| Symbol | Parameter | Alternative symbol | M5K4116P-2 |  | M5K4116P-3 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{C}}$ (PG) | Page-mode cycle time | $t_{\text {PC }}$ | 170 |  | 225 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { ( } \overline{\mathrm{CAS}} \mathrm{H})}$ | $\overline{\mathrm{CAS}}$ high pulse width | $\mathrm{t}_{\mathrm{CP}}$ | 60 |  | 80 |  | ns |

TIMING DIAGRAMS


Write and Early Write Cycles


Read-Write and Read-Modify-Write Cycles

$\overline{\text { RAS Only Refresh Cycle }}$


[^0]

[^1]Page-Mode Read Cycle


Page-Mode Write Cycle


Note 14 :


Indicates the don't care input


The center-line indicates the high-impedance state.

TYPICAL CHARACTERISTICS


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE $V_{B B}$


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE VCC


NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM VDD OPERATING MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM $V_{D D}$, OPERATING MODE VS. AMBIENT TEMPERATURE



SUPPLY CURRENT FROM $V_{D D}$. STANDBY MODE VS. SUPPLY VOLTAGE


SUPPLY CURRENT FROM VDD STANDBY MODE VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM VDD. REFRESH MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM VDD, REFRESH MODE VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM $V_{D D}$. REFRESH MODE VS. FREQUENCY



AVERAGE SUPPLY CURRENT FROM VDD, PAGE MODE VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM $V_{D D}$, PAGE MODE VS. FFEQUENCY


$\overline{R A S}, \overline{C A S}, R / W$ INPUT VOLTAGE VIH1, $\mathrm{V}_{\text {IL1 }}$ VS. AMBIENT TEMPERATURE



INPUT VOLTAGE $A_{0} \sim A_{6}, D_{I N}$ VS. SUPPLY VOLTAGE $V_{I H 2}, V_{I L 2}$


NORMALIZED ACCESS TIME VS. LOAD CAPACITANCE


INPUT VOLTAGE $A_{0} \sim A_{6}, D_{\text {IN }}$ VS.
AMBIENT TEMPERATURE $V_{I H 2}, V_{I L 2}$


SUPPLY CURRENT VS. TIME
$\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}} \mathrm{CYCLE}$
LONG $\overline{R A S} / \overline{C A S}$ CYCLE
$\overline{R A S}$ ONLY CYCLE


## DESCRIPTION

This is a family of 65536 -word by 1 -bit dynamic RAMs, fabricated with the high performance N-channel silicon-gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16 -pin package configuration and an increase in system densities. The M5K4164P operates on a 5 V power supply using the on-chip substrate bias generator.

## FEATURES

- Performance ranges

| Type name | Access time <br> $($ max $)$ <br> $(\mathrm{ns})$ | Cycle time <br> $(\mathrm{min})$ <br> $(\mathrm{ns})$ | Power dissipation <br> $($ typ) <br> $(\mathrm{mW})$ |
| :---: | :---: | :---: | :---: |
| M5K4164P-15 | 150 | 260 | 200 |
| M5K4164P-20 | 200 | 330 | 170 |

- Standard 16-pin package
- Single $5 \mathrm{~V} \pm 10 \%$ supply
- Low standby power dissipation: 22 mW (max)
- Low operating power dissipation:

$$
\begin{array}{ll}
\text { M5K4164P-15 } & 275 \mathrm{~mW} \text { (max) } \\
\text { M5K4164P-20 } & 250 \mathrm{~mW} \text { (max) }
\end{array}
$$

- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common 1/O capability
- Read-modify-write, $\overline{\text { RAS-only refresh, and page-mode }}$ capabilities

PIN CONFIGURATION (TOP VIEW)

*If the pin $1(\overline{\mathrm{REF}})$ function is not used, pin 1 may be left open (not connect).

## Outline 16P4

- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles every 2 ms
(16K dynamic RAMs M5K4116P, S compatible)
- Pin 1 controls automatic- and self-refresh mode
- $\overline{\mathrm{CAS}}$ controlled output allows hidden refresh, hidden automatic refresh and hidden self-refresh
- Output data can be held infinitely by $\overline{\mathrm{CAS}}$
- Interchangeable with Mostek's MK4164 and Motorola's MCM 6664 in pin configuration


## APPLICATION

- Main memory unit for computers



## FUNCTION

The M5K4164P provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text { RAS }}$-only refresh, and delayedwrite. The input conditions for each are shown in Táble 1.

Table 1 Input conditions for each mode

| Operation | inputs |  |  |  |  |  |  | Output | Refresh | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RAS}}$ | $\overline{\text { CAS }}$ | W | D | Row address | Column address | $\overline{\text { REF }}$ | Q |  |  |
| Read | ACT | ACT | NAC | DNC | APD | APD | NAC | VLD | YES | Page mode identical except refresh is NO. |
| Write | ACT | ACT | ACT | VLD | APD | APD | NAC | OPN | YES |  |
| Read-modify-write | ACT | ACT | ACT | VLD | APD | APD | NAC | VLD | YES |  |
| $\overline{\text { RAS-only refresh }}$ | ACT | NAC | DNC | DNC | APD | DNC | NAC | OPN | YES |  |
| Hiaden refresh | ACT | ACT | DNC | DNC | APD | ONC | NAC | VLD | YES |  |
| Automatic refresh | NAC | DNC | DNC | DNC | DNC | DNC | ACT | OPN | YES |  |
| Self refresh | NAC | DNC | DNC | DNC | DNC | DNC | ACT | OPN | YES |  |
| Hidden automatic refresh | NAC | ACT | DNC | DNC | DNC | DNC | ACT | VLD | YES |  |
| Hidden self refresh | NAC | ACT | DNC | ONC | DNC | DNC | ACT | VLD | YES |  |
| Standby | NAC | DNC | DNC | DNC | DNC | DNC | NAC | OPN | NO |  |

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

## SUMMARY OF OPERATIONS

## Addressing

To select one of the 65536 memory cells in the M5K4164P the 16 -bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negativegoing edge of the row-address-strobe pulse ( $\overline{\mathrm{RAS}}$ ) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ( $\overline{\mathrm{CAS}}$ ) latches the 8 columnaddress bits. Timing of the $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{R A S}$ to $\overline{C A S} t_{d(R A S-C A S)}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\mathrm{CAS}}$ control signals are inhibited almost until $t_{d(R A S-C A S)}$ max ('gated $\overline{\mathrm{CAS}}$ ' operation). The external CAS signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text { RAS-CAS })}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\mathrm{CAS}}$ has already been released, so that the internal $\overline{\mathrm{CAS}}$ control signals are controlled by the externally applied $\overline{\mathrm{CAS}}$, which also controls the access time.

## Data Input

Date to be written into a selected cell is strobed by the later, of the two negative transitions of $\bar{W}$ input and $\overline{C A S}$ input. Thus when the $\bar{W}$ input makes its negative transition prior to $\overline{\mathrm{CAS}}$ input (early write), the data input is strobed by $\overline{\mathrm{CAS}}$, and the negative transition of $\overline{\mathrm{CAS}}$ is set as the reference point for set-up and hold times. In the read-write
or read-modify-write cycles, however, when the $\bar{W}$ input makes its negative transition after $\overline{\mathrm{CAS}}$, the $\overline{\mathrm{W}}$ negative transition is set as the reference point for setup and hold times.

## Data Output Control

The output of the M5K4164P is in the high-impedance state when $\overline{\mathrm{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\mathrm{CAS}}$ goes high, irrespective of the condition of $\overline{\text { RAS. }}$

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K4164P, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\mathrm{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

## 1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

## 2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$.

## 3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\mathrm{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a highimpedance state. This means that $\overline{\mathrm{CAS}}$ and/or $\overline{\mathrm{RAS}}$ can both be decoded for chip selection.

## 4. Extended-Page Boundary

By decoding $\overline{\mathrm{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{R A S}$ must be applied to all devices.

## Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\mathrm{RAS}}$, because once the row address has been strobed, $\overline{\mathrm{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

## Refresh

Each of the 128 rows $\left(A_{0} \sim A_{6}\right)$ of the M5K4164P must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5K4164P are as follows.

## 1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ( $\overline{\mathrm{RAS}}$ ) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

## 2. $\overline{R A S}$ Only Refresh

A $\overline{\mathrm{RAS}}$-only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{R A S}$-only refresh cycle maintains the output in the high-impedance state with a typical power reduction of $20 \%$ over a read or write cycle.

## 3. Automatic Refresh

Pin $1(\overline{R E F})$ has two special functions. The M5K4164P has a refresh address counter, refresh address multiplexer and refresh timer for these operations. Automatic refresh is initiated by bringing $\overline{\text { REF }}$ low after $\overline{\text { RAS }}$ has precharged and is used during standard operation just like $\overline{\text { RAS }}$-only refresh, except that sequential row addresses from an external counter are no longer necessary.

At the end of automatic refresh cycle, the internal refresh address counter will be automatically incremented. The output state of the refresh address counter is initiated by some eight $\overline{\mathrm{REF}}, \overline{\mathrm{RAS}}$ or $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ cycle after power is applied. Therefore, a special operation is not necessary to initiate it.
$\overline{\mathrm{RAS}}$ must remain inactive during $\overline{\mathrm{REF}}$ activated cycles. Likewise, $\overline{R E F}$ must remain inactive during $\overline{\mathrm{RAS}}$ generated cycle.

## 4. Self-Refresh

The other function of pin $1(\overline{\mathrm{REF}})$ is self-refresh. Timing for self-refresh is quite similar to that for automatic refresh. As long as $\overline{R A S}$ remains high and $\overline{R E F}$ remains low, the M5K4164P will refresh itself. This internal sequence repeats asynchronously every 12 to $16 \mu \mathrm{~s}$. After 2 ms , the on-chip refresh address counter has advanced through all the row addresses and refreshed the entire memory. Self-refresh is primarily intended for trouble free power-down operation.

For example, when battery backup is used to maintained data integrity in the memory. $\overline{\text { REF }}$ may be used to place the device in the self-refresh mode with no external timing signals necessary to keep the information alive.

In summary, the pin 1 ( $\overline{R E F}$ ) refresh function gives the user a feature that is free, save him hardware on the board, and in fact, will simplify his battery backup procedures, increase his battery life, and save him overall cost while giving him improved system performance.

There is an internal pullup resister $(\approx 3 \mathrm{M} \Omega)$ on pin 1 , so if the pin $1(\overline{\operatorname{REF}})$ function is not used, pin 1 may be left open (not connect) without affecting the normal operations.

## 5. Hidden Refresh

A features of the M5K4164P is that refresh cycle may be performed while maintaining valid data at the output pin by extending the $\overline{\mathrm{CAS}}$ active time from a previous memory read cycle. This feature is refered to as hidden refresh.

Hidden refresh is performed by holding $\overline{C A S}$ at $V_{I L}$ and taking $\overline{\mathrm{RAS}}$ high and after a specified precharge period, executing a $\overline{\mathrm{RAS}}$-only cycling, automatic refresh and self-refresh, but with $\overline{\mathrm{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\mathrm{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

## Power Dissipation

Most of the circuirty in the M5K4164P is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ are decoded and applied to the M5K4164P as chip-select in the memory system, but if $\overline{\mathrm{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\mathrm{CAS}}$ condition, minimizing system power dissipation.

## Power Supplies

The M5K4164P operates on a single 5 V power supply.
A wait of some $500 \mu$ s and eight or more dummy cycle is necessary after power is applied to the device before memory operation is achieved.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Paramater | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage | With respect to $V_{\text {SS }}$ | -1-7 | V |
| $\mathrm{V}_{1}$ | input voltage |  | $-1 \sim 7$ | V |
| $V_{0}$ | Output voltage |  | -1-7 | V |
| 10 | Output current |  | 50 | mA |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating free-air temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65-150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted) (Note 1 )

| Symbol | Parameter | Limits |  |  | Unit |
| :--- | :--- | ---: | ---: | ---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.5 | 5 | 5.5 | V |
| $V_{S S}$ | Supply voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | High-level input voltage, all inputs | 2.4 |  | 6.5 | V |
| $\mathrm{~V}_{\text {IL }}$ | Low-level input voltage, all inputs | -2 |  | 0.8 | V |

Note 1: All voltage values are with respect to $V_{\mathrm{SS}}$
ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted) (Note 2)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOH | High-level output voltage |  |  | $1 \mathrm{OH}=-5 \mathrm{~mA}$ | 2.4 |  | $V_{C C}$ | V |
| VOL | Low-level output voltage |  | $1 \mathrm{OL}=4.2 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| loz | Off-state output current |  | Q floating $\mathrm{OV} \leqq \mathrm{V}_{\text {OUT }} \leqq 5.5 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $1{ }_{1}$ | Input current |  | $0 \mathrm{~V} \leqq \mathrm{~V}_{1 \mathrm{~N}} \leqq 6.5 \mathrm{~V}$, All cther pins $=0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\operatorname{lcci(av)}$ | Average supply current from $\mathrm{V}_{\mathrm{Cc}}$. operating (Note 3.4) | M5K4164P-15 | $\overline{\text { RAS }, \overline{C A S}}$ cycling $t_{C R}=t_{C W}=$ min output open |  |  | 50 | mA |
|  |  | M5K4164P-20 |  |  |  | 45 | mA |
| 1002 | Supply current from $\mathrm{V}_{\text {cc }}$, standby |  | $\overline{\text { RAS }}=\mathrm{V}_{1 H}$ output open |  |  | 4 | mA |
| ICC3(AV) | Average supply current from $\mathrm{V}_{\mathrm{CC}}$. refreshing (Note 3) | M5K4164P-15 | $\overline{\text { RAS }}$ cycling $\quad \overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ |  |  | 40 | mA |
|  |  | M5K4164P-20 | $\mathrm{t}_{\mathrm{C}}$ (REF) $=$ min, output open |  |  | 35 | mA |
| ICCa(av) | Average supply current from $V_{C C}$. page mode (Note 3,4) | M5K4164P-15 | $\overline{\mathrm{RAS}}=\mathrm{V}_{1 L}, \overline{\mathrm{CAS}}$ cycling |  |  | 40 | mA |
|  |  | M5K4164P-20 | $t_{\text {CPG }}=$ min, output open |  |  | 35 | mA |
| $\operatorname{lcCs}(\mathrm{AV})$ | Average supply current from $\mathrm{V}_{\mathrm{CC}}$. automatic refreshing (Note 3) | M5K4164P-15 | $\overline{\mathrm{RAS}}=\mathrm{V}_{\text {IH }}, \overline{\mathrm{REF}}$ cycling |  |  | 40 | mA |
|  |  | M5K4164P-20 | $t_{C}$ (REF) $=$ min . output open |  |  | 35 | mA |
| $1 \mathrm{CC6}(\mathrm{AV})$ | Average supply current from $\mathrm{V}_{\mathrm{CC}}$, self refreshing |  | $\overline{\overline{R A S}}=V_{I H}, \overline{\operatorname{REF}}=V_{I L}$ output open |  |  | 8 | mA |
| $\mathrm{Ci}_{\mathrm{i}}(\mathrm{A})$ | Input capacitance, address inputs |  | $\begin{aligned} & V_{1}=V_{S S} \\ & f=1 \mathrm{MHz} \\ & V_{1}=25 \mathrm{mVrms} \end{aligned}$ |  |  | 5 | pF |
| $\mathrm{Cl}_{1}(\mathrm{D})$ | Input capacitance, data input |  |  |  |  | 5 | pF |
| $\mathrm{C}_{1}(\mathrm{w})$ | Input capacitance, write control input |  |  |  |  | 7 | pF |
| $C_{1}$ (RAS) | Input capacitance, $\overline{\text { RAS }}$ input |  |  |  |  | 10 | pF |
| Cl (CAS) | Input capacitance, $\overline{\text { CAS }}$ input |  |  |  |  | 10 | pF |
| $\mathrm{C}_{1}$ (REF) | Input capacitance, $\overline{\text { REF }}$ input |  |  |  |  | 10 | pF |
| $\mathrm{Co}_{0}$ | Output capacitance |  | $\mathrm{V}_{0}=\mathrm{V}_{\text {SS }}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{1}=25 \mathrm{mVrms}$ |  |  | 7 | pF |

Note 2: Current flowing into an IC is positive ; out is negative.
3: $\operatorname{ICC1}(A V), I \operatorname{CC3}(A V), I \operatorname{CC4}(A V)$ and $\operatorname{ICC5}(A V)$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.
4. $\operatorname{ICC} 1(A V)$ and $\operatorname{ICC4}(A V)$ are dependent on output loading. Specified values are obtained with the output open.

MITSUBISHI LSIs
M5K4164P-15, P-20

65 536-BIT ( 65 536-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)
( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}$, unless otherwise noted, See notes 5, 6 and 7 )

| Symbol | Parameter |  | Alternative Symbol | M5K4164P-15 |  | M5K4164P-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits | Limits |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $t_{\text {chF }}$ | Refresh cycle time |  |  | $\mathrm{t}_{\text {REF }}$ |  | 2 |  | 2 | ms |
| $\mathrm{t}_{\text {W (RASH) }}$ | $\overline{\mathrm{RAS}}$ high pulse width |  |  | $\mathrm{t}_{\text {RP }}$ | 100 |  | 120 |  | ns |
| $\mathrm{t}_{\mathrm{W} \text { (RASL) }}$ | $\widehat{\text { RAS }}$ low pulse width |  | $\mathrm{t}_{\text {RAS }}$ | 150 | 10000 | 200 | 10000 | ns |
| ${ }^{\text {w }}$ (CASL) | $\overline{\mathrm{CAS}}$ low pulse width |  | ${ }^{\text {t }}$ CAS | 75 | $\infty$ | 100 | $\infty$ | ns |
| ${ }^{\text {t }}$ W (CASH) | $\overline{\text { CAS }}$ high pulse width | (Note 8) | $\mathrm{t}_{\text {cPN }}$ | 35 |  | 40 |  | ns |
| $t_{n}$ (RAS-CAS) | $\overline{\mathrm{CAS}}$ hold time after $\overline{\mathrm{RAS}}$ |  | $\mathrm{t}_{\mathrm{CSH}}$ | 150 |  | 200 |  | ns |
| $\mathrm{t}_{\mathrm{n}}$ (CAS-RAS) | $\overline{\text { RAS }}$ hold time after $\overline{\mathrm{CAS}}$ |  | $\mathrm{t}_{\text {RSH }}$ | 75 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{d}}$ (CAS-RAS) | Delay time, $\overline{\text { CAS }}$ to $\overline{\mathrm{RAS}}$ | (Note 9) | $\mathrm{t}_{\text {CRP }}$ | -20 |  | -20 |  | ns |
| $\mathrm{t}_{\mathrm{d}}$ (RAS-CAS) | Delay time, $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ | (Note 10) | $\mathrm{t}_{\mathrm{RCD}}$ | 25 | 75 | 30 | 100 | ns |
| $t_{\text {su ( }}$ (RA-RAS) | Row address setup time before $\overline{\mathrm{RAS}}$ |  | $t_{\text {ASR }}$ | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su ( }}$ (cA-CAS) | Column address setup time before $\overline{\mathrm{CAS}}$ |  | $t_{\text {ASC }}$ | -5 |  | -5 |  | ns |
| $\mathrm{t}_{n}$ (RAS-RA) | Row address hold time after $\overline{\mathrm{RAS}}$ |  | $\mathrm{t}_{\text {RAH }}$ | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (CAS-CA) | Column address hold time after $\overline{\mathrm{CAS}}$ |  | $\mathrm{t}_{\mathrm{CAH}}$ | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (RAS-CA) | Column address hold time after $\overline{\text { RAS }}$ |  | $\mathrm{t}_{\text {AR }}$ | 95 |  | 120 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{THL}} \\ & \mathrm{t}_{\mathrm{TLH}} \\ & \hline \end{aligned}$ | Transition time |  | ${ }^{\text {t }}$ | 3 | 35 | 3 | 50 | ns |

Note 5: An initial pause of $500 \mu$ s is required after power-up followed by any eight $\overline{\mathrm{REF}}, \overline{\mathrm{RAS}}$ or $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ cycles before proper device operation is achieved.
6: The switching characteristics are defined as $\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}}=5 \mathrm{~ns}$.
7: Reference levels of input signals are $V_{1 H}$ min. and $V_{I L}$ max. Reference levels for transition time are also between $V_{I H}$ and $V_{I L}$.
8: Except for page-mode.
9: $\mathrm{I}_{\mathrm{d} \text { (CAS-RAS) }}$ requirement is only applicable for $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ cycles preceeded by a $\overline{\mathrm{CAS}}$ only cycle (i.e., For systems where $\overline{\mathrm{CAS}}$ has not been decoded with $\overline{\mathrm{RAS}}$ )
10: Operation within the $t d$ (RAS-GAS) max limit insures that $t_{\text {a (RAS) max can be met. } t_{d} \text { (RAS-CAS) max is specified reference point only; if }}$
$t d$ (RAS-CAS) is greater than the specified $t d$ (RAS-CAS) max limit, then access time is controlled exclusively by $t_{\text {a (CAS). }}$.
$\mathrm{td}($ RAS-CAS $\left.) \mathrm{min}=\mathrm{th}_{(\text {RAS-RA }}\right) \mathrm{min}+2 \mathrm{t}_{\mathrm{THL}}\left(\mathrm{t}_{\mathrm{TLH}}\right)+\mathrm{t}_{\mathrm{Su}}(\mathrm{CA}-\mathrm{CAS}) \mathrm{min}$.
SWITCHING CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted) Read Cycle

| Symbol | Parameter |  | Alternative Symbol | M5K4164P-15 |  | M5K4164P-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limits |  | Limits |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{C}} \mathrm{R}$ | Read cycle time |  | $\mathrm{t}_{\text {RC }}$ | 260 |  | 330 |  | ns |
| tsu (R-CAS) | Read setup time before $\overline{\text { CAS }}$ |  | $t_{\text {RCS }}$ | 0 |  | 0 |  | ns |
| th (CAS-R) | Read hold time after $\overline{\mathrm{CAS}}$ | (Note 11) | $\mathrm{t}_{\mathrm{RCH}}$ | 0 |  | 0 |  | ns |
| th(RAS-R) | Read hold time after $\overline{\text { RAS }}$ | (Note 11) | $t_{\text {RRH }}$ | 20 |  | 25 |  | ns |
| tdis (CAS) | Output disable time | (Note 12) | $\mathrm{t}_{\text {OFF }}$ | 0 | 40 | 0 | 50 | ns |
| ta (CAS) | $\overline{\mathrm{CAS}}$ access time | (Note 13) | $\mathrm{t}_{\text {cac }}$ |  | 75 |  | 100 | ns |
| ta (RAS) | $\overline{\text { RAS }}$ access time | (Note 14) | $\mathrm{t}_{\text {RAC }}$ |  | 150 |  | 200 | ns |

Note 11: Either th (RAS-R) or th (CAS-R) must be satisfied for a read cycle.
Note 12: tdis (CAS) max defines the time at which the output achieves the open circuit condition and is not reference to $V_{\mathrm{OH}}$ or $V_{\mathrm{OL}}$
Note 13: This is the value when $\operatorname{td}$ (RAS-CAS) $\geqq \operatorname{td}$ (RAS-CAS) max. Test conditions: Load $=2 \mathrm{~T} T \mathrm{~T}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
Note 14: This is the value when $\operatorname{td}$ (RAS-CAS) $<\operatorname{td}$ (RAS-CAS) max. When $\operatorname{td}$ (RAS-CAS) $\geqq \operatorname{td}$ (RAS-CAS)max, ta (RAS) will increase by the amount that $t d$ (RAS-CAS) exceeds the value shown. Test conditions; Load $=2 \mathrm{~T} T \mathrm{TL}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
Write Cycle

| Symbol | Parameter |  | Alternative Symbol | $\frac{\text { M5K4164P-15 }}{\text { Limits }}$ |  | $\frac{\text { M5K } 4164 \mathrm{P}-20}{\text { Limits }}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| tow | Write cycle time |  | $\mathrm{t}_{\text {RC }}$ | 260 |  | 330 |  | ns |
| tsu (w-CAS) | Write setup time before $\overline{\text { CAS }}$ | (Note 17) | $\mathrm{t}_{\text {wos }}$ | -10 |  | -10 |  | ns |
| th (CAS-w) | Write hold time after $\overline{\mathrm{CAS}}$ |  | ${ }^{\text {w }}$ WCH | 45 |  | 55 |  | ns |
| th (RAS-W) | Write hold time after $\overline{\mathrm{RAS}}$ |  | $t_{\text {WCR }}$ | 95 |  | 120 |  | ns |
| th (w-RAS) | $\overline{\text { RAS hold time after write }}$ |  | $\mathrm{t}_{\text {RWL }}$ | 45 |  | 55 |  | ns |
| th (w-CAS) | $\overline{\mathrm{CAS}}$ hold time after write |  | $\mathrm{t}_{\text {cwL }}$ | 45 |  | 55 |  | ns |
| tw (w) | Write pulse width |  | $\mathrm{t}_{\text {wP }}$ | 45 |  | 55 |  | ns |
| tsu (D-CAS) | Data-in setup time before $\overline{\mathrm{CAS}}$ |  | $\mathrm{t}_{\mathrm{DS}}$ | 0 |  | 0 |  | ns |
| th (CAS-D) | Data-in hold time after $\overline{\mathrm{CAS}}$ |  | ${ }^{\text {t }}$ DH | 45 |  | 55 |  | ns |
| th (RAS-D) | Data-in hold time after $\overline{\text { RAS }}$ |  | $\mathrm{t}_{\text {DHR }}$ | 95 |  | 120 |  | ns |

Read-Write and Read-Modify-Write Cycles

| Symbol | Parameter |  | Alternative Symbol | $\frac{\text { M5K K } 4164 \mathrm{P}-15}{\text { Limits }}$ |  | $\frac{\text { M5K4 } 164 \mathrm{P}-20}{\text { Limits }}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {cRW }}$ | Read-write cycle time | (Note 15) | $t_{\text {RWC }}$ | 280 |  | 340 |  | ns |
| t ${ }_{\text {cRmw }}$ | Read-modify-write cycle time | (Note 16) | $t_{\text {RMWC }}$ | 310 |  | 390 |  | ns |
| th ( $w$-RAS) | $\overline{\text { RAS }}$ hold time after write |  | $\mathrm{t}_{\text {RWL }}$ | 45 |  | 55 |  | ns |
| th (w-CAS) | $\overline{\mathrm{CAS}}$ hold time after write |  | ${ }^{\text {chw }}$ | 45 |  | 55 |  | ns |
| $t w(w)$ | Write pulse width |  | $t_{\text {wP }}$ | 45 |  | 55 |  | ns |
| tsu (R-CAS) | Read setup time before CAS |  | $t_{\text {RCS }}$ | 0 |  | 0 |  | ns |
| td (RAS-W) | Delay time, $\overline{\mathrm{RA}}$ S to write | (Note 17) | $t_{\text {RWD }}$ | 120 |  | 150 |  | ns |
| td (CAS-W) | Delay time, CAS to write | (Note 17) | $t_{\text {CWD }}$ | 60 |  | 80 |  | ns |
| tsu ( $\mathrm{D}-\mathrm{W}$ ) | Data-in setup time before write |  | $\mathrm{t}_{\mathrm{DS}}$ | 0 |  | 0 |  | ns |
| th (w-D) | Data-in hold time after write |  | $\mathrm{t}_{\mathrm{DH}}$ | 45 |  | 55 |  | ns |
| tdis (CAS) | Output disable time |  | $\mathrm{t}_{\text {OfF }}$ | 0 | 40 | 0 | 50 | ns |
| ta (CAS) | CAS access time | (Note 13) | $\mathrm{t}_{\text {cac }}$ |  | 75 |  | 100 | ns |
| ta (RAS) | $\overline{\mathrm{RAS}}$ access time | (Note 14) | $t_{\text {RAC }}$ |  | 150 |  | 200 | ns |



17: $t s u(w-C A S), t d$ (RAS-w), and $\operatorname{td}(C A S-w)$ do not define the limits of operation, but are included as electrical characteristics only. When $\mathrm{tsu}_{\text {( }} \mathbf{W}$-CAS) $\geqq \mathrm{tsu}$ ( $W$-CAS)min, an early-write cycle is performed, and the data output keeps the high-impedance state.
 on the data output.
For all conditions other than those described above, the condition of data output (at access time and until $\overline{\mathrm{CAS}}$ goes back to $\mathrm{V}_{1 H}$ ) is not defined.
Page-Mode Cycle

| Symbol | Parameter | Alternative Symbol | M5K4164P-15 |  | M5K4164P-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $t_{\text {c PGR }}$ | Page-mode read cycle time | $\mathrm{t}_{\mathrm{PC}}$ | 145 |  | 190 |  | ns |
| $\mathrm{t}_{\mathrm{C} \text { PGW }}$ | Page-Mode write cycle time | $t^{\text {PC }}$ | 145 |  | 190 |  | ns |
| to PGRW | Page-Mode read-write cycle time | - | 180 |  | 230 |  | ns |
| $\mathrm{t}_{\mathrm{C} \text { PGRMW }}$ | Page-Mode read-modify-write cycle time | - | 190 |  | 245 |  | ns |
| tw (CASH) | $\overline{\text { CAS }}$ high pulse width | $\mathrm{t}_{\mathrm{CP}}$ | 60 |  | 80 |  | ns |

## Automatic Refresh Cycle

| Symbol | Parameter | Alternative Symbol | M5K4164P-15 |  | M5K4164P-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max |  |
| tc (REF) | Automatic Refresh cycle time | $\mathrm{t}_{\text {FC }}$ | 260 |  | 330 |  | ns |
| td (RAS-REF) | Delay time, $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{REF}}$ | $\mathrm{t}_{\text {RFD }}$ | 100 |  | 120 |  | ns |
| tw (REFL) | $\overline{\mathrm{REF}}$ low pulse width | $\mathrm{t}_{\text {FP }}$ | 60 | 8000 | 60 | 8000 | ns |
| tw (REFH) | $\overline{\mathrm{REF}}$ high pulse width | $\mathrm{t}_{\mathrm{FI}}$ | 30 |  | 30 |  | ns |
| td (REF-RAS) | Delay time, $\overline{\mathrm{REF}}$ to $\overline{\mathrm{RA}} \overline{\mathrm{S}}$ | $\mathrm{t}_{\text {FSR }}$ | 30 |  | 30 |  | ns |
| tsu (REF-RAS) | $\overline{\mathrm{REF}}$ pulse setup time before $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {FRD }}$ | 295 |  | 360 |  | ns |

## Self-Refresh Cycle

| Symbol | Parameter | Alternative Symbol | M5K4164P-15 |  | M5K4164P-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max |  |
| td (RAS-REF) | Delay time, $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{REF}}$ | $\mathrm{t}_{\text {RFD }}$ | 100 |  | 120 |  | ns |
| $\mathrm{t}_{\mathrm{W} \text { (REFL) }}$ | $\overline{\text { REF }}$ low pulse width | $\mathrm{t}_{\text {FBP }}$ | 8000 | $\infty$ | 8000 | $\infty$ | ns |
| td (REF-RAS) | Delay time, $\overline{\mathrm{REF}}$ to $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {FBR }}$ | 295 |  | 360 |  | ns |

TIMING DIAGRAMS (Note 17)


Write Cycle (Early Write) (Note 18)


Read-Write and Read-Modify-Write Cycles (Note 18)

$\overline{\text { RAS }}$-Only Refresh Cycle (Note 19 )


Q
$\mathrm{VOH}_{\mathrm{O}}-$
$\mathrm{V}_{\mathrm{OL}}-$

Note 17


Indicates the don't care input

The center-line indicates the high-impedance state
IIII III

Note 18. $\overline{\operatorname{REF}}=\mathrm{V}_{\mathbb{I H}}$
19. $\overline{\mathrm{CAS}}=\overline{\mathrm{REF}}=\mathrm{V}_{1 \mathrm{H}}, \bar{W}, A_{7}, \mathrm{D}=$ don't care.

Page-Mode Read Cycle (Note 18)


Page-Mode Write Cycle (Note 18 )


MITSUBISHI LSIs
M5K4164P-15, P-20

Automatic Pulse Refresh Cycle (Multiple Pulse) (Note 20)


Automatic Pulse Refresh Cycle (Single Pulse) (Note 20)


Self-Refresh Cycle (Note 20)


Hidden Automatic Pulse Refresh Cycle


MITSUBISHI LSIs
M5K4164P-15, P-20

65 536-BIT ( $65536-W O R D$ BY 1-BIT) DYNAMIC RAM

Hidden Self-Refresh Cycle


Note 21: If the pin $1(\overline{R E F})$ function is not used, pin 1 may be left open (not connect).
Hidden Refresh Cycle (Note 18)


MITSUBISHI

MITSUBISHI LSIs

TYPICAL CHARACTERISTICS

NORMALIZED ACCESS TIME VS. $V_{c c}$ SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

NORMALIZED ACCESS TIME VS. LOAD CAPACITANCE


LOAD CAPACITANCE (pF)

AVERAGE SUPPLY CURRENT FROM Vcc, OPERATING MODE VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )

NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM VCc, OPERATING MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM VCc. OPERATING MODE VS. FREQUENCY


FREQUENCY $f(\phi)(\mathrm{MHz})$

SUPPLY CURRENT FROM VCC, STANDBY MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM $\mathrm{V}_{\mathrm{cc}}$, REFRESH MODE VS. SUPPLY VOLTAGE

$$
\begin{aligned}
& \text { SUPPLY VOLTAGE VCC }(V)
\end{aligned}
$$

AVERAGE SUPPLY CURRENT FROM $V_{c c}$, REFRESH MODE VS. FREQUENCY


FREQUENCY $f(\phi)(\mathrm{MHz})$

SUPPLY CURRENT FROM VCc, STANDBY MODE VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM VCc, REFRESH MODE VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )

AVERAGE SUPPLY CURRENT FROM Vcc. PAGE MODE VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE VCC $(V)$

AVERAGE SUPPLY CURRENT FROM VCC, PAGE MODE VS. AMBIENT TEMPERATURE

AVERAGE SUPPLY CURRENT FROM VCc, AUTO REFRESH MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM VCC, AUTO REFRESH MODE VS. FREQUENCY


FREQUENCY $f(\phi)(M H z)$

AVERAGE SUPPLY CURRENT FROM Vcc, PAGE MODE VS. FREQUENCY


AVERAGE SUPPLY CURRENT FROM VCc, AUTO REFRESH MODE VS. AMBIENT TEMPERATURE


SUPPLY CURRENT FROM VCC, SELF REFRESH MODE VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE VCC (V)


RAS, $\overline{\text { CAS }}, \bar{W}, \overline{R E F}$ INPUT VOLTAGE $\mathbf{V}_{\mathrm{IH} 1}, \mathrm{~V}_{\mathrm{IL} 1} \mathrm{VS}$. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )
$A_{0} \sim A_{7}, D_{\text {IN }}$ INPUT VOLTAGE $V_{\text {IH2 }}, V_{\text {IL2 }}$ VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )
$\overline{R A S}, \overline{C A S}, \bar{W}, \overline{R E F}$ INPUT VOLTAGE $\mathbf{V}_{\mathrm{IH} 1}, \mathrm{~V}_{\mathrm{IL} 1}$ VS. SUPPLY VOLTAGE

$A_{0} \sim A_{7}, D_{\text {IN }}$ INPUT VOLTAGE $V_{\text {IH2 }}, V_{\text {IL2 }}$ VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

SUPPLY CURRENT VS. TIME


TIME t

SUPPLY CURRENT VS. TIME


TIME

## DESCRIPTION

This is a family of 65536 -word by 1 -bit dynamic RAMs, fabricated with the high performance N -channel silicongate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell privide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16 -pin package configuration and an increase in system densities. The M5K4164NP operates on a 5 V power supply using the on-chip substrate bias generator.

## FEATURES

- Performance ranges

| Type name | Access time <br> $\left(\begin{array}{l}\text { max) } \\ (\mathrm{ns})\end{array}\right.$ | Cycle time <br> (min) <br> $(\mathrm{ns})$ | Power dissipation <br> (typ) <br> $(\mathrm{mW})$ |
| :---: | :---: | :---: | :---: |
| M5K4164NP-15 | 150 | 260 | 200 |
| M5K4164NP-20 | 200 | 330 | 170 |

- Standard 16-pin package
- Single $5 \mathrm{~V} \pm 10 \%$ supply
- Low standby power dissipation: 22 mW (max)
- Low operating power dissipation:

$$
\begin{array}{ll}
\text { M5K4164NP-15 } & 275 \mathrm{~mW} \text { (max) } \\
\text { M5K4164NP-20 } & 250 \mathrm{~mW} \text { (max) }
\end{array}
$$

- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, RAS-only refresh, and page-mode capabilities

- All input terminals have low input capaciatance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles every 2 ms (16K dynamic RAMs M5K4116P, S compatible)
- $\overline{\text { CAS }}$ controlled output allows hidden refresh
- Output data can be held infinitely by $\overline{\mathrm{CAS}}$
- Interchangeable with Mostek's MK4564 and Motorola's MCM6665 in pin configuration


## APPLICATION

- Main memory unit for computers



## FUNCTION

The M5K4164NP provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\mathrm{RAS}}$-only refresh, and delayedwrite. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

| Operation | Inputs |  |  |  |  |  | Output | Refresh | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | W | D | Row address | Column address | Q |  |  |
| Read | ACT | ACT | NAC | DNC | APD | APD | VLD | YES | Page mode identical except. refresh is NO. |
| Write | ACT | ACT | ACT | VLD | APD | APD | OPN | YES |  |
| Read-modify-write | ACT | ACT | ACT | VLD | APD | APD | VLD | YES |  |
| RAS-only refresh | ACT | NAC | DNC | DNC | APD | DNC | OPN | YES |  |
| Hidden refresh | ACT | ACT | DNC | DNC | APD | DNC | VLD | YES |  |
| Standby | NAC | DNC | DNC | DNC | DNC | DNC | OPN | NO |  |

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

## SUMMARY OF OPERATIONS

## Addressing

To select one of the 65536 memory cells in the M5K4164NP the 16 -bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ( $\overline{\mathrm{RAS}}$ ) latches the 8 row-address bits; next, the negativegoing edge of the column-address-strobe pulse ( $\overline{\mathrm{CAS}}$ ) latches the 8 column-address bits. Timing of the $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{R A S}$ to $\overline{\text { CAS }} \mathrm{t}_{\mathrm{d}}$ (RAS-CAS) is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\mathrm{CAS}}$ control signals are inhibited almost until $\mathrm{t}_{\mathrm{d}(\mathrm{RAS}-\mathrm{CAS} \text { ) max ( }}$ ('gated $\overline{\mathrm{CAS}}^{\prime}$ operation). The external $\overline{\mathrm{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{\text {d(RAS-CAS) }}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\mathrm{CAS}}$ has already been released, so that the internal $\overline{\mathrm{CAS}}$ control signals are controlled by the externally applied $\overline{\mathrm{CAS}}$, which also controls the access time.

## Data Input

Data to be written into a selected cell is strobed by the later of the two negative transistons of $\bar{W}$ input and $\overline{\mathrm{CAS}}$ input. Thus when the $\bar{W}$ input makes its negative transition prior to $\overline{\mathrm{CAS}}$ input (early write), the data input is strobed by $\overline{\mathrm{CAS}}$, and the negative transition of $\overline{\mathrm{CAS}}$ is set as the
reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\bar{W}$ input makes its negative transition after $\overline{\mathrm{CAS}}$, the $\overline{\mathrm{W}}$ negative transition is set as the reference point for setup and hold times.

## Data Output Control

The output of the M5K4164NP is in the high-impedance state when $\overline{\mathrm{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\mathrm{CAS}}$ goes high, irrespective of the condition of $\overline{\text { RAS }}$.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K4164NP, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\mathrm{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

## 1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

## 2 Data Output Hoid

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$.

## 3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text { CAS }}$ is not required to keep the outputs of selected chips in the matrix in a highimpedance state. This means that $\overline{\mathrm{CAS}}$ and/or $\overline{\mathrm{RAS}}$ can both be decoded for chip selection.

## 4. Extended-Page Boundary

By decoding CAS, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\mathrm{RAS}}$ must be applied to all devices.

## Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text { RAS }}$, because once the row address has been strobed, $\overline{\text { RAS }}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

## Refresh

Each of the 128 rows ( $A_{0} \sim A_{6}$ ) of the M5K4164NP must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5K4164NP are as follows.

## 1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ( $\overline{\mathrm{RAS}}$ ) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "write-OR" outputs since output bus contention will occur.

## 2. $\overline{\text { RAS Only Refresh }}$

A $\overline{\mathrm{RAS}}$-only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text { RAS-only }}$ refresh cycle maintains the output in the high-impedance state with a typical power reduction of $20 \%$ over a read or write cycle.

## 3. Hidden Refresh

A features of the M5K4164NP is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\mathrm{CAS}}$ active time from a previous memory read cycle. This feature is refered to as hidden refresh.

Hidden refresh is performed by holding $\overline{\mathrm{CAS}}$ at $\mathrm{V}_{1 L}$ and taking $\overline{\mathrm{RAS}}$ high and after a specified precharge period, executing a $\overline{\text { RAS }}$-only cycling, but with $\overline{\text { CAS }}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\mathrm{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

## Power Dissipation

Most of the circuitry in the M5K4164NP is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text { RAS }}$ and $\overline{C A S}$ are decoded and applied to the M5K4164NP as chip-select in the memory system, but if $\overline{\mathrm{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\mathrm{CAS}}$ condition, minimizing system power dissipation.

## Power Supplies

The M5K4164NP operates on a single 5V power supply.
A wait of some $500 \mu$ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

# MITSUBISHI LSIs <br> M5K4164NP-15, NP-20 

65 536-BIT ( $65536-W O R D$ BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Paramater | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | With respect to $V_{\text {SS }}$ | $-1 \sim 7$ | V |
| $V_{1}$ | Input voltage |  | $-1 \sim 7$ | V |
| $v_{0}$ | Output voltage |  | $-1 \sim 7$ | V |
| 10 | Output current |  | 50 | mA |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating free-air temperarure range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted) (Note 1)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | V |
| $V_{S S}$ | Supply voltage | 0 | 0 | 0 | V |
| $V_{\text {IH }}$ | High-level input voltage, all inputs | 2.4 |  | 6.5 | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage, all inputs | -2 |  | 0.8 | V |

Note 1: All voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$
ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted) (Note 2)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | $\mathrm{IOH}^{\text {O }}=-5 \mathrm{~mA}$ | 2.4 |  | $V_{C C}$ | V |
| VOL | Low-level output voltage |  | $\mathrm{I}_{\mathrm{OL}}=4.2 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| Ioz | Off-state output current |  | Q floating $\quad 0 \mathrm{~V} \leqq \mathrm{~V}_{\text {OUT }} \leqq 5.5 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| 1 I | Input current |  | $0 \mathrm{~V} \leqq V_{\text {IN }} \leqq 6.5 \mathrm{~V}$, All other pins $=0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\operatorname{lccinav})$ | Average supply current from $V_{C C}$. operating (Note 3,4) | M5K4164NP-15 | RAS, $\overline{\mathrm{CAS}}$ cycling <br> $\mathrm{t}_{\mathrm{CR}}=\mathrm{t}_{\mathrm{CW}}=$ min output open |  |  | 50 | mA |
|  |  | M5K4164NP-20 |  |  |  | 45 | mA |
| ${ }^{\text {CCO2 }}$ | Supply current from $\mathrm{V}_{\text {cc }}$, standby |  | $\overline{\text { RAS }}=\mathrm{V}_{1 H}$ output open |  |  | 4 | mA |
| I Cc3(AV) | Average supply current from $\mathrm{V}_{\mathrm{CC}}$. refreshing (Note 3) | M5K4164NP 15 | $\begin{aligned} & \overline{\mathrm{RAS}} \text { cycling } \quad \overline{\mathrm{CAS}}=V_{\mathrm{V}} \\ & \mathrm{t}_{\mathrm{C}}(\overline{\mathrm{REF}})=\text { min, }, \text { output open } \end{aligned}$ |  |  | 40 | mA |
|  |  | M5K4164NP-20 |  |  |  | 35 | mA |
| ${ }^{\prime} \mathrm{CCA}(\mathrm{AV})$ | Average supply current from $\mathrm{V}_{\mathrm{CC}}$, page mode (Note 3, 4) | M5K4164NP-15 | $\begin{aligned} & \overline{\mathrm{RAS}}=V_{I L}, \overline{\mathrm{CAS}} \text { cycling } \\ & \mathrm{t}_{\mathrm{CPG}}=\text { min }, \text { output open } \end{aligned}$ |  |  | 40 | mA |
|  |  | M5K4164NP-20 |  |  |  | 35 | mA |
| $\mathrm{C}_{1(\mathrm{~A})}$ | Input capacitance, address inputs |  | $\begin{aligned} & V_{1}=V_{S S} \\ & f=1 \mathrm{MHz} \\ & V_{1}=25 \mathrm{mVrms} \end{aligned}$ |  |  | 5 | pF |
| $\mathrm{Cl}_{1}(\mathrm{D})$ | Input capacitance, data input |  |  |  |  | 5 | pF |
| $\mathrm{C}_{1}(\mathrm{w})$ | Input capacitance, write control input |  |  |  |  | 7 | pF |
| $\mathrm{C}_{1}$ (RAS) | Input capacitance, $\overline{\mathrm{RAS}}$ input |  |  |  |  | 10 | pF |
| $\mathrm{C}_{1}$ (CAS) | Input capacitance, $\overline{\text { CAS }}$ input |  |  |  |  | 10 | pF |
| $\mathrm{C}_{0}$ | Output capacitance |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{1}=25 \mathrm{mVrms}$ |  |  | 7 | pF |

Note 2: Current flowing into an IC is positive ; out is negative.
3: $\operatorname{lCC} 1(\mathrm{AV}), \operatorname{lCC} 3(\mathrm{AV})$, and $\operatorname{lCC4}(\mathrm{AV})$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.
4: I $\operatorname{CC} 1(A V)$ and $\operatorname{ICC4}(A V)$ are dependent on output loading. Specifred values are obtained with the output open.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)
( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}$, unless otherwise noted, See notes 5.6 and 7 )

| Symbol | Parameter | Alternative Symbol | $\frac{\text { M5K4164NP-15 }}{\text { Limits }}$ |  | $\frac{\text { M5K } 4164 N P-20}{\text { Limits }}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{CRF}}$ | Refresh cycle time | $\mathrm{t}_{\text {REF }}$ |  | 2 |  | 2 | ms |
| ${ }^{\text {t }}$ (RASH) | $\overline{\mathrm{RAS}}$ high pulse width | $\mathrm{t}_{\text {RP }}$ | 100 |  | 120 |  | ns |
| $t_{\text {W (RASL) }}$ | $\overline{\mathrm{RAS}}$ low pulse width | $\mathrm{t}_{\text {RAS }}$ | 150 | 10000 | 200 | 10000 | ns |
| $\mathrm{t}_{\mathrm{W} \text { (CASL) }}$ | $\overline{\text { CAS }}$ low pulse width | $\mathrm{t}_{\text {cas }}$ | 75 | $\infty$ | 100 | $\infty$ | ns |
| $t_{\text {W (CASH) }}$ | $\overline{\text { CAS }}$ high pulse width (Note 8) | ${ }^{\text {t CPN }}$ | 35 |  | 40 |  | ns |
| $t_{\text {n (RAS-CAS) }}$ | $\overline{\mathrm{CAS}}$ hold time after $\overline{\mathrm{RAS}}$ | ${ }^{\text {t }}$ CSH | 150 |  | 200 |  | ns |
| $\mathrm{t}_{\mathrm{h} \text { (CAS-RAS) }}$ | $\overline{\text { RAS }}$ hold time after CAS | $\mathrm{t}_{\text {RSH }}$ | 75 |  | 100 |  | ns |
| $t_{d}$ (CAS-RAS) | Delay time, $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ (Note 9) | $\mathrm{t}_{\text {CRP }}$ | -20 |  | -20 |  | ns |
| $t_{d \text { (RAS-CAS) }}$ | Delay time, $\overline{\text { RAS }}$ to $\overline{\mathrm{CAS}}$ (Note 10) | $\mathrm{t}_{\mathrm{RCD}}$ | 25 | 75 | 30 | 100 | ns |
| $\mathrm{t}_{\text {su ( }}^{\text {(RA-RAS }}$ ) | Row address setup time before $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {ASR }}$ | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}$ (CA-CAS) | Column address setup time before $\overline{\text { CAS }}$ | $\mathrm{t}_{\text {ASC }}$ | -5 |  | -5 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (RAS-RA) | Row address hold time after RAS | $\mathrm{t}_{\text {RAH }}$ | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{h} \text { (CAS }}$ CA $)$ | Column address hold time after CAS | $\mathrm{t}_{\text {CAH }}$ | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{n}}$ (RAS-CA) | Column address hold time after $\overline{\text { RAS }}$ | $\mathrm{t}_{\text {AR }}$ | 95 |  | 120 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{THL}} \\ & \mathrm{t}_{\mathrm{TLH}} \end{aligned}$ | Transition time | ${ }_{t}$ | 3 | 35 | 3 | 50 | ns |

Note 5: An initial pause of $500 \mu$ s is required after power-up followed by any eight $\overline{\mathrm{RAS}}$ or $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ cycles before proper device operation is achieved.
6: The switching characteristics are defined as $\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}}=5 \mathrm{~ns}$.
7: Reference levels of input signals are $V_{1 H}$ min. and $V_{I L}$ max. Reference levels for transition time are also between $V_{I H}$ and $V_{I L}$.
8: Except for page-mode.
9: $\mathrm{t}_{\mathrm{d} \text { (CAS }}$ RAS) requirement is only applicable for $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ cycles preceeded by a $\overline{\mathrm{CAS}}$ only cycle (i.e., For systems where $\overline{\mathrm{CAS}}$ has not been decoded with $\overline{\mathrm{RAS}}$.)
10: Operation within the td (RAS-CAS) max limit insures that ta (RAS) max can be met. Id (rAS-CAS) max is specified reference point only;if td (RAS-CAS) is greater than the specified td (RAS-CAS) max limit, then access time is controlled exclusively by ta(CAS).

SWITCHING CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$, unless otherwise noted) Read Cycle

| Symbol | Parameter |  | Alternative Symbol | M5K4164NP-15 |  | M5K $4164 N P-20$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limits |  | Limits |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{c}} \mathrm{R}$ | Read cycle time |  | $\mathrm{t}_{\mathrm{RC}}$ | 260 |  | 330 |  | ns |
| tsu (r-CAS) | Read setup time before $\overline{\mathrm{CAS}}$ |  | $\mathrm{t}_{\text {RCS }}$ | 0 |  | 0 |  | ns |
| th (CAS-R) | Read hold time after $\overline{\mathrm{CAS}}$ | (Note 11) | $\mathrm{t}_{\mathrm{RCH}}$ | 0 |  | 0 |  | ns |
| th(RAS-R) | Read hold time after $\overline{\mathrm{RAS}}$ | (Note 11) | $t_{\text {RRH }}$ | 20 |  | 25 |  | ns |
| tdis (CAS) | Output disable time | (Note 12) | $\mathrm{t}_{\text {OFF }}$ | 0 | 40 | 0 | 50 | ns |
| ta (CAS) | $\overline{\mathrm{CAS}}$ access time | (Note 13) | ${ }^{\text {t }}$ cac |  | 75 |  | 100 | ns |
| ta (RAS) | $\overline{\text { RAS }}$ access time | (Note 14) | $t_{\text {RAC }}$ |  | 150 |  | 200 | ns |

Note 11: Either th (RAS-R) or th (CAS-R) must be satisfied for a read cycle.
Note 12: $t$ dis (CAS) max defines the time at which the output achieves the open circuit condition and is not reference to $\mathrm{V}_{\mathrm{OH}}$ or $\mathrm{V}_{\mathrm{OL}}$.
Note 13:- This is the value when td (RAS-CAS) $\geqq \mathrm{td}$ (RAS-CAS) max. Test conditions: Load $=2 T \mathrm{TL}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
Note 14: This is the value when $\operatorname{td}$ (RAS-CAS) $<\operatorname{td}_{\text {( } R A S-C A S \text { ) max. When } \operatorname{td}(R A S-C A S)} \geqq \operatorname{td}$ (RAS-CAS)max, ta (RAS) will increase by the amount that td (RAS-CAS).exceeds the value shown. Test conditions ; Load $=2 \mathrm{~T} T, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

## Write Cycle

| Symbol | Parameter |  | Alternative Symbol | $\frac{\text { M5K } 4164 \mathrm{NP}-15}{\text { Limits }}$ |  | $\frac{\text { M5K } 4164 \text { NP-20 }}{\text { Limits }}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| tow | Write cycle time |  | $\mathrm{t}_{\mathrm{RC}}$ | 260 |  | 330 |  | ns |
| tsu (w-CAS) | Write setup time before $\overline{\text { CAS }}$ | (Note 17) | $t_{\text {wos }}$ | -10 |  | -10 |  | ns |
| th (CAS-w) | Write hold time after $\overline{\mathrm{CAS}}$ |  | $\mathrm{t}_{\mathrm{WCH}}$ | 45 |  | 55 |  | ns |
| th (RAS-W) | Write hold time after $\overline{\mathrm{AAS}}$ |  | $t_{\text {WCR }}$ | 95 |  | 120 |  | ns |
| th ( $w$-RAS) | RAS hold time after write |  | $t_{\text {RWL }}$ | 45 |  | 55 |  | ns |
| th (w-CAS) | $\overline{\mathrm{CAS}}$ hold time after write |  | $\mathrm{t}_{\text {cWL }}$ | 45 |  | 55 |  | ns |
| tw (w) | Write pulse width |  | $t_{\text {WP }}$ | 45 |  | 55 |  | ns |
| tsu(D-CAS) | Data-in setup time before $\overline{\text { CAS }}$ |  | $t_{\text {OS }}$ | 0 |  | 0 |  | ns |
| th (CAS-D) | Data-in hold time after $\overline{\text { CAS }}$ |  | $\mathrm{t}_{\mathrm{DH}}$ | 45 |  | 55 |  | ns |
| th (RAS-D) | Data-in hold time after $\overline{\text { RAS }}$ |  | $\mathrm{t}_{\text {DHR }}$ | 95 |  | 120 |  | ns |

Read-Write and Read-Modify-Write Cycles

| Symbol | Parameter |  | Alternative Symbol | M5K4164NP-15 |  | M5K4164NP-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limits |  | Limits |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| $t_{\text {cRW }}$ | Read-write cycle time | (Note 15) | $t_{\text {RWC }}$ | 280 |  | 340 |  | ns |
| termw | Read-modify-write cycle time | (Note 16) | t RMWC | 310 |  | 390 |  | ns |
| th (w-RAS) | $\widehat{R A S}$ hold time after write |  | $\mathrm{t}_{\text {RWL }}$ | 45 |  | 55 |  | ns |
| th (w-CAS) | $\overline{\text { CAS }}$ hold time after write |  | ${ }^{\text {c }}$ CWL | 45 |  | 55 |  | ns |
| tw (w) | Write pulse width |  | $t_{\text {WP }}$ | 45 |  | 55 |  | ns |
| tsu (R-CAS) | Read setup time before CAS |  | $t_{\text {RGS }}$ | 0 |  | 0 |  | ns |
| td (RAS-W) | Delay time, RAS to write | (Note 17) | $t_{\text {RWD }}$ | 120 |  | 150 |  | ns |
| td (CAS-w) | Delay time, CAS to write | (Note 17) | $t$ cwo | 60 |  | 80 |  | ns |
| tsu (D-w) | Data-in setup time before write |  | $\mathrm{t}_{\text {DS }}$ | 0 |  | 0 |  | ns |
| th (w-D) | Data-in hold time after write |  | $\mathrm{t}_{\mathrm{DH}}$ | 45 |  | 55 |  | ns |
| tdis (CAS) | Output disable time |  | $\mathrm{t}_{\text {OFF }}$ | 0 | 40 | 0 | 50 | ns |
| ta (CAS) | $\overline{\mathrm{CAS}}$ access time | (Note 13) | $t_{\text {cac }}$ |  | 75 |  | 100 | ns |
| ta (RAS) | $\overline{\mathrm{RAS}}$ access time | (Note 14) | $\mathrm{t}_{\text {RAC }}$ |  | 150 |  | 200 | ns |



17: tsu (w-CAS), td (RAS-W), and td (CAS-w) do not define the limits of operation, but are included as electrical characteristics only.
When $\mathrm{tsu}(W-C A S) \geqq \mathrm{tsu}$ ( W -CAS)min, an early-write cycle is performed, and the data output keeps the high-impedance state.
When $t d$ (RAS-W) $\geqq t d$ (RAS-W)min. and $t d$ (CAS-W) $\geqq t s u(W-C A S) m i n$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.
For all conditions other than those described above, the condition of data output (at access time and until $\overline{\mathrm{CAS}}$ goes back to $V_{\mathbf{I H}}$ ) is not defined.
Page-Mode Cycle

| Symbol | Parameter | Alternative Symbol | M5K4164NP-15 |  | M5K4164NP-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $t_{\text {C PGR }}$ | Page-mode read cycle time | $t_{\text {PO }}$ | 145 |  | 190 |  | ns |
| $t_{C ~ P G W}$ | Page-Mode write cycle time | $\mathrm{t}_{\mathrm{PC}}$ | 145 |  | 190 | . | ns |
| $\mathrm{t}_{\mathrm{C} \text { PGRW }}$ | Page-Mode read-write cycle time | - | 180 |  | 230 |  | ns |
| to PGRMW | Page-Mode read-modify-write cycle time | - | 190 |  | 245 |  | ns |
| tw (CASH) | $\overline{\text { CAS high pulse width }}$ | $\mathrm{t}_{\mathrm{CP}}$ | 60 |  | 80 |  | ns |

TIMING DIAGRAMS (Note 17)


Write Cycle (Early Write)


Read-Write and Read-Modify-Write Cycles


RAS-Only Refresh Cycle (Note 18)


```
VOH-
VOL -
```



Note 17

Page-Mode Read Cycle


Page-Mode Write Cycle


Hidden Refresh Cycle


TYPICAL CHARACTERISTICS
NORMALIZED ACCESS TIME VS. $\mathbf{V}_{\mathrm{cc}}$ SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

NORMALIZED ACCESS TIME VS. LOAD CAPACITANCE


LOAD CAPACITANCE ( pF )
AVERAGE SUPPLY CURRENT FROM Vcc, OPERATING MODE VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

AVERAGE SUPPLY CURRENT FROM VCC, OPERATING MODE VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

AVERAGE SUPPLY CURRENT FROM VCc, OPERATING MODE VS. FREQUENCY


FREQUENCY $f(\phi)(M H z)$

SUPPLY CURRENT FROM Vcc, STANDBY MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM VCc, REFRESH MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM Vcc, REFRESH MODE VS. FREQUENCY


FREQUENCY $f(\phi)(\mathrm{MHz})$

SUPPLY CURRENT FROM $V_{C C}$, STANDBY MODE VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM VCc, REFRESH MODE VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM VCC, PAGE MODE VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})$

AVERAGE SUPPLY CURRENT FROM VCc, PAGE MODE VS. AMBIENT TEMPERATURE

$\overline{\text { RAS }}, \overline{\text { CAS }}, \bar{W}$, INPUT VOLTAGE
$\mathrm{V}_{\mathrm{IH} 1}, \mathrm{~V}_{\mathrm{IL} 1}$ VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$
$A_{0} \sim A_{7}, D_{\text {IN }}$ INPUT VOLTAGE $V_{\text {IH2 }}, V_{\text {IL2 }}$ VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

AVERAGE SUPPLY CURRENT FROM VCc, PAGE MODE VS. FREQUENCY

$\overline{\text { RAS }}, \overline{\text { CAS }}, \bar{W}$, INPUT VOLTAGE $\mathrm{V}_{\text {IH1 }}, \mathrm{V}_{\text {IL1 }}$ VS. AMBIENT TEMPERATURE

$A_{0} \sim A_{7}, D_{\text {IN }}$ INPUT VOLTAGE $V_{\text {IH2 }}, V_{\text {IL2 }}$ VS. AMBIENT TEMPERATURE

ambient temperature $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

SUPPLY CURRENT VS. TIME


TIME t

M5K4164S-15, S-20

## DESCRIPTION

This is a family of 65536 -word by 1 -bit dynamic RAMs, fabricated with the high performance N -channel silicon-gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16 -pin package configuration and an increase in system densities. The M5K4164S operates on a 5 V power supply using the on-chip substrate bias generator.

## FEATURES

- Performance ranges

| Type name | Access time <br> (max) <br> $(\mathrm{ns})$ | Cycle time <br> (min) <br> $(\mathrm{ns})$ | Power dissipation <br> (typ) <br> $(\mathrm{mW})$ |
| :---: | :---: | :---: | :---: |
| M5K4164S-15 | 150 | 260 | 200 |
| M5K4164S-20 | 200 | 330 | 170 |

- Standard 16-pin package
- Single $5 \mathrm{~V} \pm 10 \%$ supply
- Low standby power dissipation:

28 mW (max)

- Low operating power dissipation:

M5K4164S-15 275 mW (max)
M5K4164S-20 250mW (max)

- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\mathrm{RAS}}$-only refresh, and page-mode capabilities


## PIN CONFIGURATION (TOP VIEW)



Outline 16S1

* If the pin $1(\overline{R E F})$ function is not used, pin 1 may be left open (not connect).
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles every 2 ms (16K dynamic RAMs M5K4116P, S compatible)
- Pin 1 controls automatic- and self-refresh mode.
- $\overline{\mathrm{CAS}}$ controlled output allows hidden refresh, hidden automatic refresh and hidden self-refresh.
- Output data can be held infinitely by CAS.
- Interchangeable with Mostek's MK4164 and Motorola's MCM 6664 in pin configuration.


## APPLICATION

- Main memory unit for computers.



## FUNCTION

The M5K4164S provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text { RAS }}$-only refresh, and delayedwrite. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

| Operation | Inputs |  |  |  |  |  |  | Output | Refresh | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAS | $\overline{\text { CAS }}$ | W | D | Row address | Column address | $\overline{\text { REF }}$ | Q |  |  |
| Read | ACT | ACT | NAC | DNC | APD | APD | NAC | VLD | YES | Page mode identical except refresh is NO. |
| Write | ACT | ACT | ACT | VLD | APD | APD | NAC | OPN | YES |  |
| Read-modify-write | ACT | ACT | ACT | VLD | APD | APD | NAC | VLD | YES |  |
| RAS-only refresh | ACT | NAC | DNC | DNC | APD | DNC | NAC | OPN | YES |  |
| Hidden refresh | ACT | ACT | DNC | DNC | APD | DNC | NAC | VLD | YES |  |
| Automatic refresh | NAC | DNC | DNC | DNC | DNC | DNC | ACT | OPN | YES |  |
| Self refresh | NAC | DNC | DNC | DNC | DNC | DNC | ACT | OPN | YES |  |
| Hidden automatic refresh | NAC | ACT | DNC | DNC | DNC | DNC | ACT | VLD | YES |  |
| Hidden self refresh | NAC | ACT | DNC | DNC | DNC | DNC | ACT | VLD | YES |  |
| Standby | NAC | DNC | DNC | DNC | DNC | DNC | NAC | OPN | NO |  |

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

## SUMMARY OF OPERATIONS

## Addressing

To select one of the 65536 memory cells in the M5K4164S the 16 -bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negativegoing edge of the row-address-strobe pulse ( $\overline{\mathrm{RAS}}$ ) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ( $\overline{\mathrm{CAS}}$ ) latches the 8 columnaddress bits. Timing of the $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\operatorname{RAS}}$ to $\overline{\mathrm{CAS}} \mathrm{t}_{\mathrm{d} \text { (RAS-CAS) }}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\mathrm{CAS}}$ control signals are inhibited almost until $\mathrm{t}_{\mathrm{d} \text { (RAS-CAS) max }}$ ('gated $\overline{\text { CAS' }}$ operation). The external CAS signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(R A S-C A S)}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{C A S}$ has already been released, so that the internal $\overline{\mathrm{CAS}}$ control signals are controlled by the externally applied $\overline{\mathrm{CAS}}$, which also controls the access time.

## Data Input

Date to be written into a selected cell is strobed by the later of the two negative transitions of $\bar{W}$ input and $\overline{\text { CAS }}$ input. Thus when the $\bar{W}$ input makes its negative transition prior to $\overline{\text { CAS }}$ input (early write), the data input is strobed by $\overline{\mathrm{CAS}}$, and the negative transition of $\overline{\mathrm{CAS}}$ is set as the reference point for set-up and hold times. In the read-write
or read-modify-write cycles, however, when the $\bar{W}$ input makes its negative transition after $\overline{\mathrm{CAS}}$, the $\bar{W}$ negative transition is set as the reference point for setup and hold times.

## Data Output Control

The output of the M5K4164S is in the high-impedance state when $\overline{\mathrm{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\mathrm{CAS}}$ goes high, irrespective of the condition of $\overline{\text { RAS. }}$

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K4164S, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\mathrm{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

## 1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

## 2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$.

## 65 536-BIT (65 536-WORD BY 1-BIT) DYNAMIC RAM

## 3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\mathrm{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a highimpedance state. This means that $\overline{\mathrm{CAS}}$ and/or $\overline{\mathrm{RAS}}$ can both be decoded for chip selection.

## 4. Extended-Page Boundary

By decoding CAS, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\text { RAS }}$ must be applied to all devices.

## Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\mathrm{RAS}}$, because once the row address has been strobed, $\overline{\mathrm{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

## Refresh

Each of the 128 rows ( $\mathrm{A}_{0} \sim \mathrm{~A}_{6}$ ) of the M5K4164S must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5K4164S are as follows.

## 1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ( $\overline{\text { RAS }}$ ) addresses. Any write cycle, of course, may change the state of the elected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

## 2. $\overline{\text { RAS Only Refresh }}$

A $\overline{\text { RAS-only refresh cycle is the recommended technique }}$ for most applications to provide for data retention. A $\overline{\text { RAS-only }}$ refresh cycle maintains the output in the high-impedance state with a typical power reduction of $20 \%$ over a read or write cycle.

## 3. Automatic Refresh

Pin 1 ( $\overline{R E F}$ ) has two special functions. The M5K4164S has a refresh address counter, refresh address multiplexer and refresh timer for these operations. Automatic refresh is initiated by bringing $\overline{\text { REF }}$ low after $\overline{\text { RAS }}$ has precharged and is used during standard operation just like $\overline{\text { RAS-only }}$ refresh, except that sequential row addresses from an external counter are no longer necessary.

At the end of automatic refresh cycle, the internal refresh address counter will be automatically incremented. The output state of the refresh address counter is initiated by some eight $\overline{\mathrm{REF}}, \overline{\mathrm{RAS}}$ or $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ cycles after power is applied. Therefore, a special operation is not necessary to initiate it.
$\overline{\mathrm{RAS}}$ must remain inactive during $\overline{\mathrm{REF}}$ activated cycles. Likewise, $\overline{\mathrm{REF}}$ must remain inactive during $\overline{\mathrm{RAS}}$ generated cycle.

## 4. Self-Refresh

The other function of pin $1(\overline{\mathrm{REF}})$ is self-refresh. Timing for self-refresh is quite similar to that for automatic refresh. As long as $\overline{\text { RAS }}$ remains high and $\overline{\operatorname{REF}}$ remains low, the M5K4164S will refresh itself. This internal sequence repeats asynchronously every 12 to $16 \mu \mathrm{~s}$. After 2 ms , the on-chip refresh address counter has advanced through all the row addresses and refreshed the entire memory. Self-refresh is primarily intended for trouble free power-down operation.

For example, when battery backup is used to maintained data integrity in the memory. $\overline{\operatorname{REF}}$ may be used to place the device in the self-refresh mode with no external timing signals necessary to keep the information alive.

In summary, the pin $1(\overline{\mathrm{REF}})$ refresh function gives the user a feature that is free, save him hardware on the board, and in fact, will simplify his battery backup procedures, increase his battery life, and save him overall cost while giving him improved system performance.

There is an internal pullup resister ( $\approx 3 M \Omega$ ) on pin 1 , so if the pin $1(\overline{\mathrm{REF}})$ function is not used, pin 1 may be left open (not connect) without affecting the normal operations.

## 5. Hidden Refresh

A features of the M5K4164S is that refresh cycle may be performed while maintaining valid data at the output pin by extending the $\overline{\mathrm{CAS}}$ active time from a previous memory read cycle. This feature is refered to as hidden refresh.

Hidden refresh is performed by holding $\overline{\mathrm{CAS}}$ at $\mathrm{V}_{\mathrm{IL}}$ and taking $\overline{\text { RAS }}$ high and after a specified precharge period, executing a $\overline{R A S}-o n l y ~ c y c l i n g, ~ a u t o m a t i c ~ r e f r e s h ~ a n d ~$ self-refresh, but with $\overline{\text { CAS }}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\mathrm{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

## Power Dissipation

Most of the circuirty in the M5K4164S is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ are decoded and applied to the M5K4164S as chip-select in the memory system, but if $\overline{\text { RAS }}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text { CAS }}$ condition, minimizing system power dissipation.

## Power Supplies

The M5K4164S operates on a single 5 V power supply.
A wait of some $500 \mu$ s and eight or more dummy cycle is necessary after power is applied to the device before memory operation is achieved.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Paramater | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | With respect to $\mathrm{V}_{\mathrm{ss}}$ | -1~7 | V |
| $V_{1}$ | Input voltage |  | $-1 \sim 7$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | -1-7 | V |
| 10 | Output current |  | 50 | mA |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted) (Note 1)

| Symbol | Parameter | Limits |  |  | Unit |
| :--- | :--- | ---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.5 | 5 | 5.5 | V |
| $V_{S S}$ | Supply voltage | 0 | 0 | 0 | V |
| $V_{\text {IH }}$ | High-level input voltage, all inputs | 2.4 |  | 6.5 | V |
| $V_{I L}$ | Low-level input voltage, all inputs | -2 |  | 0.8 | V |

Note 1: All voltage values are with respect to $V_{\text {SS }}$
ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted) (Note 2)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {OH }}$ | High-level output voltage |  |  | $\mathrm{IOH}=-5 \mathrm{~mA}$ | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Vol | Low-level output voltage |  | $1 \mathrm{OL}=4.2 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| Ioz | Off-state output current |  | Q floating $0 \mathrm{~V} \leqq \mathrm{~V}_{\text {OUT }} \leqq 5.5 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| 11 | Input current |  | $0 \mathrm{~V} \leqq \mathrm{~V}_{\text {IN }} \leqq 6.5 \mathrm{~V}$, All other pins $=0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| I Cci(av) | Average supply current from $V_{c c}$. operating (Note 3, 4) | M5K4164S-15 | $\overline{\text { RAS, CAS cycling }}$ <br> $\mathrm{t}_{\mathrm{CR}}=\mathrm{t}_{\mathrm{CW}}=\mathrm{min}$ output open |  |  | 50 | mA |
|  |  | M5K4164S-20 |  |  |  | 45 | mA |
| 1002 | Supply current from $\mathrm{V}_{\mathrm{CC}}$, standby |  | $\overline{\text { RAS }}=\mathrm{V}_{1 H}$ output open |  |  | 5 | mA |
| $1 \mathrm{CC3}(\mathrm{AV})$ | Average supply current from $\mathrm{V}_{\mathrm{CC}}$. refreshing (Note 3) | M5K4164S-15 | $\overline{\text { RAS }}$ cycling $\overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ |  |  | 40 | mA |
|  |  | M5K4164S-20 | $\mathrm{t}_{\mathrm{C}}($ REF $)=$ min, output open |  |  | 35 | mA |
| $1 \cos (\mathrm{AV})$ | Average supply current from $\mathrm{V}_{\mathrm{cc}}$. <br> page mode (Note 3,4) | M5K4164S-15 | $\overline{\mathrm{RAS}}=\mathrm{V}_{1 L}, \overline{\mathrm{CAS}}$ cycling |  |  | 40 | mA |
|  |  | M5K4164S-20 | $\mathrm{t}_{\mathrm{CPG}}=\mathrm{min}$, output open |  |  | 35 | mA |
| $1 \mathrm{CC5}(\mathrm{AV})$ | Average supply current from $V_{C C}$. automatic refreshing (Note 3) | M5K4164S-15 | $\overline{\mathrm{RAS}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{REF}}$ cycling |  |  | 40 | mA |
|  |  | M5K4164S-20 | $\mathrm{t}_{\mathrm{C}}$ (REF) $=\mathrm{min}$. output open |  |  | 35 | mA |
| $\operatorname{lcC6}(\mathrm{AV})$ | Average supply current from $\mathrm{V}_{\mathrm{Cc}}$, self refreshing |  | $\overline{\overline{R A S}}=V_{I H}, \overline{\operatorname{REF}}=V_{I L}$ output open |  |  | 8 | mA |
| $\mathrm{C}_{1}(\mathrm{~A})$ | Input capacitance, address inputs |  | $\begin{aligned} & V_{1}=V_{S S} \\ & f=1 \mathrm{MHz} \\ & V_{1}=25 \mathrm{mVrms} \end{aligned}$ |  |  | 5 | pF |
| $\mathrm{C}_{1}(\mathrm{D})$ | Input capacitance, data input |  |  |  |  | 5 | pF |
| $\mathrm{C}_{1}$ (w) | Input capacitance, write control input |  |  |  |  | 7 | pF |
| $\mathrm{C}_{1}$ (RAS) | Input capacitance, $\overline{\text { RAS }}$ input |  |  |  |  | 10 | pF |
| $\mathrm{C}_{1}$ (CAS) | Input capacitance, $\overline{\mathrm{CAS}}$ input |  |  |  |  | 10 | pF |
| $\mathrm{C}_{1}$ (REF) | Input capacitance, $\overline{\mathrm{REF}}$ input |  |  |  |  | 10 | pF |
| $\mathrm{Co}_{0}$ | Output capacitance |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {SS }}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{1}=25 \mathrm{mVrms}$ |  |  | 7 | pF |

Note 2: Current flowing into an IC is positive ; out is negative.
3: $\operatorname{ICC1}(A V), I_{\operatorname{CC3}(A V)}, I_{\operatorname{CC4}(A V)}$ and $\operatorname{ICC5}(A V)$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.
4: $\operatorname{ICC} 1(A V)$ and $\operatorname{ICC4}(A V)$ are dependent on output loading. Specified values are obtained with the output open.

MITSUBISHI LSIs

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)
$\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}\right.$, unless otherwise noted, See notes 5,6 and 7 )

| Symbol | Parameter |  | Alternative Symbol | M5K4164S-15 |  |  |  | Unit | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits | Limits |  |  |  |
|  |  |  | Min | Max | Min | Max |  |  |
| $t_{C} \mathrm{RF}$ | Refresh cycle time |  |  | $\mathrm{t}_{\text {REF }}$ |  | 2 |  | 2 | ms |  |
| $\mathrm{t}_{\mathrm{W}}$ (RASH) | $\widehat{\text { RAS }}$ high pulse width |  |  | $\mathrm{t}_{\text {RP }}$ | 100 |  | 120 |  | ns |  |
| $\mathrm{t}_{\mathrm{w} \text { (RASL) }}$ | $\overline{\text { RAS }}$ low pulse width |  | $\mathrm{t}_{\text {RAS }}$ | 150 | 10000 | 200 | 10000 | ns |  |
| $\mathrm{t}_{\mathrm{w} \text { (CASL) }}$ | $\overline{\mathrm{CAS}}$ low pulse width |  | $\mathrm{t}_{\text {CAS }}$ | 75 | $\infty$ | 100 | $\infty$ | ns |  |
| $\mathrm{t}_{\text {W (CASH) }}$ | $\overline{\text { CAS }}$ high pulse width | (Note 8) | $\mathrm{t}_{\mathrm{CPN}}$ | 35 |  | 40 |  | ns |  |
| $\mathrm{t}_{\mathrm{h}}$ (RAS-CAS) | $\overline{\mathrm{CAS}}$ hold time after $\overline{\mathrm{RAS}}$ |  | $\mathrm{t}_{\mathrm{CSH}}$ | 150 |  | 200 |  | ns |  |
| $\mathrm{t}_{\mathrm{h}}$ (CAS-RAS) | $\overline{\mathrm{RAS}}$ hold time after $\overline{\mathrm{CAS}}$ |  | $\mathrm{t}_{\text {RSH }}$ | 75 |  | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{d} \text { (CAS-RAS) }}$ | Delay time. CAS to RAS | (Note 9) | $t \mathrm{CRP}$ | -20 |  | -20 |  | ns |  |
| $\mathrm{t}_{\mathrm{d} \text { (RAS-CAS) }}$ | Delay time, $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ | (Note 10) | $\mathrm{t}_{\text {RCD }}$ | 25 | 75 | 30 | 100 | ns |  |
| $\mathrm{t}_{\text {SU }}$ (RA-RAS) | Row address setup time before $\overline{\mathrm{RAS}}$ |  | $\mathrm{t}_{\text {ASR }}$ | 0 |  | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{su}}$ (CA-CAS) | Column address setup time before $\overline{\mathrm{CAS}}$ |  | $t_{\text {ASC }}$ | -5 |  | -5 |  | ns |  |
| $\mathrm{t}_{\mathrm{h} \text { (RAS-RA) }}$ | Row address hold time after $\overline{\text { RAS }}$ |  | $t_{\text {RAH }}$ | 20 |  | 25 |  | ns |  |
| $\mathrm{t}_{\mathrm{h}}$ (CAS-CA) | Column address hold time after CAS |  | ${ }^{\text {t }}$ CAH | 25 |  | 35 |  | ns |  |
| $\mathrm{t}_{\mathrm{h}}$ (RAS-CA) | Column address hold time after $\overline{\text { RAS }}$ |  | ${ }^{\text {t }}$ AR | 95 |  | 120 |  | ns |  |
| $\begin{aligned} & t_{\text {THL }} \\ & t_{\text {TLH }} \\ & \hline \end{aligned}$ | Transition time |  | $t^{\top}$ | 3 | 35 | 3 | 50 | ns |  |

Note 5: An initial pause of $500 \mu$ s is required after power-up followed by any eight $\overline{\text { REF }}$. $\overline{\text { RAS }}$ or $\overline{\text { RAS } / C A S}$ cycles before proper device operation is achieved.
6: The switching characteristics are defined as $\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}}=5 \mathrm{~ns}$.
7: Reference levels of input signals are $V_{I H}$ min. and $V_{I L}$ max. Reference levels for transition time are aiso between $V_{I H}$ and $V_{I L}$.
8: Except for page-mode.
9: $\mathrm{t}_{\mathrm{d}(\mathrm{CAS} \text {-RAS) }}$ requirement is only applicable for RAS/CAS cycles preceded by aCAS only cycle (i. e. for systems where CAS has not been decoded with RAS).
10. Operation within the $t d$ (RAS-CAS) max limit insures that a (RAS) max can be met. td (RAS-CAS) max is specified reference point only;if

Id (RAS-CAS) is greater than the specified td (RAS-CAS) max limit, then access time is controlled exclusively by $\mathrm{ta}_{\text {a }}$ (CAS).

SWITCHING CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$, unless otherwise noted)
Read Cycle

| Symbol | Parameter |  | Alternative Symbol | M5K4164S-15 |  | M5K4164S-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limits |  | Limits |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{c}} \mathrm{R}$ | Read cycle time |  | $\mathrm{t}_{\text {R }}$ | 260 |  | 330 |  | ns |
| tsu (R-CAS) | Read setup time before $\overline{\text { CAS }}$ |  | $\mathrm{t}_{\text {RCS }}$ | 0 |  | 0 |  | ns |
| th (CAS-A) | Read hold time after $\overline{\mathrm{CAS}}$ | (Note 11) | $\mathrm{t}_{\mathrm{RCH}}$ | 0 |  | 0 |  | ns |
| th (RAS-R) | Read hold time after $\overline{\text { RAS }}$ | (Note 11) | $\mathrm{t}_{\text {RRH }}$ | 20 |  | 25 |  | ns |
| tdis (CAS) | Output disable time | (Note 12) | $\mathrm{t}_{\text {OFF }}$ | 0 | 40 | 0 | 50 | ns |
| ta (CAS) | $\overline{\mathrm{CAS}}$ access time | (Note 13) | $\mathrm{t}_{\mathrm{cAC}}$ |  | 75 |  | 100 | ns |
| ta (RAS) | $\overline{\mathrm{RAS}}$ access time | (Note 14) | $t_{\text {RAC }}$ |  | 150 |  | 200 | ns |

Note 11: Either th (RAS-R). or th (CAS-R) must be satisfied for a read cycle.
Note 12: tdis (CAS)max defines the time at which the output achieves the open circuit condition and is not reference to $\mathrm{V}_{\mathrm{OH}}$ or $\mathrm{V}_{\mathrm{OL}}$.
Note 13: This is the value when $\operatorname{td}$ (RAS-CAS) $\geqq \operatorname{td}$ (RAS-CAS) max. Test conditions; Load $=2 T T L, C_{L}=100 \mathrm{pF}$
Note 14: This is the value when td (RAS-CAS) < td (RAS-CAS) max. When $\operatorname{td}$ (RAS-CAS) $\geqq \operatorname{td}$ (RAS-CAS)max, $\operatorname{ta}$ (RAS) will increase by the amount that $\operatorname{td}$ (rAS-CAS) exceeds the value shown. Test conditions ; Load $=2 \mathrm{TTL}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

## Write Cycle

| Symbol | Parameter |  | Alternative Symbol | M5K4164S-15 |  | M5K4164S-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limits |  | Limits |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{c}} \mathrm{w}$ | Write cycle time |  | $\mathrm{t}_{\mathrm{RC}}$ | 260 |  | 330 |  | ns |
| tsu (w-CAS) | Write setup time before CAS | (Note 17) | $\mathrm{t}_{\text {w }}$ | -10 |  | -10 |  | ns |
| th (cAs-w) | Write hold time after $\overline{\mathrm{CAS}}$ |  | ${ }^{\text {W }}$ WCH | 45 |  | 55 |  | ns |
| th (RAS-w) | Write hold time after RAS |  | $\mathrm{t}_{\text {WCR }}$ | 95 |  | 120 |  | ns |
| th (w-RAS) | RAS hold time after write |  | $t_{\text {RWL }}$ | 45 |  | 55 |  | ns |
| th (w-CAS) | $\overline{\text { CAS }}$ hold time after write |  | $t_{\text {cw }}$ | 45 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{w})$ | Write pulse width |  | $t_{\text {wp }}$ | 45 |  | 55 |  | ns |
| tsu (D-CAS) | Data-in setup time before $\overline{\text { CAS }}$ |  | $\mathrm{t}_{\mathrm{DS}}$ | 0 |  | 0 |  | ns |
| th (CAS-D) | Data-in hold time after CAS |  | $\mathrm{t}_{\mathrm{DH}}$ | 45 |  | 55 |  | ns |
| th (RAS-D) | Data-in hold time after $\overline{\text { RAS }}$ |  | $\mathrm{t}_{\text {DHR }}$ | 95 |  | 120 |  | ns |

Read-Write and Read-Modify-Write Cycles

| Symbol | Parameter |  | Alternative Symbol | $\frac{\text { M5K4164S-15 }}{\text { Limits }}$ |  | $\frac{\text { M5K4 164S-20 }}{\text { Limits }}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  | Min | Max | Min | Max |  |
| terw | Read-write cycle time | (Note 15) |  | $t_{\text {RWC }}$ | 280 |  | 340 |  | ns |
| tcrmw | Read-modify-write cycle time | (Note 16) | $t_{\text {RMWC }}$ | 310 |  | 390 |  | ns |
| th ( $w$-RAS) | $\overline{\text { RAS }}$ hold time after write |  | $\mathrm{t}_{\text {RWL }}$ | 45 |  | 55 |  | ns |
| th ( $w$-CAS) | $\overline{\text { CAS }}$ hold time after write |  | $t_{\text {cWL }}$ | 45 |  | 55 |  | ns |
| $t w(w)$ | Write pulse width |  | $\mathrm{t}_{\text {wP }}$ | 45 |  | 55 |  | ns |
| $\mathrm{tsu}_{\text {( }} \mathrm{R}$-CAS ) | Read setup time before CAS |  | $t_{\text {RCS }}$ | 0 |  | 0 |  | ns |
| td (RAS-w) | Delay time, $\overline{\mathrm{A} A S}$ to write | (Note 17) | $t_{\text {RWD }}$ | 120 |  | 150 |  | ns |
| td (CAS-w) | Delay time, CAS to write | (Note 18) | $\mathrm{t}_{\text {cWD }}$ | 60 |  | 80 |  | ns |
| tsu (D.W) | Data-in set-up time before write |  | $\mathrm{t}_{\mathrm{DS}}$ | 0 |  | 0 |  | ns |
| th ( $\mathrm{W}-\mathrm{D}$ ) | Data-in hold time after write |  | $\mathrm{t}_{\mathrm{DH}}$ | 45 |  | 55 |  | ns |
| tdis (CAS) | Output disable time |  | $\mathrm{t}_{\text {OfF }}$ | 0 | 40 | 0 | 50 | ns |
| ta (CAS) | $\overline{\text { CAS }}$ access time | (Note 13) | ${ }^{\text {t }}$ cac |  | 75 |  | 100 | ns |
| ta (RAS) | $\overline{\text { RAS access time }}$ | (Note 14) | $\mathrm{t}_{\text {RAC }}$ |  | 150 |  | 200 | ns |



17: tsu ( $W$-GAS), td (RAS-w), and td (CAS-w) do not define the limits of operation, but are included as electrical characteristics only. When tsu ( w -CAS) $\geqq \mathrm{tsu}$ ( w -CAS)min, an early-write cycle is performed, and the data output keeps the high-impedance state.
When $t d$ (RAS-w) $\geqq t d$ (RAS-w)min. and $t d$ (CAS- $w) \geqq t$ su( $W$-CAS)min a read-write cycle is performed, and the data of the selected address will be read out on the data output.
For all conditions other than those described above, the condition of data output (at access time and until $\overline{\mathrm{CAS}}$ goes back to $\mathrm{V}_{1 H}$ ) is not defined.
Page-Mode Cycle

| Symbol | Parameter | Alternative Symbol | M5K4164S-15 |  | M5K4164S-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{c} \text { PGR }}$ | Page-mode read cycle time | $t_{P C}$ | 145 |  | 190 |  | ns |
| $\mathrm{t}_{\mathrm{c} P \mathrm{PGW}}$ | Page-mode write cycle time | $\mathrm{t}_{\mathrm{PC}}$ | 145 |  | 190 |  | ns |
| $\mathrm{t}_{\text {cPGRW }}$ | Page-mode read-write cycle time | - | 180 |  | 230 |  | ns |
| t ${ }_{\text {cPGRMW }}$ | Page-mode read-modify-write cycle time | - | 190 |  | 245 |  | ns |
| tw (CASH) | $\overline{\text { CAS }}$ high pulse width | $\mathrm{t}_{\mathrm{CP}}$ | 60 |  | 80 |  | ns |

## Automatic Refresh Cycle

| Symbol | Parameter | Alternative Symbol | M5K4164S-15 |  | M5K4164S-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max |  |
| to (REF) | Automatic Refresh Cycle Time | $t_{\text {FC }}$ | 260 |  | 330 |  | ns |
| $\mathrm{tw}_{\text {(RASH) }}$ | $\overline{\mathrm{RAS}}$ high pulse width | $\mathrm{t}_{\text {RP }}$ | 395 |  | 480 |  | ns |
| td (RAS-REF) | Deelay time, $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{REF}}$ | $\mathrm{t}_{\text {RFO }}$ | 100 |  | 120 |  | ns |
| tw (REFL) | $\overline{\text { REF }}$ low pulse width | $\mathrm{t}_{\text {FP }}$ | 80 | 8000 | 100 | 8000 | ns |
| tw (REFH) | $\overline{\mathrm{REF}}$ high pulse width | $\mathrm{t}_{\mathrm{FI}}$ | 135 |  | 150 |  | ns |
| Id (REF-RAS) | Delay time, $\overline{\text { REF }}$ to $\overline{\text { RAS }}$ | $\mathrm{t}_{\text {FSR }}$ | 30 |  | 30 |  | ns |
| tsu (ref-ras) | $\overline{\mathrm{REF}}$ pulse setup time before $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {fRD }}$ | 295 |  | 360 |  | ns |

## Self-Refresh Cycle

| Symbol | Parameter | Alternative Symbol | $\frac{\text { M5K4164S-15 }}{\text { Limits }}$ |  | $\text { M5K } 4164 \mathrm{~S}-20$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  | Min | Max | Min | Max |  |
| td (RAS-REF) | Delay time, $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{REF}}$ | $\mathrm{t}_{\text {RFD }}$ | 100 |  | 120 |  | ns |
| $\mathrm{t}_{\mathrm{W} \text { (REFL) }}$ | REF low pulse width | $\mathrm{t}_{\text {FBP }}$ | 8000 | $\infty$ | 8000 | $\infty$ | ns |
| td (REF-RAS) | Delay time, $\overline{\mathrm{REF}}$ to $\overline{\mathrm{RAS}}$ | $\mathrm{t}_{\text {FBR }}$ | 295 |  | 360 |  | ns |

TIMING DIAGRAMS (Note 17)


Write Cycle (Early Write) (Note 18)


MITSUBISHI LSIs
M5K4164S-15, S-20

## 65 536-BIT ( 65 536-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles (Note 18)

$\overline{\text { RAS }}$-Only Refresh Cycle (Note 19)


Q
$\mathrm{VOH}_{\mathrm{OH}}-$
$\mathrm{VOL}_{\mathrm{O}}-$

Note 17
猃
× $18 \times 1 \times 1$
Indicates the don't care input

The center-line indicates the high-impedance state

MITSUBISHI LSIs
M5K4164S-15, S-20

Page-Mode Read Cycle (Note 18)


Page-Mode Write Cycle (Note 18)


Automatic Pulse Refresh Cycle (Multiple Pulse) (Note 20)


Automatic Pulse Refresh Cycle (Single Puise) (Note 20)


Self-Refresh Cycle (Note 20)


Hidden Automatic Pulse Refresh Cycle


Hidden Self-Refresh Cycle


Note 21: If the pin $1(\overline{R E F})$ function is not used, pin 1 may be left open (not connect).
Hidden Refresh Cycle (Note 18)


TYPICAL CHARACTERISTICS NORMALIZED ACCESS TIME VS. Vcc SUPPLY Voltage


SUPPLY VOLTAGE $V_{C C}(V)$

NORMALIZED ACCESS TIME VS. LOAD CAPACITANCE


AVERAGE SUPPLY CURRENT FROM V $C$, OPERATING MODE VS. AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE


Ambient temperature $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

AVERAGE SUPPLY CURRENT FROM Vcc, OPERATING MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM $\mathrm{V}_{\mathrm{cc}}$, OPERATING MODE VS. FREQUENCY


SUPPLY CURRENT FROM $V_{C C}$. STANDBY MODE VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

AVERAGE SUPPLY CURRENT FROM Vcc, REFRESH MODE VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

AVERAGE SUPPLY CURRENT FROM VCc, REFRESH MODE VS. FREQUENCY


FREQUENCY $\mathrm{f}(\phi)(\mathrm{MHz})$

SUPPLY CURRENT FROM VCc, STANDBY MODE VS. AMBIENT TEMPERATURE


Ambient temperature $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

AVERAGE SUPPLY CURRENT FROM $V_{C C}$, REFRESH MODE VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )

AVERAGE SUPPLY CURRENT FROM VCc, PAGE MODE VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

AVERAGE SUPPLY CURRENT FROM VCC, PAGE MODE VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM VCc, AUTO REFRESH MODE VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

AVERAGE SUPPLY CURRENT FROM VCc, AUTO REFRESH MODE VS. FREQUENCY

AVERAGE SUPPLY CURRENT FROM VCC,


FREQUENCY $f(\phi)(M H z)$

AVERAGE SUPPLY CURRENT FROM Vcc. PAGE MODE VS. FREQUENCY


AVERAGE SUPPLY CURRENT FROM VCc, AUTO REFRESH MODE VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

SUPPLY CURRENT FROM VCc,
SELF REFRESH MODE VS. SUPPLY VOLTAGE


SUPPIY VOLTAGE $V_{C C}(V)$


AMBIENT TEMPERATURE Ta ( $\left.{ }^{\circ} \mathrm{C}\right)$
$\overline{\text { RAS }}, \overline{\text { CAS }}, \bar{W}, \overline{R E F}$ INPUT VOLTAGE $\mathrm{V}_{\mathrm{IH} 1}, \mathrm{~V}_{\text {IL1 }}$ VS. AMBIENT TEMPERATURE

$\mathrm{A}_{0} \sim \mathrm{~A}_{7}, \mathrm{D}_{\text {IN }}$ INPUT VOLTAGE $\mathrm{V}_{\text {IH2 }}, \mathrm{V}_{\text {IL2 }}$ VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )


SUPPLY VOLTAGE VCC (V)
$A_{0} \sim A_{7}, D_{\text {IN }}$ INPUT VOLTAGE $V_{\text {IH2 }}, V_{\text {IL2 }}$ VS. SUPPLY VOLTAGE


SUPPLY CURRENT VS. TIME


TIME

SUPPLY CURRENT VS. TIME


TIME

## DESCRIPTION

This is a family of 65536 -word by 1 -bit dynamic RAMs, fabricated with the high performance N -channel silicongate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell privide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16 -pin package configuration and an increase in system densities. The M5K4164NS operates on a 5 V power supply using the on-chip substrate bias generator.

FEATURES

- Performance ranges

| Type name | Access time <br> $($ max $)$ <br> $(\mathrm{ns})$ | Cycle time <br> $(\mathrm{min})$ <br> $(\mathrm{ns})$ | Power dissipation <br> $(\mathrm{typ})$ <br> $(\mathrm{mW})$ |
| :---: | :---: | :---: | :---: |
| M5K4 164NS-15 | 150 | 260 | 200 |
| M5K4 164NS-20 | 200 | 330 | 170 |

- Standard 16-pin package
- Single $5 \mathrm{~V} \pm 10 \%$ supply
- Low standby power dissipation: 28.0 mW (max)
- Low operating power dissipation: $\begin{array}{lll}\text { M5K4164NS -15 } & 275 \mathrm{~mW} & \text { (max) } \\ \text { M5K4164NS-20 } & 250 \mathrm{~mW} & \text { (max) }\end{array}$
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\text { RAS-only refresh, and page-mode }}$ capabilities

PIN CONFIGURATION (TOP VIEW)


- All input terminals have low input capaciatance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles every 2 ms (16K dynamic RAMs M5K4116P, S compatible)
- $\overline{\mathrm{CAS}}$ controlled output allows hidden refresh.
- Output data can be held infinitely by CAS.
- Interchangeable with Mostek's MK4564 and Motorola's MCM 6665 in pin configuration.


## APPLICATION

- Main memory unit for computers.



## FUNCTION

The M5K4164NS provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text { RAS }}$-only refresh, and delayedwrite. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

| Operation | Inputs |  |  |  |  |  | Output | Refresh | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | W | D | Row address | Column address | Q |  |  |
| Read | ACT | ACT | NAC | DNC | APD | APD | VLD | YES | Page mode identical except refresh is NO. |
| Write | ACT | ACT | ACT | VLD | APD | APD | OPN | YES |  |
| Read-modify-write | ACT | ACT | ACT | VLD | APD | APD | VLD | YES |  |
| RAS-only refresh | ACT | NAC | DNC | DNC | APD | DNC | OPN | YES |  |
| Hidden refresh | ACT | ACT | DNC | DNC | APD | DNC | VLD | YES |  |
| Standby | NAC | DNC | DNC | DNC | DNC | DNC | OPN | NO |  |

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

## SUMMARY OF OPERATIONS

## Addressing

To select one of the 65536 memory cells in the M5K4164NS the 16 -bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ( $\overline{\mathrm{RAS}}$ ) latches the 8 row-address bits; next, the negativegoing edge of the column-address-strobe pulse ( $\overline{\mathrm{CAS}}$ ) latches the 8 column-address bits. Timing of the $\overline{\text { RAS }}$ and $\overline{\mathrm{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}} \mathrm{t}_{\mathrm{d} \text { (RAS-CAS) }}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\mathrm{CAS}}$ control signals are inhibited almost until $\mathrm{t}_{\mathrm{d}(\mathrm{RAS}-\mathrm{CAS} \text { ) max }}$ ('gated $\overline{\mathrm{CAS}}{ }^{\prime}$ operation). The external CAS signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text { RAS }}$ CAS $)$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{C A S}$ has already been released, so that the internal $\overline{\text { CAS }}$ control signals are controlled by the externally applied $\overline{\mathrm{CAS}}$, which also controls the access time.

## Data Input

Data to be written into a selected cell is strobed by the later of the two negative transistons of $\bar{W}$ input and $\overline{\text { CAS }}$ input. Thus when the $\bar{W}$ input makes its negative transition prior to $\overline{\mathrm{CAS}}$ input (early write), the data input is strobed by $\overline{\mathrm{CAS}}$, and the negative transition of $\overline{\mathrm{CAS}}$ is set as the
reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\bar{W}$ input makes its negative transition after $\overline{\mathrm{CAS}}$, the $\bar{W}$ negative transition is set as the reference point for setup and hold times.

## Data Output Control

The output of the M5K4164NS is in the high-impedance state when $\overline{\mathrm{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\mathrm{CAS}}$ goes high, irrespective of the condition of $\overline{\text { RAS. }}$

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K4164NS, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\mathrm{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

## 1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

## 2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$.

## 3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\mathrm{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a highimpedance state. This means that $\overline{\mathrm{CAS}}$ and/or $\overline{\mathrm{RAS}}$ can both be decoded for chip selection.

## 4. Extended-Page Boundary

By decoding $\overline{\mathrm{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\mathrm{RAS}}$ must be applied to all devices.

## Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text { RAS }}$, because once the row address has been strobed, $\overline{\text { RAS }}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

## Refresh

Each of the 128 rows $\left(A_{0} \sim A_{6}\right)$ of the M5K4164NS must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5K4164NS are as follows.

## 1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ( $\overline{\mathrm{RAS}}$ ) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "write-OR" outputs since output bus contention will occur.

## 2. $\overline{\text { RAS Only Refresh }}$

A $\overline{\mathrm{RAS}}$-only refresh cycle is the recommended technique for most àplications to provide for data retention. A $\overline{\text { RAS-only }}$ refresh cycle maintains the output in the high-impedance state with a typical power reduction of $20 \%$ over a read or write cycle.

## 3. Hidden Refresh

A features of the M5K4164NS is that refresh cycles may be performed while maintaining valid data at the output pin by extending the $\overline{\mathrm{CAS}}$ active time from a previous memory read cycle. This feature is refered to as hidden refresh.

Hidden refresh is performed by holding $\overline{\mathrm{CAS}}$ at $V_{I L}$ and taking $\overline{\mathrm{RAS}}$ high and after a specified precharge period, executing a $\overline{\mathrm{RAS}}$-only cycling, but with $\overline{\mathrm{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\mathrm{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

## Power Dissipation

Most of the circuitry in the M5K4164NS is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ are decoded and applied to the M5K4164NS as chip-select in the memory system, but if $\overline{\mathrm{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\mathrm{CAS}}$ condition, minimizing system power dissipation.

## Power Supplies

The M5K4164NS operates on a single 5 V power supply.
A wait of some $500 \mu \mathrm{~s}$ and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Paramater | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | With respect to $V_{\text {SS }}$ | -1-7 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | -1-7 | V |
| $\mathrm{V}_{0}$ | Output voltage |  | -1-7 | $\checkmark$ |
| 10 | Output current |  | 50 | mA |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | -65-150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted) (Note 1)

| Symbol | Parameter | Limits |  |  | Unit |
| :--- | :--- | ---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\mathrm{CC}}$ | Supply voltage | $\mathbf{4 . 5}$ | 5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{SS}}$ | Supply voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage, all inputs | 2.4 |  | 6.5 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage, all inputs | -2 |  | 0.8 | V |

Note 1: All voltage values are with respect to $V_{S S}$
ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted) (Note 2)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ | 2.4 |  | $\mathrm{V}_{\mathrm{CG}}$ | V |
| VoL | Low-level output voltage |  | $\mathrm{I}_{\mathrm{OL}}=4.2 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| loz | Off-state output current |  | Q floating $\quad 0 \mathrm{~V} \leqq \mathrm{~V}_{\text {OUT }} \leqq 5.5 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $l_{1}$ | Input current |  | $0 \mathrm{~V} \leqq \mathrm{~V}_{1 / \mathrm{N}} \leqq 6.5 \mathrm{~V}$, All other pins $=0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\operatorname{lcC1}(\mathrm{AV})$ | Average supply current from $\mathrm{V}_{\mathrm{CC}}$. operating (Note 3, 4) | M5K4164NS-15 | $\overline{\text { RAS }}, \overline{\text { CAS }}$ cycling <br> $\mathrm{t}_{\mathrm{CR}}=\mathrm{t}_{\mathrm{CW}}=$ min output open |  |  | 50 | mA |
|  |  | M5K4164NS-20 |  |  |  | 45 | mA |
| ${ }^{\text {CC2 }}$ | Supply current from $\mathrm{V}_{\mathrm{CC}}$, standby |  | $\overline{\text { RAS }}=\mathrm{V}_{1 H}$ output open |  |  | 5 | mA |
| ICC3(AV) | Average supply current from $\mathrm{V}_{\mathrm{CC}}$, refreshing (Note 3) | M5K4164NS-15 | $\overline{\text { RAS }}$ cycling $\quad \overline{\mathrm{CAS}}=\mathrm{V}_{1 H}$ |  |  | 40 | mA |
|  |  | M5K4164NS-20 | ${ }^{\text {t }} \mathrm{C}(\overline{\text { REF }})=$ min, output open |  |  | 35 | mA |
| ICC4(AV) | Average supply current from $\mathrm{V}_{\mathrm{Cc}}$. page mode (Note 3, 4) | M5K4164NS-15 | $\overline{\text { RAS }}=\mathrm{V}_{\text {IL }}, \overline{\mathrm{CAS}}$ cycling |  |  | 40 | mA |
|  |  | M5K4164NS-20 | $\mathrm{t}_{\mathrm{CPG}}=$ min, output open |  |  | 35 | mA |
| $\mathrm{C}_{1}(\mathrm{~A})$ | Input capacitance, address inputs |  | $\begin{aligned} & V_{1}=V_{S S} \\ & f=1 \mathrm{MHz} \\ & V_{1}=25 \mathrm{mVrms} \end{aligned}$ |  |  | 5 | pF |
| $\mathrm{C}_{1}(\mathrm{D})$ | Input capacitance, data input |  |  |  |  | 5 | pF |
| $\mathrm{Cl}_{\text {( }}$ ( ) | Input capacitance, write control input |  |  |  |  | 7 | pF |
| $\mathrm{C}_{1}$ (RAS) | Input capacitance, $\overline{\mathrm{RAS}}$ input |  |  |  |  | 10 | pF |
| $\mathrm{Cl}_{1}$ (cas) | Input capacitance, $\overline{\mathrm{CAS}}$ input |  |  |  |  | 10 | pF |
| $\mathrm{C}_{0}$ | Output capacitance |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{1}=25 \mathrm{mVrms}$ |  |  | 7 | pF |

Note 2: Current flowing into an IC is positive ; out is negative.
3: $\operatorname{ICC1}(A V), I_{\operatorname{CC3}(A V)}$, and $\operatorname{ICCA}(A V)$ are deperident on cycle rate. Maximum current is measured at the fastest cycle rate.
4: $I_{C C I}(\mathrm{AV})$ and $I_{\mathrm{CCA}}(\mathrm{AV})$ are dependent on output loading. Specified values are obtained with the output open.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)
( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}$, unless otherwise noted, See notes 5, 6 and 7 )

| Symbol | Parameter |  | Alternative Symbol | $\frac{\text { M5K } 4164 N S-15}{\text { Limits }}$ |  | $\frac{\text { M5K 4 164NS-20 }}{\text { Limits }}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{C} R \mathrm{~F}}$ | Refresh cycle time |  |  | $\mathrm{t}_{\text {REF }}$ |  | 2 |  | 2 | ms |
| $\mathrm{t}_{\mathrm{W}}$ (RASH) | $\overline{\text { RAS }}$ high pulse width |  | $\mathrm{t}_{\text {RP }}$ | 100 |  | 120 |  | ns |
| $\mathrm{t}_{\mathrm{W} \text { (RASL) }}$ | $\overline{\mathrm{RAS}}$ low pulse width |  | $\mathrm{t}_{\text {RAS }}$ | 150 | 10000 | 200 | 10000 | ns |
| $\mathrm{t}_{\text {W (CASL) }}$ | $\overline{\text { CAS }}$ low pulse width |  | $t_{\text {cas }}$ | 75 | $\infty$ | 100 | $\infty$ | ns |
| $\mathrm{t}_{\text {W (CASH }}$ ) | $\overline{\text { CAS }}$ high pulse width | (Note 8) | $\mathrm{t}_{\text {CPN }}$ | 35 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (RAS-CAS) | $\overline{\mathrm{CAS}}$ hold time after $\overline{\mathrm{R} \bar{A} \mathrm{~S}}$ |  | $\mathrm{t}_{\mathrm{CSH}}$ | 150 |  | 200 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (CAS-RAS) | $\overline{\text { RAS }}$ hoid time after $\overline{\mathrm{CAS}}$ |  | $\mathrm{t}_{\text {RSH }}$ | 75 |  | 100 |  | ns |
| $t_{\text {d }}$ (CAS-RAS) | Delay time, $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{RAS}}$ | (Note 9) | $t_{\text {CRP }}$ | -20 |  | -20 |  | ns |
| $t_{d \text { (RAS-CAS) }}$ | Delay time, $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ | (Notel10) | $t_{\text {RCD }}$ | 25 | 75 | 30 | 100 | ns |
| $t$ Su(RA-RAS) | Row address setup time before $\overline{\mathrm{RAS}}$ |  | $\mathrm{t}_{\text {ASR }}$ | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {su (CA-CAS }}$ | Column address setup time before $\overline{\text { CAS }}$ |  | ${ }^{\text {t }}$ ASC | -5 |  | -5 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (RAS-RA) | Row address hold time after $\overline{\text { RAS }}$ |  | $t_{\text {RAH }}$ | 20 |  | 25 |  | ns |
| $t_{n}$ (CAS-CA) | Column address hold time after $\overline{\overline{C A S}}$ |  | $\mathrm{t}_{\mathrm{CAH}}$ | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (RAS-CA) | Column address hold time after RAS |  | ${ }_{t}$ AR | 95 |  | 120 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\text {THL }} \\ & \mathrm{t}_{\text {TLH }} \\ & \hline \end{aligned}$ | Transition time |  | ${ }^{t}$ T | 3 | 35 | 3 | 50 | ns |

Note 5: An initial pause of $500 \mu \mathrm{~s}$ is required after power-up followed by any eight $\overline{\mathrm{RAS}}$ or $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ cycles before proper device operation is achieved.
6: The switching characteristics are defined as $\mathrm{t}_{\mathrm{THL}}=\mathrm{t}_{\mathrm{TLH}}=5 \mathrm{~ns}$.
7: Reference levels of input signals are $V_{I H}$ min. and $V_{I L}$ max. Reference levels for transition time are also between $V_{I H}$ and $V_{I L}$.
8. Except for page-mode.

10: Operation within the $\operatorname{td}$ (RAS-CAS) max limit insures that $t_{a}$ (RAS) max can be met. $t_{d}$ (RAS-CAS) max is specified reference point only;if td (RAS-CAS) is greater than the specified td (RAS-CAS) max limit, then access time is controlled exclusively by $\mathrm{t}_{\mathrm{a}}$ (CAS).


SWITCHING CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted) Read Cycle

| Symbol | Parameter |  | Alternative Symbol | M5K4164NS-15 |  | $\frac{\text { M5K 4164NS-20 }}{\text { Limits }}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limits |  |  |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{C}} \mathrm{R}$ | Read cycle time |  | $\mathrm{t}_{\text {RC }}$ | 260 |  | 330 |  | ns |
| tsu (R-CAS) | Read setup time before $\overline{\mathrm{CAS}}$ |  | $t_{\text {RCS }}$ | 0 |  | 0 |  | ns |
| th (CAS-R) | Read hold time after $\overline{\mathrm{CAS}}$ | (Note 11) | $\mathrm{t}_{\mathrm{RCH}}$ | 0 |  | 0 |  | ns |
| th(RAS-R) | Read hold time after $\overline{\mathrm{RAS}}$ | (Note 11) | $\mathrm{t}_{\text {RRH }}$ | 20 |  | 25 |  | ns |
| tdis (CAS) | Output disable time | (Note 12) | $\mathrm{t}_{\text {OFF }}$ | 0 | 40 | 0 | 50 | ns |
| ta (CAS) | $\overline{\text { CAS }}$ access time | (Note 13) | $\mathrm{t}_{\text {cac }}$ |  | 75 |  | 100 | ns |
| ta (RAS) | $\overline{\text { RAS }}$ access time | (Note 14) | $t_{\text {RAC }}$ |  | 150 |  | 200 | ns |

Note 11: Either th (RAS-R) or th (CAS-R) must be satisfied for a read cycle.
Note 12: tdis (CAS)max defines the time at which the output achieves the open circuit condition and is not reference to $\mathrm{V}_{\mathrm{OH}}$ or $\mathrm{V}_{\mathrm{OL}}$.
Note 13: This is the value when td (RAS-CAS) $\geqq t \mathrm{td}$ (RAS-CAS) max. Test conditions; Load $=2 \mathrm{TTL}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
Note 14: This is the value when $\operatorname{td}$ (RAS-CAS) $<\operatorname{td}_{\text {(RAS-CAS) }}$ max. When $\operatorname{td}$ (RAS-CAS) $\geqq \operatorname{td}$ (RAS-CAS)max, $\operatorname{ta}$ (RAS) will increase by the amount that td (rAs-CAS).exceeds the value shown. Test conditions: Load $=2 T \mathrm{TL} C_{L}=100 \mathrm{pF}$

## Write Cycle

| Symbol | Parameter |  | Alternative Symbol | M5K4164NS-15 |  | M5K4164NS-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limits |  | Limits |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{c}} \mathrm{w}$ | Write cycle time |  | $\mathrm{t}_{\mathrm{RC}}$ | 260 |  | 330 |  | ns |
| tsu (w-CAS) | Write setup time before $\overline{\mathrm{CAS}}$ | (Note 17) | $t_{\text {wCs }}$ | -10 |  | -10 |  | ns |
| th (CAS-w) | Write hold time after $\overline{\mathrm{CAS}}$ |  | $\mathrm{t}_{\mathrm{WCH}}$ | 45 |  | 55 |  | ns |
| th (rAS-w) | Write hold time after $\overline{\text { RAS }}$ |  | $t_{\text {WCR }}$ | 95 |  | 120 |  | ns |
| th (w-RAS) | RAS hold time after write |  | $\mathrm{t}_{\text {RWL }}$ | 45 |  | 55 |  | ns |
| th (w-CAS) | $\overline{\text { CAS }}$ hold time after write |  | $\mathrm{t}_{\text {cWL }}$ | 45 |  | 55 |  | ns |
| tw (w) | Write pulse width |  | $\mathrm{t}_{\text {wP }}$ | 45 |  | 55 |  | ns |
| tsu (D-CAS) | Data-in setup time before $\overline{\text { CAS }}$ |  | $\mathrm{t}_{\text {DS }}$ | 0 |  | 0 |  | ns |
| th (CAS-D) | Data-in hold time after $\overline{\mathrm{CAS}}$ |  | $\mathrm{t}_{\mathrm{DH}}$ | 45 |  | 55 |  | ns |
| th (RAS-D) | Data-in hold time after $\overline{\mathrm{RAS}}$ |  | $\mathrm{t}_{\text {DHR }}$ | 95 |  | 120 |  | ns |

Read-Write and Read-Modify-Write Cycles

| Symbol | Parameter |  | Alternative <br> Symbol | M5K4164NS-15 |  | M5K4164NS-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Limits |  | Limits |  |  |
|  |  |  |  | Min | Max | Min | Max |  |
| torw | Read-write cycle time | (Note 15) | $t_{\text {RWC }}$ | 280 |  | 340 |  | ns |
| t CRMW | Read-modify-write cycle time | (Note 16) | $t_{\text {RMWC }}$ | 310 |  | 390 |  | ns |
| th (w-RAS) | $\overline{\mathrm{RAS}}$ hold time after write |  | $\mathrm{t}_{\text {RWL }}$ | 45 |  | 55 |  | ns |
| th (w-CAS) | $\overline{\text { CAS }}$ hold time after write |  | $\mathrm{t}_{\text {CWL }}$ | 45 |  | 55 |  | ns |
| tw (w) | Write pulse width |  | $t_{\text {WP }}$ | 45 |  | 55 |  | ns |
| tsu (R-CAS) | Read setup time before $\overline{\text { CAS }}$ |  | $t_{\text {RCS }}$ | 0 |  | 0 |  | ns |
| td (RAS-w) | Delay time, $\overline{\text { RAS }}$ to write | (Note 17) | $t_{\text {RWD }}$ | 120 |  | 150 |  | ns |
| td (CAS-W) | Delay time, $\overline{\text { CAS }}$ to write | (Note 17) | $\mathrm{t}_{\text {cWD }}$ | 60 |  | 80 |  | ns |
| tsu(D-W) | Data-in set-up time before write |  | $\mathrm{t}_{\text {DS }}$ | 0 |  | 0 |  | ns |
| th (w-D) | Data-in hold time after write |  | $\mathrm{t}_{\mathrm{DH}}$ | 45 |  | 55 |  | ns |
| tdis (CAS) | Output disable time |  | $\mathrm{t}_{\text {OFF }}$ | 0 | 40 | 0 | 50 | ns |
| ta (CAS) | $\overline{\text { CAS }}$ access time | (Note 13) | $\mathrm{t}_{\text {CAC }}$ |  | 75 |  | 100 | ns |
| ta (RAS) | $\overline{\text { RAS }}$ access time | (Note 14) | $t_{\text {RAC }}$ |  | 150 |  | 200 | ns |



17: tsu (W-CAS), td (RAS-W), and td (CAS-W) do not define the limits of operation, but are included as electrical characteristics only. When $\mathrm{tsu}(W-C A S) \geqq t s u(W-C A S) m i n$, an early-write cycle is performed, and the data output keeps the high-impedance state.
 on the data output.
For all conditions other than those described above, the condition of data output (at access time and until $\overline{\mathrm{CAS}}$ goes back to $V_{1 H}$ ) is not defined.
Page-Mode Cycle

| Symbol | Parameter | Alternative Symbol | M5K4164NS-15 |  | M5K4164NS-20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  | Limits |  |  |
|  |  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\text {cPGR }}$ | Page-mode read cycle time | $\mathrm{t}_{\mathrm{PC}}$ | 145 |  | 190 |  | ns |
| $t_{\text {cPGW }}$ | Page-mode write cycle time | tPC | 145 |  | 190 |  | ns |
| $\mathrm{t}_{\text {cPGRW }}$ | Page-mode read-write cycle time | -- | 180 |  | 230 |  | ns |
| $\mathrm{t}_{\text {cPGRMW }}$ | Page-mode read-modify-write cycle time | - | 190 |  | 245 |  | ns |
| tw (CASH) | $\overline{\text { CAS }}$ high pulse width | $\mathrm{t}_{\mathrm{CP}}$ | 60 |  | 80 |  | ns |

TIMING DIAGRAMS (Note 17 )


## Write Cycle (Early Write)



[^2]Read-Write and Read-Modify-Write Cycles

$\overline{\text { RAS-Only Refresh Cycle (Note } 18)}$


Q


Note 17.


Note 18. $\overline{\mathrm{CAS}}=V_{\mathbb{H}}, \bar{W}, A_{7}, D=$ don't care.


## Page-Mode Read Cycle



Page-Mode Write Cycle


Hidden Refresh Cycle


TYPICAL CHARACTERISTICS

NORMALIZED ACCESS TIME VS. $V_{\text {cc }}$ SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

NORMALIZED ACCESS TIME VS. LOAD CAPACITANCE


LOAD CAPACITANCE (pF)

AVERAGE SUPPLY CURRENT FROM VCc, OPERATING MODE VS.
AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )

AVERAGE SUPPLY CURRENT FROM Vcc, OPERATING MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM VCC, OPERATING MODE VS. FREQUENCY


SUPPLY CURRENT FROM VCC, STANDBY MODE VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

AVERAGE SUPPLY CURRENT FROM VCC, REFRESH MODE VS. SUPPLY VOLTAGE


SUPPLY VOLTAGE $V_{C C}(V)$

AVERAGE SUPPLY CURRENT FROM VCC, REFRESH MODE VS. FREQUENCY


SUPPLY CURRENT FROM $V_{C C}$, STANDBY MODE VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )

AVERAGE SUPPLY CURRENT FROM VCc, REFRESH MODE VS. AMBIENT TEMPERATURE


AVERAGE SUPPLY CURRENT FROM Vcc, PAGE MODE VS. SUPPLY VOLTAGE


AVERAGE SUPPLY CURRENT FROM Vcc, PAGE MODE VS. AMBIENT TEMPERATURE


AMBIENT TEMPERATURE $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$
$\overline{\operatorname{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{W}}, \overline{\mathrm{REF}}$ INPUT VOLTAGE $\mathbf{V}_{\text {IH1 }}, \mathrm{V}_{\text {IL1 }}$ VS. SUPPLY VOLTAGE


SUPply Voltage VCC (V)


SUPPLY VOLTAGE VCC (V)

AVERAGE SUPPLY CURRENT FROM VCc. PAGE MODE VS. FREQUENCY

$\overline{\text { RAS }}, \overline{\text { CAS }}, \bar{W}, \overline{R E F}$ INPUT VOLTAGE $\mathbf{V}_{\text {IH1 }}, \mathbf{V}_{\text {IL1 }}$ VS. AMBIENT TEMPERATURE

ambient temperature $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$
$A_{0} \sim A_{7}, D_{\text {IN }}$ INPUT VOLTAGE VIH2, $V_{\text {IL2 }}$ VS. AMBIENT TEMPERATURE

ambient temperature $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

SUPPLY CURRENT VS. TIME


TIME

## DESCRIPTION

This is a family of 4096-bit static RAMs organized as 1024 words of 4 bits and designed for simple interfacing. They are fabricated using N -channel silicon-gate MOS technology. They operate with a single 5 V supply, as does TTL, and the inputs and outputs are directly TTL compatible. I/O terminals are common.

## FEATURES

| Parameter | M5L 2114LP-2 | M5L 2114LP-3 | M5L 2114LP |
| :---: | :---: | :---: | :---: |
| Access time $(\max )$ | 200 ns | 300 ns | 450 ns |
| Cycle time $(\min )$ | 200 ns | 300 ns | 450 ns |

- Low power dissipation: $50 \mu \mathrm{w} /$ bit (typ)
- Single 5 V supply voltage ( $\pm 10 \%$ tolerance)
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- All outputs are three-state, with OR-tie capability
- Easy memory expansion by chip-select ( $\overline{\mathrm{CS}}$ ) input
- Common data I/O terminals
- Interchangeable with Intel's 2114L and TI's TMS4045 in pin configuration and electrical characteristics


## APPLICATION

- Small-capacity memory units


## FUNCTION

These devices operate with a single 5 V power supply, and the inputs and outputs are directly compatible with TTL. All circuits are completely static, rendering external clock and refresh operations unnecessary, and making the members of the series extremely easy to use. Common data input and output terminals are provided.

## PIN CONFIGURATION (TOP VIEW)

## Outline 18P4

During a write cycle, when a location is designated by address signals $A_{0} \sim A_{9}$ and the $R / W$ signal goes low, the data at the I/O terminals is written.

During a read cycle, when the R/W signal goes high and a location is designated by address signals $A_{0} \sim A_{9}$, the data of the designated address is available at the I/O terminals.

When signal $\overline{\mathrm{CS}}$ is high, the chip is in the non-selectable state, disabling both reading and writing. !n this case the data outputs are in the floating (high-impedance) state, useful for OR-ties with the output terminals of other chips.


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage | With respect to GND | -0.5~7 | $V$ |
| $V_{1}$ | Input voltage |  | -0.5-7 | $\checkmark$ |
| $\mathrm{V}_{0}$ | Output voltage |  | -0.5-7 | $\checkmark$ |
| $\mathrm{Pd}_{\text {d }}$ | Maximum power dissipation | Ta $=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating free-air ambient temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tsig | Storage temperature range |  | $-65-150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | L.imits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCc | Supply voltage | 4.5 | 5 | 5.5 | V |
| VIL | Low-level input voltage | $-0.5$ |  | 0.8 | V |
| VIH | High-level input voltage | 2 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | High-level input voltage |  | 2 |  | Vcc | V |
| VIL | Low-level input voltage |  | -0.5 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| VOH | High-level output voltage | $\mathrm{IOH}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.4 |  |  | V |
| VOL | Low-level output voltage | $10 \mathrm{~L}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| 1 | Input current | $\mathrm{V}_{1}=0 \sim 5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| lozh | Off-state high-level output current | $V_{1}(\overline{\mathrm{CS}})=2 \mathrm{~V}, \mathrm{~V}_{0}=2.4 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IozL | Off-state low-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS}})=2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Icc | Supply curient from $\mathrm{V}_{\mathrm{CC}}$ | $V_{1}=5.5 \mathrm{~V}$, (all inputs), output open, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 40 | 65 | mA |
| Ci | Input capacitance, all inputs | $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}, \mathrm{V}_{\mathrm{i}}=25 \mathrm{mVrms}, \mathrm{f}=1 \mathrm{MHz}$ |  | 3 | 5 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{\mathrm{o}}=\mathrm{GND}, \mathrm{V}_{\mathrm{O}}=25 \mathrm{mVrms}, \mathrm{f}=1 \mathrm{MHz}$ |  | 5 | 8 | pF |

Note 1: Current flowing into an IC is positive; out is negative.
TIMING REQUIREMENTS (For Write Cycle) $\left(\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CD}}=5 \mathrm{~V} \pm 10 \%\right.$, unless otherwise noted) (Noie 2 )

| Symbol | Parameter | Alt. symbol | M5L 2114L P-2 |  |  | M5L 2114L P-3 |  |  | M5L 2114LP |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{C}}$ (WR) | Write cycle time | ${ }_{\text {two }}$ | 200 |  |  | 300 |  |  | 450 |  |  | ns |
|  | Address setup time with respect to write pulse |  | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $t_{W}(W R)$ | Write pulse width | $\mathrm{t}_{\text {w }}$ | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| $t_{\text {wr }}$ | Write recovery time | $\mathrm{t}_{\text {WR }}$ | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {Su }}(\mathrm{DA})$ | Data setup time | $\mathrm{t}_{\text {DW }}$ | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| th( DA ) | Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {Su }}(\overline{C S})$ | Chip select setup time |  | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| tpxz(WR) | Output disable time with respect to write pulse | totw |  |  | 40 |  |  | 80 |  |  | 100 | ns |

SWITCHING CHARACTERISTICS (For Read Cycle) ( $\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 10 \%$. unless otherwise noted) (Note 2)

| Symbol | Parameter | Alt. symbol | M5L 2114L P-2 |  |  | M5L 2114LP-3 |  |  | M5L 2114LP |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{C} \text { (RD) }}$ | Read cycle time | $\mathrm{t}_{\mathrm{RC}}$ | 200 |  |  | 300 |  |  | 450 |  |  | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{AD})$ | Address access time | $t_{A}$ |  |  | 200 |  |  | 300 |  |  | 450 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\overline{\mathrm{CS}})$ | Chip select access time | $\mathrm{t}_{\mathrm{CO}}$ |  |  | 80 |  |  | 100 |  |  | 120 | ns |
| $t_{p \times z(\overline{c s})}$ | Output disable time with respect to chip select | totd |  |  | 40 |  |  | 80 |  |  | 100 | ns |
| $t_{d v}(A D)$ | Data valid time with respect to address | toha | 50 |  |  | 50 |  |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{PZX}(\overline{\mathrm{CS}})}$ | Chip select to output active | $\mathrm{t}_{\mathrm{cx}}$ | 20 |  |  | 20 |  |  | 20 |  |  | ns |

TIMING DIAGRAMS

## Read Cycle



Write Cycle


Note : 2 Test conditions

| Input pulse level | $0.8 \sim 2 \mathrm{~V}$ |
| :--- | ---: |
| Input pulse rise time | 20 ns |
| Input pulse fall time | 20 ns |
| Reference level |  |
| $\quad$ Input | 1.5 V |
| $\quad$ Output | 1.5 V |
| Load $=1 \mathrm{TTL}, \quad C_{L}=100 \mathrm{pF}$ |  |

Note 3 : Hatching indicates the state is dorit care
 The center line indicates a flocting (high-impedance) state

TYPICAL CHARACTERISTICS


OUTPUT SINK CURRENT VS.
OUTPUT VOLTAGE


OUTPUT VOLTAGE Vol (V)

NORMALIZED ACCESS TIME VS. OUTPUT LOAD CAPACITANCE


OUTPUT SOURCE CURRENT VS.


## APPLICATION EXAMPLE (for an M5L8080A P CPU)



## DESCRIPTION

This is a 256 -word by 4 -bit static RAM fabricated with the silicon-gate CMOS process and designed for low power dissipation and easy application of battery back-up.

The device has two chip-select inputs $\overline{\mathrm{CS}}_{1}$ and $\mathrm{CS}_{2}$. While maintained in the chip non-select state, the device consumes power at the low value of only $10 \mu \mathrm{~A}$ (max) standby current and accordingly is especially suitable as a memory system for battery-operated applications and for battery back-up.

The device operates on a single 5 V supply, as does TTL, and inputs and outputs are directly $\Pi L$-compatible and are provided with common I/O terminals.

## FEATURES

- Access time:

$$
450 \mathrm{~ns} \text { (max) }
$$

- Low power dissipation in the standby mode:
$10 \mu \mathrm{~A}$ (max)
- Single 5V power supply
- Data holding at 2 V supply voltage
- No external clock or refreshing operation required
- Both inputs and outputs are directly TTL-compatible
- Outputs are three-state, with OR-tie capability
- Simple memory expansion by chip-select signals
- Input and output data terminals are separate
- Interchangeable with Intel's 5101L-1 in pin configuration and electrical characteristics


## APPLICATION

- Battery-driven or battery back-up small-capacity memory units


## FUNCTION

The device provides separate data input and output terminals.

## PIN CONFIGURATION (TOP VIEW)



During a write cycle, when a locaticn is designated by address signals $A_{0} \sim A_{7}$ and signal $R / W$ goes low, the data of the DI inputs at that time is written.

During a read cycle, when a location is designated by address signals $A_{0} \sim A_{7}$, and signal $R / W$ goes high, the data of the designated address is available at the DO terminals.

When signal $\overline{\mathrm{CS}}_{1}$ is high or $\mathrm{CS}_{2}$ is low, the chip is in the non-selectable state, disabling both reading and writing. In this case, the output is in the floating (high-impedance state) useful for OR-ties with the output terminals of other chips.

When the signal $O D$ is high, the output is in the floating state, so that $O D$ is used as an input/output select control signal for common input/output operation.

The memory data can be held at a supply voltage of 2 V , enabling battery back-up operation during power failure and power-down operation in the standby mode.

## BLOCK DIAGRAM



# MITSUBISHI LSIs <br> M5L 5101LP-1 

1024-BIT (256-WORD BY 4-BIT) CMOS STATIC RAM

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage | With respect to GND | $-0.3 \sim 7$ | V |
| $V_{1}$ | Input voltage |  | $-0.3-V_{C C}+0.3$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $0 \sim V_{C C}$ | V |
| Pd | Maximum power dissipation | $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating free-air ambient temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | -65-150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $T \mathrm{a}=0 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Nom |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | V |  |
| $\mathrm{~V}_{\mathrm{SS}}$ | Supply voltage | 0 | 0 | 0 | V |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | -0.3 |  | 0.65 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |

ELECTRICAL CHARACTERISTICS ( $T \mathrm{Ta}=0-70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| VIL | Low-level input voltage |  | -0.3 |  | 0.65 | V |
| $\mathrm{V}_{\text {OH }}$ | High-level output voltage | $1 \mathrm{OH}=-1 \mathrm{~mA}$ |  |  | 0.4 | $v$ |
| VoL | Low-level output voltage | $\mathrm{IOL}=2 \mathrm{~mA}$ | 2.4 |  |  | V |
| 1 | Input current | $\mathrm{V}_{1}=0-5.5 \mathrm{~V}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IOZH | Off-state high-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS} 1})=2.2 \mathrm{~V}, \mathrm{~V}_{0}=2.4 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{CC}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| lozl | Off-state low-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS} 1})=2.2 \mathrm{~V} . \mathrm{V}_{0}=0.4 \mathrm{~V}$ |  |  | -1 | $\mu \mathrm{A}$ |
| ICC1 | Supply current from $V_{\text {cc }}$ | $\overline{\mathrm{CS}}_{1} \equiv 0.65 \mathrm{~V}$, other inputs $=\mathrm{V}_{\mathrm{CC}}$, <br> Output open |  | 9 | 22 | mA |
| 1002 | Supply current from $\mathrm{V}_{\mathrm{CC}}$ | $\overline{\mathrm{CS}} 1 \leqq 0.65 \mathrm{~V}$, other inputs $=2.2 \mathrm{~V}$, Output open |  | 13 | 27 | mA |
| 1003 | Supply current from $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{CS}_{2} \leqq 0.2 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{i}$ | Input capacitance. all inputs | $V_{1}=G N D, V_{i}=25 \mathrm{mV}$ rms, $f=1 \mathrm{MHz}$ |  | 4 | 8 | pF |
| Co | Output capacitance | $\mathrm{V}_{0}=\mathrm{GND}, \mathrm{V}_{0}=25 \mathrm{mVrms}, \mathrm{f}=1 \mathrm{MHz}$ |  | 8 | 12 | pF |

Note 1 : Current flowing into an IC is positive: out is negative.
TIMING REQUIREMENTS (For Write Cycle) ( $\mathrm{Ta}_{\mathrm{a}}=0 \sim 70 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Alt. symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $t_{0}$ (WR) | Write cycle time | $\mathrm{t}_{\text {w }}$ | Input pulse | 450 |  |  | ns |
| $t w(W R)$ | Write puise width | $t_{\text {WP }}$ |  | 250 |  |  | ns |
| $\mathrm{t}_{\mathrm{su}}$ ( $A D$ ) | Address setup time with respect to write pulse | $t_{\text {AW }}$ | $\mathrm{V}_{1 \mathrm{H}}=2.2 \mathrm{~V}$ | 130 |  |  | ns |
| twr | Write recovery time | $t_{\text {WR }}$ | $\mathrm{V}_{1 \mathrm{~L}}=0.65 \mathrm{~V}$ | 50 |  |  | ns |
| tsu (OD) | OD setup time with respect to data-in | $t_{\text {DS }}$ | $\mathrm{tr}_{\mathrm{r}}=\mathrm{tf}=20 \mathrm{~ns}$ | 130 |  |  | ns |
| tsu (DA) | Data setup time | $t_{\text {DW }}$ | Reference level $=1.5 \mathrm{~V}$ | 250 |  |  | ns |
| th (DA) | Data hold time | $\mathrm{t}_{\mathrm{DH}}$ | Load $=1 \mathrm{TTL}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 50 |  |  | ns |
| tsu (CS1) | Chip select setup time | $\mathrm{t}_{\mathrm{CW} 1}$ |  | 350 |  |  | ns |
| tsu (cs2) | Chip select setup time | $\mathrm{t}_{\text {cW } 2}$ |  | 350 |  |  | ns |

SWITCHING CHARACTERISTICS (For Read Cycle) ( $\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$. unless without noted)

| Symbol | Parameter | Alt. symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| tc (RD) | Read cycle time | $\mathrm{t}_{\text {RC }}$ | Input pulse | 450 |  |  | ns |
| $\mathrm{ta}(\mathrm{AD})$ | Address access time | $\mathrm{t}_{\mathrm{A}}$ |  |  |  | 450 | ns |
| ta (CS1) | Chip select access time | $\mathrm{t}_{\mathrm{co1}}$ | $V_{I L}=0.65 \mathrm{~V}$ |  |  | 400 | ns |
| ta (CS2) | Chip select access time | $\mathrm{t}_{\mathrm{CO} 2}$ |  |  |  | 500 | ns |
| ta (OD) | OD access time | $\mathrm{t}_{\mathrm{OD}}$ |  |  |  | 250 | ns |
| tpxz | Output disable time (note 2) | $t_{\text {dF }}$ | $\mathrm{Load}=1 \mathrm{TTL}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 0 |  | 130 | ns |
| $\mathrm{t}_{\mathrm{dv}}(\mathrm{CS})$ | Date valid time with respect to Chip select |  |  | 0 |  |  |  |
| $t d v(A D)$ | Data valid time with respect to address | $\mathrm{t}_{\mathrm{OH} 1}$ |  | 0 |  |  | ns |

[^3]TIMING DIAGRAMS
Read Cycle


Write Cycle


Note 3 : Hatching indicates the state is unknown.
4 : Indicates that during this period the data-out is invalid for this definition of $\operatorname{tdv}(A D)$ and is in the floating state for this definition of $t_{P \times Z}$.


## POWER-DOWN OPERATION

Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}(\mathrm{PD})$ | Power-down supply voltage | $\mathrm{CS}_{2} \leqq 0.2 \mathrm{~V}$ | 2 |  |  | $\checkmark$ |
| $1 \mathrm{CC}(\mathrm{PD})$ | Power-down supply current from V ${ }_{\text {CC }}$ | $\mathrm{VCC}=2 \mathrm{~V}$, all inputs $=2 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |

Timing Requirements ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$. uniess otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| tsu(PD) | Power-down setup time | 0 |  |  | ns |
| $t \mathrm{R}(\mathrm{PD})$ | Power-down recovery time | tc (RD) |  |  | ns |

Timing Diagram


## DESCRIPTION

This is a family of 4096 -word by 1 -bit static RAMs, fabricated with the N -channel silicon-gate MOS process and designed for simple interfacing. They operate with a single 5 V supply, as does TTL, and are directly TTL-compatible.

## FEATURES

| Parameter | M5T 4044P-20 | M5T 4044P-30 | M5T 4044P-45 |
| :---: | :---: | :---: | :---: |
| Access time $(\mathrm{max})$ | 200 ns | 300 ns | 450 ns |
| Cycle time $(\min )$ | 200 ns | 300 ns | 450 ns |

- Low power dissipation: $50 \mu \mathrm{w} / \mathrm{bit}$ (typ)
- Single 5V supply ( $\pm 10 \%$ tolerance)
- Requires no clocks or refreshing
- All inputs and outputs are directly TTL-compatible
- All outputs are three-state and have OR-tie capability
- Simple memory expansion by chip-select ( $\overline{\mathrm{CS}}$ ) input
- Interchangeable with TI's TMS4044 in pin configuration and electrical characteristics


## APPLICATION

- Small-capacity memory units


## FUNCTION

These devices are very convenient to use, as they feature static circuits which require neither external clocks nor refreshing, and all inputs and outputs are directly compatible with TTL.

During a write cycle, when a location is designated by address signals $A_{0} \sim A_{11}$ and the $R / W$ signal goes low, the $D_{\text {IN }}$ signal data at that time is written.

During a read cycle, when the R/W signal goes high

## PIN CONFIGURATION (TOP VIEW)

## Outline 18P4

and a location is designated by address signals $A_{0} \sim A_{11}$, the data of the designated address is available at the Dout terminals.

When signal $\overline{\mathrm{CS}}$ is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other output terminals.


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | With respect to GND | $-0.5 \sim 7$ | V |
| $V_{1}$ | Input voltage |  | -0.5-7 | V |
| $V_{0}$ | Output voitage |  | -0.5-7 | V |
| Pd | Maximum power dissipation | Ta $=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating free-air ambient temperature range |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | -40-125 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T a=0-70^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCC | Supply voltage | 4.5 | 5 | 5.5 | $\checkmark$ |
| VIL | Low-level input voltage | $-0.5$ |  | 0.8 | V |
| VIH | High-level input voltage | 2 |  | $V_{\text {CC }}$ | $V$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{\text {IH }}$ | High-level input voltage |  | 2 |  | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $V_{\text {IL }}$ | Low-level input voltage |  | -0.5 |  | 0.8 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{IOH}^{\text {O }}=-200 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| V OH | High-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}, V_{C C}=4.75 \mathrm{~V}$ | 2.4 |  |  | V |
| Vol | Low-level output voitage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.4 | V |
| 11 | input current | $\mathrm{V}_{1}=0-5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IOZH | Off-state high-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS}})=2 \mathrm{~V}, \mathrm{~V}_{0}=2.4 \mathrm{~V}-\mathrm{V}_{C C}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Iozl | Off-state low-level output current | $\mathrm{V}_{1}(\overline{\mathrm{CS}})=2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Icc | Supply current from $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$. (all inputs). output open, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 40 | 65 | mA |
| $\mathrm{Ci}_{i}$ | Input capacitance, all inputs | $V_{1}=$ GND, $V_{i}=25 \mathrm{mVrms}, f=1 \mathrm{MHz}$ |  | 3 | 5 | pF |
| Co | Output capacitance | $\mathrm{V}_{0}=\mathrm{GND}, \mathrm{V}_{0}=25 \mathrm{mVrms}, f=1 \mathrm{MHz}$ |  | 5 | 8 | pF |

Note 1 : Current flowing into an IC is positive: out is negative.

TIMING REQUIREMENTS (For Write Cycle) ( $\mathrm{T}_{\mathrm{a}}=0-70^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$. uniess otherwise noted) (Note 2)

| Symbol | Parameter | M5T 4044P-20 |  |  | M5T 4044P-30 |  |  | M5T 4044P-45 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{G} \text { (WR) }}$ | Write cycle time | 200 |  |  | 300 |  |  | 450 |  |  | ns |
| $\mathrm{t}_{\text {Su }}(\mathrm{AD})$ | Address setup time with respect to write pulse | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{W} \text { (WR) }}$ | Write pulse width | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| $t_{\text {wr }}$ | Write recovery time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
|  | Data setup time | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| $\operatorname{th}$ (DA) | Data hold time | 0 |  |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {Su }}(\overline{\mathrm{CS}})$ | Chip select setup time | 120 |  |  | 150 |  |  | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{PXZ} \text { (WR) }}$ | Output disable time with respect to write pulse |  |  | 40 |  |  | 80 |  |  | 100 | ns |

SWITCHING CHARACTERISTICS (For Read Cycle) ( $\mathrm{Ta}_{\mathrm{a}}=0-70^{\circ} \mathrm{C}, ~ \mathrm{~V}_{C C}=5 \mathrm{~V} \pm 10 \%$. unless otherwise noted) (Note 2)

| Symbol | Parameter | M5T 4044P-20 |  |  | M5T 4044P-30 |  |  | M5T 4044P-45 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Limits |  |  | Limits |  |  | Limits |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{C}}$ (RD) | Read cycle time | 200 |  |  | 300 |  |  | 450 |  |  | ns |
| $\mathrm{ta}_{\mathrm{a}}(\mathrm{AD})$ | Address access time |  |  | 200 |  |  | 300 |  |  | 450 | ns |
| $\mathrm{ta}_{\mathrm{a}}(\overline{\mathrm{CS}})$ | Chip select access time |  |  | 70 |  |  | 100 |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{PXZ}}(\overline{\mathrm{CS}})$ | Output disable time with respect to chip select |  |  | 40 |  |  | 80 |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{dv} \text { ( }}^{\text {d }}$ ) | Data valid time with respect to address | 50 |  |  | 50 |  |  | 50 |  |  | ns |

TIMING DIAGRAMS
Read Cycle


Write Cycle


Note : 2 Test conditions
input pulse level
Input pulse rise time Input pulse fall time Reference level input Output
$0.8 \sim 2 \mathrm{~V}$
20 ns
20 ns

1.5 V
1.5 V

Note 3: Hatching indicates the state is don't care.
 The center line indicates a floating (high-impedance) state

Load $=1 \mathrm{~T}$ TL, $\quad C_{L}=100 \mathrm{pF}$

## TYPICAL CHARACTERISTICS



## APPLICATION EXAMPLE (for 8K-Byte Memory System)

This circuit is designed for a separate data bus application; and input can be tied.
if a common data bus application is required, the output


## MITSUBISHI LSIs DEVELOPMENT OF MASK-PROGRAMMABLE ROMs

## GENERAL INFORMATION

This information explains how to specify the object program for the automatic design system for mask ROMs. This system for mask ROM production has been developed to accept a customer's specifications in a number of forms and media.

The main segments of the automatic design system are:

1. The plotter instructions for mask production.
2. A check list for verifing that the customer's specifications have been met.
3. A test program to assure that the production ROMs meet specifications.
When loading an object program into masked ROM, the object program is provided at the time of ordering in the form of EPROM memory. The EPROM device or devices are sent with the required verification sheets, three devices of each type.

## EPROM SPECIFICATIONS

1. Mitsubishi M5L2708K, M5L2716K, M5L5732K and Intel 2708, 2716, or 2764 or equivalent EPROMs may be used. The standard for ordering is, however, Mitsubishi M5L2708K, M5L2716K and M5L2732K EPROM.
2. EPROM data and addresses should be programmed with the high logic level as a logic 1.
3. The EPROM data should include all valid data from the starting address to the last address to be programmed.

## ITEMS TO BE VERIFIED

1. Specify the type number as M58333-XXXP, M58735XXXP, or M58334-XXXP (the three digits after the hyphen of the type number is a code to indicate the customer contents and is assigned by Mitsubishi).
2. Mark the EPROM device tops with the EPROM type and the address specification symbols $A, B, C$, or $D$.
The addresses indicated by these symbols are listed on the ROM verification sheets.

## MASK ROM DEVELOPMENT PROCESS



Mitsubishi M58735-XXXP Masked ROM Verification Sheet

## MITSUBISHI ELECTRIC



* 1. Specify the EPROM to be supplied.

Three copies of each type of EPROM are required.
(Place a check in the appropriate boxes)

| EPROM type | 2708 | 2716 | 2732 | 2764 |
| :---: | :---: | :---: | :---: | :---: |
| $\square \mathrm{M} 58735$ | A ( $0000 \sim 03 \mathrm{FF}$ ) <br> B (0400~07FF) <br> C (0800~0BFF) <br> D (0c00~0FFF) | $\square_{\text {B }}^{\mathrm{A}(0000 \sim 07 \mathrm{FF})}$ | $\square \mathrm{A}(0000 \sim 0 \mathrm{FFF})$ | $\square \mathrm{A}(0000 \sim 0 \mathrm{FFF})$ |

Chip Select Input (combinations for output)
Circle the desired programmed level as H (high) or $L$ (low).

|  | CS1 | OS2 |
| :---: | :---: | :---: |
| M58735 | H, L | H, L |

* 2. Part No.


Note 1. The marking is located flush right
2. The length is limited to 12 character combinations of letters, numbers and hyphens. The letters $\mathrm{J}, \mathrm{I}$, and 0 should not be used, however.

* 3. Special Notes
* 4. Description of final product (describe in as much detail as possible)


## 1024-BIT (256-WORD BY 4-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

## DESCRIPTION

The memory cells of the M54700P,S are a 256 -word by 4-bit matrix of diodes and $\mathrm{Ni}-\mathrm{Cr}$ fuse links. Data can be electrically programmed by open-circuiting fuses in the field with simple programming equipment. These 1024-bit field-programmable ROMs (PROMs) are composed of an address decoder, memory, output and chip enable TTL circuits.

## FEATURES

- Field-programmable ROM
- Low power dissipation: $0.40 \mathrm{~mW} / \mathrm{bit}$
- Fast access time: 50ns (typ)
- $5 \mathrm{~V} \pm 5 \%$ single supply voltage
- Inputs and outputs TTL-compatible
- Open collector outputs
- Two chip enable inputs $\left(\overline{E_{1}}, \overline{E_{2}}\right)$ for easy memory expansion
- Organized as 256 words of 4 bits
- 16-pin ceramic or plastic package
- Interchangeable with MMI's 6300 in pin configuration and electrical characteristics


## APPLICATION

- Programmable memory for the M5L 8080A 8-bit parallel CPU. Used for prototype design, microprogramming and control storage.


## FUNCTION

This device is accessed by address inputs $A_{0} \sim A_{7}$, selecting one of 256 words. The 4 -bits are read out in parallel on data outputs $\mathrm{O}_{1} \sim \mathrm{O}_{4}$. All inputs are TTL-compatible. An

external decoder is not necessary. All outputs are opencollector outputs, so it is possible to AND-tie them to other ROMs and TTL devices. The AND-tie fanout of each output can accommodate up to 10 standard TTL loads. The chip enables $\bar{E}_{1}$ and $\bar{E}_{2}$ are used to inhibit data outputs $\mathrm{O}_{1} \sim \mathrm{O}_{4}$.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$. unless otherwise noted)

|  | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | 7 | V |
| VI | input voltage |  | 5.5 | V |
| Vo | Output voltage |  | Vcc | V |
| Topr | Operating free-air temperature range |  | 0-75 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | -65-150 | ${ }^{\circ} \mathrm{C}$ |
| Vo | Output apply voltage | In case of programming | 27 | V |
| VE | Chip enable apply voltage |  | 35 | V |
| tw $(P) / t_{c}(P)$ | Duty cycle |  | 25 | \% |

READ OPERATION
Recommended Operating Conditions $\left(\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| Vcc | Supply voltage | 4.75 | 5 | 5.25 | V |

Electrical Characteristics $\left\{\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ(Note 1) | Max |  |
| $\mathrm{V}_{\text {IH }}$ | High-lievel input voltage |  | 2 |  |  |  |
| $V_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 |  |
| Vol | Low-level output voltage | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |
| IOH | High-level output current | $\mathrm{VOH}=5.25 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -1.6 | mA |
| It | High-level input current | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  |  | 60 |  |
| 100 | Supply current from VCC |  |  | 85 | 125 | mA |
| VIc | Input clamped voltage | $1_{1}=-10 \mathrm{~mA}$ |  |  | -1.5 | V |

Note 1 : Typical values are at $\vee \mathrm{CC}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$
Switching Characteristics ( $\mathrm{VCO}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ta (AD) | Address access time (Note 3) | See Timing Diagrams and Note 4 |  |  | 90 | ns |
| ta (CE) | Chip enable access time |  |  |  | 50 | ns |
| tdv (CE) | Data valid time with respect to chip enable |  |  |  | 50 | ns |

## Timing Diagrams



# 1024-BIT (256-WORD BY 4-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS 

## PROGRAMMING OPERATION

Recommended Operating Conditions

| Symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{1}$ (CEP) | Chip enabie program input voltage | 29 |  | 33 | V |
| $\mathrm{V}_{0}(\mathrm{P})$ | Output apply voitage |  |  | 25 | V |
| $\mathrm{V}_{\mathrm{CC}}(\mathrm{P})$ | Program input voltage | 5.40 | 5.50 | 5.60 | V |
| $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | Program verify input voltage | 4.10 | 4.20 | 4.30 | V |

## Timing Requirements

| Symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{r}}(\mathrm{P})$ | Pulse rise time | 10 | 25 | 100 | $\mu \mathrm{S}$ |
| $t_{w}(P)$ | Pulse width | 0.04 |  | 100 | ms |
| $\mathrm{t}_{\mathrm{w}(\mathrm{P}) / \mathrm{tc}(\mathrm{P})}$ | Duty cycle |  |  | 25 | \% |

## Timing Diagram



## Programming (Writing) Procedure

All 1024 Ni -Cr fuse-link memory elements are manufactured in a high-logic-level (fuse closed) output conditon. To program:

1. Apply 5.5 V to the supply voltage $\mathrm{V}_{\mathrm{cc}}$ and select a fuse link to be programmed with address inputs $A_{0} \sim A_{7}$.
2. Apply a high-logic-level to the chip enable input $\overline{E_{2}}$.
3. After applying a program pulse $V_{\text {(CEP) }}$ to the chip enable input $\vec{E}_{1}$ (see Timing Diagrams), apply an output pulse $V_{O(P)}$ to the fuse link of the output to be programmed. The output pulses should be separately applied to each output.
4. After programming, the fuse link is open and the output level is changed to a low-logic-level.

Programming Circuit

5. After programming is completed, apply an additional three programming pulses.
6. Test the programmed memory to verify that the outputs are low-level or high-level as desired. Both chip enable inputs $\overline{E_{1}}$ and $\overline{E_{2}}$ must be low-level for testing.
The word decoder circuit selects any one of 32 columns, and sets the transistor $\mathrm{Tr}_{2}$ to the on state. The bit decoder circuit selects any four of 32 rows, and supplies the base current to transistor $\operatorname{Tr}_{1}$ from chip enable input $\overline{\bar{E}_{1}}$.

The fuse link is opened not by the base current, but by the collector current which is supplied to transistor $\mathrm{Tr}_{1}$ from the selected output $\mathrm{O}_{1} \sim \mathrm{O}_{4}$, plus the base current. At this time, the other three fuse links of the selected word line are in a half-selected stage and the remaining 1020 fuse links are in a non-selected state.

## Typical Programming Conditions

| Condition <br> sequence | Puise <br> sequence | Pulse width <br> $\mathrm{t}_{\mathrm{w}}(\mathrm{P})(\mathrm{ms})$ | Chip enable <br> program voltage <br> $V_{1}(\mathrm{CEP})(\mathrm{V})$ | Output <br> voltage <br> $(\mathrm{V})$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $1 \sim 4$ | 0.5 | 29 | 25 |
| 2 | $5-8$ | 1 | 29 | 25 |
| 3 | $9-12$ | 5 | 30 | 25 |
| 4 | $13-19$ | 20 | 33 | 25 |

## 1024-BIT (256-WORD BY 4-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

## APPLICATIONS

## Chip Enable Circuit

The chip enable inputs $\overline{E_{1}}$ and $\overline{E_{2}}$ are used for activating or inhibiting output $\mathrm{O}_{1} \sim \mathrm{O}_{4} . \bar{E}_{1}$ and $\bar{E}_{2}$ are NORed. Output is inhibited when any of the inputs are high-logic-level. Chip enable inputs $\overline{E_{1}}$ and $\overline{E_{2}}$ allow easy memory.expansion by one of the following procedures:

## 1. Expanding the Number of Bits in a Word

For example, using three 1024 -bit ROMs, each organized as 256 words of 4 bits, the number of bits in a word can be expanded as described below:

1. Apply a low-logic-level to both chip enable inputs $\overline{E_{1}}$ and $\overline{E_{2}}$ of each ROM.
2. Connect address inputs $A_{0} \sim A_{7}$ of each ROM in parallel. Memory is thus expanded and reorganized as 256 words of 12 bits.

Fig. 1 Expansion of number of bits


## 2. Expanding the Number of Words in Memory

For example, using three 1024-bit ROMs, each organized as 256 words of 4 bits, the number of words in memory can be expanded as described below:

1. Connect one of the chip enable inputs $\overline{E_{1}}$ or $\overline{E_{2}}$ of each ROM to the decoder while keeping the remaining input at low-logic-level.
2. Connect the outputs from each ROM with AND-tie connections so that each output is an open-collector output circuit or a three-state output. Memory is thus expanded and organized as 768 words of 4 bits.

Fig. 2 Expansion of number of words

3. Expanding the Number of Words in Memory and the Number of Bits in a Word
For example, using nine 1024 -bit ROMs, each organized as 256 words of 4 bits, and by combining procedures 1 and 2 above, the number of words in memory along with the number of bits in a word, can be expanded as described below:

1. The chip enable input $\overline{E_{2}}$ of all ROMs is connected in parallel for module selection.
2. The chip enable input $\overline{E_{1}}$ activates selected ROMs the same as 2 above.
Memory is thus expanded and reorganized as 768 words of 12 bits.

## 1024-BIT (256-WORD BY 4-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

Fig. 3 ROM module


## Pull-up Resistors

The outputs are open collectors; therefore, AND-tie connections are also possible, and normal loads can be connected. The resistance of a pull-up resistor RL that may be connected between the voltage supply and the collectors of the output transistors should be determined by equations (1) and (2) as shown below:
where, $M$ : number of AND-ties
N : number of fanouts (number of loads)
$\overline{V C C}$ : maximum value of supply voltage
$\underline{V_{O H}}$ : minimum value of high-level output voltage
$\stackrel{\overline{\text { IOH }}}{ }$ : maximum value of high-level output
current at the open collector output
$\overline{I H}$ : maximum value of high-level input current

$$
\begin{equation*}
R_{L}(\min )=\frac{V V_{C C}-\overline{V_{O L}}}{\overline{I O L}-N \cdot \sqrt{I L}} \tag{2}
\end{equation*}
$$

where, $\underline{V_{C C}}$ : minimum value of supply voltage
$\overline{\text { VoL }}$ : maximum value of low-level output voltage
$\overline{\text { OL }}$ : maximum value of low-level output current
$\pi$ : maximum value of low-level input current then,

$$
\begin{equation*}
R_{L}(\min )<R_{L}<R_{L}(\max ) \tag{3}
\end{equation*}
$$

The resistance of a pull-up resistor $R_{L}$ should be within the range as shown in equation (3). $R_{L}(\min )$ and $R_{L}$ (max) should be calculated using the appropriate number of ANDties and fanouts. Calculation examples of TTL load are shown below:
(1) When
$M=4, N=3, \overline{V C C}=5.25 \mathrm{~V}, \underline{V O H}=2.4 V, \overline{\bar{\circ} \mathrm{H}}=100 \mu \mathrm{~A}$, $\overline{I H}=40 \mu \mathrm{~A}$

$$
\begin{aligned}
R_{L}(\max ) & =\frac{\overline{\mathrm{VCc}}-\underline{V_{0 H}}}{\mathrm{M} \cdot \overline{\overline{I O}_{0}^{*}}+\mathrm{N} \cdot \overline{\mathrm{IH}}} \\
& =\frac{5.25 \mathrm{~V}-2.4 \mathrm{~V}}{4 \times(100 \mu \mathrm{~A})+3 \times(40 \mu \mathrm{~A})} \\
& =5090 \Omega
\end{aligned}
$$

(2) When
$N=3, \underline{V C C}=4.75 \mathrm{~V}, \overline{V O L}=0.45 \mathrm{~V}, \overline{1 O L}=16 \mathrm{~mA}, \bar{\pi}=1.6 \mathrm{~mA}$

$$
\begin{aligned}
R L(\min ) & =\frac{V \overline{V C C}-\overline{V_{O L}}}{\overline{\overline{O L}}-N \cdot \overline{I L}} \\
& =\frac{4.75 \mathrm{~V}-0.45 \mathrm{~V}}{16 \mathrm{~mA}-3 \times(1.6 \mathrm{~mA})} \\
& =384 \Omega
\end{aligned}
$$

## DESCRIPTION

The memory cells of the M54730P, S are a 32 -word by 8 -bit matrix of diodes and Ni-Cr fuse links. Data can be electrically programmed by open-circuiting fuses in the field with simple programming equipment. These 256 -bit field programmable ROMs (PROMs) are composed of an address decoder, memory, output and chip enable TTL circuits.

## FEATURES

- Field programmable ROM
- Low power dissipation: $1.5 \mathrm{~mW} / \mathrm{bit}$
- Fast access time: 45 ns (typ)
- $5 \mathrm{~V} \pm 5 \%$ single supply voltage
- Inputs and outputs TTL-compatible
- Open-collector outputs
- Chip enable inputs ( $\overline{\mathrm{E}}$ ) for easy memory expansion
- Organized as 32 words of 8 bits
- 16-pin ceramic or plastic package
- Interchangeable with MMI's 6300 in pin configuration and electrical characteristics


## APPLICATION

- Programmable memory for the M5L.8080A.8-bit parallel CPU. Used for prototype design, microprogramming and control strage.


## FUNCTION

This device is accessed by address inputs $A_{0} \sim A_{4}$, selecting one of 32 words. The 8 bits are read out in parallel on data outputs $0_{1} \sim 0_{8}$. All inputs are TTL-compatible. An external

## PIN CONFIGURATION (TOP VIEW)



Outline 16P1 (M54730P) 16S1 (M54730S)
decoder is not necessary. All outputs are open-collector outputs, so it is possible to AND-tie them to other ROMs and TTL devices. The AND-tie fanout of each output can accommodate up to 10 standard TTL loads. The chip enable $\bar{E}$ is used to inhibit data outputs $\mathrm{O}_{1} \sim \mathrm{O}_{8}$.


MITSUBISHI LSIs

## 256-BIT (32-WORD BY 8-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | 7 | V |
| $V_{1}$ | Input voltage |  | 5.5 | V |
| Vo | Output voltage |  | VCC | $\checkmark$ |
| Topr | Operating free-air temperature range |  | 0~75 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |
| Vo | Output apply voltage | In case of programming | 27 | $\checkmark$ |
| $t w(P) / \mathrm{tc}(\mathrm{P})$ | Duty cycle |  | 25 | \% |

## READ OPERATION

Recommended Operating Conditions $\left(\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VCCO | Supply voltage | 4.75 | 5 | 5.25 | V |

Electrical Characteristics ( $\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ(Note 1) | Max |  |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  |  |
| $V_{\text {IL }}$ | Low-levet input voltage |  |  |  | 0.8 |  |
| VOL | Low-level output voltage | $1 \mathrm{LL}=16 \mathrm{~mA}$ |  | 0.3 | 0.45 | V |
| 1 OH | High-level output current | $\mathrm{VOH}=5.25 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $V_{1}=0.4 \mathrm{~V}$ |  |  | $-1.6$ | mA |
| IIH | High-level input current | $\mathrm{V}_{1}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=4.5 \mathrm{~V}$ |  |  | 60 |  |
| 100 | Supply current from V ${ }_{\text {CC }}$ |  |  | 85 | 125 | mA |
| VIC | Input clamped voltage | $1_{1}=-10 \mathrm{~mA}$ |  |  | -1.5 | $\checkmark$ |

Note 1: Typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$.

Switching Characteristics ( $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{ta}(\mathrm{AD})$ | Address access time | See Timing Diagrams |  |  | 80 | ns |
| ta (CE) | Chip enable access time |  |  |  | 50 | ns |
| tdv (CE) | Data valid time with respect to chip enable |  |  |  | 50 | ns |

## Timing Diagrams



Note 2 : Rise time $t_{r} \leqq 5 n s ;$ fall time $t_{f} \leqq 5 n s$
3 : The chip enable input $E$ should be low-level at measurement time during address access time.
4 : Load circuit: capacitance $\left(C_{L}\right)$ includes stray capacitance and input capacitance.


## 1024-BIT (256-WORD BY 4-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

PROGRAMMING OPERATION
Recommended Operating Conditions

| Symbol | Test conditions |  | Limits |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  | Min |  | Nom | Max |
|  |  | 20 |  | 25 | $V$ |
| $V_{O}(P)$ | Output apply voltage | 5.40 | 5.50 | 5.60 | $V$ |
| $V_{C O}(P)$ | Program input voltage | 4.10 | 4.20 | 4.30 | $V$ |
| $V_{C O}(V)$ | Program verify input voltage |  |  |  |  |

Timing Requirements

| Symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $t_{r}(P)$ | Pulse tise time | 10 | 25 | 100 | $\mu s$ |
| $t_{w(P)}$ | Pulse width | 0.04 |  | 100 | ms |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{P}) / \mathrm{tc}(\mathrm{P})$ | Duty cycle |  |  | 25 | $\%$ |

## Timing Diagram



## Programming (Writing) Procedure

All 256 Ni -Cr fuse-link memory elements are manufactured in a high-logic-level (fuse closed) output conditon. To program:

1. Apply 5.5 V to the supply voltage $\mathrm{V}_{\mathrm{cc}}$ and select a fuse link to be programmed with address inputs $A_{0} \sim A_{4}$.
2. Apply a high-logic-level to the chip enable input $\bar{E}$.
3. After applying a program pulse $\mathrm{V}_{\text {(CEP) }}$ to the chip enable input $\bar{E}$ (see Timing Diagram), apply an output pulse $V_{O(P)}$ to the fuse link of the output to be programmed. The output pulses should be separately applied to each output.
4. After programming, the fuse link is open and the output level is changed to a low-logic-level.
5. After programming is completed, apply an additional three programming pulses.

## Programming Circuit


6. Test the programmed memory to verify that the outputs are low-level or high-level as desired. Chip enable input $\bar{E}$ must be low-level for testing.
As the chip enable input $\bar{E}$ is kept high-level during programming, transistor $\operatorname{Tr}_{1}$ maintains the off state. The word decoder circuit selects any one of 32 words, and sets the transistor $\mathrm{Tr}_{1}$ to the on state. The collector current of the transistor $\mathrm{Tr}_{2}$, which is supplied from the selected output $O_{1}$, opens the fuse links. At this time, the other seven fuse links of the selected word line are in a half-selected state and the other 248 fuse links are in a nonselected state.

Typical Programming Conditions

| Condition <br> sequence. | Pulse <br> sequence | Pulse width <br> $\mathrm{I}_{\mathrm{w}}(\mathrm{P})(\mathrm{ms})$ | Chip enable <br> program voltage <br> $\mathrm{V}_{1}(\mathrm{CEP})(\mathrm{V})$ | Output <br> voltage <br> $(\mathrm{V})$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $1-4$ | 0.5 | 29 | 25 |
| 2 | $5 \sim 8$ | 1 | 29 | 25 |
| 3 | $9-12$ | 5 | 30 | 25 |
| 4 | $13 \sim 19$ | 20 | 33 | 25 |

## 256-BIT (32-WORD BY 8-BIT) FIELD-PROGRAMMABLE ROM WITH OPEN COLLECTOR OUTPUTS

## APPLICATIONS

## Chip Enable Circuit

The chip enable input $\bar{E}$ is used for activating or inhibiting output $\mathrm{O}_{1} \sim \mathrm{O}_{8}$. Chip enable $\overline{\mathrm{E}}$ allows easy memory expansion by one of the following procedures:

## 1. Expanding the Number of Bits in a Word

For example, using three 256 -bit ROMs, each organized as 32 words of 8 bits, the number of bits in a word can be expanded as described below:

1. Apply a low-logic-level to chip enable input $\bar{E}$ of each ROM.
2. Connect address inputs $A_{0} \sim A_{4}$ of each ROM in parallel. Memory is thus expanded and reorganized as 32 words of 24 bits.

## 2. Expanding the Number of Words in Memory

For example, using three 256 -bit ROMs, each organized as 32 words of 8 bits, the number of words in memory can be expanded as described below:

1. Connect the chip enable input $\bar{E}$ of each ROM to the decoder.
2. Connect the outputs from each ROM with AND-tie connections.
3. Connect each address input $A_{0} \sim A_{4}$ commonly. Memory is thus expanded and organized as 96 words of 4 bits.
4. Expanding the Number of Words in Memory and the Number of Bits in a Word
For example, using nine 256 -bit ROMs, each organized as 32 words of 8 bits, and by combining procedures 1 and 2 above, the number of words in memory along with the number of bits in a word, can be expanded as shown in the diagram below.

Memory is thus expanded and reorganized as 96 words of 24 bits.


The outputs are open collectors; therefore, AND-tie connections are also possible, and normal loads can be
( 1 ) When
$M=4, N=3, \overline{V C C}=5.25 \mathrm{~V}$,
$\underline{V_{O H}}=2.4 \mathrm{~V}, \quad \stackrel{{ }^{*}}{ } \mathrm{H}=100 \mu \mathrm{~A}$,
$\overline{\mathrm{I} \mid \mathrm{H}}=40 \mu \mathrm{~A}$

$$
R L(\max )=\frac{\overline{V_{C C}}-\underline{V_{O H}}}{M \cdot \overline{I_{O H}^{H}}+N \cdot \overline{I I H}}
$$

(2) When

$$
\begin{aligned}
& \mathrm{N}=3, \mathrm{VCC}=4.75 \mathrm{~V} \\
& \overline{\mathrm{VOL}}=0.45 \mathrm{~V}, \quad \overline{1 O L}=16 \mathrm{~mA} \\
& \overline{\mathrm{IL}}=1.6 \mathrm{~mA}
\end{aligned}
$$

$$
\begin{aligned}
R L(\min ) & =\frac{\overline{V C C}-\overline{V O L}}{\overline{\overline{I O L}}-N \cdot|\overline{I L}|} \\
& =\frac{4.75 \mathrm{~V}-0.45 \mathrm{~V}}{16 \mathrm{~mA}-3 \times(1.6 \mathrm{~mA})} \\
& =384 \Omega
\end{aligned}
$$

connected. The resistance of a pull-up resistor $R_{L}$ that may be connected between the voltage supply and the collectors of the output transistors should be determined by equations (1) and (2) as shown below:

$$
R_{L}(\max )=\frac{\overline{V C C}-\underline{V_{O H}}}{M \cdot \overline{\overline{0 \pi H}}+N \cdot \overline{T H}}
$$

where $M$ : number of AND-ties
$N$ : number of fanouts (number of loads)
$\overline{V_{C C}}$ : maximum value of supply voltage
$\underline{V_{O H}}$ : minimum value of high-level output voltage
$\overline{\text { 10H }}$ : maximum value of high-level output current at the open collector output
$\overline{\Pi_{H}}$ : maximum value of high-level input current

$$
\begin{equation*}
R_{L}(\min )=\frac{V_{C C}-\overline{V_{O L}}}{\overline{\mid O L}-N \cdot \sqrt{I L} \mid} \tag{2}
\end{equation*}
$$

where $\underline{V}_{C c}$ : minimum value of supply voltage
$\overline{\text { VoL }: ~ m a x i m u m ~ v a l u e ~ o f ~ l o w-l e v e l ~ o u t p u t ~ v o l t a g e ~}$
$\bar{\Gamma} \bar{\circ}$ : maximum value of low-level output current
Th : maximum value of low-level input current
then

$$
\begin{equation*}
R_{L}(\min )<R_{L}<R_{L}(\max ) \tag{3}
\end{equation*}
$$

The resistance of a pull-up resistor $R_{L}$ should be within the range as shown in equation (3). $R_{L}(\min )$ and $R_{L}$ (max) should be calculated using the appropriate number of ANDties and fanouts. Calculation examples of TTL load are shown below:

$$
=\frac{5.25 V-2.4 V}{4 \times(100 \mu \mathrm{~A})+3 \times(40 \mu \mathrm{~A})}
$$

$$
=5090 \Omega
$$

# MITSUBISHI BIPOLAR DIGITAL ICs M54740AP,S/M54741AP,S 

## DESCRIPTION

The M54740AP, S' (provided with open collector outputs) and the M54741AP, S (provided with 3 -state outputs) are field programmable ROMs with a fusecoupling system and a memory capacity of 4096 bits ( 1024 words $\times 4$-bit configuration).

## FEATURES

- Fast-address access time

25ns (typ)

- Unique built-in test circuit guarantees a high programming yield as well as various performance characteristics after programming
- Fuse technology is used
- Memory capacity of 4096 bits (1024 words $\times 4$-bit organization)
- Open collector outputs for M54740AP,S;

3-state outputs for M54741AP,S

- High output level before programming
- Chip enable pins $\overline{E_{1}}$ and $\bar{E}_{2}$ provided for easy expansion of memory capacity
- Inputs and outputs compatible with TTL system
- 18-pin DIL ceramic or plastic package


## APPLICATION

General purpose, for use in industrial and corisumer equipment.

## FUNCTIONAL DESCRIPTION

The PROM consists of an address circuit, decoder circuit, memory circuit, output circuit and chip enable circuit, and the memory cells consist of fuses and diodes. Data can be programmabled into the PROM by the user using a writer

by cutting the fuses of the memory cells. The output level is high before programming and low when written into.

The 4096 memory cells have a capacity of 1024 words and one word is composed of 4 bits. A word is selected from the 1024 words by address inputs $A_{0} \sim A_{9}$, and 4 -bit parallel outputs $0_{1} \sim 0_{4}$ are produced.

The input and output threshold voltage is the same as that for a TTL system and thus direct coupling can be made with TTL logic. The open-collector outputs (in the M54740AP,S) or 3 -state outputs (in the M54741AP,S) enable AND-tie connection.

When both chips enable inputs $\bar{E}_{1}$ and $\bar{E}_{2}$ are low, the output is enabled and the contents of the memory selected

## BLOCK DIAGRAM



# MITSUBISHI BIPOLAR DIGITAL ICs M54740AP,S/M54741AP,S 

by the address input appear in the outputs. When either chip enable input $\overline{E_{1}}$ or $\bar{E}_{2}$ is high, the output is disabled, and regardless of the address input, the output is set high (open-collector) or put in the high-impedance mode (3state).

READ FUNCTION TABLE (Note 1)
$\begin{array}{ll}\text { Read function table for } & \text { Read function table for } \\ \text { M54740AP, S } & \text { M54741AP,S }\end{array}$

| $\overline{E_{1}}$ | $\overline{E_{2}}$ | $O_{1} \sim \mathrm{O}_{4}$ |
| :---: | :---: | :---: |
| $L$ | $L$ | $W n$ |
| $H$ | $L$ | $H$ |
| $L$ | $H$ | $H$ |
| $H$ | $H$ | $H$ |


| $\overline{E_{1}}$ | $\overline{E_{2}}$ | $O_{1} \sim O_{4}$ |
| :---: | :---: | :---: |
| $L$ | $L$ | $W n$ |
| $H$ | $L$ | $Z$ |
| $L$ | $H$ | $Z$ |
| $H$ | $H$ | $Z$ |

Note 1. Wn: Memory contents written in Wn word appear in output. Z: High-impedance state
ABSOLUTE MAXIMUM RATINGS ${ }^{\left(\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \text {, unless otherwise noted) }\right.}$

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage |  | $-0.5 \sim+7$ | V |
| $V_{1}$ | In.put voltage |  | $-0.5 \sim+5.5$ | $V$ |
| $\mathrm{V}_{0}$ | Output voltage | High-level state | $-0.5-+5.5$ | V |
| $V_{O P}$ | Applied output voltage |  | 21 | $\checkmark$ |
| $\mathrm{t}_{\mathrm{W}}(\mathrm{P}) / \mathrm{t}_{\mathrm{C}}(\mathrm{P})$ | Duty cycle | Wher: writing | 25 | \% |
| Topr | Operating free-air ambient temperature range |  | $0 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65 \sim+150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{T}_{\mathrm{a}}=0 \sim+75^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.75 | 5 | 5.25 | $\checkmark$ |
| IOH | High-level output current (M54741AP/S only) $\mathrm{V}_{\mathrm{OH}} \geqq 2.4$ | 0 |  | -2 | mA |
| ${ }^{1} \mathrm{OH}$ | High-level output current (M54740AP/S orily) $\mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}$ | 0 |  | 50 | $\mu \mathrm{A}$ |
| 1 OL | Low-level output current , VoL $\leqq 0.45 \mathrm{~V}$ | 0 |  | 16 | mA |

ELECTRICAL CHARACTERISTICS $\left(T_{a}=-20 \sim+75^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ * | Max |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-lievel input voitage |  | 2 |  |  | $\checkmark$ |
| $V_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| $V_{\text {IC }}$ | Input clamp voltage | $\mathrm{V}_{C C}=4.75 \mathrm{~V}, 1_{1 \mathrm{C}}=-18 \mathrm{~mA}$ |  |  | $-1.2$ | V |
| VOH | High-level output voltage (M54741AP, S) | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V}, V_{1}=2 \mathrm{~V}, V_{1}=0.8 \mathrm{~V} \\ & \mathrm{IOH}=-2 \mathrm{~mA} \end{aligned}$ | 2.4 | 3.1 |  | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current (M54740AP, S) | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, V_{1}=2 \mathrm{~V}, V_{1}=0.8 \mathrm{~V} \\ & V_{O}=5 \mathrm{~V} \end{aligned}$ |  |  | 50 | $\mu \mathrm{A}$ |
| Vol | Low-level output voltage | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V}, V_{1}=2 \mathrm{~V}, V_{1}=0.8 \mathrm{~V}, \\ & I_{O L}=16 \mathrm{~mA} \end{aligned}$ |  | 0.3 | 0.45 | V |
| Iozh | Off-state high-level output current (M54741AP,S) | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, V_{1}=0.8 \mathrm{~V}, \\ & V_{1}=2 \mathrm{~V}, V_{O}=2.4 \mathrm{~V} \end{aligned}$ |  |  | 50 | $\mu \mathrm{A}$ |
| Iozl | Off-state high-level output current (M54740AP, S) | $\begin{aligned} & V_{\mathrm{CC}}=5.25 \mathrm{~V}, V_{1}=0.8 \mathrm{~V} \\ & V_{1}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V} \end{aligned}$ |  |  | -50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IH }}$ | High-level input current | $V_{C C}=5.25 \mathrm{~V}, V_{1}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Low-level input current | $\mathrm{V}_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{1}=0.4 \mathrm{~V}$ |  | $-160$ | -250 | $\mu \mathrm{A}$ |
| Ios | Short-circuit output current (M54741AP,S) (Note 2) | $V_{C C}=5.25 \mathrm{~V}, V_{0}=0 \mathrm{~V}$ | -15 |  | $-100$ | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply current (Note 3) | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}$ |  | 120 | 170 | mA |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{1}=2 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 4 |  | pF |
| Cout | Output capacitance | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 7 |  | pF |

* All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$.

Note 2. All measurements should be done quickly and not more than one output should be shorted at a time.
Note 3. ICC is measured with all inputs at GND .

MITSUBISHI BIPOLAR DIGITAL ICs M54740AP,S/M54741AP,S

SWITCHING CHARACTERISTICS $\left(V_{C C}=5 V \pm 5^{\circ} / \mathrm{C}, \mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ta (A) | Address access time | (Note 4) |  | 25 | 55 | ns |
| ta (E) | Chip enable access time |  |  | 15 | 25 | ns |
| ${ }^{\text {t }} \mathrm{CD}(\overline{\mathrm{E}})$ | Chip disable time |  |  | 15 | 25 | ns |

Note 4. Measurement circuit

(1) The pulse generator (PG) has the following characteristics: $P R R=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}, \mathrm{t}_{\mathrm{pw}}=500 \mathrm{~ns}, \mathrm{~V}_{\mathrm{p}}=3 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}, \mathrm{Z}_{\mathrm{o}}=50 \Omega$.
(2) $C_{L}$ includes probe and jig capacitance.

TIMING DIAGRAM (Reference level $=1.5 \mathrm{~V}$ )


RECOMMENDED WRITE CONDITIONS ${ }^{\left(T_{a}=25^{\circ} \mathrm{C} \text {, unless otherwise noted) }\right) ~}$

| Symbol | Parameter | -Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{1 H}(\mathrm{P})$ | High-level input voltage | 2.4 | 5 | 5 | V |
| $V_{\text {IL }}(\mathrm{P})$ | Low-level input voltage | 0 | 0 | 0.4 | $\checkmark$ |
| $V_{0}(P)$ | Applied output voltage | 20 | 21 | 21 | V |
| $t_{w(P)}$ | Applied pulse width | 0.05 | 0.18 | 50 | ms |
| $t_{w(P) / t} \mathrm{C}(\mathrm{P})$ | Duty cycle |  | 20 | 25 | \% |
| $t \mathrm{r}$ | Pulse risetime | 5 | 10 | 30 | $\mu \mathrm{S}$ |
| $N(P)$ | Number of pulses applied |  | 4 |  | - |
| $\mathrm{V}_{\mathrm{CC}}(\mathrm{P})$ | Write supply voltage |  | 5 |  | V |
| I OP | Applied output current |  |  | 100 | mA |
| $\mathrm{V}_{\text {CCL }}(\mathrm{V})$ | Low-level supply voltage with check after writing |  | 4.4 |  | V |

# MITSUBISHI BIPOLAR DIGITAL ICs M54740AP,S/M54741AP,S 

## PROGRAMMING TIMING DIAGRAM



[^4]
## PROGRAMMING PROCEDURE

The area into which the data are programmed is the fuses which are composed of 4096 memory cells. When no data are programmed into a memory cell, the output is set to the logic high level (fuse: closed). Proceed as instructed below to set to the logic low level (fuse: open).
(1) Apply the supply voltage $\mathrm{V}_{\mathrm{CC}(\mathrm{P})}$ ( 5 V typ).
(2) Select the programming word with the address inputs $\mathrm{A}_{0} \sim \mathrm{~A}_{9}$ (input voltage: $\mathrm{V}_{1 \mathrm{H}(\mathrm{P})} 5 \mathrm{~V}$ typ, $\mathrm{V}_{1 \mathrm{~L}(\mathrm{P})} 0 \mathrm{~V}$ typ).
(3) Set either chip enable input pin $\overline{E_{1}}$ or $\overline{E_{2}}$ high $\left(V_{1 H(P)}\right.$ 5 V typ) and set the outputs off.
(4) Apply the output pulse $\mathrm{V}_{\mathrm{O}(\mathrm{P})}(21 \mathrm{~V}$ typ) to the output which corresponds to the bit into which the data are to be programmed. Apply this to one output at a time and not to two or more outputs simultaneously.
(5) Set both $\bar{E}_{1}$ and $\bar{E}_{2}$ low (V1L(P) $O V$ typ).
(6) Reduce the supply voltage to $\mathrm{V}_{\mathrm{CCL}}(\mathrm{V})(4.4 \mathrm{~V}$ typ) and check whether the data has been programmed.
(7) If the check is affirmative in step (6), repeat steps (1) through (6) to program the next word or bit.
If the check is negative in step (6), repeat steps (1) through (6) but if the check is still negative even after four repetitions, the device may be considered defective.

Refer to the programming timing diagram for the timing of the programming operation.

## DESCRIPTION

The M58653P is a serial input/output 700 bit electrically erasable and reprogrammable ROM organized as 50 words of 14 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

## FEATURES

- Word-by-word electrically alterable
- Non-volatile data storage:
- Write/erase time:
- Typical power supply voltages:
- Number of erase-write cycles:
- Number of read access unrefreshed:

$$
10 \text { years }(\mathrm{min})
$$

$20 \mathrm{~ms} /$ word
$-30 \mathrm{~V},+5 \mathrm{~V}$
$10^{5}$ times (min)
$10^{9}$ times (min)

- 5 V I/O interface


## APPLICATION

- Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems


## FUNCTION

The address is designated by two consecutive one-of-tencoded digits. Seven modes-accept address, accept data, shift data output, erase, write, read, and standby-are all selected by a 3 -bit code applied to $\mathrm{C}_{1}, \mathrm{C}_{2}$, and $\mathrm{C}_{3}$. Data is stored by internal negative writing pulses that selectively tunnel charges into the $\mathrm{SiO}_{2}-\mathrm{Si}_{3} \mathrm{~N}_{4}$ interface of the gate insulators of the MNOS memory transistors.



PIN DESCRIPTION

| Pin | Name | Functions |
| :---: | :---: | :---: |
| 1/0 | 1/0 | In the accept address and accept data modes. used for input. <br> In the shift data output mode, used for output. <br> In the standby. read, erase and write modes, this pin is in a floating state |
| $V_{M}$ | Test | Used for testing purposes oniy. It should be left unconnected during normal operation. |
| $V_{S S}$ | Chip substrate voltage | Normally connected to +5 V . |
| $V_{G G}$ | Power supply voltage | Normally connected to -30 V . |
| CLK | Clock input | 14 kHz timing reference. Required for all operating modes High-level input is possible during standby mode. |
| $\mathrm{C}_{1}-\mathrm{C}_{3}$ | Mode control input | Used to select the operation mode. |
| $\mathrm{V}_{\text {GND }}$ | Ground voltage | Connected to ground ( 10 V ) |

OPERATION MODES

| $\mathrm{Cl}_{1}$ | C2 | C3 |  |
| :---: | :---: | :---: | :--- | :--- |
| H | H | H | Standby mode: The conterts of the address registers and the data register remain unchanged. The output ouffer is held <br> in the fioating state. |
| H | H | L | Not used. |
| H | L | H | Erase mode: The word stored at the addressed location is erased. The data bits after erasing are all low-level. |

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{G G}$ | Supply voltage | With respect to $\mathrm{V}_{\text {SS }}$ | $0.3 \sim-40$ | $\checkmark$ |
| $V_{1}$ | Input voltage |  | 0.3--20 | $\checkmark$ |
| $\mathrm{V}_{0}$ | Output voltage |  | $0.3 \sim-20$ | $\checkmark$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
| Topr | Operating free-air temperature range |  | $-10 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{G G}-V_{S S}$ | Supply voltage | $-32.2$ | -35 | --37.8 | $V$ |
| $V_{S S}-V_{\text {GND }}$ | Supply voltage | 4.75 | 5 | 6 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $V_{S S}-1$ |  | $V_{S S}+0.3$ | $\checkmark$ |
| $V_{\text {IL }}$ | Low-level input voltage | $V_{S S}-6.5$ |  | $V_{S S}-4.25$ | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{SS}}=-35 \mathrm{~V} \pm 8 \%, \mathrm{~V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{GND}}=5 \mathrm{~V}-5 \%$. 50 unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage |  | $V_{S S}-1$ |  | $V_{S S}+0.3$ | $\checkmark$ |
| $V_{\text {IL }}$ | Low-level input voltage |  | $V_{S S}-6.5$ |  | VSS-4.25 | $\checkmark$ |
| IIL | Low-level input current | $V_{1}-V_{S S}=-6.5 V$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOZL | Off-state output current, low-level voltage applied | $\mathrm{V}_{\mathrm{O}}-\mathrm{V}_{S S}=-6.5 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| VOH | High-level output voltage | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | $\mathrm{V}_{S S}-1$ |  |  | V |
| VOL | Low-level output voltage | $I O L=10 \mu \mathrm{~A}$ |  |  | $\mathrm{V}_{\mathrm{GND}}+0.5$ | $V$ |
| $\mathrm{I}_{\mathrm{GG}}$ | Supply current from $V_{G G}$ | $10=0 \mu \mathrm{~A}$ |  | 5.5 | 8.8 | mA |

Note 1: Typical values are at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
TIMING REQUIREMENTS ( $\mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{SS}}=-35 \mathrm{~V} \pm 8 \%, \mathrm{~V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{GND}}=5 \mathrm{~V}-50 \%$. unless otherwise noted.)

| Symbol | Parameter | Alternative symbols | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $f(\phi)$ | Clock frequency | $f \phi$ |  | 11.2 | 14 | 16.8 | kHz |
| $D(\phi)$ | Clock duty cycle | D $\phi$ |  | 30 | 50 | 55 | \% |
| tw (w) | Write time | tw |  | 16 | 20 | 24 | ms |
| tw (E) | Erase time | te |  | 16 | 20 | 24 | ms |
| tr. tf | Risetime, fall time | $t r, t f$ |  |  |  | 1 | $\mu \mathrm{s}$ |
| tsu $(c-\phi)$ | Control setup time before the fall of the clock pulse | tos |  | 0 |  |  | ns |
| $\operatorname{th}(\phi-\mathrm{c})$ | Control hold time after the rise of the clock pulse | ${ }^{\text {t }} \mathrm{CH}$ |  | 0 |  |  | ns |

SWITCHING CHARACTERISTICS $\left(T a=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GG}}=-35 \mathrm{~V} \pm 8 \%\right.$. unless otherwise noted.)

| Symbol | Parameter | Alternative symbols | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| ta (c) | Read access time | tpw | $C_{L}=100 P F \begin{aligned} & V_{O H}=V_{S S}-2 V \\ & V_{O L}=V_{G N D}+1.5 \mathrm{~V} \end{aligned}$ |  |  | 20 | $\mu \mathrm{s}$ |
| ts | Unoowered nonvolatile data retention time | Ts | $\mathrm{N}_{\mathrm{EW}}=10^{4}, \begin{aligned} & t w(W)=20 \mathrm{~ms} \\ & \mathrm{tw}(\mathrm{E})=20 \mathrm{~ms}\end{aligned}$ | 10 |  |  | Year |
|  |  | Ts | $N_{E W}=10^{5}, \begin{aligned} & \mathrm{tw}(\mathrm{W})=20 \mathrm{~ms} \\ & \mathrm{tw}(\mathrm{E})=20 \mathrm{~ms}\end{aligned}$ | 1 |  |  | Year |
| NEW | Number of erase/write cycles | Nw |  | $10^{5}$ |  |  | Times |
| NRA | Number of read access unrefreshed | NRA |  | $10^{9}$ |  |  | Times |
| tdv | Data valid time | tpw |  |  |  | 20 | $\mu \mathrm{s}$ |

TIMING DIAGRAM

## Accept Address Mode



## Read Mode



## Write Mode



## Erase Mode



Shift Data Output Mode


Accept Data Mode


## DESCRIPTION

The M58735-XXXP is a 32768 -bit static mask-programmable read-only memory organized as 4096 words of eight bits. It is housed in a 24 -pin DIL package using N -channel silicon gate MOS technology. The inputs and outputs are TTL compatible.

The XXX in the type code is a three-digit decimal number assigned by Mitsubishi to identify the customer's specification to which the ROM has been programmed.

## FEATURES

- Maximum access time: 350ns (max)
- 8-bit parallel output
- By floating the output (high-impedance) using the chip select inputs ( $\mathrm{S}_{1}, \mathrm{~S}_{2}$ ), OR-tie connection is possible, facilitating memory expansion.
- The active logic level of the chip select inputs ( $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ ) can be programmed at the time of ROM masking
- All inputs and outputs are TTL and DTL compatible
- All inputs are provided with built-in protective circuits
- Pin-compatibility with the M5L2732K


## APPLICATION

- Microcomputer memories


## FUNCTION

The M58735-XXXP is a $4096 \times 8$-bit parallel output ROM. Address inputs $\left(A_{0} \sim A_{11}\right)$ are decoded to select one of the 4096 words, and the contents of that address are made available at data outputs ( $\mathrm{Q}_{0} \sim \mathrm{Q}_{7}$ ). Chip selects ( $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ ) are used to expand memory using two or more M58735-XXXP ROMs. The contents of the ROM

can be read cnly when $S_{1}$ and $S_{2}$ are at the programmed input levels. Otherwise, data outputs $\left(\mathrm{O}_{0} \sim \mathrm{O}_{7}\right)$ are held in the floating (high-impedance) state. The active logic level of $S_{1}$ and $S_{2}$ can be programmed at the time of fabricating the ROM mask.


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply voltage | With reference to the GND (with $V_{\text {I }}$ and $V_{O}$ at $V_{C C}=5 \mathrm{~V}$ ) | $-0.5-7$ | V |
| $V_{1}$ | Input voltage |  | -0.5-7 | V |
| $V_{0}$ | Output voltage |  | $-0.5 \sim 7$ | $V$ |
| Pd | Power dissipation | $\mathrm{Ta}=25{ }^{\prime} \mathrm{C}$ | 1000 | mW |
| Topr | Operating temperature |  | 0-70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-65-150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage | 4.5 | 5 | 5.5 | V |
| GND |  |  | 0 |  | V |
| $\mathrm{V}_{\text {IH }}$ | Higr--level input voltage | 2 |  | $\mathrm{V}_{\mathrm{cc}}+1$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low-levei input voltage | --0.5 |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CH}}$ | High-level output voltage | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $1 \mathrm{OL}=2.2 \mathrm{~mA}$ |  |  | 0.45 | $\checkmark$ |
| $1 /$ | Input current | $\mathrm{V}_{1}=0 \sim \mathrm{~V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| loz | Off-state output current | $\mathrm{V}_{\mathrm{O}}=0.45-\mathrm{V}_{\mathrm{CC}}$ | - 10 |  | 10 | $\mu \mathrm{A}$ |
| 1 cc | Supply current from $\mathrm{V}_{\mathrm{CC}}$ | Output open, $\mathrm{Ta}^{2}=25^{\circ} \mathrm{C}$ |  | 80 | 120 | mA |
| Ci | Input capacitance | $\begin{aligned} & V C C=5 V, V_{1}=V_{0}=0 V \\ & f=1 \mathrm{MHz}, 25 \mathrm{mVrms}, T a=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 10 | pF |
| Co | Output capacitance |  |  |  | 15 | pF |

SWITCHING CHARACTERISTICS ( $\mathrm{Ta}=0-70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions (Note 2) | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{a}}(A D)$ | Access time from Address | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.1 \mathrm{k} \Omega$ (Note 1) |  |  | 350 | ns |
| tpZX | Chip select propagation time |  |  |  | 120 | HS |
| $t_{P \times Z}$ | Chip non-select propagation time |  | 0 |  | 150 | ns |

TIMING DIAGRAM




## DESCRIPTION

The M5G1400P is a serial input/output 1400-bit electrically erasable and reprogrammable ROM organized as 100 words of 14 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

## FEATURES

- Word-by-word electrically alterable
- Non-volatile data storage: .................. 10 years (min)
- Write/erase time: $20 \mathrm{~ms} /$ word
- Single 35V power supply
- Number of erase-write cycles: $10^{5}$ times (min)
- Number of read access unrefreshed:.... $10^{6}$ times (min)
- Interchangeable with GI's ER1400 in pin configuration and electrical characteristics


## APPLICATION

- Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems


## FUNCTION

The address is designated by two consecutive one-of-tencoded digits. Seven modes-accept address, accept data, shift data output, erase, write, read, and standby-are all selected by a 3 -bit code applied to $\mathrm{C}_{1}, \mathrm{C}_{2}$, and $\mathrm{C}_{3}$. Data is stored by internal negative writing pulses that selectively tunnel charges into the $\mathrm{SiO}_{2}-\mathrm{Si}_{3} \mathrm{~N}_{4}$ interface of the gate insulators of the MNOS memory transistors'.



MITSUBISHI LSIs M5G 1400P

1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

PIN DESCRIPTION

| Pin | Name |  |
| :--- | :--- | :--- |
| $1 / O$ | $1 / O$ | In the accept address and accept data modes, used for input. <br> In the shift data output mode. used for output. <br> In the standby, read. erase and write modes, this pin is in a fioating state. |
| $V_{M}$ | Test | Chip substrate voltage |
| $V_{S S}$ | Power supply voltage | Normally connected to ground. |
| $V_{G G}$ | Normally connected to -35V. |  |
| $C_{L K}$ | Clock input | 14KHz timing reference. Required for all operating modes. High-level input is possible during standby mode. |
| $C_{1} \sim C_{3}$ | Mode control input | Used to select the operation mode. |

OPERATION MODES

| C1 | C2 | C3 |  |
| :---: | :---: | :---: | :--- |
| H | H | H | Standby mode: The contents of the address registers and the data register remain unchanged. The output buffer is held <br> in the floating state. |
| H | H | L | Not used. |
| H | L | H | Erase mode: The word stored at the addressed location is erased. The data bits after erasing are all low-level. |
| H | L | L | Accept address mode: Data presented at the $1 / O$ pin is shifted into the address registers one bit with each clock pulse. The <br> address is designated by two one-of-ten-coded digits. |
| L | H | H | Read mode: The addressed word is read from the memory into the data register. |
| L | H | Shift data output mode: The output driver is enabled and the contents of the data register are shifted to the $1 / O$ pin one bit <br> with each clock pulse. |  |
| L | L | H | Write mode: The data contained in the data register is written into the location designated by the address registers. |
| L | Accept data mode: The data register accepts serial data from the $1 / O$ pin one bit with each clock pulse. The address <br> registers remain unchanged. |  |  |

MITSUBISHI LSIs
M5G 1400P

1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{GG}}$ | Supply voltage | With respect to VSS | $0.3-40$ | $\checkmark$ |
| V/1 | Input voltage |  | 0.3~-20 | $\checkmark$ |
| $\mathrm{V}_{0}$ | Output voltage |  | 0.3--20 | V |
| Tstg | Storage temperature range |  | $-65-150$ | ${ }^{\circ} \mathrm{C}$ |
| Topr | Operating free-air temperature range |  | $-10 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS i $\mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}$. unless otherwise ngted.).

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{G G}$ | Supply voltage | $-32.2$ | $-35$ | $-37.8$ | V |
| $V_{S S}$ | Supply voltage (GND) |  | 0 |  | V |
| $\mathrm{V}_{\mathrm{H}}$ | High-level input voltage | $V_{S S}-1$ |  | $V_{S S}+0.3$ | $\checkmark$ |
| $V_{\text {IL }}$ | Low-level input voltage | $V_{S S}-15$ |  | $\mathrm{V}_{S S}-8$ | $\checkmark$ |

Note 1:
The order of $V_{S S} V_{G G}$ with on or off.
With on, $V_{G G}$ is turned on after $V_{S S}$ is done. With off, $V_{S S}$ is turned off after $V_{G G}$ is done.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=-10-70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GG}}=-35 \mathrm{~V} \pm 8 \%\right.$. unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | $V_{S S}-1$ |  | $v_{S S}+0.3$ | V |
| $\mathrm{V}_{\text {II }}$ | Low-level input voltage |  | $v_{\text {SS }}-15$ |  | $V_{\text {SS }}-8$ | $\checkmark$ |
| ILL | Low-level input current | $V_{1}=-15 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| lozl. | Off-state output current, low-level voltage applied | $V_{0}=-15 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| V OH | High-level output voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ | $\mathrm{V}_{S S}-1$ |  |  | V |
| VOL | Low-level output voltage | $I O L=10 \mu \mathrm{~A}$ |  |  | $V_{S S}-12$ | $\checkmark$ |
| $\mathrm{I}_{\mathrm{GG}}$ | Supply current from $\mathrm{V}_{\mathrm{GG}}$ | $10=0 \mu \mathrm{~A}$ |  | 5.5 | 8.8 | mA |

Note 2: Typical values are at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
TIMING REQUIREMENTS ( $\mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GG}}=--35 \mathrm{~V} \pm 8 \%$. unless otherwise noted.)

| Symbol | Parameter | Alternative symbols | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $f(\phi)$ | Clock frequency | $f \phi$ |  | 11.2 | 14 | 16.8 | kHz |
| $D(\phi)$ | Clock duty cycle | D $\phi$ |  | 30 | 50 | 55 | \% |
| tw (w) | Write time | tw |  | 16 | 20 | 24 | ms |
| IW (E) | Erase time | te |  | 16 | 20 | 24 | ms |
| tr, tf | Risetime, falltime | $t r, ~ t f ~$ |  |  |  | 1 | $\mu s$ |
| $t s u(c-\phi)$ | Control setup time before the fall of the clock pulse | tos |  | 0 |  |  | ns |
| $\operatorname{th}(\phi-\mathrm{c})$ | Control hold time after the rise of the clock pulse | ${ }^{\text {t }} \mathrm{CH}$ |  | 0 |  |  | ns |

## SWITCHING CHARACTERISTICS $\left(\mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GG}}=-35 \mathrm{~V} \pm 8 \%\right.$. unless otherwise noted.)

| Symbol | Parameter | Alternative symbols | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| ta (c) | Read access time | tpw |  |  |  | 20 | $\mu \mathrm{s}$ |
| ts | Unpowered nonvolatile data retention time | Ts | $N_{E W}=10^{4}, \begin{aligned} & t w(W)=20 \mathrm{~ms} \\ & t w(E)=20 \mathrm{~ms}\end{aligned}$ | 10 |  |  | Year |
|  |  | Ts | $\mathrm{NEW}^{\text {a }} 10^{5}, \begin{aligned} & \mathrm{tw}(\mathrm{W})=20 \mathrm{~ms} \\ & \mathrm{tw}(\mathrm{E})=20 \mathrm{~ms}\end{aligned}$ | 1 |  |  | Year |
| NEW | Number of erase/write cycles | Nw |  | $10^{5}$ |  |  | Times |
| NRA | Number of read access unrefreshed | $N_{\text {RA }}$ |  | $10^{6}$ | $10^{9}$ |  | Times |
| tdv | Deta valid time | tpw |  |  |  | 20 | $\mu s$ |

TIMING DIAGRAM

## Accept Data Mode



## Read Mode



Write Mode


Erase Mode


Shift Data Output Mode


Accept Data Mode
ашЛЛЛЛЛЛЛЛЛЛЛЛ


## DESCRIPTION

These are ultraviolet-light erasable and electrically reprogrammable 16 384-bit (2048-word by 8-bit) EPROMs. They incorporate N -channel silicon-gate MOS technology, and are designed for microprocessor programming applications.

## FEATURES

- Fast programming
- Access time M5L2716K : 100s/16 384 bits (typ)

M5L 2716K-65 : 650ns (max)

- Static circuits are used throughout
- Inputs and outputs TTL-compatible in read and program modes
- Single 5 V power supply for read mode ( 25 V power supply required for program)
- Low power dissipation: Operating: 525 mW (max) Standby: 132 mW (max)
- Single-location programming (requires one 50 ms pulse/address)
- Interchangeable with Intel's 2716 in pin configuration and electrical characteristics


## APPLICATION

- Computers and peripheral equipment


## PIN CONFIGURATION (TOP VIEW)



Outline 24K10


## 16 384-BIT (2048-WORD BY 8-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

## FUNCTION

## Read

Set the $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ terminals to the read mode (low-level). Low-level input to $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ and address signals to the address inputs ( $A_{0} \sim A_{10}$ ) make the data contents of the designated address location available at the data inputs/ outputs $\left(D_{0} \sim D_{7}\right)$. When the $\overline{C E}$ or $\overline{O E}$ signal is high, data inputs/outputs $\left(D_{0} \sim D_{7}\right)$ are in a floating state.

When the $\overline{C E}$ signal is high, the device is in the standby mode or power-down mode.

## Programming

The chip enters the programming mode when 25 V is supplied to the $V_{P P}$ power supply input and $\overline{O E}$ is at high-level. A location is designated by address signals $A_{0} \sim A_{1 c}$, and the data to be programmed must be applied at 8 bits in parallel to the data inputs $\mathrm{D}_{0} \sim \mathrm{D}_{7}$. A program pulse to the $\overline{C E}$ at this state will effect programming. Only one programming pulse is required, but its width must satisfy the condition $45 \mathrm{~ms} \leqq \mathrm{t}_{\mathrm{w} \text { (CE) }} \leqq 55 \mathrm{~ms}$.

## Mode selection

| Mode Pin | $\overline{\mathrm{CE}}$ | $\overline{\mathrm{OE}}$ | $\mathrm{V}_{\mathrm{PP}}$ | $V_{\mathrm{CC}}$ | Outputs |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | 5 | 5 | Output |
| Deselect | $\mathrm{V}_{\mathrm{IL}}-\mathrm{V}_{I H}$ | $\mathrm{~V}_{I H}$ | 5 | 5 | Floating |
| Power down | $\mathrm{V}_{I H}$ | $V_{I L}-V_{I H}$ | 5 | 5 | Floating |
| Program | Pulsed <br> $V_{I L}$ to <br> $V_{I H}$ | $V_{I H}$ | 25 | 5 | Input |
| Program verify | $V_{I L}$ | $V_{I L}$ | 5 or 25 | 5 | Output |
| Program inhibit | $V_{I L}$ | $V_{I H}$ | 25 | 5 | Floating |

## Erase

Erase is effected by exposure to ultraviolet light with a wavelength of $2537 \AA$ at an intensity of approximately $15 \mathrm{Ws} / \mathrm{cm}^{2}$.

## PRECAUTIONS FOR READ OPERATION

1. $V_{C C}$ should be turned on with or before $V_{P P}$ and turned off with or after $V_{P P}$.
2. $V_{P P}$ should be connected directly to $V_{c c}$ except during programming. For supply current design, therefore, $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CC}}$ should be added.

## HANDLING PRECAUTIONS

1. Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent window should be covered with opaque tape.
2. High voltages are used when programming, and the conditions under which it is performed must be carefully controlled to prevent the application of excessively high voltages. Specifically, the voltage applied to $V_{P P}$ should be kept below 26 V including overshoot. Special precautions should be taken at the time of power-on.
3. Before erasing, clean the surface of the transparent lid to remove completely oily impurities or paste, which may impede irradiation and affect the erasing characteristics.

ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{11}$ | Input voltage. Vpp | With respect to GND | $-0.3-26.5$ | $\checkmark$ |
| $V_{12}$ | Input voltage. VCC, address, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$, data |  | $-0.3 \sim 6$ | $\checkmark$ |
| Topr | Operating free-air temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | -65-125 | ${ }^{\circ} \mathrm{C}$ |

READ OPERATION
Recommended Operating Conditions ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {CG }}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| $V_{P P}$ | Supply voltage | $\left(V_{P P}=V_{C C}\right)$ |  |  | $\checkmark$ |
| GND | Supply voltage |  | 0 |  | $\checkmark$ |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $-0.1$ |  | 0.8 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.2 |  | $\mathrm{V}_{\mathrm{Cc}}+1$ | V |

Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% . \quad V_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 1) } \end{gathered}$ | Max |  |
| ILL | High-level input current, address, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ | $\mathrm{V}_{1}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| loz | Off-state output current | $\mathrm{V}_{0}=5.25 \mathrm{~V}, \overline{\mathrm{OE}}=5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IPP 1 | Supply current from VPP | $\mathrm{V}_{\mathrm{PP}}=5.85 \mathrm{~V}$ |  |  | 6 | mA |
| 1001 | Supply current from Vcc (standby) | $\overline{\mathrm{CE}}=\mathrm{V}_{1 \mathrm{IH}}, \quad \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 10 | 25 | mA |
| ICC2 | Supply current from VCC (operating) | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 57 | 100 | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |

Switching Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \vee \pm 5 \%, V_{P P}=V_{C C}$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 1) } \end{aligned}$ | Max |  |
| ta (A) | Address access time | M5L 2716 K |  |  | $\overline{O E}=\overline{C E}=V_{\text {IL }}$ | $\mathrm{tr} \leqq 20 \mathrm{~ns}$ |  |  | 450 | ns |
|  |  | M5L 2716 K -65 |  |  |  |  | 650 | ns |
| ta(ce) | Chip enable access time | M5L 2716 K | $\overline{O E}=V_{\text {IL }}$ | $\begin{aligned} & V_{\mathrm{IL}}=0.8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=2.2 \mathrm{~V} \end{aligned}$ |  |  | 450 | ns |
|  |  | M5L 2716K-65 |  |  |  |  | 650 | ns |
| ta( $O E$ ) | Output enable access time | M5L 2716 K | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 80 | 150 | ns |
|  |  | M5L 2716 K -65 |  |  |  |  | 300 | ns |
| tv( OE ) | Data valid time after output enable |  | $\overline{C E}=V_{\text {IL }}$ |  | 0 |  | 100 | ns |
| tv(CE) | Data valid time after chip select |  | $\overline{O E}=V_{\text {IL }}$ |  | 0 |  | 100 | ns |
| tv(A) | Data valid time after address |  | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  | 0 |  |  | ns |

Note 1: at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and normal supply voltage.

Timing Diagrams (Read Operation) When Power-Down Mode Not Used


Power-Down Mode


# 16 384-BIT (2048-WORD BY 8-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM 

PROGRAM MODE
Recommended Operating Conditions ( $\mathrm{Ta}=25 \pm 5^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| VPP | Supply voltage | 24 | 25 | 26 | $\checkmark$ |
| GNG | Supply voltage |  | 0 |  | $v$ |
| $V_{\text {IL }}$ | Low-level input voltage | $-0.1$ |  | 0.8 | V |
| $\mathrm{V}_{1 \text { IH }}$ | High-level input voltage | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |

Electrical Characteristics $\left(\mathrm{Ta}=25 \pm 5{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.$. $\mathrm{V}_{\mathrm{PP}}=25 \pm 1 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
|  | High-level input current, address, $\overline{\mathrm{O}}, \overline{\mathrm{CE}}$ | $V_{\text {IN }}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Ipp1 | Supply current from VPP | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$. |  |  | 6 | mA |
| IPP2 | Supply current from VPP | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 30 | mA |
| 1 cc | Supply current from $V_{\text {cC }}$ |  |  |  | 100 | mA |

Timing Requirements $\left(T a=25 \pm 5{ }^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \pm 1 \mathrm{~V}\right.$ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tsu( $A-C E)$ | Address setup time before chip enabie |  | 2 |  |  | $\mu s$ |
| tsu( $O E-C E)$ | Output enable setup time before chip enable |  | 2 |  |  | $\mu s$ |
| tsu( DQ - CE) | Data input setup time before chip enable |  | 2 |  |  | $\mu \mathrm{S}$ |
| $\operatorname{th}(\mathrm{CE}-\mathrm{A})$ | Address hold time after chip enable |  | 2 |  |  | $\mu s$ |
| th(CE-OE) | Output enable hold time after chip enable |  | 2 |  |  | $\mu \mathrm{s}$ |
| th( $C E-D Q$ ) | Data input hold time after chip enable |  | 2 |  |  | $\mu \mathrm{s}$ |
| tw(CE) | Chip enable pulse width |  | 45 | 50 | 55 | ms |
| tr (CE) | Chip enable pulse rise time |  | 5 |  |  | ns |
| tf(CE) | Chip enable pulse fall time |  | 5 |  |  | ns |

Switching Characteristics $\left(\mathrm{Ta}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{P P}=25 \pm 1 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\operatorname{tv}$ (OE) | Data valid time after output enable |  |  |  | 0 |  | 120 | ns |
| $\mathrm{ta}(\mathrm{OE})$ | Output enable access time | M5L 2716 K |  |  |  | 150 | ns |
|  |  | M 5L $2716 \mathrm{~K}-65$ |  |  |  | 300 | ns |

Timing Diagram (for Program and Verify)


## DESCRIPTION

These are ultraviolet-light erasable and electrically reprogrammable 32 768-bit (4096-word by 8 -bit) EPROMS. They incorporate N-channel silicon-gate MOS technology, and are designed for microprocessor programming applications.

## FEATURES

- Fast programming: 200s/32 768 bits (typ)
- Access time M5L 2732K: 450ns (max)
M5L 2732K-6: 550ns (max)
- Static circuits are used throughout
- Inputs and outputs TTL-compatible in read and program modes
- Single 5V power supply for read mode (25V power supply required for program)
- Low power dissipation: Operating: 787 mW (max) Standby: 157 mW (max)
- Single-location programming
(requires one 50 ms pulse/address)
- Interchangeable with Intel's 2732 in pin configuration

PIN CONFIGURATION (TOP VIEW)


Outline 24K 10

## APPLICATION

- Computers and peripheral equipment



## FUNCTION

## Read

Set the $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ terminals to the read mode (low-level). Low-level input to $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ and address signals to the address inputs $\left(A_{0} \sim A_{11}\right)$ make the data contents of the designated address location available at the data inputs/ outputs ( $D_{0} \sim D_{7}$ ). When the $\overline{C E}$ or $\overline{O E}$ signal is high, data inputs/outputs ( $D_{0} \sim D_{7}$ ) are in a floating state.
When the $\overline{\mathrm{CE}}$ signal is high, the device is in the standby mode or power-down mode.

## Programming

The chip enters the programming mode when 25 V is supplied to the $\overline{O E} / V_{P P}$ input. A location is designated by address signals $A_{0} \sim A_{11}$, and the data to be programmed must be applied at 8 bits in parallel to the data inputs $D_{0} \sim$ $\mathrm{D}_{7}$. A program pulse, an active low pulse, to the $\overline{\mathrm{CE}}$ at this state will effect the programming operation. Only one programming is required, but its width must satisfy the condition $45 \mathrm{~ms} \leqq \mathrm{t}_{\mathrm{W}(\mathrm{CE})} \leqq 55 \mathrm{~ms}$.

## Erase

Erase is effected by exposure to ultraviolet light with a wavelength of $2537 \AA$ at an intensity of approximately $15 \mathrm{Ws} / \mathrm{cm}^{2}$.

Mode selection


## HANDLING PRECAUTIONS

1. Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent window should be covered with opaque tape.
2. High voltages are used when programming, and the conditions under which is it performed must be carefully controlled to prevent the application of excessively high voltages. Specifically, the voltage applied to $\mathrm{V}_{\mathrm{Pp}}$ should be kept below 26 V including overshoot. Special precautions should be taken at the time of power-on.
3. Before erasing, clean the surface of the transparent lid to remove completely oily impurities or paste, which may impede irradiation and affect the erasing characteristics.

MITSUBISHI LSIs
M5L 2732K, K-6
32 768-BIT(4096-WORD BY 8-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $V_{11}$ | Input voltage, $\overline{\mathrm{OE}} / \mathrm{V}_{\mathrm{PP}}$ input | With respect to GND | $-0.3-26.5$ | V |
| $\mathrm{~V}_{12}$ | Input voltage, $\mathrm{V}_{\mathrm{CC}}$ address, $\overline{\mathrm{CE}, \text { data inputs }}$ |  | $-0.3 \sim 6$ | V |
| $\mathrm{~T}_{\mathrm{opr}}$ | Operating free air temperature range |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{stg}}$ | Storage temperature range |  | $-65 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

READ OPERATION
Recommended Operating Conditions ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.75 | 5 | 5.25 | v |
| GND | Supply voltage |  | 0 |  | $\checkmark$ |
| $V_{\text {IL }}$ | Low-level input voltage | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage | 2.2 |  | $\mathrm{V}_{C C}+1$ | V |

Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$, unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ (Note 1) | Max |  |
| ILL | High-level input current. address, $\overline{\mathrm{CE}}$ input | $V_{1}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IIL? | High-level input current, $\overline{O E} / V_{P P}$ input | $\mathrm{V}_{1}=4.75 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| loz | Off-state output current | $\mathrm{V}_{\mathrm{O}}=5.25 \mathrm{~V}, \overline{O E}=5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| 1001 | Supply current from $\mathrm{V}_{\mathrm{cc}}$ (standby) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \quad \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 15 | 30 | mA |
| Icca | Supply current from $V_{\text {CC }}$ (operating) | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=V_{\text {IL }}$ |  | 85 | 150 | mA |
| $\mathrm{VOL}^{\text {O }}$ | Low-level output voltage | $\mathrm{IOL}^{\text {O }}=2.1 \mathrm{~mA}$ |  |  | 0.45 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | $\checkmark$ |

Switching Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}+5 \%$. unless therwise noted.)

| Symbol | Parameter |  | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ta(A) | Address access time | M5L 2732K |  |  | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ | $\mathrm{t}_{\mathrm{r}} \leqq 20 \mathrm{~ns}$ |  |  | 450 | ns |
|  |  | M 5 L 2732K-6 |  |  |  |  | 550 | ns |
| ta (CE) | Chip enable access time | M5L 2732K | $\bar{O} \bar{E}=V_{\text {IL }}$ | $V_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | 450 | ns |
|  |  | M 5 L 2732K-6 |  |  |  |  | 550 | ns |
| ta (OE) | Output enable access time | M5L 2732K | $\overline{\mathrm{C}} \overline{\mathrm{E}}=\mathrm{V}_{\text {IL }}$ | Load:$100 \mathrm{pF}+1 \mathrm{TTL}$ |  | 100 | 150 | ns |
|  |  | M5L 2732K-6 |  |  |  |  | 200 | ns |
| tv(oe) | Data valid time after output enable |  | $\overline{\mathrm{CE}}=\mathrm{V}_{11}$ |  | 0 |  | 100 | ns |
| tv(CE) | Data valid time after chip select |  | $\overline{\mathrm{OE}}=V_{\text {IL }}$ |  | 0 |  | 100 | ns |
| $\operatorname{tv}(\mathrm{A})$ | Data valid time after address |  | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 0 |  |  | ns |

Note 1: at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and normal supply voltage.

TIMING DIAGRAMS (Read Operation)
When power-Down Mode Not Used


## Power-Down Mode



## PROGRAM MODE

Recommended Operating Conditions ( $\mathrm{Ta}=25+5^{\circ} \mathrm{C}$. unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| VPP | Supply voltage | 24 | 25 | 26 | V |
| GNG | Supply voltage |  | 0 |  | V |
| $V_{\text {IL }}$ | Low-level input voltage | $-0.1$ |  | 0.8 | $\checkmark$ |
| $V_{1 H}$ | High-level input voltage | 2.2 |  | $\mathrm{VCC}+1$ | V |

Electrical Characteristics ( $\mathrm{Ta}=25 \pm 5 \mathrm{C}, \mathrm{V}_{\mathrm{OC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=25 \pm 1 \mathrm{~V}$, unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ILL | High-level input current. addiess, $\overline{\mathrm{CE}}$ inputs | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Ipp | Supply current from VPP | $\overline{C E}=V_{\text {IL }}$ |  |  | 30 | mA |
| ${ }^{\text {ICO }}$ | Supply current from $\mathrm{V}_{\text {cc }}$ |  |  |  | 150 | mA |

Timing Requirements ( $T_{a}=25 \pm 5 \mathrm{c}, V_{C C}=5 \vee \pm 5 \%, V_{P P}=25 \pm 1 \mathrm{~V}$. unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| tsu( $A-C E)$ | Address setup time before chip enable |  | 2 |  |  | $\mu \mathrm{S}$ |
| tsu(OE-CE) | Gutput enable setup time before chip enaible |  | 2 |  |  | $\mu \mathrm{S}$ |
| tsu( $\mathrm{CQ}-\mathrm{CE}$ ) | Data input setup time before chip enable |  | 2 |  |  | $\mu s$ |
| $\operatorname{th}(C E-A)$ | Address hold time after chip enable |  | 2 |  |  | $\mu \mathrm{S}$ |
| th(CE-OE) | Output enable hoid time after chip enable |  | 2 |  |  | $\mu s$ |
| thice-DQ) | Data input hold time after chip enable |  | 2 |  |  | $1 / \mathrm{S}$ |
| $\mathrm{th}_{\left(V_{P P L}-\text { CEH }\right.}$ | Chip enable high hold time after $V_{\text {Pp }}$ low |  | 2 |  |  | $\mu \mathrm{S}$ |
| tw(CE) | Chip enable pulse width |  | 45 | 50 | 55 | ms |

Switching Characteristics $T a=25 \pm 5{ }^{\circ} \mathrm{C} . \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%, V_{P P}=25 \pm 1 \mathrm{~V}$. unless othervise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $t v(C E) P R$ - | Data valid time after chip enable in program mode |  | 0 |  | 120 | ns |

## Timing Diagram (for Program and Verify)



## DESCRIPTION

The Mitsubishi M5L2764K is a high-speed 65536-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5L2764K is fabricated by N -channel double polysilicon gate technology and is available in a 28 -pin DIL package with a transparent lid.

## FEATURES

- 8192 Word x 8-bit Organization
- Access Time

M5L2764K-2 200 ns (Max) M5L2764K 250 ns (Max) M5L2764K-3 300 ns (Max)

- Two Line Control $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$
- Low Power Current (ICC) Active ..... 150 mA (Max)

Standby ... 35 mA (Max)

- Single 5V Power Supply
- 3-State Output Buffer
- Input and Output TTL-Compatible in Read and Program Mode
- Standard 28-pin DIL Package
- Single Location Programming with One 50 ms Pulse
- Interchangeable with INTEL 2764

PIN CONFIGURATION (TOP VIEW)



## FUNCTION

## Read

Set the $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ terminals to the read mode (low level).

Low level input to $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ and address signals to the address inputs $\left(\mathrm{A}_{0} \sim \mathrm{~A}_{12}\right)$ make the data contents of the designated address location available at the data input/output ( $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ ). When the $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ signal is high, data input/output are in a floating state.

When the $\overline{\mathrm{CE}}$ signal is high, the device is in the standby mode or power-down mode.

## Programming

The device enters the programming mode when 21 V is supplied to the VPP power supply input and $\overline{\mathrm{CE}}$ is at low
level. A location is designated by address signals ( $\mathrm{A}_{0} \sim$ $A_{12}$ ), and the data to be programmed must be applied at 8 -bits in parallel to the data inputs ( $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ ). A program pulse to the $\overline{\mathrm{PGM}}$ at this state will effect programming. Only one programming pulse is required, but its width must satisfy the condition $45 \mathrm{mS} \leqq \mathrm{tpw} \leqq 55 \mathrm{mS}$.

## Erase

Erase is effected by exposure to ultraviolet light with a wavelength of $2537 \AA$ at an intensity of approximately 15 $\mathrm{WS} / \mathrm{cm}^{2}$. Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.

## MODE SELECTION

|  | $\begin{aligned} & \overline{\mathrm{CE}} \\ & (20) \end{aligned}$ | $\begin{gathered} \overline{\mathrm{OE}} \\ (22) \end{gathered}$ | $\begin{aligned} & \overline{P G M} \\ & (27) \end{aligned}$ | $\begin{aligned} & V_{P p} \\ & \text { (1) } \end{aligned}$ | $\begin{aligned} & V_{C C} \\ & (28) \end{aligned}$ | $\left.\begin{array}{c} \hline \text { Outputs } \\ (11-13 \\ 15-19 \end{array}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $V_{\text {IL }}$ | $V_{\text {IL }}$ | VIH | $\mathrm{V}_{\text {cc }}$ | $V_{\text {cc }}$ | Data Out |
| Standby | $V_{\text {IH }}$ | X | $\times$ | $V_{C C}$ | $\mathrm{V}_{C C}$ | Floating |
| Program | $V_{\text {IL }}$ | X | VIL | VPP | Vcc | Data In |
| Program Verity | $V_{\text {IL }}$ | $V_{\text {IL }}$ | VIH | $V_{P P}$ | $\mathrm{V}_{C C}$ | Data Out |
| Program Inhibit | $\mathrm{V}_{\text {IH }}$ | $\times$ | $\times$ | $V_{P P}$ | $V_{C C}$ | Floating |

ABSOLUTE MAXIMUM RATINGS*

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{11}$ | Input voltage, all input | With respect to GND | -0.6-7 | $V$ |
| $V_{12}$ | Input voltage. VPP input |  | $-0.6 \sim 26.5$ | $\checkmark$ |
| Topr | Operating free air temperature range |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | $-65 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

## READ OPERATION

$\mathrm{Ta}=0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$
D. C. CHARACTERISTICS

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $I_{\text {LI }}$ | Input load current | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output leakage current | $\mathrm{V}_{\text {OUT }}=5.25 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IPP1 | $V_{\text {PP }}$ current read | $\mathrm{V}_{\mathrm{PP}}=5.25 \mathrm{~V}$ |  |  | 15 | mA |
| loc1 | $V_{\text {cc }}$ current standby | $\overline{\mathrm{CE}}=\mathrm{V}_{1} \mathrm{H}$ |  |  | 35 | mA |
| ICC2 | $V_{C C}$ current active | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=V_{\text {IL }}$ |  |  | 150 | mA |
| $V_{\text {IL }}$ | Low-level input voltage |  | -0.1 |  | 0.8 | V |
| $V_{\text {IH }}$ | High-level input voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| V OH | High-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | v |

A. C. CHARACTERISTICS

| Symbol | Parameter | Conditions | 2764-2 |  | 2764 |  | 2764-3 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| ta (AD) | Address to output delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=V_{\text {IL }}$ |  | 200 |  | 250 |  | 300 | ns |
| ta (CE) | $\overline{\mathrm{CE}}$ to output delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 200 |  | 250 |  | 300 | ns |
| ta (OE) | Output enable to output delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ | 10 | 70 | 10 | 100 | 10 | 150 | ns |
| $\mathrm{t}_{\text {DF }}$ | Output enable high to output float | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ | 0 | 60 | 0 | 90 | 0 | 130 | ns |
| ${ }^{\text {t }} \mathrm{OH}$ | Output hold from $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ | 0 |  | 0 |  | 0 |  | ns |

TIMING DIAGRAM


CAPACITANCE $\left(T_{\mathrm{a}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C IN | Input capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 4 | 6 | pF |
| Cout | Output capacitance | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 8 | 12 | pF |

MITSUBISHI LSIs
M5L2764K, K-2, K-3
65536-BIT (8192-WORD BY 8-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

PROGRAMMING OPERATION
$\mathrm{Ta}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}=21 \pm 0.5 \mathrm{~V}$
D. C. CHARACTERISTICS

| Symboi | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input current | $V_{\text {IN }}=V_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| VOL | Low.level output voltage (verify) | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| V OH | High-level output voltage (verify) | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $1 \mathrm{CC2}$ | $\mathrm{V}_{\text {cc }}$ supply current (active) |  |  |  | 150 | mA |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | $-0.1$ |  | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| IPP | $\mathrm{V}_{\text {PP }}$ supply current | $\overline{\mathrm{CE}}=\mathrm{V}_{1 \mathrm{~L}}=\overline{\mathrm{PGM}}$ |  |  | 30 | mA |

A. C. CHARACTERISTICS

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| t AS | Address setup time |  | 2 |  |  | $\mu \mathrm{s}$ |
| toes | $\overline{\mathrm{OE}}$ setup time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data setup time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {AH }}$ | Address hold time |  | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DH }}$ | Data hold time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | Chip enable to output delay |  | 0 |  | 130 | ns |
| tvs | $V_{\text {PP }}$ setup time |  | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {PW }}$ | $\overline{\mathrm{P}} \overline{\mathrm{GM}}$ pulse width (pregramming) |  | 45 | 50 | 55 | ms |
| t Ces | $\overline{\mathrm{CE}}$ setup time |  | 2 |  |  | $\mu \mathrm{S}$ |
| toe | Data valid from $\overline{O E}$ |  |  |  | 150 | ns |

TIMING DIAGRAM


## DESCRIPTION

The M58840-XXXP and M58841-XXXSP are single chip 4-bit microcomputers developed using p-channel aluminum gate ED-MOS technology and are housed in 42-pin plastic DIL packages. These single-chip microcomputers feature a built-in 8-bit A-D converter.
Differences between the M58840-XXXP and M58841XXXSP.

| M58840-XXXP | Pin 5 is used as both the $V_{\text {REF }}$ input and RESET input |
| :--- | :--- |
| M58841-XXXSP | The $V_{\text {REF }}$input pin and RESET input pin are separate, <br> with pin 20 being used as the RESET input. <br> Therefore, port $K$ is a 14-bit port. |

Except for the above differences, unless otherwise noted, the M58840-XXXP is the same as the M58841-XXXSP.
FEATURES

- Basic machine instructions
- Basic instruction execution
time (1-word instruction at a
clock frequency of 600 kHz )
$10 \mu \mathrm{~s}$
- Memory capacity: ROM 2048 words $\times 9$ bits RAM 128 words $\times 4$ bits
- Single -15 V power supply
- Built-in A/D converter (14 or 15 analog inputs)
- 2 built-in data pointers
- Analog/digital input (port K):
M58840-XXXP
15 inputs
M58841-XXXSP . . . . . . . . . . . . . . . . . . . 14 inputs
- Input/output port (ports D and S) 19 lines
- Direct drive for large fluorescent display tubes is possible
- Interrupt function

1 factor 1 level


- Built-in decoder PLA for port S output (mask option)
- On-chip clock generator


## APPLICATIONS

- Microwave ovens, air conditioners, heaters, washing machines, home sewing machines
- Office equipment, copying machines, medical equipment



# MITSUBISHI MICROCOMPUTER M58840-XXXP,M58841-XXXSP 

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## PERFORMANCE SPECIFICATIONS



## PIN DESCRIPTION

| Pin | Name | Input or output | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & V_{D D} \\ & V_{S S} \end{aligned}$ | Power supplies | In | $V_{\text {DD }}$ and $V_{S S}$ are applied as $-15 \mathrm{~V} \pm 10 \%$ and 0 V respectively |
| $\begin{aligned} & K_{0} \\ & 1 \\ & K_{13} \end{aligned}$ | Input port K | In | The input port K consists of 14 ( 15 for the M58840-XXXP) independent analog input pins. They can be programmed to receive digital quantities as well. |
| $\begin{aligned} & S_{0} \\ & j \\ & S_{7} \end{aligned}$ | Input/output port S | In/out | The $\mathrm{I} / \mathrm{O}$ port S can be used as either an 8 -bit output port or a pair of 4 -bit input ports. Since it has open drain circuits, it is suitable for directly driving segments of a large fluorescent display tube. When the output port S is progranmed to a low level, it remains in the floating state (high-impedance) so that it can be used as an input port. |
| $\begin{aligned} & D_{0} \\ & 1 \\ & D_{10} \end{aligned}$ | Input/output port D | In/out | The I/O port D is composed of 11 bits that can be used as independent I/O bits. When the port D outputs are programmed to a low level, the output remains in the floating state (high-impedance) and the input signal level is sensed. |
| XIN | Clock input | In | A clock generator is built into the device so that the clock frequency is determined by connecting an external RC circuit or ceramic resonator between pins $X_{\text {IN }}$ and $X_{\text {OUT }}$. When an external clock source is used, it should be connected to the $X_{I N}$ pin, leaving the $X_{\text {Out }}$ pin open. |
| Xout | Clock output | Out. | This pin is the output of the built-in clock generator circuit. The oscillation frequency is controlled by connecting an RC circuit or ceramic resonator element between this pin and the $X_{\text {IN }}$ pin. |
| INT | Interrupt request input | In | This pin is used to input the interrupt request signal. The level of the interrupt signal can be programmed as either high or low. |
| $\bar{T}{ }_{4}^{\prime \prime}$ | Timing output | Out | This is the basic timing output. it is used for testing and should be connected to $\mathrm{V}_{\mathrm{SS}}(0 \mathrm{~V})$. |
| $V_{\text {REF }}$ | Reference voltage input | In | This is the input for the reference vol tage applied to the D-A converter. For the M58840-XXXP it serves as the RESET input pin as well. |
| $\mathrm{CNV}_{\text {SS }}$ | CNV ${ }_{\text {SS }}$ input | In | This input is connected to $\mathrm{V}_{\text {SS }}$ and must have a high-level input applied to it ( OV ). |
| RESET | Reset input | In | This is the reset input pin for the M58841-XXXSP. The reset state is enabled when it is kept high for at least twe machine cycles. |

# MITSUBISHI MICROCOMPUTER M58840-XXXP,M58841-XXXSP 

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## BASIC FUNCTION BLOCKS Program Memory (ROM)

This 2048 -word x 9 -bit mask programmable ROM can be programmed with machine instruction codes in accordance with the customer's specifications. It consists of 16 pages, each containing an address range of $0 \sim 127$. Fig. 1 shows the address map of this ROM.

## Program Counter (PC)

This counter is used to specify ROM addresses and the sequence of read-out of instructions stored in ROM. The program counter (PC) is an 11-bit counter, the upper order 4 bits of each $\left(\mathrm{PC}_{\mathrm{H}}\right)$ indicate the ROM page, and the lower order 7 bits ( $P C_{L}$ ) of which are a pure binary address designation. Each time an instruction is executed, $\mathrm{PC}_{\mathrm{L}}$ is incremented by one step. For branching, subroutine call instructions and return instructions, its value is set to the designated address.

When the 127th address is reached for every page, the address value returns to the first address of that page. Therefore, for moving from one page to another page, the page byte itself must be modified. This is done using the BL and BLA instructions.

Page 14 and page 15 are special pages used for subroutine calls. The page 14 subroutine can be called with a one word instruction from any arbitrary page. This instruction is either BM or BMA. When either BM or BMA is executed, subsequent $B M$ or BMA instructions are equivalent to $B$ and $B A$ on page 14. Also, $B$ or $B A$ is equivalent to $B$ or $B A$ on page 15. This condition is cancelled when the RT, RTS, BL, BML, BLA or BMLA instruction is executed. Table 3 shows the instruction codes and corresponding states.

## Stack Registers $\left(\mathrm{SK}_{\mathbf{0}}, \mathrm{SK}_{\mathbf{1}}, \mathrm{SK}_{\mathbf{2}}\right)$

These registers are used to temporarily store the contents of the PC while executing subroutines or interrupt programs until the program returns to its main routine. The SK registers are organized in three words of 11 bits each, enabling up to three levels of subroutine nesting. If one level is used for an interrupt routine, the remaining two levels can be used for subroutine calls.

## Data Memory (RAM)

This 512 -bit ( 128 words $\times 4$ bits) RAM is used to store both processing and control data. One RAM word consists of 4 bits with bit manipulation possible over the entire storage area. The 128 words are arranged as 2 file groups $x$ 4 files $\times 16$ digits $\times 4$ bits. Fig. 2 shows the RAM address map.

The RAM address specification is made by the combination of data pointer DP (register $Z$, register $X$ and register
Y.) Thus, the selector CPS and data pointer DP must be set. However, as long as the address is not changed this is not necessary.

## Data Pointers (DP, DP')

These registers are used to designate RAM address, and bit positions for the I/O port D and register J. Each data pointer is composed of a 7 -bit register. Register $\mathbf{Z}$ (the most significant bit of DP) designates the RAM file group; register $X$ (the central 2 bits) designates a RAM file; and register $Y$ (the least significant 4 bits) designates the digit position of the RAM file. At the same time, register $Y$ designates bit positions of the I/O port D and register J .

## 4-bit Arithmetic Logic Unit (ALU)

This unit executes 4 -bit arithmetic and logical operations by means of a 4 -bit adder and related logic circuitry. The arithmetic logic unit performs subtraction, addition, logical comparisons, arithmetic comparisons, and bit manipulation.

## Register A and Carry flag (CY)

Register $A$ is a 4 -bit accumulator that constitutes the basis for arithmetic operations. Data processing operations such as arithmetic and logical operations, data transfer, exchange, conversion and data input/output are executed by means of this register. Overflow of register $A$ is stored in the carry flag's CY or CY ' after execution of arithmetic or logical operations. The carry flags can also be used as 1-bit flags. Carry flags and data pointer DP selection is done by means of the selector CPS.


Fig. 1 ROM Address map

| File designation | Register Z | 0 |  |  |  |  |  |  |  |  | 1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Register $X$ | 0 |  |  | 1 |  | 2 |  | 3 |  | 0 |  | $\cdots$ | 3 |  |
| File name |  | Fo |  | $F_{1}$ |  |  | $F_{2}$ |  | $\mathrm{F}_{3}$ |  | $\mathrm{F}_{4}$ |  | F, |  |  |
| Bit designation |  | 312 | 10 | 03 | 21 | 103 | 32 | 110 | 32 | 2110 | 32 | $1{ }^{1} 0$ | 3 | 32 | 10 |
|  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  | - |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 14 |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |
|  | 15 |  |  |  |  |  |  |  |  |  |  |  |  |  | $\square$ |

Fig. 2 RAM Address map

# MITSUBISHI MICROCOMPUTER M58840-XXXP,M58841-XXXSP 

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## Registers B and E

Register B is composed of 4 bits and can be used as a 4-bit temporary storage register or for 8-bit data transfer in conjunction with register A. Register $E$ is composed of 8 bits and is used not only as an 8-bit temporary storage register, but also as a temporary storage register for I/O port S.

## A/D Conversion Circuit

The following A/D conversion functions are controlled by software as described below. Fig. 3 shows the block diagram.
(1) Comparators

These comparators are implemented entirely with PMOS devices and use a chopper-type amplification method. They are capable of determining the difference of the D/A converter output Vref and the port $K$ input signals $V_{K(Y)}$ (where $Y=0 \sim 13$ ).
(2) Register J

Register $J$ is composed of 141 -bit registers, each representing the comparison result from the comparators. All register bits are set simultaneously. The value of the register $J$ with respect to the comparison results is as follows.

$$
\begin{aligned}
& 1 \text { when }\left|V_{\text {ref }}\right|>\left|V_{K(Y)}\right| \\
& 0 \text { when }\left|V_{\text {ref }}\right|<\left|V_{K(Y)}\right|
\end{aligned}
$$

In this relationship( Y ) represents the bit position in register $J$ which is designated by register $Y$. The comparison results can be checked for each bit using the SZJ instruction.
(3) Registers H and L

These two 4-bit registers are capable of transferring and exchanging data to and from register $A$. The 8-bit digital data for the D-A converter is transferred from these registers, the higher order 4 bits from H and lower order 4 bits from $L$.
(4) Register C

This 3-bit register is used as a counter to designate bit positions in the $H$ and $L$ registers.
(5) D/A Converter

The D/A converter converts the digital values stored in the registers $H$ and $L$, referencing with the external reference voltage $V_{R E F}$ applied at the pin $V_{R E F}$, to the analog value of the internal reference voltage Vref. The theoretical value of the internal reference voltage $V_{\text {ref }}$ is defined as follows.

$$
\begin{aligned}
& V_{\text {ref }}=\frac{n-0.5}{256} \times V_{\text {REF }} \\
& \quad \text { where } n=1,2, \ldots \ldots \ldots .255 \\
& V_{\text {ref }}=0 \quad \text { where } n=0
\end{aligned}
$$

In the above relationships $n$ is the value weighted accorded to the contents of registers H and L .

## A/D Conversion Algorithms

A/D conversion is controlled by the programming of the previously described functional blocks. Thus, by modifying the program either the successive approximation method or the sequential comparison method may be selected. In addition, a digital input of high or low level may be used to select the method, eliminating software selection of the A/D conversion technique.
(1) Successive Approximation Method

In this method, a constant conversion speed is maintained regardless of the amplitude of the analog signal. The A/D conversion process requires 0.6 ms (at 600 kHz clock frequency). 12 program words are required.
(2) Sequential Comparison Method

In this method the conversion speed varies in accordance with the rate of change of the analog quantity. When the rate of change is slow, the conversion rate increases. 30 program words are required.


Fig. $3 \mathrm{~A} / \mathrm{D}$ Conversion circuit block diagram

## Interrupt Function

The flag INTE is a 1 -bit flip-fiop used to control interrupt operation. When an interrupt request signal is applied to the pin INT while the interrupt is enabled, the INTE flag is reset to disable further interrupts, after which the program jumps from the main program to address 0 of page 12. When an interrupt program is used, one level of the three-level stack register is required, the remaining two levels being used for subroutines. After the interrupt program is started, the data pointer DP, register A, carry flag CY, and registers used by the interrupt program must be saved and these must be restored before returning to the main program. The returning may be done by the execution of RTI instruction.

When an interrupt occurs, the microcomputer internal states are as follows.
(1) Program Counter

The current address in the main program is stored in a stack register and the program counter is set to page 12, address 0.

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

(2) Interrupt Flag INTE

The flag INTE is reset to disable further interrupts. This disabled state will continue even after the program has returned from the interrupt routine to the main program by the execution of the RTI instruction. El is executed and when the input level of the INT input changes, this state is disabled. Thus, when the INTH instruction is executed the interrupt state is enabled when the INT input goes high. As long as it remains in the high state, further interrupts are prohibited. If the INT input should change to a low level and return to high, the next interrupt will be accepted.
(3) Skip Flags

Skip flags are provided for skip instructions and consecutively described instructions and these skip flags discriminate the skip and non skip conditions. Each flag has its own stack within which the skip state is saved.
As a mask option, the interrupt pin may be provided with Schmitt input circuits.

## Input/Output Pins

(1) Input port K

The input port $K$ consists of 14 pins ( 15 pins for the M58840-XXXP). The voltage level input at these pins is compared with the D-A converter output voltage Vref by a comparator and the results stored in register J. As a mask option, it is possible to build into the input port K load resistors. These are implemented using an enhancement-type (M58840-XXXP) or depletion-type (M58841-XXXSP) MOS transistors. In addition, to enable the use of capacitive touch-type keys, it is possible to provide these inputs with the required discharge transistors.
(2) Input/Output Port S

The input/output port $S$ consists of 8 bits, each bit with an output latch. These latches are used to store data transferred by means of a PLA from register $A$, or data transferred from register $A$ or register $B$ directly. 4 bits at a time of the 8 input bits of port $S$ may be transferred to register $A$.
Because port $S$ outputs are provided with a built-in PLA, it is possible to output any arbitrarily settable 8 -bit code from 4 input bits specified by register $A$. These PLA output codes can be specified arbitrarily as a masked option.
(3) Input/Output Port D

The input/output port $D$ consists of 11 bits. Each bit can be individually designated as either input or output and is provided with its own latch. The contents of the data pointer register $Y$ can be used to designate a single bit of port $D$ for output or sensing.

When port $S$ or port $D$ is used as an input port, the output should first be cleared to the low state.

## Reset Function

For the M58840-XXXP, when a power source satisfying the conditions shown in Fig. 4 is applied, an internal power-on reset function operates to reset the microcomputer. Cancelling of the reset state also is performed automatically, the program being started at page 0 , address 0 .

If the power-on reset function does not operate properly because of the trailing edge characteristics of the power supply, reset can be enabled by inputting a high level at the $\mathrm{V}_{\text {REF }}$ pin. Setting this $\mathrm{V}_{\text {REF }}$ pin to low starts the program at page 0 , address 0 .

For the M58841-XXXSP, if the RESET input is kept high for at least two machine cycles, the reset state is enabled. Because the M58841-XXXSP is provided with an internal charging transistor it requires only an external diode and capacitor as shown in Fig. 5.

For this configuration, when the supply voltage falls below -13.5 V , the circuit design should ensure that the RESET input is above -4 V .

When the reset state is enabled, the following operations are performed.
(1) The program counter is set to page 0 , address 0

$$
(\mathrm{PC}) \leftarrow 0
$$

(2) The interrupt mode is in the interrupt disabled state
$($ INTE $) \leftarrow 0$
This is the same state as when the instruction $D \mid$ is executed.
(3) By setting the interrupt request signal INT to high, the interrupt enabled state is entered. This is the same state as when the instruction INTH is executed.
(4) All outputs of port $S$ are cleared to low (S) $\leftarrow 0$
(5) All outputs of port $D$ are cleared to low (D) $\leftarrow 0$
(6) The carry and data pointer selector CPS is cleared to low to designate DP and CY
(CPS) $\leftarrow 0$


Fig. 4 M58840-XXXP Power on reset


Fig. 5 M58841-XXXSP Power on reset

## Clock Generator Circuit

A clock generator circuit has been built-in to the M58840-XXXP and M58841-XXXSP, allowing control of the frequency by means of an externally connected RC circuit or ceramic resonator. In addition, an external clock signal may be applied at the $\mathrm{X}_{\text {IN }}$ pin, leaving the $\mathrm{X}_{\text {OUt }}$ pin open. Circuit examples are shown in Fig. 6 to Fig. 8.


Fig. 6 External RC circuit


Fig. 7 Externally connected ceramic resonator


Fig. 8 External clock input circuit

- 8 External clock input circuit


| Type of instruction$\square$ | Mnemonic | (1nstruction code ${ }^{\text {a }}$ |  |  | $-\frac{3}{0}$ | Functions | Skip conditions | $\begin{aligned} & \searrow \\ & \text { 운 } \end{aligned}$ | .Description of operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { an } \\ & \underline{5} \end{aligned}$ | B $x y$ | $11 \times x \times y \mathrm{y}$ | $\begin{array}{ll} 18 y \\ & + \\ x \end{array}$ | 1 | 1 | (PCL) $-16 x+y$ | - | $x$ | Jumps to address xy of the current page. |
|  |  |  |  |  |  | (PGH) $+15,(P C L) \cdot 16 x+y$ |  |  | Jumps to address $x y$ on page 15 when executed, provided that none of instructions RT, RTS, BL, BML or BMLA was executed after execution of instruction BM or BMA. |
|  | BL pxy | $\begin{array}{llll} \hline 0 & 0 & 11 & 11 p p p p \\ 1 & 1 & x \end{array}$ | $\begin{array}{ll} 0 & 7 p \\ 1 & 8 y \\ & + \\ x \end{array}$ | 2 | 2 | $\begin{aligned} & (\mathrm{PCH}) \leftarrow \mathrm{p} \\ & (\mathrm{PCL}) \leftarrow 16 x+y \end{aligned}$ | - | x | Jumps to address $x y$ of page $p$. |
|  | BA xX | $\begin{aligned} & 000000001 \\ & 1 \times \times \times \times \times \times \times \end{aligned}$ | $\begin{aligned} & 001 \\ & 1 \underset{x}{8 x} \\ & \\ & \\ & \hline \end{aligned}$ | 2 | 2 | (PCL) $-16 x+(A)$ | - | $\times$ | Jumps to address $\times(A)$ of the current page. |
|  |  |  |  |  |  | $(\mathrm{PGH})+-15 .(\mathrm{PCL}) \leftarrow 16 x+(\mathrm{A})$ |  |  | Jumps to the address $\times(\mathrm{A})$ of page 15 provided that none of instructions. RT, RTS, BL, BML, BLA or BMLA was executed after execution of instruction BM or BMA. |
|  | BLA pxx | $\left.\begin{array}{lllllllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 1 & 1 & p & p & p & p \\ 1 & 1 & x & x & x & x & x & x & x \end{array} \right\rvert\,$ | $\begin{array}{lll} 0 & 01 \\ 0 & 7 \mathrm{p} \\ 1 & 8 \mathrm{x} \\ & + \\ x \end{array}$ | 3 | 3 | $\begin{aligned} & (\mathrm{PGH}) \div \mathrm{P} \\ & (\mathrm{PGL})+16 x+(\mathrm{A}) \end{aligned}$ | - | $x$ | Jumps to the address $\times(\mathrm{A})$ of page p . |
|  | BM xy | $10 \times x$ y y y | $1 \times \mathrm{y}$ | 1 | 1 | $\begin{aligned} & (S K 2)+(S K 1)+(S K O)+-(P C) \\ & (P C-4)+14,(P C L)-16 x+y \end{aligned}$ | - | $x$ | Calls for the subroutine starting at address $\mathrm{x} \times$ on page 14. |
|  |  |  |  |  |  | (PCH) + 14, (PCL) $+16 x+y$ |  |  | Jumps to address $x y$ of page 14 provided that none of instructions RT, RTS, BL, BML, BLA or BMLA was executed after the execution of instructions BM or BMA. |
|  | BML pxy | $\begin{array}{llllllll} \hline 0 & 0 & 1 & 1 & 1 & p & p & p \\ 1 & 0 & x & x & x & y & y & y \\ \hline \end{array}$ | $\begin{aligned} & 07 \mathrm{p} \\ & 1 \mathrm{xy} \\ & \hline \end{aligned}$ | 2 | 2 | $\begin{aligned} & (\mathrm{SK} 2) \leftarrow(\mathrm{SK} 1)-(\mathrm{SKO})+(\mathrm{PC}) \\ & (\mathrm{PGH}) \leftarrow \mathrm{p},(\mathrm{PGL})+-16 \mathrm{x}+\mathrm{y} \end{aligned}$ | - | x | Calls for the subroutine starting at address $x x$ of page $P$. |
|  | BMA $\times$ X | $\begin{array}{llllllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & x & x & x & x & x & x & x \end{array}$ | $\begin{array}{lll\|} \hline 0 & 0 & 1 \\ 1 & \times & x \end{array}$ | 2 | 2 | $\begin{aligned} & (S K 2) \leftarrow(S K 1) \leftarrow-(S K O)+(P C) \\ & \left(P C_{H}\right) \leftarrow 14, \quad(P C L) \leftarrow 16 x+(A) \end{aligned}$ | - | $x$ | Calls for the subroutine starting at address $\times(\mathrm{A})$ of page 14. |
|  |  |  |  |  |  | $(P C H) \leftarrow 14 .(P C L) \leftarrow 16 x+(A)$ |  |  | Jumps to address $\times(A)$ of page 14 provided that none of instructions RT, RTS, BL, BML, BLA or BMLA was executed after the execution of instructions BM or BMA. |
|  | $\underset{\mathrm{p} \times \mathrm{X}}{\mathrm{BMLA}}$ | $\begin{array}{lllllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 1 & 1 & p & p & p & p \\ 1 & 0 & x & x & x & x & x & x & x \end{array}$ | $\begin{array}{lll} 0 & 0 & 1 \\ 0 & 7 & p \\ 1 & x & x \end{array}$ | 3 | 3 | $\begin{aligned} & (\text { SK2 }) \leftarrow(S K 1) \leftarrow(S K O)+(P C) \\ & (P C K)+-P, \quad(P C L) \leftarrow-16 x+(A) \end{aligned}$ | - | $x$ | Calls for the subroutine starting at address $\times(\mathrm{A})$ of page p . |
|  | RTI | 001000110 | 046 | 1 | 1 | $\begin{aligned} & (P C) \leftarrow(S K 0) *(S K 1) *(S K 2) \\ & \text { Resets interrupt flip-flop } \end{aligned}$ | - | $\times$ | Raturns trom interrupt routine to main routin. I he internal tlipflops is restored |
|  | RT | 001000100 | 044 | 1 | 1 | $(P \mathrm{C}) \leftarrow(S K 0) \leftarrow(S K 1)+(S K 2)$ | - | $x$ | Returns to the main routine from the subroutine. |
|  | RTS | 001000101 | O 45 | 1 | 2 | $(P \mathrm{C}) \leftarrow(S K 0) \leftarrow$ (SK1)ヶ(SK2) | Unconditional skip | X | Returns to the main routine from the subroutine, and unconditionally skips the next instruction. |
|  | SD | 000010101 |  |  |  | $(D(Y))+-1 \text {, where, }(Z)=1,0 \leqq(Y) \leqq 10$ |  |  | Sets the bit of port $D$ that is designated by register $Y$, when the contents of register $Z$ are 1 . |
|  | RD | 000010100 | $\bigcirc 14$ | 1 | 1 | $(D(Y)) \cdots$, where, $(Z)=1,0 \leqq(Y) \leqq 10$ | ${ }^{-}$ | x | Resets the bit of port $D$ that is designated by register $Y$, when the contents of register $Z$ are 1 . |
|  | szo | 000101011 | $02 \mathrm{~B}$ | 1 | 1 | where, $(Z)=1,0 \leqq(Y) \leqq 10$ | $(\mathrm{D}(\mathrm{Y}))^{\prime}=0$ | $\times$ | Skips the next instruction if the contents of the bit of port $D$ that is designated by register $Y$ are 0 and the contents of register $Z$ are 1. |
|  | OSAB | 000011011 | 0 1 B | 1 | 1 | $\left(S_{7}-S_{4}\right) \leftarrow(B), \quad\left(S_{3}-\mathrm{So}_{0}\right) \leftarrow(A)$ |  | $\times$ | Outputs contents of register A and B to port S . |
|  | OSPA | $000010111$ | $017$ | 1 | 1 | $\left(S_{7} \sim S_{0}\right)+$ through PLA\&(A) |  | $x$ | Decodes contents of register A by PLA and the result is output to port. |
|  | ose | 000001011 | O OB | 1 | 1 | $(S)+-(E)$ |  | $x$ | Outputs contents of register $E$ to port S. |
|  | IAS i | 00101010 ; |  | 1 | 1 | $\begin{aligned} & i=0:(A)+-\left(S_{7}-S_{4}\right) \\ & i=1:(A) \leftarrow\left(S_{3}-S_{0}\right) \end{aligned}$ |  | $\times$ | Transfers from port S to register A. The high-order four bits of port $S$ are transferred when the value of $i$ in the instruction is 0 or the low-order four bits are transferred when the value of $i$ is 1 . |
|  | CLD | 000010011 | 013 | 1 | 1 | (D) $+\cdots$ |  | $x$ | Clears port D . |
|  | CLS | 000010000 | - 10 | 1 | , | (S) $\leftarrow 0$ |  | $\times$ | Clears port S . |
|  | clos | 000010001 |  | 1 |  |  |  | $\times$ |  |
| 苗 | EI | 000000101 | 005 | 1 | 1 | (INTE) $\leftarrow 1$ |  | $x$ | Sets interrupt flag INTE to enable interrupts. |
|  | DI | 000000100 | 004 | 1 | 1 | (INTE) +0 |  | $x$ | Resets interrupt flag INTE to disable interrupts. |
|  | INTH | 000000110 | $006$ | 1 | 1 | (INTP) + 1 |  | x | Sets interrupt polarity flag INTP to enable interrupts when the interrupt request signal is turned high. |
|  | INTL | 000000111 | 007 | 1 | 1 | (INTP) • 0 |  | $\times$ | Resets interrupt polarity flag INTP to enable interrupts when the interrupt request signal is turned low. |
| Misc | NOP | 000000000 | 000 | 1 | 1 | $(P G) \leftarrow(P C)+1$ |  | X | No operation |


| Symbol | Contents | Symbol | Contents | Symbol | Contents |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | 4-bit register (aacumulator) | SK0 | 11-bit stack register | INTE | Interrupt enable flag |
| B | 4-bit register | SK1 | 11-bit stack register | INTP | Interrupt polarity flag |
| c | 3-bit register | SK2 | 11-bit stack register | INT | Interrupt request signal. |
| E | 8 -bit register | or | 1 -bit carry flag | T | Shows direction of data flow. |
| H | 4-bit register | xx | 2-bit binary variable | ( ) | Indicates contents of the register, memory, etc. |
| J | 15-bit register | yyyy | 4-bit binary variable | $\forall$ | Exclusive OR. |
| L | 4-bit register | z | 1 -bit binary variable | - | Negation. |
| $x$ | 2-bit register | nnnn | 4-bit binary constant | $x$ | Indicates flag is unaffected by instruction execution. |
| Y | 4-bit register | i | 1-bit binary constant | xy | Label used to indicate the address $x \times y y y y$. |
| Z | 1 -bit register | ii | 2-bit binary constant | pxy | Label used to indicate the address xxyyyy of page pppp. |
| DP | 7 -bit data pointer, combination of registers, $Z, X$ and $Y$ | xxxx | 4-bit unknown binary number | GPS | Indicates which data pointer and carry are active. |
| $\mathrm{PCH}^{\text {P }}$ | The high-order four bits of the program counter. | D | 11-bit port | $\stackrel{+}{+}$ | Hexadecimal number $C+$ binary number $x$. |
| PC PC | The low-order seven bits of the program counter. | K | 15-bit port | + |  |

LIST OF INSTRUCTION CODES

| $D_{8}-D_{4}$ 00000 <br> Hexadecimal <br> $D_{3}$ <br> notation <br> $D_{0}$ 0  |  |  | 00001 | 00010 | 00011 | 00100 | 00101 | 00110 | 00111 | 01000 | 01001 | 01010 | 01011 | 01100 | 01101 | 01110 | 01111 | $\begin{array}{ll} 1 & 0000 \\ 1 \\ 1 & 01111 \end{array}$ | $\begin{array}{cc} 1 & 1000 \\ 1 & 1 \\ 1 & 1111 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0 A | 0 B | 0 C | 0 D | 0 E | 0 F | 10~17 | 18~1 F |
| 0000 | 0 | NOP | CLS | $\begin{gathered} \text { SZB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 0 \end{gathered}$ | LCPS <br> 0 | CPAE | $\begin{gathered} \text { XAM } \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | - | - | $\begin{aligned} & A \\ & 0 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 0 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,0 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,0 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 2,0 \end{aligned}$ | $\begin{gathered} \text { LXY } \\ 3,0 \end{gathered}$ | BM | B |
| 0001 | 1 | $\begin{array}{\|c\|} \hline \text { BA } \\ \text { BMA } \\ \text { BLA } \\ \text { BMLA } \end{array}$ | CLDS | $\begin{gathered} \text { SZB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 1 \end{gathered}$ | $\begin{array}{\|c} \text { LCPS } \\ 1 \end{array}$ | cPas | $\begin{gathered} \text { XAM } \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | - | - | $\begin{gathered} A \\ 1 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 1 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,1 \end{aligned}$ | $\begin{gathered} \text { LXY } \\ 1,1 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2.1 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,1 \end{gathered}$ | BM | B |
| 0010 | 2 | INY | - | $\begin{gathered} \text { SZB } \\ 2 . \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 2 \end{gathered}$ | SHL | RHL | $\begin{gathered} \text { XAM } \\ 2 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | - | - | $\begin{aligned} & \text { A } \\ & 2 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 2 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,2 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,2 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,2 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,2 \end{gathered}$ | BM | B |
| 0011 | 3 | DEY | CLD | $\begin{gathered} \text { SZB } \\ 3 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 3 \end{gathered}$ | - | - | $\begin{gathered} \text { XAM } \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | - | -- | A | $\begin{gathered} \text { LA } \\ 3 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0.3 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,3 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,3 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3.3 \end{gathered}$ | BM | B |
| 0100 | 4 | Di | RD | - | $\begin{gathered} \text { SEY } \\ 4 \end{gathered}$ | RT | $\begin{gathered} \text { IAS } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 0 \end{gathered}$ | BL <br> BML | - | - | $A$ | $\begin{gathered} \text { LA } \\ 4 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0.4 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,4 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,4 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,4 \end{gathered}$ | BM | B |
| 0101 | 5 | EI | SD | - | $\begin{gathered} \text { SEY } \\ 5 \end{gathered}$ | RTS | $\begin{gathered} \text { IAS } \\ 1 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | - | - | A | $\begin{gathered} \text { LA } \\ 5 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0.5 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,5 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,5 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,5 \end{gathered}$ | BM | B |
| 0110 | 6 | INTH | TEPA | SEAM | $\begin{gathered} \text { SEY } Y \\ 6 \end{gathered}$ | RTI | - | $\begin{gathered} \text { TAM } \\ 2 \end{gathered}$ | BL BML | - | - | $\begin{aligned} & A \\ & 6 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 6 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0.6 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,6 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,6 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3.6 \end{gathered}$ | BM | B |
| 0111 | 7 | INTL | OSPA | - | $\begin{gathered} \text { SEY } \\ 7 \end{gathered}$ | - | LC7 | $\begin{gathered} \text { TAM } \\ 3 \end{gathered}$ | $\begin{gathered} \text { BL } \\ \text { BML } \end{gathered}$ | - | - | A | $\begin{gathered} \text { LA } \\ 7 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0.7 \end{aligned}$ | $\begin{gathered} \text { LXY } \\ 1,7 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,7 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,7 \end{gathered}$ | BM | B |
| 1000 | 8 | CPA | XAL | - | $\begin{gathered} \text { SEY } \\ 8 \end{gathered}$ | RC | XAH | $\begin{gathered} \text { XAMD } \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | - | - | A | $\begin{gathered} \text { LA } \\ 8 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,8 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,8 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,8 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,8 \end{gathered}$ | BM | B |
| 1001 | 9 | DEC | TLA | SZJ | $\begin{gathered} \text { SEY } \\ 9 \end{gathered}$ | Sc | THA | XAMD <br> 1 | BL <br> BML | - | - | $\begin{aligned} & A \\ & 9 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 9 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,9 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,9 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,9 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,9 \end{gathered}$ | BM | B |
| 1010 | A | AM | TEAB | - | $\begin{gathered} \text { SEY } \\ 10 \end{gathered}$ | $\begin{gathered} \mathrm{LZ} \\ 0 \end{gathered}$ | - | $\begin{gathered} \text { XAMD } \\ 2 \end{gathered}$ | BL <br> BML | - | - | $\begin{aligned} & A \\ & 10 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 10 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,10 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,10 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2.10 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,10 \end{aligned}$ | BM | B |
| 1011 | B | OSE | OSAB | SZD | $\begin{gathered} \text { SEY } \\ 11 \end{gathered}$ | $\begin{gathered} \llcorner Z \\ 1 \end{gathered}$ | - | $\begin{gathered} \text { XAMD } \\ 3 \end{gathered}$ | BL <br> BML | - | - | $\begin{aligned} & \text { A } \\ & 11 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 11 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,11 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,11 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,11 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,11 \end{aligned}$ | BM | B |
| 1100 | C | TYA | TBA | - | $\begin{gathered} \text { SEY } \\ 12 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 0 \end{gathered}$ | BL <br> BML | - | - | $\begin{aligned} & \text { A } \\ & 12 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 12 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0.12 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,12 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2.12 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,12 \end{aligned}$ | BM | B |
| 1101 | D | TAJ | TAY | - | $\begin{gathered} \text { SEY } \\ 13 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | - | - | $\begin{gathered} \text { A } \\ 13 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 13 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,13 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,13 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2.13 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,13 \end{aligned}$ | BM | B |
| 1110 | E | AMC | TAB | - | $\begin{gathered} \text { SEY } \\ 14 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 2 \end{gathered}$ | $\begin{array}{\|c} \text { XAMI } \\ 2 \end{array}$ | BL BML | - | - | $\begin{aligned} & \text { A } \\ & 14 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 14 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,14 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,14 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,14 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,14 \end{aligned}$ | BM | B |
| 1111 | $F$ | AMCS | - | szo | $\begin{gathered} \text { SEY } \\ 15 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 3 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 3 \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { XAMI } \\ 3 \end{gathered}\right.$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | CMA | - | $\begin{gathered} \text { A } \\ 15 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 15 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,15 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,15 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,15 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,15 \end{aligned}$ | BM | B |

Note 1. The list shows the machine codes and corresponding machine instructions. D3~D0 indicate the low-order 4 bits of the machine code and D8~D4 indicate the high-order 5 bits. The hexadecimal values are also shown that represent these codes. An instruction may consist of 1,2 , or 3 words, but only the first word is listed. Codes indicated with bar ( - ) must not be used.

Note 2. Two-Word Instructions

|  | Second word |  |  |
| :---: | :---: | :---: | :---: |
| BL | 1 | $1 \times x \times$ | yyy |
| BML | 1 | $0 \times x \times$ | yyyy |
| BA | 1 | $1 \times x \times$ | $\times \times \times \times$ |
| BMA | 1 | $0 \times x \times$ | $x \times \times \times$ |

Three-Word Instructions

|  | Second word | Third word |
| :--- | :---: | :---: |
| BLA | 00111 pppp | $11 \times \times \times \times \times \times \times$ |
| BMLA | 00111 pppp | $10 \times \times \times \times \times \times \times$ |

Note 3. Relationships of Branching and Paging for Branching, and SubRoutine Call Instructions


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | With respect to $V_{S S}$ | 0.3-20 | V |
| $V_{1}$ | Input voltage, port $S$ and D inputs |  | 0.3~-35 | V |
| $V_{1}$ | Input voltage, inputs other than port S and D |  | 0.3--20 | V |
| $\mathrm{V}_{0}$ | Output voltage, port S and D outputs |  | 0.3--35 | V |
| $\mathrm{V}_{0}$ | Output voltage, outputs other than port S and D |  | 0.3~-20 | V |
| $\mathrm{P}_{\mathrm{d}}$ | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1100 | mW |
| Topr | Operating temperature |  | $-10-70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40-125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{T}_{\mathrm{a}}=-10 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{\text {DD }}$ | Supply voltage | -13.5 | -15 | $-16.5$ | V |
| $\mathrm{V}_{\text {SS }}$ | Supply voltage |  | 0 |  | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | ---1.5 |  | 0 | V |
| $\mathrm{V}_{\text {IH }}(\phi)$ | High-level clock input voltage | -1.5 |  | 0 | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage, inputs other than port $D$ and $S$ | $\checkmark$ DD |  | -4.2 | V |
| $V_{\text {IL }}$ | Low-level input voltage, port D and S inputs | -33 |  | -4.2 | V |
| $V_{\text {IL }}(\phi)$ | Low-level clock input voltage | $V_{\text {DD }}$ |  | $\mathrm{V}_{\mathrm{DD}}+2$ | V |
| $V_{\text {I }}(\mathrm{K})$ | Analog input voltage, port K input | $V_{\text {REF }}$ |  | 0 | V |
| $V_{\text {REF }}$ | Reference voltage | -5 |  | -7 | V |
| $\mathrm{VOL}_{\text {OL }}$ | Low-level output voltage, port D and S outputs | -33 |  | 0 | V |
| $\mathrm{f}_{(\phi)}$ | Internal clock oscillation frequency | 300 |  | 600 | kHz |

Note 1. $V_{\text {IL } / \phi \text { ) }}$ is specified with respect to the maximum value of $\mathrm{V}_{\mathrm{DD}}$. The maximum allowable value is -33 V when using a ceramic resonator with the M58841-XXXSP. This maximum allowable value is 1.1 V for $\mathrm{V}_{!\mathrm{H}(\odot)}$ when using the M58841-XXXSP

ELECTRICAL CHARACTERISTICS $\left(T_{\mathrm{a}}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=-15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, f(\phi)=300 \sim 600 \mathrm{kHz}\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{T}}$ - | Negative threshold voltage, RESET input | $\mathrm{V}_{\text {DD }}=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -4 |  | - 7 | $\checkmark$ |
| $V_{T}+-V_{T}$ | RESET input hysteresis | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 2 |  | 3.5 | V |
| $\mathrm{VOH}^{\text {O }}$ | High-level output voltage, port D outputs | $\mathrm{V}_{\text {DD }}=-15 \mathrm{~V}, 10 \mathrm{H}^{-}-15 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.5 |  |  | V |
| VOH | High-level output voitage, port S outputs | $V_{D D}=-15 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.5 |  |  | V |
| ${ }^{1} \mathrm{H}_{\text {H }}$ | High-ievel input current, port K (depletion load) | $V_{D O}=-15 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 100 |  | 370 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IH }}$ | High-level input current, port K (enhancement load) | $V_{D D}=-15 \mathrm{~V}, V_{1 H}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 40 |  | 200 | $\mu \mathrm{A}$ |
| ${ }_{\text {IH }}$ | High-level input current, RESET | $V_{D D}=-15 \mathrm{~V}, \mathrm{~V}_{I H}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 30 |  | 100 | $\mu \mathrm{A}$ |
| 1, | Input current, port K inputs | To be measured when the instruction CPAS or CPA is not being executed. $V_{1}=-7 \mathrm{~V}$ |  |  | -7 | $\mu \mathrm{A}$ |
| II( $\phi$ ) | Clock input current | $V_{1}(\phi)=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | -20 | -40 | $\mu \mathrm{A}$ |
| 1 OH | High-level output current, port D outputs | $V_{\text {DD }}=-15 \mathrm{~V}, \mathrm{~V}_{\text {OH }}=-2.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -15 | $m i A$ |
| IOH | High-level output current, port S outputs | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=-2.5 \mathrm{~V}, \mathrm{Ta}-25^{\circ} \mathrm{C}$ |  |  | -8 | mA |
| Iol | Low-level output current, port D and port S outputs | $\mathrm{V}_{\text {OL }}=-33 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -33 | $\mu A$ |
| IDD | Supply current from $V_{D D}$ | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | --41 | mA |
| I REF | Current from $\mathrm{V}_{\text {REF }}$ | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -0.7 | mA |
| $C_{1}$ | Input capacitance, port K inputs | $\begin{aligned} & V_{D D}=V_{1}=V_{0}=\overline{V_{S S}, \quad f=1 \mathrm{MHz}} \\ & 25 \mathrm{mVrms} \end{aligned}$ |  | 7 | 10 | pF |
| $\mathrm{Cl}_{1}(\phi)$ | Clock input capacitance | $\begin{aligned} & V_{\text {DD }}=X_{\text {OUT }}=V_{S S}, f=1 \mathrm{MHz} \\ & 25 \mathrm{mVrms} \end{aligned}$ |  | 7 | 10 | pF |
|  | A-D conversion linearity error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ | Overall | $\pm 2$ | $\pm 3$ | LSB |
|  | A-D conversion zero error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ |  |  |  |  |
|  | A-D conversion fullscale error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ |  |  |  |  |

Note 2. Currents are taken as positive when flowing into the IC (No sign), with the minimum and maximum values as absolute values.
3. The overall sum of the port D high-level output currents should be kept below 75 mA .
4. The negative threshold voltage, hysteresis, high-level input current (depletion load), and high-level input current. For reset refer to the M58841-XXXSP.
5. The high-level input current (enhancement load), refer to the M58840-XXXP.

TIMING DIAGRAM


Note 1. $\triangle \boxed{\triangle X}$ The crosshatched area indicates invalid input.

## DOCUMENTATION REQUIRED UPON ORDERING

The following information should be provided when ordering a custom mask.
(1) M58840-XXXP, M58841-XXXSP mask confirmation sheet.
(2) ROM data
(3) S output PLA coding

3 EPROM sets
On confirmation sheets

On confirmation sheets
On confirmation sheets
On confirmation sheets

On confirmation sheets
(4) Interrupt input Schmitt circuits
(5) M58840-XXXP reset circuits
(6) Port K pulldown transistors
(7) Pork K input discharge transistors

## MASK OPTIONS

The following type of mask options are available, specifiable at the time of ordering
(1) S output PLA data
(2) Interrupt input Schmitt circuit
(3) M58840-XXXP reset circuit
(4) Port $K$ input pulldown resistors
(5) Port K input discharge transistors

## DESCRIPTION

The M58842S MELPS 4 system evaluation device is designed to emulate the M58840-XXXP, M58841-XXXSP, M58843-XXXP and M58844-XXXP single-chip 4-bit microcomputer. It has been developed using P-channel aluminumgate ED-MOS technology, and has a 64-pin ceramic DIL package. The M58842S facilitates fast development of new systems by using a program memory ROM external to the M58842S.

## FEATURES

- Except for the mask ROM, all functions are equivalent to the M58840-XXXP.
- RAM capacity 128-word x 4-bit
- Single -15 V power supply
- Built-in A/D converter/(15 analog inputs)
- Two data pointers
- Subroutine nesting 3 levels
- Analog/digital input ports (K ports) 15
- 1/O ports (ports D, S) 19
- Capable of direct drive of large fluorescent display tubes
- Interrupt $\qquad$ 1 level
- Internal PLA (mask option) for port S
- Internal clock generator

PIN CONFIGURATION (TOP VIEW)


## APPLICATION

- System development and prototyping of equipment using the M58840-XXXP, M58841-XXXSP, M58843XXXP, and M58844-XXXP single-chip 4-bit microcomputers.



## FUNCTION

The M58842S MELPS 4 system evaluation device has the same functions as the M58840-XXXP single-chip 4-bit microcomputer except for the program memory ROM, which must be provided for from an external source connected through the address output pins ( $\mathrm{A}_{0} \sim \mathrm{~A}_{10}$ ) and instruction input pins ( $\left.I_{0} \sim I_{8}\right)$.

In using the single-chip 4-bit microcomputer to control the operations of equipment, the operational procedures have to be put in a program and stored in the program memory (ROM). It may, however, consume a lot of time and effort, not to mention the cost, when a program correction is needed. This would naturally call for simulation of the application program before masking it into a ROM. In order to satisfy such a requirement, the M58842S has been prepared for evaluating a trial program before programming it into a mask-programmable ROM.

When using the M58842S for evaluating the M58841. XXXSP, M58843-XXXP and M58844-XXXP which are partially different from the M58840-XXXP (e.g. in the
number of $\mathrm{I} / \mathrm{O}$ ports), use the appropriate pins only. For example, since the M58843-XXXP is provided with a IKword ROM, use the last IK words of the M58842S. Also since only the $K_{0}$ to $K_{3}$ ports are available, use $K_{0}$ through $\mathrm{K}_{3}$ of the M58842S.

## DESCRIPTION OF OPERATION

Programmable Logic Array (PLA) for the S-Output
The standard code listed below is stored in the PLA for the S -output. This code is used for numerical indication on 7-segment display units.

## Input of ROM Data

Machine instructions can be executed by the M58842S if input from an external source. During the state $\mathrm{T}_{2}$, the ROM address signal appears on the ROM address output pins $A_{0} \sim A_{10}$. Then ROM data corresponding to this address should be applied to the ROM data input pins $\mathrm{I}_{0} \sim$ $I_{8}$ during state $T_{6}$. For further details, refer to the instruction fetch timing diagram. During this application the input pin $C N V_{D D}$ should be connected to $V_{D D}$.

## LIST OF S-OUTPUT PLA CODES



| Register A |  |  |  |  | Port S output |  |  |  |  |  |  |  | Display |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hexadecimal notation | $A_{3}$ | $A_{2}$ | A 1 | $A_{0}$ | So | $S_{1}$ | $S_{2}$ | $\mathrm{S}_{3}$ | $S_{4}$ | $S_{5}$ | S6 | $S_{7}$ |  |
| 0 | 0 | 0 | 0 | 0 | H | H | L | L | H | H | H | H | II |
| 1 | 0 | 0 | 0 | 1 | L | L | L | L | L | H | H | L | 1 |
| 2 | 0 | 0 | 1 | 0 | H | L | H | L | H | H | L | H | -1 |
| 3 | 0 | 0 | 1 | 1 | L | L | H | L | H | H | H | H | -I |
| 4 | 0 | 1 | 0 | 0 | L | H | H | L | L | H | H | L | L1 |
| 5 | 0 | 1 | 0 | 1 | L | H | H | L | H | L | H | H | - |
| 6 | 0 | 1 | 1 | 0 | H | H | H | L | H | L | H | H | E |
| 7 | 0 | 1 | 1 | 1 | L | H | L | L | H | H | H | L | 11 |
| 8 | 1 | 0 | 0 | 0 | H | H | H | L | H | H | H | H | II |
| 9 | 1 | 0 | 0 | 1 | L | H | H | L | H | H | H | H | $\square$ |
| A | 1 | 0 | 1 | 0 | H | L | H | L | L | L | H | H | II |
| B | 1 | 0 | 1 | 1 | L | L | L | H | L | L | L | L | - |
| C | 1 | 1 | 0 | 0 | H | H | H | L | H | L | L | H | I- |
| D | 1 | 1 | 0 | 1 | H | H | L | L | H | L | L | H | 1- |
| E | 1 | 1 | 1 | 0 | L | L | H | L | L | L | L | L | - |
| F | 1 | 1 | 1 | 1 | L | L | L | L | $L$ | L | L | L | Blank |

PIN CONFIGURATION

| Pin | Name | Input or <br> output | Function |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} K_{0} \\ K_{14} \end{gathered}$ | Analog input port K | In | Analog port K has 15 independent analog input terminals. All signals applied to the 15 input lines of port K are simultaneously compared with the $V_{r e f}$ generated by the D-A converter. Corresponding bits of register $J$ are set when the condition. $\left\|V_{r e f}\right\|>\left\|V_{K(Y)}\right\|$ is met. This port is utilized for receiving input signals from the touch panel or receiving analog inputs from temperature and other sensirig devices. It can also be used as a value threshold digital signal input port when the $\mathrm{V}_{\text {ref }}$ is properly selected. |
| $\begin{aligned} & S_{0} \\ & 1 \\ & S_{7} \end{aligned}$ | $\begin{aligned} & \text { 1/O } \\ & \text { port S } \end{aligned}$ | In/out | The I/O port $S$ can be used as either an 8 -bit output port or a pair of 4 -bit input ports. Since it has open-drain circuits. it is suitable for directly driving segments of a large fluorescent display tube. It has an 8 -bit output latch and can perform to drive 8 bits simultaneously. When the output of port $S$ is programmed to low-level, it remains in the floating (high-impedance) state so that it can be used as an input port. |
| $\begin{gathered} D_{0} \\ D_{10} \end{gathered}$ | $\begin{aligned} & 1 / 0 \\ & \text { port D } \end{aligned}$ | In/out | The $1 / O$ port $O$ is composed of 11 bits that can be used as discrete $1 / O$ units. Latches are provided on the output side to maintain individual output signals. When port $D$ output is programmed to low-level, to keep it in floating (high-impedance) state. it can be used as a sense input port. The level of the input signat is sensed at the input terminal and is tested to determine if it is high or low by executing a skip instruction. |
| $\begin{gathered} A_{0} \\ A_{10} \end{gathered}$ | ROM address output | Out | The address output is composed of 11 bits that output the contents of the program counter PC to the externai program memory (ROM). |
| $\begin{aligned} & 10 \\ & \vdots \\ & 18 \end{aligned}$ | ROM data input | in | The data input is composed of 9 bits that are used to fetch the instruction code for the CPU from the external program memory (ROM). |
| $X_{\text {IN }}$ | Clock <br> input | In | As the clock generator is contained internally. clock frequency is determined by connecting an external CR circuit or an IF ceramic resonator between the pins $X_{I N}$ and $X_{O U T}$. In case an external clock source is to be used, it should be connected to the pin $X_{I N}$. leaving the pin XOUT open. |
| $X_{\text {OUT }}$ | Clock output | Out | This pin generates the clock frequency from the internal clock oscillation circuit. The oscillation frequency is controlled by connecting the CR circuit or IF ceramic resonator between this pin and the pin $\mathrm{X}_{\text {IN }}$. |
| INT | Interrupt request input | In | This signal is used for requesting interrupts. Whether high or low-level interrupt signals are in used for requests is selected by means of the program. When the instruction INTH is executed, interrupt is accepted with a high-level signal, and accepted with a low-level signal when the instruction INTL is executed. When an interrupt is requested and accepted, program execution is jumped to address 0 of page 12. The instruction RTI is used for the return iristruction. |
| $V_{\text {REF }}$ | External reference voltage input | in | A reference voltage input is applied to the D-A converter from the external terminal. Its nominal value is $V_{R E F}=-7 \mathrm{~V}$. The value ( $n-0.5$ ) VREF/256 is generated by the D-A converter, and is compared with the analog signals from the input port K; where $n$ represents the contents of the register $H-L$, but when $n=0$. the output voltage is treated as $O V$. It can also be used as an, automatic reset signal input. When a high-level is applied to the VREF input, it actuates the automatic reset circuit, and then the $V_{R E F}$ input is changed to low-level ready to start the program from address 0 of page 0 . |
| $\bar{T} 4$ | Timing output | Out | This pin generates a part of the basic timing pulse. This signat is used for testing other devices incorporated in the system. |
| CNV ${ }_{\text {DO }}$ | CNVDD input | In | This input terminal should be conected with the VOD and have a low-level input ( -15 V ) applied |

BASIC TIMING CHART

| Signal name Machine cycle <br> Signal symbol State  |  | M |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | T1 | T2 | T3 | T4 | T5 | T6 |
| Clock input | $\mathrm{XIN}_{\text {IN }}$ |  |  |  |  |  |  |
| Clock output | $X_{\text {OUT }}$ |  |  |  |  |  |  |
| Timing output | T. |  |  |  |  |  |  |
| Port D outputs | $\underset{\text { (Output) }}{\mathrm{D}_{0} \sim \mathrm{D}_{10} 10}$ |  |  |  |  |  |  |
| Port Dinputs | $\underset{\text { (input) }}{\mathrm{D}_{0} \sim \mathrm{D}_{10}}$ |  | $\nabla$ |  | X | X | 1000 |
| Port S outputs | $\begin{aligned} & \mathrm{S}_{\text {(Output) }}-\mathrm{S}_{7} \end{aligned}$ |  |  |  |  |  |  |
| Port S inputs | $\mathrm{S}_{\text {(Input) }}^{\sim} \sim \mathrm{S}_{7}$ |  | $\Delta x$ | $x$ | , | $X$ | $40 \times \times 8$ |
| Port K inputs | $\mathrm{K}_{0} \sim \mathrm{~K}_{14}$ |  |  |  | $\overline{X X}$ | $\bigcirc$ | $1 \times \times 0$ |
| Interrupt request input | INT |  |  | - | , | 人 | $\sqrt{7 \times \times X}$ |
| ROM address outputs | $\mathrm{A}_{0}-\mathrm{A}_{10}$ |  |  |  |  |  |  |
| ROM data inputs | $10 \sim 18$ | X | $\Delta X$ | $x x$ | $\Delta$ | $\bar{\nabla}$ |  |

Note 1: $\overline{\angle X}$ indicates invalid signal input.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | With respect to $V_{\text {SS }}$ | 0.3~-20 | $V$ |
| V | Input voltage. port S and D inputs |  | 0.3~-35 | $\checkmark$ |
| $V_{1}$ | Input voltage. other than port $S$ and $D$ inputs |  | 0.3--20 | V |
| Vo | Output voltage. port $S$ and D outputs |  | 0.3--35 | $V$ |
| $\mathrm{V}_{0}$ | Output voltage. other than port $S$ and $D$ outputs |  | 0.3--20 | $V$ |
| $\mathrm{Pd}_{\mathrm{d}}$ | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1100 | mW |
| Topr | Operating temperature |  | 0-70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS (Ta-0 $\quad 70^{\circ} \mathrm{C}$. unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VOD | Supply voltage | $-13.5$ | .-15 | $-16.5$ | $V$ |
| VSS | Supply voltage |  | 0 |  | $\checkmark$ |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | $-1.5$ |  | 0 | $V$ |
| $\mathrm{VIH}(\phi)$ | High-level clock input voltage | -1.5 |  | 0 | $\checkmark$ |
| VIL | Low-level input voltage. other than port D. port S and INT | $\mathrm{V}_{\text {DD }}$ |  | -4.2 | $\checkmark$ |
| $V_{\text {IL }}$ | Low-level input voltage. INT input inputs | $V_{D D}$ |  | -7 | $V$ |
| VIL | Low-level input voltage: port $D$ and $S$ inputs | -33 |  | $-4.2$ | V |
| $\mathrm{VIL}(\phi)$ | Low-level clock input voltage | $V$ DD |  | $V D D+2$ | $\checkmark$ |
| VI(K) | Analog input voltage: port K input | $V_{\text {REF }}$ |  | 0 | $\checkmark$ |
| VREF | Reference voltage | -5 |  | -7 | V |
| VOL | Low-level output voltage: port $D$ and $S$ outputs | -33 |  | 0 | $V$ |
| VOL | Low-level output voltage. ROM address output | V DD |  | 0 | $\checkmark$ |
| $f(\phi)$ | Internal clock oscillation frequency | 300 |  | 600 | kHz |

Note 1: The standard $V_{I L}(\phi)$ is with respect to the maximum $V_{D D}$.

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0-70^{\circ} \mathrm{C}, ~ V \mathrm{VD}=-15 \mathrm{~V} \pm 10 \%, ~ \mathrm{VSS}=0 \mathrm{~V}, ~ f(\phi)=300-600 \mathrm{kHz}$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | High-level input voltage, port D and S inputs |  | - 1.5 |  | 0 | $\checkmark$ |
| VIH | High-level input voltage. ROM data inputs |  | $-1.5$ |  | 0 | $\checkmark$ |
| VIL | Low-level input voltage. port D and. S inputs |  | -33 |  | -4.2 | V |
| VIL | Low-level input voltage. ROM data inputs |  | V DD |  | -4.2 | $\checkmark$ |
| VOH | High-level output voltage. port D outputs | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, 10 \mathrm{H}=-15 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.5 |  |  | $\checkmark$ |
| VOH | High-level output voltage, port S outputs | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{IOH}^{\prime}=-8 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.5 |  |  | V |
| VOH | High-level output voltage. ROM address outputs | $\mathrm{VDD}=-15 \mathrm{~V}, 10 \mathrm{H}=-2 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2 |  |  | $\checkmark$ |
| 11 | Input current, port K inputs | To be measured when the instruction CPAS or CPA is not being executed. $V_{1}=-7 \mathrm{~V}$ |  |  | -7 | $\mu \mathrm{A}$ |
| II( $\phi$ ) | Clock input current | $\mathrm{V}_{1}(\phi)=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | -20 | -40 | $\mu \mathrm{A}$ |
| IOH | High-level output current, port D outputs | $V_{D D}=-15 \mathrm{~V}, \mathrm{VOH}=-2.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -15 | mA |
| IOH | High-level output current, port S outputs | $V_{\text {DD }}=-15 \mathrm{~V}, \mathrm{VOH}_{\text {O }}=-2.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -8 | mA |
| loL | Low-level output current., ports D and S outputs | VOL $=-33 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -33 | $\mu \mathrm{A}$ |
| IOL | Low-level output current, ROM address outputs | VOL $=-17 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -17 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | Input capacitance, port K inputs | $\begin{aligned} & V_{0 D}=V_{1}=V_{0}=V_{S S}, f=1 \mathrm{MHz} \\ & 25 \mathrm{mV} \mathrm{rms} \end{aligned}$ |  | 7 | 10 | pF |
| $\mathrm{Ci}_{( }(\phi)$ | Clock input capacitance | $\begin{aligned} & V_{D D}=X \text { OUT }=V \mathrm{VS}, f=1 \mathrm{MHz} \\ & 25 \mathrm{mVrms} \end{aligned}$ |  | 7 | 10 | pF |
|  | A-D conversion linearity error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ | Total | $\pm 2$ | $\pm 3$ | LSB |
|  | A-D conversion zero error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ |  |  |  |  |
|  | A-D conversion full-scale error | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}$ |  |  |  |  |

Note 2: Current flowing into an IC is positive; out is negative.
3 : The sum of high-level output current from port D must be $75 \mathrm{~mA}(\max )$.

APPLICATION EXAMPLE


## DESCRIPTION

The M58843-XXXP and M58844-XXXSP are single-chip 4-bit microcomputers fabricated using p-channel aluminum gate ED-MOS technology. They include an on-chip 8-bit A-D converter. The M58843-XXXP is housed in a 28 -pin plastic moulded DIL package while the M58844-XXXSP is housed in a 40 -pin shrink plastic molded DIL package.

## FEATURES

- Basic machine instructions67
- Basic instruction execution time (for single-word instructions using a 600 kHz clock frequency) $10 \mu \mathrm{~s}$
- Memory capacity ROM . . . . . . . . 1024 words $\times 9$ bits RAM . . ........ 64 words $\times 4$ bits
- Single -15 V power supply
- Built-in 8-bit A-D converter
- Two built-in data pointers
- Subroutine nesting

3 levels

- Analog/digital inputs (port K)
M58843-XXXP
M58844-XXXSP
- Input/output (ports D and S)

M58843-XXXP . . . . . . . . . . . . . . . . . . . . . 16 lines M58844-XXXSP ........................ 19 lines

- Capable of driving large fluorescent tube displays
- Interrupt function $\qquad$
- Built-in port S output decoder PLA (mask option)
- Built-in pull-down transistors (ports D, K, and S, mask option)
- Built-in clock generator circuit


## APPLICATIONS

- Electronic ranges, air conditioners, heaters, washing machines, rice cookers
- Office equipment, copying machines


MITSUBISHI MICROCOMPUTERS M58843-XXXP,M58844-XXXSP

SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER


## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

PERFORMANCE SPECIFICATIONS

| Parameter |  |  | Performance |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | M58843-XXXP | M58844-XXXSP |
| Basic machine instructions |  |  | 67 | 67 |
| Instruction execution time(1-word instruction) |  |  | $10 \mu \mathrm{~s}$ (with a clock frequency of 600 kHz ) | $10 \mu \mathrm{~s}$ (with a clock frequency of 600 kHz ) |
| Clock frequency |  |  | $300 \sim 600 \mathrm{kHz}$ | $300-600 \mathrm{kHz}$ |
| Memory capacity | ROM |  | 1024 words $\times 9$ bits | 1024 words $\times 9$ bits |
|  | RAM |  | 64 words $\times 4$ bits | 64 words $\times 4$ bits |
| 1/O port | K | Input |  |  |
|  | S | Output | 8 bits $\times 1$ | 8 bits $\times 1$ |
|  |  | Input | 4 bits $\times 2$ | 4 bits $\times 2$ |
|  | D | Output | $41648$ |  |
|  |  | Sense input |  |  |
| A-D conversion circuit |  |  | Built in (accuracy $\pm 2$ LSB, typ) | Built-in (accuracy $\pm 2$ LSB, typ) |
| RESET input |  |  | 1 pin | 1 pin |
| Subroutine nesting |  |  | 3 levels (including.one level of interrupt) | 3 levels (including one level of interrupt |
| Clock generator |  |  | Built-in(externally connected RC circuit or ceramic resonator) | Built-in (externally connected RC circuit or ceramic resonator) |
| I/O character istics of ports | 1/O withstanding voltage |  | -33V (max) | -33V (max) |
|  | Port S output current |  | -8mA (max) | -8mA (max) |
|  | Port D output current |  | -15mA (max) | -15mA (max) |
| Supply voltage | $V_{D D}$ |  | -15V (typ) | -15V (typ) |
|  | $\mathrm{V}_{\text {S }}$ |  | 0 V | 0 V |
| Device structure |  |  | p-channel aluminum gate ED-MOS | P-channel aluminum gate ED-MOS |
| Package |  |  |  |  |
| Power dissipation (excluding ports) |  |  | 400 mW (typ) | 400 mW (typ) |

## PIN DESCRIPTIONS

| Pin | Name | Input or output | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & V_{D D} \\ & V_{S S} \end{aligned}$ | Power supplies | In | $V_{D D}$ and $V_{S S}$ are applied as $-15 \mathrm{~V} \pm 10 \%$ and 0 V respectively |
| $\begin{aligned} & K_{0}-K_{3} \\ & (M 58843 \\ & -X X X P) \\ & K_{0} \sim K_{10} \\ & (M 58844 \\ & -X X X S P) \\ & \hline \end{aligned}$ | Analog/digital input port K | In | The input port $K$ consists of $4(11$ for the $M 58844-X X X P)$ independent analog input pins. They can be programmed to receive digital quantities as well. |
| $S_{0}-S_{7}$ | Input/output port S | In/out | The I/O port S can be used as either an 8-bit output port or a pair of 4 -bit input ports. <br> Since it has open drain circuits, it is suitable for directly driving segments of a large fluorescent display tube. When the output port $S$ is programrned to a low level, it remains in the floating state (high-impedance) so that it can be used as an input port. |
| $\begin{aligned} & D_{0} \sim D_{7} \\ & (M 58843 \\ & -X X X P) \\ & \\ & D_{0}-D_{10} \\ & (M 58844 \\ & -X X X S P) \\ & \hline \end{aligned}$ | Input/output port D | In/out | Port D consists of 8 bits for the M58843.XXXP and 11 bits for the M58844. $\times \times \times$ SP , all bits operating individually for input and output functions. When a port D output is programmed to low, the output floats (goes to high, impedance state) and the input signa! can be sensed. |
| XIN | Clock input | In | A clock generator is built into the device so that the clock frequency is determined by connecting an external RC circuit or ceramic resonator between pins $X_{I N}$ and $X_{O U T}$. When an external clock source is used, it should be connected to the $X_{\text {IN }}$ pin, leaving the $X_{\text {OUT }}$ pin open. |
| Xout | Clock output | Out | This pin is the output of the built-in clock generator circuit. The oscillation frequency is controlled by connecting an RC circuit or ceramic resonator element between this pin and the $X_{I N}$ pin. |
| INT | Interrupt request input | In | This pin is used to input the interrupt request signal. The level of the interrupt signal can be programmed as either high or low. |
| $V_{\text {REF }}$ | Reference voltage input | In | This is the input for the reference voltage applied to the D-A converter. |
| CNVSs | CNV $V_{\text {SS }}$ input | In | This input is connected to $\mathrm{V}_{\text {SS }}$ and must have a high-level input applied to it (0V). |
| RESET | Reset input | In | When this input is kept high for at least two machine cycles, the reset state is enabled. |
| $V_{P}$ <br> (M53844 <br> XXXSP oniy) | Pull-down voltage input | In | This pin is used to supply the pull-down voltage for port D outputs and port S outputs. |

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER 

## BASIC FUNCTION BLOCKS

## Program Memory (ROM)

This 1024 -word x 9 -bit mask programmable ROM can be programmed with machine instruction codes in accordance with the customer's specifications. It consists of 8 pages, each containing an address range of $0 \sim 127$. Fig. 1 shows the address map of this ROM.

## Program Counter (PC)

This counter is used to specify ROM addresses and the sequence of read-out of instructions stored in ROM. The program counter ( PC ) is an 10-bit binary counter, the upper order 3 bits of which ( $\mathrm{PC}_{H}$ ) indicate the ROM page, and the lower order 7 bits of which ( $\mathrm{PC}_{\mathrm{L}}$ ) are a pure binary address designation. Each time an instruction is executed, $P C_{L}$ is incremented by one step. For branching, and subroutine call instructions, its value is set to the designated address.

When the 127 th address is reached for every page, the address value returns to the first address of that page. Therefore, for moving from one page to another page, the page byte itself must be modified. This is done using the BL and BLA instructions.

Page 14 and page 15 are special pages used for subroutine calls. The page 14 subroutine can be called with a one word instruction from any arbitrary page. This instruction is either BM or BMA. When either BM or BMA is executed, subsequent $B M$ or $B M A$ instructions are equivalent to $B$ and $B A$ on page 14. Also, $B$ or $B A$ is equivalent to $B$ or $B A$ on page 15 . This condition is cancelled when the RT, RTS, BL, BML, BLA or BMLA instruction is executed. Note 3 under the instruction codes shows corresponding states.

## Stack Registers ( $\mathbf{S K}_{\mathbf{0}}, \mathbf{S K}_{\mathbf{1}}, \mathbf{S K}_{\mathbf{2}}$ )

These registers are used to temporarily store the contents of the PC while executing subroutines or interrupt pregrams until the program returns to its original routine. The SK registers are organized in three words of 10 bits each, enabling up to three levels of subroutine nesting. If one word is used for an interrupt routine, the remaining two levels can be used for subroutine calls.

## Data Memory (RAM)

This 256 -bit ( 64 words $\times 4$ bits) RAM is used to store both processing and control data. One RAM word consists of 4 bits with bit manipulation possible over the entire storage area. The 64 words are arranged as 4 files $\times 16$ digits $\times 4$ bits. Fig. 2 shows the RAM address map.

The RAM address specification is made by the combination of data pointer DP register X, and register Y. Thus, the selector CPS and data pointer DP must be set. However, as
long as the address is not changed this is not necessary.

## Data Pointers (DP, DP')

These registers are used to designate RAM address, and bit position for the I/O port D and register J. Each data pointer is composed of a 6-bit register group. Register X (the upper order 2 bits of DP) designates a RAM file; and register Y (the lower order 4 bits of DP ) designates the digit position of the RAM file. At the same time, register $Y$ designates bit positions of the $\mathrm{I} / \mathrm{O}$ port D and register J .

## 4bit Arithmetic Logic Unit (ALU)

This unit executes 4 -bit arithmetic and logical operations by means of a 4 -bit adder and related logic circuitry. The arithmetic logic unit performs addition, logical comparisons, arithmetic comparisons, and bit manipulation.

## Register A and Carry flag (CY)

Register A is a 4-bit accumulator that constitutes the basis for arithmetic operations. Data processing operations such as arithmetic and logical operations, data transfer, exchange, conversion and data input/output are executed by means of this register. Carry or borrow from register is stored in the carry flag's CY and $\mathrm{CY}^{\prime}$ after execution of arithmetic or logical operations. The carry flags CY and $\mathrm{CY}^{\prime}$ can also be used as 1 -bit flags. Carry flags and data pointer DP selection is done by means of the selector CPS.

## Registers $B$ and $E$

Register $B$ is composed of 4 bits and can be used as a 4 -bit temporary storage register or for 8 -bit data transfer in conjunction with register $A$. Register $E$ is composed of 8 bits and is used not only as an 8-bit temporary storage register, but also as a temporary storage register for I/O port S.


Fig. 1 ROM Address map

# MITSUBISHI MICROCOMPUTERS M58843-XXXP,M58844-XXXSP 

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER



Fig. 2 RAM Address map

## A/D Conversion Circuit

The following A/D conversion functions are controlled by software as described below. Fig. 3 shows the block diagram.

## (1) Comparators

These comparators are implemented entirely with PMOS devices and use a chopper-type amplification method. They are capable of determining the larger of the D-A converter output Vref and the port K input signals $\mathrm{V}_{\mathrm{K}(\mathrm{Y})}$ (where $\left.(\mathrm{Y})=0 \sim 10\right)$.
(2) Register J

Register J is composed of 111 -bit registers, each representing the comparison result from the comparators. All register bits are set simultaneously. The value of the register J with respect to the comparison results is as follows.

1 when $\left|V_{\text {ref }}\right|>\left|V_{K(Y)}\right|$
0 when $\left|V_{r e f}\right|<\left|V_{K}(Y)\right|$
In this relationship $(Y)$ represents the bit position in register $J$ which is designated by register Y . The comparison results can be checked for each bit using the SZJ instruction.
(3) Registers H - L

These two 4-bit registers are capable of transferring and exchanging data to and from register $A$.

The 8 -bit digital data for the D-A converter is transferred from these registers, the higher order 4 bits from H and lower order 4 bits from L .
(4) Register C

This 3-bit register is used as a counter to designate bit positions in the H and L registers.
(5) D-A Converter

The D-A converter converts the digital values stored in the registers $H$ and $L$, referencing with the external reference voltage $\mathrm{V}_{\mathrm{REF}}$ applied at the pin $\mathrm{V}_{\mathrm{REF}}$, to the analog value of the internal reference voltage Vref.

The theoretical value of the internal reference voltage Vref is defined as follows.

$$
\begin{aligned}
& \text { Vref }=\frac{n-0.5}{256} \times V_{\text {REF }}, \text { where, } n=1,2, \ldots . . . . .25 \\
& \text { Vref }=0 \quad, \text { where, } n=0
\end{aligned}
$$

In the above relationships n is the value weighted according to the contents of registers H and L .

## A-D Conversion Algorithms

A-D conversion is controlled by the programming of the previously described functional blocks. Thus, by modifying the program, either the successive approximation method or the sequential comparison method may be selected. In addition, a digital input of high or low level may be used to select the method, eliminating software selection of the A-D conversion technique.
(1) Successive Approximation

In this method, the conversion speed is maintained constant regardless of the amplitude of the analog signal. The A-D conversion process requires 0.6 ms (at 600 KHz clock frequency). 12 programs words are required.
(2) Sequential Comparison

In this method the conversion speed varies in accordance with the rate of change of the analog quantity. When the rate of change is slow, the conversion rate increases. 30 program words are required.


Fig. 3 A-D Conversion circuit block diagram

# MITSUBISHI MICROCOMPUTERS M58843-XXXP,M58844-XXXSP 

SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## Interrupt

The flag INTE is a 1-bit flip-flop used to control interrupt operation. When an interrupt request signal is applied to the pin INT while the interrupt is enabled, the INTE flag is reset to disable further interrupts, after which the program jumps from the main program to address 0 of page 12. When an interrupt program is used, one level of the three-level stack register is required, the remaining two levels being used for subroutines. After the interrupt program is started, the data pointer DP, register A, carry flag CY , and registers used by the interrupt program are saved. It is necessary to restore these before returning to the main program by using the instructionRTI.

When an interrupt occurs, the microcomputer internal states are as follows.
(1) Program Counter

The current address in the main program is stored in a stack register and the program counter is set to page 12, address 0 .
(2) Interrupt Flag INTE

The flag INTE is reset to disable further interrupts. This disable state will continue even after the program has returned from the interrupt routine to the main program by the execution of the RTI instruction. EI is executed and when the input level of the INT input changes, this state is disabled. Thus, when the INTH instruction is executed the interrupt state is enabled when the INT input goes high. As long as it remains in the high state, further interrupts are prohibited. If the INT input should change to a low level and return to high, the next interrupt will be accepted.
(3) Skip Flags

Skip flags are provided to discriminate skip instructions and consecutively described skip instructions. Each flag has its own stack within which the skip state is saved.

As a mask option, the interrupt pins may be provided with Schmitt input circuits.

## Input/Output Pins

(1) Input port $K$

The input port $K$ consists of 4 bits for the M58843-XXXP and 11 bits for the M58844-XXXSP. The voltage level input at these pins is compared with the D-A converter voltage output Vref by a comparator and the results stored in register J. As a mask option, it is possible to build load resistors into the input port K. These are implemented using depletion-type MOS transistors. In addition, to enable the use of capacitive touch-type keys, it is possible to provide these inputs with the required discharge transistors.
(2) Input/Output Port S

The input/output port $S$ consists of 8 bits, each bit
with an output latch. These latches are used to store data transferred by means of a PLA from register $A$, or data transferred from register $A$ and register $B$ directly, or data transferred from register $E$ directly. 4 bits at a time of the 8 input bits of port $S$ may be transferred to register A .

Because port $S$ outputs are provided with a built-in PLA, it is possible to output any arbitrarily settable 8 -bit code from an input specified by register $A$. These PLA output codes can be specified arbitrarily as a mask option.

In addition, as a mask option, it is possible to build-in load resistors at the input/output port S. The load resistors are implemented with depletion-type MOS transistors.
(3) Input/Output Port D

The input/output port $D$ consists of 8 bits for the M58843-XXXP and 11 bits for the M58844-XXXSP. Each bit can be individually designated as either input or output and is provided with its own latch. The contents of the data pointer register Y can be used to designate a single bit of port $D$ for output or sensing.

In addition, as a mask option load resistors may be built-in at the input/output port $D$. These resistors are implemented by means of depletion-type MOS transistors.

When port S or port $D$ is used as an input port, the output should first be cleared to the low state.

## Reset Function

When the RESET input is kept high for at least two machine cycles, the reset state is enabled. As shown in Fig. 4, it is possible to implement a power-on reset circuit using an externally connected capacitor, resistor and diode. For this configuration, when the supply voltage falls below -13.5 V , the circuit design should insure that the RESET input is above -4 V .

When the reset state is enabled, the following operations are performed.
(1) The program counter is set to page 8 , address 0

$$
(\mathrm{PC}) \leftarrow 0
$$

Note 1: The M58843-XXXP and M58844-XXXSP programs are developed using a support system having a 2048 word $\times 9$-bit ROM memory. When using such a system pages 8 through 15 of the 2048 words (pages 0 through 15) are used so that the program counter $P C_{H}=0 \sim 7$ is defined as pages 8 through 15 .
(2) The interrupt mode is in the interrupt disabled state
(INTE) $\leftarrow 0$
This is the same state as when the instruction DI is executed.
(3) By setting the interrupt request signal INT to high, the interrupt enabled state is entered. This is the same state
as when the instruction INTH is executed.
(4) All outputs of port $S$ are cleared to low
(S) $\leftarrow 0$
(5) All outputs of port $D$ are cleared to low
(D) $\leftarrow 0$
(6) The carry and data pointer selector CPS is cleared to low to designate DP and CY
(CPS) $\leftarrow 0$

Fig. 4 Power-on reset

## Clock Generator Circuit

A clock generator circuit has been built-in, to allow control of the frequency by means of an externally connected RC circuit or ceramic resonator. In addition, an external clock signal may be applied at the $X_{I N}$ pin, leaving the $X_{\text {OUt }}$ pin open. Circuit examples are shown in Fig. 5 to Fig. 7.


Fig. 5 External RC circuit


Fig. 6 Externally connected ceramic resonator

## MASK OPTIONS

The following mask options are available, specifiable at the time of initial ordering.
(1) S output PLA data
(2) Interrupt input Schmitt circuit
(3) Port Kinput pull-down resistors
(4) Port K input discharge transistors
(5) Port S input/output pull-down resistors
(6) Port D input/output pull-down resistors

## DOCUMENTATION REQUIRED UPON ORDERING

The following information should be provided when ordering a custom mask.
(1) M58843-XXXP, M58844-XXXSP mask confirmation sheet
(2) ROM data

3 EPROM sets
(3) S output PLA coding On confirmation sheets
(4) Interrupt input Schmitt circuits

On confirmation sheets
(5) Port K input pull-down resistors

On confirmation sheets
(6) Port $K$ input discharge transistors

On confirmation sheets
(7) Port S input/output pull-down resistors

On confirmation sheets
(8) Port D input/output pull-down resistors

On confirmation sheets

Fig. 7 External clock input circuit


# MITSUBISHI MICROCOMPUTERS M58843-XXXP,M58844-XXXSP 

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

LIST OF INSTRUCTION CODES

|  |  | 00000 | 00001 | 00010 | 00011 | 00100 | 00101 | 00110 | 00111 | 01000 | 01001 | 01010 | 01011 | 01100 | 01101 | 01110 | 01111 | $\left\lvert\, \begin{array}{cc} 1 & 0000 \\ 1 & 1 \\ 1 & 0 \\ 1 \end{array} 111\right.$ | $\begin{array}{cc} 1 & 1000 \\ 1 & 1 \\ 1 & 1111 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0 A | 0 B | 0 C | 00 | 0 E | 0 F | 10~17 | 18-1F |
| 0000 | 0 | NOP | CLS | $\begin{gathered} S Z B \\ 0 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 0 \end{gathered}$ | $\begin{gathered} \text { LCPS } \\ 0 \end{gathered}$ | GPAE | $\begin{gathered} \text { XAM } \\ 0 \end{gathered}$ | BL BML | - | - | $\begin{aligned} & \text { A } \\ & 0 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 0 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,0 \end{aligned}$ | $\begin{aligned} & L X Y \\ & 1,0 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,0 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,0 \end{aligned}$ | BM | B |
| 0001 | 1 | $\begin{gathered} \text { BA } \\ \text { BMA } \\ \text { BMLA } \end{gathered}$ | CLDS | $\begin{gathered} \text { S Z B } \\ 1 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 1 \end{gathered}$ | $\begin{gathered} \text { LCPS } \\ 1 \end{gathered}$ | GPAS | $\begin{gathered} \text { XAM } \\ 1 \end{gathered}$ | BL BML | - | - | A | $\begin{gathered} \text { LA } \\ 1 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,1 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,1 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,1 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,1 \end{aligned}$ | BM | B |
| 0010 | 2 | INY | - | $\mathrm{SZB}$ | $\begin{gathered} \mathrm{SEY} \\ 2 \end{gathered}$ | SHL | RHL | $\begin{gathered} \text { XAM } \\ 2 \end{gathered}$ | BL BML | - | - | A | $\begin{gathered} \text { LA } \\ 2 \end{gathered}$ | $\begin{aligned} & \mathrm{LXY} \\ & 0,2 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 1,2 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 2,2 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 3,2 \end{aligned}$ | BM | B |
| 0011 | 3 | DEY | CLD | $\begin{gathered} \text { S Z B } \\ 3 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 3 \end{gathered}$ | - | - | $\begin{gathered} \text { XAM } \\ 3 \end{gathered}$ | BL <br> BML | - | - | A | $\begin{gathered} \text { LA } \\ 3 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,3 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,3 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,3 \end{aligned}$ | BM | B |
| 0100 | 4 | DI | RD | - | $\begin{gathered} \text { SEY } \\ 4 \end{gathered}$ | RT | $\begin{gathered} \text { IAS } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 0 \end{gathered}$ | BL BML | - | - | A | $\begin{gathered} \text { LA } \\ 4 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,4 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,4 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,4 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,4 \end{aligned}$ | BM | B |
| 0101 | 5 | EI | SD | - | $\begin{gathered} \text { SEY } \\ 5 \end{gathered}$ | RTS | $\begin{gathered} \text { IAS } \\ 1 \end{gathered}$ | TAM <br> 1 | BL BML | - | - | A | $\begin{gathered} \text { LA } \\ 5 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,5 \end{aligned}$ | $\begin{aligned} & L X Y \\ & 1,5 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,5 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,5 \end{aligned}$ | BM | B |
| 0110 | 6 | INTH | TEPA | SEAM | $\begin{gathered} \text { SEY } \\ 6 \end{gathered}$ | RTI | - | $\begin{gathered} \text { TAM } \\ 2 \end{gathered}$ | BL BML | - | - | A | $\begin{gathered} \text { LA } \\ 6 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,6 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,6 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,6 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 3,6 \end{aligned}$ | BM | B |
| 0111 | 7 | INTL | OSPA | - | $\begin{gathered} \text { SEY } \\ 7 \end{gathered}$ | - | LC7 | $\begin{gathered} \text { TAM } \\ 3 \end{gathered}$ | BL BML | - | - | $A$ | $\begin{gathered} \text { LA } \\ 7 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,7 \end{aligned}$ | $\begin{aligned} & L X Y \\ & 1,7 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,7 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,7 \end{aligned}$ | BM | 8 |
| 1000 | 8 | CPA | XAL | - | $\begin{gathered} \text { SEY } \\ 8 \end{gathered}$ | RC | XAH | $\begin{gathered} \text { XAMD } \\ 0 \end{gathered}$ | BL <br> BML | - | - | A | $\begin{gathered} \text { LA } \\ 8 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,8 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,8 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,8 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,8 \end{aligned}$ | BM | B |
| 1001 | 9 | DEC | TLA | S Z J | $\begin{gathered} \hline \text { SEY } \\ 9 \end{gathered}$ | SC | THA | XAMD <br> 1 | BL BML | - | - | $\begin{aligned} & \text { A } \\ & 9 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 9 \end{gathered}$ | $\begin{aligned} & L X Y \\ & 0,9 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 1,9 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 2,9 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 3,9 \end{aligned}$ | BM | B |
| 1010 | A | AM | TEAB | - | $\begin{gathered} \text { SEY } \\ 10 \end{gathered}$ | - | - | $\begin{gathered} \text { XAMD } \\ 2 \end{gathered}$ | BL <br> BML | - | - | $\begin{aligned} & \text { A } \\ & 10 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 10 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,10 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,10 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,10 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,10 \end{aligned}$ | BM | B |
| 1011 | B | OSE | OSAB | S Z D | $\begin{gathered} \text { SEY } \\ 11 \\ \hline \end{gathered}$ | - | - | $\begin{gathered} \text { XAMD } \\ 3 \\ \hline \end{gathered}$ | BL BML | - | - | $\begin{aligned} & \text { A } \\ & 11 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 11 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,11 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,11 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,11 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,11 \\ & \hline \end{aligned}$ | BM | B |
| 1100 | c | TYA | TBA | - | $\begin{gathered} \text { SEY } \\ 12 \end{gathered}$ | $\begin{gathered} \mathrm{SB} \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{RB} \\ 0 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 0 \end{gathered}$ | BL BML | - | - | $\begin{aligned} & A \\ & 12 \end{aligned}$ | $\begin{gathered} \mathrm{LA} \\ 12 \end{gathered}$ | $\begin{aligned} & \mathrm{LXY} \\ & 0,12 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,12 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 2,12 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 3,12 \end{aligned}$ | BM | B |
| 1101 | D | TAJ | TAY | - | $\begin{gathered} \text { SEY } \\ 13 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { XAMI } \\ 1 \end{gathered}$ | BL BML | - | - | $\begin{aligned} & \text { A } \\ & 13 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 13 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,13 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,13 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 2,13 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,13 \end{aligned}$ | BM | B |
| 1110 | E | AMC | TAB | - | $\begin{gathered} \hline \text { SEY } \\ 14 \end{gathered}$ | $\begin{gathered} \mathrm{SB} \\ 2 \end{gathered}$ | $\begin{gathered} \hline \mathrm{RB} \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 2 \end{gathered}$ | BL BML | - | - | $\begin{aligned} & \text { A } \\ & 14 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 14 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,14 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 1,14 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,14 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,14 \end{aligned}$ | BM | B |
| 1111 | F | AMCS | - | S Z C | $\begin{gathered} \text { SEY } \\ 15 \end{gathered}$ | $\begin{gathered} \mathrm{SB} \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{RB} \\ 3 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 3 \end{gathered}$ | BL BML | CMA | - | $\begin{aligned} & \text { A } \\ & 15 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 15 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,15 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,15 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,15 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,15 \end{aligned}$ | BM | B |

Note 1: This list shows the machine codes and corresponding machine instructions. $D_{3} \sim D_{0}$ indicate the low-order 4 bits of the machine code and $D_{8} \sim D_{4}$ indicate the highorder 5 bits. Hexadecimal numbers are also shown that represent the codes. An instruction may consist of one, two, or three words, but only the first word is listed. Code combination indicated with a bar ( - ) must not be used.

Note 2: Two-word instruction

|  | Second word |  |
| :---: | :---: | :---: |
| BL | 1 | 1 xxx y y y |
| BML | 1 | 0 xxx y y y y |
| BA | 1 | $1 \times x \times \times \times \times \mathrm{X}$ |
| BMA | 1 | 0xxx XXXX |

Three-word instruction

| ruction | Second word |  |  |  |
| :---: | :---: | :---: | :---: | :---: |

Note 3: Page relationships for branching by means of branching instructions and subroutine calling instructions.


MACHINE INSTRUCTIONS

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Type of instruction
\(\square\)} \& \multirow[t]{2}{*}{Mnemonic} \& \multicolumn{2}{|l|}{Instruction code} \& \& \& \multirow{2}{*}{Functions} \& \multirow[t]{2}{*}{Skip conditions} \& \multirow[t]{2}{*}{䢒} \& \multirow{2}{*}{Description of operation} \\
\hline \& \& \(\mathrm{D}_{6} \mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}\) \& \[
\begin{array}{|l|}
\hline 16 \mathrm{mal} \\
\text { notation } \\
\hline
\end{array}
\] \& (1) \& 号 \& \& \& \& \\
\hline  \& \begin{tabular}{l}
TAB \\
TBA \\
tay \\
TYA \\
teab \\
TEPA
\end{tabular} \& \begin{tabular}{llllllllll}
0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 1 \& 1 \& 0 \\
0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 1 \& 0 \& 0 \\
0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 1 \& 0 \& 1 \\
0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 0 \\
0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 0 \\
0 \& 0 \& 0 \& 0 \& 1 \& 0 \& 1 \& 1 \& 0
\end{tabular} \& \(|\)\begin{tabular}{lll}
0 \& 1 \& \(E\) \\
0 \& 1 \& \(C\) \\
0 \& 1 \& \(D\) \\
0 \& 0 \& \(C\) \\
0 \& 1 \& \(A\) \\
0 \& 1 \& 6
\end{tabular} \& \[
\begin{aligned}
\& 1 \\
\& 1 \\
\& 1 \\
\& 1 \\
\& 1 \\
\& 1
\end{aligned}
\] \& \[
\begin{array}{l|l}
1 \\
1 \\
1 \\
1
\end{array}
\] \& \[
\begin{aligned}
\& \text { (A) } \leftarrow(B) \\
\& (B) \leftarrow(A) \\
\& \text { (A) } \leftarrow(Y) \\
\& (Y \leftarrow(A) \\
\& \left(E, \sim E_{0} \leftarrow(B), \quad\left(E_{3} \sim E_{0}\right) \leftarrow(A)\right. \\
\& \text { ( } \left.E_{1} \sim E_{0}\right) \leftarrow \text { through } P L A \leftarrow(A)
\end{aligned}
\] \& \[
\begin{aligned}
\& - \\
\& \text { - } \\
\& \text { - }
\end{aligned}
\] \& \[
\begin{aligned}
\& \hline x \\
\& x \\
\& x \\
\& x \\
\& x \\
\& x \\
\& x
\end{aligned}
\] \& Transfers contents of register \(B\) to register \(A\). Transfers contents of register A to register B. Transfers contents of register \(Y\) to register \(A\). Transfers contents of register A to register Y . Transfers contents of registers A and B to register E . Docodes contents of register A in the PLA and trasfers result to register E . \\
\hline  \& LXY \(\mathrm{X}, \mathrm{y}\)
INY
DEY
LCPS I \& \[
\begin{aligned}
\& 011 x x y y y y \\
\& 000000010 \\
\& 000000011 \\
\& 001000001
\end{aligned}
\] \& \[
\left|\begin{array}{lll}
0 \& C \& y \\
\& + \\
\& x \\
0 \& 0 \& 2 \\
0 \& 0 \& 3 \\
0 \& 4 \& i
\end{array}\right|
\] \& 1
1
1
1 \& 1 \& \begin{tabular}{l}
\[
\begin{aligned}
\& (X) \leftarrow x, \quad \text { where } \quad x=0-3 \\
\& (Y) \leftarrow y, \quad \text { where, } y=0 \sim 15 \\
\& (Y) \leftarrow(Y)+1 \\
\& (Y) \leftarrow(Y)-1
\end{aligned}
\] \\
(CPS) \(\leftarrow 1\), where, \(1=0,1\)
\end{tabular} \& Written successively
\[
\begin{aligned}
\& (Y)=0 \\
\& (Y)=15
\end{aligned}
\] \& x \& \begin{tabular}{l}
Loads value of " \(x\) " into register \(X\) and of " \(y\) " into \(Y\).. When LXY is written successively, the first is executed and successive ones are skipped \\
Increments contents of register Y by 1 . Skips next instruction when new contents of register \(Y\) are " 0 " \\
Decrements contents of register \(Y\) by 1. Skips next instruction when new contents of register \(Y\) are " 15 ". \\
\(D P\) and \(C Y\) are active when \(i=O, D P^{\prime}\) and \(C Y^{\prime}\) when \(i=1\).
\end{tabular} \\
\hline  \& TAM J
XAM 1
XAMD \({ }^{\text {j }}\)
XAMI \& 0011001 j
00110001 j
001101011 \& \(\begin{array}{cccc}0 \& 6 \& 4 \\ \& \& f \\ 0 \& \& 6 \& j\end{array}\) \& 1
1
1 \& 1 \& \begin{tabular}{l}
(A) \(-(M(D P))\) \\
\((X) \leftarrow(X) \forall i\), where, \(i=0 \sim 3\) \\
\((A) \mapsto(M(D P))\) \\
\((X)+-(X) \forall i\), where, \(i=0 \sim 3\) \\
\((A) \leftrightarrow(M(D P)), \quad(Y) \leftarrow(Y)-1\) \\
\((X) \leftarrow(X) \forall i\), where, \(j=0 \sim 3\) \\
\((A) \mapsto(M(D P)), \quad(Y) \leftarrow(Y)+1\) \\
\((X) \leftarrow(X) \forall i\). where, \(1=0 \sim 3\)
\end{tabular} \& \[
(Y)=15
\]
\[
(Y)=0
\] \& x
x
x

x \& | Transfer the RAM contents addressed by the active DP to register $A$. Register $X$ is then "exclusive OR-ed" with the value $j$ in the instruction, and the result stored in register $X$. |
| :--- |
| Exchanges the contents of the RAM DP and register A. Contents of $X$ are then "exclusive OR-ed" with the valuej and the result stored in register X . |
| Exchanges the contents of the RAM and register A. Contents of $X$ are then "exclusive OR-ed" with the value $j$ in the instruction, and the result stored in reaister $X$. The contents of reaister $Y$ are decremented by 1 , and when the result is 15 , the next instruction is skipped. |
| Exchanges the contents of the RAM and register A. Contents of $X$ are then "exclusive OR-ed" with the value $j$ in the instruction and result stored in register $X$ The contents of register $Y$ are when the incremented by 1 , and when the result is 0 . the next instruction is skipped. | <br>

\hline \multirow{5}{*}{} \& LA $n$ AM \& \[
$$
\begin{aligned}
& 0 \\
& \hline
\end{aligned}
$$ 1011 nnnn

\] \& $\begin{array}{ll}0 & B n \\ 0 & O A\end{array}$ \& 1 \& 1 \& | (A) $\leftarrow n$, where, $n=0 \sim 15$ |
| :--- |
| $(A) \leftarrow(A)+(M(D P))$ | \& Written successively \& x \& Loads the value $n$ into register $A$. When LA is written consecutively the first is executed, and successive ones are skipped. Adds the contents of the RAM to register A . The result is retained in register A , and the contents of flag CY are unaffected. <br>

\hline \& AMC \& 000001110 \& O OE \& 1 \& 1 \& $$
\begin{aligned}
& (A) \leftarrow(A)+(M(D P))+(C Y) \\
& (C Y) \leftarrow \text { carry }
\end{aligned}
$$ \& - \& \%/1 \& Adds the RAM contents addressed by the active DP and contents of flag $C Y$ to register $A$. The result is stored in register $A$, and the <br>

\hline \& AMCS

A $n$ \& 000001111
0

0 \& $$
\begin{aligned}
& 0 \mathrm{OF} \\
& \mathrm{OAn}
\end{aligned}
$$ \& 1 \& 1

1 \& $$
\begin{aligned}
& (A) \leftarrow(A)+(M(D P))+(C Y) \\
& (C Y) \leftarrow \text { carry }
\end{aligned}
$$

\[
(A) \leftarrow(A)+n, \quad where, n=0 \sim 15

\] \& | $(C Y)=1$ |
| :--- |
| A carry is not produced and $\begin{gathered} =0 \\ n \neq 6 \end{gathered}$ | \& 0/1 \& | Adds the contents of the RAM and flag CY to register A. The result is stored in register A and the carry in the CY, but the next instruction is skipped when a carry is produced. |
| :--- |
| Adds value $n$ in the instruction to register $A$. The contents of flag CY are unaffected and their next instruction is skipped if a carry is not produced, except when $n=6$. | <br>

\hline \& \& $$
\begin{array}{llllllll}
0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 1 & 0 & 0 & 1 & 0 & 0
\end{array}
$$ \& $\begin{array}{ll}0 & 49 \\ 0 & 48 \\ 0 & \end{array}$ \& \[

$$
\begin{aligned}
& 1 \\
& 1
\end{aligned}
$$

\] \& \[

1

\] \& \[

$$
\begin{aligned}
& (C Y) \leftarrow 1 \\
& (C Y) \leftarrow 0
\end{aligned}
$$

\] \& \& 1 \& | Sets active flag CY . |
| :--- |
| Resets active flag $C Y$. | <br>

\hline \& $$
\begin{aligned}
& \text { SZC } \\
& \text { CMA }
\end{aligned}
$$ \& \[

$$
\begin{array}{llllllllll}
0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 1 \\
0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1
\end{array}
$$

\] \& \[

$$
\begin{aligned}
& 02 F \\
& 08 F
\end{aligned}
$$

\] \& \[

1

\] \& 1 \& \& $(C Y)=0$ \& | ¢ |
| :--- |
| $\times$ |
| $\times$ |
| $\times$ | \& Skips next instruction when contents of the active flag CY are O . Stores complement of register $A$ in register $A$. <br>

\hline  \& SB J
RB 1
SZB j \& $\begin{array}{llll}0 & 010011 \mathrm{j} \\ 0 & 0101011 \mathrm{j} \\ 0 & 0 & 010 & 0\end{array}$ \& $\begin{array}{lll}0 & 4 & c \\ 0 & \\ 0 & 5 & c \\ 0 & \\ 0 & 2 & j\end{array}$ \& 1
1

1 \& 1 \& $$
\begin{array}{ll}
\left(M_{i}(D P)\right) \leftarrow 1, & \text { where, } i=0-3 \\
\left(M_{i}(D P)\right) \leftarrow 0, & \text { where, } i=0-3
\end{array}
$$ \& \[

$$
\begin{aligned}
&(M i(D P)) \\
&=0 \\
& \text { where, }=0 \sim 3
\end{aligned}
$$

\] \& x \& | Sets the jth bit of the RAM addressed by the active DP (the bit designated by the value $j$ in the instruction) |
| :--- |
| Resets the jth bit of the RAM addressed by the active DP (the bit designated by the value j in the instruction). |
| Skips next instruction when the contents of the $j$ th bit of the RAM addressed by the active DP (the bit which is designated by the value j in the instruction) are O . | <br>

\hline  \& SEAM \& 000100110 \& 026

0 \& 1 \& 1 \& \& \begin{tabular}{l}
$$
(M(D P))=
$$ <br>
(A)
$$
\begin{gathered}
(y)=y \text { where }, \\
y=0 \sim 15
\end{gathered}
$$

 \& \& 

Skips next instruction when contents of register $A$ are equal to the RAM contents addressed by the active DP. <br>
Skips next instruvtion. when the contents of register Y are equal to the value $y$ in the instruction.
\end{tabular} <br>

\hline \multirow{13}{*}{} \& TLA \& 000011001 \& 019 \& \& \& (L) - ( A ) \& \& \& Transfers contents of register A to register L. <br>
\hline \& THA \& 001011001 \& 059 \& 1 \& , \& (H) $\leftarrow$ (A) \& - \& x \& Transfers contents of register $A$ to register H --. <br>
\hline \& TAN \& 000001101 \& 0 OD \& 1 \& , \&  \& - \& x \& Transfers designated contents of register $J$ to register $A$. <br>
\hline \& XAL \& 000011000 \& 018 \& 1 \& 1 \& $(\mathrm{A}) \rightarrow(\mathrm{L}) \mathrm{l}$ \& - \& \& Exchanges contents of register $A$ with contents of register $L$. <br>
\hline \& XAH \& 001011000 \& O 518 \& 1 \& 1 \& (A) $\rightarrow$ (H) \& - \& x \& Exchanges contents of register $A$ with contents of register $H$. <br>
\hline \& LC7 \& 0001001001111 \& O 057 \& 1 \& , \& (C) $\ldots 7$ \& \& + $\times$ \& Loads 7 to register C. <br>
\hline \& DEC \& 000001001 \& \& 1 \& 1 \& (C) - (C)-1 \& (C) $=7$ \& $\times$ \& Decrements contents of register C by 1 , when result is 7 , skips next. <br>

\hline \& SHL \& 001000010 \& 042 \& 1 \& 1 \&  \& - \& X \& Sets the bit in register L or H designated by register C . The box instruction shows the relationship | (C) | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\square$ <br>

\hline \& \& \& \& \& \& \& \& \& between reaister C and bit position. | Bit |
| :--- |
| Bit |
| $\mathrm{H}_{3} / \mathrm{H}_{2} / \mathrm{H}_{1} / \mathrm{H}_{0} / \mathrm{L}_{3} / \mathrm{L}_{2} / \mathrm{L}_{1} / \mathrm{L}_{0}$ | <br>

\hline \& RHL \& 001010010 \& 052 \& 1 \& 1 \&  \& - \& $x$ \& Resets the bit in register L or H that is designated by register C . <br>

\hline \& CPA \& 000001000 \& 008 \& 1 \& \[
\left|$$
\begin{array}{c}
1 \\
(2)
\end{array}
$$\right|

\] \& | $\left(\mathrm{C}_{2}\right)=0$ when, : $(\mathrm{L}(\mathrm{c} 1-\mathrm{co})) \leftarrow 0$ |
| :--- |
| $\left\|V_{\text {ref }}\right\|>\left\|V_{\mathrm{k}(\mathrm{i})}\right\|$ when, $:\left(\mathrm{J}_{(\mathrm{i})}\right) \leftarrow 1$ |
| $\left.\left\|V_{\text {ref }}\right\|<\mid V_{k(i)}\right) \mid$ when, $:\left(J_{(i)} \nu^{2} \leftarrow 0\right.$ $i=0 \sim 10$ | \& \& $x$ \& Reads all analog values from input port K for comparison with D-A converter output $\mathrm{V}_{\text {ref }}$ and either sets the respective bit of register $J$ to the next instruction cycle wherever $V_{\text {ref }}<\mathrm{V}_{\mathrm{K}(1)}$ is true, or resets it wherever $\mathrm{V}_{\text {ref }}<\mathrm{V}_{\mathrm{K}(1)}$ is true. <br>

\hline \& CPAS

CPAE \& 001010001 \& 051 \& 1 \& 1 \& $$
\begin{aligned}
& \left|V_{r e f}\right|>\left|V_{k(i)}\right| \text { when, }:\left(\begin{array}{l}
\left(J_{i f}\right) \\
\left|V_{r e f}\right|<\mid \\
i=0-10
\end{array}\right.
\end{aligned}
$$ \& - \& x \& Reads and stores temporarily all analog values from input port $K$, which are then unaffected by changes in port K inputs. These values are compared with the D-A converter output $V_{\text {ref }}$, calculated from contents of registers H and L and respective bits of register J are set/reset. Repeated when contents of registers H -L are changed. <br>

\hline \& CPAE \& 001010000

000101001 \& $$
\begin{array}{ll}
0 & 50 \\
0 & 29
\end{array}
$$ \& 1 \& 1 \& Execution of the instruction CPAS is over, and no more changes will made in ( $J_{(Y)}$ ). \& $(J(r))=0$ \& $\times$ \& Terminates execution of instruction CPAS. Contents of register $J$ remain unaffected, maintaining the value immediately before termination, and input port $K$ is again ready to receive inputs. Skips next instruction when the bit in register $J$, designated by register $Y$, is 0 . <br>

\hline
\end{tabular}

# MITSUBISHI MICROCOMPUTERS M58843-XXXP,M58844-XXXSP 

SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER


| Symbol | Contents | Symbot | Contents | Symbol | Contents |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | 4-bit register (accumulator) | SK1 | 10-bit stack register | INT | Interrupt request signal. |
| B | 4-bit register | SK2 | 10-bit stack register | $\leftarrow$ | Shows direction of data flow. |
| c | 3-bit register | cr | 1-bit carry flag | ( ) | Indicates contents of the register, memory, etc. |
| E | 8-bit register | xx | 2-bit binary variable | $\forall$ | Exclusive OR |
| H | 4-bit register | yyyy | 4-bit binary variable | - | Negation. |
| J | 1-bit register | กпın | 4 -bit binary constant | x | Indicates flag is unaffected by instruction execution. |
| L | 4-bit register | i | 1 -bit binary constant | xy | Label used to indicate the address $x \times x y y y y$ |
| $x$ | 2-bit register | ii | 2-bit binary constant | pxy | Label used to indicate the address $x x x y y y y$ of page pppp. |
| Y | 4-bit register | x xxx | 4-bit unknown binary number | CPS | Indicates which data pointer and carry are active. |
| DP | 6 -bit data pointer, combination of registers $X$ and $Y$. | - | 11 -bit port |  | Hexadecimal number $C+$ binary number $x$. |
| $\mathrm{PCH}_{H}$ | The high-order three bits of the program counter. | K | 11-bit port | + |  |
| $\mathrm{PC}_{\mathrm{L}}$ | The low-order seven bits of the program counter. | S | 8-bit port | $\times$ |  |
| PC SKO | 10 -bit program counter, combination of $\mathrm{PC}_{H}$ and $\mathrm{PC} C_{L}$. 10 -bit stack reqister | INTE INTP | Interrupt enable flag Interrupt polarity flag |  |  |

Note 1. When a skip is used with either the M58843-XXXP or M58843-XXXP. the next instruction becomes invalid and the program counter is not incremented by 2. Therefore the number of cycles does not change in accordance with the existence or non-existence of a a skip.In addition, since the M58843-XXXF is housed in a 28 -pin package, some pins of the port $K$ and $D$ are not usable.
2. The M58843-XXXP and M58844-XXX SP programs are developed using a support system having a 2048 word $\times 9$-bit ROM memory. When using such a system, page 8 through 15 of the 2048 words (page 0 through 15) are used so that the program counter $P C_{H}=0 \sim 7$ is defined as page 8 through 15

ABSOLUTE MAXIMUM RATINGS


RECOMMENDED OPE,RATING CONDITIONS $\left(\mathrm{T}_{\mathrm{a}}=-10 \sim 70^{\circ} \mathrm{C}\right.$, unless othervise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{D D}$ | Supply voltage | -13.5 | -15 | -16.5 | V |
| $V_{\text {S }}$ | Supply voltage |  | 0 |  | $\checkmark$ |
| $\mathrm{V}_{1 H}$ | High-level input voltage, port D | -1 |  | 0 | V |
| $V_{1 H}$ | High-level input voltage other than port D | -1.5 |  | 0 | V |
| $V_{1 H(\$)}$ | High-level clock input voltage | -1.5 |  | 0 | V |
| $V_{1 L}$ | Low-level input voltage, RESET and INT (Schmitt) | $V_{D D}$ |  | $V_{D D}+2$ | V |
| $V_{\text {IL }}$ | Low-level input voltage, INT (TTL compatible) | $V_{D D}$ |  | -4.2 | V |
| $V_{\text {IL }}$ | Low-level input voltage, ports D and S | -33 |  | -4.2 | V |
| $V_{1 L(\phi)}$ | Low-level clock input voltage | -33 |  | $V_{D D}+2$ | V |
| $V_{1(k)}$ | Digital input voltage, port K | $V_{D D}$ |  | 0 | V |
| $V_{1(k)}$ | Analog input voltage, port K | $V_{\text {REF }}$ |  | 0 | V |
| $V_{\text {fef }}$ | Reference voltage | -5 |  | -7 | V |
| $V_{\text {OL }}$ | Low-level output voltage, ports D and S | -33 |  | 0 | V |
| $f(\phi)$ | internal clock oscillation frequency | 300 |  | 600 | kHz |

ELECTRICAL CHARACTERISTICS $\left(T_{a}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{VDD}=-15 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=\mathrm{VV}, \mathrm{f}(\mathrm{\phi})=300 \sim\right.$ s00kHz, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{T}$ - | Negative threshold voltage, RESET input | $V_{\text {OD }}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | $V_{D D}+2$ |  | -4 | V |
| $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\text {T- }}$ | Hysteresis, RESET input | $V_{D D}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |  | 1 |  | $\checkmark$ |
| $\mathrm{V}_{\text {OH }}$ | High-level output voltage, port D | $V_{\text {DO }}=-15 \mathrm{~V}, \mathrm{l}_{\mathrm{OH}}=-15 \mathrm{~mA}$, | -2.5 |  |  | V |
| $\mathrm{VOH}^{\text {O }}$ | High-level output voltage, port S | $V_{D D}=-15 \mathrm{~V}, \mathrm{I}_{\text {OH }}=-8 \mathrm{~mA}$, | $-2.5$ |  |  | V |
| $\mathrm{I}_{1}$ | High-level input current, port K (with pull-down resistors) | $V_{D D}=-15 \mathrm{~V}, \mathrm{~V}_{1 H}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | 50 |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathbf{H}}$ | High-level inputcurrent,portsD andS(withpull-down resistors) | $\mathrm{V}_{\mathrm{P}}=-33 \mathrm{~V}, \mathrm{~V}_{1 H}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ | 80 |  | 280 | $\mu \mathrm{A}$ |
| 4 | Input current, port K | To be measured when the instruction CPAS or CPA is not being executed; $V_{1}=-7 \mathrm{~V}$ |  | - 1 | -7 | $\mu \mathrm{A}$ |
| $l_{1(\alpha)}$ | Clock input current | $\mathrm{V}_{1(\text { ( })}=-33 \mathrm{~V}, \mathrm{~T}_{3}=25^{\circ} \mathrm{C}$ |  | -20 | -40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OH }}$ | High-level output current, port D | $\mathrm{V}_{\mathrm{OD}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=-2.5 \mathrm{~V}$, |  |  | -15 | mA |
| ${ }^{\text {O }} \mathrm{C}$ | High-level output current, port S | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{~V}_{\text {OH }}=-2.5 \mathrm{~V}$, |  |  | -8 | mA |
| lol | Low-level output current, ports D and S | $\mathrm{V}_{\mathrm{OL}}=-33 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |  |  | -33 | $\mu \mathrm{A}$ |
| lod | Supply current | $\mathrm{V}_{\text {DD }}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |  | -27 | -41 | mA |
| $\mathrm{I}_{\text {REF }}$ | Reference current | $V_{\text {REF }}=-7 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ |  |  | -1 | mA |
| Ip | Pull-down supply current | $V_{P}=-33, T_{a}=25^{\circ} \mathrm{C}$ |  |  | $-5.5$ | mA |
| $\mathrm{Ci}_{i}$ | Input capacitance, port K | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{1}=\mathrm{V}_{0}=\mathrm{V}_{\mathrm{SS}}, \quad \mathrm{f}=1 \mathrm{MHz} \\ & 25 \mathrm{mVrms} \end{aligned}$ |  | 7 | 10 | oF |
| $\mathrm{C}_{(\text {( })}$ | Clock input capacitance | $\begin{aligned} & V_{D D}=X_{O U T}=V_{S S}, f=1 \mathrm{MHz} \\ & 25 \mathrm{mVrms} \end{aligned}$ |  | 7 | 10 | ${ }^{\circ} \mathrm{F}$ |
|  | A-D conversion linearity error | $V_{\text {REF }}=-7 \mathrm{~V}$ | Overall | $\pm 2$ | $\pm 3$ | LSB |
|  | A-D conversion zero error |  |  |  |  |  |
|  | A-D conversion fulliscale error |  |  |  |  |  |

Note 1. Currents are taken as positive when flowing into the IC (zero-signal conditions) with the minimum and maximum values as absolute values.
2. The overall sum of the port $D$ high-level output currents should be kept below 75 mA .

BASIC TIMING DIAGRAM

| Signal <br> name Signal shine cycle |  | M 1 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | T1 | T2 | T3 | T4 | Ts | T6 |  |
| Clock input | Xin |  | $\square$ | $\checkmark$ | $\checkmark$ | $\square$ | - |  |
| Clock output | Xout |  | $\square$ |  |  | $\sqrt{ }$ |  |  |
| Port D outputs | $D_{0}-D_{10}-$ <br> (Output) |  |  |  | X |  |  |  |
| Port $D$ inputs | $\mathrm{D}_{0}$ - D 10 (Input) | $88808088$ | 8888888 |  | -8080808 | 788888088 |  |  |
| Port S outputs | $\begin{gathered} \mathrm{So}_{0}-\mathrm{S}, \\ \text { (Output) } \end{gathered}$ |  |  |  |  |  |  |  |
| Port S inputs | $\begin{aligned} & \mathrm{So}_{0}-\mathrm{s}_{7} \\ & \text { (Input) } \end{aligned}$ | $8 \times x 0 \times \pi \times \infty$ | 88888888 | 78x | 78888080 | $\square \times 8 \times 8$ | 888888888 |  |
| Port K inputs | K0 K 10 |  |  |  | P60x $\times 8$ | 408080808 | 1000000808 |  |
| Interrupt request input <br> Reset signal input | int | $\begin{aligned} & 880800808 \\ & \hline 800808806 \\ & \hline \end{aligned}$ | $\begin{aligned} & 68088888 \\ & 608080806 \end{aligned}$ | $\begin{aligned} & 6808888 x \\ & 6808088 x \end{aligned}$ | $\square \times \times 8 \times 8$ |  | (68888888) | Note 3. $\overline{Z X X}$ The crosshatched area indicates invalid input. |

SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

## DESCRIPTION

The M58845-XXXSP is a single-chip 4-bit microcomputer developed using p-channel aluminum gate ED-MOS technology. The device includes an 8 -bit A-D converter and two timers (one 8-bit timer/counter and one 8-bit timer/event counter). It is housed in a 42-pin shrink plastic molded DIL package.

## FEATURES

- Basic machine instructions
- Basic instruction execution time (1-word instruction at a clock frequency of 600 kHz )
$10 \mu \mathrm{~s}$
- Memory capacity ROM: ....... 2048 words $\times 9$ bits RAM: . . . . . . 128 words $\times 4$ bits
- Single -15 V power supply
- Built-in 8-bit A-D converter (12 analog inputs)
- Two built-in timers (timer 1: 8-bit timer/counter, timer 2: 8-bit timer/event counter, 7-bit prescaler, timer input/output port T) 2 lines
- Interrupt function
........ 3 factors (external, timer 1, timer 2), 1 level
- Two built-in data pointers
- Subroutine nesting . . . . . . . . . . . . . . . . . . . . . . 3 levels
- Analog/digital inputs (port K) . . . . . . . . . . . . 8 ports
- Input/output (ports D, F, and S) ............ . 24 ports
- Timer input/outputs (port T) . . . . . . . . . . . . . . . 1 port
- Direct drive for large fluorescent display tubes is possible
- Built-in decoder PLA for port S outputs (mask option)
- Built-in pull-down transistors (ports D, K, and S mask option)
- Built-in clock generator circuit


## PIN CONFIGURATION (TOP VIEW)



## APPLICATIONS

- Microwave ovens, air conditioners, heaters, home sewing machines
- Office equipment, copying machines, medical equipment
- VTR, TVs, cassette decks
- Educational equipment, electronic games



## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

PERFORMANCE SPECIFICATIONS

| Parameter |  |  | Performance |
| :---: | :---: | :---: | :---: |
| Basic machine instructions |  |  | 77 |
| Instruction execution time (1-word instructions) |  |  | $10 \mu \mathrm{~s}$ (with a clock frequency of 600 kHz ) |
| Clock frequency |  |  | $300 \sim 600 \mathrm{kHz}$ |
| Memory capacity | ROM |  | 2048 words $\times 9$ bits |
|  | RAM |  | 128 words $\times 4$ bits |
| Input/output ports, and interrupt request inputs ( 34 lines) | K(Note 1) | Input | 1 bit $\times 8$ or 4 bits $\times 2$ (analog/digital) |
|  | D (Note 2) | Input | 1 bit $\times 12$ |
|  |  | Output | 1 bit $\times 12$ |
|  | F | Input | 4 bits $\times 1$ |
|  |  | Output | 4 bits $\times 1$ |
|  | S(Note 2) | Input | 4 bits $\times 2$ |
|  |  | Output | 8 bits $\times 1$ |
|  | T (Note 3) | Input | 1 bit $\times 1$ |
|  |  | Output | 1 bit $\times 1$ |
|  | INT (external interrupt request)(Note 3) |  | 1 bit $\times 1$ |
| A.D conversion circuit |  |  | Built-in (accuracy $\pm 2$ LSB) |
| Timers (2) |  |  | Timer 1: 8-bit timer/counter <br> Timer 2: 8-bit timer/event counter <br> 7-bit prescaler, timer input/output port |
| Pull-down voltage input pin |  |  | Used for driving devices such as large fluorescent display tubes (ports D and S) |
| Subroutine nesting |  |  | 3 levels |
| Interrupts |  |  | 3 factors (external, timer 1, timer 2), 1 level |
| Clock generator |  |  | Built-in (for use with externally connected RC circuit or ceramic resonator) |
| I/O characteristics of ports | Port D |  | -33 V input/output withstanding voltage, output current -15 mA |
|  | Port S |  | -33 V input/output withstanding voltage, output current -8mA |
|  | Ports other than D and S |  | -20V input/output withstanding voltage, output current -6 mA |
| Supply voltage |  |  | -15V (typ) |
| Device structure |  |  | p-channel aluminum gate ED-MOS |
| Package |  |  | 42 -pin silicon plastic molded DIL package |
| Power dissipation (excluding ports) |  |  | 350 mW (typ) |

Note 1. Built-in pull-down transistors and discharge transistors (mask options)
2, Built-in pull-down transistors (mask option)
3. Input characteristics mask option (TTL compatible, with a Schmitt circuit)

## PIN DESCRIPTION

| Pin | Name | Input or output | Function |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ss }}$ | Ground |  | Connected to OV potential |
| $V_{D D}$ | Supply voltage |  | Connected to a -15V supply |
| $V_{P}$ | Pull-down supply | In | Input for the supply voltage connected to the load resistors (mask option) for ports D and S |
| $\mathrm{K}_{7} \sim \mathrm{~K}_{0}$ | I/O port K | In | This port can be used for analog and digizal input, acting as 8 individual bit inputs or 24 -bit input groups. Pull-down transistors and input discharge transistors are available as mask options. |
| $\mathrm{D}_{11} \sim \mathrm{D}_{0}$ | 1/O port D | In/out | Port D consists of a 12 -bit input/output port, all bits operating individually. When a port D output is programmed low, the output floats and the input signal can be sensed. The outputs are open drain circuits which can be provided with pull-down transistors as a mask option |
| $F_{3} \sim F_{0}$ | I/O port F | In/out | Port $F$ is a 4 -bit input/output port. When the output is programmed to low, the output floats and the input signal can be sensed. The output circuits are open drain circuits. |
| $S_{7}-S_{0}$ | 1/O port S | In/out | The I/O port S can be used as either an 8-bit output port or a pair of 4 -bit input ports. When the output port S is programmed to the low level, it remains in the floating state so that it can be used as an input port. |
| T | Timer I/O port T | In/out | This port is used as the timer to event counter input, and the timer to overflow output, the function being software selectable. |
| INT | Interrupt request input | In | This is the input for interrupt requests. |
| RESET | Reset | In | When this input is kept high for at least 3 machine cycles, the reset state is enabled. |
| $V_{\text {REF }}$ | Reference voltage input | In | This is the input for the reference voltage required by the D-A converter. |
| XIN | Clock input | In | These are the input and output pins for the built-in clock generator. A ceramic resonator ( $300 \mathrm{kHz} \sim 600 \mathrm{kHz}$ ) or a |
| X OUT | Clock output | Out | resistor/capacitor combination are connected to these pins to provide the required oscillation stability. |
| CNVSS | CNV ${ }_{\text {ss }}$ | In | This input is connected to $\mathrm{V}_{\text {SS }}$ and must have a high-level input applied to it ( 0 V ). |

## BASIC FUNCTION BLOCKS Program Memory (ROM)

This 2048-word $\times 9$-bit ROM can be programmed with machine instruction codes in accordance with the customer's specifications. It consists of 16 pages, each containing an address range of $0 \sim 127$. Fig. 1 shows the address map for this ROM.

## Program Counter (PC)

This counter is used to specify ROM addresses and the sequence of read-out of instructions stored in ROM. The program counter is an 11-bit counter, the upper order 4 bits of which ( $\mathrm{PC}_{\mathrm{H}}$ ) indicate the ROM page, and the lower 7 bits of which are a pure binary address designation. Each time an instruction is executed, $P C_{\mathrm{L}}$ is incremented by 1 step. For branching and subroutine call instructions, its value is set to the designated address.

When the 127 address is reached for every page, the address value returns to the first address of that page. Therefore, for moving from one page to another page, the page byte itself must be modified. This is done using the BL and BLA instructions.

Page 2 and page 3 are special pages used for subroutine calls. Page 2 can be called with a 1 -word instruction from any arbitrary page. This instruction is either BM or BMA. When either BM or BMA is executed, subsequent BM or BMA instructions are equivalent to $\mathbf{B}$ and BA on page 2.

Also, $B$ or $B A$ is equivalent to $B$ or $B A$ on page 3. This condition is cancelled when the RT, RTS, BL, BML, BLA, or BMLA instruction is executed. Table 3 shows the instruction codes and corresponding states.

## Stack Registers ( $\mathbf{S K}_{0}, \mathbf{S K}_{1}, \mathbf{S K}_{2}$ )

These registers are used to temporarily store the contents of the PC while executing subroutines or interrupt programs until the program returns to its original routine. The SK registers are organized in 3 words of 11 bits each, enabling. up to 3 levels of subroutine nesting. If 1 level is used for an interrupt routine, the remaining 2 levels can be used for subroutine calls.

## Data Memory (RAM)

This 512 -bit ( 128 words $\times 4$ bits) RAM is used to store both processing and control data. One RAM word consists of 4 bits with bit manipulation possible over the entire storage area. The 128 words are arranged as 2 file groups $x$ 4 files $\times 16$ digits $\times 4$ bits. Fig. 2 shows the RAM address map. The RAM address specification is made by the combination of data pointer DP register $Z$, register $X$, and register Y. Thus, the selector CPS and data pointer DP must be set. However, as long as the address is not changed this is not necessary.

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

## Data Pointers (DP, DP')

These registers are used to designate the RAM address, and bit position for the I/O port D and register J. Each data pointer is composed of a 7-bit register. Register $Z$ (the most significant bit of DP) designates the RAM file group; register X (the central 2 bits) designates the RAM file; and register $Y$ (the least significant 4 bits) designates the digit position of the RAM file. At the same time, register $Y$ designates the bit positions of the I/O port $D$ and register $J$.

## 4-Bit Arithmetic Logic Unit (ALU)

This unit executes 4-bit arithmetic and logical operations by means of a 4 -bit adder and related logic circuitry.

| PCL |  | Page designation |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 |  |  |  |  |  |  | 1 |  |  |  |  |  | $\cdots$ |  |  |  |  | 15 |  |  |  |  |  |  |
| Bit |  | 8 | 76 | $6{ }^{5} 5$ | 4 | 3 | 21 | 10 | 8 | 76 | 65 | 43 | 32 | 110 |  | ${ }_{7} 16$ |  | 2 | 10 | 8 | 7 | 65 | 54 | 3 | 2 | 10 |
|  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ! | ! |  |  |  |  |  |  | $\vdots$ |  |  |  |  |  | : |  |  |  |  | $\vdots$ |  |  |  |  |  |  |
|  | 126 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 127 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Fig. 1 ROM Address map

| File | Register Z | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| nation | Register X | 0 |  |  | 1 |  |  | 2 |  |  |  | 3 |  |  |  | 0 |  |  | $\cdots$ | 3 |  |  |
| File name |  | $F_{0}$ |  |  | $F_{1}$ |  |  | $\mathrm{F}_{2}$ |  |  |  | $F_{4}$ |  |  |  | $\mathrm{F}_{4}$ |  |  | $\cdots$ | $F_{7}$ |  |  |
| Bit designation |  | 3 | 2 | 10 | 3 |  | 10 | 3 | 2 | 1 | 0 | 3 | 2 | 10 | 0 | 32 | 21 | 0 | $\cdots$ | 3 | 2 | 10 |
|  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ! |  | : |  |  |  |  |  |  |  |  |  |  |  |  |  | : |  |  |  |  |  |
|  | 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Fig. 2 RAM Address map

## Register A and Carry Flag (CY)

Register $A$ is a 4 -bit accumulator that constitutes the basis for arithmetic operations. Data processing operations such as arithmetic and logical operations, data transfer, exchange, conversion, and data input/output are executed by means of this register. The carry flag CY is used to store carry or overflow after execution of arithmetic and logical operations by the arithmetic logic unit. The carry flag may also be used as a 1-bit flag. Two carry flags, CY and $\mathrm{CY}^{\prime}$, are available and selected by selector CPS, as is the data pointer DP.

## Registers $B$ and $E$

Register B is composed of 4 bits and can be used as a 4 -bit temporary storage register or for 8 -bit data transfer in conjunction with register $A$. Register $E$ is composed of 8 bits and is used not only as an 8-bit temporary storage register, but also as a temporary for the I/O port S.

## A/D Conversion Circuit

The following A-D conversion functions are controlled by software as described below.


Fig. 3 A-D conversion circuit block diagram

## (1) Comparators

The comparators are implemented entirely with PMOS devices and use a chopper-type amplification method. They are capable of determining the larger of the D-A converter output $\mathrm{V}_{\text {ref }}$ and the port K input signals $V_{K}(Y)$ (where $\left.(Y)=0 \sim 7\right)$.
(2) Register J

Register $J$ is composed of 8 1-bit registers, each representing the comparison result from the comparators. All register bits are set simultaneously. The value of the register J with respect to the comparison results is as follows.

$$
\begin{aligned}
& 1 \text { when }\left|V_{\text {ref }}\right|>\left|V_{K}(Y)\right| \\
& 0 \text { when }\left|V_{\text {ref }}\right|<\left|V_{K}(Y)\right|
\end{aligned}
$$

In this relationship $Y$ represents the bit position in register J which is designated by register Y . The comparison results can be checked for each bit using the SZJ instruction.
(3) Registers H and L

These two 4-bit registers are capable of transferring and exchanging data to and from register A . The 8 -bit digital data for the D-A converter is transferred from these registers, the higher order 4 bits from H and the lower order 4 bits from L .
(4) Register C

This 3-bit register is used as a counter to designate bit positions in the $H$ and $L$ registers.
(5) D-A Converter

The D-A converter converts the digital values stored in the registers $H$ and $L$, referencing with the external reference voltage $\mathrm{V}_{\text {REF }}$ applied at the pin $\mathrm{V}_{\text {REF }}$, to the analog value of the internal reference voltage $\mathrm{V}_{\text {ref }}$. The theoretical value of the internal reference voitage $V_{\text {ref }}$ if defined as follows.

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER 

Vref $=\frac{n-0.5}{256} \times V_{\text {REF }}$, where, $n=1,2, \ldots . . . . . .255$
Vref $=0 \quad$, where, $n=0$

In the above relationships $n$ is the value weighted according to the contents of registers H and L .

## A/D Conversion Algorithms

A/D conversion is controlled by the programming of the previously described functional blocks. Thus, by modifying the program, either the successive approximation method or the sequential comparision method may be selected. In addition, a digital input of high or low level may be used to select the method, eliminating the software selection of the A/D conversion technique.
(1) Successive Approximation Method

In this method, the conversion speed is maintained at a constant 600 kHz regardless of the amplitude of the analog signal. The A/D conversion process requires 0.6 ms . 12 program words are required.
(2) Sequential Comparison Method

In this method the conversion speed varies in accordance with the rate of change of the analog quantity. When the rate of change is slow, the conversion rate increases. 30 program words are required.

## Interrupt Functions

The M58845-XXXSP provides 3 -factor, 1 -level vector interrupt capability, enabling unique branching addresses for each interrupt factor.

The interrupt vector addresses are shown in Table 1.

## Table 1 Vector Interrupt Addresses

| Interrupt factor |  | Interrupt address |
| :---: | :---: | :---: |
| Interrupt type | Causal condition |  |
| External interrupt | Rising edge at the INT <br> input pin | Page 1, address 0 |
| Timer 1 interrupt | Timer 1 overflow | Page 1, address 2 |
| Timer 2 interrupt | Timer 2 overflow | Page 1, address 4 |

An interrupt is generated whenever any of the causal conditions listed in Table 1 are satisfied at a time when the INTE flag is set to 1 (when the El instruction is executed the INTE flag is set to 1 , enabling interrupt; the DI instruction clears this flag to 0 , prohibiting interrupts). If any of the interrupt causing conditions continues when the INTE flag is 0 , an interrupt is generated when the INTE flag is set to 1 .

The interrupts generated as a result of timer 1 and timer 2 overflow conditions can be software controlled, allowing confirmation of the overflow condition using a skip
instruction.
When an interrupt program is used, one level of the three-level stack register is required, the remaining two levels being used for subroutines. After the interrupt program is started, the data pointer DP, register A, carry flag CY , and registers used by the interrupt program are saved. The RTI instruction is required to restore these before returning to the main program.

When an interrupt occurs, the microcomputer internal states are as follows.
(1) Program counter

The current address in the main program is stored in a stack register and the vector interrupt address as shown in Table 4 is loaded into the program counter.
(2) Interrupt flag INTE

The flag INTE is reset to disable further interrupts. This disabled state will continue even after return to the main program by the RTI instruction until the execution of an El instruction.
(3) Skip flags

Skip flags are provided to discriminate skip instructions and consecutively described skip instructions. Each flag has its own stack within which the skip state is saved. As a mask option, the interrupt pins may be provided with Schmitt input circuits.

## Timer/Event Counter (2 Lines)

The timer/event counter section consists of two lines (timers). As shown in Fig. 8, this section includes timer 1 and its overflow flag ( 1 F ) and timer 2 and its overflow flag (2F), as well as the timer input/output port T and the timer control registers V and W .


Fig. 4 Timer/event counter block diagram
The two timers (timer 1 and 2) are controlled by means of the timer control registers.
(1) Timer 1

Timer 1 is implemented using an 8-bit binary counter capable of being set and read by means of the T1AB and TAB1 instructions respectively. Starting and stopping of the counter as well as the selection of the source (prescaler or timer 2 ) is accomplished by means of the timer control register. When an overflow condition occurs, setting the 1 F to 1 stops the

## MITSUBISHI MICROCOMPUTERS M58845-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

counting operation.
(2) Timer 2

Time 2 is implemented using an 8 -bit binary counter and is provided with an auto-reload register (register R). Timer 2 data can be read using the TAB2 instruction and register $R$ may be set as well as ready by means of the TRAB and TABR instructions respectively. Starting and stopping the counter as well as the selection of the source (prescaler or external input from port T ) is controlled by the timer control registers. In addition, when port T has been chosen as the source, if only timer 1 is counting, gating is possible by means of using counter enabling controlled by the timer control registers. The overflow condition results in the setting of the flag $2 F$, after which timer 2 can be set with data once more by register $R$ (auto-reload register) and continue counting.
(3) Prescaler

The overflow time can be selected as either $160 \mu \mathrm{~s}$ or $1270 \mu$ s (when using a 600 kHz clock frequency) by means of the counter control registers.
(4) Timer I/O port T

This port can be selected by the counter control register as the source for timer 2. In addition, when another source has been selected, a pulse is available at this port every time timer 2 reaches the overflow condition.
(5) Timer 1 and 2 overflow flags 1 F and 2F

These flags are set when the corresponding timer has reached the overflow condition. To test these flags, generation of an interrupt and skip instructions (SNZ1, SNZ2) can be used. The selection of which will be used is made by the timer control registers. By using either, these flags will be reset.
(6) Timer control registers $V$ and $W$

The timer control registers are used to perform the above described control functions. Instructions TVA and TWA are used to transfer control data to these register.

## Input/Output Ports

(1) Port $K\left(K_{7} \sim K_{0}\right)$

This analog/digital input port is capable of 8 -bit input using the SZJ instruction and two groups of 4-bit inputs using the IAS i instruction. The analog signal may be A/D converted using either successive approximation or sequential comparison, as determined by the program. Also, an arbitrary threshold level in the range $0 \sim-7 V$ with respect to the digital signal may be input, enabling the use of the port as a high-noise immunity input.
Pull-down transistors and discharge transistors (for use
with capacity touch-type keys) may be selected as mask options.
(2) Port $D\left(D_{11} \sim D_{0}\right)$

This port consists of 12 bits which can be used for both input and output functions by means of the SZD, SD, and RD instructions. The output section provides individual bit latching and the contents of register Y can be used to designate a single bit of port $D$ for output or sensing. When using the port for input, the output must be cleared to 0 first. The instructions CLD and CLDS can be used to clear all bits of the port to 0 . The outputs are open-drain circuits which can be provided with pull-down transistors as a mask option.
(3) Port $F\left(F_{3} \sim F_{0}\right)$

This 4-bit port is controlled for output and input by the OFA and IAF instructions respectively. When using a bit for input, that bit output must first be set to 0 . The outputs are open drain circuits.
(4) Port $\mathrm{S}\left(\mathrm{S}_{7} \sim \mathrm{~S}_{0}\right)$

This port can perform 8 -bit output using the OSAB, OSPA, and OSE instructions and 4-bit input using the IAS i instruction.
A built-in S output PLA has been provided which can code 4 bits of register A data arbitrarily and provide output using the OSPA instruction. The PLA output coding is a mask option.
When the port is used for input, the outputs must first be set to 0 . All the port $S$ bits may be set to 0 by means of the CLS or CLDS instructions.
The outputs are open-drain circuits which can be provided with pull-down transistors as a mask option.

## $V_{p}$ Pin

This pin is used to supply the required voltage for the port D and port $S$ pull-down transistors. Built-in pull-down transistors can be provided as a mask option for driving


Fig. 5 Fluorescent display tube drive circuit
fluorescent display tubes, as shown in Fig. 5, eliminating the need for the usual externally connected pull-down resistors and resulting in a reduction in the number of system components.

## Reset

When the RESET pin is kept high for at least 3 machine cycles, the reset state is enabled. After reset has been performed, when the RESET input is driven low, program execution will begin at page 0 , address 0 .

When the reset state is enabled, the following operations are performed.
(1) The program counter is set to 0 , address 0 , (PC) $\leftarrow 0$
(2) The interrupt mode is in the disabled state. INTE $\leftarrow 0$ (the same as for the execution of the DI instruction)
(3) The carry and data pointer selector is set to 0 , specifying DP and CY.
(4) Registers V and W are set to $\mathrm{O} . \mathrm{V}=\mathrm{W} \leftarrow 0_{16}$
(5) The 3 interrupt flags, external interrupt flag (EXF), timer 1 overflow flag ( $1 F$ ), and timer 2 overflow flag (2F) are reset. $E X F=1 F=2 F \leftarrow 0$
(6) All outputs of port $D$ are cleared to low (D) $\leftarrow 0$
(7) All outputs of port $F$ are cleared to low $(F) \leftarrow 0$
(8) All outputs of port S are cleared to low $(\mathrm{S}) \leftarrow 0$
(9) All outputs of port $T$ are cleared to low $(T) \leftarrow 0$

## Clock Generator Circuits

A clock generator circuit has been built in, to allow control of the frequency by means of an externally connected RC circuit or ceramic resonator. In addition, an external clock signal may be applied at the $\mathrm{X}_{1 \mathrm{~N}}$ pin, leaving the $\mathrm{X}_{\text {OUt }}$ pin open. Circuit examples are shown in Fig. 6~8.


450 kHz
Note. Since when using an RC circuit to determine frequency the frequency will vary in accordance with the device Icharacter istics, the constants should be chosen so that the frequency falls within a specified limit even including the effect of these variations.

Fig. 6 External RC circuit


Fig. 7 Externally connected ceramic resonator

| M58845-XXXP |
| :--- |
| 450 kHz <br> Note. Since when using an RC circuit to determine <br> frequency the frequency will vary in accordance <br> with the device lcharacteristics, the constants <br> should be chosen so that the frequency falls <br> within a specified limit even including the effect <br> of these variations. |



Fig. 8 External clock input circuit

## Mask Options

The following mask options are available, specifiable at the time of initial ordering.
(1) S output PLA data
(2) Port $K\left(K_{7} \sim K_{0}\right)$ discharge transistors
(3) Port $K\left(K_{7} \sim K_{0}\right)$ pull-down transistors
(4) Port $D\left(D_{11} \sim D_{0}\right)$ pull-down transistors
(5) Port $S\left(\mathrm{~S}_{7} \sim \mathrm{~S}_{0}\right)$ pull-down transistors
(6) Selection of interrupt input TTL-compatible Schmitt circuits
(7) Selection of RESET input TTL-compatible Schmitt circuits
(8) Selection of port T TTL-compatible Schmitt circuits

## Documentation Required upon Ordering

The following information should be provided when ordering a custom mask.
(1) M58845-XXXSP mask confirmation sheet
(2) ROM data

3 EPROM sets
(3) S output PLA coding On confirmation sheets
(4) Port K input discharge transistors

On confirmation sheets
(5) Port K pull-down transistors
(6) Port D pull-down transistors
(7) Port S pull-down transistors
(8) Selection of interrupt input TTL-compatible Schmitt circuits
(9) Selection RESET input TTL-compatible Schmitt circuits
(10) Selection of Port T input TTL-compatible Schmitt circuits

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

## MACHINE INSTRUCTIONS



| Type of instruction$\square$ | Mnemonic | Instruction code |  |  |  | Fur.ctions | $\begin{gathered} \text { Skip } \\ \text { conditions } \end{gathered}$ | e <br>  <br> 0 <br> $\frac{0}{4}$ | Description of operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{8} \mathrm{D}, \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}$ | 16 mal notation |  |  |  |  |  |  |
|  | cpae taj sZJ |  | $\begin{aligned} & 050 \\ & 0 \\ & 0 \end{aligned}$ | 1 | 1 1 1 | Execution of the instruction CPAS is over, and no more changes will made in $\left(J_{(Y)}\right)$ <br> $\left(Y_{0}\right)=0$ when: $(A)+-\left(J_{3} J_{2} J_{1} J_{0}\right)$ <br> $\left(Y_{0}\right)=1$ when: $(A) \leftarrow\left(J_{7} J_{6} J_{5} J_{4}\right)$ |  | + | Terminates execution of instruction CPAS Contents of register J remain unaffected, maintaining the value immediately before termination, and input port $K$ is again ready to receive input. <br> Skips next instruction when the bit in register J, designated by register $Y$, is 0 . |
|  | $\begin{aligned} & \hline \text { T1AB } \\ & \text { TRAB } \\ & \text { TAB1 } \\ & \text { TABR } \\ & \text { TAB2 } \\ & \text { TVA } \\ & \text { TWA } \\ & \text { SNZ1 } \\ & \text { SNZ2 } \end{aligned}$ | $\left\|\begin{array}{lllllllll} 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 \end{array}\right\|$ | $\begin{array}{\|llll} \hline 0 & 8 & 4 \\ 0 & 8 & 5 \\ 0 & 8 & 8 \\ 0 & 8 & 9 \\ 0 & 8 & A \\ 0 & 8 & 6 \\ 0 & 8 & 7 \\ 0 & 8 & 2 \\ 0 & 8 & 3 \end{array}$ |  | 1 1 1 1 1 1 1 1 1 |  | $\begin{array}{r} - \\ - \\ = \\ =1(2 F)=1 \\ (2 F)=1 \end{array}$ | + $\times 1$ | Transfers contents of register A and register B to timer 1. <br> Transfers contents of register A and register B to timer 2 auto reload register R. <br> Transters contents of timer 1 to register $A$ and register $B$. <br> Transfers contents of timer 1 auto reload register $R$ to register $A$ and register B. <br> Transfers contents of timer 2 to register A and register B . <br> Transfers contents of register $A$ to timer control register $V$. Transfers contents of register A to timer control register W. Skips the next instruction if flag 1 F is 1 . <br> Skips the next instruction if flag $2 F$ is 1 . |
|  | B xy |  |  | 1 | 1 | $\begin{array}{\|l} \left(P C_{L}\right)+16 x+y \\ \left(P C_{H}\right)+3,\left(P C_{L}\right)+16 x+y \end{array}$ | - | $\times$ | Jumps to address $x y$ of the current page. <br> Jumps to address xy on page 3 when executed, provided that none of instruction RT, RTS, BL, BML, BLA or BMLA was executed after execution of instruction BM or BMA. |
|  | BL pxy |  | $\begin{aligned} & 07 \mathrm{P} \\ & 1 \mathrm{By} \end{aligned}$ | 2 | 2 | $\begin{aligned} & \left(P C_{H}\right) \leftarrow p \\ & \left(P C_{L}\right)+16 x+y \end{aligned}$ | - | $\times$ | Jumps to address $x$ y of page $p$. |
|  | BA $x y$ | $\left\|\begin{array}{lllllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 1 & x & x & x & x & x & x \end{array}\right\|$ | $\left\lvert\, \begin{array}{ccc} 0 & 0 & 1 \\ 1 & 8 \\ \times \\ \times \\ x \end{array}\right.$ | 2 | 2 | $\begin{aligned} & \left(P C_{L}\right)+16 x+(A) \\ & \left(P C_{H}\right)+3,\left(P C_{L}\right)+16 x+(A) \end{aligned}$ | - | $\times$ | Subroutine on the current page. Exchange the lower 4 bits of the contents of address $\times X$ with the contents of register $A$ and branch to address $16 x+A$ <br> Page 3 subroutine: Atter execution of a BM or BMA instruction without execution of a RT, RTS, BL, BML, BLA, or BMLA instruction, when a BA instruction is executed branching is done to address $16 x+(A)$ on page 3 |
|  | bla pxy | $\left.\begin{array}{lllllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 1 & 1 & P & P & P & P \\ 1 & 1 & x & x & x & x & x & x & x \end{array} \right\rvert\,$ | $\begin{array}{\|lll\|} \hline 0 & 0 & 1 \\ 0 & 7 & \text { p } \\ 1 & 8 & x \\ & + \\ & x \\ \hline \end{array}$ | 3 | 3 | $\begin{aligned} & \left(\mathrm{PCH}_{\mathrm{H}}\right)+\mathrm{P} \\ & \left(\mathrm{PC}_{\mathrm{L}}\right)+-16 x+(\mathrm{A}) \end{aligned}$ | - | $\times$ | Subroutine on a different page: Exchange the lower 4 bits of the contents of address $x X$ with the contents of register $A$ and branch to the address $16 \mathrm{x}+$ (A) |
|  | bm $\times$ y | 10xxxyyyy | $1 \times y$ | 1 | 1 | $\begin{aligned} & \left(\mathrm{SK}_{2}\right)+\left(\mathrm{SK}_{\mathrm{K}}\right)+\left(\mathrm{SK} \mathrm{~S}_{0}\right)+(\mathrm{PC}) \\ & \left(\mathrm{PC}_{\mathrm{H}}\right)+2 .\left(\mathrm{PC}_{\mathrm{L}}\right)-16 x+y \\ & \left(\mathrm{PC}_{\mathrm{H}}\right)+2, \quad\left(\mathrm{PC}_{\mathrm{L}}\right)+16 x+y \end{aligned}$ | - | $\times$ | Calls for the subroutine starting at address $\times(\mathrm{A})$ of page 2 . <br> Jumps to address $x y$ of page 2 provided that none of instructions. RT, RTS, BL, BML, BLA or BMLA was executed after the execution of instructions BM or BMA. |
|  | BML pxy |  | $\begin{aligned} & \hline 07 p \\ & 17 x y \end{aligned}$ | 2 | 2 | $\begin{aligned} & \left(\mathrm{SK}_{2}\right)+\left(\mathrm{SK}_{1}\right)+\left(\mathrm{SK}_{\mathrm{o}}\right) \leftarrow\left(\mathrm{P}_{\mathrm{C}}\right) \\ & \left(\mathrm{PC}_{\mathrm{H}}\right) \leftarrow \mathrm{p}_{\mathrm{N}}\left(\mathrm{PC}_{\mathrm{L}}\right)-16 \mathrm{t} x+\mathrm{y} \end{aligned}$ | - | $\times$ | Calls for the subroutine starting at address xy of page p . |
|  | bma xx | $\begin{array}{lllllllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & x & x & x & x & x & x \end{array}$ | $\begin{array}{\|lll\|} \hline 0 & 0 & 1 \\ 1 & \times x \end{array}$ | 2 | 2 | $\begin{aligned} & \left(\mathrm{SK}_{2}\right)+\left(\mathrm{SK}_{1}\right) \leftarrow\left(\mathrm{SK}_{0}\right) \leftarrow(\mathrm{PC}) \\ & \left(\mathrm{PC}_{\mathrm{H}}\right)-2, \quad\left(\mathrm{PC}_{\mathrm{L}}\right) \leftarrow 16 \mathrm{x}+(\mathrm{A}) \end{aligned}$ | - | $\times$ | Calls for the subroutine starting at address $\times(A)$ of page 2 . |
|  |  |  |  |  |  | $\left(P C_{H}\right)+-2,\left(P C_{L}\right) \leftarrow 16 x+(A)$ |  |  | Jumps to address $\times(A)$ of page 2 provided that none of instructions. RT, RTS, BL, BML, BLA or EMLA was executed after the execution of instructions BM or BMA. |
|  | $\underset{p \times X}{ }$ | $\left\|\begin{array}{lllllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 1 & P & P & P \\ 1 & 0 & x & x & x & x & x & x & x \end{array}\right\|$ | $\begin{array}{llll} 0 & 0 & 1 \\ 0 & 7 & \text { P } \\ 1 & x \end{array}$ | 3 | 3 | $\begin{aligned} & \left(S K_{2}\right) \leftarrow\left(S K_{1}\right) \leftarrow\left(S K_{0}\right) \leftarrow(P C) \\ & \left(P C_{H}\right) \leftarrow p,\left(P C_{L}\right) \leftarrow 16 x+(A) \end{aligned}$ | - | $\times$ | Calls for the subroutine starting at address $\times(\mathrm{A})$ of page p . |
|  | RTI | 001000110 | 046 | 1 | 1 | $(\mathrm{PC})+\left(\mathrm{SK}_{0}\right)-\left(\mathrm{SK}_{1}\right)-\left(\mathrm{SK}_{2}\right)$ | - | $\times$ | Returns from interrupt routine to main routine. The internal flipflop is restored to the value held immediately before the interrupt. |
|  | RT | 001000100 | O 44 | 1 | 1 | $(\mathrm{PC})-\left(\mathrm{SK}_{0}\right)+\left(\mathrm{SK}_{1}\right)+\left(\mathrm{SK}_{2}\right)$ | - | $\times$ | Retums to the main routine from the subroutine. |
|  | RTS | 001000101 | 045 | 1 | 1 | $(\mathrm{PC})+\left(\mathrm{SK} \mathrm{K}_{0}\right) \leftarrow\left(\mathrm{SK}_{1}\right)+\left(\mathrm{SK}_{2}\right)$ |  | $\times$ | Returns to the main routine from the subroutine, and unconditionally skips the next instruction. |
|  | CLD CLS CLDS SD RD SZD OSAB OSPA OSE IAS i OFA IAF | 0 0 0 0 1 0 0 1 1 <br> 0 0 0 0 1 0 0 0 0 <br> 0 0 0 0 1 0 0 0 1 <br> 0 0 0 0 0 0 0 0 1 <br> 0 0 0 0 1 0 1 0 0 <br> 0 0 0 1 0 1 0 1 1 <br> 0 0 0 0 1 1 0 1 1 <br> 0 0 0 0 1 0 1 1 1 <br> 0 0 0 0 0 1 0 1 1 <br> 0 0 1 0 1 0 1 0 1$\|$ | $\begin{array}{lll} 0 & 1 & 3 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 0 & 1 & 5 \\ 0 & 1 & 4 \\ 0 & 2 & B \\ 0 & 1 & B \\ 0 & 1 & 7 \\ 0 & 0 & 8 \\ 0 & 5 & 4 \\ & & j \\ 0 & 8 & 1 \\ 0 & 8 & C \end{array}$ |  | 1 1 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 <br> 1 | ```(D) --0 (S) +0 (D) +0 (S) +-0 ( \(D(Y)\) ) -1 where, \(Y=0 \sim 11\) \((D(Y)) \leftarrow 0\) where, \(Y=0 \sim 11\) \(\left(S_{7}-S_{4}\right)+(B)\) \(\left(S_{3}-S_{0}\right)-(A)\) \(\left(S_{7}-S_{4}\right)-\) through PLAゅ(A) (S) \(\leftarrow\) (E) \(1=0(A)-\left(S_{7}-S_{4}\right)\) \(1=1(A) \leftarrow\left(S_{3}-S_{0}\right)\) (F) \(-(A)\) (A) - (F)``` | $\begin{aligned} & \overline{-} \\ & - \\ & - \\ & - \\ & \begin{array}{c} \text { (D(Y)) }=0 \\ \text { where } \\ Y=0 \sim 11 \end{array} \\ & - \\ & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ |  | Clears port D. (low level output) <br> Clears port S . <br> Clears ports $S$ and $D$. <br> Sets the bit of port $D$ that is designated by register $Y$. <br> Resets the bit of port $D$ that is designated by register $Y$. <br> Skips the next instrucrion if the contents of the bit of port D that is designated by register $Y$ are 0 . <br> Output contents of registers A and B to port S . <br> Decodes contents of register A by PLA and the result is output to ports. <br> Outputs contents of register E to port S. <br> Transfers from port $S$ to register $A$. The high-order four bits of port $S$ are transferred when the value of $i$ in the instruction is 0 or the low-order four bits are transferred when the value of $i$ is 1 . Sets interrupt flag INTE to enable interrupts. <br> Resets interrupt flag INTE to disable interrupts. |
|  | Et | $\left\lvert\, \begin{array}{llllll} 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \end{array} 00101000\right.$ | $\begin{aligned} & 005 \\ & 004 \end{aligned}$ |  |  | $\begin{aligned} & (\text { INTE })=1 \\ & (\text { INTE })=0 \end{aligned}$ |  | $\times$ | Outputs contents of register $A$ to port $F$. <br> Transfers input from port $F$ to register $A$. |
| 曾 | NOP | 000000000 | 000 | 1 | 1 | $\left(P C_{L}\right)+\cdots\left(P C_{L}\right)+1$ |  | $\times$ | No operation. |

# MITSUBISHI MICROCOMPUTERS M58845-XXXSP <br> SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER 

| Symbol | Contents | Symbol | Contents | Symbol | Contents |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | 4-bit register (accumulator) | SKo | 11-bit stack register | $\leftarrow$ | Shows direction of data flow |
| B | 4-bit register | SK1 | 11 -bit stack register | ( ) | Indicates contents of register, memory, etc. |
| c | 3-bit register | $\mathrm{SK}_{2}$ | 11-bit stack register | xx | 2-bit binary variable |
| E | 8 -bit register | 1 | Timer 1 | yyyy | 4-bit binary variable |
| H | 4 -bit register | 2 | Timer 2 | $z$ | 1-bit binary variable |
| J | 8 -bit register | CY | 1-bit carry flag | nmm | 4-bit binary variable |
| L | 4-bit register | INTE | Interrupt enable flag | i | 1-bit binary constant |
| R | 8 -bit timer 2 auto reload register | CPS | Indicates which data pointer and carry are active | ij | 2-bit binary constant |
| $v$ | 4-bit register | 1 F | 1-bit timer 1 overflow flag | $x \times x \times$ | 4-bit unknown bibary number |
| w | 4-bit register | 2 F | 1 -bit timer 2 overflow flag | $\forall$ | Exclusive-OR |
| $\times$ | 2-bit register | EXF | 1-bit external interrupt flag | - | Negation |
| Y | 4-bit register | D | 12-bit port | $x$ | Indicates flag is uneffected by instruction execution |
| z | 1-bit register | F | 4-bit port | xy | Label used to indicate the address XXXYYYY |
| DP | 7-bit data pointer, combination of registers $X, Y$, and $Z$ | K | 8 -bit pert | nxy | Label used to indicate the address XXXYYYY of page PPPP |
| $\mathrm{PC}_{\mathrm{H}}$ | The high-roder 4-bits, of the program counter | S | 8 -bit port | c | Hexadecimal number $\mathrm{C}+$ binary number X |
| $\mathrm{PC} \mathrm{C}_{\mathrm{L}}$ PC | The low-order 7.bits of the program.counter ${ }^{11 \text {-bit program counter, combination of } \mathrm{PC}_{\mathrm{H}} \text { and } \mathrm{PC}_{1}}$ | T INT | 1-bit port i Interrupt request signal | + |  |

Note 1. When a skip has occurred, the next instruction only is ignored and the program counter is not incremented by
2, therefore, the number of cycles does not change in accordance with the existence or non-existence of skip

## INSTRUCTION CODE TABLE

|  |  |  | $\begin{array}{\|l\|l\|} \hline 0 & 0001 \\ \hline 0 & 1 \\ \hline \end{array}$ | 00010 <br> 02 | $\begin{array}{\|l\|} \hline 00011 \\ \hline 03 \end{array}$ | $\begin{array}{\|c\|} \hline 00100 \\ \hline 04 \end{array}$ | $\begin{array}{\|l\|l\|} \hline 0 & 0101 \\ \hline & 05 \\ \hline \end{array}$ | $\left\lvert\, \begin{array}{c\|} 0 \\ \hline 0 \end{array}\right.$ | $\begin{array}{ll} 0 & 0111 \\ \hline & 07 \end{array}$ | 01000 <br> 08 | 01001 <br> 09 | $\begin{array}{\|c\|} \hline 01010 \\ \hline 0 \mathrm{~A} \\ \hline \end{array}$ | $\begin{aligned} & 01011 \\ & 0 \mathrm{~B} \end{aligned}$ | $\begin{array}{\|cc\|} \hline 0 & 1 \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline 0 & 1 & 101 \\ \hline 0 & 0 \\ \hline \end{array}$ | $\begin{gathered} 01110 \\ 0 \mathrm{E} \end{gathered}$ | $\begin{array}{\|c\|} \hline 0 \\ \hline \end{array}$ | $\left\|\begin{array}{cc} 1 & 0000 \\ 1 & 1 \\ 1 & 0111 \end{array}\right\|$ | $\begin{array}{\|cc\|} \hline 1 & 1000 \\ 1 & 1 \\ \hline & 1111 \\ \hline 18 \sim 17 \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0000 | 0 | NOP | CLS | $\begin{gathered} S Z B \\ 0 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{LCPS} \\ 0 \end{gathered}$ | CPAE | $\begin{gathered} \text { XAM } \\ 0 \end{gathered}$ | BL BML | - | - | $\begin{aligned} & A \\ & 0 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 0 \end{gathered}$ | $\begin{gathered} \hline L X Y \\ 0,0 \end{gathered}$ | $\begin{gathered} \mathrm{LXY} \\ 1,0 \end{gathered}$ | $\begin{gathered} L X Y \\ 2,0 \end{gathered}$ | $\begin{gathered} \hline \mathrm{LXY} \\ 3,0 \end{gathered}$ | BM | B |
| 0001 | 1 |  | CLDS | $\begin{gathered} \hline \text { SZB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 1 \end{gathered}$ | LCPS <br> 1 | CPAS | $\begin{gathered} \text { XAM } \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | OFA | - | A | $\begin{gathered} \text { LA } \\ 1 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 0,1 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,1 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,1 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,1 \end{gathered}$ | BM | B |
| 0010 | 2 | INY | - | $\begin{gathered} \text { SZB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 2 \end{gathered}$ | SHL | RHL | $\begin{gathered} \text { XAM } \\ 2 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | SNZ 1 | - | $A$ | $\begin{gathered} \mathrm{LA} \\ 2 \end{gathered}$ | $\begin{gathered} L X Y \\ 0,2 \end{gathered}$ | $\begin{gathered} \mathrm{LXY} \\ 1,2 \end{gathered}$ | $\begin{gathered} \hline X Y Y \\ 2,2 \end{gathered}$ | $\begin{gathered} \mathrm{LXY} \\ 3,2 \end{gathered}$ | BM | B |
| 0011 | 3 | DEY | CLD | $\begin{gathered} \text { SZB } \\ 3 \end{gathered}$ | $\begin{gathered} \text { SEY } \\ 3 \end{gathered}$ | AMC | AMCS | $\begin{gathered} \text { XAM } \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | SNZ2. | - | $\begin{aligned} & \mathrm{A} \\ & 3 \end{aligned}$ | $\begin{gathered} \mathrm{LA} \\ 3 \end{gathered}$ | $\begin{gathered} L X Y \\ 0,3 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,3 \end{gathered}$ | $\begin{gathered} \mathrm{LXY} \\ 2,3 \end{gathered}$ | $\begin{gathered} \mathrm{LXY} \\ 3,3 \end{gathered}$ | BM | B |
| 0100 | 4 | DI | RD | - | $\begin{gathered} \text { SEY } \\ 4 \end{gathered}$ | RT | $\begin{gathered} \text { IAS } \\ 0 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | T 1AB | - | $\begin{aligned} & A \\ & 4 \end{aligned}$ | $\begin{gathered} \mathrm{XA} \\ 4 \end{gathered}$ | $\begin{gathered} L X Y \\ 0,4 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,4 \end{gathered}$ | $\begin{gathered} \mathrm{LXY} \\ 2,4 \end{gathered}$ | $\begin{gathered} \mathrm{LXY} \\ 3,4 \end{gathered}$ | BM | B |
| 0101 | 5 | El | SD | - | $\begin{gathered} \text { SEYY } \\ 5 \end{gathered}$ | RTS | $\begin{gathered} I A S \\ 1 \end{gathered}$ | $\begin{gathered} \text { TAM } \\ 1 \end{gathered}$ | $\begin{gathered} B L \\ B M L \end{gathered}$ | TRAB | - | $\begin{gathered} \text { A } \\ 5 \end{gathered}$ | $\begin{gathered} \mathrm{LA} \\ 5 \end{gathered}$ | $\begin{gathered} L X Y \\ 0,5 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,5 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,5 \end{gathered}$ | $\begin{gathered} \mathrm{LXY} \\ 3,5 \end{gathered}$ | BM | B |
| 0110 | 6 | - | TEPA | SEAM | $\begin{gathered} \text { SEY } \\ 6 \end{gathered}$ | RTI | - | $\begin{gathered} \text { TAM } \\ 2 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | TVA | - | $\begin{aligned} & \hline \text { A } \\ & 6 \end{aligned}$ | $\begin{gathered} \mathrm{LA} \\ 6 \end{gathered}$ | $\begin{gathered} L X Y \\ 0,6 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,6 \end{gathered}$ | $\begin{gathered} \hline L X Y \\ 2,6 \end{gathered}$ | $\begin{gathered} \mathrm{LXY} \\ 3,6 \end{gathered}$ | BM | B |
| 0111 | 7 | - | OSPA | - | $\begin{gathered} \text { SEY } \\ 7 \end{gathered}$ | - | LC7 | $\begin{gathered} \text { TAM } \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | TWA | - | A | $\begin{gathered} \text { LA } \\ 7 \end{gathered}$ | $\begin{gathered} L X Y \\ 0,7 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,7 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,7 \end{gathered}$ | $\begin{gathered} \mathrm{LXY} \\ 3,7 \end{gathered}$ | BM | B |
| 1000 | 8 | CPA | XAL | - | $\begin{gathered} \text { SEY } \\ 8 \end{gathered}$ | RC | XAH | $\begin{gathered} \mathrm{XAMD} \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | TAB1. | - | $\begin{gathered} A \\ 8 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 8 \end{gathered}$ | $\begin{gathered} \hline L X Y \\ 0,8 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,8 \end{gathered}$ | $\begin{array}{c\|} \hline \text { LXY } \\ 2,8 \end{array}$ | $\begin{gathered} L X Y \\ 3,8 \end{gathered}$ | BM | B |
| 1001 | 9 | DEC | TLA | SZJ | $\begin{gathered} \text { SEY } \\ 9 \end{gathered}$ | SC | THA | XAMD <br> 1 | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | TABR | - | $\begin{aligned} & \text { A } \\ & \text { g } \end{aligned}$ | $\begin{gathered} \text { LA } \\ 9 \end{gathered}$ | $\begin{gathered} \mathrm{LXY} \\ 0,9 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 1,9 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 2,9 \end{gathered}$ | $\begin{gathered} \text { LXY } \\ 3,9 \end{gathered}$ | BM | B |
| 1010 | A | AM | TEAB | - | $\begin{gathered} \text { SEY } \\ 10 \end{gathered}$ | $\begin{gathered} \angle Z \\ 0 \end{gathered}$ | - | $\begin{gathered} \mathrm{XAMD} \\ 2 \end{gathered}$ | BL BML | TAB2 | - | $\begin{aligned} & \hline A \\ & 10 \end{aligned}$ | $\begin{gathered} \mathrm{LA} \\ 10 \end{gathered}$ | $\begin{aligned} & L X Y \\ & 0,10 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 1,10 \end{aligned}$ | $\begin{array}{l\|} \hline \text { LXY } \\ 2,10 \end{array}$ | $\begin{aligned} & \angle X Y \\ & 3,10 \end{aligned}$ | BM | B |
| 1011 | B | OSE | OSAB | SZD | $\begin{gathered} \hline \text { SEY } \\ 11 \end{gathered}$ | $\begin{gathered} \mathrm{L} Z \\ 1 \end{gathered}$ | - | $\begin{gathered} \text { XAMD } \\ 3 \end{gathered}$ | BL BML | - | - | $\begin{gathered} \hline \text { A } \\ 11 \end{gathered}$ | $\begin{gathered} \text { LA } \\ 11 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,11 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,11 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 2,11 \end{aligned}$ | $\begin{aligned} & L X Y \\ & 3,11 \end{aligned}$ | BM | B |
| 1100 | C | TYA | TBA | -- | $\begin{gathered} \mathrm{SEY} \\ 12 \end{gathered}$ | $\begin{gathered} \hline S B \\ 0 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{XAMI} \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | IAF | - | $\begin{aligned} & \hline \text { A } \\ & 12 \end{aligned}$ | $\begin{array}{r} \mathrm{LA} \\ 2 \end{array}$ | $\begin{aligned} & \hline \text { LXY } \\ & 0,12 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,12 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,12 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 3,12 \end{aligned}$ | BM | B |
| 1101 | D | TAJ | TAY | - | $\begin{gathered} \text { SEY } \\ 13 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 1 \end{gathered}$ | $\begin{gathered} \text { XAMI } \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | - | - | $\begin{aligned} & \text { A } \\ & 13 \end{aligned}$ | $\begin{array}{r} \text { LA } \\ 13 \end{array}$ | $\begin{aligned} & \text { LXY } \\ & 0,13 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,13 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,13 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,13 \end{aligned}$ | BM | B |
| 1110 | E | - | TAB | - | $\begin{gathered} \hline \text { SEY } \\ 14 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 2 \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { XAMI } \\ 2 \end{gathered}\right.$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | - | - | $\begin{aligned} & \text { A } \\ & 14 \end{aligned}$ | $\begin{gathered} \mathrm{LA} \\ 14 \end{gathered}$ | $\begin{aligned} & \text { LXY } \\ & 0,14 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,14 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 2,14 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 3,14 \end{aligned}$ | BM | B |
| 1111 | F | CMA | - | SZC | $\begin{gathered} \text { SEY } \\ 15 \end{gathered}$ | $\begin{gathered} \text { SB } \\ 3 \end{gathered}$ | $\begin{gathered} \text { RB } \\ 3 \end{gathered}$ | $\begin{gathered} \text { XAM } \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{BL} \\ \mathrm{BML} \end{gathered}$ | - | - | $\begin{aligned} & \text { A } \\ & 15 \end{aligned}$ | $\begin{gathered} \text { LA } \\ 15 \end{gathered}$ | $\begin{aligned} & L X Y \\ & 0,15 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 1,15 \end{aligned}$ | $\begin{aligned} & \mathrm{LXY} \\ & 2,15 \end{aligned}$ | $\begin{aligned} & \text { LXY } \\ & 3,15 \end{aligned}$ | BM | B |

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

Note 1: This list shows the machine codes and corresponding machine instructions. $D_{3} \sim D_{0}$ indicate the low-order 4 bits of the machine code and $\mathrm{D}_{8} \sim \mathrm{D}_{4}$ indicate the high-order 5 bits. Hexadecimal numbers are also shown that represent the codes An instruction may consist of one, two, or three words, but only the first word is listed. Code combination indicated with a bar ( - ) must not be used.
Note 2: Two-word instruction

|  | Second word |
| :--- | :--- |
| BL | $1 \quad 1 \times x \times$ yyy |
| BML | 1 |
| BA | $0 x x x$ yyyy |
| BMA | 1 |

Three-word instruction

| BLA | $0 \times 111 \mathrm{pppp}$ | Second word |
| :---: | :---: | :---: |
| BM | 00111 pppp | $1 \times \times \times \times \times \times \mathrm{C}$ |

Note 3. Relationships between branching and page by means of branching instructions and subroutine calling instructions.


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply voltage | With respect to $V_{\text {SS }}$ | 0.3~-20 | $\checkmark$ |
| $V{ }_{1}$ | Input votage (ports D and S, and input VP) |  | $0.3 \sim-35$ | $\checkmark$ |
| $V_{1}$ | Input voltage, inputs other than ports D and S , and input VP |  | 0.3~-20 | $V$ |
| $\mathrm{V}_{0}$ | Output voltage, ports D and S |  | 0.3~-35 | $\checkmark$ |
| $V_{0}$ | Output voltage, other outputs than ports D and S |  | 0.3--20 | $V$ |
| Pd | Power dissipation | Ta $=25^{\circ} \mathrm{C}$ | 1100 | mW |
| Topr | Operating temperature |  | $-10-70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40-125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T_{a}=-10 \sim 70^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage | - 13.5 | $-15$ | $-16.5$ | $\checkmark$ |
| $V_{S S}$ | Supply voltage |  | 0 |  | $\checkmark$ |
| $V_{P}$ | Pull-down transistor supply voltage | 0 |  | $-33$ | V |
| $V_{\text {IH }}$ | High-level input voltage | $-1.5$ |  | 0 | V |
| $V_{1 H}(\phi)$ | High-level clock input voltage | - 1.5 |  | 0 | V |
| $V_{\text {IL }}$ | Low-level input voltage, inputs other than ports $D$ and $S$ | VDD |  | $-4.2$ | V |
| $V_{\text {IL }}$ | Low-level input voltage ports D and S | -33 |  | -4.2 | V |
| $V_{\text {IL }}(\phi)$ | Low-level clock input votlage | $V_{\text {DD }}$ |  | $V_{D O}+2$ | V |
| $V_{1}(\mathrm{~K})$ | Analog input voltage, port K | $V_{\text {REF }}$ |  | 0 | $\checkmark$ |
| $V_{\text {I (K) }}$ | Digital input voltage, port K | VDD |  | 0 | $V$ |
| $V_{\text {REF }}$ | Reference voltage | -5 |  | -7 | $\checkmark$ |
| VOL | Low-level output voltage, ports D and S | -33 |  | 0 | V |
| $f(\phi)$ | Internal clock oscillation frequency | 300 |  | 600 | kHz |

[^5]
## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

ELECTRICAL CHARACTERISTICS $\left(T \mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=-15 \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{f}(\mathrm{f})=300 \sim 600 \mathrm{kHz}\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, port D | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.5 |  |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, ports S and F | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}(\text { port } \mathrm{S}) \\ & \mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}(\text { Port } \mathrm{F}), \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | -2.5 |  |  | V |
| $\mathrm{V}_{\mathrm{T}}$ - | Negative threshold voltage (Schmitt input mask option) | $V_{D D}=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -7 |  | -4 | V |
| $V_{T+}-V_{T-}$ | Hysteresis (Schmitt input mask option) | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.5 |  | 3.5 | V |
| 11 | Input current, port K | Measured when not executing CPA or CPAS $V_{1}=-7 . V$ |  | -- 1 | $-7$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level input current, port K (with pull-down resistors) | $V_{D D}=-15 \mathrm{~V}, \mathrm{~V}_{1 H}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 50 |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High-level input current, portsD and S(with pull-down resistors) | $V_{P}=-33 V, V_{1 H}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 80 |  | 280 | $\mu \mathrm{A}$ |
| $11(\phi)$ | Clock input current | $\mathrm{V}_{1}(\phi)=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | $-20$ | -40 | $\mu \mathrm{A}$ |
| 1 OH | High-level output current, port D (Note 2) | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=-25 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | $-15$ | mA |
| IOH | High-level output current, ports $S$ and $F$ | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{~V}_{O H}=-25 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  |  | mA |
| IOL | Low-level output current, ports D and S | $\mathrm{V}_{\text {OL }}=-33 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | $-33$ | $\mu \mathrm{A}$ |
| IOL | Low-level output current, port F | $V_{D D}=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | -33 | $\mu \mathrm{A}$ |
| IDD | Supply current | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 21 |  | mA |
| IREF | Reference supply current | $\mathrm{V}_{\text {REF }}=-7 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | $-1$ | mA |
| Ci | Input capacitance, port K | $\begin{aligned} & V_{D D}=V_{1}=V_{O}=V_{S S}, \\ & f=1 \mathrm{MHz}, \quad 25 \mathrm{mV} V_{\mathrm{rms}} \end{aligned}$ |  | 7 | 10 | pF |
| Ci ( ${ }_{\text {( }}$ ) | Clock input capacitance | $\begin{aligned} & V_{D D}=X_{O U T}=V_{S S} \\ & f=1 \mathrm{MHz}, \quad 25 \mathrm{mVrms} \end{aligned}$ |  | 7 | 10 | pF |
|  | A-D conversion linearity error |  |  |  |  |  |
|  | A-D conversion zero error | $V_{\text {REF }}=-7 \mathrm{~V}$ | Overall | $\pm 2$ | $\pm 3$ | LSB |
|  | A-D conversion fullscale error |  |  |  |  |  |

Note 1. Currents are taken as positive when flowing into the IC (zero signal condition), with the minimum and maximum values as absolute values.
2. It is possible to connect up to 5 lines of the port $D$ at maximum ratings $(-15 \mathrm{~mA})$ or all lines of port $S$ and $F$ at maximum ratings of -8 mA and -6 mA respectively.

BASIC TIMING DIAGRAM


Note 3. $\triangle \triangle$ The crosshatch area indicates invalid input.

## DESCRIPTION

The M58846－XXXSP is a single－chip 4－bit microcomputer developed using p－channel aluminum gate ED－MOS tech－ nology．The device includes two timers（one 7－bit timer and one 8 －bit timer／event counter）．It is housed in a 42－pin shrink plastic molded DIL package．

## FEATURES

－Basic machine instructions 65
－Basic instruction execution time（1－word instruction at a clock frequency of 600 kHz ） $.10 \mu \mathrm{~s}$
－Memory capacity ROM：．．．．．．． 2048 words $\times 9$ bits RAM：．．．．．．．． 128 words $\times 4$ bits
－Single -12 V power supply
－Two built－in timers（timer 1：7－bit timer／counter， timer 2：8－bit timer／event counter） 2 lines
－Interrupt function 3 factors（external，timer 1，timer 2）， 1 level
－Two built－in data pointers
－Subroutine nesting ．．．．．．．．．．．．．．．．．．．．． 3 levels
－Input（port K）．．．．．．．．．．．．．．．．．．．．．．．．．． 4 lines
－Input／output（ports D，F，and S）．．．．．．．．．．． 24 lines
－Output（ports G and U）．．．．．．．．．．．．．．．．． 5 lines
－Timer input／output（port T）．．．．．．．．．．．．．．．． 1 line
－Direct drive for large fluorescent display tubes is possible
－Built－in decoder PLA for port S outputs（mask option）
－Built－in pull－down transistors（ports D，K，and S mask option）

## APPLICATIONS

－VTRs，TVs，cassette decks
－Office equipment，copying machines，medical equipment
－Built－in clock generator circuit

| PIN CONFIGURATION（TOP VIEW） |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUT／OUTPUT $\quad$ PORT $\left\{\begin{array}{l}\text { D }\end{array}\right.$ |  |  |  |
| RESETINPUT RESET $\rightarrow$－ |  | 39．$\rightarrow \mathrm{D}_{5}$ |  |
| TIMER INPUT／OUTPUT PORT $\rightarrow 5$ |  | $38 \rightarrow \mathrm{D}_{4}$ | PORTD |
| $\mathrm{K}_{0} \rightarrow$ 6 |  | $37 \rightarrow \mathrm{D}_{3}$ |  |
|  |  | 36 $\rightarrow \mathrm{D}_{2}$ |  |
| 机 $\mathrm{K}_{2} \rightarrow \frac{8}{8}$ |  | 35 $\rightarrow \mathrm{D}_{1}$ |  |
| $\mathrm{K}_{3} \rightarrow$ 回 | 罟 | 394 $\rightarrow \mathrm{D}_{0}$ |  |
| $\mathrm{G}_{0} \leftarrow 10$ | $\stackrel{\text { ¢ }}{ }$ | $33-x_{1 N}$ | clock input |
| OUTPUT PORTG $\left\{\begin{array}{l}\mathrm{G}_{1} \leftarrow \square \\ \mathrm{G}_{2} \leftarrow 10\end{array}\right.$ |  | 32）$\rightarrow \mathrm{x}_{\text {Out }}$ | clock output |
|  |  | 31）$\rightarrow \mathrm{S}_{7}$ |  |
|  | ס | $30 \rightarrow \mathrm{~S}_{6}$ |  |
| OUTPUT PORT U $\quad \begin{gathered}\text { U } \\ \text { U }\end{gathered}$ |  | $\frac{29}{29} \rightarrow S_{5}$ |  |
|  |  | 28 $\rightarrow \mathrm{s}_{4}$ $28 \rightarrow \mathrm{~s}_{3}$ 27 | inPuT／OUTPUT PORT S |
| INPUT／OUTPUT PORTF $\mathrm{F}_{2} \rightarrow$ 团 |  | $26 \rightarrow s_{2}$ |  |
| Interrupt $F_{3} \leftrightarrow 18$ |  | $25 \rightarrow \mathrm{~S}_{1}$ |  |
| Reouest InPut INT $\rightarrow$ 回 |  | 2］$\rightarrow \mathrm{So}_{0}$ |  |
| （ov） $\mathrm{CNV}_{\text {Ss }} \rightarrow 2$ |  | $23 \sim \mathrm{~V}_{P}$ | pull－down voltage |
| （ov）Vss |  | 22 $\mathrm{V}_{\mathrm{DO}}$ | （－12V）INPUT |
| Outine 42P4B |  |  |  |



## PERFORMANCE SPECIFICATIONS

| Parameter |  |  | Performance |
| :---: | :---: | :---: | :---: |
| Basic machine instructions |  |  | 65 |
| Instruction execution time (1-word instructions) |  |  | $10 \mu \mathrm{~s}$ (with a clock frequency of 600 kHz ) |
| Clock frequency |  |  | $300 \sim 600 \mathrm{kHz}$ |
| Memory capacity | ROM |  | 2048 words $\times 9$ bits |
|  | RAM |  | 128 words $\times 4$ bits |
| Input/output ports | K(Note 1) | Input | 4 bits $\times 1$ |
|  | O (Note 2) | Input | 1 bit $\times 12$ |
|  |  | Output | 1 bit $\times 12$ |
|  | F | Input | 4 bits $\times 1$ |
|  |  | Output | 4 bits $\times 1$ |
|  | S (Note 2) | Input | 4 bits $\times 2$ |
|  |  | Output | 8 bits $\times 1$ |
|  | G | Output | 4 bits $\times 1$ |
|  | $\cup$ | Output | 1 bit $\times 1$ |
|  | T (Note 1) | Input | 1 bit $\times 1$ |
|  |  | Output | 1 bit $\times 1$ |
|  | INT (external interrupt request) (Note 1) |  | 1 bit $\times 1$ |
| Timers |  |  | Timer 1: $\quad 7$-bit timer <br> Timer 2: 8 -bit timer/event counter, timer input output port $T$ |
| Pull-down voltage input pin |  |  | Used for driving devices such as large fluorescent display tubes (ports D and S) |
| Subroutine nesting |  |  | 3 levels |
| Interrupts |  |  | 3 factors (external, timer 1, timer 2), 1 level |
| Clock generator |  |  | Built-in |
| I/O characteristics of ports | Port D |  | -33 V input/output withstanding voltage, output current -15 mA |
|  | Port S |  | -33 V input/output withstanding voltage, output current -8 mA |
|  | Ports other than D and S |  | -20 V input/output withstanding voltage, output current -6 mA |
| Supply voltage |  |  | -12V (Typ) |
| Device structure |  |  | p-channel aluminum gate ED-MOS |
| Package |  |  | 42-pin silicone plastic molded DIL package |
| Power dissipation (excluding ports) |  |  | 280 mW (typ) |

Note 1. Input characteristics mask option (TTL-compatible Schmitt circuit)
2. Built-in pull-down transistors (mask options)

PIN DESCRIPTION

| Pin | Name | Input or output | Function |
| :---: | :---: | :---: | :---: |
| $V_{\text {SS }}$ | Ground |  | Connected to OV potential |
| VOD | Supply voltage |  | Connected to a -12 V supply |
| $V_{P}$ | Pull-down supply | In | Input for the supply voltage connected to the load resistors (mask option) for ports D and S |
| $K_{3}-K_{0}$ | Input port K | In | This port can be used to perform 4-bit TTL-compatible or Schmitt input. Puli-down transistors and input discharge transistors are available as mask options. |
| $\mathrm{D}_{11}-\mathrm{D}_{0}$ | 1/O port D | In/out | Port D consists of a 12 -bit input/output port, all bits operating individually. When a port D output is programmed low, the output floats and the input signal can be sensed. The outputs are open drain circuits which can be provided with pull-down transistors as a mask option. |
| $F_{3} \sim F_{0}$ | I/O port F | In/out | Port $F$ is a 4-bit input/output port. When the output is programmed to low, the output floats and the input signal can be sensed. The output circuits are open drain circuits. |
| $S_{7} \sim S_{0}$ | 1/O port S | In/out | The I/O port S can be used as either an 8 -bit output port or a pair of 4 -bit input ports. When the output port S is programmed to the low level, it remains in the floating state so that it can be used as an input port. |
| $\mathrm{G}_{3} \sim \mathrm{G}_{0}$ | Output port G | Out | This is a 4-bit output port. |
| U | Output port U | Out | This is a 1-bit output port. |
| T | Timer I/O port T | In/out | This port is used as the timer 2 event counter input and the timer 2 overflow output, the functions being software selectable. |
| INT | Interrupt request input | In | This is the input for interrupt requests. |
| RESET | Reset | In | When this input is kept high for at least 3 machine cycles, the reset state is enabled. |
| $X_{\text {IN }}$ | Clock input | In | These are the input and output pins for the built-in clock generator. A ceramic filter element ( $300 \mathrm{kHz} \sim 600 \mathrm{kHz}$ ) or |
| $\mathrm{X}_{\text {OUT }}$ | Clock output | Out | a resistor/capacitor combination are connected to these pins to provide the required oscillation stability. |
| CNVSS | CNVSS | In | This input is connected to $\mathrm{V}_{\mathrm{SS}}$ and must have a high-level input applied to it (OV). |

# MITSUBISHI MICROCOMPUTER <br> M58846-XXXSP 

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## BASIC FUNCTION BLOCKS <br> Program Memory (ROM)

This 2048 -word x 9 -bit Mask ROM can be programmed with machine instruction codes in accordance with the customer's specifications. It consists of 16 pages, each containing an address range of $0 \sim 127$. Fig. 1 shows the address map for this ROM.

## Program Counter (PC)

This counter is used to specify ROM addresses and the sequence of read-out of instructions stored in ROM. The program counter is an 11-bit counter, the upper-order 4 bits of which ( $\mathrm{PC}_{\mathrm{H}}$ ) indicate the ROM page, and the lower 7 bits of which ( $\mathrm{PC}_{\mathrm{L}}$ ) are a pure binary address designation. Each time an instruction is executed, $\mathrm{PC}_{\mathrm{L}}$ is incremented by 1 step. For branching and subroutine call instructions, its value is set to the designated address.

When the 127 address is reached for every page, the address value returns to the first address of that page. Therefore, for moving from one page to another page, the page byte itself must be modified. This is done using the BL and BLA instructions.

Page 2 and page 3 are special pages used for subroutine calls. Page 2 can be called with a 1 -word instruction from any arbitrary page. This instruction is either BM or BMA. When either BM or BMA is executed, subsequent BM or BMA instructions are equivalent to $B$ and $B A$ on page 2. Also, $\mathbf{B}$ or $\mathbf{B A}$ is equivalent to $\mathbf{B}$ or $\mathbf{B A}$ on page 3. This condition is cancelled when the RT, RTS, BL, BML, BLA, or BMLA instruction is executed. Note 3 shows the instruction codes and corresponding states.

## Stack Registers $\left(\mathbf{S K}_{\mathbf{0}}, \mathbf{S K}_{\mathbf{1}}, \mathbf{S K}_{\mathbf{2}}\right)$

These registers are used to temporarily store the contents of the PC while executing subroutines or interrupt programs until the program returns to its original routine. The SK registers are organized in 3 words of 11 bits each, enabling up to 3 levels of subroutine nesting. If 1 level is used for an interrupt routine, the remaining 2 levels can be used for subroutine calls.

## Data Memory (RAM)

This 512 -bit ( 128 words $\times 4$ bits) RAM is used to store both processing and control data. One RAM word consists of 4 bits with bit manipulation possible over the entire storage area. The 128 words are arranged as 2 file groups $x$ 4 files $\times 16$ digits $\times 4$ bits. Fig. 2 shows the RAM address map. The RAM address specification. is made by the combination of data pointer DP register $Z$, register $X$, and register Y. Thus, the selector CPS and data pointer DP must be set. However, as long as the address is not changed this is not necessary.

## Data Pointers (DP, DP')

These registers are used to designate the RAM address, and bit position for the I/O port D and register J. Each data pointer is composed of a 7 -bit register. Register $Z$ (the most significant bit of DP) designates the RAM file group; register $X$ (the central 2 bits) designates the RAM file; and register Y (the least significant 4 bits) designates the digit position of the RAM file. At the same time, register $Y$ designates the bit positions of the I/O port DJ.

## 4-Bit Arithmetic Logic Unit (ALU)

This unit executes 4 -bit arithmetic and logical operations by means of a 4-bit adder and related logic circuitry.

## Register A and Carry Flag (CY)

Register A is a 4 -bit accumulator that constitutes the basis for arithmetic operations. Data processing operations such as arithmetic and logical operations, data transfer, exchange, conversion, and data input/output are executed by means of this register. The carry flag CY is used to store carry or overflow after execution of arithmetic and logical operations by the arithmetic logic unit. The carry flag may also be used as a 1-bit flag. Two carry flags, CY and $\mathrm{CY}^{\prime}$, are available and selected by selector CPS, as is the data pointer DP.

## Registers $B$ and $E$

Register B is composed of 4 bits and can be used as a 4 -bit temporary storage register or for 8-bit data transfer in conjunction with register A . Register E is composed of 8 bits and is used not only as an 8-bit temporary storage register, but also as a temporary for the I/O port S .


Fig. 1 ROM Address map

| File designation | Register Z | 0 |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Register X |  | 0 | 1 |  |  |  | 2 |  | 3 |  |  |  | 0 |  | ... | 3 |  |  |
| File name |  |  | $F_{0}$ |  | F | 1 |  | $\mathrm{F}_{2}$ |  |  | $\mathrm{F}_{4}$ |  |  | $F_{4}$ |  | $\cdots$ |  |  | 7 |
| Bit designation |  |  | $2{ }^{1} 10$ | 03 | 32 | 110 | 03 | 321 | 10 | 32 | - | 10 | 3 | 2 | 10 | $\cdots$ |  | 2 | 110 |
|  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ! |  | : |  |  |  |  | : |  |  |  |  |  | : |  |  |  |  |  |
|  | 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Fig. 2 RAM Address map

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## Interrupt Functions

The M58846-XXXSP provides 3 -factor, 1 -level vector interrupt capability, enabling unique branching addresses for each interrupt factor.

| Interrupt factor |  | Interrupt address |
| :---: | :--- | :--- |
| Interrupt type | Causal condition |  |
| External interrupt | Rising edge at the INT input <br> pin | Page 1, address 0 |
| Timer 1 interrupt | Timer 1 overflow |  |
| Timer 2 interrupt | Timer 2 overflow | Page 1, address 4 |

Fig. 3 Vector Interrupt Addresses
The interrupt vector addresses are shown in Fig. 1.
An interrupt is generated whenever any of the casual conditions listed in Fig. 3 are satisfied at a time when the INTE flag is set to 1 (when the El instruction is executed the INTE flag is set to 1 , enabling interrupt; the DI instruction clears this flag to 0 , prohibiting interrupts). If any of the interrupt causing conditions continues when the INTE flag is 0 , an interrupt is generated when the INTE flag is set to 1 .

The interrupts generated as a result of timer 1 and timer 2 overflow conditions can be software controlled, allowing confirmation of the overflow condition using a skip instruction.

When an interrupt program is used, one level of the three-level stack register is required, the remaining two levels being used for subroutines. After the interrupt program is started, the data pointer DP, register A, carry flag CY , and registers used by the interrupt program are saved. The instruction RTI is required to restore these before returning to the main program.

When an interrupt occurs, the microcomputer internal states are as follows.
(1) Program counter

The current address in the main program is stored in a stack register and the vector interrupt address as shown in Fig. 1 is loaded into the program counter.
(2) Interrupt flag INTE

The flag INTE is reset to disable further interrupts.
This diabled state will continue even after return to the main program by the RTI instruction until the execution of an El instruction.
(3) Skip flags

Skip flags are provided to discriminate skip instructions and consecutively described skip instructions. Each flag has its own stack within which the skip state is saved.

## Timer/Event Counter (2 Lines)

The timer/event counter section consists of two lines (timers). As shown in Fig. 4, this section includes timer 1 and its overflow flag (1F) and timer 2 and its overflow register (register R), as well as the timer input/output port T and the timer control registers V and W .


Fig. 4 Timer/event counter block diagram

The two timers (timer 1 and 2 ) are controlled by means of the timer control registers.
(1) Timer 1

Timer 1 is implemented using a 7-bit counter which divides the machine cycle $(100 \mathrm{kHz}$ for a 600 kHz clock frequency) by 127 , setting the flag 1 F every time an overflow condition occurs.
The timer is ready to count after a system reset has occured.
(2) Timer 2

Time 2 is implemented using an 8-bit binary counter and is provided with an auto-reload register (register R). Timer 2 data can be read using the TAB2 instruction and register R may be set as well as read by means of the T2AB instruction. Starting and stopping the counter as well as the selection of the source (timer 1 or external input from port T ) is controlled by the timer control registers. The overflow condition results in the setting of the flag $2 F$, after which timer 2 can be set with data once more by register R (auto-reload register) and continue counting.
(3) Timer I/O port T

This port can be selected by the counter control register as the source for timer 2. In addition, when another source has been selected, a pulse is available at this port every time timer 2 reaches the overflow condition.
(4) Timer 1 and 2 overflow flags 1 F and 2 F

These flags are set when the corresponding timer has reached the overflow condition. To test these flags, generation of an interrupt and skip instructions (SNZ1, SNZ2) can be used. The selection of which will be used is made by the timer control registers. By using either. these flags will be reset.

# MITSUBISHI MICROCOMPUTER M58846-XXXSP 

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

(5). Timer control registers $V$

The timer control register is used to perform the above described control functions. Instruction TVA is used to transfer control data to this register.

## INPUT/OUTPUT PORTS

(1) Port $K\left(K_{3} \sim K_{0}\right)$

This port is capable of performing 4-bit input by means of the IAK instruction or single-bit input by means of the SZK instruction.
The port $K$ input circuits are TTL-compatible and may be provided with Schmitt circuits as a mask option.
In addition, pull-down transistors may be provided as a mask option.
(2) Port $D\left(D_{11} \sim D_{0}\right)$

This port consists of 12 bits which can be used for both input and output functions by means of the SZD, SD, and RD instructions. The output section provides individual bit latching and the contents of register $Y$ can be used to designate a single bit of port $D$ for output. When using the port for input, the output must be cleared to 0 first. The instructions CLD and CLDS can be used to clear all bits of the port to 0 .
The outputs are open-drain circuits which can be provided with pull-down transistors as a mask option.
(3) Port $F\left(F_{3} \sim F_{0}\right)$

This 4-bit port is controlled for output and input by the OFA and IAF instructions respectively. When using a bit for input, that bit output must first be set to 0 . The outputs are open-drain circuits.
(4) Port $\mathrm{S}\left(\mathrm{S}_{7} \sim \mathrm{~S}_{0}\right)$

This port can perform 8-bit output using the OSAB, OSPA, and OSE instructions and 4-bit input using the IAS instruction.
A built-in S output PLA has been provided which can code 4 bits of register $A$ data arbitrarily and provide output using the OSPA instruction. The PLA output coding is a mask option.
When the port is used for input, the outputs must first be set to 0 . All the port $S$ bits may be set to 0 by means of the CLS and CLDS instructions.
The outputs are open-drain circuits which can be provided with pull-down transistors as a mask option.
(5) Port G ( $\left.\mathrm{G}_{3} \sim \mathrm{G}_{0}\right)$

This port can be used to perform 4-bit output by means of the OGA instruction. The outputs are open-drain circuits.
(6) Port U

This port can be used to perform 1-bit output by means of the $\mathbf{S U}$ and RU instructions. The outputs are open-drain circuits.

## Vp PIN

This pin is used to supply the required voltage for the port $D$ and port $S$ pull-down transistors. Built-in pull-down transistors can be provided as a mask option for driving fluorescent display tubes, as shown in Fig. 5, eliminating the need for the usual externally connected pull-down resistors and resulting in a reduction in the number of system components.


Fig. 5 Fluorescent display tube drive circuit

## RESET

When the RESET pin is kept high for at least 3 machine cycles, the reset state is enabled. After reset has been performed, when the RESET input is driven low, program execution will begin at page 0 , address 0 .

When the reset state is enabled, the following operations are performed.
(1) The program counter is set to 0 , address 0 . (PC) $\leftarrow 0$
(2) The interrupt mode is in the disabled state. INTE $\leftarrow 0$ (the same as for the execution of the DI instruction)
(3) The carry and data pointer selector CPS is set to 0 , specifying DP and CY.
(4) Register $V$ is set to $0 . V \leftarrow 0_{16}$
(5) The 3 interrupt flags, external interrupt flag (EXF), timer 1 overflow flag (1F), and timer 2 overflow flag $(2 F)$ are reset. $E X F=1 F=2 F \leftarrow 0$
(6) All outputs of ports $D, F, S, G, U$, and $T$ are cleared to low $(D)=(F)=(S)=(G)=(T) \leftarrow 0$

## CLOCK GENERATOR CIRCUIT

A clock generator circuit has been built in, to allow control of the frequency by means of an externally connected RC circuit or ceramic resonator. In addition, an external clock signal may be applied at the $X_{\mathbb{I N}}$ pin, leaving the $X_{\text {OUT }}$ pin open. Circuit examples are shown in Fig. $6 \sim 8$.


Fig. 6 External RC circuit


Fig. 7 Externally connected ceramic resonator


Fig. 8 External clock input circuit

## MASK OPTIONS

The following mask options are available, specifiable at the time of initial ordering.
(1) Port S output PLA data
(2) Port $K\left(K_{3} \sim K_{0}\right)$ pull-down transistors
(3) Port $D\left(D_{11} \sim D_{0}\right)$ pull-down transistors
(4) Selection of port K input TTL-compatible Schmitt circuits
(5) Selection of interrupt input TTL-compatible Schmitt circuits
(6) Selection of RESET input TTL-compatible Schmitt circuits
(7) Selection of port T TTL-compatible Schmitt circuits

## DOCUMENTATION REQUIRED UPON ORDERING

The following information should be provided when ordering a custom mask
(1) M58846-XXXSP mask confirmation sheet
(2) ROM data 3 EPROM sets
(3) Port S output PLA coding On confirmation sheets
(4) Port K pull-down transistors
(5) Port D pull-down transistors
(6) Port S pull-down transistors
(7) Selection of interrupt input TTL-compatible Schmitt circuits
(8) Selection RESET input TTL-compatible Schmitt circuits
(9) Selection of port T input TTL-compatible Schmitt circuits
(10) Selection of port K input TTL-compatible Schmitt circuits

# MITSUBISHI MICROCOMPUTER <br> M58846-XXXSP 

SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## MACHINE INSTRUCTIONS

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Type \& \& Instruction cod \& \& $\stackrel{3}{3}$ \& 令 \& \& \& $\vdots$ \& <br>
\hline tion \& \& $\mathrm{D}_{88} \mathrm{D}_{1} \mathrm{D}_{6} \mathrm{D}_{6} \mathrm{D}_{4} \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{O}_{1} \mathrm{D}_{0}$ \& 16 mal notation. \& + \& - \& \& \& 断 \& <br>
\hline  \& TAB
TBA
TAY
TYA
TEAB

TEPA \& \[
\left|$$
\begin{array}{lllllllll}
0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0
\end{array}
$$\right|

\] \& | 0 | 1 |
| :--- | :--- |
| 0 | 1 |
| 0 | $C$ |
| 0 | 0 |
| 0 | $C$ |
| 0 | 1 |
| 0 | 1 |
| 0 | 1 | \& | 1 |
| :--- |
| 1 |
| 1 |
| 1 |
| 1 |
| 1 |
| 1 | \& 1

1
1
1
1
1
1 \& ```
(A) $+(B)$
(B) $-(A)$
$(A) \leftarrow(Y)$
$(Y) \leftarrow(A)$
$\left(E_{7}-E_{4}\right) \leftarrow(B)$
$\left(E_{3}-E_{0}\right) \leftarrow(A)$
$\left(E_{7}-E_{0}\right) \leftarrow$ throughPLA $-(A)$

``` &  & \[
\begin{array}{l|}
\hline x \\
x \\
x \\
x \\
x
\end{array}
\]
x & \begin{tabular}{l}
Transfers conents of register \(B\) to register \(A\). \\
Transfers contents of register A to register B. \\
Transfers conents of register \(Y\) to register \(A\). \\
Transfers conents of register A to register Y . \\
Transfers contents of register \(A\) and \(B\) to register \(E\). \\
Decodes contents of register A in the PLA and transfers result to register E .
\end{tabular} \\
\hline \multirow{5}{*}{} & LXY \(\mathrm{x}, \mathrm{y}\) & \(011 \times \mathrm{x}\) y y y & \[
\begin{gathered}
0 \\
+ \\
+ \\
x
\end{gathered}
\] & 1 & 1 & \begin{tabular}{l}
\((x)+x\) where \(x=0-3\) \\
\((Y) \leftarrow y \quad\) where \(y=0 \sim 15\)
\end{tabular} & Written successively & \(\times\) & Loads value of " \(x\) " into register \(X\), and of " \(y\) " into \(Y\). When LXY is written successively, the first is executed and successive ones are skipped. \\
\hline & Lz z & 001001012 & \[
04 \mathrm{~A}
\] & 1 & 1 & \((Y) \leftarrow z\) where \(z=0.1\) & - & \(x\) & Loads value of " \(z\) " into register \(Z\). \\
\hline & INY & 000000010 & - 02 & 1 & 1 & \[
(Y) \leftarrow(Y)+1
\] & \[
(Y)=0
\] & \(x\) & Increments contents of register \(Y\) by 1. Skips next instruction when new contents of register \(Y\) are " 0 ". \\
\hline & DEY & 000000011 & \[
003
\] & \(\dagger\) & 1 & \((Y) \leftarrow(Y)-1\) & \((Y)=15\) & \(\times\) & Decrements contents of register \(Y\) by 1 . Skips nect instruction when new contents of register \(Y\) are " 15 ". \\
\hline & LCPS i & 001000001 & 041 & 1 & 1 & (CPS) \(\leftarrow 1\) where \(1=0,1\) & - & \(x\) & DP and CY are active when \(\mathrm{i}=0, D P^{\prime}\) and \(\mathrm{CY}^{\prime}\), when \(\mathrm{i}=1\). \\
\hline \multirow{4}{*}{} & TAM \({ }^{\text {j }}\) & 0011001 j &  & 1 & 1 & \begin{tabular}{l}
\((A) \leftarrow(M(D P))\) \\
\((x) \leftarrow(x) \forall\), where \(j=0 \sim 3\)
\end{tabular} & - & \(\times\) & Transfers the RAM contents addressed by the active DP to register \(A\). Register \(X\) is then "exclusive OR-ed" with the value \(j\) \\
\hline & XAM ; & 0011000 j & 06 j & 1 & 1 & \begin{tabular}{l}
\((A) \leftrightarrows(M(D P))\) \\
\((x)+(x) \neq 1\) where \(1=0-3\)
\end{tabular} &  & \(x\) & \begin{tabular}{l}
in the instruction, and the result stored in register \(X\). \\
Exchanges the contents of the RAM DP and register A. Contents of \(X\) are then "exclusive OR-ed" with the value \(j\), and the result
\end{tabular} \\
\hline & XAMD i & 0011010 j & \[
\begin{array}{rr}
0.68 \\
& \\
& + \\
j
\end{array}
\] & 1

1 & \({ }^{1}\) & \[
\begin{aligned}
& (A) \leftarrow(M(D P)) \\
& (Y) \leftarrow(Y)-1 \\
& (X) \leftarrow(X) \forall J \text { where } i=0 \sim 3
\end{aligned}
\] & \[
(Y)=15
\] & X & Exchanges the contents of the RAM and register A. Contents of \(X\) are then "exclusive OR-ed" with the value \(j\) in the instruction, and the result stored in register \(X\). The contents of register \(Y\) are decremented by 1 , and when the result is 15 , the next instruction is skipped. \\
\hline & XAMI j & 0011011 jj &  & 1 & 1 & \[
\begin{aligned}
& (A) \leftrightarrow(M(D P)) \\
& (Y) \leftarrow(Y)+1 \\
& (X) \leftarrow(X) \forall 1 \text { where } j=0 \sim 3
\end{aligned}
\] & \((Y)=0\) & \(x\) & Exchanges the contents of the RAM and register A. Contents of \(X\) are then "exclusive OR-ed" with the value \(j\) in the instruction and result stored in register \(X\). The contents of register \(Y\) are in cremented by 1 , and when the result meets the next instruction is skipped with the marked skip condition. \\
\hline \multirow{8}{*}{} & LA \(n\) & 01011 nnnn & OBn & & & (A) \(+-n\) where \(n=0 \sim 15\) & Written successively & \(\times\) & Loads the value \(n\) in to register \(A\). When LA is written consecutively the first is executed, and successive ones are skipped. \\
\hline & AM & 000001010 & O OA & & 1 & \[
(A)+-(A)+(M(D P))
\] & -- & \(\times\) & Adds the contents of the RAM to register \(A\). The result is retained in register A , and the conents of flag CY are unaffected. \\
\hline & AMC & 001000011 & 043 & 1 & 1 & (A) \(-(A)+(M(D P))+(C Y)\) & & 0/1 & Adds the RAM contents addressed by the active DP and contents of flag \(C Y\) to register \(A\). The result is stored in register \(A\), and the \\
\hline & AMCS & 001010011 & \[
053
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A)+(M(D P))+(C Y) \\
& C Y \leftarrow \text { Carry }
\end{aligned}
\] & \[
(C Y)=1
\] & \(0 / 1\) & Adds the contents of the RAM and flag CY to register A. The result is stored in register A and the carry in the CY , but the next instruction is skipped when a carry is produced. \\
\hline & A \(n\) & 01010 nnnn & \[
0 \text { A }
\] & 1 & 1 & ( \(A\) ) \(-(A)+n\) where \(n=0 \sim 15\) & \[
\begin{gathered}
\text { Carry }=0 \\
\text { where } n+6
\end{gathered}
\] & \(\times\) & Adds value \(n\) in the instruction to register \(A\). The contents of flag CY are unaffected and their next instruction is skipped a carry is not produced, except when \(n=6\). \\
\hline & Sc & 001001001 & 049 & 1 & 1 & (cr) -1 & - & 1 & Sets active flag CY. \\
\hline & RC & 001001000 & 048 & 1 & 1 & (CY) -0 & (CY-0) & 0 & Resets active flag CY . \\
\hline & \[
\begin{aligned}
& \text { SZC } \\
& \text { CMA }
\end{aligned}
\] & \[
\left|\begin{array}{lllllllll}
0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 1 \\
0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1
\end{array}\right|
\] & \[
\begin{aligned}
& 02 F \\
& 0 \quad 0 F
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
1
\] & \((\mathrm{A}) \leftarrow(\bar{A})\) & ( \(\mathrm{CY}=0\) ) & \begin{tabular}{l}
\(\times\) \\
\(\times\) \\
\(\times\) \\
\hline
\end{tabular} & Skips next instruction when contents of the active flag CY are O . Stores complement of register \(A\) in register \(A\). \\
\hline \multirow[t]{3}{*}{} & & 0010011 ji &  & & & & & & Sets the jth bit of the RAM (immediate field value)addressed by the active DP (the bit designated by the value jin theinstruction) \\
\hline & RB \({ }^{\text {j }}\) & 0010111 ij & \(\begin{array}{rr} \\ 0 & 5 \\ \\ & \text { c } \\ + \\ \\ \end{array}\) & 1 & 1 & \(\left(M_{1}(D P)\right) \leftarrow 0\) where \(1=0 \sim 3\) & & \(\times\) & Resets the jth bit of the RAM (immediate field value)addressed by the active DP (the bit designated by the value in the.Instruction) \\
\hline & szB i & 0001000 ji & \[
\begin{array}{lll} 
& 2^{\mathrm{j}}
\end{array}
\] & & 1 & & \[
\begin{gathered}
\left(M_{1}(D P)\right)=0 \\
\text { where } i=0-3
\end{gathered}
\] & & Skips next instruction when the contents of the jth bit of the RAM (immediate field value) addressed by the active DP (the bit which is designated by the value \(j\) in the instruction) are 0 . \\
\hline \[
\begin{aligned}
& \mathscr{4} \\
& \stackrel{0}{0} \\
& \stackrel{0}{6} \\
& \stackrel{0}{0}
\end{aligned}
\] & SEAM & \[
\begin{aligned}
& 0 \\
& 0 \\
& 0
\end{aligned} 0010011 \text { y y y y }
\] & \begin{tabular}{l}
\[
026
\] \\
\(03 y\)
\end{tabular} & 1 & \[
1
\] & & \begin{tabular}{l}
\((M(D P))=\) \\
(A)
\[
(Y)=y
\] \\
where
\[
y=0-15
\]
\end{tabular} & X & \begin{tabular}{l}
Skips next instruction when contents of register \(A\) are equal to the RAM contents addressed by the active DP. \\
Skips next instruction when the content of register \(Y\) are equal to the value y in the instruction
\end{tabular} \\
\hline \multirow[t]{3}{*}{} & t2AB & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned} 100001010
\] & \begin{tabular}{l}
\[
085
\] \\
0 AA
\end{tabular} & \[
1
\] & 1 & \[
\begin{aligned}
& \left(R_{7}-R_{4}\right) \leftarrow(B), \quad\left(2_{;} \sim 2_{4}\right) \leftarrow(B) \\
& \left(R_{3}-R_{0}\right) \leftarrow(A), \quad\left(2_{3}-2_{0}\right) \leftarrow(A) \\
& (B) \leftarrow\left(2_{7}-2_{4}\right) \\
& (A) \leftarrow\left(2_{3}-2_{0}\right)
\end{aligned}
\] &  & X & \begin{tabular}{l}
Transfers the contents of registers A and B to timer 2 and the reload register. \\
Transfers the contents of timer 2 to registers A and B
\end{tabular} \\
\hline & TVA & 010000110 & - 86 & , & & (V) \(\leftarrow\) ( A ) & - & \(x\) & Transfers the contents of register A to register V \\
\hline & SNZ 1
SNZ 2 & \[
\begin{array}{lllllllll}
0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1
\end{array}
\] & \[
\begin{array}{llll}
0 & 8 & 2 \\
0 & 8 & 3
\end{array}
\] & 1 & 1
1 & & \[
\begin{aligned}
& (1 F)=1 \\
& (2 F)=1
\end{aligned}
\] & \begin{tabular}{l}
x \\
x \\
\hline
\end{tabular} & \begin{tabular}{l}
Skips the next instruction when the flag 1 F is 1 \\
Skips the next instruction when the flag \(2 F\) is 1
\end{tabular} \\
\hline \multirow{5}{*}{} & \multirow[t]{2}{*}{B xy} & 1 1xxx y y y & \multirow[t]{2}{*}{\[
\left|\begin{array}{l}
18 y \\
+ \\
x
\end{array}\right|
\]} & \multirow[t]{2}{*}{1 1} & \multirow[t]{2}{*}{1} & (PC) \({ }^{(P 16 x-y}\) & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{\(\times\)} & Jumps to address \(x y\) of the current page. \\
\hline & & & & & & \(\left(\mathrm{PC}_{H}\right) \leftarrow 3, \quad\left(\mathrm{PC}_{L}\right) \leftarrow 16 \mathrm{x}+\mathrm{y}\) & & & Jumps to address xy on page 3 when executed, provided that none of instructions. RT, RTS, BL, BML, BLA or BMLA was executed after execution of instruction BM or BMA. \\
\hline & BL pxy & \[
\begin{array}{lllll}
0 & 0 & 1 & 1 & 1 \\
1 & P P P P \\
1 & 1 & x & x & y y y y
\end{array}
\] & \[
\begin{array}{ll}
\hline 0 & 7 P \\
1 & 8 \\
& + \\
& x \\
\hline
\end{array}
\] & 2 & 2 & \[
\begin{aligned}
& \left(P C_{H}\right) \leftarrow p \\
& \left(P C_{L}\right) \leftarrow 16 x+y
\end{aligned}
\] & - & \(x\) & Jumps to address xy of page p. \\
\hline & \multirow[t]{2}{*}{BA \(\times \mathrm{X}\)} & \multirow[t]{2}{*}{\[
\left|\begin{array}{lllllllll}
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
1 & 1 \times x & x & x & x & x & x
\end{array}\right|
\]} & \multirow[t]{2}{*}{\[
\left|\begin{array}{lll}
0 & 0 & 1 \\
1 & 8 & x \\
& + & x
\end{array}\right|
\]} & \multirow[t]{2}{*}{2} & \multirow[t]{2}{*}{2} & \(\left(P C_{L}\right)-16 x+(A)\) & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{x} & Jumps to address \(\times(\mathrm{A})\) of the current page. \\
\hline & & & & & & \(\left(P C_{H}\right) \leftarrow 3, \quad\left(P C_{L}\right)+16 x+(A)\) & & & Jumps to the address \(x(\mathrm{~A})\) of page 3 provided that none of instructions. RT, RTS, BL, BML, BLA or BMLA was executed alter execution of instruction BM or BMA. \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Contents & Symbol & Contents & Symbol & Contents \\
\hline A & 4-bit register (accumulator) & CY & 1-bit carry flag & K & 4-bit port \\
\hline B & 4-bit register & 1F & 1 -bit timer 1 overflow flag & S & 8-bit port \\
\hline \(E\) & 8 -bit register & 2 F & 1-bit timer 2 overflow flag & INTE & Interrupt enable flag \\
\hline R & 8-bit timer overflow register & x* & 2-bit binary variable & INT & Interrupt request signal \\
\hline \(v\) & 4-bit register & yyyy & 4-bit binary variable & EXF & 1-bit external interrupt flag Shows the direction of data flow. \\
\hline x & 2-bit register & \(z\) & 4-bit binary constant & ( ) & Indicates the contents of register, memory etc. \\
\hline Y & 4-bit register & nnın & 1-bit binary constant & \(\left(\begin{array}{l}\text { ( } \\ \rightarrow\end{array}\right.\) & Exclusive OR \\
\hline Z & 1-bit register & 1 & 2-bit binary constant & \({ }^{+}\) & \\
\hline OP & 7-bit data pointer, combination of registers, \(X, Y\) and \(Z\) & 11 & 4-bit unknown binary number & & Negation. \\
\hline \(\mathrm{PC}_{\mathrm{H}}\) & Thehigh-order four bits of the programcounter. & \(x \times x \times\) & Timer 1 & \[
x \times
\] & \begin{tabular}{l}
Indicates flag is unaffected by instruction execution \\
Label used to inclicate the address \(x \times x\) yyyy
\end{tabular} \\
\hline \(P C_{L}\)
\(P C\) & The low-order seven bits of the program counter.
11 -bit program counter combination of \(\mathrm{PC}_{H}\) and \(\mathrm{PC}_{4}\) & 2 & Timer 2 & \[
\begin{aligned}
& x y \\
& \text { GPS }
\end{aligned}
\] & Label used to indicate the address \(x \times x\) yyyy Indicate which data pointer and carry flag are active \\
\hline PC
SKO & 11 -bit program counter combination of \(\mathrm{PC} \mathrm{C}_{\mathrm{H}}\) and \(\mathrm{PC} \mathrm{C}_{\mathrm{L}}\)
11 -bit stack register & 2 & 12-bit port & pxy & Label used to indicate the address \(\times \times \times\) yyyyon page ppp. \\
\hline SK1 & 11 -bit stack register & F & 4-bit port & c
+ & Hexadecimal number \(\mathrm{C}+\) binary number X \\
\hline SK2 & 11 -bit stack register & \(\stackrel{\text { G }}{\substack{4 \\ \hline}}\) & 1-bit port & \(\times\) & \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTER M58846-XXXSP
}

\section*{INSTRUCTION CODE LIST}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\(\underbrace{\substack{D_{8} \sim D_{4} \\
0}}_{D_{3}-\)\begin{tabular}{c}
\text { Hexadecimal } \\
\(D_{0}\) \\
\text { notationo } 0
\end{tabular}\(}\)}} & \multirow[t]{2}{*}{\[
\begin{array}{|ll|}
\hline 0 & 0001 \\
\hline & 0
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& 00010 \\
& 02
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\frac{00011}{03}
\]} & \multirow[t]{2}{*}{\begin{tabular}{|l|}
\hline 00100 \\
04
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline 00101 \\
\hline 05 \\
\hline
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline 00110 \\
\hline 06 \\
\hline
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline 00111 \\
\hline 07 \\
\hline
\end{array}
\]} & \multirow[t]{2}{*}{\begin{tabular}{|c|}
\hline 01000 \\
\hline 08 \\
\hline
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{gathered}
0: 001 \\
09
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline 0 \quad 1010 \\
\hline 0 \mathrm{~A} \\
\hline
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|l|}
\hline 0 \\
\hline 0
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{ll}
0 & 1100 \\
0 & 0
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{ll}
0 & 1101 \\
0 & 0
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
01110 \\
\hline 0 E
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& 01111 \\
& 0 \mathrm{~F}
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|cc|}
\hline 1 & 0000 \\
\vdots & \vdots \\
1 & 0111 \\
\hline & 10-17 \\
\hline
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|cc|}
\hline 1 & 1000 \\
\vdots & 1 \\
1 & 1111 \\
\hline 18 & -17 \\
\hline & \\
\hline
\end{array}
\]} \\
\hline & & & & & & & & & & & & & & & & & & & \\
\hline 0000 & 0 & NOP & CLS & \[
\begin{gathered}
\text { SZB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SE Y } \\
0
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \angle C P S \\
0
\end{array}
\] & - & \[
\begin{array}{|c}
\hline \text { XAM } \\
0
\end{array}
\] & \[
\begin{gathered}
\mathrm{BL} \\
\mathrm{BML}
\end{gathered}
\] & - & - & \[
\begin{aligned}
& \text { A } \\
& 0
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
0,0
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
1,0
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
2,0
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
3,0
\end{gathered}
\] & BM & B \\
\hline 0001 & 1 & BA BLA BMLA & CLDS & SZB & \[
\begin{gathered}
\text { SEY } \\
1
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { LCPS } \\
1
\end{array}
\] & - & \[
\begin{gathered}
\text { XAM } \\
1
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & OFA & - & \[
\begin{gathered}
\mathrm{A} \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
1
\end{gathered}
\] & \[
\begin{aligned}
& L X Y \\
& 0,1
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
\mathrm{r}, 1
\end{gathered}
\] & \[
\begin{gathered}
L X Y \\
2,1
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
1,1
\end{gathered}
\] & BM & B \\
\hline 0010 & 2 & INY & - & \[
\begin{gathered}
\text { SZB } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
2
\end{gathered}
\] & - & - & \[
\begin{gathered}
\text { XAM } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{BL} \\
\mathrm{BML}
\end{gathered}
\] & SNZ 1 & - & A & \[
\begin{gathered}
\text { LA } \\
2
\end{gathered}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 0,2
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
1,2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
2,2
\end{gathered}
\] & \[
\begin{gathered}
L X Y \\
3,2
\end{gathered}
\] & BM & B \\
\hline 0011 & 3 & DEY & CLD & \[
\begin{gathered}
S Z B \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
3
\end{gathered}
\] & AMC & AMCS & \[
\begin{gathered}
\text { XAM } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{BL} \\
\mathrm{BML}
\end{gathered}
\] & SNZ2 & - & A & \[
\begin{gathered}
\text { LA } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
0,3
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
1,3
\end{gathered}
\] & \[
\begin{gathered}
L X Y \\
2,3
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
3,3
\end{gathered}
\] & BM & B \\
\hline 0100 & 4 & DI & RD & - & \[
\begin{gathered}
\text { SEY } \\
4
\end{gathered}
\] & RT & \[
\begin{gathered}
\text { IAS } \\
0
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { TAM } \\
0
\end{array}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & OGA & - & \[
\begin{gathered}
A \\
4
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{XA} \\
4
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
0,4
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
1,4
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
2,4
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
3,4
\end{gathered}
\] & BM & B \\
\hline 0101 & 5 & EI & SD & - & \[
\begin{gathered}
\text { SEY } \\
5
\end{gathered}
\] & RTS & \[
\begin{gathered}
\text { IAS } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { TAM } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{BL} \\
\mathrm{BML}
\end{gathered}
\] & T2AB & - & A & \[
\begin{gathered}
\text { LA } \\
5
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
0,5
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
1,5
\end{gathered}
\] & \[
\begin{gathered}
L X Y \\
2,5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { LXY } \\
3,5
\end{gathered}
\] & BM & B \\
\hline 0110 & 6 & RU & TEPA & SEAM & \[
\begin{gathered}
\text { SEY } \\
6
\end{gathered}
\] & RTI & - & \[
\begin{gathered}
\text { TAM } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{BL} \\
\mathrm{BML}
\end{gathered}
\] & TVA & - & \[
\begin{gathered}
\text { A } \\
6
\end{gathered}
\] & \[
\begin{gathered}
\text { L.A } \\
6
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
0,6
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
1,6
\end{gathered}
\] & \[
\begin{gathered}
L X Y \\
2,6
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
3,6
\end{gathered}
\] & BM & B \\
\hline 0111 & 7 & SU & OSPA & - & \[
\begin{gathered}
\text { SEY } \\
7
\end{gathered}
\] & - & IAK & \[
\begin{gathered}
\text { TAM } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{BL} \\
\mathrm{BML}
\end{gathered}
\] & - & - & \[
\begin{aligned}
& \text { A } \\
& 7
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
0,7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { LXY } \\
1,7
\end{gathered}
\] & \[
\begin{gathered}
L X Y \\
2,7
\end{gathered}
\] & \[
\begin{gathered}
L X Y \\
3,7
\end{gathered}
\] & BM & B \\
\hline 1000 & 8 & - & - & - & \[
\begin{gathered}
\text { SEY } \\
8
\end{gathered}
\] & RC & \[
\begin{gathered}
S Z K \\
0
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{XAMD} \\
0
\end{gathered}
\] & \[
\begin{gathered}
B L \\
B M L
\end{gathered}
\] & - & - & \[
\begin{gathered}
\hline A \\
8
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
8
\end{gathered}
\] & \[
\begin{gathered}
L X Y \\
0,8
\end{gathered}
\] & \[
\begin{gathered}
L X Y \\
1,8
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
2,8
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
3,8
\end{gathered}
\] & BM & B \\
\hline 1001 & 9 & - & - & - & \[
\begin{gathered}
\text { SEY } \\
9
\end{gathered}
\] & SC & \[
\begin{gathered}
\text { SZK } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{BL} \\
\mathrm{BML}
\end{gathered}
\] & - & - & A & \[
\begin{gathered}
\text { LA } \\
9
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
0,9
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
1,9
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LXY} \\
2,9
\end{gathered}
\] & \[
\begin{gathered}
\text { LXY } \\
3,9
\end{gathered}
\] & BM & B \\
\hline 1010 & A & AM & TEAB & - & \[
\begin{gathered}
\text { SEY } \\
10
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LZ} \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SZK } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{XAMD} \\
2
\end{gathered}
\] & BL BML & TAB2 & - & \[
\begin{aligned}
& \text { A } \\
& 10
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
10
\end{gathered}
\] & \[
\begin{aligned}
& L X Y \\
& 0,10
\end{aligned}
\] & \[
\begin{aligned}
& L X Y \\
& 1,10
\end{aligned}
\] & \[
\begin{aligned}
& L X Y \\
& 2,10
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{LXY} \\
& 3,10
\end{aligned}
\] & BM & B \\
\hline 1011 & B & OSE & OSAB & SZD & \[
\begin{gathered}
\text { SEY } \\
11
\end{gathered}
\] & \[
\begin{gathered}
\llcorner Z \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { SZK } \\
3
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { XAMD } \\
3
\end{array}
\] & \[
\begin{gathered}
\mathrm{BL} \\
\mathrm{BML}
\end{gathered}
\] & - & - & \[
\begin{gathered}
\text { A } \\
11
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
11
\end{gathered}
\] & \[
\begin{aligned}
& L X Y \\
& 0,11
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{LXY} \\
& 1,11
\end{aligned}
\] & \[
\begin{aligned}
& L X Y \\
& 2,11
\end{aligned}
\] & \[
\begin{aligned}
& L X Y \\
& 3,11
\end{aligned}
\] & BM & B \\
\hline 1100 & C & TYA & TBA & - & \[
\begin{gathered}
\text { SEY } \\
12
\end{gathered}
\] & \[
\begin{gathered}
\text { SB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { RB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } 1 \\
0
\end{gathered}
\] & \[
\begin{gathered}
B L \\
B M L
\end{gathered}
\] & IAF & - & \[
\begin{aligned}
& \mathrm{A} \\
& 12
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{LA} \\
13
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{LXY} \\
& 0,12
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{LXY} \\
& 1,12
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2,12
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{LXY} \\
& 3,12
\end{aligned}
\] & BM & B \\
\hline 1101 & D & - & TAY & - & \[
\begin{gathered}
\text { SEY } \\
13
\end{gathered}
\] & \[
\begin{gathered}
\text { SB } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { RB } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
1
\end{gathered}
\] & \[
\begin{gathered}
B L \\
B M L
\end{gathered}
\] & - & - & \[
\begin{aligned}
& \text { A } \\
& 13
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{LA} \\
13
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{LXY} \\
& 0,13
\end{aligned}
\] & \[
\begin{aligned}
& L X Y \\
& 1,13
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2,13
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{LXY} \\
& 3,13
\end{aligned}
\] & BM & B \\
\hline 1110 & E & - & TAB & - & \[
\begin{gathered}
\text { SEY } \\
14
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{SB} \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { RB } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
2
\end{gathered}
\] & \[
\begin{gathered}
B L \\
B M L
\end{gathered}
\] & - & - & \[
\begin{aligned}
& \text { A } \\
& 14
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
14
\end{gathered}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 0,14
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1,14
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2,14
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 3,14
\end{aligned}
\] & BM & B \\
\hline 1111 & F & CMA & - & sZC & \[
\begin{gathered}
\text { SEY } \\
15
\end{gathered}
\] & \[
\begin{gathered}
\text { SB } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { RB } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
3
\end{gathered}
\] & \[
\begin{gathered}
B L \\
B M L
\end{gathered}
\] & - & - & \[
\begin{aligned}
& \text { A } \\
& 15
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{LA} \\
15
\end{gathered}
\] & \[
\begin{aligned}
& L X Y \\
& 0,75
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{LXY} \\
& 1,15
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{LXY} \\
& 2,15
\end{aligned}
\] & \[
\begin{aligned}
& L X Y \\
& 3,15
\end{aligned}
\] & BM & B \\
\hline
\end{tabular}

Note 1. This list shows the machine codes and corresponding machine instructions. \(\mathrm{D}_{3} \sim \mathrm{D}_{0}\)
indicate the low order 4 bits of the machine code and \(D_{8} \sim D_{4}\) indicate the highorder 5 bits. Hexadecimal numbers are also shown that represent the codes.
An instruction may consist of one, two ,or three words, but only the first word is listed Code combination indicated with a bar ( - ) must not be used.

Note 2. Two-Word Instructions



Note 3. Relationships for branching by means of branching instructions and subroutine calling instructions.


ELECTRIC

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {DD }}\) & Supply voltage & \multirow{5}{*}{With respect to \(V_{S S}\)} & 0.3--20 & V \\
\hline \(V_{1}\) & Input voltage (ports D and S, and input \(V_{p}\) ) & & 0.3~-33 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage, inputs other than ports D and S , and input \(\mathrm{V}_{\mathrm{p}}\) & & 0.3~-20 & V \\
\hline \(V_{0}\) & Output voltage, ports D and S & & 0.3~-33 & \(\checkmark\) \\
\hline \(\mathrm{V}_{0}\) & Output voltage, other outputs than ports D and S & & 0.3--20 & \(\checkmark\) \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1100 & mW \\
\hline Topr & Operating temperature & & \(-10-70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature & & \(-40 \sim 125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \({ }^{[\mathrm{T}}=-10 \sim 70^{\circ} \mathrm{C}\), unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{\text {DD }}\) & Supply voltage & \(-11\) & \(-12\) & \(-13\) & \(V\) \\
\hline \(V_{S S}\) & Supply voltage & & 0 & & V \\
\hline \(V_{P}\) & Pull-down transistor supply voltage & 0 & & \(-33\) & \(\checkmark\) \\
\hline \(V_{\text {IH }}\) & High-level input voltage, ports \(S\) and \(F\) & \(-1.5\) & & 0 & V \\
\hline \(V_{1 H}\) & High-level input voltage, port D & \(-1.0\) & & 0 & V \\
\hline \(V_{\text {IH }}(\phi)\) & High-level clock input voltage & \(-1.5\) & & 0 & \(V\) \\
\hline \(V_{\text {IL }}\) & Low-level input voltage, inputs other than ports \(D\) and \(S\) & V \({ }_{\text {D }}\) & & -4.2 & \(\checkmark\) \\
\hline \(V_{\text {IL }}\) & Low-level input voltage, ports D and S & -33 & & -4.2 & V \\
\hline \(V_{\text {IL }}(\phi)\) & Low-level clock input voltage & VDD & & \(V_{D D}+2\) & \(\checkmark\) \\
\hline \(\mathrm{VOL}^{\text {L }}\) & Low-ievel output voltage, ports D and S & \(-33\) & & 0 & V \\
\hline \(\mathrm{f}^{(\phi)}\) & Internal clock oscillation frequency & 300 & & 600 & kHz \\
\hline
\end{tabular}

Note 1. \(V_{1 L}(\phi)\) is specified for the maximum \(V_{D D}\) value
ELECTRICAL CHARACTERISTICS \(\left(T_{\mathrm{a}}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V} 10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{VV}, \mathrm{f}(\phi)=300 \sim 600 \mathrm{kHz}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(V_{\text {IL }}\) & Low-level output voltage, port F & & \(\mathrm{V}_{\mathrm{DD}}\) & & -4.2 & \(\checkmark\) \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-level output voitage, port D & \(\mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V}, 1_{\mathrm{OH}}=-15 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & -2.5 & & & \(\checkmark\) \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-level output voltage, ports S and F & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OD}}=-12 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}(\text { port } \mathrm{S}) \\
& \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}(\text { port } F), \mathrm{Ta}=25^{\circ} \mathrm{C}
\end{aligned}
\] & -2.5 & & & V \\
\hline \(V_{T-}\) & Negative threshold voltage (Schmitt input mask option) & \(V_{D D}=-12 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & -7 & & -4 & V \\
\hline \(V_{T+}-V_{T-}\) & Hysteresis (Schmitt input mask option). & \(\mathrm{V}_{\text {DD }}=-12 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & 2 & & 3.5 & V \\
\hline \(\mathrm{I}_{1}(\phi)\) & Clock input current & \(\mathrm{V}_{1(\phi)}=-12 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & -20 & -40 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathbf{1 H}}\) & High-level input current, port K (with pull-down resistors) & \(V_{D D}=-12 \mathrm{~V}, V_{1 H}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & 50 & & 250 & \(\mu \mathrm{A}\) \\
\hline \(1_{\text {IH }}\) & High-level input current, ports D and S (with pull-down resistors) & \(\mathrm{V}_{\mathrm{P}}=-33 \mathrm{~V}, \mathrm{~V}_{1 H}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & 80 & & 280 & \(\mu \mathrm{A}\) \\
\hline IOH & High-level output current, port D (Note 2) & \(\mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=-2.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & -15 & mA \\
\hline IOH & High-level output current, ports S and F & \(\mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=-2.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & \[
\begin{aligned}
& \text { rt F) } \\
& \text { rt S }
\end{aligned}
\] & mA \\
\hline IoL & Low-level output current, ports D and S & \(V_{\text {OL }}=-33 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & -33 & \(\mu \mathrm{A}\) \\
\hline Iol & Low-level output current, port outputs & \(\mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & -33 & \(\mu \mathrm{A}\) \\
\hline IDD & Supply current & \(V_{D D}=-12 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & 21 & & mA \\
\hline Ci (ф) & Clock input capacitance & \[
\begin{aligned}
& V_{D D}=X_{\text {OUT }}=V_{S S}, \\
& f=1 \mathrm{MHz}, \quad 25 \mathrm{mVrms}
\end{aligned}
\] & & & 10 & pF \\
\hline
\end{tabular}

Note 2. Currents are taken as positive when flowing into the IC (zero signal condition), with the minimum and maximum values as absolute values.
3. It is possible to connect up to 5 lines of the port D at maximum ratings \((-15 \mathrm{~mA})\) or all lines of port S and F at maximum ratings of \((-8 \mathrm{~mA})\) and \((-5 \mathrm{~mA})\) respectively.

BASIC TIMING


\footnotetext{
Note 1. \(\triangle \times 8\) The crosshatch area indicates invalid input
}

\section*{DESCRIPTION}

The M58847-XXXSP is a single-chip 4-bit microcomputer fabricated using p-channel aluminum gate ED-MOS technology. It is housed in a 40 -pin shrink plastic molded DIL package and provides 25 output lines, 4 input lines, 2 sensing lines and 1 interrupt input. Because of its low power consumption, it is ideal for consumer electronics applications requiring many control signals.

\section*{FEATURES}
- Basic machine instructions52
- Instruction execution time (for 1 word instructions using a 400 kHz clock frequency) \(15 \mu \mathrm{~s}\)
- Memory capacity: ROM 2048 words \(\times 9\) bits RAM 128 words \(\times 4\) bits
- Single -12 V power supply
- Subroutine nesting \(\qquad\) ..... 2 levels
- Interrupt function 1 factor, 1 level
- Input (port K) 4 ports
- Output (ports D and P) 17 ports
- Input/output (port S) 8 ports
- Sensing input (port T) 2 ports
- High withstanding voltage and large current output
- Built-in pull-down transistors (ports T, K, D, P, and S, mask option)
- Built-in clock generator circuit

\section*{PIN CONFIGURATION (TOP VIEW)}


\section*{Outline 40P4B}

\section*{APPLICATIONS}
- VTRs, TVs, cassette decks
- Microwave ovens, air conditioners, heaters, washing machines, home sewing machines
- Office equipment, copying machines, medical equipment
- Educational equipment, electronic games


SINGLE-CHIP 4-BIT MICROCOMPUTER

\section*{PERFORMANCE SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Parameter} & Performance \\
\hline \multicolumn{3}{|l|}{Basic machine instructions} & 52 \\
\hline \multicolumn{3}{|l|}{Instruction execution time} & \(15 \mu \mathrm{~s}\) (1-word instructions using a clock frequency of 400 kHz ) \\
\hline \multicolumn{3}{|l|}{Clock frequency} & \(240 \mathrm{kHz} \sim 400 \mathrm{kHz}\) \\
\hline \multirow{2}{*}{Memory capacity} & \multicolumn{2}{|l|}{ROM} & 2048 words \(\times 9\) bits \\
\hline & \multicolumn{2}{|l|}{RAM} & 128 words \(\times 4\) bits \\
\hline \multirow{6}{*}{Input/output ports} & K & Input & 4 bits \(\times 1\) \\
\hline & \multirow{2}{*}{S} & Output & 8 bits \(\times 1\) \\
\hline & & Input & 4 bits \(\times 1\) \\
\hline & P & Output & 1 bit \(\times 1\) \\
\hline & D & Output & 1 bit \(\times 16\) \\
\hline & T & Sensing input & 1 bit \(\times 2\) \\
\hline \multicolumn{3}{|l|}{Subroutine nesting} & 2 levels (including one level of interrupt) \\
\hline \multicolumn{3}{|l|}{Clock generator} & Built-in (externally connected RC circuit or ceramic resonator) \\
\hline \multirow{3}{*}{1/O chracteristics of ports} & \multicolumn{2}{|l|}{1/O withstanding voltage} & -33V \\
\hline & \multicolumn{2}{|l|}{Ports P and S output current} & \(-8 \mathrm{~mA}\) \\
\hline & \multicolumn{2}{|l|}{Port D output current} & \(-15 \mathrm{~mA}\) \\
\hline \multirow[t]{2}{*}{Supply voltage} & \multicolumn{2}{|l|}{\(V_{\text {DD }}\)} & \(-12 \mathrm{~V}\) \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {SS }}\)} & 0 V \\
\hline \multicolumn{3}{|l|}{Device structure} & p-channel aluminum gate ED-MOS \\
\hline \multicolumn{3}{|l|}{Package} & 40-pin shrink plastic molded DIL package \\
\hline \multicolumn{3}{|l|}{Power dissipation} & 10 mW (typ) \\
\hline
\end{tabular}

PIN DESCRIPTIONS
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or output & Function \\
\hline \(V_{D D}\) & Supply voltage & & \multirow{3}{*}{\(V_{D D}\) and \(V_{S S}\) are the power supply pins. \(V_{D D}\) should be connected to \(-12 \mathrm{~V} \pm 10 \%\) and \(V_{S S}\) should be grounded. \(V_{P}\) is the pull-down supply voltage input for the pull-down transistors (mask options) for ports \(P, S\), and \(D\).} \\
\hline VSS & Supply voltage & & \\
\hline \(V_{P}\) & Pull-down voltage input & & \\
\hline \(V_{z}\) & Supply voltage detection input & In & This input pin is provided for use in detecting a drop in the supply voltage. \\
\hline RESET. & Reset input & In & This pin is used to intialize the microcomputer. If it is held high for at least two machine cycles after \(V_{D D}\) reaches to within \(10 \%\) of -12 V , the reset condition is enabled. \\
\hline CNVSS & CNV \({ }_{\text {Ss }}\) input & In & This pin is not reserved for customer use but should be connected to \(V_{\text {SS }}\). \\
\hline \(X_{\text {IN }}\) & Clock input & In & \multirow[t]{2}{*}{These are the input and output pins for the built-in clock generator. A ceramic resonator element ( \(240 \sim 400 \mathrm{kHz}\) ) or RC circuit may be connected to these pins to provide the required oscillation stability.} \\
\hline \(\mathrm{X}_{\text {OUT }}\) & Clock output & Out & \\
\hline \(\mathrm{T}_{1}, \mathrm{~T}_{0}\) & Sensing input & In & Sensing input pin \\
\hline \(\mathrm{K}_{3}-\mathrm{K}_{0}\) & Input port K & In & 4-bit input port \\
\hline \(\mathrm{S}_{3} \sim \mathrm{~S}_{0}\) & 1/O port S & in/out & \multirow{3}{*}{\(S_{7} \sim S_{4}\) and \(P\) comprise an output port \(\mathrm{S}_{3} \sim \mathrm{~S}_{0}\) comprise an input/output port} \\
\hline \(S_{7} \sim S_{4}\) & Output port S & Out & \\
\hline \(P\) & Output port P & Out & \\
\hline \(\mathrm{D}_{15} \sim \mathrm{D}_{0}\) & Output port D & Out & The individual bits of this 16 -bit output port may be set and reset separately. \\
\hline INT & Interrupt request input & In & This interrupt signal input pin triggers on the input signal edge. \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS \\ M58847-XXXSP
}

\section*{SINGLE-CHIP 4-BIT MICROCOMPUTER}

\section*{BASIC FUNCTION BLOCKS}

\section*{Program Memory (ROM)}

This 2048 word \(\times 9\)-bit ROM can be programmed with machine instruction codes in accordance with the customer's specifications. It consists of 16 pages, each containing an address range of \(0 \sim 127\).

The page is specified by the upper order 4 bits \(\left(\mathrm{PC}_{\mathrm{H}}\right)\) of the program counter.

The address within a particular page is specified by the lower order 7 bits which form a polynomial counter ( \(\mathrm{PC}_{\mathrm{L}}\) ). When the last address is reached (127), the address wraps around to the Oth address.

The BL instruction is used to branch to a different page than the current page. While the program counter is in reality a polynomial counter, a cross-assembly technique is used to allow the programmer to think of this counter as a normal pure binary counter, for ease in programming.

Page 0 and page 1 are special pages used for subroutine calls. The single-word instruction BM can be used to call a subroutine on page 0 from any arbitrary page. When the BM instruction is executed, the SM flag is set and until any of the BL, BML, RT or RTS instructions are executed, the \(B\) and \(B M\) instructions are used for functions differing from their normal functions.

Until any of the above listed instructions is executed after an \(B M\) instruction execution, the \(B\) instruction has the effect of branching to the 1st page and the BM instruction has the effect of branching to the Oth page. The flag SM is reset when the BL, BML, RT, or RTS instruction is executed.

Fig. 1 shows the ROM address map.

\section*{Program Counter (PC)}

This counter is used to specify ROM addresses and the sequence of read-out of instructions stored in ROM. The upper 4 bits ( \(\mathrm{PC}_{\mathrm{H}}\) ) are used to specify the page in ROM and the lower 7 bits ( \(\mathrm{PC}_{\mathrm{L}}\) ) of which are a polynomial counter used to specify the address on the specified page.

\section*{Stack Registers ( \(\mathbf{S K}_{0}\), SK \(_{1}\) )}

These registers are used to temporarily store the contents of the PC while executing subroutines or interrupt programs until the program returns to the main routine.

The stack registers are organized in 2 words of 11 bits, allowing 2 levels of subroutine nesting.

\section*{Data Memory (RAM)}

This 512 -bit ( 128 words \(\times 4\) bits) RAM is used to store both processing and control data. One RAM word consists of 4 bits with bit manipulation possible over the entire storage area. The 128 words are arranged in 2 file groups \(x\) 4 files \(\times 16\) digits \(\times 4\) bits.

The word addresses for the data RAM are specified by means of the data pointer which consists of 1 bit of the register \(Z, 2\) bits of the register \(X\) and 4 bits of the register Y. Fig. 2 shows the RAM address map. There are 8 files ( \(F_{0} \sim F_{7}\) ) consisting of 16 words of 4 bits, which are convenient as a 16 -digit register.

The specification for these file grimps is made by registers Z and X .

\section*{Data Pointer (DP)}

This register is used to designate RAM addresses as well as bit position for the output port D . The data pointer is a 7-bit register, the uppermost bit of which is register \(Z\) which is used to specify the RAM file group, the central 2 bits of which form register \(X\) which is used to specify the RAM file, and the lower 4 bits of which form register \(Y\) which is used to specify the digit within the file. In addition, when the register \(Z\) 's bit is 1 , register \(Y\) is used to specify the bit position for the output port \(D\).

\section*{4-bit Arithmetic Logic Unit (ALU)}

This unit executes 4-bit arithmetic and logical operations by means of a 4 -bit adder and related logic circuitry.

\section*{Register A and Carry Flag (CY)}

Register \(A\) is a 4 -bit accumulator that constitutes the basis for arithmetic operations. Data processing operations such as arithmetic and logical operations, data transfer, exchange, conversion, and data input/output are executed by means of this register. The carry flag CY is used to store carry or overflow after execution of arithmetic and logical operations by the arithmetic unit. The carry flag may also be used as a 1-bit flag.


Fig. 1 ROM address map


Fig. 2 RAM address map
,

\author{
SINGLE-CHIP 4-BIT MICROCOMPUTER
}

\section*{Registers B, E, and C}

Register \(B\) is composed of 4 bits and can be used as a 4-bit temporary storage register or for 8-bit data transfer in conjunction with register \(A\). Register \(E\) is an 8 -bit register which can be used for temporary data storage or as an auxiliary register for input/output por +S , and it also has left shift capability. Register C is a 1 -bit register, to which the contents of the carry flag can be transferred. It can also be used to perform left shift when linked to register \(E\).

\section*{Interrupt Functions}

An interrupt input has been provided to allow the M58847-XXXSP to accept external interrupts. When the input signal changes from low to high, an edge-sensing flag is set, causing the interruption of the normally executed program if the interrupt enable flag is set. When an interrupt is received, the following things occur.
(1) The program counter and SM flag are saved on each stack.
(2) The program counter is set to the Oth address on page 2.
(3) The SM flag and edge-sensing flag are reset.
(4) The interrupt enable flag is reset.

In the above state the program begins at page 2, address 0 , the first address of the interrupt program. The instruction RTI is used to end the interrupt program and return the processor to the main program flow.

Since the SM flag has a single-level stack, one level of
Table 1 Decoder function table
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Hexadecimal value} & \multicolumn{4}{|c|}{Register A} & \multicolumn{8}{|c|}{Port S output} & \multirow[t]{2}{*}{Display} \\
\hline & \(\mathrm{A}_{3}\) & \(\mathrm{A}_{2}\) & \(\mathrm{A}_{1}\) & \(\mathrm{A}_{0}\) & \(S_{1}\) & \(S_{6}\) & \(S_{5}\) & \(S_{4}\) & \(S_{3}\) & \(\mathrm{S}_{2}\) & \(S_{1}\) & So & \\
\hline 0 & 0 & 0 & 0 & 0 & L & L & H & H & H & H & H & H & \(\square\) \\
\hline 1 & 0 & 0 & 0 & 1 & L & L & L & L & L & H & H & L & 1 \\
\hline 2 & 0 & 0 & 1 & 0 & L & H & L & H & H & L & H & H & \(\square\) \\
\hline 3 & 0 & 0 & 1 & 1 & L & H & L & L & H & H & H & H & Э \\
\hline 4 & 0 & 1 & 0 & 0 & L & H & H & L & L & H & H & L & 4 \\
\hline 5 & 0 & 1 & 0 & 1 & L & H & H & L & H & H & L & H & \(\Sigma\) \\
\hline 6 & 0 & 1 & 1 & 0 & L & H & H & H & H & H & L & H & \(\square\) \\
\hline 7 & 0 & 1 & 1 & 1 & L & L & H & L & L & H & H & H & 17 \\
\hline 8 & 1 & 0 & 0 & 0 & L & H & H & H & H & H & H & H & \(\square\) \\
\hline 9 & 1 & 0 & 0 & 1 & L & H & H & L & H & H & H & H & \(\square\) \\
\hline A & 1 & 0 & 1 & 0 & L & H & L & H & H & H & L & L & \(\square\) \\
\hline B & 1 & 0 & 1 & 1 & H & L & L & L & L & L & L & \(L\) & - \\
\hline c & 1 & 1 & 0 & 0 & L & H & H & H & H & L & L & H & - \\
\hline D & 1 & 1 & 0 & 1 & L & L & H & H & H & L & L & H & L \\
\hline E & 1 & 1 & 1 & 0 & L & H & L & L & L & L & L & L & - \\
\hline F & 1 & 1 & 1 & 1 & L & L & L & L & L & L & L & L & Blank \\
\hline
\end{tabular}

Fig. 3 Input/output circuits
interrupt is possible. The program counter, however, has a two level stack, enabling subroutine nesting of one level after an interrupt uses one of these levels.

The microcomputer can accept an interrupt request in the following conditions.

When not executing a B, BL, BM, BML, LA, LXY, RT, RTS, RTI, DI, or EI instruction or not executing a skip operation and the interrupt enable flag is set.

\section*{Input/Output Ports}

Ports T, K, S, D, and P may be provided with pull-down transistors as a mask option. Fig. 3 shows the circuits for the input/output ports.

In addition, the contents of the register \(A\) are decoded to 8 bits by built-in 8 segment decoder and transferred to register \(E\) or port \(S\). The decoder function is fixed and not available in special forms as a mask option. Table 1 shows the decoder function.


Table 1 Decoder function table

\section*{Reset}

The RESET input has been provided to enable initialization of the microcomputer. If the input is kept high for at least two machine cycles after the supply voltage \(\mathrm{V}_{\mathrm{DD}}\) reaches to within \(10 \%\) of -12 V , the microcomputer will be reset, enabling the following states.
(1) The program counter is set to \(0 \quad(\mathrm{PC}) \leftarrow 0\)
(2) Ports S, P and D are turned off \((S) \leftarrow 0(P) \leftarrow 0(D) \leftarrow\) 0
(3) Flag SM is reset
\((S M) \leftarrow 0\)
(4) The edge-sensing flag is reset
(5) The interrupt enable flag is reset (INTE) \(\leftarrow 0\)


Fig. 4 Power-on reset circuit
In addition, when the supply voltage \(V_{D D}\) is in the range \(-7 \mathrm{~V} \sim-13.2 \mathrm{~V}\) and the \(\mathrm{V}_{\mathrm{Z}}\) input is driven high, an internal transistor is turned on and the RESET pin is set to the level of \(\mathrm{V}_{\mathrm{Ss}}\). Even if the \(\mathrm{V}_{\mathrm{Z}}\) pin returns to low, the internal transistor will remain turned on until the RESET pin is driven high. By using this function it is possible to sense temporary drops in the supply voltage to allow reset at these times to return to normal operation.

\section*{Clock Generator Circuits}

A clock generator circuit has been built in to allow control of the frequency by means of an externally connected RC circuit or ceramic resonator. The choice of frequency determining element is made at the time of purchase as a mask option. Circuit examples are shown in Fig. 5~7.

\section*{Mask Options}
- Port T pull-down transistors
- Port K pull-down transistors
- Port D pull-down transistors
- Port S pull-down transistors
- Port P pull-down transistors
- Oscillation conditions


Fig. 5 External RC circuit


Fig. 6 External ceramic resonator


Fig. 7 External clock circuit

\section*{Documentation Required upon Ordering}

The following information should be provided when ordering a custom mask.
(1) M58847-XXXSP mask confirmation sheet
(2) ROM data
(3) Port D pull-down transistors
(4) Port S pull-down transistors
(5) Port P pull-down transistors
(6) Port T pull-down transistors
(7) Port K pull-down transistors
(8) Oscillation conditions

On confirmation sheets
On confirmation sheets
On confirmation sheets
On confirmation sheets
On confirmation sheets On confirmation sheets

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Type of instruction} & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Instruction code} & & & \multirow[b]{2}{*}{Functions} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { Skip } \\
& \text { conditions }
\end{aligned}
\]} & \multirow[t]{2}{*}{¢
\(\vdots\)
年
L} & \multirow[b]{2}{*}{Description of operation} \\
\hline & & \(\mathrm{D}_{8} \mathrm{D}_{1} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}\) & \[
\begin{array}{|l|}
\hline 16 \mathrm{mal} \\
\text { notation }
\end{array}
\] & \[
\begin{aligned}
& 0 \\
& i \\
& i
\end{aligned}
\] & \[
\begin{aligned}
& \dot{0} \\
& \dot{i} \\
& \hline
\end{aligned}
\] & & & & \\
\hline \multirow{3}{*}{\[
\begin{aligned}
& \frac{0}{70} \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\]} & \multirow[t]{2}{*}{BM \(\mathbf{x y}\)} & \multirow[t]{2}{*}{\(10 \times x \times y \mathrm{yy}\)} & \multirow[t]{2}{*}{\(1 \times y\)} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{2} & \[
\begin{aligned}
& \left(S K_{1}\right) \leftarrow\left(S K_{0}\right) \leftarrow(P C), \text { where, }(S M)=0 \\
& \left(P C_{H}\right) \leftarrow 0,\left(P C_{L}\right) \leftarrow 16 x+y,(S M) \leftarrow 1
\end{aligned}
\] & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{\(\times\)} & Calls for the subroutine starting at address xy on page 0 . \\
\hline & & & & & & \[
\begin{aligned}
& \left(P C_{H}\right) \leftarrow 0 \\
& \left(P C_{L}\right) \leftarrow 16 x+y \text {, where. }(S M)=1
\end{aligned}
\] & & & Jumps to address xy of page 0 provided that none of instructions RT. RTS, BL or BML, was executed after the execution of instruction. BM. \\
\hline & BML pxy & \[
\begin{array}{llll}
0 & 0 & 011 & \text { pppp } \\
1 & 0 \times x & y & \text { yyy }
\end{array}
\] & \[
\begin{aligned}
& 03 p \\
& 1 x y
\end{aligned}
\] & 2 & 3 & \[
\begin{aligned}
& \left(S K_{1}\right) \leftarrow\left(S K_{0}\right)-(P G) \\
& \left.\left(P C_{H}\right) \leftarrow{ }^{2}\right)\left(P C_{L}\right) \leftarrow 16 x+y, \quad(S M) \leftarrow 0
\end{aligned}
\] & - & \(\times\) & Calls for the subroutine starting at address \(x y\) of page p . \\
\hline  & \[
\begin{aligned}
& \text { RT } \\
& \text { RTS }
\end{aligned}
\] & \[
\begin{array}{lllllllll}
0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \\
0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0
\end{array}
\] & \[
\begin{aligned}
& 01 \mathrm{~F} \\
& 01 \mathrm{E}
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& (P C) \leftarrow\left(S K_{0}\right) \leftarrow\left(S K_{1}\right), \quad(S M) \leftarrow 0 \\
& (P C) \leftarrow\left(S K_{0}\right) \leftarrow\left(S K_{1}\right), \quad(S M) \leftarrow 0
\end{aligned}
\] & Unconditional skip & \[
\begin{aligned}
& x \\
& \times
\end{aligned}
\] & \begin{tabular}{l}
Returns to the main routine from the subroutine. \\
Returns to the main routine from the subroutine, and unconditionally skips the next instruction.
\end{tabular} \\
\hline \begin{tabular}{l} 
n \\
\(\substack{2 \\
2 \\
0 \\
\text { ct } \\
\hline}\)
\end{tabular} & \[
\begin{array}{|l|l}
\text { EI } \\
\text { DI } \\
\text { RTI }
\end{array}
\] & \[
\begin{array}{lllllllll}
0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1
\end{array}
\] & \[
\begin{array}{lll}
O & O & B \\
0 & 0 & A \\
0 & 1 & D
\end{array}
\] & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& (\text { INTE }) \leftarrow 1 \\
& (\text { INTE }) \leftarrow 0 \\
& (P \mathrm{PC}) \leftarrow\left(S K_{0}\right) \leftarrow\left(S K_{1}\right), \quad(S M) \leftarrow\left(S M_{0}\right)
\end{aligned}
\] & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & \[
\left\lvert\, \begin{aligned}
& x \\
& x \\
& x
\end{aligned}\right.
\] & \begin{tabular}{l}
Sets interrupt flag INTE to enable interrupts. \\
Resets interrupt flag INTE to disable interrupts. \\
Returns from interrupt routine to main routine. The internal subroutine mode flag is restored to the value held immediately before the interrupt.
\end{tabular} \\
\hline \multirow{7}{*}{} & \[
\begin{aligned}
& \text { SD } \\
& \text { RD }
\end{aligned}
\] & \[
\begin{array}{llllll}
0 & 0 & 0 & 0 & 0 & 1111 \\
0 & 0 & 0 & 0 & 0 & 1110
\end{array}
\] & \[
\begin{aligned}
& \text { OOF } \\
& \text { OOE }
\end{aligned}
\] & 1 & 1 & \[
\begin{aligned}
& (D(Y)) \leftarrow 1, \text { where, }(Z)=1 \\
& (D(Y)) \leftarrow 0, \text { where, }(Z)=1
\end{aligned}
\] &  & \(\times\) & \begin{tabular}{l}
Sets the bit of port \(D\), that is designated by register \(Y\), when the contents of register \(Z\) are 1 . \\
Resets the bit of port \(D\), that is designated by register \(Y\), when the contents of register \(Z\) are 1 .
\end{tabular} \\
\hline &  & \[
\begin{array}{llllll}
0 & 1 & 011 & 0011 \\
0 & 1 & 0 & 11 & 0 & 010
\end{array}
\] & \begin{tabular}{l}
OB3 \\
\(0 B 2\)
\end{tabular} & 1 & 1 & \[
\begin{aligned}
& \left(S_{1}-S_{4}\right) \leftarrow\left(E_{1} \sim E_{4}\right) \leftarrow(B), \quad(P) \leftarrow(C) \leftarrow \\
& (C Y),\left(S_{3}-S_{0}\right) \leftarrow\left(E_{3} \sim E_{0}\right) \leftarrow(A) \\
& \left(S_{7}-S_{0}\right) \leftarrow\left(E_{7} \sim E_{0}\right) \leftarrow 8 \text {-segment decoder } \\
& \leftarrow(A), \quad(P) \leftarrow(C) \leftarrow(C Y)
\end{aligned}
\] & \[
-
\] & \(\times\) & \begin{tabular}{l}
Output contents of registers A and B to port S .. and the contents of the carry flag to port \(P\). \\
Decodes contents of register \(A\) by 8 segment decoder and the result is output to port \(S\). and output the contents of the carry flag to port \(P\)
\end{tabular} \\
\hline & OSE & 011110010 & OF 2 & 1 & 1 & \(\left(S_{7}-S_{0}\right) \leftarrow\left(E_{T} \sim E_{0}\right),(P) \leftarrow(C)\) & - & \(\times\) & Outputs contents of registers E and C to ports S and P . \\
\hline & SHFT & \[
000001000
\] & \[
008
\] & \({ }^{1}\) & 1 & \[
\left(E_{n}\right) \leftarrow\left(E_{n}-1\right), \quad\left(E_{0}\right) \leftarrow(C) \leftarrow(C Y)
\] &  & \(\times\) & Links register \(E\) and register \(C\) and shifts left. The contents of register \(C\) are shifted into the least significant bit of register \(E\) and the contents of the flag \(C Y\) are shifted into register \(C\). The most significant bit of register E is lost. \\
\hline & IAS & \[
\begin{array}{lllllllll}
0 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\
0 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0
\end{array}
\] & \[
\begin{aligned}
& 0 \text { F } 8 \\
& 088
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \((A)+\left(S_{3}-S_{0}\right)\)
\[
(A) \leftarrow\left(K_{3}-K_{0}\right)
\] &  & \(\stackrel{\times}{\times}\) & Transfers the 4 lower order bits of port \(S\) to register \(A\). Transfers the 4 bits of port \(K\) to register \(A\). \\
\hline & SZTO & 000000001 & 001 & 1 & 1 & \(\mathrm{T}_{0}=0\) ? & \(\mathrm{T}_{0}=0\) & \(\times\) & Skips the next instruction if the sensing input \(T_{0}\) is low. \\
\hline & \[
\begin{aligned}
& \text { SZT1 } \\
& \text { CLDS }
\end{aligned}
\] & \[
\begin{array}{lllllllll}
0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1
\end{array}
\] & \[
\begin{array}{lll}
0 & 04 \\
0 & 0 & 7
\end{array}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& T_{1}=0 ? \\
& (0) \leftarrow 0,(S) \leftarrow 0,(P) \leftarrow 0
\end{aligned}
\] & \(\mathrm{T}_{1}=\mathbf{0}\) & \[
\left\lvert\, \begin{aligned}
& x \\
& x
\end{aligned}\right.
\] & Skips the next instruction if the sensing input \(T_{1}\) is low. Clears ports \(D . S\) and \(P\) \\
\hline Misc & NOP & 000000000 & 000 & 1 & 1 & \((P C) \leftarrow(P C)+1\) & - & \(\times\) & No operation. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Contents & Symbol & Contents & Symbol & Contents \\
\hline A & 4-bit register (accumulator) & SK, & 11-bit stack register & ( ) & Indicates contents of the register, memory, etc. \\
\hline B & 4 -bit register & CY & 1-bit carry flag & \(\forall\) & Exclusive OR \\
\hline C & 1 -bit register & xx & 2-bit binary variable & - & Negation \\
\hline E & 8 -bit register & yyyy & 4-bit binary variable & \(\times\) & Indicates flag is unaffected by instruction execution \\
\hline X & 2-bit register & \(z\) & 1-bit binary variable & xy & Label used to indicate the address xxxyyyy \\
\hline Y & 4-bit register & nnnn & 4-bit binary constant & \(p x y\) & Label usedto indicate the address \(x \times x y y y y\) of page pppp. \\
\hline z & 1-bit register & II & 2-bit binary constant & c & Hexadecimal number \(\mathrm{C}+\) binary number x . \\
\hline DP & 7-bit data pointer, combination, of registers, \(X\) Y and \(Z\) & D & 16-bit port & + & \\
\hline \(\mathrm{PCH}_{H}\) & The high-order four bits of the program counter. & K & 4-bit port & \(\times\) & \\
\hline \(\mathrm{PC}_{6}\) & The low-order seven bits of the program counter. & S & 8 -bit port & SM & 1 -bit subroutine mode flag \\
\hline PC & 11 -bit program counter, combination of \(\mathrm{PC}_{\mathrm{H}}\) and \(\mathrm{PC}_{\mathrm{L}}\) & P & 1-bit port & SM0 & 1-bit subroutine mode flag save register \\
\hline \(\mathrm{SK}_{0}\) & 11-bit stack register & \(\leftarrow\) & Shows direction of data flow & INTE & Interrupt enable flag \\
\hline
\end{tabular}

LIST OF INSTRUCTION CODES
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & & 00000 & 00001 & 00010 & 00011 & 00100 & 00101 & 00110 & 00111 & 01000 & 01001 & 01010 & 01011 & 01100 & 01101 & 01110 & 01111 & \[
\begin{aligned}
& 10000 \\
& 10111
\end{aligned}
\] & \[
\begin{array}{lc}
1 & 1000 \\
1 & 1 \\
1 & 1111
\end{array}
\] \\
\hline \[
\mathrm{D}_{0} \text { not }
\] & atio & 0 & \(0 \quad 1\) & \(0 \quad 2\) & 03 & 04 & \(0 \quad 5\) & 06 & 07 & 08 & \(0 \quad 9\) & 0 A & 0 B & \(0 \quad \mathrm{C}\) & 0 D & 0 E & 0 F & 10-17 & 18-1F \\
\hline 0000 & 0 & NOP & \[
\begin{gathered}
\text { SB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
0
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& \text { LXY } \\
& 0,0
\end{aligned}
\] & \[
\begin{gathered}
\text { LXY } \\
0.4
\end{gathered}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 0.8
\end{aligned}
\] & \[
\begin{aligned}
& L X Y \\
& 0,12
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
0
\end{gathered}
\] & A & \[
\begin{gathered}
\text { TAM } \\
0
\end{gathered}
\] & TEPA & \[
\begin{gathered}
\text { SACR } \\
0
\end{gathered}
\] & - & - & - & BM & B \\
\hline 0001 & 1 & SZTO & \[
\begin{gathered}
\text { SB } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
1
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& \text { LXY } \\
& \text { 1. } 0
\end{aligned}
\] & \[
\begin{aligned}
& L X Y \\
& 1.4
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1.8
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1,12
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
1
\end{gathered}
\] & A & TAM 1 & TEAB & \begin{tabular}{l}
SADR \\
1
\end{tabular} & - & - & - & BM & B \\
\hline 0010 & 2 & SZC & \[
\begin{gathered}
\text { SB } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
2
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& \text { LXY } \\
& 2,0
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2.4
\end{aligned}
\] & \[
\begin{gathered}
\text { LXY } \\
2.8
\end{gathered}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2,12
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
2
\end{gathered}
\] & A & \[
\begin{gathered}
\text { TAM } \\
2
\end{gathered}
\] & OSPA & \begin{tabular}{l}
SADR \\
2
\end{tabular} & - & - & OSE & BM & B \\
\hline 00.1 & 3 & - & \[
\begin{gathered}
\text { SB } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
3
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& \text { LXY } \\
& 3,0
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 3.4
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 3.8
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& \text { 3. } 12
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
3
\end{gathered}
\] & A & TAM 3 & OSAB & \begin{tabular}{l}
SADR \\
3
\end{tabular} & \(\cdots\) & --- & - & BM & B \\
\hline 0100 & 4 & SZT 1 & \[
\begin{gathered}
\text { RB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
4
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& \mathrm{LXY} \\
& 0.1
\end{aligned}
\] & \[
\begin{gathered}
\text { LXY } \\
0.5
\end{gathered}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 0.9
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 0,13
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
4
\end{gathered}
\] & A & \[
\begin{gathered}
\text { XAMI } \\
0
\end{gathered}
\] & - & - & - & INY & - & BM & B \\
\hline 0101 & 5 & RC & \[
\begin{gathered}
\text { RB } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
5
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML.
\end{tabular} & \[
\begin{aligned}
& \text { LXY } \\
& 1,1
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1,5
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1.9
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1,13
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
5
\end{gathered}
\] & A & \[
\begin{gathered}
\text { XAMI } \\
1
\end{gathered}
\] & T B A & - & - & - & TXA & BM & B \\
\hline 0110 & 6 & SC & \[
\begin{gathered}
\text { RB } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
6
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{BL} \\
\mathrm{BML}
\end{gathered}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2 . \quad 1
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2,5
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2.9
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2,13
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
6
\end{gathered}
\] & A & \[
\begin{gathered}
\text { XAMI } \\
2
\end{gathered}
\] & T Y A & -- & - & - & - & BM & B \\
\hline 0111 & 7 & CLDS & \[
\begin{gathered}
\text { RB } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
7
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& \text { LXY } \\
& \text { 3. }
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 3.5
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 3,9
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 3,13
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
7
\end{gathered}
\] & A & \[
\begin{gathered}
\text { XAMI } \\
3
\end{gathered}
\] & CMA & - & --- & - & - & BM & B \\
\hline 1000 & 8 & SHF T & \[
\begin{gathered}
\text { SZB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
8
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& L X Y \\
& 0.2
\end{aligned}
\] & \[
\begin{gathered}
\text { LXY } \\
0,6
\end{gathered}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 0, \quad 10
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 0,14
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
8
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 8
\end{aligned}
\] & \[
\begin{gathered}
\text { XAMD } \\
0
\end{gathered}
\] & IAK & - & - & DEY & IAS & BM & B \\
\hline 1001 & 9 & - & \[
\begin{gathered}
\text { SZB } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
9
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& \text { LXY } \\
& 1,2
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1,6
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1.10
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1,14
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
9
\end{gathered}
\] & A & \begin{tabular}{l}
XAMD \\
1
\end{tabular} & TAB & - & - & - & TAX & BM & B \\
\hline 10.10 & A & Dt & \[
\begin{gathered}
S Z B \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
10
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{BL} \\
\mathrm{BML}
\end{gathered}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2,2
\end{aligned}
\] & \[
\begin{gathered}
\text { LXY } \\
2.6
\end{gathered}
\] & \[
\begin{aligned}
& \text { LXY } \\
& \text { 2. } 10
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& \text { 2, } 14
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
10
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 10
\end{aligned}
\] & \begin{tabular}{l}
XAMD \\
2
\end{tabular} & TAY & - & - & - & - & BM & B \\
\hline 1011 & B & El & \[
\begin{gathered}
S Z B \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
11
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& \mathrm{LXY} \\
& 3,2
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 3.6
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& \text { 3. } 10
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 3,14
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
11
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 11
\end{aligned}
\] & \begin{tabular}{l}
XAMD \\
3
\end{tabular} & - & - & - & - & -- & BM & B \\
\hline 1100 & C & \[
\begin{gathered}
\angle Z \\
0
\end{gathered}
\] & - & \[
\begin{gathered}
\text { SEY } \\
12
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& \text { LXY } \\
& 0.3
\end{aligned}
\] & \[
\begin{gathered}
\text { LXY } \\
0.7
\end{gathered}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 0,11
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 0, \quad 15
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
12
\end{gathered}
\] & \[
\begin{aligned}
& \text { A } \\
& 12
\end{aligned}
\] & \[
\begin{gathered}
\text { XAM } \\
0
\end{gathered}
\] & AMC & - & - & - & - & BM & B \\
\hline 1101 & D & \[
\begin{gathered}
\llcorner Z \\
1
\end{gathered}
\] & RTI & \[
\begin{gathered}
\text { SEY } \\
13
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& \text { LXY } \\
& 1,3
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1,7
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1,11
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 1,15
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
13
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 13
\end{aligned}
\] & \[
\begin{gathered}
\text { XAM } \\
1
\end{gathered}
\] & AMCS & - & - & - & - & BM & B \\
\hline 1110 & E & RD & RTS & \[
\begin{gathered}
\text { SEY } \\
14
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& \text { LXY } \\
& 2,3
\end{aligned}
\] & \[
\begin{gathered}
\text { LXY } \\
2,7
\end{gathered}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2,11
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 2,15
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
14
\end{gathered}
\] & \[
\begin{aligned}
& \text { A } \\
& 14
\end{aligned}
\] & \[
\begin{gathered}
\text { XAM } \\
2
\end{gathered}
\] & AM & -- & - & - & - & BM & B \\
\hline 1111 & F & SD & RT & \[
\begin{gathered}
\text { SEY } \\
15
\end{gathered}
\] & \begin{tabular}{l}
BL \\
BML
\end{tabular} & \[
\begin{aligned}
& L X Y \\
& 3, \quad 3
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 3,7
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 3,11
\end{aligned}
\] & \[
\begin{aligned}
& \text { LXY } \\
& 3,15
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
15
\end{gathered}
\] & \[
\begin{aligned}
& \text { A } \\
& 15
\end{aligned}
\] & \[
\begin{gathered}
\text { XAM } \\
3
\end{gathered}
\] & SEAM & - & - & - & - & BM & B \\
\hline
\end{tabular}

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{D D}\) & Supply voltage & \multirow{5}{*}{With respect to \(\mathrm{V}_{\text {SS }}\) (output transistors cutoff)} & 0.3--18 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage, Port S and Vp & & 0.3~-35 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage, other than port S (Note 1) & & \(0.3 \sim-18\) & \(V\) \\
\hline \(\mathrm{V}_{0}\) & Output voltage, ports S, P, and D & & 0.3--35 & \(\checkmark\) \\
\hline \(\mathrm{V}_{0}\) & Output voltage, other than ports S, P and D & & \(0.3 \sim-18\) & \(\checkmark\) \\
\hline \(\mathrm{Pd}_{\mathrm{d}}\) & Power dissipation & Ta \(=25^{\circ} \mathrm{C}\) & 1000 & mW \\
\hline Topr & Operating temperature & & \(-10-70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature & & \(-40 \sim 125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note 1. \(V_{\mid(\phi)}=1.1 \sim-35 \mathrm{~V}\) for use of ceramic resonater
RECOMMENDED OPERATING CONDITIONS \(\left(T a=-10 \sim 70^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline VDD & Supply voltage & \(-10.8\) & -12 & \(-13.2\) & \(\checkmark\) \\
\hline \(V_{S S}\) & Supply voitage & & 0 & & V \\
\hline \(V_{\text {IH }}\) & High-level input voltage, ports \(T\) and K and RESET inputs & \(-1.5\) & \(-1.0\) & 0 & \(V\) \\
\hline \(\mathrm{V}_{1 \mathrm{H}}\) & High-level input voltage, port S , INT and \(\mathrm{V}_{\mathrm{Z}}\) inputs & \(-0.4\) & & 0 & \(\checkmark\) \\
\hline \(V_{1 H}(\phi)\) & High-level clock input voltage & \(-0.9\) & & 0 & \(\checkmark\) \\
\hline \(\mathrm{V}_{\text {HL }}\) & Low-level input voltage, ports \(T\) and \(K\) and RESET inputs & VDD & & -6 & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage, INT and \(V_{Z}\) inputs & \(V_{D D}\) & & -4 & \(\checkmark\) \\
\hline VIL & Low-level input voltage, port S input & -33 & & -4 & V \\
\hline \(V_{\text {IL }}(\phi)\) & Low-level clock input voltage for external clock & VDD & & \(V_{D D}+2\) & \(\checkmark\) \\
\hline VOL & Low-level output voltage, Ports S, P and D & -33 & & 0 & V \\
\hline \(f(\phi)\) & Internal clock oscillation frequency & 240 & 300 & 400 & kHz \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(V_{D D}=-12 V \pm 10 \%, V_{S S}=0 V, f(\phi)=300 \mathrm{kHz}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Nom & Max & \\
\hline VOH & High-level output voltage, port D & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} \\
& \mathrm{Ta}=25^{\circ} \mathrm{C}
\end{aligned}
\] & -2.5 & & & V \\
\hline VOH & High-level output voltage, ports S and P & \[
\begin{aligned}
& V_{D D}=-12 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} \\
& \mathrm{Ta}=25^{\circ} \mathrm{C}
\end{aligned}
\] & -2.5 & & & V \\
\hline \({ }_{1}{ }_{\text {IH }}\) & High-level input current, ports T and K inputs & \[
\begin{aligned}
& V_{D D}=-12 \mathrm{~V}, V_{1 H}=0 \mathrm{~V} \\
& \mathrm{Ta}=25^{\circ} \mathrm{C}
\end{aligned}
\] & 80 & & 490 & \(\mu \mathrm{A}\) \\
\hline \({ }_{1}{ }_{\text {IH }}\) & High-level input current, RESET input & \[
\begin{aligned}
& V_{D D}=-12 \mathrm{~V}, \mathrm{~V}_{1 H}=0 \mathrm{~V}, \\
& \mathrm{Ta}=25^{\circ} \mathrm{C}
\end{aligned}
\] & 20 & & 120 & \(\mu \mathrm{A}\) \\
\hline 1 IL & Low-level input current, ports T and K , RESET and INT inputs & \[
\begin{aligned}
& V_{D D}=-12 \mathrm{~V}, V_{I L}=-12 \mathrm{~V}, \\
& \mathrm{Ta}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & & -12 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{IOH}^{\text {r }}\) & High-level output current, ports S, P and D & \[
\begin{aligned}
& V_{\mathrm{DD}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{P}}=-12 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{OH}}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\
& \text { with output transistors cutoff }
\end{aligned}
\] & 80 & & 560 & \(\mu \mathrm{A}\) \\
\hline IoL & Low-level output current, ports S, P and D & \[
\begin{aligned}
& V_{D D}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{P}}=-12 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{OL}}=-12 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\
& \text { with output transistors cutoff }
\end{aligned}
\] & & & - 12 & \(\mu \mathrm{A}\) \\
\hline \(11(\phi)\) & Clock input current & \[
\begin{aligned}
& V_{D D}=-12 \mathrm{~V}, V_{1(\phi)}=-12 \mathrm{~V} \\
& \mathrm{Ta}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & & - 10 & \(\mu \mathrm{A}\) \\
\hline IDO & Supply current & \begin{tabular}{l}
\[
V_{D D}=-12 \mathrm{~V},
\] \\
\(\mathrm{Ta}=25^{\circ} \mathrm{C}\), with input and output pins open
\end{tabular} & & -0.9 & \(-3.4\) & mA \\
\hline
\end{tabular}

\footnotetext{
Note 1. Currents are taken as positive when flowing into the IC (zero-signal condition), with the minimum and maximum values as absolute values.
2. Total sum of high-level output current of port \(D\) must be under 75 mA .
}

INPUT/OUTPUT INSTRUCTION TIMING


Note 1. The above timing relationships apply for the case of an instruction executed at the \(M_{i}\) th machine cycle.


SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

\section*{DESCRIPTION}

The M58494-XXXP is a single-chip 4-bit microcomputer fabricated using CMOS technology in a 72 -pin plastic flat package. It has a 4096 -word by 10 -bit mask-programmable ROM and a 32 -word by 4 -bit RAM. RAM capacity can be expanded to as much as 4096 words by 4 bits by directly connecting generally available CMOS RAMs.

The device is designed for application where the low power dissipation of CMOS is essential.

\section*{FEATURES}
- Basic machine instructions . ....................... . . 92
- Basic instruction execution time (at 455 kHz clock frequency) \(8.8 \mu \mathrm{~s}\)
- Large memory capacity:

ROM . . . . . . . . . . . . . . . . . . . . 4096-word x 10-bit Internal RAM . . . . . . . . . . . . . . . . . 32-word x 4-bit External RAM . . . . . . . . . 4906-word x 4-bit (max)
- Single 5V power supply
- Saving of last data pointer 4-level
- Subroutine nesting 12-level
- Internal timer: Timer 1 14-bit
Timer 2 .................... 4-bit
- Internal event-counter

4-bit
- I/O port for external RAMs (all three-state)

Address (port A) . . . . . . . . . . . . . . . . . . . . . . 12-bit
Control signals (R/W, OD) . . . . . . . . . . . . . . . . 2-bit
Data I/O (port D) ............................ . 4-bit
- General-purpose registers ..................... . 32-bit
- I/O port (port Q) 8-bit
- I/O port (port R) 4-bit x 2
- I/O port (serial data port)

PIN CONFIGURATION (TOP VIEW)



- Output ports (port S, port T) 8-bit \(\times 2\)
- Output port (port \(U\), three-state output) ..... 4-bit
- Event-counter input (port EC) .................. 1-bit
- Interrupt function
(priority interrupt type) .............. . 4-factor, 1-level
APPLICATIONS
- Electronic cash registers, electronic calculators (with printer and/or programmable)
- Office machines, intelligent terminals, data terminals
- Sewing machines, knitting machines, etc.


Outline Specifications of M:58494-XXXP
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Item} & Performance \\
\hline \multicolumn{3}{|l|}{Number of basic instructions} & 92 \\
\hline \multicolumn{3}{|l|}{Execution time of basic instructions} & \(8.8 \mu \mathrm{~s}\) (at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}=455 \mathrm{kHz}\) ) \\
\hline \multicolumn{3}{|l|}{Clock frequency} & \(100 \sim 455 \mathrm{kHz}\) \\
\hline \multirow{3}{*}{Memory capacity} & \multicolumn{2}{|l|}{ROM} & 4096 words \(\times 10\) bits \\
\hline & \multicolumn{2}{|l|}{RAM (built-in)} & 32 words \(\times 4\) bits \\
\hline & \multicolumn{2}{|l|}{RAM (external)} & 4095 words \(\times 4\) bits (max.) \\
\hline \multirow{3}{*}{Input/output port for external RAM} & \multicolumn{2}{|l|}{Address (port A)} & 12 bits \(\times 1\) ( 3 states) \\
\hline & \multicolumn{2}{|l|}{Control signal (port OD and R/W)} & 2 bits (3 states) \\
\hline & \multicolumn{2}{|l|}{Data bus (port D)} & 4 bits \(\times 1\) (3 states) \\
\hline \multirow{10}{*}{Input/output port} & \multirow[t]{2}{*}{Q} & Input & 8 bits \(\times 1\) \\
\hline & & Output & 8 bits \(\times 1\) \\
\hline & \multirow[t]{2}{*}{R} & Input & 4 bits \(\times 2\) \\
\hline & & Output & 8 bits \(\times 1\) \\
\hline & S & Output & 8 bits \(\times 1\) \\
\hline & T & Output & 8 bits \(\times 1\) \\
\hline & DATA & Serial data & 1 bit (input/output port) \\
\hline & CLK & Synchronizing pulse & 1 bit (input/output port) \\
\hline & U & Output & 4 bits \(\times 1\) (3-state) \\
\hline & EC & Inout & 1 bit \\
\hline \multicolumn{3}{|l|}{Subroutine nesting} & 12 levels \\
\hline \multicolumn{3}{|l|}{Interrupt request} & 4 factors 1 level \\
\hline \multicolumn{3}{|l|}{Saving of data pointer} & 4 levels \\
\hline \multicolumn{3}{|l|}{Clock generation circuit} & Built-in (oscillation reference element is outside) \\
\hline \multirow[t]{2}{*}{Ports input/output characteristics} & \multicolumn{2}{|l|}{Absolute maxime'm rating voltage} & \(\mathrm{V}_{\mathrm{GC}}\) \\
\hline & \multicolumn{2}{|l|}{Input/output characterstics} & Interchangeable with CMOS logic series \\
\hline \multirow[t]{2}{*}{Power supply voltage} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}\)} & 5 V (nomina!) \\
\hline & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {SS }}\)} & 0 V \\
\hline \multicolumn{3}{|l|}{Element structure} & CMOS \\
\hline \multicolumn{3}{|l|}{Package} & 72 -pin plastic molded flat package \\
\hline \multicolumn{3}{|l|}{Power dissipation} & 5 mW (at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}=455 \mathrm{kHz}\) ) \\
\hline
\end{tabular}

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

\section*{PIN DESCRIPTIONS}
\begin{tabular}{|c|c|c|c|c|}
\hline Pin & Name & Input or output & At reset & Function \\
\hline Xin & Source oscillation clock input & Input & - & \multirow[t]{2}{*}{Incorporates the clock oscillation circuit, for setting of the oscillation frequency. The oscillation reference device such as a ceramic filter for IF is connected between \(X_{I N}\) and \(X_{\text {OUT }}\). When an external clock is used, connect the clock oscillation source to the \(\mathrm{X}_{\text {IN }}\) pin and leave the \(\mathrm{X}_{\text {OUT }}\) pin open.} \\
\hline X Out & Source oscillation clock output & Output & - & \\
\hline RESET & Reset signal & Input & - & Resets the program counter PC and mode registers, and performs the reset initiation of the related input ports and output ports. For input/output ports, refer to the column for "At reset" of this table. \\
\hline INTA & Interrupt request signal A & Input & Disable & \multirow[t]{2}{*}{Input signals for interrupt request. Request is accepted on the rising edge of the signal. Besides these external input signals, the interrupt requests. T from timer \(2 /\) event counter are also received in the relative order RESET \(>I N T_{A}>I N T_{T}>I N T_{B}\). Since the interrupt requests are held at each latch, there will be none undetected.} \\
\hline \(\mathrm{INT}_{\mathrm{B}}\) & Interrupt request signal B & input & Disable & \\
\hline EC & Event counter input & Input & - & The input signal for the event counter, which program \(2^{0} \sim 2^{4}\) events of the event mode. This value is set as an initial value and countdown starts from this value to reach \(F_{16}\), which then generates interrupt request signal \(\mathrm{INT}_{\mathrm{T}}\). \\
\hline \(A_{0}-A_{11}\) & Address output port A & Output & Floating & The address signal for main memory (RAM) externally connected, in the form of a 3 -state output. At MM mode where exterrial memory is used the data of the data pointer DP is read out directly. In SM mode where internal memory (RAM) is used, the data of the data pointer \(Y\) immediately before switching to \(M M\) mode is transferred to the auxiliary latch ( 4 bits) prior to read-out. However, the iower 8 bits of the address signal \(\left(A_{0} \sim A_{7}\right)\) are not affected by this mode, since data pointers \(X\) and \(Z\) are not related to latch operation. \\
\hline \(D_{0} \sim D_{3}\) & Data input/output port D & input/ output & Floating & A 3-state input/output port to execute data transfer in 4 -bit units to/from an externally connected main memory (RAM). Switching of input-output is made automatically by instruction. \\
\hline OD & External RAM read signal & Output & Floating & The output port is 3 -state and the read signal generated at the data input cycle is in the externally connested main memory(RAM), During a read cycle, it becomes automatically'set to low-level. \\
\hline R/W & External RAM write signal & Output & Floating & The output port is 3 -state and the write signal generated at the data write cycle is in the externally connected main memory (RAM). During a write cycle, it is automatically set to low-level. \\
\hline \(\mathrm{U}_{0} \sim \mathrm{U}_{3}\) & Output port U & Output & Floating & The output port enables 3 -state setting per 1 -bit unit. The 3 -state condition is modified by the data content of register B , and the data of register A is output. The output setting of port U , however, is made either by instruction SU unconditionally or by the instruction TPRA or TPRN, which transfers the data of the general-purpose register to ports \(Q, R, S\) and \(T\). \\
\hline \(\mathrm{Q}_{0} \sim \mathrm{Q}_{7}\) & Input/output port Q & Input/ output & Input & The input/output port for 8 -bit data transfer to/from register \(Q\). Register \(Q\) enables data transfer between register \(A\) and register \(B\). By instruction OPI, this port also functions to load the value (8-bit) of the immediate field of the ROM to register \(Q\). Port \(Q\) data can be transferred to registers \(A\) and \(B\) as an input signal of 8 bits. \\
\hline \(\mathrm{R}_{0} \sim \mathrm{R}_{7}\) & Input/output port R & Input/ output & Input & The input/output port for 8-bit data transfer to/from register R. Register R enabies data transfer between register \(A\) and register \(B\). By instruction OPI, this port also functions to load the value (8-bit) of the data field of the ROM to register \(R\). When port \(R\) is used as the input signal of a 4 -bit unit, the data, 4 bits each can be transferred to register B. \\
\hline \(S_{0}-S_{7}\) & Output port S & Output & Low-level & The output port that enables 8 -bit data transfer to/from register \(S\). Register \(S\) enables data transfer between register A and register B . By instruction OPI, this port also functions to load the value (8-bit) of the data field of the ROM to register S. \\
\hline \(\mathrm{T}_{0} \sim \mathrm{~T}_{7}\) & Output port T & Output & Low-level & The output port for 8 -bit data transfer to register S . Register T enables data transfer between register \(A\) and register \(B\). By instruction OPI, this also functions to load the value ( 8 -bit) of the immediate field of the ROMte register \(T\). \\
\hline DATA & Serial data port & Input/ output & Floating & The input/output port normally is floating to handle the serial data of the 32-bit general-purpose register. At output mode data of the least significant bit of the general purpose register (the least significant bit of register T ) is read out, and at the input mode, the input is to the most significant bit of the general-purpose register (the most significant bit of register O ). \\
\hline CLK & Serial data shift clock signal & Input/ cutput & Floating & The input/output port is normally floating to generate a shift clock pulse synchronized with the above serial data port. At output mode a shift clock pulse synchronized with the data transmission is generated and at the input mode, a shift pulse synchronized with the rate of data receiving is applied. \\
\hline
\end{tabular}

\section*{SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER}

\section*{BASIC FUNCTIONAL BLOCKS AND THEIR OPERATIONS}

\section*{Program Memory ROM}

The ROM stores 32 -pages by 128 words of program and its addressing is performed by a program counter. The program counter consists of a 7-bit binary sequential counter and a 5-bit page register.

\section*{Program Counter PC}

The ROM is composed of 32 pages of 128 words, and when program execution completes instruction at address 127, the binary counter is set to 0 and the next page is automatically incremented in the page-designation register.

The 12 -bit contents of the program counter PC can be saved for up to 12 levels in the fixed stack area of the external main memory (RAM). In the execution of instructions BM and BMA, control can be returned to a former routine by storing the contents of the program counter before branching, in the execution of instructions RT, RTS, and RTI.

\section*{Register \(\mathbf{P}\)}

In the page register, the contents of register P are loaded by instructions BL, BA, BM and BMA. Instruction BMAB branches unconditionally to the address derived by using the contents of register A for the low-order 4-bits of the 12-bit PC, those of register B for the middle 4-bits, and those of the upper 4 -bits of the 5 -bit register \(P\) for the upper 4-bits, and then executes the instruction OPI of the branch, and simultaneously returns automatically.

\section*{Stack Pointer SP}

A stack of 12 levels is provided for saving of the program counter PC in the fixed address area within the external main memory (RAM), and the contents of the stack pointer are used during addressing. The contents of the stack pointer are incremented by an interruption or in the execution of instructions BM and BMA, and are decremented in the execution of instructions RT, RTS and RTI.

\section*{Data Memory RAM}

The internal RAM is used to store data in the form of two files each consisting of 16 words by 4 bits. The external RAM can be expanded up to 4096 words by 4 bits. These addresses are designated by a 12 -bit data pointer. The contents of the data pointer can be saved for up to 4 levels in the stack region (fixed region in the external RAMs) by execution of a special instruction. The external RAM can be easily expanded without any extra interface circuits by connecting a 12 -bit address signal, the 2 -bit RAM control signal and the 4 -bit data input/output signal. These signals can address external RAMs for up to \(4096 \times 4\)-bit words,
thus incrementing the basic external minimum RAM organization of \(256 \times 4\)-bit words.

\section*{Data Pointer DP}

This is a register of 12 bits addressing memory, being composed of registers \(\mathrm{X}, \mathrm{Y}\), and Z , having 4 bits each. Register \(X\) address 16 files, each of which comprises 16 words. Register Y address data of 16 files (a file comprises 16 words). Register \(Z\) permits address specification such that data memory may be extended up to maximum of 16 sets of 4096 words by 4 bits, where one unit comprises 16 files ( 256 words by 4 bits).

Since the address of the external main memory (4096 words by 4 bits maximum) and the internal scratch-pad memory ( 32 words by 4 bits) are designated identically, the external main memory is selected by instruction MM, and the internal scratch-pad memory by instruction SM.

The contents of DP can be saved for up to 4 levels in the fixed stack region of the external main memory. This pointer is saved during the execution of instruction SDP, and is restored by instruction LDP.

When the data pointer stack is not used, the entire stack may be used as a program counter stack.


Fig. 1 External basic main memory \((Z=0)\) and RAM map
Table 1 Address designation of data pointer stack
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{\begin{tabular}{c} 
Value of data field during execution \\
of instructions SDP and LDP
\end{tabular}} & \multirow{2}{*}{\begin{tabular}{c} 
Stack DP \\
(file designated \\
by register \(Y\) )
\end{tabular}} \\
\hline\(I_{1}\) & 10 & C \\
\hline 0 & 0 & \(D\) \\
\hline 0 & 1 & E \\
\hline 1 & 0 & F \\
\hline 1 & 1 & \\
\hline
\end{tabular}

\section*{SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER}

\section*{Accumulator (Register A), Carry Flag CY}

Register \(A\) is an accumulator forming the central unit of a 4-bit-wide microcomputer. Data processing operations such as arithmetic, data transfer, data exchange, data conversion, input/output, etc. are executed principally with this register.

The carry flag CY stores the carry or borrow from the most significant bit of the arithmetic unit in the execution of specific arithmetic instructions, and is available for multipurpose uses as a one-bit flag.

\section*{Auxiliary Register (Register B)}

Register B is composed of four bits. It is employed for bit operating functions, temporary memory of four-bit data and transfer of eight-bit data when coupled with register A, etc.

\section*{Four-Bit Arithmetic Logic Unit (ALU)}

This unit carries out four-bit arithmetic and logical functions, and is composed of a four-bit adder and a logic circuit associated with it. It carries out addition, complement conversion, logic arithmetic comparison, arithmetic comparison, bit processing, etc.

\section*{General-Purpose Registers Q, R, S, and T}

These general-purpose registers comprise a set of four 8 -bit shift registers. When using combinations of functions such as serial input, serial output, parallel input and parallel output, by properly selected instructions, they are employed for data transfer between register A and register B, data transfer between output ports or input/output ports, data storage of the data field of the ROM value ( 8 bits), transmission of internal serial data, receiving of external serial data, etc.

Table 2 Relationship between input/output address N and general-purpose registers
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Input/output \\
address
\end{tabular} & \begin{tabular}{c} 
Immediate data \(N\) in execution of the \\
instructions BMAB TNAB TPRN and TRPN
\end{tabular} & \begin{tabular}{c} 
General- \\
purpose \\
register to \\
be selected
\end{tabular} \\
\hline\(N\) & \(I_{1}\) & \(I_{0}\) & Register Q \\
\hline 0 & 0 & 0 & Register R \\
\hline 1 & 0 & 1 & Register S \\
\hline 2 & 1 & 0 & Register T \\
\hline 3 & 1 & 1 & \\
\hline
\end{tabular}

Instruction OPI loads one of the four general-purpose registers selected by the input/output address N with the value ( 8 bits) of the data field. The input/output address \(N\) is latched with the contents of the lower 2 bits of the data field in the execution of the instructions BMAB, TNAB, TABN, TPRN and TRPN and determines the register which loads data in the execution of the instruction OPI.

When the general-purpose registers are used as a single 32-bit shift register, four kinds of modes as shown in Table 3 can be set by instruction SMR1.

\section*{Mode Register}

The mode register is composed of 8 bits, and can select operation modes and functions, etc. of the associated input port or output port by setting or resetting the mode flag corresponding to a bit in register A.

The mode setting by the instruction SMR is shown in Table 4.

The mode setting by instruction SMR1 is shown in Table 5.

\section*{Interrupt Function}

This microcomputer has a hardware interrupt function for four conditions by one-level. The interrupt requests comprise: the RESET signal; the interrupt request signals INT \(A_{A}\) and \(\mathrm{INT}_{\mathrm{B}}\) as external signals; and the interrupt request signal \(I N T_{T}\) by the internal event counter.

The fixed addresses to be jumped to and the priority order of four factors in the interrupt request are defined as follows:
(1) In case of by reset signal RESET page 0 , address 0
(2) In case of interrupt signal \(\mathrm{INT}_{\mathrm{A}}\) page 0 , address 2
(3) In case of interrupt signal \(I N T_{T}\) page 0 , address 8
(4) In case of interrupt signal \(I N T_{B}\) page 0 , address 4

A RESET signal restores the hardware to the initial state, independent of any current instruction.

In an interrupt enable state, the interrupt is accepted at the rising edge of interrupt request signals \(\mathrm{INT}_{A}\) and \(\mathrm{INT}_{B}\). When an interruption is requested in an interrupt disable state, the interrupt is not executed. If the interrupt disable state is removed thereafter and a corresponding interrupt enable instruction is executed, the interrupt routine will be

Table 3 Mode setting by instruction SMR 1; when the general-purpose registers are employed as a 32-bit shift register
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Mode flag} & SDM & 0 & 0 & 1 & 1 \\
\hline & RVM & 0 & 1 & 0 & 1 \\
\hline \multicolumn{2}{|l|}{DATA pin} & Input & Output & Output & Output \\
\hline \multicolumn{2}{|l|}{CLK pin} & Floating & Input (rising edge trigger) & Output (gernated by timer 2) & Output (generated by shift instruction) \\
\hline \multirow[b]{2}{*}{Shift data input} & SST, RST & Immediate field data & \multirow[t]{2}{*}{O input independent of executable instruction} & Immediate field data & Immediate field data \\
\hline & IST & DATA pin output & & DATA pin output & DATA pin output \\
\hline \multicolumn{2}{|l|}{Shift clock pulse} & Instructions SST, RST IST & CLK input & Instructions SST, RST, IST & Instructions SST, RST, IST \\
\hline \multicolumn{2}{|l|}{Transmission receiving} & Receiving (only in instruction IST) & Transmission & Transmission & Transmission \\
\hline
\end{tabular}
executed immediately because the interrupt request has been held in the latch. The current interrupt request, held in a latch during the interrupt disable state, is reset by the interrupt disable instruction.

When two and more interrupt requests of four factors occur simultaneously, the interrupt processing is by order
of the highest priority routine. The interrupt request of lower priority order is held in the corresponding latch in an interrupt disable state. When the interrupt disable state is removed by the interrupt enable instruction (after completion of the interrupt process of upper priority order), the interrupt request of next lower priority is initiated.

Table 4 SMR mode setting
\begin{tabular}{|c|c|c|c|c|}
\hline Bits of register A & Mode flag (contents of register A are stored) & Status & Function & Mode flag at reset \\
\hline \multirow[b]{2}{*}{\(\mathrm{A}_{0}\)} & \multirow[b]{2}{*}{IMQ} & 0 & Port Q is used as an 8 -bit input port & \multirow{2}{*}{0} \\
\hline & & 1 & Port Q is used as an 8 -bit output port & \\
\hline \multirow[b]{2}{*}{\(A_{1}\)} & \multirow[b]{2}{*}{LCD} & 0 & For output port U. only instruction cat set port U. & \multirow[b]{2}{*}{0} \\
\hline & & 1 & For output port U, instructions TPRN and TPRA for port \(Q, R, S\) and T can also set port U. & \\
\hline \multirow[b]{2}{*}{\(A_{2}\)} & \multirow{2}{*}{IMR1} & 0 & Port \(R_{1}\) is used as a 4-bit input port & \multirow{2}{*}{0} \\
\hline & & 1 & Port \(R_{1}\) is used as a 4-bit output port & \\
\hline \multirow[b]{2}{*}{\(\mathrm{A}_{3}\)} & \multirow[b]{2}{*}{IMR2} & 0 & Port \(R_{2}\) is used as a 4-bit input port & \multirow[b]{2}{*}{0} \\
\hline & & 1 & Port \(R_{2}\) is used as a 4-bit output port & \\
\hline
\end{tabular}

Table 5 SMR 1 mode setting
\begin{tabular}{|c|c|c|c|c|}
\hline Bits of register A & Mode flag (contents of register A are stored) & Status & Function & Mode flag at reset \\
\hline \multirow[b]{2}{*}{\(\mathrm{A}_{0}\)} & \multirow[b]{2}{*}{TMM} & 0 & Event mode, event counter is used with EC input. & \multirow[b]{2}{*}{0} \\
\hline & & 1 & Timer mode, event counter is used in combination with timer 2. & \\
\hline \multirow{2}{*}{\(A_{1}\)} & \multirow{2}{*}{BF} & 0 & All signals ( \(A_{11} \sim A_{0}, D_{3} \sim D_{0}, O D\) and \(R / W\) ) for external main memory. (RAM) are put in floating. & \multirow{2}{*}{0} \\
\hline & & 1 & All signals ( \(A_{11} \sim A_{0}, D_{3} \sim D_{0}\), \(O D\) and \(R / W\) ) for external main memory (RAM) are activated. & \\
\hline \multirow{2}{*}{\(\mathrm{A}_{2}\)} & \multirow{2}{*}{RVM} & 0 & \multirow[b]{4}{*}{When the general-purpose registers are used as a 32 -bit shift register, functions of transmission/receiving, terminals DATA and CLK are employed properly by RVM, SDM flags. For further details, refer to explanation of the general-purpose register.} & \\
\hline & & 1 & & \\
\hline \multirow[b]{2}{*}{\(A_{3}\)} & \multirow[b]{2}{*}{SDM} & 0 & & \multirow{2}{*}{0} \\
\hline & & 1 & & \\
\hline
\end{tabular}

\section*{Timers and Event Counter}

This block is composed of a 14 -bit timer 1, a 4-bit timer 2 and a 4-bit event counter.

Timer 1 is a standard timer that continuously counts the frequency \(X_{I N}\), divided by fourteen. The timer performs accurate counting and the period is given by the following formula:
(Fundamental output frequency \(\mathrm{X}_{\text {IN }}\) ) \(\times\)
\(2^{5}\left(T M_{L}\right) \times 2^{4}\left(T M_{M}\right) \times 2^{5}\left(T M_{H}\right)=\) cycle time of timer 1
By the continuous use of instructions TATM and TBTM, the contents of \(T M_{M}\) are stored in register \(B\), the contents of the lower 4 bits of \(T M_{H}\) in register \(A\), and the high-order bit of \(\mathrm{TM}_{\mathrm{H}}\) in carry flag CY , respectively. The contents of timer 1 can be accessed. Instruction


Fig. 2 Outline of timer 1 configuration
RTM clears the contents of timer 1 and resets it to 0 .
Timer 2 is composed of a 4-bit counter and a 4-bit latch. The contents of register A are stored as the starting value in the latch and the counter by an STM instruction, whereupon counting down starts in synchronization with each machine cycle. When the contents of the counter become F during countdown, the pre-programmed starting value is restored in the counter from the latch.

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER


Fig. 3 Outline configuration of timer 2 and event counter

The cycle period of timer 2 is given by the following formula:

Machine cycle \(\times\left[1+\left(2^{0} \sim 2^{4}\right)\right]\)
Where the timer mode is set by SMR1 instruction, timer 2 is connected to the event counter. Every time the contents of timer 2 become \(F\) the event counter counts down once. For the event counter, the contents of register \(A\) can be stored in the counter and used as a starting value by using instruction SEC.

When the event mode is set using instruction SMR1, the event counter is counted down by sensing the rising edge of external event counter input EC.

In both timer mode and event mode, the event counter is counted down from a starting value, and an interrupt request signal is generated when the contents become \(F\).

The time necessary for \(\mathrm{NT}_{\mathrm{T}}\) generation from the starting value is given by the following formulas:

\section*{Timer mode}

Machine cycle \(\times\left[1+\left(2^{0} \sim 2^{4}\right)\right] \times\left(2^{0} \sim 2^{4}\right)\)
Event mode
EC input period \(\times\left(2^{0} \sim 2^{4}\right)\)

\section*{Reset Function}

Applying a low-level input to the RESET input pin for 3 machine cycles or more causes the reset state. Power-on reset is provided by such circuit as shown in Fig. 4.


Fig. 4 Power-on reset circuit

\section*{Clock Generation Circuit}

Clock pulses are easily generated by connecting an external IF ceramic filter between the pins \(X_{\text {IN }}\) and \(X_{\text {OUT }}\). An example of such as circuit is shown in Fig. 5. If the clock signal is to be supplied from an external source, the clock source should be connected to pin \(X_{I_{N}}\), leaving the \(X_{\text {OUT }}\) pin open. An example of such circuit is shown in Fig. 6.


Fig. 5 External oscillation element connections


Fig. 6 Exteranl clock input circuit (Note 1)
```

Note 1. Low and high jnput levels should be set such that

```
input level \(=0 \sim 0.8 \mathrm{~V}\)
Output level \(=V_{C C} \sim\left(V_{C C}-0.8\right)_{V}\)
and such that the duty cycle is 40 to \(60 \%\) with respect
to the \(X_{I N}\) input.

MACHINE INSTRUCTIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Item
Clas-
sifi-
cation & Symbol & \begin{tabular}{c} 
Code \\
\hline\(\left.191817161514\right|_{13121110}\) \\
\hline 0010000010
\end{tabular} & 16 mai notation &  & (1) & Function & Skip conditions &  \\
\hline \multirow{15}{*}{} & MM & 0010000010 & 082 & 1 & 1 & (MF) \(\leftarrow 1\), Selects external main memory & - & - \\
\hline & SM & 0010000000 & 080 & 1 & 1 & (MF) \(\leftarrow 0\), Selects internal scratch-pad memory & - & - \\
\hline & LY y & 011000 yyyy & 18y & 1 & 1 & ( Y ) \(\leftarrow \mathrm{y}, \quad\) where \(\mathrm{y}=0 \sim 15\) & Consecutively described & - \\
\hline & LX \(\quad\) x & 011011 xxxx & 1 Bx & 1 & 1 & (X) \(\leftarrow \mathrm{x}\), where \(\mathrm{x}=0 \sim 15\) & Consecutively described & - \\
\hline & \(L Z z\) & 011010 zzzz & 1 Az & 1 & 1 & \((Z) \leftarrow z, \quad\) where \(z=0 \sim 15\) & Consecutively described & - \\
\hline & INY & 0001111100 & 07C & 1 & 1 & \((Y) \leftarrow(Y)+1\) & \((Y)=0\) & - \\
\hline & DEY & 0001111000 & 078 & 1 & 1 & \((Y) \leftarrow(Y)-1\) & \((Y)=15\) & - \\
\hline & TAY & 0000100000 & 020 & 1 & 1 & \((\mathrm{A}) \leftarrow(\mathrm{Y})\) & - & - \\
\hline & TAX & 0000100010 & 022 & 1 & 1 & \((\mathrm{A}) \leftarrow(\mathrm{X})\) & - & - \\
\hline & TAZ & 0000100011 & 023 & 1 & 1 & \((\mathrm{A}) \leftarrow(\mathrm{Z})\) & - & - \\
\hline & TYA & 0001000000 & 040 & 1 & 1 & \((\mathrm{Y}) \leftarrow(\mathrm{A})\) & - & - \\
\hline & TXA & 0001000010 & 042 & 1 & 1 & \((X) \leftarrow(A)\) & - & - \\
\hline & TZA & 0001000011 & 043 & 1 & 1 & \((Z) \leftarrow(A)\) & - & - \\
\hline & SDP & 000111 01j & 074 & 1 & 3 & \((\mathrm{Mj}) \leftarrow(\mathrm{DP}), \quad\) where \(\mathrm{j}=0 \sim 3\) & - & - \\
\hline & LDP j & 001111 01j & \[
\begin{array}{r}
\text { OF } 4 \\
+ \\
i
\end{array}
\] & 1 & 3 & \((\mathrm{DP}) \leftarrow(\mathrm{Mj}), \quad\) where \(\mathrm{j}=0 \sim 3\) & - & - \\
\hline \multirow{10}{*}{} & TSM & 0010111100 & OBC & 1 & 1 & \((S M(D P)) \leftarrow(M M(D P))\) & - & - \\
\hline & TSMI & 0011111100 & OFC & 1 & 1 & \((S M(D P)) \leftarrow(M M(D P)),(Y) \leftarrow(Y)+1\) & \((Y)=0\) & - \\
\hline & TMS & 0010111110 & OBE & 1 & 1 & \((M M(D P)) \leftarrow(S M(D P))\) & - & - \\
\hline & TMSI & 0011111110 & OFE & 1 & 1 & \((M M(D P)) \leftarrow(S M(D P)),(Y) \leftarrow(Y)+1\) & \((Y)=0\) & - \\
\hline & TAB & 0010100000 & OAO & 1 & 1 & \((\mathrm{A}) \leftarrow(\mathrm{B})\) & - & - \\
\hline & TBA & 0011000000 & OCO & 1 & 1 & \((B) \leftarrow(A)\) & - & - \\
\hline & TASP & 0010100010 & OA2 & 1 & 1 & \((A) \leftarrow(S P)\) & - & - \\
\hline & TSPA & 0011000010 & OC2 & 1 & 1 & \((S P) \leftarrow(A)\) & - & - \\
\hline & TACM & 0010000100 & 084 & 1 & 1 & \((A) \leftarrow(N, M F, C Y)\), where \(A_{3-2}=N, A_{1}=M F, A_{0}=C Y\) & - & - \\
\hline & TCMA & 0011001100 & OCC & 1 & 1 & \((N, M F, C Y) \leftarrow(A)\), where \(A_{3 \sim 2}=N, A_{1}=M F, A_{0}=C Y\) & - & - \\
\hline \multirow{12}{*}{} & TAM \({ }^{\text {j }}\) & 000010 01j \({ }^{\text {j }}\) & \[
\begin{array}{r}
024 \\
+
\end{array}
\] & 1 & 1 & \begin{tabular}{l}
( \(A\) ) - (M(DP)), \\
\((X) \leftarrow(X) \forall j, \quad\) where,\(j=0 \sim 3\)
\end{tabular} & - & - \\
\hline & XAM j & 00011001 j & 064 & 1 & 1 & \((A) \longleftrightarrow(M(D P))\) & - & - \\
\hline & & & j & & & \((\mathrm{X}) \leftarrow(\mathrm{X}) \not \mathrm{\nabla} \mathrm{j}\), where, \(\mathrm{j}=0 \sim 3\) & & \\
\hline & XAMD \(\mathbf{j}\) & 00011010 ji & 068 & 1 & 1 & \((A) \longleftrightarrow(M(D P)),(Y) \leftarrow(Y)-1\) & \((Y)=15\) & - \\
\hline & & & & & & \((X) \leftarrow(X) \forall j\), where \(j=0 \sim 3\) & & \\
\hline & XAMI j & 00011011 jj & 06 C & 1 & 1 & \((A) \longleftrightarrow(M(D P)), \quad(Y) \leftarrow(Y)+1\) & \((Y)=0\) & - \\
\hline & & & \({ }_{\mathbf{j}}^{+}\) & & & \((\mathrm{X}) \leftarrow(\mathrm{X}) \forall \mathrm{j}, \quad\) where \(\mathrm{j}=0 \sim 3\) & & \\
\hline & XAMD1 \(\mathbf{j}\) & 001110 10j j & OE8 & 1 & 1 & \((\mathrm{A}) \longleftrightarrow(\mathrm{M}(\mathrm{DP})), \quad(Y) \leftarrow(Y)-1\) & \((Y)=3,7,11,15\) & - \\
\hline & & & & & & \((X) \leftarrow(X) \forall \mathrm{j}\), where \(\mathrm{j}=0 \sim 3\) & & \\
\hline & XAMI1 j & 00111011 jj & OEC & 1 & 1 & \((A) \leftrightarrow(M(D P)), \quad(Y) \leftarrow(Y)+1\) & \((Y)=4,8,12,0\) & - \\
\hline & & & & & & \((X) \leftarrow(X) \forall \mathrm{j}\), where \(\mathrm{j}=0 \sim 3\) & & \\
\hline & TMA & 0001000100 & 044 & 1 & 1 & \((M(D P)) \leftarrow(A)\) & & \\
\hline \multirow{9}{*}{} & LA \(n\) & 011001 nnnn & \(19 n\) & 1 & 1 & \((A) \leftarrow n\), where, \(\mathrm{n}=0 \sim 15\) & Consecutively described & - \\
\hline & AM & 0001100000 & 060 & 1 & 1 & (A) \(\leftarrow(A)+(M(D P))\) & - & - \\
\hline & AMC & 0001100010 & 062 & 1 & 1 & \((A) \leftarrow(A)+(M(D P))+(C Y), \quad(C Y) \leftarrow\) Carry & - & 0/1 \\
\hline & AMCS & 0001100011 & 063 & 1 & 1 & \((A) \leftarrow(A)+(M(D P))+(C Y),(C Y) \leftarrow\) Carry & Carry \(=1\) & 0/1 \\
\hline & A \(n\) & 000101 nnnn & 05n & 1 & 1 & \((\mathrm{A}) \leftarrow(\mathrm{A})+\mathrm{n}\), where, \(\mathrm{n}=0 \sim 15\) & Carry \(=0\) & -- \\
\hline & SC & 0010001010 & 08A & 1 & 1 & \((C Y) \leftarrow 1\) & - & 1 \\
\hline & RC & 0010001000 & 088 & 1 & 1 & \((\mathrm{CY}) \leftarrow 0\) & - & 0 \\
\hline & SZC & 0010111000 & OB8 & 1 & 1 & & \((C Y)=0\) & - \\
\hline & CMA & 0010111010 & OBA & 1 & 1 & \((\mathrm{A}) \leftarrow(\overline{\mathrm{A}})\) & - & - \\
\hline
\end{tabular}

M58494-XXXP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline  & Symbol &  & \[
\begin{array}{|c|}
\hline 16 \mathrm{mal\mid} \\
\text { notation }
\end{array}
\] & \[
\begin{array}{|c|}
\hline 0 \\
0 \\
0 \\
0 \\
3 \\
3 \\
3 \\
\hline
\end{array}
\] & \[
\begin{array}{|r|}
\hline \begin{array}{r}
0 \\
\\
0 \\
0 \\
2 \\
4 \\
\hline
\end{array} \\
\hline
\end{array}
\] & Function & Skip condition &  \\
\hline  & \begin{tabular}{l}
SB j \\
RB j \\
SZB j \\
SZM \(\mathbf{j}\)
\end{tabular} & 00100011 jj
00101011 jj
\(000011 \mathrm{c}^{0} \mathrm{jj}\)
\(000000 \mathrm{01j}\) &  & \begin{tabular}{l}
1 \\
1 \\
1 \\
1
\end{tabular} & \begin{tabular}{l}
1 \\
1 \\
1 \\
1
\end{tabular} & \[
\begin{aligned}
& (B(j)) \leftarrow 1, \quad \text { where }, j=0 \sim 3 \\
& (B(j)) \leftarrow 0, \quad \text { where }, j=0 \sim 3
\end{aligned}
\] & \begin{tabular}{l}
\[
\begin{array}{r}
(B(j))=0 \\
\text { where }, \quad j=0 \sim 3 \\
\left(M_{j}(D P)\right)=0
\end{array}
\] \\
where,\(j=0 \sim 3\)
\end{tabular} & -
-
- \\
\hline \[
\begin{aligned}
& \stackrel{y}{0} \\
& \stackrel{0}{\xi} \\
& 0 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
SEAM \\
SEY \(n\) \\
SEI n
\end{tabular} & \begin{tabular}{l}
0011100000 000001 nnnn \\
001001 nnnn
\end{tabular} & \begin{tabular}{l}
OEO \\
\(01 n\) \\
\(09 n\)
\end{tabular} & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & & \begin{tabular}{l}
\[
\begin{gathered}
(A)=(M(D P)) \\
(Y)=n
\end{gathered}
\] \\
where, \(n=0 \sim 15\) \\
(A) \(=n\) \\
where , \(n=0 \sim 15\)
\end{tabular} & -
-
- \\
\hline \multirow{3}{*}{\[
\begin{aligned}
& \stackrel{5}{\overleftarrow{0}} \\
& \stackrel{0}{0}
\end{aligned}
\]} & \begin{tabular}{l}
B \(x y\) \\
BL \(x y\)
\end{tabular} & \begin{tabular}{l}
\(010 x x x\) yyyy \\
11 0xxxyyyy
\end{tabular} & \[
\begin{aligned}
& 1 x y \\
& 3 x y
\end{aligned}
\] &  & 1
1 & \begin{tabular}{l}
\[
\begin{aligned}
& \left(P C_{L}\right) \leftarrow y, \quad\left(P C_{M}\right) \leftarrow x \\
& \quad \text { where } 16 x+y=0 \sim 127 \\
& \left(P C_{L}\right) \leftarrow y, \\
& \left(P C_{M}\right) \leftarrow\left(P_{0}, \quad x\right) \\
& \left(P C_{H}\right) \leftarrow\left(P_{4}, \quad P_{3}, P_{2}, P_{1}\right)
\end{aligned}
\] \\
where \(16 x+y=0 \sim 127\)
\end{tabular} &  & -
- \\
\hline & \begin{tabular}{l}
BA i \\
BMAB r
\end{tabular} & 0011010 ii
\[
00110010 \mathrm{rr}
\] &  &  & 1
1 & \begin{tabular}{l}
\[
\begin{aligned}
& \left(P C_{L}\right) \leftarrow\left(A_{0}, \quad i\right) \quad \text { where }, i=0 \sim 7 \\
& \left(P C_{M}\right) \leftarrow\left(P_{0}, \quad A_{3}, \quad A_{2}, A_{1}\right) \\
& \left(P C_{H}\right) \leftarrow\left(P_{4}, \quad P_{3}, \quad P_{2}, P_{1}\right) \\
& \left(P C_{L}\right) \leftarrow(A) \\
& \left(P C_{M}\right) \leftarrow(B) \\
& \left(P C_{H}\right) \leftarrow\left(P_{4}, P_{3}, P_{2}, P_{1}\right)
\end{aligned}
\] \\
but returns unconditionally after one machine cycle. Input/output address \(r=0 \sim 3\) designates general-purpose register
\end{tabular} &  & - \\
\hline & \begin{tabular}{l}
LP p \\
TPAC \\
TACP
\end{tabular} & \begin{tabular}{l}
01 110p pppp \\
0011000100 \\
0010100100
\end{tabular} & \[
\begin{array}{r}
1 C P \\
+ \\
p \\
0 C 4 \\
0 A 4
\end{array}
\] & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & 1 & \[
\begin{aligned}
& (P) \leftarrow p \quad \text { where }, p=0 \sim 31 \\
& (P) \leftarrow(C Y, A) \\
& (C Y, A) \leftarrow(P)
\end{aligned}
\] & Consecutively described & -
-
- \\
\hline \(\overline{\overline{8}}\)
0
0
0
\(\overline{3}\)
0
0 & \begin{tabular}{l}
\[
\text { BM } x y
\] \\
BMA i
\end{tabular} & \begin{tabular}{l}
11 1xxxyyyy \\
0011011 ii
\end{tabular} & \[
\begin{gathered}
38 y \\
+ \\
\mathbf{x} \\
\\
\\
\\
\text { 0D8 } \\
+ \\
\mathbf{j}
\end{gathered}
\] & 1
1 & 3

3 & \[
\begin{aligned}
& \left(P C_{L}\right) \leftarrow y \\
& \left(P C_{M}\right) \leftarrow\left(P_{0}, x\right), \text { where } 16 x+y=0 \sim 127 \\
& \left(P C_{H}\right) \leftarrow\left(P_{4}, P_{3}, P_{2}, P_{1}\right) \\
& (M(S P)) \leftarrow(P C) \\
& (S P) \leftarrow(S P)+1 \\
& \left(P C_{L}\right) \leftarrow\left(A_{0}, i\right), \text { where }, \quad i=0 \sim 7 \\
& \left(P C_{M}\right) \leftarrow\left(P_{0}, A_{3}, A_{2}, A_{1}\right) \\
& \left(P C_{H}\right) \leftarrow\left(P_{4}, P_{3}, P_{2}, P_{1}\right) \\
& (M(S P)) \leftarrow(P C) \\
& (S P) \leftarrow(S P)+1
\end{aligned}
\] & -

- & - \\
\hline \multirow{3}{*}{} & RT & 0011111000 & OF 8 & 1 & 3 & \[
\begin{aligned}
& (P C) \leftarrow(M(S P)) \\
& (S P) \leftarrow(S P)-1
\end{aligned}
\] & , & - \\
\hline & RTS & \[
0011111010
\] & OFA & 1 & 4 & \[
\begin{aligned}
& (P C) \leftarrow(M(S P)) \\
& (S P) \leftarrow(S P)-1 \\
& (P C) \leftarrow(P C)+1
\end{aligned}
\] & Unconditionally & - \\
\hline & RTI & 0011111001 & OF9 & 1 & 3 & \[
\begin{aligned}
& (P C) \leftarrow(M(S P)) \\
& (S P) \leftarrow(S P)-1
\end{aligned}
\] & - & - \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|}
\hline Symbol & Details & Symbol & Details \\
\hline A & 4-bit register (accumlator) & \(P\left(R_{2}\right)\) & 4-bit port \(\mathrm{R}_{2}\) \\
\hline \(A_{1}\) & Indicates the bits of register A. Where i \(=0 \sim 3\) & \(P(Q)\) & 8 -bit port Q \\
\hline B & 4-bit auxiliary register & R(AlI) & Indicates all the 8-bit registers. Q, R, S, T (32-bit) \\
\hline B(i) & The bit of register B addressed when \(\mathrm{j}=0 \sim 3\) & & \\
\hline CY & 1-bit carry flag & \(R(r)\) & The register selected by r ( r corresponds with registers \(Q, R, S\), and \\
\hline D & 4 -bit input/output port (3-state) & & T where \(\mathrm{r}=0 \sim 3\) ) \\
\hline DATA & 1 -bit input/output port for serial data & \(R\left(Q_{0}\right)\) & 1st bit of register Q \\
\hline DP & 12-bit data pointer composed of registers \(X, Y\) and \(Z\) & R/W & 1 -bit output port which is used for the write signal of the external \\
\hline EVC & 4-bit event counter & & main memory \\
\hline M (DP) & 4-bit data memory addressed by the data pointer DP & SM(DP) & The 4-bit internal scratch-pad memory addressed by the data pointer DP \\
\hline Mj & 12-bit data from the scratch-pad memory addressed by \(i=0 \sim 3\) & SP & 4-bit stack pointer \\
\hline & (data pointer number in the fixed area) & TMI & 14-bit counter composed of \(T M_{L}, T M_{M}\) and \(T M_{H}\) counters \\
\hline \(M j(D P)\) & 4-bit data from external memory addressed by the contents data pointer DP, where \(j=0 \sim 3\) & TML & 5-bit counter \\
\hline & & TM M & 4 -bit counter \\
\hline MF & 1 -bit flat for selection of internal scratch-pad memory (MF \(\leftarrow Q\) at & TM \({ }_{\text {H }}\) & 5 -bit counter \\
\hline & instruction SM) or external main memory (MF \(\leftarrow 1\) at instruction & TM \(\mathrm{H}_{1}\) & Indicates the bit of \(T M_{H}\) counter, where \(\mathrm{i}=0 \sim 4\) \\
\hline & MM) & TM2 & 4 -bit counter \\
\hline MM (DP) & 4-bit external main memory data addressed by the data pcinter DP & U & 4-bit output port (3-state) \\
\hline M (SP) & 12-bit data from external memory addressed by the stack pointer SP (return address stored in the fixed area) & x & 4 -bit register where \(X=0 \sim 15\), addressing the field of 16 words by 4 bits per file. \\
\hline MR & 4-bit mode flag (IMQ, LCD, IMR1, MMR2) & Y & 4-bit register where \(Y=0 \sim 15\), which addresses the word unit of 16 \\
\hline MR1 & 4-bit mode flag (TMM, BF, RVM, SDM) & & words by 4 bits. \\
\hline r & Input/output address to select one of the general-purpose registers \(O, R, S\) and \(T(r=0 \sim 3)\) & z & 4-bit register where \(Z=0 \sim 15\), which addresses 16 files \(\times 16\) words \(\times 4\) bits \\
\hline OD & 1 -bit output port used fol the read signal for external main memory & & \\
\hline & & iii & 3-bit binary variable \\
\hline P & 5-bit page register & ii & 2-bit binary constant \\
\hline P & Indicates the bits of register P, where \(\mathrm{i}=0 \sim 4\) & nnnn & 4-bit binary constant \\
\hline PC & 12-bit program counter composed of counters \(\mathrm{PC}_{\mathrm{L}}, \mathrm{PC}_{\mathrm{M}}\) and \(\mathrm{PC}_{H}\) & ppppp & 5-bit binary constant \\
\hline & & rr & 2-bit binary constant \\
\hline PG & 4-bit counter & ssss ssss & 8-bit binary constant \\
\hline \(\mathrm{PC}_{\mathrm{M}}\) & 4-bit counter & xxxx & 4 -bit binary variable \\
\hline \(\mathrm{PC}_{\mathrm{H}}\) & 4-bit counter & yyyy & 4-bit binary variable \\
\hline \(P(\) All \()\) & Indicates all the 8-bit ports. O, R, S, T (32-bit) & zzzz & 4 -bit binary variable \\
\hline \(P(r)\) & The port selected by r (corresponds with ports \(Q, R, S\), and \(T\) at \(r\) \(=0 \sim 3)\) & & \\
\hline \(P\left(R_{1}\right)\) & 4-bit port \(\mathrm{R}_{1}\) & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & 000000 & 000001 & 000010 & 000011 & 000100 & 000101 & 000110 & 000111 & 001000 & 001801 & 001010 & 001011 & 1001100 & 001101 & 001110 & 001111 & \[
\left[\begin{array}{ll}
0 & 0000 \\
01 & 1 \\
0 & 0111
\end{array}\right]
\] & 011000 & 011001 & 011010 & 011011 & \[
\left[\begin{array}{ll}
01 & 100 \\
0 & 1 \\
1 & 101
\end{array}\right]
\] & \multicolumn{2}{|l|}{\(\left\lvert\,\)\begin{tabular}{ll}
01 & 1110 \\
01 & 10 \\
01 & 1111
\end{tabular} 100000\right.} & \[
\left[\begin{array}{ll}
1 & 0000 \\
1 & 0 \\
1 & 0111
\end{array}\right]
\] & \[
\begin{array}{|ll|}
\hline 11 & 1000 \\
11 & 11111
\end{array}
\] \\
\hline & & 00 & 01 & 02 & 03 & 04 & 05 & 06 & 07 & 08 & 09 & OA & OB & 0 C & 00 & OE & OF & 10-17 & 18 & 19 & 1A & 1 B & \(10 \sim 10\) & IE \(\sim 1 F\) & 20~2F & \(30 \sim 37\) & 38~3F \\
\hline 0000 & 0 & NOP & \[
\begin{gathered}
\text { SEY } \\
0 \\
\hline
\end{gathered}
\] & TAY & - & TYA & \[
\begin{aligned}
& \text { A } \\
& 0
\end{aligned}
\] & AM & \[
\begin{gathered}
\text { TRPN } \\
0
\end{gathered}
\] & SM & \[
\begin{gathered}
\text { SEI } \\
0
\end{gathered}
\] & TAB & TPRA & TBA & \[
\begin{gathered}
\text { BA } \\
0
\end{gathered}
\] & SEAM & \[
\begin{gathered}
\text { TPRN } \\
u
\end{gathered}
\] & B & \[
\begin{gathered}
L Y \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { LZ } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { LX } \\
0
\end{gathered}
\] & LP & - & OPI & BL & B M \\
\hline 0001 & 1 & CLP & \[
\begin{array}{c|}
\hline \text { SEY } \\
1
\end{array}
\] & * & - & * & \[
\begin{array}{r}
\text { A } \\
1
\end{array}
\] & * & \[
\begin{gathered}
\text { TRPN } \\
1
\end{gathered}
\] & * & \[
\begin{gathered}
\text { SEI } \\
1
\end{gathered}
\] & * & * & * & \[
\begin{gathered}
B A \\
1
\end{gathered}
\] & * & \begin{tabular}{l}
TPRN \\
1
\end{tabular} & B & \[
\begin{gathered}
\text { LY } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\llcorner Z \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { LX } \\
1
\end{gathered}
\] & LP & - & OPI & BL & BM \\
\hline 0010 & 2 & - & \[
\begin{gathered}
\text { SEY } \\
2
\end{gathered}
\] & TAX & - & TXA & \[
\begin{aligned}
& A \\
& 2
\end{aligned}
\] & AMC & \[
\begin{gathered}
\text { TRPN } \\
2
\end{gathered}
\] & MM & \[
\begin{gathered}
\text { SEI } \\
2
\end{gathered}
\] & TASP & * & TSPA & \[
\begin{gathered}
B A \\
2
\end{gathered}
\] & * & \[
\left\lvert\, \begin{gathered}
\text { TPRN } \\
2
\end{gathered}\right.
\] & B & \[
\begin{gathered}
L Y \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
2
\end{gathered}
\] & \[
\begin{gathered}
L Z \\
2
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LX} \\
2 \\
\hline
\end{gathered}
\] & LP & - & OPI & BL & BM \\
\hline 0011 & 3 & - & \[
\begin{array}{c|}
\hline \mathrm{SEY} \\
3 \\
\hline
\end{array}
\] & TAZ & - & TZA & \[
\begin{aligned}
& A \\
& 3
\end{aligned}
\] & AMCS & \[
\begin{gathered}
\text { TRPN } \\
3
\end{gathered}
\] & * & \[
\begin{gathered}
\text { SEI } \\
3 \\
\hline
\end{gathered}
\] & * & * & * & \[
\begin{gathered}
\text { BA } \\
3 \\
\hline
\end{gathered}
\] & * & \[
\begin{gathered}
\text { TPRN } \\
3
\end{gathered}
\] & B & \[
\begin{gathered}
\text { LY } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LZ} \\
3
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LX} \\
3
\end{gathered}
\] & LP & - & OPI & BL & BM \\
\hline 0100 & 4 & \[
\begin{gathered}
\text { SZM } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
4
\end{gathered}
\] & \[
\begin{gathered}
\text { TAM } \\
0
\end{gathered}
\] & SMR & TMA & A & \[
\begin{gathered}
\text { XAM } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SDP } \\
0
\end{gathered}
\] & TACM & \[
\begin{gathered}
\text { SEI } \\
4
\end{gathered}
\] & TACP & RTM & TPAC & \[
\begin{gathered}
B A \\
4
\end{gathered}
\] & - & \[
\begin{gathered}
\text { LDP } \\
0
\end{gathered}
\] & B & \[
\begin{gathered}
\text { LY } \\
4
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
4 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\angle Z \\
4
\end{gathered}
\] & \[
\begin{gathered}
\text { LX } \\
4
\end{gathered}
\] & LP & - & OPI & BL & B M \\
\hline 0101 & 5 & \[
\begin{gathered}
\text { SZM } \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { TAM } \\
\hline
\end{gathered}
\] & * & * & \[
\begin{gathered}
A \\
5
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { SDP } \\
1 \\
\hline
\end{gathered}
\] & * & \[
\begin{gathered}
\text { SEI } \\
5 \\
\hline
\end{gathered}
\] & * & * & * & \[
\begin{gathered}
B A \\
5
\end{gathered}
\] & - & \[
\begin{gathered}
\text { LDP } \\
1
\end{gathered}
\] & B & \[
\begin{gathered}
\text { LY } \\
5
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
5
\end{gathered}
\] & \[
\begin{gathered}
\llcorner Z \\
5
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LX} \\
5
\end{gathered}
\] & LP & - & OPI & BL & B M \\
\hline 0110 & 6 & \[
\begin{gathered}
\text { SZM } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
6
\end{gathered}
\] & \[
\begin{gathered}
\text { TAM } \\
2
\end{gathered}
\] & SMR1 & * & \[
\begin{aligned}
& 4 \\
& 6
\end{aligned}
\] & \[
\begin{gathered}
\text { XAM } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { SDP } \\
2
\end{gathered}
\] & * & \[
\begin{gathered}
\text { SEI } \\
6
\end{gathered}
\] & - & - & SEC & \[
\begin{gathered}
\mathrm{BA} \\
6 \\
\hline
\end{gathered}
\] & - & \[
\begin{gathered}
\text { LDP } \\
2
\end{gathered}
\] & B & \[
\begin{gathered}
\hline \text { LY } \\
6 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
6
\end{gathered}
\] & \[
\begin{gathered}
\llcorner Z \\
6
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LX} \\
6 \\
\hline
\end{gathered}
\] & LP & - & OPI & BL & BM \\
\hline 0111 & 7 & \[
\begin{gathered}
\text { SZM } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { TAM } \\
3
\end{gathered}
\] & * & * & \[
\begin{aligned}
& 4 \\
& 7
\end{aligned}
\] & \[
\begin{gathered}
\text { XAM } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { SDP } \\
3
\end{gathered}
\] & * & \[
\begin{gathered}
\text { SEI } \\
7
\end{gathered}
\] & TATM & - & STM & \[
\begin{gathered}
B A \\
7
\end{gathered}
\] & - & \[
\begin{gathered}
\text { LOP } \\
3 \\
\hline
\end{gathered}
\] & B & \[
\begin{gathered}
\text { LY } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LZ} \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { LX } \\
7
\end{gathered}
\] & LP & - & OPI & BL & BM \\
\hline 1000 & 8 & EIT & \[
\begin{gathered}
\text { SEY } \\
8
\end{gathered}
\] & \[
\begin{gathered}
\text { TABN } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SZB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { TNAB } \\
0
\end{gathered}
\] & \begin{tabular}{l}
A \\
8
\end{tabular} & \[
\begin{gathered}
\text { XAMD } \\
0
\end{gathered}
\] & DEY & RC & \[
\begin{gathered}
\text { SEI } \\
8
\end{gathered}
\] & IQ & szc & \[
\begin{gathered}
\text { BMAB } \\
0
\end{gathered}
\] & \[
\begin{array}{|c}
B M A \\
0
\end{array}
\] & \[
\begin{gathered}
\text { XAMD1 } \\
0
\end{gathered}
\] & RT & B & \[
\begin{gathered}
\text { LY } \\
8
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { LA } \\
8
\end{gathered}
\] & \[
\begin{gathered}
\llcorner Z \\
8
\end{gathered}
\] & \[
\begin{gathered}
\text { LX } \\
8
\end{gathered}
\] & LP & - & OPI & BL & BM \\
\hline 1001 & 9 & EIA & \[
\begin{gathered}
\text { SEY } \\
9
\end{gathered}
\] & \[
\begin{gathered}
\text { TABN } \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { SZB } \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { TNAB } \\
1 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 4 \\
& 9
\end{aligned}
\] & XAMD & * & * & \[
\begin{gathered}
\text { SEI } \\
9
\end{gathered}
\] & * & * & \[
\begin{gathered}
\mathrm{BMAB} \\
1
\end{gathered}
\] & \[
\begin{gathered}
B M A \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } \\
1
\end{gathered}
\] & RTI & B & \[
\begin{gathered}
\text { LY } \\
9
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
9
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LZ} \\
\mathbf{9}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LX} \\
9
\end{gathered}
\] & LP & - & OPI & BL & BM \\
\hline 1010 & A & EIB & \[
\begin{gathered}
\text { SEY } \\
10 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { TABN } \\
2 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { SZ8 } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { TNAB } \\
2 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \text { A } \\
& 10
\end{aligned}
\] & \[
\begin{gathered}
\text { XAMD } \\
2 \\
\hline
\end{gathered}
\] & * & SC & \[
\begin{gathered}
\text { SEI } \\
10 \\
\hline
\end{gathered}
\] & * & CMA & \[
\begin{gathered}
\text { BMAB } \\
2
\end{gathered}
\] & \[
\begin{gathered}
3 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } 1 \\
2
\end{gathered}
\] & RTS & B & \[
\begin{gathered}
\text { LY } \\
10 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
10 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { LZ } \\
10
\end{gathered}
\] & \[
\begin{gathered}
\text { LX } \\
10 \\
\hline
\end{gathered}
\] & LP & - & OPI & BL & BM \\
\hline 1011 & B & EIAB & \[
\begin{gathered}
\text { SEY } \\
11 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { TABN } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { SZB } \\
3 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { TNAB } \\
3 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 11
\end{aligned}
\] & \[
\begin{gathered}
\text { XAMD } \\
3
\end{gathered}
\] & * & * & \[
\begin{gathered}
\text { SEI } \\
11 \\
\hline
\end{gathered}
\] & * & * & \[
\begin{gathered}
\mathrm{BMAB} \\
3
\end{gathered}
\] & \begin{tabular}{c} 
BMA \\
3 \\
\hline
\end{tabular} & \[
\begin{gathered}
\text { XAMD1 } \\
3
\end{gathered}
\] & * & B & \[
\begin{gathered}
\text { LY } \\
11
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
11
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LZ} \\
11
\end{gathered}
\] & \[
\begin{gathered}
\text { LX } \\
11
\end{gathered}
\] & LP & - & OPI & BL. & B M \\
\hline 1100 & C & DIT & \[
\begin{gathered}
\text { SEY } \\
12 \\
\hline
\end{gathered}
\] & IR1 & SST & OD & \[
\begin{aligned}
& A \\
& 12
\end{aligned}
\] & XAMI
0 & INY & \[
\begin{gathered}
\text { SB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
12
\end{gathered}
\] & \[
\begin{gathered}
\text { RB } \\
0
\end{gathered}
\] & TSM & TCMA & \[
\begin{gathered}
\text { BMA } \\
4
\end{gathered}
\] & \[
\begin{array}{c|}
\hline \text { XAM } 11 \\
0
\end{array}
\] & TSMI & B & \[
\begin{gathered}
\text { LY } \\
12
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
12
\end{gathered}
\] & \[
\begin{array}{r}
\mathrm{LZ} \\
12
\end{array}
\] & \[
\begin{gathered}
\mathrm{LX} \\
12
\end{gathered}
\] & LP & - & OPI & BL & BM \\
\hline 1101 & D & DIA & \[
\begin{gathered}
\text { S EY } \\
13 \\
\hline
\end{gathered}
\] & IR2 & RST & * & \[
\begin{aligned}
& \text { A } \\
& 13
\end{aligned}
\] & \[
\left[\begin{array}{c}
\text { XAMI } \\
1
\end{array}\right.
\] & * & \[
\begin{gathered}
\text { SB } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
13
\end{gathered}
\] & \[
\begin{gathered}
\text { RB } \\
1 \\
\hline
\end{gathered}
\] & * & * & \[
\begin{gathered}
\text { BMA } \\
5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } 11 \\
1 \\
\hline
\end{gathered}
\] & * & B & \[
\begin{gathered}
\text { LY } \\
13 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
13
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LZ} \\
13
\end{gathered}
\] & \[
\begin{array}{r}
\text { LX } \\
13 \\
\hline
\end{array}
\] & LP & - & OPI & BL & BM \\
\hline 1110 & E & DIB & \[
\begin{gathered}
\text { S EY } \\
14 \\
\hline
\end{gathered}
\] & 10 & IST & Su & \[
\begin{aligned}
& \text { A } \\
& 14 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\text { XAMI } \\
2 \\
\hline
\end{gathered}
\] & * & \[
\begin{gathered}
\text { SB } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
14 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { RB } \\
2
\end{gathered}
\] & TM S & * & \[
\begin{gathered}
\text { BMA } \\
6 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { XAM11 } \\
2 \\
\hline
\end{array}
\] & TMSI & B & \[
\begin{gathered}
\text { LY } \\
14 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
14 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { LZ } \\
14 \\
\hline
\end{gathered}
\] & \[
\begin{array}{r}
\text { LX } \\
14 \\
\hline
\end{array}
\] & LP & - & OPI & BL & BM \\
\hline 1111 & F & DIAB & \[
\begin{gathered}
\text { S EY } \\
15 \\
\hline
\end{gathered}
\] & TBTM & * & * & \[
\begin{aligned}
& A \\
& 15
\end{aligned}
\] & \[
\begin{gathered}
\text { XAMI } \\
3
\end{gathered}
\] & * & \[
\begin{gathered}
\text { SB } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
15
\end{gathered}
\] & \[
\begin{gathered}
\text { RB } \\
3
\end{gathered}
\] & * & * & \[
\begin{gathered}
\text { BMA } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMII } 1 \\
3
\end{gathered}
\] & * & B & \[
\begin{gathered}
\text { LY } \\
15
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
15
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LZ} \\
15
\end{gathered}
\] & \[
\begin{array}{r}
\mathrm{LX} \\
15
\end{array}
\] & LP & - & OPI & BL & BM \\
\hline
\end{tabular}

Note: \(I_{3} \sim I_{0}\) indicate the low-order 4 bits of the machine code and \(I_{9} \sim I_{4}\) show the high-order 6 bits Hexadecimal expressions of the codes are also given. All instructions are one word.
* - : Do not use these codes.

\(\underset{\text { M58494-XXXP }}{\text { MITSUBISHI LSIs }}\)

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline VCC & Supply voltage & \multirow{3}{*}{With respect to \(\mathrm{V}_{\text {SS }}\)} & -0.3~6.0 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & \(-0.3 \sim V_{C C}+0.3\) & V \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & \(0 \sim V_{c c}\) & \(V\) \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operating free-air temperature range & & 0~50 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-40-125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(T_{\mathrm{a}}=0 \sim 50^{\circ} \mathrm{C}\right.\). unless ntherwise noted \()\)
\begin{tabular}{|l|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multirow{2}{*}{ Parameter } & \multicolumn{3}{|c|}{ Limits } & \multirow{2}{*}{ Unit } \\
\cline { 3 - 5 } & & Min & Nom & Max & \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5 & 5.5 & V \\
\hline \(\mathrm{~V}_{\mathrm{SS}}\) & Supply voltage & & 0 & & V \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & \(\mathrm{V}_{\mathrm{CC}}-0.8\) & & \(\mathrm{~V}_{\mathrm{CC}}\) & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage & 0 & & 0.8 & V \\
\hline \(\mathrm{f}_{(\phi)_{1}}\) & \begin{tabular}{l} 
Internal clock oscillation frequency (Delay time is not \\
taken into account by external RAM)
\end{tabular} & 100 & & 455 & kHz \\
\hline \(\mathrm{f}_{(\phi)_{2}}\) & \begin{tabular}{l} 
Internal clock oscillation frequency \\
(Standard external RAM is connected)
\end{tabular} & 100 & & 350 & kHz \\
\hline \(\mathrm{D}(\phi)\) & Clock duty cycle & 40 & 50 & 60 & \(\%\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T_{\mathrm{a}}=0 \sim 50^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{f}(\phi)=100 \sim 455 \mathrm{kHz}\right)\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline IOH & High-level output curreni & \(\mathrm{V}_{\mathrm{OH}}=\left(\mathrm{V}_{\mathrm{CC}}-0.8\right) \mathrm{V}\) & -0.36 & & & mA \\
\hline Iol & Low-level output current & \(\mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}\) & & & 0.36 & mA \\
\hline ICC & Supply current from \(\mathrm{V}_{\mathrm{CC}}\) & \begin{tabular}{l}
\[
\begin{aligned}
& f=455 \mathrm{kHz}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\
& \mathrm{Ta}=25^{\circ} \mathrm{C}
\end{aligned}
\] \\
Clock input applied from the external
\end{tabular} & & 0.4 & 1 & mA \\
\hline
\end{tabular}

BASIC TIMING DIAGRAM


Note: \(\triangle \triangle X X X\) The crosshatched area indicates invalid input

\section*{SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER}

\section*{DESCRIPTION}

The M58496-XXXP is a single-chip 4-bit microcomputer fabricated using CMOS technology. Its features are liquid crystal display direct drive circuit, current saving circuit for back-up of a 22 -stage frequency divider and RAM.

This device is designed for applications in which clock and liquid crystal display functions are included and where the low-power dissipation achieved by CMOS is especially important.

\section*{FEATURES}
- Single 5V power supply
- Basic machine instructions
- Basic instruction execution time (at 4.2 MHz liquid crystal frequency)
\(7.7 \mu \mathrm{~s}\)
- Memory capacity: ROM \(\qquad\) Internal RAM . . 128 words \(\times 4\) bits External RAM . . 256 words \(\times 4\) bits
- Internal crystal oscillation circuit
- Internal 22-stage frequency divider
- Low voltage detector circuit
- Internal current saving circuit while idling
- Subroutine nesting

3 levels
Internal timer: Prescaler . . 7 bits Timer . . . 4 bits
- Output ports for liquid crystal display segment signal (port LC) . . . . . . . . . . . . . . . 25 bits common signal (port COM) . . . . . . . . . . . . . . 4 bits
- I/O Ports (ports K and S) . . . . . . . . . . . . . . 4 bits \(\times 2\)
- Output port (port D) . . . . . . . . . . . . . . . . . 1 bit \(\times 11\)

- Output port (port F)

\author{
1 bit \(\times 8\)
}
- Output port (port P) . . . . . . . . . . . . . . . . . . 1 bit \(\times 2\)
- Interrupt function

4 factors, 1 level

\section*{APPLICATIONS}
- Electronic cash registers and calculators with printer
- Office machines, intelligent terminals and data terminals
- Electronic Games
- Electronic coin and changer machines
- Sewing machines


\title{
MITSUBISHI MICROCOMPUTERS M58496-XXXP
}

\section*{FUNCTION}

The M58496-XXXP consists of mask ROM and RAM, a 4-bit arithmetic logic unit, crystal oscillation circuit, 22stage frequency divider, power saving circuit, low voltage detector circuit, 4 -bit timer, interrupt circuit and a liquid crystal display direct drive circuit. The RAM capacity can easily be expanded by the external connection of 256 -word by 4 -bit CMOS RAM.

The ROM storage is organized as 16 pages of 128 words which is used mainly for programs. Addressing the ROM is done through the program counter. The address register is structured as a 7 -bit address register and a 4 -bit page register. The address register is counted up as nonbranching instructions are executed. When a nonbranching instruction at address 127 on a page is executed an overflow of the address register is produced. This carry (overflow) is disregarded so the page register is not counted up and the next instruction to be executed will come from address 0 on the same page.

When an interrupt request is accepted control is transferred to fixed addresses as follows: in case of an internal power on reset signal (RESET(ON)) the program is set to page 0 address 0 , for the \(I N T_{A}\) signal it is set to page 0 address 2, for the \(\operatorname{INT}_{B}\) signal it is set to page 0 address 4 and for the output signal \(I N T_{T}\) (second signal) of the 22stage frequency divider it is set to page 0 address 8.

The internal RAM which is configured as 8 files of 16 words is used for data storage and each word can be addressed. The internal RAM is addressed by a 7 -bit data pointer. The internal RAM can be augmented by external RAM consisting of up to 16 files of 16 words. The external

RAM is addressed by the 8 -bit combined register Y (4 bits) and register B (4 bits).

RAM addressing, register-to-register transfers, RAM-toaccumulator transfers, arithmetic operations, input/output operations and timer operation are performed mainly through register A (accumulator).

The current saving circuit used in conjunction with the 22 -stage frequency divider and RAM can be controlled by the PWOFF input and instruction.

The low voltage detector circuit is also active while the power source is a battery. Low voltage is sensed by the program and an indication can be output.

The output ports for direct drive of the liquid crystal display are port LC ( 25 terminals) and port COM ( 4 terminals). The liquid crystal display can be driven by \(1 / 4\) duty, \(1 / 3\) bias or \(1 / 3\) duty, \(1 / 3\) bias.

Output port \(D\) consists of 11 individually latched bits that can be used to output not only 1 -bit data but can also output data such as the contents of register Y of the data pointer and 8 -bit addresses for external RAM.

Output port F consists of 8 individually latched bits that can be used to output data. It can be set or reset by instructions.

Output port \(P\) consists of 2 terminals through which a synchronous signal of 1 machine cycle width can be output by instruction.

The combined 7-bit output of ports F and P can be used to directly fetch the contents of ROM addressed by the data field of an instruction.

The I/O ports K and S consist of 4 terminals through which data can be transferred to and from register \(A\).

\section*{PERFORMANCE SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Item} & Performance \\
\hline \multicolumn{3}{|l|}{Number of basic instructions} & 77 \\
\hline \multicolumn{3}{|l|}{Execution time of basic instructions} & \(7.7 \mu \mathrm{~s}\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{f}=4.1943 \mathrm{MHz}\right)\) \\
\hline \multicolumn{3}{|l|}{Clock frequency} & \(250 \sim 525 \mathrm{kHz}\) \\
\hline Memory Capacity & \multicolumn{2}{|l|}{\begin{tabular}{l}
ROM \\
Internal RAM \\
External RAM
\end{tabular}} & 2048 words \(\times 10\) bits 128 words \(\times 4\) bits 256 words \(\times 4\) bits \\
\hline \multirow{9}{*}{1/O Port} & LC & \multirow[t]{2}{*}{Liquid crystal display output} & \(25 \times 1\) bit \\
\hline & COM & & 4 bits \\
\hline & \multirow{2}{*}{K} & Input & 4 bits \\
\hline & & Output & 4 bits (Note 1) \\
\hline & \multirow[b]{2}{*}{S} & Input & 4 bits \\
\hline & & Output & 4 bits (Note 1) \\
\hline & D & Output & \(11 \times 1\) bit (open drain) \\
\hline & F & Output & \(8 \times 1\) bit (Note 1) \\
\hline & P & Output & \(2 \times 1\) bit (Note 1) \\
\hline \multicolumn{3}{|l|}{Frequency divider} & 22 -stage built in \\
\hline \multicolumn{3}{|l|}{Current saving circuit} & Built in \\
\hline \multicolumn{3}{|l|}{Low voltage detector} & Built in \\
\hline \multicolumn{3}{|l|}{Subroutine nesting} & 3 levels (including 1 level of interrupt) \\
\hline \multicolumn{3}{|l|}{Inter rupt request} & 4 factors, 1 level \\
\hline \multicolumn{3}{|l|}{Clock generation circuit} & Built in (4.1943 MHz crystal oscillator external) (Note 2) \\
\hline \multirow{2}{*}{Input/output port} & \multicolumn{2}{|l|}{Output voltage} & 6 V (max) \\
\hline & \multicolumn{2}{|l|}{Output current} & -0.4 mA (min.) \\
\hline \multirow[t]{2}{*}{Power supply voltage:} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}\)} & 5 V (nom) \\
\hline & \multicolumn{2}{|l|}{\(V_{\text {SS }}\)} & OV \\
\hline \multicolumn{3}{|l|}{Liquid crystal display driving supply voltage} & 0.8 V (nom) \\
\hline \multicolumn{3}{|l|}{Element structure} & CMOS \\
\hline \multicolumn{3}{|l|}{Package} & 72-pin plastic molded flat pack age \\
\hline \multirow[t]{2}{*}{Power dissipation (open output terminals)} & \multicolumn{2}{|l|}{In operation} & \(5 \mathrm{~mW}\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, 525 \mathrm{kHz}\right)\) \\
\hline & \multicolumn{2}{|l|}{In idle} & \(1.5 \mathrm{~mW}\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, 525 \mathrm{kHz}\right)\) \\
\hline
\end{tabular}

Note 1: Ports K, S, F, and \(P\) are connected to high-impedance pull-down resistors. When high driving current is required, external resistors are required.
2: External oscillator can be selected by mask option.
(1) 4.1943 MHz crystal oscillator
(2) 455 kHz ceramic oscillator

\section*{SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER}

\section*{PIN DESCRIPTION}
\begin{tabular}{|c|c|c|c|c|}
\hline Pin & Name & Input or output & At reset (internal power-on) & Function \\
\hline XIN & Source oscillation clock input & Input & - & \multirow[t]{2}{*}{Incorporates the clock oscillation circuit, for setting the frequency. An oscillation reference device such as a crystal oscillator is connected between \(X_{\mathbb{N}}\) and \(X_{O U T}\). When an external clock is used, connect the clock oscillation source to the \(X_{\text {IN }}\) pin and leave the \(X_{\text {OUT }}\) pin open.} \\
\hline Xout & Source oscillation clock output & Output & - & \\
\hline PWON & Internal power on input & Input & - & \multirow[t]{2}{*}{Incorporates the power saving circuit. Its control inputs are PWON and PWOFF. The 22 -stage frequency divider and RAM are put in the idle state by a PWOFF input.} \\
\hline PWOFF & Internal power off input & Input & Low level & \\
\hline RESET (DV) & Frequency divider reset input & Input & - & Incorporates the 22-stage frequency divider as the crystal oscillation reference device. This is a reset input for up to lower 17 steps of the divider. \\
\hline BDIN & Low voltage detector input & Input & - & The low voltage detector circuit is built in. A resistor should be connected to the BDIN pin for voltage sensing. \\
\hline INTA & Interrupt request A signal & Input & Interrupt disable & \multirow[t]{2}{*}{This input signal is for an interrupt request. The request is accepted on the rising edge of the signal. Besides these external input signals, an interrupt request \(\mathrm{INT}^{\top}\) from the 22 -stage frequency divider output signal is sensed as an interrupt.} \\
\hline \(\mathrm{NST}_{8}\) & Interrupt request B signal & Input & Interrupt disable & \\
\hline \(L C_{0} \sim L^{-}{ }_{24}\) & Liquid crystal display segment output & Output & - & \multirow[t]{2}{*}{\begin{tabular}{l}
Incorporates the liquid crystal display direct drive circuit, It is suitable for liquid crystal display at \(1 / 4\) duty and \(1 / 3\) bias. \\
The output ports for direct drive of the liquid crystal display are port \(\mathrm{LC}\left(\mathrm{LC}_{0} \sim\right.\) \(\mathrm{LC}_{24}\) ) and port \(\mathrm{COM}\left(\mathrm{COM}_{0} \sim \mathrm{COM}_{3}\right)\).
\end{tabular}} \\
\hline \(\mathrm{COM}_{0}-\mathrm{COM}_{3}\) & Liquid crystal display common output & Output & - & \\
\hline V LCD & Power supply for liquid crystal display & - & - & This is the power supply terminal for a liquid crystal display. It inciudes the bias resistor for the segment and common signals. \\
\hline \(\mathrm{D}_{0} \sim \mathrm{D}_{10}\) & Output port D & Output & Floating & This output port consists of 11 bits. Each output is individually latched and can be selected to be set or reset by the contents of register \(Y\). Also 8 bits of the port can be used to fetch 8 -bit addresses for external RAM. \\
\hline \(\mathrm{F}_{0} \sim \mathrm{~F}_{7}\) & Output port F & Output & Low level & The output port consists of 8 bits. Each output is individually latched and can be set or reset by instructions. \\
\hline Po, P1 & Output port P & Output & Low level & This output port consists of 2 bits from which 1 synchronous signal of 1 machine cycle width can be output per instruction. The immediate 7 -bit field of an instruction can be output through this port in combination with 5 bits of port \(F\). \\
\hline \(K_{0}-K_{3}\) & Input/output port K & Input/output & Low level & \multirow[t]{2}{*}{Ports \(K\) and \(S\) are 4-bit latched input/output ports through which data can be transferred to and from register \(A\). When output is low-level the output will be high-impedance so it can be used as an input port.} \\
\hline \(S_{0} \sim S_{3}\) & Input/output S & Input/output & Low level & \\
\hline \(\mathrm{T}_{2}\) & Timing output & Output & - & The timing output is used for testing the device. \\
\hline RESET (ON) & Internal power-on reset signal & Output & Low level & When the internal power supply is switched on, a built in automatic reset circuit generates a high-level reset signal that resets the I/O ports. \\
\hline
\end{tabular}

\section*{DESCRIPTION OF OPERATION Program Counter PC}

The program counter is an 11-bit address register. The high-order 4 bits designate the page number and as a group are called \(\mathrm{PC}_{H}\). The low-order 7 bits designate the address on the page and as a group are called \(P C_{L}\). The PC designates the address of the 2048 words by 10-bit mask-programmable ROM. The ROM is organized into 16 pages of 128 words. As instructions are fetched from ROM, PC \(C_{L}\) is incremented so that unless there is a branch executed instructions are fetched and executed in sequence. Care must be taken when the last instruction on a page (address 127) is executed because when \(\mathrm{PC}_{L}\) is incremented it becomes zero with a carry, but the carry is disregarded so the next instruction to be fetched will be the start of the same page. Therefore to move to the next page \(P C_{H}\) must modified by using branch instructions such as BL, BML, BLA and BMLA.

Pages 14 and 15 are special pages designed to accommodate subroutines. Subroutines starting on page 14 can be called by 1 -word instructions BM or BMA. These instructions automatically load \(P C_{H}\) to designate page 14 and in addition the return address and control status are saved so they can be restored when the subroutine transfers control back to the main program. If the instructions BM or BMA are executed on page 14, they execute a branch within page 14 without saving any information. If the instructions \(B\) or BA are executed on page 14, they execute a branch to page 15.

\section*{Stack Registers \(\mathbf{S K}_{\mathbf{0}}, \mathbf{S K}_{1}, \mathbf{S K}_{2}\)}

The 3 -level stack register consists of 11-bit registers for storing the contents of the program counter when control is transferred from the main program to a subroutine or interrupt. When control is transferred back to the main program, the PC can be restored. There are 3 levels, but when 1 level is saved for interrupts it leaves 2 levels for subroutine nesting.

\section*{Data Pointers DP, DP'}

The data pointer is a 7-bit register used to designate the address of RAM or the bit position of output port \(D\). The data pointer is composed of the 3-bit register X and the 4 . bit register Y. Internal RAM is organized as 8 files of 16 words. Register \(X\) designates the file and register \(Y\) designates the word position of a file or the bit position of output port D.

The data pointer \(\mathrm{DP}^{\prime}\) is selected by software during interrupt processing to leave the contents of DP unchanged (saves the DP).

External RAM is organized as 16 files of 16 words that can be added to the system to expand memory. Register \(Y\) designates the word position of a file while register \(B\) designates the file.

\section*{Register A (accumulator) and Carry Flags CY, CY'}

Register \(A\) is the 4 -bit accumulator forming the heart of the 4 -bit microcomputer. Data processing operations such as arithmetic, transfer, exchange, conversion, and input/ output are executed principally through this register.

The carry flags CY are to store the carry or borrow from the most significant bit of the arithmetic unit resulting from executing the various instructions. It can be tested and used for various purposes. In principle it acts as a 1 -bit flag.

The carry flag \(\mathrm{CY}^{\prime}\) is selected by software to leave the contents of CY unchanged (saves the CY).

\section*{Register B (Auxiliary Register)}

Register B is a 4-bit register used for temporary storage of 4 -bit data. It also is used to designate the file number of external RAM.

\section*{Arithmetic Logic Unit (ALU)}

The arithmetic logic unit performs 4 -bit arithmetic and logical operations. The heart of the ALU is a 4-bit adder and the logic circuit associated with it. It performs operations such as additions, complement conversions, logic arithmetic comparisons and bit processing.

\section*{Frequency Divider and Timer}

The frequency divider divides the basic oscillation frequency into 22 stages. It is connected to the basic oscillation device through \(X_{I N}\) and \(X_{O U T}\). The frequency divider generates the interrupt request signal \(\mathrm{INT}_{\boldsymbol{T}}\) to the interrupt control circuit. The frequency divider sets flag CK for controlling the power saving circuit.

Basic oscillation for the timer is the timing signal \(T_{2}\). The timer is composed of a 7 -bit prescaler and a 4 -bit counter. Timer flag TMF/F is set when a timer overflows, and is sensed by the TTM instruction. The 4 -bit timer counter is set by the STM instruction. Prescaler and timer flag are reset at the same time.

\section*{Power Saving Circuit}

The power saving circuit is controlled by the CK flag and PW. Its output is input to the internal power supply reset circuit and generates an interrupt request signal RESET (ON). Control is transferred unconditionally to address 0 on page 0 and resets the I/O ports. The interrupt request

\author{
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
}
signal RESET (ON) generates on the rising edge of internal power supply on reset output. Internal power supply is switched off by the external terminal and stop instruction, but power is maintained to the following circuits:
1. Internal data memory (RAM)
2. Clock oscillation circuit
3. 22-stage frequency divider
4. Low voltage detector circuit
5. Power saving circuit

\section*{Low Voltage Detector Circuit}

The low voltage detector circuit connects the resistor for sensing voltage to the BDIN terminal. A falling voltage level is sensed by the program and can be displayed by using apt output port.

\section*{Interrupt Functions}

The M58496-XXXP has internal circuits to process interrupt requests from 4 single level sources. The 4 interrupt request sources are external interrupt signals \(I N T_{A}\) and \(\mathrm{INT}_{\mathrm{B}}\), internal power supply reset output RESET (ON), output \(\mathrm{INT}_{\mathrm{T}}\) from the 22 -stage frequency divider. Interrupt requests \(I N T_{A}, I N T_{B}\) and \(I N T_{T}\) are enabled by the instructions EIA, EIB and EIT respectively and disabled by the instruction DIA, DIB and DIT respectively. Interrupt requests from the internal power supply through reset output RESET (ON) cannot be disabled and will cause an interrupt whenever received.

During the interrupt enable state an interrupt request by \(I N T_{A}\) or \(I N T_{B}\) is accepted on the rising edge of the signal. When an interrupt request is received during the interrupt disable state it is latched, but is not executed. When the disable is removed thereafter by executing the corresponding interrupt enable instruction, the interrupt request will be accepted immediately and control transferred to the interrupt routine because the request was latched. A current interrupt request, held by latching during interrupt disable state is reset when the corresponding interrupt disable instruction is executed.

One level of the 3 -level stack register is required when interrupt programs are used. This leaves 2 levels available for subroutine processing. After an interrupt is processed control is returned to the main program by executing a return instruction such as RTI. Care must be taken after starting an interrupt program to save the contents the data pointer DP, register A, carry flag and any other registers used, so the contents can be restored before returning to the main program. The contents must be saved and restored by the interrupt program.

When an interrupt request is accepted the program counter, interrupt enable flag and skip flag are affected as follows:
(1) Program counter

The contents (the current program address) are stored in the stack register. Control is transferred to address 0 on page 0 by a RESET (ON) interrupt, to address 2 on page 0 by an \(\mathrm{INT}_{\mathrm{A}}\) interrupt, to address 4 on page by an \(\mathrm{INT}_{\mathrm{B}}\) interrupt or to address 8 on page 0 by an \(I N T_{T}\) interrupt by setting the control counter to 00 , 02,04 or 08 respectively. When control is transferred to address 0 page 0 , the instruction is invalid and is not executed, so the first instruction is executed from address 1 on page 0.
(2) Interrupt enable flags

When an interrupt request is accepted additional interrupts are disabled until the accepted interrupt is processed. Except that a RESET (ON) interrupt may be accepted at any time.
(3) Skip flags

The skip flags are used to indicate an instruction skip and the NOP state for instructions LXY and LA are saved. A special stack is provided for saving these flags.

\section*{General-Purpose I/O ports K, S, F, P and D}

These 4-bit or 1-bit general-purpose registers are used for such things as data transfer between register \(A\), instruction transfers, 1-bit transfers as selected by register Y, storing 7 -bit immediate field data of instructions fetched from ROM, and data transfers between external RAM. Each output has a latch and its output circuit contains an open drain resistor or a pulldown resistor (high-impedance).
I/O ports K, S
Ports K and S are 4-bit latched I/O ports, that can transfer data to and from register A. Output latches are reset by the DIKS instruction when the port is being used as an input port.

\section*{Output port F}

Port \(F\) is an 8-bit latched output port, that has independent latches for each bit. The individual bits can be set by the SF instruction and reset by the RF instruction.
Output port \(P\)
Port \(P\) is a 2-bit latched output port, that is usually in lowlevel, but can output the machine cycle high-level synchronous signal by \(\mathrm{SP}_{0}\) or \(\mathrm{SP}_{1}\) instructions. The 7 bits \(\left(\mathrm{F}_{4} \sim\right.\) \(\left.F_{0}, P_{1}, P_{0}\right)\) can be used for direct fetching of the immediate field of the OTRO instruction.

\section*{Output port D}

Port \(D\) is an 11-bit latched output port, that has independent latches for each bit. The contents for register Y indicate the individual bit to be set by the SD instruction or to be reset by the RD instruction. The 8-bit address of external memory (RAM) is output through this port.

\section*{Liquid Crystal Display Drive Circuit}

The liquid crystal display direct drive circuit is composed of the following units. A block diagram of the units is shown in Fig. 1.
1 Control counter for the liquid crystal display
This is an octal counter composed of 3 bits and is counted down by the ELC instruction. The contents of the counter select 1 bit of register A and transfer data in order to the segment register RLC by the TLC instruction and determines the frame frequency for the liquid crystal display by transferring the contents of the counter to common register RCOM.
2 Register A
This 4-bit register is the accumulator. Its function is to control data processing, arithmetic operations control functions and input/output of the microcomputer.
3 Segment register RLC
The 26 -bit segment register stores selected 1 -bit data from register \(A\) by execution of the TLC instruction.

It shifts 1 bit in order and stores the segment signals for the liquid crystal display device.
4 Common register RCOM
The 4-bit common register stores the common signal for the liquid crystal display. The input for the common register is the converted contents of the control counter for the liquid crystal display.
5 Port LC
The 26-bit latched port LC stores data in parallel by the ELC or DLC instruction from the segment register RLC. A bias resistor provides for the output at 2 levels and the 25 low-order bits are output as standard type. The high-order bit is not output to an external terminal.
6 Port COM
Port COM has 4 bits of latched storage. The data is transferred in parallel by the ELC or DLC instruction through the common register (RCOM). The outputs of this port have 3 biased levels by means of bias resistors.


Fig. 1 Liquid crystal display drive circuit block diagram

\section*{RESET FUNCTION}

As shown in Fig. 2, when the PWOFF input of the M58496-XXXP is driven low for at least 10 ms , the input/output ports are reset and the interrupt disabled state is entered. (Refer to the descriptions of the power-on reset states in the Pin Description.) Next, if the PWON input is driven high, or an interrupt is generated by the internal power-on reset RESET (ON) caused by a frequency divider output \(I N T_{T}\), the program counter is set to address 0 page 0 as a starting location.


Fig. 2 Power-on reset circuit

\section*{CLOCK GENERATOR CIRCUIT}

A built-in clock generator circuit has been provided and a quartz crystal or ceramic element (mask option) can be externally connected. In addition, an external clock source may be connected to pin \(X_{\text {IN }}\), leaving pin \(X_{\text {OUt }}\) open. Circuit examples are shown in Fig. 3 and Fig. 4.


Fig. 3 External circuit connected by crystal oscillator


Fig. 4 External clock input circuit

\section*{Documentation Required Upon Ordering}

The following information should be provided when ordering a custom mask.
(1) M58496-XXXP mask confirmation sheet
(2) ROM data ........................... 3 EPROM sets
(3) Oscillation frequency selection
. ................. . On confirmation sheets
(4) Frequency divider output selection \((1 \mathrm{~Hz} / 2 \mathrm{~Hz})\)

On confirmation sheets

INSTRUCTION CODE LIST (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & & 000000 & 000001 & 000010 & 000011 & 000100 & 000101 & 000110 & 000111 & 001000 & 001001 & 001010 & 001011 & 001100 & 001101 & \[
\begin{array}{|ccc|}
\hline 00 & 1110 \\
& 1 & 1 \\
00 & 1111
\end{array}
\] & \[
\left\lvert\, \begin{array}{ccc}
01 & 0000 \\
0 & 1 & 0111
\end{array}\right.
\] & \[
0 \begin{array}{ll}
01 & 1000 \\
01 & 1111
\end{array}
\] & \[
\begin{array}{cc}
10 & 0000 \\
10 & 0111
\end{array}
\] & \[
\begin{array}{cc}
\hline 10 & 1000 \\
10 & 1 \\
1
\end{array}
\] & \[
\begin{array}{cc}
11 & 0000 \\
11 & 1 \\
11 & 0111
\end{array}
\] & 11 \(\begin{array}{cc}1000 \\ 11 & 1111\end{array}\) \\
\hline \[
\begin{gathered}
\mathrm{D}_{3} \\
-\mathrm{D}_{0} \\
\hline
\end{gathered}
\] & & 00 & 01 & 02 & 03 & 04 & 05 & 06 & 07 & 08 & 09 & 0 A & 0 B & 0 c & 0 D & \(\mathrm{OE}-\mathrm{OF}\) & 10-17 & 18-1F & 20-27 & 28-2F & 30-37 & 38-3F \\
\hline 0000 & 0 & NOP & TLC & INY & \[
\begin{gathered}
\text { SZB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SF } \\
0
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline B L \\
B L A \\
B M L \\
B M L A
\end{array}
\] & - & RAR & \[
\begin{gathered}
\text { TAM } \\
0
\end{gathered}
\] & \[
\left|\begin{array}{c}
\text { XAMO } \\
0
\end{array}\right|
\] & \[
\begin{aligned}
& A \\
& 0
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
0
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0001 & 1 & SCOM & DIKS & DEY & \[
\begin{gathered}
\text { SZB } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
1
\end{gathered}
\] & \[
\begin{gathered}
S F \\
1
\end{gathered}
\] &  & - & - & \[
\begin{gathered}
\text { TAM } \\
1
\end{gathered}
\] & \begin{tabular}{l}
XAMD \\
1
\end{tabular} & \[
\begin{gathered}
A \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
1
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0010 & 2 & EIA & SFK & XDP & \[
\begin{gathered}
S Z B \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
2
\end{gathered}
\] & \[
\begin{gathered}
S F \\
2
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline B L \\
B L A \\
B M L \\
B M L A \\
\hline
\end{array}
\] & * & IK & TAM 2 & \[
\begin{gathered}
\text { XAMO } \\
2
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 2
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
2
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0011 & 3 & DIA & SFS & TYA & \[
\begin{gathered}
S Z B \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
3
\end{gathered}
\] & \[
\begin{gathered}
S F \\
3
\end{gathered}
\] & BL
BLA
BML
BMLA & SEAM & is & \[
\begin{gathered}
\text { TAM } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } \\
3
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 3
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
3
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0100 & 4 & EIB & * & SC & RT & \[
\begin{gathered}
\text { SEY } \\
4
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
4
\end{gathered}
\] & \[
\begin{gathered}
S F \\
4
\end{gathered}
\] & BL
BLA
BML
BMLA & * & TBA & \[
\begin{gathered}
\text { TAM } \\
4
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } \\
4
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 4
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
4
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0101 & 5 & DIB & DLC & RC & RTS & \[
\begin{gathered}
\text { SEY } \\
5
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
5
\end{gathered}
\] & \[
\begin{gathered}
S F \\
5
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline B L \\
B L A \\
B M L \\
B M L A
\end{array}
\] & TAY & - & \[
\begin{gathered}
\text { TAM } \\
5
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } \\
5
\end{gathered}
\] & \[
\begin{array}{r}
A \\
5
\end{array}
\] & \[
\begin{gathered}
\text { LA } \\
5
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0110 & 6 & DETS & * & XC & RTI & \[
\begin{gathered}
\text { SEY } Y \\
6
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
6
\end{gathered}
\] & \[
\begin{gathered}
S F \\
6
\end{gathered}
\] & BL
BLA
BML
BMLA & AND & XAB & \[
\begin{gathered}
\text { TAM } \\
6
\end{gathered}
\] & \[
\left|\begin{array}{c}
\text { XAMD } \\
6
\end{array}\right|
\] & \[
\begin{aligned}
& A \\
& 6
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
6
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0111 & 7 & DETR & ELC & * & * & \[
\begin{gathered}
\text { SEY } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
7
\end{gathered}
\] & \[
\begin{gathered}
S F \\
7
\end{gathered}
\] & \begin{tabular}{|c|}
\hline\(B L\) \\
\(B L A\) \\
\(B M L\) \\
\(B M L A\) \\
\hline
\end{tabular} & EXL & TAB & \[
\begin{gathered}
\text { TAM } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } \\
7
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 7
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
7
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1000 & 8 & EIT & SP 0 & * & * & \[
\begin{gathered}
\text { SEY } \\
\mathbf{8}
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
8
\end{gathered}
\] & \[
\begin{gathered}
\text { RF } \\
0
\end{gathered}
\] & \begin{tabular}{|c} 
BL \\
BLA \\
BML \\
BMLA
\end{tabular} & * & \[
\begin{gathered}
\text { SB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
0
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 8
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
8
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1001 & 9 & DIT & * & SD & * & \[
\begin{gathered}
\text { SEY } \\
9
\end{gathered}
\] & \[
\begin{gathered}
\text { SE } \\
9
\end{gathered}
\] & \[
\begin{gathered}
\text { RF } \\
1
\end{gathered}
\] & BL
BLA
BML
BMLA & CMA & \[
\begin{gathered}
\text { SB } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
1
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 9
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
9
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1010 & A & STM & SP 1 & * & * & \[
\begin{gathered}
\text { SEY } \\
10
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
10
\end{gathered}
\] & \[
\begin{gathered}
\text { RF } \\
2
\end{gathered}
\] & \begin{tabular}{|c|}
\hline\(B L\) \\
\(B L A\) \\
\(B M L\) \\
\(B M L A\) \\
\hline
\end{tabular} & AM & \[
\begin{gathered}
\text { SB } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
2
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 10
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
10
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1011 & B & POF2 & * & * & * & \[
\begin{gathered}
\text { SEY } \\
11
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
11
\end{gathered}
\] & \[
\begin{gathered}
\text { RF } \\
3
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { BL } \\
\text { BLA } \\
\text { BML } \\
\hline \text { BMLA } \\
\hline
\end{array}
\] & * & \[
\begin{gathered}
\text { SB } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
3
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 11
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
11
\end{gathered}
\] & \(\cdots\) & OTRO & LXY & BM & BMA & B & BA \\
\hline 1100 & C & POF 1 & OTAD & * & * & \[
\begin{gathered}
\text { SEY } \\
12
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{SEI} \\
12
\end{gathered}
\] & \[
\begin{gathered}
\text { RF } \\
4
\end{gathered}
\] & \begin{tabular}{|c|}
\hline\(B L\) \\
\(B L A\) \\
\(B M L\) \\
BMLA \\
\hline
\end{tabular} & * & \[
\begin{gathered}
\text { RB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
4
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
4
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 12
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
12
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1101 & D & SDE T & * & RD & * & \[
\begin{gathered}
\text { SEY } \\
13
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
13
\end{gathered}
\] & \[
\begin{gathered}
R F \\
5
\end{gathered}
\] & \[
\left.\begin{gathered}
\mathrm{BL} \\
\mathrm{BLA} \\
\mathrm{BML} \\
\mathrm{BMLA}
\end{gathered} \right\rvert\,
\] & * & \[
\begin{gathered}
\text { RB } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
5
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
5
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 13
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
13
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & " & BA \\
\hline 1110 & E & TTM & ADRT & * & * & \[
\begin{gathered}
\text { SEY } \\
14
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
14
\end{gathered}
\] & \[
\begin{gathered}
R F \\
6
\end{gathered}
\] & \begin{tabular}{|c|}
\hline BL \\
BLA \\
BML \\
BMLA \\
\hline
\end{tabular} & AMC & \[
\begin{gathered}
\text { RB } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
6
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
6
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 14
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
14
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1111 & F & TCK & TPW & * & szc & \[
\begin{gathered}
\text { SEY } \\
15
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
15
\end{gathered}
\] & \[
\begin{gathered}
\text { RF } \\
7
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline B L \\
\text { BLA } \\
\text { BML } \\
\text { BMLA }
\end{array}
\] & AMCS & \[
\begin{gathered}
\text { RB } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
7
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 15
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
15
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline
\end{tabular}

Note 1: This list shows the machine codes and corresponding machine instructions \(D_{3} \sim D_{0}\) indicate the low-order 4 bits of the machine code and \(D_{9} \sim D_{4}\) indicate the high-order 6 bits. Hexadecimal numbers are also shown that represent the codes. An instruction may consist of one or two words, but only the first word is listed. Code combination indicated with asterisk (*) and bar (-) must not be used.

Two-word instructions
\begin{tabular}{|l|c|}
\cline { 2 - 3 } \multicolumn{1}{c|}{} & Second word \\
\hline BL & 11 0xxx yyyy \\
\hline BLA & \(11 \quad 1 \times x \times x \times x \times\) \\
\hline BML & 10 0xxx yyyy \\
\hline BMLA & \(10 \quad 1 \times x \times \times x \times x\) \\
\hline
\end{tabular}

M58496-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS (Note 1 )


SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{4}{|c|}{Instruction code} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathscr{\circ} \\
& \stackrel{\circ}{0} \\
& 0 \\
& \stackrel{0}{0} \\
& \dot{\circ} \\
& \dot{z}
\end{aligned}
\]} & \multirow[b]{2}{*}{Functions} & \multirow[b]{2}{*}{Skip conditions} & \multirow[b]{2}{*}{U
O
O
艺} \\
\hline & & \(\mathrm{D}_{9} \mathrm{D}_{8}\) & \(\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4}\) & \(\mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}\) & Неха decimal & & & & & \\
\hline \multirow{6}{*}{} & EIA & 00 & 0000 & 0010 & 002 & 1 & 1 & Enables interruption of \(\operatorname{INT} \mathrm{T}_{A}\) signal. & - & \(\times\) \\
\hline & DIA & 00 & 0000 & 0011 & 003 & 1 & 1 & Disables interruption of \(I N T_{A}\) signal. & - & \(\times\) \\
\hline & EIB & 00 & 0000 & 0100 & 004 & 1 & 1 & Enables interruption of \(\operatorname{INT} \mathrm{T}_{\mathrm{B}}\) signal. & -- & \(\times\) \\
\hline & DIB & 00 & 0000 & 0101 & 005 & 1 & 1 & Disables interruption of \(1 N T_{B}\) signal. & - & \(\times\) \\
\hline & EIt & 00 & 0000 & 1000 & 008 & 1 & 1 & Enables interruption of \(\mathrm{INT}^{\text {T }}\) signal. & - & \(\times\) \\
\hline & DIT & 00 & 0000 & 1001 & 009 & 1 & 1 & Disables interruption of INTT signal. & -- & \(\times\) \\
\hline \multirow[t]{2}{*}{\(\stackrel{\text { ¢ }}{\stackrel{\text { In }}{=}}\)} & & & 0000 & 1010 & 00A & & & \begin{tabular}{l}
\[
(T M) \leftarrow(A),(T M F / F) \leftarrow 0
\] \\
7-bit prescaler presetting
\end{tabular} & & \\
\hline & TTM & 00 & 0000 & 1110 & OOE & 1 & 1 & Skip if (TM F/F) \(=1\) & \((\mathrm{TM} \mathrm{F} / \mathrm{F})=1\) & \(\times\) \\
\hline \multirow{7}{*}{\[
\begin{aligned}
& \bar{o} \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& \frac{\lambda}{0} \\
& 0 \\
& 0 \\
& 0 \\
& 0 . \\
& 0 \\
& 0
\end{aligned}
\]} & TCK & 00 & 0000 & 1111 & 00F & 1 & 1 & Skip if (CK F/F) \(=1\) & \((C K F / F)=1\) & \(\times\) \\
\hline & POF1 & 00 & 0000 & 1100 & 00C & 1 & 1 & \((C K F / F) \leftarrow 0\) & & \(\times\) \\
\hline & POF2 & 00 & 0000 & 1011 & 00B & 1 & 1 & (PW F/F) \(\leftarrow 0\) & - & \(\times\) \\
\hline & TPW & 00 & 0001 & 1111 & 01F & 1 & 1 & Skip if ( \(P W\) F/F) \(=1\) & \((P W F / F)=1\) & \(\times\) \\
\hline & DETS & 00 & 0000 & 0110 & 006 & 1 & 1 & \((D E T F / F) \leftarrow 1\) & - & \(\times\) \\
\hline & DETR & 00 & 0000 & 0111 & 007 & 1 & 1 & \((D E T F / F) \leftarrow 0\) & & \(\times\) \\
\hline & SDET & 00 & 0000 & 1101 & 00D & 1 & 1 & Skip if (BDOUT) \(=1\) & \((\) BDOUT \()=1\) & \(\times\) \\
\hline Misc. & NOP & 00 & 0000 & 0000 & 000 & 1 & 1 & No operation & - & \(\times\) \\
\hline
\end{tabular}

Note 1: When the M58496. \(\times \times \times\) P generates a skip it is not necessary to increment the program counter so no additional cycles are required for execution.
2: Instructions B, BA, BM or BMA execute the second function of the functions column when executed, provided that none of instructions RT, RTS, BL, BML, BLA or BMLA was executed after execution of instruction BM or BMA.
\begin{tabular}{|c|c|c|c|}
\hline Symbol & Meaning & Symbol & Meaning \\
\hline A & 4-bit register (accumulator) & \(P(C O M n)\) & Common output port for liquid crystal display \\
\hline Ai & Indicates the bits of register \(A\). Where \(i=1 \sim 3\) & \(P(L C n)\) & Segment output port for liquid crystal display \\
\hline B & 4-bit auxiliary register & PW F/F & 1-bit power supply control flag display \\
\hline BDout & Battery detector signal & \(R(C O M n)\) & Common register for liquid crystal display ( 4 bits) \\
\hline CK F/F & 1-bit 1 -second flag & R(LCn) & Segment register for liquid crystal display (25 bits) \\
\hline CY & i-bit carry flag & S & 4-bit 1/O port \\
\hline CY' & 1-bit carry flag & SCA & Output of bit A of control counter for liquid crystal display \\
\hline D & 11-bit output port & SCB & Output of bit B of control counter for liquid crystal display \\
\hline Di & Indicates the bits of port D. Where \(\mathrm{i}=0 \sim 3\) & SKO & 11-bit stack register \\
\hline \(D(Y)\) & The bit of port D addressed by \(Y\) & SK 1 & 11-bit stack register \\
\hline \multirow[t]{2}{*}{DP} & \multirow[t]{2}{*}{7-bit data pointer composed of register \(Y, X\)} & SK2 & 11-bit stack register \\
\hline & & TM & 4-bit timer/counter \\
\hline \(Y, Y^{\prime}\) & 4-bit register & TM F/F & 1 -bit timer/counter flag \\
\hline \(X, X^{\prime}\) & 3-bit register & \(x \times\) & 2-bit binary variable \\
\hline DP' & 7-bit data pointer & yyyy & 4-bit binary variable \\
\hline DET F/F & 1 -bit battery detector flag & mmm & 3-bit binary variable \\
\hline F & 8 -bit output port & nnnn & 4-bit binary variable \\
\hline Fi & Indicates the bits of port F. Where \(i=0 \sim 7\) & & 2-bit binary variable \\
\hline K & 4-bit I/O port & iij & 3-bit binary variable \\
\hline \multirow[t]{2}{*}{\(M\) (DP)} & \multirow[t]{2}{*}{4-bit data of memory addressed by data pointer DP} & \(x \times \times X\) & 4-bit unknown binary variable (the value does not affect \\
\hline & & \(\leftarrow\) & Indicates direction of data flow execution) \\
\hline Mi(DP) & A bit of data of memory addressed by data pointer DP & () & indicates contents of register memory, etc. \\
\hline & where \(i=0 \sim 3\) & \(\forall\) & Exclusive OR \\
\hline \multirow[t]{2}{*}{PC} & \multirow[t]{2}{*}{11-bit program acounter composed of \(\mathrm{PC}_{\mathrm{L}}, \mathrm{PC}_{\mathrm{H}}\)} & \(\wedge\) & AND \\
\hline & & - & Negation \\
\hline PCL & Low-order 7 bits of the program counter & \(x\) & Indicates flag is unaffected by instruction execution \\
\hline PCH & High-order 4 bits of the program counter & \(x y\) & Label used to indicate the address xxx yyyy \\
\hline Po & 1 -bit output port & C & Hexadecimal number \(\mathrm{C}+\) binary number- X \\
\hline P1 & 1-bit output port & \(\stackrel{+}{\times}\) & \\
\hline
\end{tabular}

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {cc }}\) & Supply voltage & \multirow{3}{*}{With respect to \(V^{\text {SS }}\)} & \(-0.3 \sim 6.0\) & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & \(-0.3-V_{C C}+0.3\) & \(V\) \\
\hline Vo & Output voltage & & \(0 \sim V_{\text {cc }}\) & \(\checkmark\) \\
\hline \(P_{d}\) & Power dissipation & \(\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operating free-air temperature range & & \(0 \sim 50\) & \({ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{T}_{\text {stg }}\) & Storage temperature range & & \(-40-125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(T \mathrm{~T}=0 \sim 50^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbot} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{C C}\) & Supply voltage & 4.5 & 5 & 5.5 & V \\
\hline \(V_{\text {SS }}\) & Supply voltage & & 0 & & \(\checkmark\) \\
\hline VLCD & Liquid crystal supply voltage & & 0.8 & & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level input voltage & \(\mathrm{V}_{\mathrm{CC}}-0.8\) & & \(\mathrm{V}_{\mathrm{cc}}\) & V \\
\hline VIL & Low-level input voltage & 0 & & 0.8 & \(\checkmark\) \\
\hline fxin & Oscillator frequency & 2 & & 4.2 & MHz \\
\hline \({ }_{\text {¢ }}{ }^{\text {¢ }}\) & Internal clock oscillator frequency & 250 & & 525 & kHz \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T \mathrm{~T}=0 \sim 50^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{VV} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{x}} \mathrm{IN}=2 \sim 4.2 \mathrm{MH}\right.\) z, unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline IOH & High-level output current, port D & \(V_{O H}=\left(V_{C G}-0.5\right) V\) & -0.4 & -0.8 & & mA \\
\hline 1 OH & High-level output current, ports F, P, K, and S & \(\mathrm{V}_{\mathrm{OH}}=\left(\mathrm{V}_{\mathrm{CC}}-0.5\right) \mathrm{V}\) & -0.4 & -0.6 & & mA \\
\hline loL & Low-level output current, ports F, P, K, and S & \(V_{O L}=0.5 \mathrm{~V}\) & & 2 & 20 & \(\mu \mathrm{A}\) \\
\hline VOH & High-level output voitage, port LC & \(\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LCD}}=0.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & 3.75 & 3.95 & & \(\checkmark\) \\
\hline VOH & High-level output voltage, port COM & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LCD}}=0.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & 4.8 & 5 & & V \\
\hline Vox & Medium-level output voltage, port COM. (Note 1) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {LCD }}=0.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & 2.7 & 2.9 & 3.1 & V \\
\hline Vol & Low-level output voltage, port LC & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {LCD }}=0.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & 1.85 & 2.05 & V \\
\hline VoL & Low-level output voltage, port COM & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LCD}}=0.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & 0.8 & 1 & V \\
\hline lcc & Supply current, full operating condition & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\), Output pins open & & 0.7 & 1 & mA \\
\hline lcc & Supply current, partial operating condition & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\), Output pins open & & 200 & 300 & \(\mu \mathrm{A}\) \\
\hline ILco & Liquid crystal supply current, full operating condition & \(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\text {LCD }}=4.2 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\), Output pins open & & 60 & 120 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{Ci}_{i}\) & Input capacitance & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{1}=\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {SS }}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{~m} \mathrm{Vrms}\) & & 7 & 10 & pF \\
\hline \(\mathrm{Ci}_{\text {i }}\) (IN) & Oscillator input capacitance & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{XOUT}^{\text {O }}=\mathrm{V}_{S S}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms}\) & & 7 & 10 & pF \\
\hline \(V_{\text {BD }}\) & Battery voltage detection voltage range (Note 2) & \(10 \mathrm{k} \Omega \leq \mathrm{R}_{\mathrm{BD}} \leq 200 \mathrm{k} \Omega, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & 4.5 & & 5.5 & V \\
\hline
\end{tabular}

Note 1. \(V_{\text {Ox }}\) is the medium level of the 3 -level output of port COM.
2. The detection resistance \(R_{B O}\) is connected between the \(V_{S S}\) and pin BDIN
3. Currents are taken to be positive when flowing into the IC with minimum and maximum values taken as absolute values.

\section*{MITSUBISHI MICROCOMPUTERS M58496-XXXP}

\section*{SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER}

TIMING REQUIREMENTS \(\left(\mathrm{Ta}_{\mathrm{a}}=0 \sim 50^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline tsu ( \(\mathrm{k}-\mathrm{x}_{\text {iN }}\) ) & Data setup time before clock input, port K inputs & \multirow{8}{*}{\begin{tabular}{l}
\[
\mathrm{f}_{\phi}=525 \mathrm{kHz}
\] \\
(Note 1)
\end{tabular}} & 0 & & & \(\mu s\) \\
\hline tsu (s-x \(\mathrm{IN}^{\text {c }}\) ) & Data setup time before clock input, port S inputs & & 0 & & & \(\mu \mathrm{s}\) \\
\hline tsu (INT \({ }_{\text {A }}-\mathrm{X}_{\text {IN }}\) ) & Data setup time before clock input, \(\mathrm{INT}_{\mathrm{A}}\) input & & 0 & & & \(\mu s\) \\
\hline t su (INT \({ }_{\text {B }} \cdot \mathrm{X}_{1 \times}\) ) & Data setup time before clock input, \(\mathrm{INT}_{\mathrm{B}}\) input & & 0 & & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{n}}\left(\mathrm{K}-\mathrm{x}_{\mathrm{IN}}\right)\) & Data hold time after clock input, port K inputs & & 0.4 & & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{n}}\left(\mathrm{S}-\mathrm{x}_{1 N}\right)\) & Data hold time after clock input, port S inputs & & 0.4 & & & \(\mu \mathrm{s}\) \\
\hline \(t_{n}\left(\mathbb{N} T_{A}-x_{1 N}\right)\) & Data hold time after clock input, \(\mathrm{INT}_{\text {A }}\) input & & 0.4 & & & \(\mu \mathrm{s}\) \\
\hline \(t_{n}\left(1 N T_{B}-\mathrm{X}_{1 N}\right)\) & Data hold time after clock input, \(\mathrm{INT}_{\mathrm{B}}\) input & & 0.4 & & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Note 1. \(\mathrm{f} \phi=1 / 8 \mathrm{f}_{\mathrm{XIN}}\) which corresponds to the internal clock frequency.

SWITCHING CHARACTERISTICS \(\left(\mathrm{Ta}_{\mathrm{a}}=0 \sim 50^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(t_{\text {PLH }}\left(\mathrm{X}_{\mathrm{IN}^{-}} \mathrm{D}\right)\) & Low-to-high-level propagation time from clock input to port data output, port D & \multirow[t]{4}{*}{\[
\begin{gathered}
\mathrm{f}_{\phi}=525 \mathrm{kHz} \\
\mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\
\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\
\text { (Note 2) }
\end{gathered}
\]} & & 0.7 & 1.5 & \(\mu s\) \\
\hline \(t_{\text {PLH }}\left(X_{\mathbb{I N}^{-}}{ }^{-}\right)\) & Low-to-high-level propagation time from clock input to port data output, port F, P. K. and S & & & 0.7 & 1.5 & \(\mu s\) \\
\hline \(t^{P H L}\left(X_{\mathbb{N}^{-}-\mathrm{D}}\right)\) & High-to-low-level propagation time from clock input to port data output, port D & & & 2.2 & 3.0 & \(\mu s\) \\
\hline \(t_{\text {PHL }}\left(X_{1 N}-F\right)\) & High-to-low-level propagation time from clock input to port data output, port F. P. K, and S & & & 2.2 & 3.0 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Note 2. Measurement circuit



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

BASIC TIMING CHART (Note 2)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Signal name Machine cycle}} & \multicolumn{4}{|c|}{M 1} \\
\hline & & T1 & \(\mathrm{T}_{2}\) & T3 & \(\mathrm{T}_{4}\) \\
\hline Clock signal (Note 1) & \(\phi\) & & & & \\
\hline Timing output & T2 & & & & \\
\hline Port D output & \(\mathrm{D}_{0} \sim \mathrm{D}_{10}\) & & & & \\
\hline Port F output & \(\mathrm{F}_{0} \sim \mathrm{~F}_{7}\) & & & & \\
\hline Port P output & P0, P1 & & & & \\
\hline Port K output & \(\mathrm{K}_{0}-\mathrm{K}_{3}\) & & & & \\
\hline Port K input & \(K_{0} \sim K_{3}\) & \(\triangle\) & & - & \[
4 x
\] \\
\hline Port S output & \(\mathrm{S}_{0} \sim \mathrm{~S}_{3}\) & & & & \\
\hline Port S input & \(\mathrm{S}_{0} \sim \mathrm{~S}_{3}\) & \(\triangle\) & & N & \[
\Delta
\] \\
\hline Interrupt request input & \(\mathrm{INT}_{A}, \mathrm{INT}_{\text {B }}\) & \[
\triangle
\] & \[
Z
\] &  & \\
\hline
\end{tabular}

Note 1: Internal clock signal which is \(1 / 8\) of basic oscillation frequency.
2: \(\varnothing \boxed{\triangle X}\) indicates an invalid signal input.

INSTRUCTION FETCH TIMING
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline - Machine cycle & \multicolumn{4}{|c|}{Mi} & \multicolumn{4}{|c|}{\(\mathrm{Mi}+1\)} & \multicolumn{4}{|c|}{\(\mathrm{MI}+2\)} \\
\hline Instruction cycle \(\longrightarrow\) State & T1 & \(\mathrm{T}_{2}\) & \(T_{3}\) & \(\mathrm{T}_{4}\) & \(\mathrm{T}_{1}\) & \(\mathrm{T}_{2}\) & \(\mathrm{T}_{3}\) & \(\mathrm{T}_{4}\) & T1 & T2 & T3 & \(\mathrm{T}_{4}\) \\
\hline Instruction fetch & & & & & & \multirow[t]{2}{*}{(Note 3)} & & & & & & \\
\hline Instruction execution & & & & & & & & (Note 4) & & & & \\
\hline
\end{tabular}

Note 3: instruction fetch time can differ depending on the types of the instructions.
4: The instruction which was fetched in the preceding cycle is executed.
5: The execuition of the instruction and addressing of ROM and RAM are performed simultaneously.

I/O INSTRUCTION EXECUTION TIMING


Note 6: When an OTRO instruction is executed, the output is latched.
7: Output voltage of port LC depends upon power supply \(V_{\text {LCD }}\) for the liquid crystal display.
8: Output voltage of port COM has 3 levels depending on the power supply \(V_{\text {LCD }}\) for the liquid crystal display.

BRANCH AND SUBROUTINE CALL INSTRUCTION EXECUTION TIMING (Note 1 )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Machine cycle & \multicolumn{4}{|c|}{Mi} & \multicolumn{4}{|c|}{\(M_{1+1}\)} & \multicolumn{4}{|c|}{\(\mathrm{M}_{\mathrm{i}}+2\)} \\
\hline Operation State & \(\mathrm{T}_{1}\) & T2 & \(\mathrm{T}_{3}\) & \(\mathrm{T}_{4}\) & T1 & \(\mathrm{T}_{2}\) & T3 & T4 & T1 & T2 & T3 & T4 \\
\hline
\end{tabular}

Instruction \(\mathrm{B}_{\mathrm{xy}}\) (to be operated as the branch instruction, when the instruction BM or BMA was not executed before).
Program counter
ROM address
Execution of program


Instruction \(\mathrm{B}_{\mathrm{xy}}\) (to be operated as the branch instruction to page 15, when the instruction BMor BMA was executed before).


Instruction \(\mathrm{BM}_{\mathrm{xy}}\) (subroutine call instruction).


Instruction BL p,xy (branch instruction).


Note 1: The instructions BA, BMA, BLA and BMLA have the same execution timing as B, BM, BL and BML respectively as shown. The only difference is that (PC \(\mathrm{C}_{\mathrm{L}}\) ) \(\leftarrow \mathrm{xy}\) is replaced by \(\left(P C_{L}\right) \leftarrow x(A)\).

INTERRUPT EXECUTION TIMING (Note 2)


Note 2: When the instruction executed in the machine cycle \(M_{i+1}\) is a BL, BML, BLA or BMLA, the value of address 2 of page 0 is stored in the program counter during \(M_{i+3}\).
3: The interrupt request input \(I N T_{B}\) has the same execution timing as \(I N T_{A}\). If the input is low level in the machine cycle \(M_{i-1}\) and high level in the machine \(c y c l e ~ M_{i}\). the interrupt is executed during the interrupt enable state.

\section*{DESCRIPTION}

The M58497-XXXP is a single-chip 4-bit microcomputer fabricated using CMOS technology. Its features are liquid crystal display direct drive circuit, current saving circuit for back-up of a 15 -stage frequency divider and RAM.

The device is designed for applications in which clock and liquid crystal display functions are included and where the low-power dissipation achieved by CMOS is, especially important.

\section*{FEATURES}
- Basic machine instructions . . . . . . . . . . . . . . . . . . . 77
- Instruction execution time (at an oscillation frequency of 455 kHz ) . . . . . . . . . . . \(17.6 \mu \mathrm{~s}\)
- Memory capacity: ROM: RM. . . . . . . 2048 words \(\times 10\) bits Internal RAM: . . 128 words \(\times 4\) bits External RAM: . . 256 words \(\times 4\) bits
- Single 4.5 V power supply
- Internal osciliator circuit
- Internal 15-stage frequency divider
- Internal current saving cirucit
- Internal low-voltage detector circuit
- Subroutine nesting

3 levels
- Internal timer: Prescaler:......................... . 6 bits

Timer: 4 bits
- Output ports for liquid crystal display

Segment signals (port LC) 26 bits
Common signals (port COM) 2 bits

PIN CONFIGURATION (TOP VIEW)

- I/O ports (ports K and S) .................... \(2 \times 4\) bits
- Output port (port D) ......................... \(11 \times 1\) bit
- Output port (port F) ......................... \(8 \times 1\) bit
- Output port (port P) ........................ \(2 \times 1\) bit
- Interrupt function

4 factors, 1 level


\title{
MITSUBISHI MICROCOMPUTERS M58497-XXXP
}

\section*{SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER}

\section*{APPLICATIONS}
- Electronic tuners for radios and TVs
- Medical equipment
- Measurement instruments
- Vending machines

\section*{FUNCTION}

The M58497-XXXP consists of a 2,048 word \(\times 10\)-bit mask ROM, 128 word \(\times 4\)-bit RAM, 4-bit arithmetic logic unit, oscillator circuit, 15 -stage frequency divider, power saving backup circuit for the RAM memory, low-voltage detector circuit, 4-bit timer, interrupt circuit, and liquid crystal display direct drive circuit. By connecting external 256word \(\times 4\)-bit CMOS RAMs to this 4 -bit microcomputer, RAM capacity can be easily expanded.

The ROM is capable of storing 16 pages of 128 words of program, addresses being specified by the program counter. The program counter consists of a 7 -bit address designating counter and a 4 -bit page designating counter. Wrap-around to address zero is automatic after exceeding the address 127. The return address from subroutines and interrupts is stored in a stack register of 11 bits \(\times 3\) levels.

When an interrupt request has occurred, control is transferred to a fixed address as follows. If the case of internal power-on reset (RESET(ON)), the program is set to page 0 , address 0 , for the \(I N T_{A}\) signal it is set to page 0 , address 2 , for the \(I N T_{B}\) signal it is set to page 0 , address 4 ,
and for the output signal \(\mathrm{INT}_{\boldsymbol{T}}\) (1 second signal) of the 15 -stage frequency divider, it is set to page 0 , address 8 .

The internal RAM is configured as 8 files of 16 words, addressed by the 7 -bit data pointer. A 16 file \(\times 16\) digit external expansion memory can be addressed using 8 bits of address composed of the 4 -bit register Y and 4 -bit register \(B\).

RAM addressing, register-to-register transfers, RAMaccumulator transfers, arithmetic operations, input/output operations, and timer operations are performed chiefly through the 4-bit register \(A\) (accumulator).

The current saving circuit used in conjunction with the 15 -stage frequency divider and RAM can be controlled by the RESET (PW) input and program instructions.

The low-voltage detector circuit is operative when using a battery power source, and can be program controlled to provide an appropriate output upon sensing a low voltage level.

Direct drive of a liquid crystal display is possible using the 26 LC pins and 2 COM pins. \(1 / 2\) duty cycle and \(1 / 2\) bias or static drive is possible.

The output port D consists of 11 individually latched bits, and in addition to the ability to output a single bit, the position of which is determined by the contents of the data point register \(\mathrm{Y}, 8\) bits of the port D can be used as the external RAM address signal output.

Output port F consists of 8 individually latched bits that can be used to output data. It can be set or reset using program instructions.

\section*{PERFORMANCE SPECIFICATIONS}


SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Output port P consists of 2 pins through which a synchronous signal of one machine cycle width can be output by program instructions.

Seven bits of output port \(F\) and \(P\) can be used to directly fetch the immediate field of the ROM.

The I/O ports \(K\) and \(S\) consist of 4 bits through which data can be transferred to and from register \(A\).

PIN DESCRIPTIONS
\begin{tabular}{|c|c|c|c|c|}
\hline Pin & Name & Input or output & State at reset (internal power-on) & Function \\
\hline XINo & Clock oscillator input & Input & - & \multirow[t]{2}{*}{These are the clock input and output pins. A ceramic element or other frequencydeterming element is connected between pins \(X_{\text {INO }}\) and \(X_{\text {OUTO }}\). When an external clock is used, connect the clock source to the \(X_{\text {INO }}\) pin and leave the \(X_{\text {OUto }}\) pin open.} \\
\hline Xouto & Clock oscillator output & Output & - & \\
\hline XIN1 & Divider clock input & Input & - & \multirow{2}{*}{These are the divider clock input and output pins. The quartz crystal that determines the reference oscillation frequency is connected between pins \(\mathrm{X}_{\text {IN1 }}\) and \(\mathrm{X}_{\text {OUT } 1}\).} \\
\hline Xout 1 & Divider clock output & Output & - & \\
\hline RESET (DV) & Divider reset input & Input & - & This is the divider reset input for the 15 -stage divider circuit used to divide the 32 k Hz crystal reference signal. \\
\hline BDIN & Low-voltage detector input & Input & - & A built-in low-voltage detector circuit has been provided. A resistor should be connected to the BDIN pin for voltage sensing. \\
\hline INT A & Interrupt request A signal & Input & Interrupt disable & \multirow[t]{2}{*}{These input signals are for an interrupt request. The request is accepted on the rising edge of the signal. In addition to these external input signals, an interrupt request \(\operatorname{INT} T_{T}\) from the 15 -stage frequency divider output signal is also treated as an interrupt.} \\
\hline INTB & Interrupt request B signal & Input & Interrupt disable & \\
\hline \(L \mathrm{C}_{0}-\mathrm{LC}_{\mathbf{z}}\) & Liquid crystal display segment outputs & Output & - & \multirow[t]{2}{*}{These liquid crystal display outputs are suitable for driving a liquid crystal display at \(1 / 2\) duty cycle and \(1 / 2\) bias. The output ports for direct drive of such liquid crystal displays are port \(\mathrm{LC}\left(\mathrm{LC}_{0} \sim \mathrm{LC}_{25}\right)\) for the segments and port \(\mathrm{COM}\left(\mathrm{COM}_{0} \sim \mathrm{COM}_{1}\right)\) for the common outputs.} \\
\hline \(\mathrm{COM}_{0}-\mathrm{COM}_{1}\) & Liquid crystal display common outputs & Output & - & \\
\hline \(V_{\text {LCD }}, 1 / 2 V_{\text {LCD }}\) & Power supply for liquid crystal display & - & - & These are the liquid crystal display power supply pins for segment signals and common signals. \\
\hline \(\mathrm{D}_{0} \sim \mathrm{D}_{10}\) & Output port D & Output & High level & This output port consists of 11 bits, each of which is individually latched and can be selected to be set or reset according to the contents of register Y . In addition, 8 bits of this port can be used to fetch an 8 -bit address for external RAM. \\
\hline \(F_{0} \sim F_{7}\) & Output port F & Output & High level & This output port consists of 8 bits, each of which is individually tatched and can be set or reset using machine instructions. \\
\hline \(\mathrm{P}_{0}, \mathrm{P}_{1}\) & Output port P & Output & High level & This output port consists of 2 bits from which one synchronous signal of one machine cycle width can be output per instruction. The 7 -bit immediate field of an instruction can be output through this port in combination with 5 bits of port \(F\). \\
\hline \(\mathrm{K}_{0} \sim \mathrm{~K}_{3}\) & Input/output port K & Input/output & High level & \multirow[t]{2}{*}{Ports K and S are 4-bit latched input/output ports through which data can be transferred to and from register \(A\) (accumulator). When the output is programmed high, the high-impedance state is enabled allowing use of the pins as input pins.} \\
\hline \(S_{0} \sim S_{3}\) & Input/output port S & Input/output & High level & \\
\hline T2 & Timing output & Output & - & This timing output is used for testing the device. \\
\hline RESET(PW) & Power-on reset input & Input & Low level & When the internal power supply is switched on, a built-in automatic reset circuit generates a highlevel reset signat that resets the I/O ports and starts the system. \\
\hline
\end{tabular}

\section*{DESCRIPTION OF BASIC FUNCTIONAL BLOCKS Program Counter PC}

The program counter is an 11-bit address register. The 4 high-order bits are used to designate the page number and are as a group called \(\mathrm{PC}_{\mathrm{H}}\). The 7 low-order bits are used to designate the address on the page and as a group are called \(\mathrm{PC}_{\mathrm{L}}\). The PC designates the address of the 2048 words by 10 -bit mask-programmable ROM. The ROM is organized into 16 pages of 128 words. As instructions are fetched from ROM, \(P C_{L}\) is incremented, so that, unless there is a branch, executed instructions are fetched and executed in sequence. Care must be taken when the last instruction on a page (address 127) is executed, because when \(P C_{L}\) is incremented it becomes zero with a carry, but the carry is disregarded so that the next instruction to be fetched will be the instruction at the first address of the same page. Therefore, to move to the next page, \(\mathrm{PC}_{\mathrm{H}}\) must be modified by using branch instructions such as BL, BML, BLA, and BMLA.

Pages 14 and 15 are special pages set aside to accommodate subroutines. Page 14 can be used to store subroutines, which are callable from pages other than page 14 by using the instructions BM and BMA which can be used as single-instructions to call page 14 subroutines.

When BM or BMA instructions are executed within page 14, they are equivalent to the branch instructions \(B\) and BA. When B or BA instructions are executed within page 14, a branch to the specified address on page 15 is executed.

\section*{Stack Registers \(\mathbf{S K}_{\mathbf{0}}, \mathbf{S K}_{\mathbf{1}}, \mathbf{S K}_{\mathbf{2}}\)}

The 3 -level stack register consists of 11 -bit registers for storing the contents of the program counter when control is transferred from the main program to a subroutine or interrupt. Subroutines can use 3 levels, so that when 1 level is used for an interrupt routine 2 levels are reserved for subroutine nesting.

\section*{Data Pointers DP, DP'}

The data pointer is used to designate the address of RAM or the bit position of output port \(D\) and consists of the 3 -bit register \(X\) and the 4 -bit register \(Y\). The internal RAM is organized as 8 files of 16 words. Register X designates the file and register Y designates the word position of a file or the bit position of the output port D .

The data pointer \(D P^{\prime}\) is selected by software during interrupt processing, leaving the contents of DP saved (unchanged).

The external RAM memory is organized as 16 files of 16 words that can be added to the system to expand memory capacity. Register Y is used to designate the word position of a file while register \(B\) designates the file itself.

Register A (Accumulator) and Carry Flags, CY, CY'
Register \(A\) is the 4-bit accumulator which forms the heart of the 4-bit microcomputer. Data processing operations such as arithmetic, transfer, exchange, conversion, and input/output operations are executed basically through this register.

The carry flag CY are used to store the carry or borrow from the most significant bit of the arithmetic unit resulting from the execution of various instructions. It can be tested and used for a variety of purposes. In principle, it acts as a 1-bit flag.

The carry flag \(\mathrm{CY}^{\prime}\) is used during interrupt processing to save the contents of the carry flag CY.

\section*{Register B (Auxiliary Register)}

This register consists of a 4-bit register used for temporary storage as well as designate the file number of external RAM.

\section*{4-Bit Arithmetic Logic Unit}

This unit is used to perform 4-bit arithmetic and logical operations and consists of a 4-bit adder and the associated logic circuitry. It is used to perform operations such as additions, complementing, logical and arithmetic comparisons, and bit manipulation.

\section*{Frequency Divider and Timer}

A 15 -stage frequency divider is used to divide the basic oscillator frequency. It is connected to the oscillator source device through pins \(\mathrm{X}_{\mathrm{IN}_{1}}\) and \(\mathrm{X}_{\text {OUT1 }}\). The frequency divider generates the interrupt request signal \(I N T_{T}\) which is input to the interrupt control circuit. It also sets the CK flag for controlling the power saving circuit.

The basic oscillator circuit for the timer is the timing signal \(\mathrm{T}_{2}\). The timer consists of a 6 -bit prescaler and a 4 -bit counter. The timer flags TMF/F are set when a timer overflow occurs and sensed by the TTM instruction. The 4 -bit timer counter is set by the STM instruction. Prescaler and timer flags are reset at the same time.

\section*{Power Saving Circuit}

The power saving circuit is controlled by the CK flag and PW. Its output is sent to the built-in power supply reset circuit and causes the generation of an interrupt request signal RESET(ON). Control is unconditionally transferred to address 0 on page 0 and results in the resetting of \(I / O\) ports. The interrupt request signal RESET(ON) is generated on the rising edge of the built-in power supply reset output. The built-in power supply may be iswitched off by means of either an external signal or stop instruction, but power is maintained to the following circuits:
1. Internal data memory (RAM)
2. Divider Clock oscillator circuit
3. 15-stage frequency divider
4. Low-voltage detector circuit
5. Power saving circuit

\section*{Low-Voltage Detector Circuit}

The low-voltage detector circuit is effective when using the M58497-XXXP with a battery power supply. The resistor which is used to determine the low sensing voltage is connected to the BDIN pin. A voltage falling below this level is sensed by the program and can be displayed by using an output port.

\section*{Interrupt Functions}

Four factors in one level of hardware interrupt functions have been provided. The four interrupt request sources consist of the external interrupt requests \(\mathrm{INT}_{A}\) and \(\mathrm{INT}_{B}\), the internal power-on reset output RESET(ON), and the 15 -stage frequency divider output \(\mathbb{I N T}_{\mathbf{T}}\). Interrupt is enabled by the instructions EIA, EIB, and EIT, and disabled by the DIA, DIB, and DIT instructions respectively. Interrupt requests generated by the internal power supply by means of the reset output RESET(ON) cannot be disabled and will cause an unconditional hardware initialization whenever received.

In the interrupt enable state, interrupt requests \(I N T_{A}\) and \(I N T_{B}\) are accepted on the rising edge of these signals. When an interrupt request is received when interrupt is disabled, interrupt processing does not occur but the interrupt request is stored in a latch so that when the interrupt disable condition is cancelled the appropriate interrupt enabling instruction can be used to execute the interrupt routine immediately.

One level of the 3 -level stack register is required when using an interrupt program. This leaves the remaining two levels available for subroutine processing. After an interrupt is processed, control is returned to the main program by means of an instruction such as RTI. Care must be taken, however, after starting an interrupt program to save the content of data pointer DP, register A, carry flag CY, and any other registers used by the interrupt program so that the contents may be restored before returning to the main program.

When an interrupt has been accepted, the microcomputer internal states are as follows.
(1) Program counter

The main program current address is stored in the stack register. Control is transferred to address 0 page 0 by a RESET(ON) interrupt, to address 2 page 0 by an INT \(A\) interrupt to address 4 page 0 by an \(I N T_{B}\) interrupt, and to address 8 page 0 by an \(I N T_{T}\) interrupt. Note, however, that for the RESET(ON) signal the instruc-
tion on address 0 page 0 is invalid.
(2) Interrupt Enable Flags

If any of the four available interrupt factors are executed, all the interrupt enable flags are reset and the interrupt disable state is entered.
(3) Skip flags

Skip flags have been provided to indicate skip conditions for skip or continuous skip instructions. These are provided for all stacks, the stack flags being saved and the skip condition for an interrupt being held in memory.

\section*{General-Purpose I/O Ports K, S, F, P and D}

These 4-bit and 1-bit general-purpose registers are used for such operations as data transfers to and from register \(A\), instruction transfers, 1 -bit transfers as selected by register \(Y\), storage of the 7 -bit immediate filed of instructions fetched from ROM, and data transfers between external RAM. Each output circuit is a latched CMOS circuit.

Input/output ports K and S are 4-bit ports, capable of data transfer with register \(A\). When used as input ports, the DIKS instruction is used to reset the output latches.

The output port F consists of an 8 -bit port with each bit independently latched. Each bit is settable and resettable by means of the SF and RF instructions respectively.

Output port P is a 2-bit port which is normally at the high level. The instructions \(S P_{0}\) and \(S P_{1}\) can be used to generate a low-level synchronous signal for one machine cycle.

Seven bits of the output ports \(F\) and \(P\) can be used to directly fetch the ROM immediate field value ( 7 bits) by means of the OTRO instruction.

The output port D consists of 11 bits independently latched. The contents of register Y indicate the individual bit to be set by the SD instruction or to be reset by the RD instruction. The 8 -bit address of external memory (RAM) is output by means of this port.

\section*{Liquid Crystal Display Drive Circuit}

The liquid Crystal display direct drive circuit consists of the following units. A block diagram of these units is shown in Fig. 1.
(1) Liquid crystal display control counter

This 2-bit quaternary counter counts down under control of the ELC instruction. The contents of this counter select 1 bit of register A and transfer data sequentially to the segment register RLC by a TLC instruction while determining the frame frequency by means of transferring the contents of the counter to the common register RCOM.
(2) Register \(A\)

This 4-bit register serves as an accumulator. Its func-
tions include microcomputer processing, control, and central processing for input and output.
(3) Segment Register RLC

This 26-bit serial register is used to store selected single data bit from register A by means of the TLC instruction. It shifts single bit in order and temporarily stores the segment signals for the liquid crystal display.
(4) Common Register RCOM

This 2-bit register is used to convert the contents of the liquid crystal display control counter to the common signals required for the display.
(5) Port LC

This 26-bit latched port is used to store data in parallel by means of the ELC or DLC instructions from the segment register RLC. It provides two levels of bias, the liquid crystal drive voltage \(\mathrm{V}_{\mathrm{LCD}}\) and the supply voltage \(\mathrm{V}_{\mathrm{cc}}\).
(6) Port COM

Port COM consists of 2 latched bits used for parallel storage of data transferred from the common register RCOM by the ELC and DLC instructions. It provides 3 levels of bias including liquid crystal drive voltage ( \(\mathrm{V}_{\mathrm{LCD}} ; 1 / 2 \mathrm{~V}_{\mathrm{LCD}}\) ) and the supply voltage \(\mathrm{V}_{\mathrm{CC}}\).


Fig. 1 Liquid crystal display drive circuit block diagram

\section*{Reset Function}

As shown in Fig. 2, when a low level of at least 10 ms is applied to the M58497-XXXP RESET(PW) input pin, all input/output ports are reset and interrupt is disabled. (Refer to the section on Power-on Reset States in the pin descriptions.) Next, when the RESET(PW) input is set to high, the internal power-on reset output RESET(ON) causes the generation of an interrupt and the program coutner is set to address 0 on page 0 as the starting address.


Fig. 2 Power-on reset circuit

\section*{Clock Generator Circuit}

A built-in clock generator circuit has been provided for use with a ceramic element connected between the clock input and output pins. In addition, an external clock source may be input at pin \(X_{\text {ino }}\), leaving \(X_{\text {outo }}\) open. Circuit examples are shown in Fig. 3 and Fig. 4.

\section*{Documentation Required Upon Ordering}

The following information should be provided when ordering a custom mask.
(1) M58497-XXXP mask confirmation sheet
(2) ROM data .......................... 3 EPROM sets
(3) Oscillation frequency selection

On confirmation sheets
(4) Frequency divider output selection \((1 \mathrm{~Hz} / 2 \mathrm{~Hz})\)

On confirmation sheets


Fig. 3 Externally connected ceramic filter


Fig. 4 External clock input circuit

\section*{INSTRUCTION CODE LIST (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \[
D^{D}
\] & , & 000000 & 000001 & 000010 & 000011 & 000100 & 000101 & 000110 & 000111 & 001000 & 001001 & 001010 & 001011 & 001100 & 001101 & \[
\left[\begin{array}{cc}
00 & 1110 \\
00 & 1111
\end{array}\right.
\] & \[
\left|\begin{array}{cc}
01 & 0000 \\
01 & 0111
\end{array}\right|
\] & \[
\left[\begin{array}{ccc}
0 & 1000 \\
0 & 1 & 1111
\end{array}\right.
\] & \[
\begin{array}{cc}
10 & 0000 \\
10 & 0111
\end{array}
\] & \[
\left[\begin{array}{cc}
10 & 1000 \\
10 & 1111
\end{array}\right.
\] & \[
\begin{array}{cc}
11 & 0000 \\
1 \\
11 & 0111
\end{array}
\] & \(\begin{array}{ccc}11 & 1000 \\ 15 & 1111\end{array}\) \\
\hline \[
\stackrel{D}{3}^{-D_{0}}
\] & nta & \[
\operatorname{tion}_{0}
\] & 01 & 02 & 03 & 04 & 05 & 06 & 07 & 08 & 09 & 0 A & 0 B & 0 C & 0 D & OE ~ OF & 10-17 & 18~1F & 20-27 & 28-2F & 30-37 & 38-3F \\
\hline 0000 & 0 & NOP & TLC & INY & \[
\begin{gathered}
S Z 8 \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { SF } \\
0
\end{gathered}
\] & \[
\left.\begin{gathered}
B L \\
B L A \\
B M L \\
B M L A
\end{gathered} \right\rvert\,
\] & - & RAR & \[
\begin{gathered}
\text { TAM } \\
0
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
\text { XAMD } \\
0
\end{gathered}\right.
\] & \[
\begin{aligned}
& A \\
& 0
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
0
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & 8 & BA \\
\hline 0001 & 1 & SCOM & DIKS & DEY & \begin{tabular}{l}
szB \\
1
\end{tabular} & \[
\begin{gathered}
\text { SEY } \\
1
\end{gathered}
\] & \[
\begin{gathered}
S E \mid \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { SF } \\
1
\end{gathered}
\] &  & - & - & TAM 1 & \begin{tabular}{l}
XAMD \\
1
\end{tabular} & A & \[
\begin{gathered}
\text { LA } \\
1
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0010 & 2 & EIA & SFK & XDP & \[
\begin{gathered}
s 2 B \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { SEY } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
2
\end{gathered}
\] & \[
\begin{gathered}
S F \\
2
\end{gathered}
\] &  & * & IK & \[
\begin{gathered}
\text { TAM } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } \\
2
\end{gathered}
\] & A & \[
\begin{gathered}
\text { LA } \\
2
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0011 & 3 & DIA & SF S & TYA & \begin{tabular}{l}
SZB \\
3
\end{tabular} & \[
\begin{gathered}
\text { SEY } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
3
\end{gathered}
\] & \[
\begin{gathered}
S F \\
3
\end{gathered}
\] &  & SEAM & is & TAM 3 & \[
\begin{gathered}
\text { XAMD } \\
3
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 3
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
3
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0100 & 4 & EIB & * & SC & RT & \[
\begin{gathered}
\text { SEY } \\
4
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
4
\end{gathered}
\] & \[
\begin{gathered}
S F \\
4
\end{gathered}
\] &  & * & TBA & \[
\begin{gathered}
\text { TAM } \\
4
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } \\
4
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 4
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
4
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & \(B\) & BA \\
\hline 0101 & 5 & DIB & DLC & RC & RTS & \[
\begin{gathered}
S E Y \\
5
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{SEI} \\
5
\end{gathered}
\] & \[
\begin{gathered}
\text { SF } \\
5
\end{gathered}
\] &  & TAY & - & \[
\begin{gathered}
\text { TAM } \\
5
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } \\
5
\end{gathered}
\] & \[
\begin{aligned}
& \text { A } \\
& 5
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
5
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0110 & 6 & DETS & * & XC & RTI & \[
\begin{gathered}
\text { SEY } \\
6
\end{gathered}
\] & \[
\begin{gathered}
\text { SE. } 1 \\
6
\end{gathered}
\] & \[
\begin{gathered}
S F \\
6
\end{gathered}
\] & \[
\left|\begin{array}{c}
B L \\
B L A \\
B M L \\
B M L A
\end{array}\right|
\] & AND & XAB & \[
\begin{gathered}
\text { TAM } \\
6
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } \\
6
\end{gathered}
\] & \[
\begin{gathered}
A \\
6
\end{gathered}
\] & \[
\begin{gathered}
\text { LA } \\
6
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 0111 & 7 & DETR & ELC & * & * & \[
\begin{gathered}
\text { SEY } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { SF } \\
7
\end{gathered}
\] &  & EXL & TAB & \[
\begin{gathered}
\text { TAM } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMD } \\
7
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 7
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
7
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1000 & 8 & EIT & SP0 & * & * & \[
\begin{gathered}
\text { SEY } \\
8
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
8
\end{gathered}
\] & \[
\begin{gathered}
\text { RF } \\
0
\end{gathered}
\] &  & * & \[
\begin{gathered}
\text { SB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
0
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 8
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
8
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1001 & 9 & DIT & * & SD & * & \[
\begin{gathered}
\text { SEY } \\
9
\end{gathered}
\] & \[
\begin{gathered}
\text { SEI } \\
9
\end{gathered}
\] & \[
\begin{gathered}
\text { RF } \\
1
\end{gathered}
\] &  & CMA & \[
\begin{gathered}
\text { SB } \\
1
\end{gathered}
\] & XAM
\[
1
\] & \[
\begin{gathered}
\text { XAMI } \\
1
\end{gathered}
\] & \[
\begin{aligned}
& \text { A } \\
& 9
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
9
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1010 & A & STM & SP 1 & * & * & \[
\begin{gathered}
\text { SEY } \\
10
\end{gathered}
\] & \[
\begin{array}{r}
\text { SEI } \\
10
\end{array}
\] & \[
\begin{gathered}
\text { RF } \\
2
\end{gathered}
\] &  & AM & \[
\begin{gathered}
S B \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { X.AMI } \\
2
\end{gathered}
\] & 10 & \[
\begin{gathered}
\text { LA } \\
10
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1011 & B & POF 2 & * & * & * & \[
\begin{gathered}
\text { SEY } \\
11
\end{gathered}
\] & \[
\begin{array}{r}
\text { SEI } \\
11
\end{array}
\] & \[
\begin{gathered}
\text { RF } \\
3
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
B L \\
B L A \\
B M L \\
B M L A
\end{gathered}\right.
\] & * & \[
\begin{gathered}
\text { SB } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
3
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 11
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
11
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1100 & C & POF 1 & OTAD & * & * & \[
\begin{array}{r}
\text { SEY } \\
12
\end{array}
\] & \[
\begin{array}{r}
\text { SEI } \\
12
\end{array}
\] & \[
\begin{gathered}
\text { RF } \\
4
\end{gathered}
\] & \[
\left|\begin{array}{c}
B L \\
B L A \\
B M L \\
B M L A
\end{array}\right|
\] & * & \[
\begin{gathered}
\text { RB } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
4
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
4
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 12
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
12
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1101 & 0 & SDET & * & RD & * & \[
\begin{gathered}
\text { SEY } \\
13
\end{gathered}
\] & \[
\begin{array}{r}
\text { SEI } \\
13
\end{array}
\] & \[
\begin{gathered}
\text { RF } \\
5
\end{gathered}
\] & \[
\left|\begin{array}{c}
B L \\
B L A \\
B M L \\
B M L A
\end{array}\right|
\] & * & RB
\[
1
\] & \[
\begin{gathered}
\text { XAM } \\
5
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
5
\end{gathered}
\] & \[
13
\] & \[
\begin{gathered}
\text { LA } \\
13
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1110 & E & TTM & ADRT & * & * & \[
\begin{gathered}
\text { SEY } \\
14
\end{gathered}
\] & \[
\begin{array}{r}
\text { SEI } \\
14
\end{array}
\] & \[
\begin{gathered}
\text { RF } \\
6
\end{gathered}
\] &  & AMC & \[
\begin{gathered}
\mathrm{RB} \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
6
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
6
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 14
\end{aligned}
\] & \[
\begin{aligned}
& \text { LA } \\
& 14
\end{aligned}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline 1111 & F & TCK & TPW & * & szc & \[
\begin{gathered}
\text { SEY } \\
15
\end{gathered}
\] & \[
\begin{array}{r}
\text { SE! } \\
15
\end{array}
\] & \[
\begin{gathered}
\text { RF } \\
7
\end{gathered}
\] &  & AMCS & \[
\begin{gathered}
\text { RB } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { XAM } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { XAMI } \\
7
\end{gathered}
\] & \[
\begin{aligned}
& A \\
& 15
\end{aligned}
\] & \[
\begin{gathered}
\text { LA } \\
15
\end{gathered}
\] & - & OTRO & LXY & BM & BMA & B & BA \\
\hline
\end{tabular}

Note 1: This list shows the machine codes and corresponding machine instructions.
\(D_{3} \sim D_{0}\) indicate the low-order 4 bits of the machine code and \(D_{9} \sim D_{4}\) indicate the high-order 6 bits. Hexadecimal numbers are also shown that represent the codes. An instruction may consist of one or two words, but only the first word is listed. Code combinations indicated with asterisk (*) and bar \((-)\) must not be used.

Two-word instructions
\begin{tabular}{|l|c|}
\cline { 2 - 3 } \multicolumn{1}{c|}{} & Second word \\
\hline BL & 11 0xxxx yyyy \\
\hline BLA & \(11 \quad 1 \times x \times x \times \times \times X\) \\
\hline BML & \(10 \quad 0 \times x \times x\) yyyy \\
\hline BMLA & \(10 \quad 1 \times x \times x \times \times \times X\) \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS \\ M58497-XXXP
}

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS (Note 1 )


\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{4}{|c|}{Instruction code} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \frac{\mathscr{O}}{0} \\
& 0 \\
& \vdots \\
& \vdots \\
& \dot{0} \\
& \dot{2}
\end{aligned}
\]} & \multirow[b]{2}{*}{Functions} & \multirow[b]{2}{*}{Skip conditions} & \multirow[b]{2}{*}{2
O
\%
L} \\
\hline & & \(\mathrm{D}_{9} \mathrm{D}_{8}\) & \(\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4}\) & \(\mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}\) & Hexa. decimal & & & & & \\
\hline \multirow{6}{*}{\[
\begin{aligned}
& \text { 믈 } \\
& \text { N20. } \\
& \underline{\underline{y}}
\end{aligned}
\]} & EIA & 00 & 0000 & 0010 & 002 & 1 & 1 & Enables interruption of \(\mathrm{NT}_{A}\) signat. & - & \(\times\) \\
\hline & DIA & 00 & 0000 & 0011 & 003 & 1 & 1 & Disables interruption of \(I N T_{A}\) signal. & - & \(\times\) \\
\hline & EIB & 00 & 0000 & 0100 & 004 & 1 & 1 & Enables interruption of \(\mathbb{N} T_{B}\) signal. & - & \(\times\) \\
\hline & DIB & 00 & 0000 & 0101 & 005 & 1 & 1 & Disables interruption of \(\mid N T_{B}\) signal. & - & \(\times\) \\
\hline & EIT & 00 & 0000 & 1000 & 008 & 1 & 1 & Enables interruption of \(\mathrm{IN} T_{\top}\) signal. & - & \(\times\) \\
\hline & DIT & 00 & 0000 & 1001 & 009 & 1 & 1 & Disables interruption of \(\operatorname{INT} T_{T}\) signal. & - & \(\times\) \\
\hline \multirow[t]{2}{*}{\[
\stackrel{\text { ®. }}{\stackrel{E}{E}}
\]} & & 00 & 0000 & 1010 & OOA & 1 & & \begin{tabular}{l}
\((T M) \leftarrow(A), \quad(T M F / F) \leftarrow 0\) \\
6-bit prescaler presetting
\end{tabular} & - & \\
\hline & TTM & 00 & 0000 & 1110 & OOE & 1 & 1 & Skip if ( \(T M F / F)=1\) & \((T M F / F)=1\) & \(\times\) \\
\hline \multirow{7}{*}{\[
\begin{aligned}
& \overline{0} \\
& 0 \\
& 0 \\
& 0 \\
& \frac{\lambda}{0} \\
& \frac{0}{3} \\
& \sqrt{0} \\
& \frac{0}{0}
\end{aligned}
\]} & TCK & 00 & 0000 & 1111 & OOF & 1 & 1 & Skip if (CK F/F)=1 & \((C K F / F)=1\) & \(\times\) \\
\hline & POF1 & 00 & 0000 & 1100 & OOC & 1 & 1 & (CK F/F) ¢0, with no CK flag input & & \(\times\) \\
\hline & POF2 & 00 & 0000 & 1011 & OOB & 1 & 1 & ( \(P W F / F\) ) \(\leftarrow 0\), with no PW flag input & - & \(\times\) \\
\hline & TPW & 00 & 0001 & 1111 & 01F & 1 & 1 & Skip if (PW F/F) \(=1\) & \((P W F / F)=1\) & \(\times\) \\
\hline & DETS & 00 & 0000 & 0110 & 006 & 1 & 1 & \((D E T F / F) \leftarrow 1\) & - & \(\times\) \\
\hline & DETR & 00 & 0000 & 0111 & 007 & 1 & 1 & \((D E T F / F) \leftarrow 0\) & - & \(\times\) \\
\hline & SDET & 00 & 0000 & 1101 & OOD & 1 & 1 & Skip if ( \(\mathrm{BD}_{\text {out }}\) ) \(=1\), (Skip if normal supply voltage apply) & \(\left(\mathrm{BD}_{\text {OUT }}\right)=1\) & \(\times\) \\
\hline Misc. & NOP & 00 & 0000 & 0000 & 000 & 1 & 1 & No operation & -- & \(\times\) \\
\hline
\end{tabular}

Note 1. When a skip has been generated, the next instruction only is invalid and the program counter is not incremented by 2 . Therefore, the number of cycles does not change even if a skip is not generated.
2. Instructions \(B x y, B A x X, B M x y\) and \(B M A x X\) execute the second function of the functions column when executed, provided that none of the instructions RT, RTS, BL, BML, BLA , or BMLA was executed after the execution of a BM or BMA instruction.
\begin{tabular}{|c|c|c|c|}
\hline Symbol & Meaning & Symbol & Meaning \\
\hline A & 4-bit register (accumulator) & \(\mathrm{P}(\mathrm{COMn})\) & Common output port for liquid crystal display \\
\hline Ai & Indicates the bits of register A . Where \(\mathrm{i}=0 \sim 1\) & \(\mathrm{P}(\mathrm{LCn})\) & Segment output port for liquid crystal display \\
\hline B & 4 -bit auxiliary register & PW F/F & 1 -bit power supply control flag display \\
\hline BDout & Battery detector signal & R (COMn) & Common register for liquid crystal display (4 bits) \\
\hline CK F/F & 1-bit 1-second flag & R (LCn) & Segment register for liquid crystal display ( 25 bits) \\
\hline CY & 1-bit carry flag & S & 4-bit I/O port \\
\hline \(\mathrm{CY}^{\prime}\) & 1-bit carry stack flag & SCA & Output of bit A of control counter for liquid crystal display \\
\hline D & 11-bit output port & SKO & 11-bit stack register \\
\hline Di & Indicates the bits of port D. Where \(\mathrm{i}=0 \sim 3\) & SK1 &  \\
\hline \(D(Y)\) & The bit of port \(D\) addressed by \(Y\) & SK1 & 11-bit stack register \\
\hline DP & 7 -bit data pointer composed of register \(Y, X\) & SK2 & 11-bit stack register \\
\hline & & TM & 4-bit timer/counter \\
\hline Y & 4-bit register & TM F/F & 1-bit timer/counter flag \\
\hline X & 3-bit register & x \(\times\) & 2-bit binary variable \\
\hline DP' & 7-bit data pointer & yyyy & 4-bit binary variable \\
\hline DET F/F & 1 -bit battery detector flag & mmm & 3-bit binary variable \\
\hline F & 8 -bit output port & กnnn & 4-bit binary variable \\
\hline Fi & Indicates the bits of port F. Where \(\mathrm{i}=0 \sim 7\) & II & 2-bit binary variable \\
\hline K & 4-bit I/O port & & 3-bit binary variable \\
\hline M(DP) & 4 -bit data of memory addressed by data pointer DP & \[
\begin{aligned}
& X X X X \\
& \leftarrow
\end{aligned}
\] & \begin{tabular}{l}
4-bit unknown binary variable (the value doesn't affect \\
Indicates direction of data flow execution)
\end{tabular} \\
\hline Mi(DP) & A bit of data of memory addressed by data pointer DP where \(\mathrm{i}=0 \sim 3\) & & Indicates contents of register memory, etc. Exclusive OR \\
\hline PC & 11-bit program acounter composed of \(\mathrm{PC} C_{L}, \mathrm{PC}_{H}\) & \(\wedge\) & AND \\
\hline & & - & Negation \\
\hline \(P \mathrm{C}_{L}\) & Low-order 7 bits of the program counter & \(x\) & Indicates flag is unaffected by instruction execution \\
\hline \(\mathrm{PC}_{\mathrm{H}}\) & High-order 4 bits of the program counter & xy & Label used to indicate the address \\
\hline \(\mathrm{P}_{0}\) & 4 -bit output port & C
+
+ & Hexadecimal number \(\mathrm{C}+\) binary number-X \\
\hline \(\mathrm{P}_{1}\) & 4-bit output port & \(\times\) & \\
\hline
\end{tabular}

\section*{MITSUBISHI MICROCOMPUTERS M58497-XXXP}

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {GC }}\) & Supply voltage & \multirow{3}{*}{With respect to \(\mathrm{V}_{\text {SS }}\)} & \(-0.3 \sim 6.0\) & V \\
\hline \(\mathrm{V}_{1}\) & Input voltage & & \(-0.3 \sim V_{c c}+0.3\) & V \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & \(0 \sim V_{c c}\) & V \\
\hline \(\mathrm{P}_{\mathrm{d}}\) & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operating free-air temperature range & & \(-20 \sim 70\) & \({ }^{\circ}\) \\
\hline Tstg & Storage temperature range & & \(-40 \sim 125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS (Ta=-20~70 \({ }^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 3 & 4.5 & 5.5 & \(V\) \\
\hline \(V_{S S}\) & Supply voltage & & 0 & & V \\
\hline \(V_{\text {LCD }}\) & Liquid crystal supply voltage & & 1.3 & & \(\checkmark\) \\
\hline \(V_{\text {IH }}\) & High-level input voltage & \(0.7 \vee_{\mathrm{CC}}\) & & \(\mathrm{V}_{\mathrm{CC}}\) & \(\checkmark\) \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & 0 & & \(0.3 \mathrm{~V}_{\mathrm{cc}}\) & V \\
\hline fXIN & Oscillator frequency & 240 & 455 & 520 & kHz \\
\hline \(\mathrm{f} \phi\) & Internal clock oscillator frequency & 120 & & 260 & kHz \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{T}_{\mathrm{a}}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{x} I \mathrm{~N}}=455 \mathrm{kHz}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-level output voltage, ports D, K, and S & \(\mathrm{IOH}=-10 \mu \mathrm{~A}\) & 4 & & & V \\
\hline VOH & High-level output voltage, ports F, and P & \(\mathrm{IOH}=-200 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline VOL & Low-level output voltage, ports D, K, and S & \(\mathrm{l}_{\mathrm{OL}}=1.8 \mathrm{~mA}\) & & & 0.5 & \(\checkmark\) \\
\hline VoL & Low-level output voltage, ports F, and P & \(\mathrm{loL}=1.8 \mathrm{~mA}\) & & & 0.5 & V \\
\hline VOH & High-level output voltage, port LC & \(V_{\text {LCD }}=1.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & 4.3 & 4.5 & & \(\checkmark\) \\
\hline VOH & High-level output voltage, port COM & \(V_{\text {LCD }}=1.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & 4.3 & 4.5 & & V \\
\hline Vox & Medium output voltage, port COM (Note 1) & \(V_{L C D}=1.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & 2.7 & 2.9 & 3.1 & V \\
\hline Vol & Low-level output voitage, port LC & \(V_{\text {LCD }}=1.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & 1.3 & 1.5 & V \\
\hline Vol & Low-level output voltage, port COM & \(V_{L C D}=1.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & 1.3 & 1.5 & \(\checkmark\) \\
\hline lcc & Supply current for full operation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\), Output pins open & & 0.4 & & mA \\
\hline 100 & Supply current for partial operation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\), Output pins open & & 20 & & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & Input capacitance & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{1}=\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{S S}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms}\) & & 7 & 10 & pF \\
\hline \(\mathrm{C}_{\text {( }}\) (XIN) & Oscillator input capacitance & \(V_{C C}=X_{\text {Our }}=V_{S S}, f=1 \mathrm{MHz}, 25 \mathrm{mVrms}\) & & 7 & 10 & pF \\
\hline \(V_{B D}\) & Battery voltage detection voltage range (Note 2) & \(10 \mathrm{k} \Omega \leq \mathrm{R}_{\mathrm{BD}} \leq 200 \mathrm{k} \Omega, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & 4 & & 5.5 & \(\checkmark\) \\
\hline
\end{tabular}

Note 1. Vox is the medium level of the 3 -level output of port COM.
2. The detection resistance \(R_{B D}\) is connected between the \(V_{S S}\) and \(B D I N\) pin.
3. Currents are taken to be positive when flowing into the IC with minimum arid maximum values taken as absolute values.

TIMING REQUIREMENTS \(\left(T a=-20 \sim 70^{\circ} \mathrm{C} . V_{C C}=3 \sim 5.5 \mathrm{~V} . V_{S S}=0 \mathrm{~V}\right.\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline tsu(K-XiN) & Data setup time before clock input, port K inputs & \multirow{8}{*}{\begin{tabular}{l}
\[
\mathrm{f}_{\phi}=230 \mathrm{kHz}
\] \\
(Note 1)
\end{tabular}} & 0 & & & \(\mu \mathrm{s}\) \\
\hline tsu(s-Xin) & Data setup time before clock input, port S inputs & & 0 & & & \(\mu s\) \\
\hline  & Data setup time before clock input, \(\mathrm{NT}^{\text {A }}\) input & & 0 & & & \(\mu \mathrm{s}\) \\
\hline tsu(1NTB-X \({ }_{(1)}\) & Data setup time before clock input, í \(\mathrm{NT}_{\mathrm{B}}\) input & & 0 & & & \(\mu \mathrm{s}\) \\
\hline \(\operatorname{th}(\mathrm{K}-\mathrm{XIN})\) & Data hold time after clock input, port K inputs & & 0.4 & & & \(\mu \mathrm{s}\) \\
\hline  & Data hold time after ciock input, port S inputs & & 0.4 & & & \(\mu \mathrm{s}\) \\
\hline \(\operatorname{th}\left(\mathbb{N} T_{A}-X_{1 N}\right)\) & Data hold time after clock input, \(\mathrm{INT}_{\mathbf{A}}\) input & & 0.4 & & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{th}_{\left(1 \mathbb{N}^{\prime} \mathrm{T}_{\mathrm{B}}-\mathrm{X}_{\mathbb{N}}\right)}\) & Data hold time after clock input, IN \(_{\text {B }}\) input & & 0.4 & & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Note 1. \(\mathrm{f} \phi=1 / 2 . \mathrm{f} \times \mathrm{IN}\) which corresponds to the internal clock frequency

SWITCHING CHARACTERISTICS \({ }_{(T a}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=3 \sim 5.5 \mathrm{~V} . \mathrm{V}_{\mathrm{ss}}=10 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\operatorname{tPLH}_{\text {(Xin-D }}\) & Low-to-high-level propagation time from clock input to port data output, port D & \multirow[t]{4}{*}{\begin{tabular}{l}
\[
\begin{aligned}
& \mathrm{f}_{\phi}=230 \mathrm{kHz} \\
& \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\
& \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}
\end{aligned}
\] \\
(Note 2)
\end{tabular}} & & 2.2 & 3 & \(\mu \mathrm{s}\) \\
\hline  & Low-to-high level propagation time from clock input to port data output, ports F, P, K, and S & & & 2.2 & 3 & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {PHL }}\left(\mathrm{XIN}_{\text {- }} \mathrm{D}\right)\) & High-to-low-level propagation time from clock input to port data output, port D & & & 0.7 & 1.5 & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\text {PHL }}(\mathrm{XIN}-\mathrm{F})\) & High-to-low-level propagation time from clock input to port data output, ports F, P, K, and S & & & 0.7 & 1.5 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Note 2. Measurement circuit


BASIC TIMING CHART (Note 1)


Note 1. \(\triangle \triangle \triangle\) Indicates an invalid signal input.
2. Internal clock signal which is \(1 / 2\) of basic oscillation frequency.

INSTRUCTION FETCH TIMING


Note 3. Instruction fetch time can differ depending on the types of the instructions.
4. The instruction which was fetched in the preceding cycle is executed.
5. The execution of the instruction and addressing of ROM and RAM are performed simultaneously.

I/O INSTRUCTION EXECUTION TIMING
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Signal name Symblerserser State}} & \multicolumn{4}{|c|}{Mi} & \multicolumn{4}{|c|}{\(\mathrm{Mi}+1\)} & \multicolumn{4}{|c|}{\(\mathrm{Mi}+2\)} \\
\hline & & \(\mathrm{T}_{1}\) & \(\mathrm{T}_{2}\) & \(T_{3}\) & \(\mathrm{T}_{4}\) & \(\mathrm{T}_{1}\) & \(\mathrm{T}_{2}\) & \(\mathrm{T}_{3}\) & \(\mathrm{T}_{4}\) & \(\mathrm{T}_{1}\) & \(\mathrm{T}_{2}\) & T3 & \(\mathrm{T}_{4}\) \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Port D output \\
Port F output
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& D_{0} \sim D_{10} \\
& F_{0} \sim F_{7}
\end{aligned}
\]} & & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & \\
\hline Port Poutpui & \(\mathrm{P}_{0}, \mathrm{P}_{1}\) & & & & & & & & & (No & & & \\
\hline Port K output & \(K_{0} \sim K_{3}\) & & & & & & & & & & & & \\
\hline Port K input & \(K_{0}-K_{3}\) & & & & & & \(\chi\) & < & 0 & - & \(\checkmark\) & \(\triangle\) & \(\checkmark\) \\
\hline Port S output & \(S_{0} \sim S_{3}\) & & & & & & & & & & & & \\
\hline Port S input & \(S_{0} \sim S_{3}\) & & & & & & & & & XX & V & \(\triangle\) & \% \\
\hline Port LC output & \(L C_{0} \sim L C_{25}\) & & & lote & & & & & & & & & \\
\hline Port COM output & \(\mathrm{COM}_{0} \sim \mathrm{COM}_{1}\) & & & Note 8 & & & & & & & & & \\
\hline
\end{tabular}

Note 6. When an OTRO instruction is executed, the output is latched.
7. Output voltage of port LC depends upon power supply V
8. Output voltage of port COM has 3 levets depending on the power supply \(V_{L C D}\) for the tiquid crystal display.

\title{
MITSUBISHI MICROCOMPUTERS M58497-XXXP
}

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

BRANCH AND SUBROUTINE CALL INSTRUCTION EXECUTION TIMING
(Note 1)


Note 1. The instructions \(B A, B M A, B L A\) and \(B M A L\) have the same execution timing as \(B, B M, B L\) and \(B M L\) respectively as shown. The only difference is that \(\left(P C_{L}\right) \leftarrow x y\) is replaced by \(\left(P_{C}\right) \leftarrow x(A)\).

INTERRUPT EXECUTION TIMING (Note 2)


Note 2 When the instruction executed in the machine cycle \(M_{i+1}\) is a BL, BML, BLA or BMLA, the value of address 2 of page 0 is stored in the program counter during \(M_{i+3}\).
3 The interrupt request input \(I N T_{B}\) has the same execution timing as \(I N T_{A}\). If the input is low level in the machine cycle \(M_{i-1}\) and high level in the machine cycle \(M_{i}\). the interrupt is executed during the interrupt enable state.

\section*{DESCRIPTION}

The MELPS 8-48 LSI family is a low-cost high-performance single-chip microcomputer series. The functions have been integrated. For example the CPU, ROM, RAM, I/O ports, timer and other circuits are all on one chip. The MELPS 848 family has the following three configurations to meet the requirements of different applications for various ROM and RAM capacities.

M5L8048-XXXP
ROM 1024 bytes
RAM 64 bytes
I/O 27 pins
M5L8049-XXXP
ROM 2048 bytes
RAM 128 bytes
I/O 27 pins
M5L8748S
EPROM 1024 bytes
RAM 64 bytes
I/O 27 pins

Timer and interrupt inputs are also built into these chips. The program memory capacity can easily be expanded to 4 K bytes. The M5L8243P input/output expander chip can be used to extend the I/O capability. The family of microcomputers allows designers to fabricate systems for applications simply and quickly.

The M5L8048-XXXP contains 1 K bytes of read only memory and the M5L8049-XXXP contains 2 K bytes. The contents of the memory is set by a mask during manufacture. This makes it practical to mass produce ROMs containing customer developed programs.

The M5L8748S contains 1 K bytes of EPROM and is pincompatible with the M5L8048-XXXP. Its memory can be electrically written and changed by the user. This chip can be used while a system is being developed and subject to modifications. Once the system has been checked out and the program debugged, the program can be masked in the M5L8048-XXXP.

A cross assembler, the MELPS 8-48, is available for use with this family of microcomputers. Designers will find the assembler convinient and easy to use.


Fig. 1 Block diagram of M5L8048-XXXP

\section*{MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS}

FUNCTION OF MELPS 8-48 MICROCOMPUTERS


Fig. 2 Block diagram of M5L8049-XXXP


Fig. 3 Block diagram of M5L8748S

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS
}

\author{
FUNCTION OF MELPS 8-48 MICROCOMPUTERS
}

\section*{BASIC FUNCTION BLOCKS}

\section*{Program Memory (ROM)}

The M5L8048-XXXP and M5L8748S contain 1024 bytes of ROM, in the case of the M5L8748S, it is EPROM and its contents can easily be changed by the user. The M5L8049XXXP contains 2048 bytes of ROM. The program for the users application is stored in this ROM. Addresses \(0,3,7\) of the ROM are reserved for special functions. Table 1 shows the meaning and function of these three special addresses.
Table 1 Reserved, defined addresses and their meanings and functions
\begin{tabular}{|c|l|}
\hline Address & \multicolumn{1}{c|}{ Meaning and function } \\
\hline 0 & The first instruction executed after a system reset. \\
\hline 3 & \begin{tabular}{l} 
The first instruction executed after an external interrupt is \\
accepted.
\end{tabular} \\
\hline 7 & The first instruction executed after a timer interrupt is accepted. \\
\hline
\end{tabular}

The ROM can be used to store constants and other 8-bit fixed data in addition to the program. Instructions such as MOVP A, @A and MOVP3 A, @A can be used to access the constants and data. The data could be in the form of tables, and can be easily looked up.

\section*{Data Memory (RAM)}

The M5L8048-XXXP and M5L8748S contain 64 bytes of RAM. The M5L8049-XXXP contains 128 bytes of RAM. The RAM is used for data storage and manipulation and is divided into sections for more efficient processing. Addresses \(0 \sim 7\) and \(24 \sim 31\) form two banks of general purpose registers that can be directly addressed. Addresses \(0 \sim 7\) compose bank 0 and are numbered RO~R7. Addresses 24~31 compose bank 1 and are also numbered RO~R7. Only one bank is active at a time. The instructions SEL RB0 and SEL RB1 are used to select the working bank. Fig. 1 shows the division of the RAM and its mapping.

Addresses \(8 \sim 23\) compose an 8 -level program counter stack. The details for using the stack will be found in the "Program Counter and Stack" section. Please refer to that section for details.

The remaining section, addresses 32 and above, must be accessed indirectly using the general-purpose registers R0 or R1. Of course all addresses can be indirectiy addressed using the general-purpose registers R0 and R1.

A good practice to simplify programming is to reserve general-purpose register bank 0 for use of the main program and register bank 1 for interrupt programs. For example if register bank 0 (addressed \(0 \sim 7\) ) is reserved for processing data by the main program, when an interrupt is accepted the first instruction would be to switch the working registers from bank 0 to bank 1. This would save the data of the main program (addresses \(0 \sim 7\) ). The interrupt program
can then freely use register bank1 (addresses \(24 \sim 31\) ) without destroying or altering data of the main program. When the interrupt processing is complete and control is returned to the main program by the RETR instruction, register bank 0 (in this example) is automatically restored as the working register bank at the same time the main program counter is restored.

Addresses \(0 \sim 31\) have special functions, but when not all of the registers are required, the ones not needed can be used for general storage. This includes both banks of gene-ral-purpose registers and the stack.


Fig. 4 Data memory (RAM)

\section*{PROGRAM COUNTER (PC) AND STACK (SK)}

The MELPS \(8-48\) program counter is composed of a 12 -bit binary counter as shown in Fig. 5. The low-order 10 bits can address 1024 bytes of memory. When the high-order 2 bits are zero, the internal, on chip memory is accessed. The high-order 2 bits can have the values \(1 \sim 3\), which allows the user to add up to three banks of 1024 bytes. The program counter can address up to 4096 bytes of memory.

Addresses \(8 \sim 23\) of RAM are used for the stack (program counter stack). The stack provides an easy and automatic means of saving the program counter and other control information when an interrupt is accepted or a subroutine is called. For example, if control is with the main program and an interrupt is accepted, the contents of the 12 -bit PC (program counter) is saved in the top of the stack, so it can be restored when control is returned to the main program. In addition to the PC, the high-order 4 bits of the PSW (program status word) are saved in the stack and restored along with the PC. A total of 16 bits are saved, the 12 -bit

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS
}

FUNCTION OF MELPS 8-48 MICROCOMPUTERS

PC and 4 bits of the PSW. A 3-bit stack pointer is associated with the stack. This pointer is a part of the PSW and indicates the top of the stack. The stack pointer indicates the next empty location (top of the stack), in case of an empty stack the top of the stack is the bottom of the stack. The data inemory addresses associated with the stack pointer along with the data storage sequence are shown in Fig. 6.


Fig. 5 Program counter


Fig. 6 Relation between the program counter stack and the stack pointer

\section*{PROGRAM STATUS WORD (PSW)}

The PSW (program status word) is stored in 8 bits of register storage. The configuration of the PSW is shown in Fig. 7. The high-order 4 bits of the PSW are stored in the stack, along with the PC, when an interrupt is accepted or a subroutine call executed. When control is returned to the main program by RETR both the PC and the highorder 4 bits of PSW are restored. When control is returned by RET only the PC is restored, so care must be taken to assure that the contents of the PSW was not unintentionally changed.

The order and meaning of the 8 bits of the PSW are shown below.
Bit 0~2: Stack pointer ( \(\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}\) )
Bit 3: Unused (always 1)
Bit 4: Working register bank indicator
0 = Bank 0
1 = Bank 1
Bit 5: Flag 0 (value is set by the user and can be tested)
Bit 6: Auxiliary carry (AC) (it is set/reset by instructions ADD and ADC and used by instruction DA A).
Bit 7: Carry bit (C) (indicates an overflow after execution)


Fig. 7 Program status word

\section*{I/O PORTS}

The MELPS \(8-48\) has three 8 -bit ports, which are called data bus, port 1 and port 2.

\section*{Port 1 and Port 2}

Ports 1 and 2 and both 8 -bit ports with identical properties. The output data of these ports are retained and do not change until another output is loaded into them. When used as inputs the input data is not retained so the input signals must be maintained until an input instruction is executed and completed.

Ports 1 and 2 so-called quasi-bidirectional ports have a special circuit configuration to accomplish this. The special circuit is shown in Fig. 8. All terminals of ports 1 and 2 can be used for input or output.


Fig. 8 I/O ports 1 and 2 circuit
Internal on chip pull-up resistors are provided for all the ports. Through the use of pull-up resistors, TTL standard high-level or low-level signals can be supplied. Therefore each terminal can be used for both input and output. To shorten switching time from low-level to high-level, when 1s are output, a device of about \(5 \mathrm{k} \Omega\) or lower is inserted for a short time (about 500 ns when using a 6 MHz crystal oscillator).

A port used for input must output all 1 s before it reads the data from the input terminal. After resetting, a port is set to an input port and remains in this state, therefore it is not necessary to output all 1 s if it is to be used for input. In short a port being used for output must output 1s before it can be used for input.

The individual terminals of quasi-bidirectional ports can be used for input or output. Therefore some terminals can be in the input mode while the remaining terminals of a port are in the output mode. This capability of ports 1 and 2 is convenient for inputting or outputting 1 -bit or data with few bits. The logical instructions ANL and ORL can easily be used to manipulate the input or output of these ports.

\section*{Data Bus (Port 0)}

The data bus is an 8 -bit bidirectional port, which is used with I/O strobed signals. When the data bus is used for output the output data is latched, but if it is used for input the data is not latched. Unlike ports 1 and 2, which can have individual terminals in the input or output mode, all terminals of the data bus are in the input or output mode.

When the data bus is used as a static port the OUTL instruction can be used to output data and the INS instruction to input data. Strobe pulse \(\overline{\mathrm{RD}}\) is generated while the INS instruction is being executed or \(\overline{W R}\) while OUTL is being executed.

The data bus read/write using MOVX instructions, but then the data bus is a bidirectional port. To write into the data bus a \(\overline{W R}\) signal is generated and the data is valid when \(\bar{W} \bar{R}\) goes high. When reading from the data bus, an \(\overline{R D}\) signal is generated. The input levels must be maintained until \(\overline{R D}\) goes high. When the data bus is not reading/writing, it is in the high-impedance state.

\section*{CONDITIONAL JUMPS USING TERMINALS \(\mathrm{T}_{0}\), \(\mathrm{T}_{1}\) and INT}

Conditional jump instructions are used to alter program depending on internal and external conditions (states). Details of the jump instructions for the MELPS 8-48 can be found in the section on machine instructions.

The input signal status of \(\mathrm{T}_{0}, \mathrm{~T}_{1}\) and \(\overline{\text { INT }}\) can be checked by the conditional jump. instructions. These input terminals, through conditional jump instructions such as JTO and JNTO, can be used to control a program. Programs and processing time can be reduced by being able to test data in input terminal rather than reading the data into a register and then testing it in the register.

Terminal \(T_{0}, T_{1}\) and \(\overline{\mathrm{NT}}\) have other functions and uses that are not related to conditional jump instructions. The details of these other functions and uses can be found in the section on terminal functions.

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS
}

\section*{INTERRUPT}

The CPU recognizes an external interrupt by a low-level state at the \(\overline{\text { INT }}\) terminal. A "Wired-OR" connection can be used for checking multiple interrupts.

The INT terminal is tested for an interrupt request at the ALE signal output of every machine cycle. When an interrupt is recognized and accepted, control is transferred to the interrupt handling program. This is accomplished by an unconditional jump to address 3 of program memory, which is the start of the interrupt handling program, at the same time the program counter and 4 high-order bits of PSW are automatically moved to the top of the stack.

The interrupt level is one, so the next interrupt cannot be accepted until the current interrupt processing has been completed. The RETR instruction terminates the interrupt processing. That is to say, the next interrupt can not be accepted until the RETR instruction is executed. The next interrupt can be accepted at the start of the second cycle of the RETR instruction (2-cycle instruction). Time/event counter overflow which causes an interupt request also will not be accepted.

After the processing for an interrupt is completed control is returned to the main program. This is accomplished by executing RETR which restores the program counter and PSW automatical and checks INT and the time/event counter overflow for an interrupt request. If there is an interrupt request, the control will not be returned to the main program but will be transferred to the interrupt handling program.

An external interrupt has a higher priority than a timer interrupt. This means that, if an external and timer interrupt request are generated at the same time, the external interrupt has the priority and will be accepted first.

When a second level of external interrupt is required, the timer interrupt, if not being used, can provide this. The procedure for this is to first disable the timer interrupt, set the timer/event counter to \(\mathrm{FF}_{16}\) and put the CPU in the event counter mode. After this has been done, if \(\mathrm{T}_{\mathbf{1}}\) input is changed to low-level from high-level, an interrupt is generated in address 7.

Terminal INT can also be tested using a conditional jump instruction. For more details on this procedure, check the "Conditional Jumps Using Terminals \(\mathrm{T}_{0}, \mathrm{~T}_{1}\) and \(\overline{\mathrm{INT}}\) " section.

\section*{TIMER/EVENT COUNTER}

The timer/event counter for the MELPS \(8-48\) is an 8 -bit counter, that is used to measure time delays or count external events. The same counter is used to measure time delays or count external events by simply changing the input to the counter.

The counter can be initialized by executing an MOV T, A instruction. The value of the counter can be read for checking by executing an MOV A, T instruction. Reset will stop the counting but the counter is not cleared, so counting can be resumed.

The largest number the counter can contain is \(\mathrm{FF}_{16}\). If it is incremented by 1 when it contains \(\mathrm{FF}_{16}\), the counter will be reset to 0 , the overflow flag is set and a timer interrupt request is generated.

The conditional jump instruction JTF can be used to test the overflow flag. Care must be used in executing the JTF instruction because the overflow flag is cleared (reset) when executed. When a timer interrupt is accepted, the control is transferred to address 7 of program memory.

When both a timer and external interrupt request are generated at the same time, the external interrupt is given priority and will be accepted first by automatically jumping to address 3 of program memory. The timer interrupt request is kept and will be processed when the external interrupt has been completed and a PETR is executed. A latched timer interrupt request is cancelled when a timer interrupt request is generated. A timer interrupt request can be disabled by executing a DIS TCNTI instruction.

The STRT CNT instruction is used to change the counter to an event counter. Then terminal \(\mathrm{T}_{1}\) signal becomes the input to the event counter and an event is counted each full cycle (low-high-low one event). The maximum rate that can be counted is one time in 3 machine cycles \((7.5 \mu \mathrm{~s}\) when using 6 MHz crystal). The high-level at \(\mathrm{T}_{1}\) must be maintained at least \(1 / 5\) of the cycle time ( 500 ns when using 6 MHz crystal).

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS
}

FUNCTION OF MELPS 8-48 MICROCOMPUTERS

The STRT T instruction is used to change the counter to a timer. The internal clock signal becomes the input to the timer. The internal clock is \(1 / 32\) of 400 kHz (when using 6 MHz crystal) or 12.5 kHz . The timer is therefore counted up every \(80 \mu \mathrm{~s}\). Fig. 9 shows the timer/event counter.

The counter can be initialized by executing an MOV T, A instruction. The timer can be used to measure \(80 \mu \mathrm{~s} \sim\) 20 ms in multiples of \(80 \mu \mathrm{~s}\). When it is necessary to measure over 20 ms (maximum count \(256 \times 80 \mu \mathrm{~s}\) ) of delay time the number of overflows, one every 20 ms , can be counted by the program. To measure times of less than \(80 \mu \mathrm{~s}\); external clock pulses can be input through \(\mathrm{T}_{1}\) while the counter is in the event counter mode. Every third (or more) ALE signal can be used instead of an external clock.


Fig. 9 Timer/event counter

\section*{MELPS 8-48 CYCLE TIMING}

The output of the state counter is \(1 / 3\) the input frequency from the oscillator. When a 6 MHz crystal is used for input, the output would be 2 MHz ( 500 ns ). A CLK signal is generated every 500 ns (one state cycle) which is used for the demarcation of each machine state. The instruction ENTO CLK will output the CLK signal through terminal \(\mathrm{T}_{0}\). The input of the cycle counter is CLK (state cycle) and the output is an ALE signal which is generated every 5 state cycles.

Fig. 11 Shows the relationship between clock and generated cycles.

One machine cycle contains 5 states with a CLK signal for demarcation of each state. The MELPS 8-48 instructions are executed in one machine cycle or two machine cycles. An instruction cycle can be one or two machine cycles as shown in Fig. 12.


Fig. 10 Clocking cycle generation


Fig. 11 Clock and generated cycle signals


Fig. 12 Instruction execution timing

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS
}

\section*{FUNCTION OF MELPS 8-48 MICROCOMPUTERS}

\section*{RESET}

The reset terminal is for resetting the CPU. A Schmitt trigger circuit along with a pull-up register are connected to it on the chip. A reset can easily be generated by attaching a \(1 \mu \mathrm{~F}\) as capacitor as shown in Fig. 13. An external reset pulse applied at RESET must remain at low-level for at least 50 ms after power has been turned on and reached its normal level.

The reset function causes the following initialization within the CPU.
1. Program counter is reset to 0 .
2. Stack pointer is reset to 0 .
3. Register bank is reset to 0 .
4. Memory bank is reset to 0 .
5. Data bus is cleared to high-impedance state.
6. Ports \(\mathbf{1}\) and 2 are reset to input mode.
7. External and timer interrupts are reset to disable state.
8. Timer is stopped.
9. Timer overflow flag is cleared.
10. Flags \(\mathrm{F}_{0}\) and \(\mathrm{F}_{1}\) are cleared.
11. Clock output for terminal \(T_{0}\) is disabled.

Note 1: On the M5L8748S the \(\overline{\operatorname{RESET}}\) terminal, in addition to being used for the reset function, is also used when reading and writing data in the EPROM on the chip. Details on this will be found in the section on reading and writing data in the M5L8748S.


Fig. 13 Example of a reset circuit

\section*{SINGLE-STEP OPERATION}

The terminal \(\overline{\mathrm{SS}}\) on the MELPS \(8-48\) is provided to facilitate single-step operation. In single-step operation, the CPU stops after the execution of each instruction is completed and the memory address ( 12 bits) of the next instruction to be fetched is output through the data bus ( 8 bits) plus the low-order 4 bits of port \(2\left(P_{20} \sim P_{23}\right)\). The user can use this to trace the flow of this program instruction by instruction and will find this an aid in program debugging. Single-step operation is controlled through \(\overline{\mathrm{SS}}\) and ALE as shown in Fig. 14.


Fig. 14 Single-step operation circuit and timing
A type D flip-flop with preset and reset terminals, as shown in Fig. 11, is used to generate the signal for \(\overline{\mathrm{SS}}\). When the preset terminal goes to low-level, \(\overline{\mathrm{SS}}\) goes to high-level, which puts the CPU in RUN mode. When the preset terminal is grounded it goes to high-level. Then \(\overline{\mathrm{SS}}\) goes to lowlevel. When \(\overline{\mathrm{SS}}\) goes to low-level, the CPU stops. Then when the push-button switch is pushed, a pulse is sent to the clock terminal of the type D flip-flop which turns \(\overline{\mathrm{SS}}\) to high-level. When \(\overline{\mathrm{SS}}\) goes to high-level the CPU fetches the
next instruction and begins to execute it, but then an ALE signal is sent to the reset terminal of the type D flip-flop which turns \(\overline{\mathrm{SS}}\) to low-level. The CPU again stops as soon as execution of the current instruction is completed. When the push-button switch is again pushed, the cycle is repeated and the CPU is in single-step operation as shown in Fig. 12. While the CPU is stopped in single-step operation, the data bus and the low-order 4 bits of port 2 are used to output the memory address of the next instruction to be fetched. This interferes with input and output, but essential input/output can be latched by using the rising edge of ALE as clock.

\section*{Central Processing Unit (CPU)}

Central Processing Unit (CPU) is composed of an 8 -bit parallel arithmetic unit, accumulator, flag flip-flop and instruction decoder. The 8 -bit parallel arithmetic unit has circuitry to perform the four basic arithmetic operations (plus, minus, multiply and divide) as well as logical operations such as AND and OR. The flag flip-flop is used to indicate status such as carry and zero. The accumulator contains one of the operations and the result is usually retained in the accumulator.


Fig. 15 CPU operation in single-step mode

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS
}

FUNCTION OF MELPS 8-48 MICROCOMPUTERS

MACHINE INSTRUCTIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Instruction code} & \multirow[b]{2}{*}{\[
\underset{\infty}{\mathscr{\infty}}
\]} & \multirow[b]{2}{*}{\[
\frac{\mathscr{0}}{0}
\]} & \multirow[b]{2}{*}{Function} & \multicolumn{3}{|r|}{Effected carry} & \multirow[b]{2}{*}{Description} \\
\hline & & \(D_{7} D_{6} D_{5} D_{4} \quad D_{3} D_{2} D_{1} D_{0}\) & Hexadecimal & & & & C & AC & - & \\
\hline \multirow{16}{*}{\[
\begin{aligned}
& \frac{\stackrel{\rightharpoonup}{\omega}}{\omega} \\
& \text { N} \\
& \stackrel{\omega}{5}
\end{aligned}
\]} & MOV A, \#n & \[
\left|\begin{array}{cccccccc}
0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 \\
n_{7} n_{8} & n_{5} & n_{4} & n_{3} & n_{2} & n_{1} & n_{0}
\end{array}\right|
\] & \[
\begin{gathered}
23 \\
n
\end{gathered}
\] & 2 & . 2 & (A) \(\leftarrow n\) & & & & Transfers data n i to register A . \\
\hline & MOV A, PSW & \(1 \begin{array}{llllllll}1 & 1 & 0 & 0 & 0 & 1 & 1 & 1\end{array}\) & C 7 & 1 & 1 & (A) \(\leftarrow(\) PSW \()\) & & & & Transfers the contents of the program status word to register A . \\
\hline & MOV A, Rr & \(111110 r_{2} r_{1} r_{0}\) & \[
\begin{array}{r}
\text { F } \mathbf{~} \\
+ \\
\mathbf{r}
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(R r) \\
& r=0-7
\end{aligned}
\] & & & & Transfers the contents of register \(\mathrm{R}_{\mathrm{r}}\) to register A . \\
\hline & MOV A, @Rr & \(1111000 r_{0}\) & \[
\begin{gathered}
\text { F } 0 \\
+ \\
\text { r }
\end{gathered}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(M(R r)) \\
& r=0-1
\end{aligned}
\] & & & & Transfers the contents of memory location, of the current page, whose address is in register \(R_{r}\) to register \(A\). \\
\hline & MOV PSW, A & \(1 \begin{array}{llllllll}1 & 1 & 0 & 1 & 0 & 1 & 1 & 1\end{array}\) & D 7 & 1 & 1 & \[
\begin{aligned}
& (P S W) \leftarrow(A) \\
& (C) \leftarrow\left(A_{7}\right),(A C) \leftarrow\left(A_{6}\right)
\end{aligned}
\] & 0 & ) & & Transfers the contents of register A to the program status word. \\
\hline & MOV Rr, A & \(101001 r_{2} r_{1} r_{0}\) & \[
\begin{gathered}
\text { A } 8 \\
+ \\
r
\end{gathered}
\] & 1 & 1 & \[
\begin{aligned}
& \left(R_{r}\right) \leftarrow(A) \\
& r=0 \sim 7
\end{aligned}
\] & & & & Transfers the contents of register \(A\) to register \(\mathrm{R}_{\mathrm{r}}\). \\
\hline & MOV Rr, \#n & \[
\left|\begin{array}{ccccccc}
1 & 0 & 1 & 1 & 1 & r_{2} & r_{1} \\
r_{0} \\
n_{7} n_{6} & n_{5} & n_{4} & n_{3} n_{2} n_{1} n_{0}
\end{array}\right|
\] & \[
\begin{array}{r}
\hline \mathbf{B} \mathbf{8} \\
+ \\
\mathbf{r} \\
\mathbf{n}
\end{array}
\] & 2 & 2 & \[
\begin{aligned}
& (R r) \leftarrow n \\
& r=0 \sim 7
\end{aligned}
\] & & & & Transfers data \(n\) to register \(\mathrm{R}_{\mathrm{r}}\). \\
\hline & MOV \(\mathrm{mr}_{\text {R }} \mathbf{A}\) & 101000010 & \[
\begin{gathered}
\text { AO } \\
+ \\
+
\end{gathered}
\] & 1 & 1 & \[
\begin{aligned}
& (M(\operatorname{Rr})) \sim(A) \\
& r=0 \sim 1
\end{aligned}
\] & & & & Transfers the contents of register \(A\) to memory location, of the current page, whose address is in register \(\mathrm{R}_{\mathrm{r}}\). \\
\hline & MOV @Rr, \#n & \[
\left.\begin{array}{ccccccccc}
1 & 0 & 1 & 1 & 0 & 0 & 0 & r_{0} \\
n_{7} n_{6} & n_{5} n_{4} & n_{3} n_{2} & n_{1} n_{0}
\end{array} \right\rvert\,
\] & \[
\begin{gathered}
\hline \mathbf{B O} \\
+ \\
\text { r } \\
\text { n }
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& (M(R r)) \leftarrow n \\
& r=0 \sim 1
\end{aligned}
\] & & & & Transfers data \(n\) to memory location, of the current page, whose address is in register \(R_{r}\). \\
\hline & MOVP A, @A & 100100000011 & A 3 & 1 & 2 & \((A) \leftarrow(M(A))\) & & & & Transfers the data of memory location, of the current page, whose address is in register A to register \(A\). \\
\hline & MOVP3 A, © & \(1 \begin{array}{llllllll}1 & 1 & 1 & 0 & 0 & 0 & 1 & 1\end{array}\) & E 3 & 1 & 2 & (A) \(-(M(\) page 3, A \() ~)\) & & & & Transfers the data of memory location, of page 3, whose address is in register \(A\) to register A \\
\hline & MOVX \({ }_{\text {gr, }}\) A & 100100010 & \[
90
\] & 1 & 2 & \[
\begin{aligned}
& (M \times(R r)) \leftarrow(A) \\
& r=0-1
\end{aligned}
\] & & & & Transfers the contents of register A to memory location, of the current page, whose address is in register \(R_{r}\). \\
\hline & MOVX A, @r & 100000010 & \[
\begin{array}{r}
80 \\
+ \\
\\
r
\end{array}
\] & 1 & 2 & \[
\begin{aligned}
& (A) \backsim(M \times(R r)) \\
& r=0 \sim 1
\end{aligned}
\] & & & & Transfers the contents of memory location, of the current page, whose address is in register \(R_{r}\) to register \(A\). \\
\hline & XCH A, Rr & \(001001 r_{2} \mathrm{r}_{1} \mathrm{r}_{0}\) & \[
\begin{array}{r}
28 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (\mathrm{A}) \longleftrightarrow(\mathrm{Rr}) \\
& r=0 \sim 7
\end{aligned}
\] & & & & Exchanges the contents of register \(R_{r}\) with the contents of register \(A\). \\
\hline & \(\mathbf{X C H ~ A , ~ @ R r ~}\) & 000100000 & 20
+
+ & 1 & 1 & \[
\begin{aligned}
& (A) \longleftrightarrow(M(R r)) \\
& r=0 \sim 1
\end{aligned}
\] & & & & Exchanges the contents of memory location, of the current page, whose address is in register \(R_{r}\) with the contents of register \(A\). \\
\hline & XCHD A, @Rr & 00011000010 & \[
\begin{array}{r}
30 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& \left(A_{0} \sim A_{3}\right) \longleftrightarrow\left(M\left(R r_{0} \sim R r_{3}\right)\right) \\
& r=0 \sim 1
\end{aligned}
\] & & & & Exchanges the contents of the low-order four bits of register A with the low-order four bits of memory location, of the current page, whose address is in register \(R_{T}\). \\
\hline \multirow{6}{*}{} & ADD A, \#n & \[
\left|\begin{array}{cccccccc}
0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 \\
n_{7} n_{8} & n_{5} & n_{4} & n_{3} n_{2} & n_{1} & n_{0}
\end{array}\right|
\] & \[
\begin{gathered}
03 \\
n
\end{gathered}
\] & 2 & 2 & (A) \(+(A)+n\) & \(\bigcirc\) & \(\bigcirc\) & 1 & Adds data \(n\) to the contents of register \(A\) and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0 . The result is stored in register \(A\). \\
\hline & ADD A, Rr & \(011001 r_{2} r_{1} r_{0}\) & \(\begin{array}{r}68 \\ + \\ \\ \hline\end{array}\) & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A)+(R r) \\
& r=0 \sim 7
\end{aligned}
\] & 0 & \(\bigcirc\) & 1 & Adds the contents of register \(R_{r}\) to the contents of register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0 . The result is stored in register \(A\). \\
\hline & ADD A, \({ }^{\text {a }} \mathbf{R} \mathbf{r}\) & 01100000 & \[
\begin{array}{r}
60 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A)+(M(R r)) \\
& r=0-1
\end{aligned}
\] & \(\bigcirc\) & \(\bigcirc\) & 1 & Adds the contents of register \(A\) and the contents of memory location, of the current page, whose address is in register \(A\) and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to0. Theresult is stored in register \\
\hline & ADDC A, \#n & \[
\left.\begin{array}{cccccccc}
0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \\
n_{7} & n_{8} & n_{5} & n_{4} & n_{3} n_{2} & n_{1} & n_{0}
\end{array} \right\rvert\,
\] & \[
\begin{gathered}
13 \\
n
\end{gathered}
\] & 2 & 2 & (A) \(-(A)+n+(C)\) & 0 & \(\bigcirc\) & 1 & Adds the carry and data \(n\) to the contents of register \(A\) and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0 . The result is stored in register A. \\
\hline & ADDC A, Rr & 0 O & \[
\begin{array}{r}
78 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \propto(A)+(R r)+(C) \\
& r=0-7
\end{aligned}
\] & \(\bigcirc\) & 0 & 1 & Adds the carry and the contents of register \(R_{r}\) to the contents of register \(A\) and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0 . The result is stored in register A. \\
\hline & ADDC A, @Rr & 011100010 & \[
\begin{array}{r}
70 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A)+(M(R r))+(C) \\
& r-0-1
\end{aligned}
\] & \(\bigcirc\) & 0 & 1 & Adcs the carry and the contents of memory location, of the current page, whose address is in register \(R_{r}\) to the contents of register \(A\) and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0 . The result is stored in register A \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Item & \multirow[b]{2}{*}{M.nemonic} & \multicolumn{2}{|l|}{Instruction code} & \multirow[b]{2}{*}{嵏} & \multirow[b]{2}{*}{\[
\left.\begin{array}{|c}
\frac{6}{0} \\
\frac{c}{3}
\end{array} \right\rvert\,
\]} & \multirow[b]{2}{*}{Function} & \multicolumn{3}{|r|}{Effected carry} & \multirow[b]{2}{*}{Description} \\
\hline Type & & \(D_{7} D_{6} D_{5} D_{4} \quad D_{3} D_{2} D_{1} D_{0}\) & Hexadecimal & & & & c & AC & \[
\begin{aligned}
& \stackrel{y}{0} \\
& \text { in }
\end{aligned}
\] & \\
\hline \multirow{19}{*}{} & ANL A, \#n & \[
\left|\begin{array}{cccccccc}
0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 \\
n_{7} n_{6} n_{5} & n_{4} & n_{3} n_{2} n_{1} & n_{0}
\end{array}\right|
\] & \[
\begin{gathered}
53 \\
n
\end{gathered}
\] & 2 & 2 & \((A) \leftarrow(A) \wedge n\) & & & & The logical product of the contents of register A and data n , is stored in register A . \\
\hline & ANL A, Rr & \(01011 r_{2} r_{1} r_{0}\) & \[
\begin{array}{r}
58 \\
+ \\
+
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(\mathrm{Rr}) \\
& r=0 \sim 7
\end{aligned}
\] & & & & The logical product of the contents of register \(A\) and the contents of register \(R_{r}\), is stored in register A. \\
\hline & ANL A, @Rr & \(0101000 r_{0}\) & \[
\begin{array}{r}
50 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A) \wedge\left(M\left(A_{r}\right)\right) \\
& r=0 \sim 1
\end{aligned}
\] & & & & The logical product of the contents of register A and the contents of memory location, of the current page, whose address is in register \(R_{r}\), is stored in register \(A\) \\
\hline & ORL A, \#n & \[
\left|\begin{array}{ccccccc}
0 & 1 & 0 & 0 & 0 & 0 & 1 \\
n_{7} n_{6} n_{5} & n_{4} & n_{3} n_{2} n_{1} & n_{0}
\end{array}\right|
\] & \[
\begin{gathered}
43 \\
n
\end{gathered}
\] & 2 & 2 & \((A) \leftarrow(A) V_{n}\) & & & & The logical sum of the contents of register A and data n , is stored in register A . \\
\hline & ORL A, Rr & \(01001 r_{2} r_{1} r_{0}\) & \[
\begin{array}{r}
48 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A) \vee(R r) \\
& r=0 \sim 7
\end{aligned}
\] & & & & The logical sum of the contents of register \(A\) and the contents of register \(R_{r}\) is stored in register A. \\
\hline & ORL A, & \(0100000 r_{0}\) & \[
\begin{array}{r}
40 \\
+ \\
+
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A) \vee(M(R r)) \\
& r=0-1
\end{aligned}
\] & & & & The logical sum of the contents of register \(A\)
and the contents of memory location, of the current page, whose address is in register \(R_{r}\), is stored in \(r \in g i s t e r A\). \\
\hline & XRL A, \#n & \[
\left|\begin{array}{ccccccc}
1 & 1 & 0 & 1 & 0 & 0 & 1 \\
n_{7} n_{6} n_{5} & n_{4} & n_{3} n_{2} n_{1} & n_{0}
\end{array}\right|
\] & \[
\begin{gathered}
\text { D } 3 \\
\text { n }
\end{gathered}
\] & 2 & 2 & \((\mathrm{A}) \leftarrow(\mathrm{A}) \forall n\) & & & & The exclusive OR of the contents of register \(A\) and data \(n\), is stored in register \(A\). \\
\hline & XRL A, Rr & \(110101 r_{2} r_{1} r_{0}\) & \[
\begin{array}{r}
\mathrm{D} 8 \\
+ \\
\mathrm{r}
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A) \forall(R r) \\
& r=1-7
\end{aligned}
\] & & & & The exclusive OR of the contents of register \(A\) and the contents of register \(R_{r}\) is stored in register A . \\
\hline & XRL A, @Rr & \(1101000 r_{0}\) & \[
\begin{gathered}
\mathrm{D} 0 \\
+ \\
\mathrm{r}
\end{gathered}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A) \forall(M(R r)) \\
& r=0 \sim 1
\end{aligned}
\] & & & & The exclusive OR of the contents of register A and the contents of memory location, of \(R_{r}\), is stored in register \(A\). \\
\hline & INC A & \(\begin{array}{lllllllll}0 & 0 & 0 & 1 & 0 & 1 & 1 & 1\end{array}\) & 17 & 1 & 1 & \((\mathrm{A}) \leftarrow(\mathrm{A})+1\) & & & & Increments the contents of register \(A\) by 1 . The result is stored in register \(A\), and the carries are unchanged. \\
\hline & DEC A & 0000000111 & 07 & 1 & 1 & \((\mathrm{A}) \leftarrow(\mathrm{A})-1\) & & & & Decrements the contents of register A by 1 . The result is stored in register \(A\), and the carries are unchanged. \\
\hline & CLR A & 00010001011 & 27 & 1 & 1 & (A) \(\leftarrow 0\) & & & & Clears the contents of register \(A\), resets to 0. \\
\hline & CPL A & \(\begin{array}{lllllllll}0 & 0 & 1 & 1 & 0 & 1 & 1 & 1\end{array}\) & 37 & 1 & 1 & \((\mathrm{A}) \leftarrow(\bar{A})\) & & & & Forms 1's complement of register A, and stores it in register A . \\
\hline & DA A & \(\begin{array}{lllllllll}0 & 1 & 0 & 1 & 0 & 1 & 1 & 1\end{array}\) & 57 & 1 & 1 & (A) - (A) 10 Hexadecimal & \(\bigcirc\) & O & 1 & The contents of register 4 is converted to binary coded decimal notion, and it is stored in register
A. If the contents of register A are more than99 the carry flegs are set to 1 otherwise they are \\
\hline & SWAP A & \(\begin{array}{lllllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 1\end{array}\) & 47 & 1 & 1 & \(\left(A_{4}-A_{7}\right) \longleftrightarrow\left(A_{0}-A_{3}\right)\) & & & & Exchanges the contents of bits \(0 \sim 3\) of register A with the contents of bits \(4 \sim 7\) of register A. \\
\hline & RL A & 11100111 & E 7 & 1 & 1 & \[
\begin{aligned}
& \left(A_{n+1}\right) \leftarrow\left(A_{n}\right) \\
& \left(A_{0}\right) \leftarrow\left(A_{7}\right) \quad n=0 \sim 6
\end{aligned}
\] & & & & Shifts the contents of register A left one bit. \(A_{7}\) the MSB is rotated to \(A_{0}\) the LSB. \\
\hline & RLC A & \(\begin{array}{lllllllll}1 & 1 & 1 & 1 & 0 & 1 & 1 & 1\end{array}\) & F 7 & 1 & 1 & \[
\begin{aligned}
& \left(A_{n+1}\right) \leftarrow\left(A_{n}\right) \\
& \left(A_{0}\right) \leftarrow(C) \\
& (C) \leftarrow\left(A_{7}\right) \quad n=0-6
\end{aligned}
\] & \(\bigcirc\) & & & Shifts the contents of register \(A\) left one bit. \(A_{7}\) the MSB is shifted to the carry flag and the carry flag is shifted to \(A_{0}\) the LSB \\
\hline & RR A & \(\begin{array}{lllllllll}0 & 1 & 1 & 1 & 0 & 1 & 1 & 1\end{array}\) & 77 & 1 & 1 & \[
\begin{aligned}
& \left(A_{n}\right) \leftarrow\left(A_{n+1}\right) \\
& \left(A_{7}\right)<\left(A_{0}\right) \quad n=0 \sim 6
\end{aligned}
\] & & & & Shifts the contents of register \(A\) right one bit. \(A_{0}\) the LSB is rotated to \(A_{7}\) the MSB. \\
\hline & RRC A & \(\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 1\end{array}\) & 67 & 1 & 1 & \[
\begin{aligned}
& \left(A_{A}\right) \leftarrow\left(A_{n}+1\right) \\
& \left(A_{7}\right) \leftarrow\left(C_{0}\right) \\
& (C) \leftarrow\left(A_{0}\right) \quad n=0 \sim 6
\end{aligned}
\] & 0 & & & Shifts the contents of register \(A\) right one bit. \(A_{0}\) the LSB is shifted to the carry flag and the carry flag is shifted to \(A_{7}\) the MSB. \\
\hline \multirow[t]{3}{*}{} & INC Rr & \(00011 r_{2} r_{1} r_{0}\) & \[
\begin{gathered}
18 \\
+ \\
r
\end{gathered}
\] & 1 & 1 & \[
\begin{aligned}
& (R r) \leftarrow(R r)+1 \\
& r=0 \sim 7
\end{aligned}
\] & & & & Increments the contents of register \(R_{r}\) by 1. The result is stored in reqister \(R_{T}\) and the carries are unchanged. \\
\hline & INC @Rr & \(0001000 r_{0}\) & \[
\begin{aligned}
& 10 \\
& + \\
& +
\end{aligned}
\] & 1 & 1 & \[
\begin{aligned}
& \left(M\left(R_{r}\right)\right) \leftarrow(M(\operatorname{Rr}))+1 \\
& r=0-1
\end{aligned}
\] & & & & Increments the contents of the memory location, of the current page, whose address is in register \(R_{r}\) by 1. Register \(R_{r}\) uses bit
\(0 \sim 5\). \\
\hline & DEC Rr & \(11001 r_{2} r_{1} r_{0}\) & \[
\begin{array}{r}
\hline \mathrm{c} \boldsymbol{8} \\
+ \\
\mathrm{r}
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (R r) \leftarrow(R r)-1 \\
& r=0 \sim 7
\end{aligned}
\] & & & & Decrements the contents of register \(\mathrm{R}_{\mathrm{r}}\) by 1. The result is stored in register \(R_{r}\) and the carries are unchanged. \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS
}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Item & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Instruction code} & \multirow[b]{2}{*}{告} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \frac{\mathscr{U}}{0} \\
& \grave{U}
\end{aligned}
\]} & \multirow[b]{2}{*}{Function} & \multicolumn{3}{|l|}{Effected carry} & \multirow{2}{*}{Description} \\
\hline Type & & \(\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \quad \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}\) & Hexa-
decimal & & & & c & AC & ¢ & \\
\hline \multirow{15}{*}{\[
\stackrel{\stackrel{2}{\xi}}{5}
\]} & JBb m & \(b_{7} b_{6} b_{5} 100010\) \(m_{7} m_{8} m_{5} m_{4} \quad m_{3} m_{2} m_{1} m_{0}\) & \[
\begin{aligned}
& \hline 12 \\
& + \\
& \mathbf{b \times 2} \\
& \mathbf{m}
\end{aligned}
\] & 2 & 2 & \[
\begin{aligned}
& \left(A_{b}\right)=1 \text { then }\left(P C_{0} \sim P C_{7}\right) \leftarrow m \\
& \left(A_{b}\right)=0 \text { then }(P C) \leftarrow(P C)+2 \\
& b_{7} b_{6} b_{5}=0 \sim 7
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when bit b of register A is 1 . Executes the next instruction when bit \(b\) of register \(A\) is 0 . \\
\hline & JTF m & \[
\begin{array}{cccccccc}
0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}
\] & \[
\begin{gathered}
16 \\
\mathrm{~m}
\end{gathered}
\] & 2 & 2 & \[
\begin{array}{ll}
(T F)=1 & \text { then }\left(P C_{0} \sim P C_{7}\right) \leftarrow m \\
(T F)=0 & \text { then }(P C) \leftarrow(P C)+2
\end{array}
\] & & & & Jumps to address \(m\) of the current page when the overflow flag of the timer is 1 otherwise the next instruction is executed
Flag is cleared after executing. \\
\hline & JMP m & \[
\left.\begin{array}{|lllll}
m_{10} m_{9} m_{8} & 0 & 0 & 1 & 0
\end{array}\right]
\] & \[
\begin{gathered}
04 \\
+ \\
\left(m_{B} \sim m_{10}\right) \\
m \\
m 2
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(P C_{8} \sim P C_{10}\right) \leftarrow m_{8} \sim m_{10} \\
& \left(P C_{0} \sim P C_{7}\right) \leftarrow m_{0} \sim m_{7} \\
& \left(P C_{11}\right) \leftarrow(M B F)
\end{aligned}
\] & & & & Jumps to address \(m\) on page \(m_{10} m_{9} m_{8}\) in the memory bank indicated by MBF. \\
\hline & JMPP @ A & 1001100011 & B 3 & 1 & 2 & \(\left(\mathrm{PC}_{0} \sim P \mathrm{C}_{7}\right) \leftarrow(\mathrm{M}(\mathrm{A}))\) & & & & Jumps to the memory location, of the current page, whose address is in register A. But when the instruction executed was in address 255 , jumps to next page. \\
\hline & DJNZ Rr, m & \[
\left\lvert\, \begin{array}{ccccccc}
1 & 1 & 1 & 0 & 1 & r_{2} r_{1} r_{0} \\
m_{7} m_{6} & m_{5} & m_{4} & m_{3} m_{2} m_{1} m_{0} \\
\hline
\end{array}\right.
\] & \[
\begin{array}{r}
\hline \mathbf{E} 8 \\
+ \\
\mathbf{r} \\
\hline
\end{array}
\] & 2 & 2 & \begin{tabular}{l}
\((R r)<(R r)-1 r=0-7\) \\
\((\mathrm{Rr}) \neq 0\) then \(\left(\mathrm{PC}_{0} \sim \mathrm{PC}_{7}\right) \leftarrow \mathrm{m}\) \\
\((\mathrm{Rr})=0\) then \((P C) \leftarrow(P C)+2\)
\end{tabular} & & & & Decrements the contents of register \(R_{r}\) by 1 Jumps to address \(m\) of the current page when the result is not 0 , otherwise the next
instruction is executed. \\
\hline & JC m & \[
\left|\begin{array}{cccccccc}
1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{7} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
\text { F } \\
\mathbf{m}
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& (\mathrm{C})=1 \text { then }\left(P \mathrm{PC}_{0} \sim P \mathrm{C}_{7}\right) \leftarrow \mathrm{m} \\
& (\mathrm{C})=0 \text { then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page if the carry flag \(C\) is 1 , otherwise the next instruction is executed. \\
\hline & JNC m & \[
\left|\begin{array}{cccccccc}
1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\
m_{7} & m_{8} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
\text { E } 6 \\
\text { m }
\end{gathered}
\] & 2 & 2 & \begin{tabular}{l}
(C) \(=0\) then \(\left(\mathrm{PC}_{0} \sim \mathrm{PC}_{7}\right) \leftarrow \mathrm{m}\) \\
\((\mathrm{C})=1\) then \((\mathrm{PC}) \leftarrow(P C)+2\)
\end{tabular} & & & & Jumps to address \(m\) of the current page if the carry flag C is 0 , otherwise the next instruction is executed. \\
\hline & JZ m & \[
\left|\begin{array}{cccccccc}
1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
\mathbf{C} 6 \\
\mathbf{m}
\end{gathered}
\] & 2 & 2 & \[
\begin{array}{ll}
(A)=0 & \text { then }\left(P C_{0}-P C_{7}\right) \leftarrow m \\
(A) \neq 0 & \text { then }(P C) \leftarrow(P C)+2
\end{array}
\] & & & & Jumps to address \(m\) of the current page when the contents of register \(A\) are 0 , otherwise the next instruction is executed. \\
\hline & JNZ m & \[
\left|\begin{array}{cccccccc}
1 & 0 & 0 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{8} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
96 \\
\mathbf{m}
\end{gathered}
\] & 2 & 2 & \begin{tabular}{l}
\((A) \neq 0\) then \(\left(\mathrm{PC}_{0} \sim \mathrm{PC}_{7}\right) \leftarrow \mathrm{m}\) \\
\((A)=0\) then \((P C) \leftarrow(P C)+2\)
\end{tabular} & & & & Jumps to address \(m\) of the current page when the contents of register \(A\) are not 0 , otherwise the next instruction is executed. \\
\hline & JTO m & \[
\left|\begin{array}{cccccccc}
0 & 0 & 1 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
\mathbf{3 6} \\
\mathbf{m}
\end{gathered}
\] & ? & 2 & \[
\begin{aligned}
& \left(\mathrm{T}_{0}\right)=1 \text { then }\left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \mathrm{m} \\
& \left(\mathrm{~T}_{0}\right)=0 \text { then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when flag \(T_{0}\) is 1 otherwise the next instruction is executed. \\
\hline & JNTO m & \[
\left|\begin{array}{cccccccc}
0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
26 \\
m
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(T_{0}\right)=0 \text { then }\left(P C_{0} \sim P C_{7}\right) \leftarrow m \\
& \left(T_{0}\right)=1 \text { then }(P C) \leftarrow(P C)+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when flag \(T_{0}\) is 0 , otherwise the next instruction is executed. \\
\hline & JT1 m & \[
\left|\begin{array}{cccccccc}
0 & 1 & 0 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
56 \\
\mathrm{~m}
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(T_{1}\right)=1 \text { then }\left(P C_{0}-P C_{7}\right) \leftarrow m \\
& \left(T_{1}\right)=0 \text { then }(P G) \leftarrow(P G)+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when flag \(T_{1}\) is 1 . otherwise the next instruction is executed. \\
\hline & JNT1 m & \[
\left|\begin{array}{cccccccc}
0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\
m_{7} & m_{8} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
46 \\
\text { m }
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(T_{1}\right)=0 \text { then }\left(P C_{0} \sim P C_{7}\right) \leftarrow m \\
& \left(T_{1}\right)=1 \text { then }(P G) \leftarrow(P C)+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when flag \(\mathrm{T}_{1}\) is 0 . otherwise the next instruction is executed. \\
\hline & JFO m & \[
\left|\begin{array}{cccccccc}
1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
\text { B } 6 \\
\text { m }
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(F_{0}\right)=1 \text { then }\left(P C_{0} \sim P C_{7}\right) \leftarrow m \\
& \left(F_{0}\right)=0 \text { then }(P C) \leftarrow(P C)+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when flag \(F_{0}\) is 1 . \\
\hline & JF1 m & \[
\left|\begin{array}{cccccccc}
0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
76 \\
\mathrm{~m}
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(F_{1}\right)=1 \text { then }\left(P C_{0} \sim P C_{7}\right) \leftarrow m \\
& \left(F_{1}\right)=0 \text { then }(P C) \leftarrow(P C)+2
\end{aligned}
\] & & & & Jumps to address m of the current page when flag \(F_{1}\) is 1 . \\
\hline \multirow{6}{*}{\[
\begin{aligned}
& \overline{0} \\
& 0 \\
& 8 \\
& 8 \\
& \frac{\pi}{4}
\end{aligned}
\]} & CLR C & 10001001011 & 97 & 1 & 1 & (C) \(\leftarrow 0\) & \(\bigcirc\) & & & Clears the carry flag \(C\), resets it to \(0 . A C\) is not affected. \\
\hline & CPL c & 100100001011 & A 7 & 1 & 1 & (C) \(\leftarrow(\bar{C})\) & \(\bigcirc\) & & & Complements the carry flag \(C\). \(A C^{-}\)is not affected. \\
\hline & CLR Fo & 100000101 & 85 & 1 & 1 & \(\left(F_{0}\right) \rightsquigarrow 0\) & & & & Clears the flag \(\mathrm{F}_{0}\), resets it to 0 . \\
\hline & CPL Fo & 1000100101 & 95 & 1 & 1 & \(\left(F_{0}\right) \leftarrow\left(\bar{F}_{0}\right)\) & & & & Complements the flag \(\mathrm{F}_{0}\). \\
\hline & CLR \(\mathrm{F}_{1}\) & 101000101 & A 5 & 1 & 1 & \(\left(F_{1}\right) \leftarrow 0\) & & & & Clears flag \(\mathrm{F}_{1}\) resets it to 0. \\
\hline & CPL F \({ }_{1}\) & 1001100101 & B 5 & 1 & 1 & \(\left(F_{1}\right) \leftarrow\left(\bar{F}_{1}\right)\) & & & & Complements the flag \(\mathrm{F}_{1}\). \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Item & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Instruction code} & \multirow[b]{2}{*}{\(\stackrel{\mathscr{C}}{\substack{0}}\)} & \multirow[b]{2}{*}{\(\frac{\stackrel{y y}{0}}{\substack{\delta}}\)} & \multirow[b]{2}{*}{Function} & \multicolumn{3}{|r|}{\[
\begin{aligned}
& \text { Effected } \\
& \text { carry }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Description}} \\
\hline Type & & \(D_{7} D_{6} D_{5} D_{4} \quad D_{3} D_{2} D_{1} D_{0}\) & Hexadecimal & & & & c & AC & \% & & \\
\hline \multirow{3}{*}{} & CALL m & \[
\left.\left\lvert\, \begin{array}{lllll}
m_{10} m_{9} m_{8} & 1 & 0 & 1 & 0
\end{array}\right.\right]
\] & \[
\left|\begin{array}{c}
14 \\
+ \\
\left(m_{8}-m_{10}\right) \\
\quad \times 2
\end{array}\right|
\] & 2 & 2 & \[
\begin{aligned}
& ((S P)) \leftarrow(P C)\left(P S W_{4} \sim P^{\prime} W_{7}\right) \\
& (S P)-(S P)+1 \\
& \left(P C_{0-10} \leftarrow m\right. \\
& \left(\mathrm{PC}_{11}\right) \leftarrow M B F
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{Calls subroutine from address m . The program counter and the 4 high-order bits of the PSW are stored in the address indicated by the stack pointer (SP). The SP is incremented by 1 and \(m\) is transferred to \(\mathrm{PC}_{0} \sim\) \(\mathrm{PC}_{10}\) and the MBF is transferred to \(\mathrm{PC}_{11}\).} \\
\hline & RET & 100000011 & 83 & 1 & 2 & \[
\begin{aligned}
& (S P) \leftarrow(S P)-1 \\
& (P G) \leftarrow((S P))
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{The SP is decremented by 1 . The program counter is restored to the saved setting in the stack indicated by the stack pointer. The PSW is not changed and interrupt disabled is maintained.} \\
\hline & RETR & 100100011 & 93 & 1 & 2 & \[
\begin{aligned}
& (S P) \leftarrow(S P)-1 \\
& (P C)\left(P S W_{4} \sim P S W_{7}\right) \leftarrow((S P))
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{The SP is decremented by 1. The program counter and the 4 high-order bits of the PSW are restored with the saved data in the stack indicated by the stack pointer. The
interrupt becomes enabled after the execuinterrupt becomes
tion is completed.} \\
\hline \multirow{12}{*}{} & IN A, Pp & 000010 prpo & \[
\begin{gathered}
08 \\
0 \\
\quad+ \\
\hline
\end{gathered}
\] & 1 & 2 & \[
\begin{aligned}
& (A) \leftarrow(P p) \\
& P=1-2
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{Loads the contents of \(\mathrm{P}_{\mathrm{p}}\) to register A .} \\
\hline & OUTL Pp, A & 001110 Prpo & 38
+
\(p\) & 1 & 2 & \[
\begin{aligned}
& (P p) \leftarrow(A) \\
& p=1 \sim 2
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{Output latches the contents of register A to \(P_{p}\)} \\
\hline & ANL Pp, \#n &  & \[
\begin{gathered}
98 \\
\substack{8 \\
+\mathbf{D}}
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(P_{p}\right) \leftarrow\left(P_{p}\right) \wedge n \\
& p=1 \sim 2
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{Logical ANDs the contents of \(P_{p}\) and data n. Outputs the result to \(P_{p}\)} \\
\hline & ORL Pp, \#n & \[
\left|\begin{array}{cccccccccc}
1 & 0 & 0 & 0 & 1 & 0 & p_{1} & p_{0} \\
n_{7} n_{6} n_{5} n_{4} & n_{3} n_{2} n_{1} n_{0}
\end{array}\right|
\] & \[
\begin{array}{r}
8.8 \\
\substack{8 \\
\mathbf{n} \\
\hline}
\end{array}
\] & 2 & 2 & \[
\begin{aligned}
& (P p) \leftarrow(P \rho) \vee n \\
& p=1 \sim 2
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{Logical ORs the contents of \(\mathrm{P}_{\mathrm{p}}\) and data n. Outputs the result to \(P_{p}\)} \\
\hline & INS A, bus & 00001000 & 08 & 1 & 2 & \((\mathrm{A}) \leftarrow\) (BUS) & & & & \multicolumn{2}{|l|}{Enters the contents of data bus (port 0 ) to register A} \\
\hline & OUTL BUS, A & 000000010 & 02 & 1 & 2 & (BUS) \(\leftarrow(A)\) & & & & \multicolumn{2}{|l|}{Output latches the contents of register A data to data bus (port 0 )} \\
\hline & ANL BUS, \#n & \[
\left|\begin{array}{cccccccccccc}
1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\
n_{7} & n_{6} & n_{5} & n_{4} & n_{3} & n_{2} & n_{1} & n_{0}
\end{array}\right|
\] & \[
\begin{gathered}
98 \\
n
\end{gathered}
\] & 2 & 2 & (BUS) \(\leftarrow(\) BUS \() \wedge n\) & & & & \multicolumn{2}{|l|}{Logical ANDs the contents of data bus (port 0 ) and data n . Outputs the result to data bus (port 0)} \\
\hline & ORL BUS, \#n &  & \[
\begin{gathered}
88 \\
\mathbf{n}
\end{gathered}
\] & 2 & 2 & (BUS) \(\leftarrow(\) BUS \() \vee \mathrm{n}\) & & & & \multicolumn{2}{|l|}{Logical ORs the contents of data bus iport 0 ) and data n . Outputs the result to data bus (port 0)} \\
\hline & MOVD A, Pp & 0000011 pr po & \[
\begin{gathered}
\mathbf{o c} \\
+ \\
+\mathbf{p}_{1} \mathbf{p o g}_{0}
\end{gathered}
\] & 1 & 2 & \[
\begin{aligned}
& \left(A_{0} \sim A_{3}\right) \leftarrow\left(P p_{0} \sim P p_{3}\right) \\
& \left(A_{4} \sim A_{7}\right) \leftarrow 0 \quad p=4 \sim 7
\end{aligned}
\] & & & & Inputs the contents of \(P_{p}\) to the low-order 4 bits of register A and inputs 0 to the high-order 4 bits of register \(A\). & \multirow[t]{4}{*}{\begin{tabular}{l}
\(P_{p}\) 's used for multiplying 8243 ports are \(\mathrm{P}_{4}\) \(\sim P_{7}\). \\
Correspondence to \(\mathrm{p}_{\mathbf{2}}\), \(p_{1}\) is shown below. \\
\(p_{4} \cdots p_{1} p_{2}=00\) \\
P5 \(\cdots p_{1} p_{2}=01\) \\
P6 \(\cdots p_{1} p_{2}=10\) \\
P7 \(\cdots p_{1} p_{2}=11\)
\end{tabular}} \\
\hline & MOVD Pp, A & \(0010111 p_{1} p_{0}\) & \[
\begin{gathered}
\mathbf{3} \mathbf{c} \\
+ \\
\mathbf{p}_{1} \mathbf{p o}_{0}
\end{gathered}
\] & 1 & 2 & \[
\begin{aligned}
& \left(P p_{0} \sim P p_{3}\right) \leftarrow\left(A_{0}-A_{3}\right) \\
& p=4-7
\end{aligned}
\] & & & & Outputs the low-order 4 bits of register \(A\) to \(P_{p}\). & \\
\hline & ANLD Pp, A & \(100111 p_{1} p_{0}\) & \[
\begin{array}{c|}
\hline 9 \mathrm{C} \\
+ \\
+\mathrm{P}_{1} \mathrm{P}_{0}
\end{array}
\] & 1 & 2 & \[
\begin{aligned}
& \left(P p_{0} \sim P p_{3}\right) \leftarrow\left(P p_{0} \sim P p_{3}\right) \wedge\left(A_{0} \sim A_{3}\right) \\
& p=4-7
\end{aligned}
\] & & & & Logical ANDs the 4 loworder bits of register A and the contents of \(\mathrm{P}_{\mathrm{p}}\). Ppcontains the result. & \\
\hline & ORLD Pp, A & \(1000011 p_{1} p_{0}\) & \[
\begin{gathered}
8 C \\
+ \\
P_{1} P_{0}
\end{gathered}
\] & 1 & 2 & \[
\begin{aligned}
& \left(P p_{0}-P p_{3}\right) \leftarrow\left(P p_{0}-P p_{3}\right) \vee\left(A_{0}-A_{3}\right) \\
& p=4-7
\end{aligned}
\] & & & & Logical ORs the 4 loworder bits of register A and the contents of \(P_{p}\). \(\mathrm{P}_{\mathrm{p}}\) contains the result. & \\
\hline
\end{tabular}

\section*{MITSUBISHI MICROCOMPUTERS MELPS 8-48 MICROCOMPUTERS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Item & \multirow{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Instruction code} & \multirow[b]{2}{*}{\[
\underset{\infty}{\stackrel{\mathscr{W}}{\stackrel{\sim}{\infty}}}
\]} & \multirow[b]{2}{*}{\[
\]} & \multirow[b]{2}{*}{Function} & \multicolumn{3}{|r|}{Effected carry} & \multirow[b]{2}{*}{Description} \\
\hline Type & &  & Hexadecimal & & & & C & AC & ®
0
\(\vdots\) & \\
\hline \multirow{7}{*}{\(\overline{0}\)
\(\stackrel{0}{0}\)
0} & EN I & 00000001001 & 05 & 1 & 1 & \((\) INTF \() \leftarrow 1\) & & & & Enables outside interrupt. \\
\hline & DIS I & 00001001001 & 15 & 1 & 1. & \((\) INTF \() \leftarrow 0\) & & & & Disables outside interrupt. \\
\hline & SEL RBo & 110000001001 & C 5 & 1 & 1 & (BS) \(\leftarrow 0\) & & & & Selects working register bank 0. \\
\hline & SEL RB1 & \(1 \begin{array}{lllllllll}1 & 1 & 0 & 1 & 0 & 1 & 0 & 1\end{array}\) & D 5 & 1 & 1 & \((\mathrm{BS}) \leftarrow 1\) & & & & Selects working register bank 1. \\
\hline & SEL MBo & \(\begin{array}{llllllll}1 & 1 & 1 & 0 & 0 & 1 & 0 & 1\end{array}\) & E 5 & 1 & 1 & \((\mathrm{MBF}) \leftarrow 0\) & & & & Selects memory bank 0. \\
\hline & SEL MB1 & \(1 \begin{array}{llllllll}1 & 1 & 1 & 1 & 0 & 1 & 0 & 1\end{array}\) & F 5 & 1 & 1 & (MBF) \(\leftarrow 1\) & & & & Selects memory bank 1. \\
\hline & ENT O CLK & \(\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 0 & 1\end{array}\) & 75 & 1 & 1 & & & & & Enables output of clock signal from terminal \(T_{0}\) \\
\hline \multirow{7}{*}{} & MOV A, T & 0100000010 & 42 & 1 & 1 & \((\mathrm{A}) \leftarrow(\mathrm{T})\) & & & & Transfers the contents of timer/event counter to register \(A\). \\
\hline & MOV T, A & \(\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 0 & 1 & 0\end{array}\) & 62 & 1 & 1 & \((T) \leftarrow(A)\) & & & & Transfers the contents of register A to timer/ event counter. \\
\hline & STRT T & \(\begin{array}{lllllllll}0 & 1 & 0 & 1 & 0 & 1 & 0 & 1\end{array}\) & 55 & 1 & 1 & & & & & Starts timer operation of timer/event counterm. Minimum count cycle is \(80 \mu \mathrm{~s}\). \\
\hline & STRT CNT & 01000001001 & 45 & 1 & 1 & & & & & Starts operation as event counter of time/ event counter. Counts up when terminated \(T_{1}\) changes to input high-level for input lowlevel. Minimum count cycle is \(7.5 \mu \mathrm{~s}\). \\
\hline & STOP TCNT & \(\begin{array}{lllllllll}0 & 1 & 1 & 0 & 0 & 1 & 0 & 1\end{array}\) & 65 & 1 & 1 & & & & & Stops operation of timer or event counter. \\
\hline & EN TCNTI & \(\begin{array}{lllllllll}0 & 0 & 1 & 0 & 0 & 1 & 0 & 1\end{array}\) & 25 & 1 & 1 & (TCNTF) \(\leftarrow 1\) & & & & Enables interrupt of timer/event counter. \\
\hline & DIS TCNTI & \(\begin{array}{lllllllll}0 & 0 & 1 & 1 & 0 & 1 & 0 & 1\end{array}\) & 35 & 1 & 1 & \((T C N T F) \leftarrow 0\) & & & & Disables interrupt of timer/event counter. Resets interrupt flip-flop of CPU which is set during the CPU stands-by. Timer overflow flag isn't affected. \\
\hline L & NOP & 000000000000 & 00 & 1 & 1 & & & & & No operation. Execution time is 1 cycle. \\
\hline
\end{tabular}

Note 1: Executing an instruction may produce a carry (overflow or underflow). The carry may be disregarded (lost) or it may be transferred to C/AC (saved). The saving of a carry is not shown in the function equations, but is instead shown in the carry columns \(C\) and \(A C\). The detail affection of carries for instructions ADD ADDC and DA is as follows:
(C) \(\leftarrow 1\) at overflow of the accumulator is produced
(C) \(\leftarrow 0\) at no overflow of the accumulator is produced
\((\mathrm{AC}) \leftarrow 1\) at overflow of the bit 3 of the accumulator.
\((\mathrm{AC}) \leftarrow 0\) at no overflow.
2: The contents of \(\mathrm{ST}_{4} \sim \mathrm{ST}_{7}\) is read when the host computer reads the status of M5L8041A-XXXP

FUNCTION OF MELPS 8-48 MICROCOMPUTERS
\begin{tabular}{|c|c|c|c|}
\hline Symboi & Meaning & Symbol & Meaning \\
\hline A & 8 -bit register (accumlator) & PC & Program counter \\
\hline \(A_{0} \sim A_{3}\) & The low-order 4 bits of the register \(A\) & \(\mathrm{PC}_{0} \sim \mathrm{PC}_{7}\) & The low-order 8 bits of the program counter \\
\hline \(A_{4} \sim A_{7}\) & The high-order 4 bits of the register \(A\) & \(\mathrm{PC}_{8} \sim \mathrm{PC}_{10}\) & The high-order 3 bits of the program counter \\
\hline \(A_{0} \sim A_{n}, A_{n+1}\) & The bits of the register \(A\) & PSW & Program status word \\
\hline b & The value of the bits 5~7 of the first byte machine code & & \\
\hline \(\mathrm{b}_{7} \mathrm{~b}_{6} \mathrm{~b}_{5}\) & The bits 5~7 of the first byte machine code & Rr & Register designator \\
\hline BS & Register bank select & \(r\) & Register number \\
\hline BUS & Corresponds to the port 0 (bus 1/O port) & \(\mathrm{r}_{0}\) & The value of bit 0 of the machine code \\
\hline & & \(r_{2} r_{1} r_{0}\) & The value of bits \(0 \sim 2\) of the machine code \\
\hline AC & Auxiliary carry flag & \(\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~s} 0\) & The value of bits \(0 \sim 2\) of the stack pointer \\
\hline C & Carry flag & SP & Stack pointer \\
\hline DBB & Data bus buffer & \(\mathrm{ST}_{4 \sim} \mathrm{ST}_{7}\) & Bits \(4 \sim 7\) of the status register \\
\hline & & STS & System status \\
\hline \(\mathrm{F}_{0}\) & Flag 0 & T & Timer/event counter \\
\hline \(F_{1}\) & Flag 1 & T0 & Test pin 0 \\
\hline INTF & Interrupt flag & T1 & Test pin 1 \\
\hline IBF & Input buffer full flag & TCNTF & Timer/event counter overflow interrupt flag \\
\hline m & The value of the 11-bit address & TF & Timer flag \\
\hline \(\mathrm{m}_{7} \mathrm{~m}_{6} \mathrm{~m}_{5} \mathrm{~m}_{4} \mathrm{~m}_{3} \mathrm{~m}_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}\) & The second byte (low-order 8 bits) machine code of the 11-bit address & & \\
\hline \(\mathrm{m}_{10} \mathrm{mg} \mathrm{m} \mathrm{m}^{\text {m }}\) & The bits 5-7 of the first byte (high-order 3 bits) machine code ofothe 11 -bit address & \# & Symbol to indicate the immediate data \\
\hline (M (A)) & The content of the memory location addressed by the register A & @ & Symbol to indicate the cuntent of the memory location \\
\hline (M (Rr)) & The content of the memory location addressed by the register Ri & & address by the register \\
\hline ( \(M \times(R r)\) ) & The content of the external memory location addressed by the register Rr & \(\longleftarrow\) & Shows direction of data flow \\
\hline MBF & Memory bank flag & \(\longleftrightarrow\) & Exchanges the contents of data \\
\hline n & The value of the immediate data & ( ) & Contents of register, memory location or flag \\
\hline \(\mathrm{n}_{7} \mathrm{n}_{6} \mathrm{n}_{5} \mathrm{n}_{4} \mathrm{n}_{3} \mathrm{n}_{2} \mathrm{n}_{1} \mathrm{n}_{0}\) & The immediate data of the second byte machine code & \(\wedge\) & Logical AND \\
\hline OBF & Output buffer full flag & \(V\) & Inclusive OR \\
\hline & & \(\forall\) & Exclusive OR \\
\hline \(p\) & Port number & - & Negation \\
\hline & Port designator & 0 & Content of flag is set or reset after execution \\
\hline \(p_{1} p_{0}\) & The bits of the machine code corresponding to the port number & & \\
\hline
\end{tabular}

Instruction Code List
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \(\mathrm{D}_{4}\) & 0000 & 0001 & 0010 & 0011 & 0100 & 0101 & 0110 & 0111 & 1000 & 1001 & 1010 & 1011 & 1100 & 1101 & 1110 & 1111 \\
\hline \[
D_{3} \sim D_{0}
\] & Неха－ decimal & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 0000 & 0 & NOP & \begin{tabular}{l}
INC \\
© R 0
\end{tabular} & \[
\left.\begin{gathered}
\mathrm{XCH} \\
\mathrm{~A}, \mathrm{RO}
\end{gathered} \right\rvert\,
\] & \[
\left\lvert\, \begin{aligned}
& \text { XCHD } \\
& \text { A, @RO }
\end{aligned}\right.
\] & \[
\begin{gathered}
\text { ORL } \\
\text { A, @ RO }
\end{gathered}
\] & \[
\left|\begin{array}{c}
\text { ANL } \\
\text { A, @ RO }
\end{array}\right|
\] & \[
\begin{gathered}
A D D \\
A, @ R O
\end{gathered}
\] & \[
\begin{aligned}
& A D D C \\
& A, @ R O
\end{aligned}
\] & \[
\left\lvert\, \begin{aligned}
& \text { Mover } \\
& \text { A, end }
\end{aligned}\right.
\] & \[
\begin{aligned}
& \text { Movex } \\
& \text { aro, }
\end{aligned}
\] & \[
\begin{gathered}
\text { MOV } \\
\text { @RO,A }
\end{gathered}
\] & & & \[
\left.\begin{gathered}
\text { XRL } \\
A, @ R O
\end{gathered} \right\rvert\,
\] & & MOV \\
\hline 0001 & 1 & & \[
\begin{aligned}
& \text { INC } \\
& @ R 1
\end{aligned}
\] & \[
\left.\begin{gathered}
\mathrm{XCH} \\
\mathrm{~A}, @ \mathrm{RI}
\end{gathered} \right\rvert\,
\] & \[
\left|\begin{array}{c}
\mathrm{XCHD} \\
\mathrm{~A}, @ \mathrm{R} 1
\end{array}\right|
\] & \[
\left|\begin{array}{c}
\text { ORL } \\
A, ~ @ R 1
\end{array}\right|
\] & \[
\left|\begin{array}{c}
\mathrm{ANL} \\
\mathrm{~A}, @ \mathrm{R},
\end{array}\right|
\] & \[
\begin{gathered}
A D D \\
A, @ R 1
\end{gathered}
\] & \[
\begin{gathered}
A D D C \\
A, ~ @ R 1
\end{gathered}
\] & \[
\left|\begin{array}{l}
\text { Movx } \\
\text { A. eRt }
\end{array}\right|
\] & \[
\left\lvert\, \begin{aligned}
& \text { Movx } \\
& \text { Bni.A }
\end{aligned}\right.
\] & \[
\begin{gathered}
\text { MOV } \\
@ R 1, A
\end{gathered}
\] & \[
3
\] & & \[
\left|\begin{array}{c}
\text { XRL } \\
\text { A, @R1 }
\end{array}\right|
\] & & MOV \\
\hline 0010 & 2 & outt Bus．a & & & & \[
\begin{gathered}
\text { MOV } \\
\text { A, T }
\end{gathered}
\] & His & \[
\begin{gathered}
\text { MOV } \\
\text { T.A }
\end{gathered}
\] &  & &  & &  & &  & &  \\
\hline 0011 & 3 &  &  & 5 & & & & & & EET & RETA & MovP
A. © A & JMPP gA & & & \[
\begin{aligned}
& \text { Movp3 } \\
& \text { A.eA }
\end{aligned}
\] & \(\square\) \\
\hline 0100 & 4 &  & \％ &  & &  &  &  &  &  &  &  & 壁 &  &  &  & \\
\hline 0101 & 5 & \[
\begin{gathered}
\text { EN } \\
\text { I }
\end{gathered}
\] & DIS
\[
1
\] & \[
\begin{gathered}
\text { EN } \\
\text { TCNTI }
\end{gathered}
\] & \[
\left|\begin{array}{c}
\text { DIS } \\
\text { TCNTI }
\end{array}\right|
\] & \begin{tabular}{l}
STRT \\
CNT
\end{tabular} & \[
\begin{gathered}
\text { STAT } \\
T
\end{gathered}
\] & \[
\begin{aligned}
& \text { STOP } \\
& \text { TCNT }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ENTO } \\
& \text { CLK }
\end{aligned}
\] & \[
\begin{gathered}
\text { CLR } \\
\text { FO }
\end{gathered}
\] & \[
\begin{gathered}
\text { CPL } \\
\text { FO }
\end{gathered}
\] & \[
\begin{gathered}
\text { CLR } \\
\mathrm{F}_{1}
\end{gathered}
\] & \[
\begin{gathered}
\text { CPL } \\
\text { F1 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { SEL } \\
& \text { RBO }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEL } \\
& \text { RB } 1
\end{aligned}
\] & \begin{tabular}{l}
SEL \\
MBO
\end{tabular} & \begin{tabular}{l}
SEL \\
MB
\end{tabular} \\
\hline 0110 & 6 & &  &  &  & \[
4
\] &  & & &  &  & &  &  & &  &  \\
\hline C111 & 7 & \[
\begin{gathered}
\text { DEC } \\
\text { A }
\end{gathered}
\] & \[
\begin{gathered}
\text { INC } \\
\text { A }
\end{gathered}
\] & \[
\begin{gathered}
\text { CLR } \\
A
\end{gathered}
\] & \[
\begin{gathered}
C P L \\
A
\end{gathered}
\] & \begin{tabular}{l}
SWAP \\
A
\end{tabular} & \[
\begin{gathered}
D A \\
A
\end{gathered}
\] & \[
\begin{gathered}
\text { RRC } \\
\text { A }
\end{gathered}
\] & \[
\begin{gathered}
\text { RR } \\
\text { A }
\end{gathered}
\] & & \[
\begin{gathered}
\text { CLR } \\
C
\end{gathered}
\] & \[
\begin{gathered}
\text { CPL } \\
\mathrm{C}
\end{gathered}
\] & & \[
\begin{gathered}
\text { MOV } \\
\text { A,PSW }
\end{gathered}
\] & \[
\left|\begin{array}{c}
\text { MOV } \\
\text { PSW, A }
\end{array}\right|
\] & \[
\begin{gathered}
\text { RL } \\
\text { A }
\end{gathered}
\] & \[
\begin{gathered}
\text { RLC } \\
\text { A }
\end{gathered}
\] \\
\hline 1000 & 8 & \[
\left|\begin{array}{l}
\mathrm{ngs} \\
\mathrm{~A}, \mathrm{Bus}
\end{array}\right|
\] & \[
\begin{aligned}
& \text { INC } \\
& \text { RO }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{XCH} \\
& \mathrm{~A}, \mathrm{RO}
\end{aligned}
\] & & ORL
A, RO & \[
\begin{aligned}
& \text { ANL } \\
& \text { A, RO }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ADD } \\
& \text { A, RO }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ADDC } \\
& \text { A, RO }
\end{aligned}
\] &  &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { RO, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { RO }
\end{gathered}
\] & \[
\begin{aligned}
& \text { XRL } \\
& \text { A, RO }
\end{aligned}
\] & & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, RO }
\end{aligned}
\] \\
\hline 1001 & 9 & \[
\begin{aligned}
& \text { IN } \\
& \text { A. } \mathrm{PI}
\end{aligned}
\] & \[
\begin{gathered}
\text { INC } \\
\text { R1 }
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{XCH} \\
& \mathrm{~A}, \mathrm{R} 1
\end{aligned}
\] & \[
\begin{aligned}
& \text { OUTL: } \\
& \text { RFI, }
\end{aligned}
\] & ORL
\[
\mathrm{A}, \mathrm{R} 1
\] & \[
\begin{aligned}
& \text { ANL } \\
& \text { A, R1 }
\end{aligned}
\] & \[
\begin{aligned}
& A D D \\
& A, R 1
\end{aligned}
\] & \[
\begin{gathered}
A D D C \\
A, R 1
\end{gathered}
\] &  & 㮐 & \[
\begin{aligned}
& \text { MOV } \\
& \text { R1, A }
\end{aligned}
\] & & \[
\begin{array}{r}
\text { DEC } \\
\text { R1 }
\end{array}
\] & \[
\begin{aligned}
& \text { XRL } \\
& \text { A, R1 }
\end{aligned}
\] & & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R1 }
\end{aligned}
\] \\
\hline 1010 & A & \[
\left\lvert\, \begin{aligned}
& \text { We } \\
& \text { A.f2 }
\end{aligned}\right.
\] & \[
\begin{gathered}
\text { INC } \\
\text { R2 }
\end{gathered}
\] & \begin{tabular}{l}
XCH \\
A，R2
\end{tabular} & \[
\begin{aligned}
& \text { ourtu } \\
& \mathrm{p}_{2}, \mathrm{~A}
\end{aligned}
\] & \begin{tabular}{l}
ORL \\
A． \(\mathrm{R}_{2}\)
\end{tabular} & ANL A，R2 & \begin{tabular}{l}
ADD \\
A，R2
\end{tabular} & \[
\begin{aligned}
& A D D C \\
& \text { A, R2 }
\end{aligned}
\] &  &  & \begin{tabular}{l}
MOV \\
R2，A
\end{tabular} &  & \[
\begin{gathered}
\text { DEC } \\
\text { R2 }
\end{gathered}
\] & XRL
A, R2 &  & MOV
A, R2 \\
\hline 1011 & B & & \[
\begin{array}{r}
\text { INC } \\
\text { R3 }
\end{array}
\] & \[
\begin{aligned}
& \mathrm{XCH} \\
& \mathrm{~A}, \mathrm{R} 3
\end{aligned}
\] & & ORL
A, R3 & ANL
A, R3 & \[
\begin{aligned}
& A D D \\
& A, R 3
\end{aligned}
\] & \[
\begin{aligned}
& \text { ADDC } \\
& \text { A, R3 }
\end{aligned}
\] & & & \[
\begin{aligned}
& \text { MOV } \\
& \text { R3, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R3 }
\end{gathered}
\] & XRL
A, R3 &  & MOV
\[
A, R 3
\] \\
\hline 1100 & C & \[
\left|\begin{array}{c}
\text { Movo } \\
\text { A,P4 }
\end{array}\right|
\] & \[
\begin{gathered}
\text { INC } \\
\text { R4 }
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{XCH} \\
\mathrm{~A}, \mathrm{R} 4
\end{gathered}
\] & \[
\begin{aligned}
& \text { Movo } \\
& \text { P4,A }
\end{aligned}
\] & ori
A, R4 & ANL
A, R4 & \[
\begin{gathered}
A D D \\
A, R 4
\end{gathered}
\] & \[
\begin{aligned}
& A D D C \\
& A, R 4
\end{aligned}
\] & \[
\left\lvert\, \begin{aligned}
& \text { ORLD } \\
& \text { RA:A }
\end{aligned}\right.
\] & \[
\left\lvert\, \begin{gathered}
\text { ANLD } \\
\text { P4: A. }
\end{gathered}\right.
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { R4, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R4 }
\end{gathered}
\] & \begin{tabular}{l}
XRL \\
A，R4
\end{tabular} &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R4 }
\end{aligned}
\] \\
\hline 1101 & D & \[
\begin{aligned}
& \text { Movo } \\
& \text { A.P5 }
\end{aligned}
\] & \[
\begin{gathered}
\text { INC } \\
\text { R5 }
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{XCH} \\
& \mathrm{~A}, \mathrm{R} 5
\end{aligned}
\] & \[
\begin{aligned}
& \text { Move } \\
& \text { P5,A }
\end{aligned}
\] & \begin{tabular}{l}
ORL \\
A，R5
\end{tabular} & \[
\begin{gathered}
\text { ANL } \\
\text { A, R5 }
\end{gathered}
\] & \[
\begin{aligned}
& A D D \\
& A, R 5
\end{aligned}
\] & \[
\begin{gathered}
\text { ADDC } \\
\text { A, R5 }
\end{gathered}
\] & \[
\left|\begin{array}{l}
\text { ORLD } \\
\text { P5. }
\end{array}\right|
\] & \[
\left\lvert\, \begin{aligned}
& \text { ANLD } \\
& \text { PS, A }
\end{aligned}\right.
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { R5, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R5 }
\end{gathered}
\] & \begin{tabular}{l}
XRL \\
A，R5
\end{tabular} &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R5 }
\end{aligned}
\] \\
\hline 1110 & E & \[
\begin{array}{|l|}
\text { Movo } \\
\text { A, P6 } \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { INC } \\
\text { R6 }
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{XCH} \\
& \mathrm{~A}, \mathrm{R} 6
\end{aligned}
\] & \[
\begin{aligned}
& \text { Movo } \\
& \text { P6,A }
\end{aligned}
\] & \begin{tabular}{l}
ORL \\
A，R6
\end{tabular} & \[
\begin{aligned}
& \text { ANL } \\
& \text { A, R6 }
\end{aligned}
\] & \[
\begin{aligned}
& A D D \\
& A, R 6
\end{aligned}
\] & \[
\begin{aligned}
& A D D C \\
& A, R 6
\end{aligned}
\] & \[
\left|\begin{array}{l}
\text { ORLG } \\
\text { P6:A }
\end{array}\right|
\] & ANLD & \[
\begin{aligned}
& \text { MOV } \\
& \text { P6, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R6 }
\end{gathered}
\] & XRL
A, R6 &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R6 }
\end{aligned}
\] \\
\hline 1111 & F & \[
\left\lvert\, \begin{aligned}
& \text { Movo } \\
& \text { A. PT }
\end{aligned}\right.
\] & \[
\begin{aligned}
& \text { INC } \\
& \text { R7 }
\end{aligned}
\] & \[
\begin{aligned}
& X C H \\
& A, R 7
\end{aligned}
\] & \[
\begin{aligned}
& \text { Movo } \\
& \text { P?,A. }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ORL } \\
& \text { A, R7 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ANL } \\
& \text { A, R7 }
\end{aligned}
\] & \[
\begin{gathered}
A D D \\
A, R 7
\end{gathered}
\] & \[
\begin{gathered}
A D D C \\
A, R 7
\end{gathered}
\] & \[
\begin{gathered}
\text { ORLB } \\
\text { PTA }
\end{gathered}
\] & \[
\begin{aligned}
& \text { ANLD } \\
& \text { P7,A }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { R7, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R7 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { XRL } \\
& \text { A, R7 }
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R7 }
\end{aligned}
\] \\
\hline
\end{tabular}

1－byte，2－cycle instruction

\section*{GENERAL INFORMATION}

This information explains how to specify the object program for the automatic design system for mask ROMs. This system for mask ROM production has been developed to accept a customer's object program specifications for the automatic design system for a mask ROM.

The main segments of the automatic design system are:
1. The plotter instructions for mask production.
2. A check list for verifing that the customer's specifications have been met.
3. A test program to assure that the production ROMs meet specifications.
An EPROM in which a program is stored is used for a customer's specifications. A separate (set of) EPROM(s) should be produced for each object program.

Three sets of EPROM(s) should be supplied with the confirmation material.

\section*{EPROM SPECIFICATIONS}
1. The Mitsubishi M5L2708K, M5L2716K, M5L2732K or M5L8748S are standard, but Intel 2708, 2716, 2732, 8748 or equivalent devices may be used.
2. The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as ' 1 ', and low-level as ' 0 '.
3. All the data stored in the EPROM are considered as valid and processed to make masks.

\section*{ITEMS TO CONFIRM FOR ORDERING}
1. Specify the type number M5L8048-XXXP or M5L8049\(X X X P\). The 3 -digit number \(X X X\) will be assigned by Mitsubishi.
2. Cleary indicate the type number of EPROM and address designation letter symbols \(A\) and \(B\) on the supplied EPROMs.

\section*{MASK ROM DEVELOPMENT FLOW CHART}


MELPS 8-48 MASK-PROGRAMMABLE ROM CONFIRMATION MATERIAL
SINGLE-CHIP 8-BIT MICROCOMPUTERS M5L8048-XXXP, M5L8049-XXXP

\section*{MITSUBISHI ELECTRIC}


The single-chip microcomputer type number to order and the type of EPROMs to be supplied should be specified by
checking \(\sqrt{ }\) in the boxes. Three sets of EPROMs should be supplied.
\begin{tabular}{|c|c|c|c|c|}
\hline Single-chip EPROM type number
microcomputer type number microcomputer type number & 2708 & 2716 & 2732 & 8748 \\
\hline \(\square\) M5L 8048 - XXXP & \(\square \mathrm{A}\left(000{ }_{16} \sim 3 \mathrm{FF}_{16}\right)\) & \(\square \mathrm{A}\left(000 \mathrm{16}^{\sim} \mathrm{SFF}{ }_{16}\right)\) & \(\square \mathrm{A}\left(000{ }_{16} \sim 3 \mathrm{FF}_{16}\right)\) & \(\square \mathrm{A}\left(000{ }_{16} \sim 3 \mathrm{FF}_{16}\right)\) \\
\hline \(\square \mathrm{M} 5 \mathrm{~L} 8049-\mathrm{XXXP}\) & \[
\begin{aligned}
& A\left(000_{16} \sim 3 F F_{16}\right) \\
& B\left(400_{16} \sim 7 F_{16}\right)
\end{aligned}
\] & \(\square \mathrm{A}\left(000_{16} \sim 7 \mathrm{FF}_{16}\right)\) & \(\square \mathrm{A}\left(000{ }_{16} \sim 7 \mathrm{FF}_{16}\right)\) & - \\
\hline
\end{tabular}

Note 1 The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as ' 1 ', and low-level as '0'.
2 Cleary indicate the type number of EPROMs and address designation letter symbols \(A\) and \(B\) on the supplied EPROMs.
3 The data of the addresses in parentheses on the EPROM are programmed onto the ROM.
4 The data from each PROM in the set is compared and if 2 of the 3 are equal, the equal value will be programmed into the ROM. When the 3 values are different programming is halted and the customer is notified of the error. The error report will show the address and data.

\section*{CUSTOMER'S IDENTIFICATION MARK}

If you require a special identification mark, please specify in the following format.

Mitsubishi IC type number

Note 5 A mark field sinould start with the box at the extreme right:
6 The identification mark should be no more than 12 characters consisting of alphanumeric characters (except J.I. and O) or dashes

COMMENTS

\title{
MITSUBISHI MICROCOMPUTERS M5L8048-XXXP, M5L8035LP
}

\section*{DESCRIPTION}

The M5L8048-XXXP and M5L8035LP are 8-bit parallel microcomputer fabricated on a single chip using highspeed N -channel silicon-gate ED-MOS technology.

\section*{FEATURES}
- Single 5V power supply
- Instruction cycle
\(2.5 \mu \mathrm{~s}(\mathrm{~min})\)
- Basic machine instructions:

1-byte instructions: 68
2-byte instructions: 28
- Direct addressing . . . . . . . . . . . . . . up to 4096 bytes
- Internal ROM . . . . . . . . . . . . . . . . . . . 1024 bytes (for M5L8048-XXXP only)
- Internal RAM

64 bytes
- Built-in timer/event counter . . . . . . . . . . . . . . 8 bits
- I/O Ports

27 lines
- Easily expandable Memory and I/O
- Subroutine nesting 8 levels
- External and timer/event counter interrupt . 1 level each
- Low power standby mode
- External RAM 256 bytes
- Interchangeable with Intel's P8048 and P8035L in pin configuration and electrical characteristics

\section*{APPLICATION}
- Control processor or CPU for a wide variety of applications

\section*{PIN CONFIGURATION (TOP VIEW)}


\section*{Outline 40P1}

\section*{FUNCTION}

The M5L8048-XXXP and M5L8035LP are integrated 8-bit CPU, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.

BLOCK DIAGRAM


PIN DESCRIPTION
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or Output & Function \\
\hline Vss & Ground & & Normally connected to ground (0V). \\
\hline Vcc & Main power supply & & Connected to 5 V power supply. \\
\hline Vod & Power supply & & \begin{tabular}{l}
(1) Connected to 5 V power supply. \\
(2) Used for memory hold when \(V_{\mathrm{Cc}}\) is cut.
\end{tabular} \\
\hline PROG & Program & Output & Strobe signal for M5L8243P I/O Expander. \\
\hline \(\mathrm{P} 10 \sim \mathrm{P} 17\) & Port 1 & Input/output & Quasi-bidirectional port. When used as an input port, \(\mathrm{FF}_{16}\) must first be output to this port. After reset, when not used as an output port nothing can be output. \\
\hline \multirow{3}{*}{\(P 2_{0} \sim P 2_{7}\)} & \multirow{3}{*}{Port 2} & Input/output & (1) The same as port 1. \\
\hline & & Output & (2) \(\mathrm{P}_{0_{0}} \sim \mathrm{P}_{3}\) output the high-order 4 bits of the program counter when using external program memory. \\
\hline & & Input/output & (3) \(\mathrm{P}_{2} \sim \mathrm{P}_{2}\) serve as a 4-bit I/ O expander bus for the M5L8243P. \\
\hline \multirow{3}{*}{Do~D7} & \multirow{3}{*}{Data bus} & \multirow{3}{*}{Input/output} & (1) Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}\). The output data is latched. \\
\hline & & & (2) When using external program memory the output of the low-order 8 bits of the program counter are synchronized with ALE. After that the transfer of the instruction code or data from external program memory is synchronized with PSEN. \\
\hline & & & \begin{tabular}{l}
(3) The output of addresses for data using external data memory is synchronized with ALE. After that the transfer of data with the external data memory is synchronized with \(\overline{R D} / \overline{W R}\). \\
(MOVX A, @Rr and MOVX @Rr, A)
\end{tabular} \\
\hline \multirow[t]{2}{*}{To} & \multirow[t]{2}{*}{Test pin 0} & Input. & \begin{tabular}{l}
(1) Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions. \\
(JTO mand JNTO m)
\end{tabular} \\
\hline & & Output & (2) Used for outputting the internal clock signal. (ENTO CLK) \\
\hline T 1 & Test pin 1 & Input & \begin{tabular}{l}
(1) Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions. (JT1 m and JNT1 m) \\
(2) When enabled event signals are transferred to the timer/event counter. (STRT CNT)
\end{tabular} \\
\hline \(\overline{\text { INT }}\) & Interrupt & Input & \begin{tabular}{l}
(1) Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions. (JN1 m) \\
(2) Used for external interrupt to CPU.
\end{tabular} \\
\hline \(\overline{\mathrm{RD}}\) & Read control & Output & \begin{tabular}{l}
Read control signal used when the CPU requests data from external data memory or external devices to be transferred to the data bus. \\
(MOVX A, @Rr and INS A, BUS)
\end{tabular} \\
\hline \(\overline{W R}\) & Write control & Output & \begin{tabular}{l}
Write control signal used when the CPU sends data through the data bus to external data memory or external device. \\
(MOVX @R, A and OUTL BUS, A)
\end{tabular} \\
\hline RESET & Reset & Input & Control used to initialize the CPU. \\
\hline ALE & Address latch enable & Output & A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle. \\
\hline \(\overline{\text { PSEN }}\) & Program store enable & Output & Strobe signal to fetch external program memory. \\
\hline \(\overline{\text { SS }}\) & Single step & Input & Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single step mode. \\
\hline EA & External access & Input & \begin{tabular}{l}
(1) Normally maintained at 0 V . \\
(2) When the level is raised to 5 V , external memory will be accessed even when the address is less than \(400_{16}\) (1024). The M5L8035LP is raised to 5 V .
\end{tabular} \\
\hline \(x_{1}, x_{2}\) & Crystal inputs & Input & External crystal oscillator or RC circuit input for generating internal clock signals. An external clock signal can be input through \(\mathrm{X}_{1}\) or \(\mathrm{X}_{\mathbf{2}}\). \\
\hline
\end{tabular}

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline VCC & Supply voltage & \multirow{4}{*}{With respect to \(\mathrm{V}_{\mathrm{SS}}\)} & -0.5-7 & V \\
\hline \(V_{D D}\) & Supply voltage & & \(-0.5-7\) & V \\
\hline \(v_{i}\) & Input voltage & & \(-0.5-7\) & V \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & -0.5-7 & V \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1.5 & W \\
\hline Topr & Operating free-air temperature range & & 0~70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & -65~150 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=0-70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V \mathrm{Cc}\) & Supply voitage & 4.5 & 5 & 5.5 & V \\
\hline \(V_{\text {DD }}\) & Supply voltage & 4.5 & 5 & 5.5 & \(\checkmark\) \\
\hline VSS & Supply voltage & & 0 & & V \\
\hline \(\mathrm{V}_{1+1}\) & High-level input voltage, except \(\times 1, \times 2\) and \(\overline{\text { RESET }}\) & 2 & & \(V_{\text {CC }}\) & \(\checkmark\) \\
\hline \(\mathrm{V}_{1 \mathrm{H}_{2}}\) & High-level input voltage, except \(\times 1, \times 2\) and \(\overline{\text { RESET }}\) & 3.8 & & \(V_{C C}\) & V \\
\hline VIL & Low-level input voltage & -0.5 & & 0.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline Vol & Low-ievel output voltage, BUS, \(\overline{\text { RJ, }}\), WR, PSER, ALE & \(1 \mathrm{OL}=2 \mathrm{~mA}\) & & & 0.45 & V \\
\hline \(\mathrm{V}_{\text {OL } 1}\) & Low-level output voltage, except the above and PROG & \(1 \mathrm{OL}=1.6 \mathrm{~mA}\) & & & 0:45 & V \\
\hline Vol2 & Low-level output voltage. PROG & \(1 \mathrm{OL}=1 \mathrm{~mA}\) & & & 0.45 & V \\
\hline VOH & High-level output voltage, BUS, \(\overline{\text { RD }}, \overline{W R}, ~ P S E N, ~ A L E ~\) & \(\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline \(\mathrm{VOH}^{\text {O }}\) & High-level output voltage, except the above & \({ }^{1 O H}=-50 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline \(1 / 2\) & Input leak current, T1, INT & \(V_{S S} \leqq V_{I N} \leqq V_{C C}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline Iol & Output leak current, BUS, TO high-impedance state & \(V_{S S}+0.45 \leqq V_{\text {IN }} \leq V_{C C}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline ILII & Input.current during low-level input, port & \(\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}\) & & -0.2 & & mA \\
\hline L LI2 & Input current during low-level input, RESET, SS & \(\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}\) & & -0.05 & & mA \\
\hline ido & Supply current from \(V_{D D}\) & & & 10 & 20 & mA \\
\hline \(1 \mathrm{DD}+1 \mathrm{CC}\) & Supply current from \(V_{D D}\) and \(V_{C C}\) & & & 65 & 135 & mA \\
\hline
\end{tabular}

TIMING REQUIREMENTS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, ~ V_{C C}=V_{D D}=5 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{t}_{6}\) & Cycle time & \({ }^{\text {t }} \mathrm{Cr}\) & 2.5 & & 15.0 & \(\mu \mathrm{s}\) \\
\hline th (PSEN-D) & Data hold time after PSEN & \(\mathrm{t}_{\mathrm{DR}}\) & 0 & & 200 & ns \\
\hline th ( \(R\) - D ) & Data hold time after \(\overline{\mathrm{R}} \overline{\mathrm{D}}\) & \(\mathrm{t}_{\mathrm{DR}}\) & 0 & & 200 & ns \\
\hline tsu (PSEN-D) & Data setup time after PSEEN & t AD & & & 500 & ns \\
\hline \(\left.\mathrm{tsu}_{\text {( }} \mathrm{R}-\mathrm{D}\right)\) & Data setup time after \(\overline{\mathrm{RD}}\) & \(\mathrm{t}_{\text {RD }}\) & & & 500 & ns \\
\hline tsu ( \(A \cdot D\) ) & Data setup time after address & \(t_{\text {A }}\) & & & 950 & ns \\
\hline tsu (PROG-D) & Data setup time after PROG & \(\mathrm{t}_{\mathrm{PR}}\) & & & 810 & ns \\
\hline th (PROG-D) & Data hold time before PROG & \(t_{\text {PF }}\) & 0 & & 150 & ns \\
\hline
\end{tabular}

Note 1: The input voltage level of the input voltage is \(\mathrm{V}_{1 \mathrm{~L}}=0.45 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}\).

SWITCHING CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%\). \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\), unless othemise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{t}_{\mathrm{W}}\) (ALE) & ALE pulse width & \(t\) LL & 400 & & & ns \\
\hline Id (A-ALE) & Delay time, address to ALE signal & taL & 120 & & & ns \\
\hline tv (ALE-A) & Address valid time after ALE & t LA & 80 & & & ns \\
\hline \(t_{w}\) (PSEN) & \(\overline{\text { PSEN }}\) pulse width & t co & 700 & & & ns \\
\hline IW (R) & \(\overline{\mathrm{RD}}\) pulse width & t cc & 700 & & & ns \\
\hline \(t_{w}(\mathrm{~W})\) & WR pulse width & \(\mathrm{t}_{\mathrm{cc}}\) & 700 & & & ns \\
\hline \(t d(Q-W)\) & Delay time, data to \(\overline{W R}\) signal & tow & 500 & & & ns \\
\hline tv( \(W-Q)\) & Data valid time after \(\overline{W R}\) & \(t\) WD & 120 & & & ns \\
\hline td (A-W) & Delay time, address to WR signal & taw & 230 & & & ns \\
\hline id (AZ-R) & Delay time, address disable to \(\overline{\mathrm{RD}}\) signal & t AFC & 0 & & & ns \\
\hline td (AZ-PSEN) & Delay time, address disable to \(\overline{\text { PSEN }}\) signal & t AFC & 0 & & & ns \\
\hline td (PC-PROG) & Delay time, port control to PROG signal & \(\mathrm{t}_{\mathrm{CP}}\) & 110 & & & ns \\
\hline tv (PROG-PC) & Port control valid time after PROG & tPC & 100 & & & ns \\
\hline tp (Q-PROG) & Delay time, data to PROG signal & \(t_{\text {DP }}\) & 250 & & & ns \\
\hline tv (PROG-Q) & Data valid time after PROG & \(t_{\text {PD }}\) & 65 & & & ns \\
\hline tw (PROGL) & PROG low pulse width & \(t_{\text {PP }}\) & 1200 & & & ns \\
\hline td (Q-ALE) & Delay time, data to ALE signal & \(t_{\text {PL }}\) & 350 & & & ns \\
\hline t ( (ALE-Q) & Data valid time after ALE & tLP & 150 & & & ns \\
\hline
\end{tabular}

Note 2: Conditions of measurement: control output \(C_{L}=80 \mathrm{pF}\)
data bus output, port output \(C_{L}=150 \mathrm{pF}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~S}\)
3: Reference levels for the input/output voltages are low level \(=0.8 \mathrm{~V}\) and high level \(=2 \mathrm{~V}\)

TIMING DIAGRAM
Read from External Data Memory


Instruction Fetch from External Program Memory


Write to External Data Memory


Port 2


\section*{DESCRIPTION}

The M5L8049-XXXP, P-8, P-6 and M5L8039P-11, P-8, P-6 are 8 -bit parallel microcomputers fabricated on a single chip using high-speed N -channel silicon gate ED-MOS technology.
\begin{tabular}{|c|c|c|}
\hline Speed ROM Type & Internal ROM Type & External ROM Type \\
\hline 11 MHz Type & M5L8049-XXXP & M5L8039P-11 \\
\hline 8 MHz Type & M5L8049-XXXP-8 & M5L8039P-8 \\
\hline 6 MHz Type & M5L8049-XXXP-6 & M5L8039P-6 \\
\hline
\end{tabular}

\section*{FEATURES}
- Single 5V power supply
- Basic machine instructions 96
1-byte instructions: 68
2-byte instructions: 28
- Direct addressing . . . . . . . . . . . . . . up to 4096 bytes
- Internal RAM . . . . . . . . . . . . . . . . . . . . 128 bytes
- Built-in timer/event counter . . . . . . . . . . . . . . 8 bits
- I/O Ports 27 lines
- Easily expandable Memory and I/O:
- Subroutine nesting 8 levels
- External and timer/event counter interrupt . 1 level each
- External RAM 256 bytes
- M5L8049-XXXP/M5L8039P-11, P-6 are interchangeable with Intel's P8049/P8039, P8039-6 in pin configuration and electrical characteristics.

\section*{APPLICATION}
- Control processor or CPU for a wide variety of applications


\section*{FUNCTION}

The M5L8049-XXXP and M5L8039P are integrated 8-bit CPUs, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.


SINGLE-CHIP 8-BIT MICROCOMPUTER

PIN DESCRIPTION
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or Output & Function \\
\hline Vss & Ground & & Normally connected to ground (0V) \\
\hline Vcc & Main power supply & & Connected to 5 V power supply \\
\hline Vod & Power supply & & \begin{tabular}{l}
(1) Connected to 5 V power supply \\
(2) Used for memory hold when \(\mathrm{V}_{\mathrm{CC}}\) is cut
\end{tabular} \\
\hline PROG & Program & Output & Strobe signal for M5L8243P I/O Expander \\
\hline \(P 1_{0} \sim P 1_{7}\) & Port 1 & Input/output & Quasi-bidirectional port. When used as an input port, \(\mathrm{FF}_{16}\) must first be output to this port. After reset, when not used as an output port nothing can be output. \\
\hline \multirow{3}{*}{\(\mathrm{P} 20 \sim \mathrm{P} 27\)} & \multirow{3}{*}{Port 2} & Input/output & (1) The same as port 1 \\
\hline & & Output & (2) \(\mathrm{P2}_{0} \sim \mathrm{P}_{3}\) output the high-order 4 bits of the program counter when using external program memory \\
\hline & & Input/output & (3) \(\mathrm{P}_{2} \sim \sim 2_{3}\) serve as a 4 -bit 1/O expander bus for the M5L8243P \\
\hline \multirow{3}{*}{\(\mathrm{DO}_{0}-\mathrm{D}_{7}\)} & \multirow{3}{*}{Data bus} & \multirow{3}{*}{Input/output} & (1) Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals \(\overline{\mathrm{RD}} \overline{\mathrm{NR}}\). The output data is latched. \\
\hline & & & (2) When using external program memory the output of the low-order 8 bits of the program counter are synchronized with ALE. After that the transfer of the instruction code or data from external program memory is synchronized with PSEN. \\
\hline & & & \begin{tabular}{l}
(3) The output of addresses for data using external data memory is synchronized with ALE. After that the transfer of data with the external data memory is synchronized with \(\overline{R D} / \overline{W R}\). \\
(MOVX A. @Rr and MOVX @Rr, A)
\end{tabular} \\
\hline \multirow[t]{2}{*}{To} & \multirow[t]{2}{*}{Test pin 0} & Input & \begin{tabular}{l}
(1) Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions. \\
(JTO m and JNTO m)
\end{tabular} \\
\hline & & Output & (2) Used for outputting the internal clock signal. (ENTO CLK) \\
\hline T1 & Test pin 1 & Input & \begin{tabular}{l}
(1) Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions. (JT1 m and JNT1 m) \\
(2) When enabled event signals are transferred to the timer/event counter. (STRT CNT)
\end{tabular} \\
\hline \(\overline{\text { INT }}\) & Interrupt & Input & \begin{tabular}{l}
(1) Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions. (JN1 m) \\
(2) Used for external interrupt to CPU
\end{tabular} \\
\hline \(\overline{\mathrm{RD}}\) & Read control & Output & \begin{tabular}{l}
Read control signal used when the CPU requests data from external data memory or external devices to be transferred to the data bus. \\
(MOVX A, @Rr and INS A, BUS)
\end{tabular} \\
\hline \(\overline{W R}\) & Write control & Output & \begin{tabular}{l}
Write control signal used when the CPU sends data through the data bus to external data memory or external device. \\
(MOVX @R, A and OUTL BUS, A)
\end{tabular} \\
\hline \(\overline{\text { RESET }}\) & Reset & Input & Control used to initialize the CPU. \\
\hline ALE & Address latch enable & Output & A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle. \\
\hline \(\overline{\text { PSEN }}\) & Program store enable & Output & Strobe signal to fetch external program memory. \\
\hline \(\overline{\mathrm{SS}}\) & Single step & Input & Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single step mode. \\
\hline EA & External access & Input & \begin{tabular}{l}
(1) Normally maintained at OV \\
(2) When the level is raised to 5 V , external memory will be accessed even when the address is less than \(400_{16}\) (2048).
\end{tabular} \\
\hline \(x_{1}, x_{2}\) & Crystal inputs & Input & External crystai oscillator or RC circuit input for generating internal clock signals. An external clock signal can be input through \(X_{1}\) or \(X_{2}\). \\
\hline
\end{tabular}

SINGLE-CHIP 8-BIT MICROCOMPUTER

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline VCC & Supply voltage & \multirow{4}{*}{With respect to \(V_{\text {SS }}\)} & -0.5-7 & V \\
\hline \(V_{\text {DD }}\) & Supply voltage & & -0.5~7 & V \\
\hline \(V_{1}\) & Input vol tage & & \(-0.5 \sim 7\) & V \\
\hline \(V_{0}\) & Output voltage & & \(-0.5-7\) & \(V\) \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1.5 & W \\
\hline Topr & Operating free-air temperature range & & 0-70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tsig & Storage temperature range & & \(-65 \sim 150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline Vcc & Supply voltage & 4.5 & 5 & 5.5 & V \\
\hline \(V_{\text {DD }}\) & Supply voltage & 4.5 & 5 & 5.5 & V \\
\hline \(\mathrm{V}_{\text {SS }}\) & Supply voltage & & 0 & & V \\
\hline \(V_{1 H 1}\) & High-level input voltage, except for \(\mathrm{X}_{1}, \mathrm{X}_{2}\), RESET & 2. & & \(V_{C C}\) & V \\
\hline \(\mathrm{V}_{1 \mathrm{H} 2}\) & High-level input voltage, \(\mathrm{X}_{1}, \mathrm{X}_{2}\), RESET & 3.8 & & \(V_{C C}\) & V \\
\hline VIL & Low-level input voltage & -0.5 & & 0.8 & \(\checkmark\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%\), \(\mathrm{V}_{S S}=0 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline Vol & Low-level output voltage, BUS, \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\text { PSEN, }}\), ALE & \(1 \mathrm{OL}=2 \mathrm{~mA}\) & & & 0.45 & \(\checkmark\) \\
\hline VoLl & Low-level output voltage, except for the above and PROG & \(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\) & & & 0.45 & V \\
\hline Vol2 & Low-level output voltage PROG & \(\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}\) & & & 0.45 & V \\
\hline VOH & High-level output voltage, BUS, \(\overline{\text { RD, }}\) WR, \(\overline{\text { PSEN, ALE }}\) & \(1 \mathrm{IOH}^{\prime}=-100 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline \(\mathrm{VOH}^{1}\) & High-level output voltage, except for the above & \(1 \mathrm{OH}=-50 \mu \mathrm{~A}\) & 2.4 & & & \(\checkmark\) \\
\hline 1/L & Input leak current, T1, INT & \(V_{S S} \leqq V_{\text {IN }} \leqq V_{C C}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline IOL & Output leak current, BUS, TO, high-impedance state & \(V_{\text {SS }}+0.45 \leqq V_{\text {IN }} \leqq V_{C C}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline IL11 & Input current during low-level input, port & \(\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}\) & & -0.2 & & mA \\
\hline ILI2 & Input current during low-level input, RESET, SS & \(\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}\) & & -0.05 & & mA \\
\hline Ido & Supply current from \(V_{D D}\) & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & & 25 & 50 & mA \\
\hline IDD + \(10 C\) & Supply current from \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\mathrm{CC}}\) & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & & 100 & 170 & mA \\
\hline
\end{tabular}

TIMING REQUIREMENTS \(\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%\right.\). \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\). unless otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multirow{3}{*}{Parameter} & \multirow{3}{*}{Alternative symbol} & \multicolumn{9}{|c|}{Limits} & \multirow{3}{*}{Unit} \\
\hline & & & \multicolumn{3}{|r|}{\[
\begin{aligned}
& \text { M5L 8049-XXXP } \\
& \text { M5L8039P-11 }
\end{aligned}
\]} & \multicolumn{3}{|l|}{M5L8049-XXXP-8 M5L8039P-8} & \multicolumn{3}{|l|}{M5L8049-XXXP-6 M5L8039P-6} & \\
\hline & & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline to & Cycle time & \(\mathrm{t}_{\mathrm{CY}}\) & 1.36 & & 15.0 & 1.875 & & 15.0 & 2.5 & & 15.0 & \(\mu \mathrm{s}\) \\
\hline th (PSEN-D) & Data hold time after PSEN & \(\mathrm{t}_{\mathrm{DR}}\) & 0 & & 100 & 0 & & 150 & 0 & & 200 & ns \\
\hline th (R-D) & Data hold time after \(\overline{\mathrm{RD}}\) & \(\mathrm{t}_{\mathrm{DR}}\) & 0 & & 100 & 0 & & 150 & 0 & & 200 & ns \\
\hline tsu (PSEN-D) & Data setup time after PSEN & \(\mathrm{t}_{\text {RD }}\) & & & 250 & & & 350 & & & 500 & ns \\
\hline tsu ( R - D & Data setup time after \(\overline{\mathrm{RD}}\) & \(\mathrm{t}_{\mathrm{RD}}\) & & & 250 & & & 350 & & & 500 & ns \\
\hline tsu (A-D) & Data setup time after address & \({ }^{t}{ }_{\text {AD }}\) & & & 400 & & & 650 & & & 950 & ns \\
\hline tsu (PROG-D) & Data setup time after PHOG & \({ }_{t}{ }_{\text {PR }}\) & & & 650 & & & 700 & & & 810 & ns \\
\hline th (PROG-D) & Data hold time before PROG & \(\mathrm{t}_{\text {PF }}\) & 0 & & 150 & 0 & & 150 & 0 & & 150 & ns \\
\hline
\end{tabular}

\footnotetext{
Note 1: The input voltages are \(\mathrm{V}_{\mathrm{IL}}=0.45 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{H}}=2.4 \mathrm{~V}\)
}

\title{
MITSUBISHI MICROCOMPUTERS M5L8049-XXXP,P-8,P-6 M5L8039P-1 1,P-8,P-6
}

SINGLE-CHIP 8-BIT MICROCOMPUTER

SWITCHING CHARACTERISTICS \(\left(\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multirow{3}{*}{Parameter} & \multirow{3}{*}{Alternative symbol} & \multicolumn{9}{|c|}{Limits} & \multirow{3}{*}{Unit} \\
\hline & & & \multicolumn{3}{|r|}{\[
\begin{aligned}
& \text { M5L } 8049 \cdot X X X P \\
& \text { M5L8039-11 }
\end{aligned}
\]} & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \text { M5L8049-XXXP-8 } \\
& \text { M5L8039P-8 }
\end{aligned}
\]} & \multicolumn{3}{|l|}{M5L8049-XXXP-6 M5L8039P-6} & \\
\hline & & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & \\
\hline tw (ALE) & ALE pulse width & t LL & 150 & & & 300 & & & 400 & & & ns \\
\hline td (A-ALE) & Delay time, address to ALE signal & \(\mathrm{t}_{\text {AL }}\) & 70 & & & 120 & & & 150 & & & ns \\
\hline \(\operatorname{tv}\) (ALE-A) & Address valid time after ALE & \(t_{\text {LA }}\) & 50 & & & 70 & & & 80 & & & ns \\
\hline tw (PSEN) & PSEN pulse width & \(\mathrm{t}_{\mathrm{CC}}\) & 300 & & & 500 & & & 700 & & & ns \\
\hline tw (R) & \(\overline{\mathrm{RD}}\) pulse width & \(\mathrm{t}_{\mathrm{cc}}\) & 300 & & & 500 & & & 700 & & & ns \\
\hline \(t \mathrm{~d}(\mathrm{w})\) & \(\overline{\text { WR pulse width }}\) & \(t_{\text {cc }}\) & 300 & & & 500 & & & 700 & & & ns \\
\hline tv (Q-w) & Delay time, data to \(\overline{W R}\) signal & \(\mathrm{t}_{\text {DW }}\) & 250 & & & 380 & & & 500 & & & ns \\
\hline td ( \(W\)-Q \({ }^{\text {d }}\) & Data valid time after \(\overline{W R}\) & \(\mathrm{t}_{\text {wo }}\) & 40 & & & 80 & & & 120 & & & ns \\
\hline td (A-W) & Delay time, address to \(\overline{\mathrm{WR}}\) signal & \({ }_{\text {t }}^{\text {AW }}\) & 200 & & & 220 & & & 230 & & & ns \\
\hline \(\operatorname{td}(A Z-R)\) & Delay time, address disable to \(\overline{\mathrm{RD}}\) signal & \(\mathrm{t}_{\text {AFC }}\) & \(-10\) & & & -5 & & & 0 & & & ns \\
\hline td (AZ-PSEN) & Delay time, address disable to \(\overline{\text { PSEN }}\) signal & \(\mathrm{t}_{\text {AFC }}\) & -10 & & & -5 & & & 0 & & & ns \\
\hline td (PC-PROG) & Delay time, port control to PROG signal & \(\mathrm{t}_{\mathrm{CP}}\) & 100 & & & 105 & & & 110 & & & ns \\
\hline tv (PROG-PC) & Port control valid time after PROG & \(\mathrm{t}_{\mathrm{PC}}\) & 60 & & & 100 & & & 130 & & & ns \\
\hline tp (Q-PROG) & Delay time, data to PROG signal & \(\mathrm{t}_{\mathrm{DP}}\) & 200 & & & 210 & & & 220 & & & ns \\
\hline t ( ( \(\mathrm{PROG}-\mathrm{Q}\) ) & Data valid time after PROG & \(\mathrm{t}_{\mathrm{PD}}\) & 20 & & & 45 & & & 65 & & & ns \\
\hline tw(PROGL) & PROG low pulse width & \(\mathrm{t}_{\mathrm{pP}}\) & 700 & & & 1150 & & & 1510 & & & ns \\
\hline \(\operatorname{td}(Q-A L E)\) & Delay time, data to ALE signal & \(\mathrm{t}_{\mathrm{PL}}\) & 150 & & & 300 & & & 400 & & & ns \\
\hline \(\operatorname{tv}\) (ALE-Q) & Data valid time after ALE & \(\mathrm{t}_{\text {LP }}\) & 20 & & & 100 & & & 150 & & & ns \\
\hline
\end{tabular}

Note 2: Conditions of measurement: control output \(\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}\)
data bus output, port output \(C_{L}=150 \mathrm{pF}{ }^{\mathrm{t}} \mathrm{C}=\mathrm{t}_{\mathrm{C}}(\mathrm{Min})\)
3: Reference levels for the input/output voltages are low level \(=0.8 \mathrm{~V}\) and high level \(=2 \mathrm{~V}\).

\section*{TIMING DIAGRAM}

\section*{Read from External Data Memory}


Instruction Fetch from External Program Memory


Write to External Data Memory


\section*{Port 2}


\section*{DESCRIPTION}

The M5L8748S is an 8-bit parallel microcomputer frabricated on a single-chip using high-speed N -channel silicongate ED-MOS technology. This contains ultraviolet-light erasable and electrically reprogrammable ROM (EPROM) on a chip, so it is easy to change the program stored in the EPROM.

\section*{FEATURES}
- Single 5V power supply
- Instruction cycle
\(2.5 \mu \mathrm{~s}\) (min)
- Basic machine instructions

96
1-byte instructions: 68
2-byte instructions: 28
- Direct addressing . . . . . . . . . . . . . . up to 4096 bytes
- Internal EPROM . . . . . . . . . . . . . . . . . . . 1024 bytes
- Internal RAM . . . . . . . . . . . . . . . . . . . . 64 bytes
- Built-in timer/event counter . . . . . . . . . . . . . . 8 bits
- I/O Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 lines
- Easily expandable memory and I/O
- Subroutine nesting 8 levels
- External and timer/event counter interrupt . 1 level each
- External RAM 256 bytes
- Interchangeable with the Intel's D8748 in pin configuration and electrical characteristics

\section*{APPLICATIONS}
- A CPU for special repetitive processing or control for which a small number of units are to be produced.

- A debugging CPU for program, application and system design development
- A CPU for prototype and preproduction systems prior to factory-programmed mask ROM production


\section*{PIN DESCRIPTION}
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or Output & Function \\
\hline Vss & Ground & & Normally connected to ground ( OV ). \\
\hline Vcc & Main power supply & & Connected to 5 V power supply. \\
\hline VDD & Program power supply & & \begin{tabular}{l}
(1) Normally connected to 5 V power supply. \\
(2) When programming to EPROM, 25 V is required.
\end{tabular} \\
\hline \multirow[t]{2}{*}{PROG} & \multirow[t]{2}{*}{Program} & Input & (1) Used to supply 25 V program pulses ( 50 ms width) from an outside source when programming to EPROM. \\
\hline & & Output & (2) Strobe signal for M5L8243P I/O Expander. \\
\hline \(\mathrm{P} 1_{0} \sim \mathrm{P} 1_{7}\) & Port 1 & Input/output & Quasi-bidirectional port. When used as an input port, \(\mathrm{FF}_{16}\) must first be output to this port. After reset, when not used as an output port nothing can be output. \\
\hline \multirow{3}{*}{\(\mathrm{P} 2_{0} \sim \mathrm{P} 2_{7}\)} & \multirow{3}{*}{Port 2} & Input/output & (1) The same as port 1 . \\
\hline & & Output & (2) \(\mathrm{P}_{2} \sim \mathrm{P} 2_{3}\) output the high-order 4 bits of the program counter when using external program memory. \\
\hline & & Input/output & (3) \(\mathrm{P} 2_{0} \sim \mathrm{P}_{3}\) serve as a 4 -bit 1/O expander bus for the M5L8243P. \\
\hline \multirow{3}{*}{Do - D7} & \multirow{3}{*}{Data bus} & \multirow{3}{*}{Input/output} & (1) Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals \(\overline{\mathrm{RD}} \overline{\mathrm{NR}}\). The output data is latched. \\
\hline & & & (2) When using external program memory the output of the low-order 8 bits of the program counter are synchronized with ALE. After that the transfer of the instruction code or data from external program memory is synchronized with PSEN. \\
\hline & & & \begin{tabular}{l}
(3) The output of addresses for data using external data memory is synchronized with ALE. After that the transfer of data with the external data memory is synchronized with \(\overline{R D} / \overline{W R}\). \\
(MOVX A, @Rr and MOVX @Rr, A)
\end{tabular} \\
\hline \multirow[t]{2}{*}{To} & \multirow[t]{2}{*}{Test pin 0} & Input & (1) Control signal from an external source for conditonal jumping in a program. Jumping is dependent on external conditions. (JTO m and JNTO m ) \\
\hline & & Output & (2) Used for outputting the internal clock signal. (ENTO CLK) \\
\hline \multirow[t]{2}{*}{T \({ }_{1}\)} & \multirow[t]{2}{*}{Test pin 1} & \multirow[t]{2}{*}{Input} & (1) Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions. (JT1 mand JNT1 m) \\
\hline & & & (2) When enabled event signals are transferred to the timer/event counter. (STRT CNT) \\
\hline \multirow[t]{2}{*}{\(\overline{\text { INT }}\)} & \multirow[t]{2}{*}{Interrupt} & \multirow[t]{2}{*}{Input} & (1) Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions. (JN1 m) \\
\hline & & & (2) Used for external interrupt to CPU. \\
\hline \(\overline{\mathrm{RD}}\) & Read control & Output & Read control signal used when the CPU requests data from external data memory or external devices to be transferred to the data bus. (MOVX A, @Rr and INS A, BUS) \\
\hline \(\overline{W R}\) & Write control & Output & Write control signal used when the CPU sends data through the data bus to external data memory or external devices. (MOVX @R, A and OUTL BUS, A) \\
\hline \multirow[b]{2}{*}{RESET} & \multirow[b]{2}{*}{Reset} & \multirow[b]{2}{*}{Input/output} & (1) Control used to initialize the CPU. \\
\hline & & & (2) Latch signal for the EPROM address when programming to EPROM and for reading from EPROM (verify mode). \\
\hline ALE & Address latch enable & Output & A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle. \\
\hline PSEN & Program store enable & Output & Strobe signal used to fetch from external program memory. \\
\hline \(\overline{\text { SS }}\) & Single step & Input & Control signal used in conjunction with ALE to stop program execution at the finish of each instruction, in the single step mode. \\
\hline EA & External access & Input & \begin{tabular}{l}
(1) Normally maintained at 0 V . \\
(2) When the level is raised to 5 V , external memory will be accessed even when the address is less than \(400_{16}\) (1024). \\
(3) When in the programming mode for the EPROM a 25 V power supply must be available at this terminal.
\end{tabular} \\
\hline \(\mathrm{X}_{1}, \mathrm{X}_{2}\) & Crystal inputs & Input & External crystal oscillator or RC circuit input for generating internal clock signals. An external clock signal can be input through \(X_{1}\) or \(X_{2}\). \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline Vcc & Supply voltage & \multirow{4}{*}{With respect to \(\mathrm{V}_{\text {SS }}\)} & -0.5-7 & V \\
\hline \(V_{D D}\) & Supply voltage & & \(-0.5-26.5\) & V \\
\hline \(V_{1}\) & Input voltage & & \(-0.5 \sim 7\) & V \\
\hline \(V_{0}\) & Output voltage, all outputs except \(\phi_{1}\) and \(\phi_{2}\) & & \(-0.5 \sim 7\) & V \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1.5 & w \\
\hline Topr & Operating free-air temperature range & & 0-70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & -65-150 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{RECOMMENDED OPERATING CONDITIONS}

CPU Operation ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{C C}\) & Supply voltage & 4.75 & 5 & 5.25 & V \\
\hline \(V_{D D}\) & Supply voltage, except programming EPROM & 4.75 & 5 & 5.25 & \(\checkmark\) \\
\hline \(V_{D D}\) & Supply voltage, programming EPROM & 24 & 25 & 26 & V \\
\hline \(V_{S S}\) & Supply voltage & & 0 & & V \\
\hline \(V_{1 H 1}\) & High-level input voltage, except \(\mathrm{X}_{1}, \mathrm{X}_{2}, \overline{\text { RESET }}\) & 2 & & VCc & V \\
\hline \(\mathrm{V}_{1 \mathrm{H} 2}\) & High-level input vol tage, \(X_{1}, X_{2}\), RESET & 3.8 & & VCc & \(\checkmark\) \\
\hline VIL & Low-level input voltage & -0.5 & & 0.8 & V \\
\hline
\end{tabular}

EPROM PROGRAMMING ( \(\mathrm{Ta}=25 \pm 5^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%, \mathrm{VDD}=25 \pm \mathrm{V}\). unless otherwise noted)
\begin{tabular}{|l|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multirow{2}{*}{ Parameter } & \multicolumn{3}{|c|}{ Limits } & \multirow{2}{*}{ Unit } \\
\cline { 3 - 5 } & & Min & Nom & Max & \\
\hline\(V_{D D(H)}\) & High-level program supply voltage & 24. & & 26 & V \\
\hline\(V_{D D(L)}\) & Low-level program supply voltage & 4.75 & & 5.25 & V \\
\hline\(V_{I H(P R O G)}\) & High-level program pulse input voltage & 21.5 & & 24.5 & V \\
\hline\(V_{I L(P R O G)}\) & Low-level program pulse input voltage & & & 0.2 & V \\
\hline\(V_{E A(H)}\) & High-level EA input voltage & 21.5 & & 24.5 & V \\
\hline\(V_{E A(L)}\) & Low-level EA input voltage & & & 5.25 & V \\
\hline
\end{tabular}

\section*{ELECTRICAL CHARACTERISTICS}

CPU Operation ( \(\mathrm{Ta}=0-70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VoL & Low-level output voltage, BUS, \(\overline{\text { RD }}, \overline{W R}, \overline{\text { SSEN, }}\), ALE & \(1 \mathrm{OL}=2 \mathrm{~mA}\) & & & 0.45 & \(\checkmark\) \\
\hline Vol1 & Low-level output voltage, except the above and PROG & \(\mathrm{IOL}=1.6 \mathrm{~mA}\) & & & 0.45 & V \\
\hline \(\mathrm{V}_{\text {OL2 }}\) & Low-level output voltage, PROG & \(1 \mathrm{OL}=1 \mathrm{~mA}\) & & & 0.45 & V \\
\hline V OH & High-level output voltage, BUS, \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\text { PSEN, }}\), ALE & \(\mathrm{IOH}^{\prime}=-100 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OH} 1}\) & High-level output voltage, except the above & \(\mathrm{IOH}^{\prime}=-50 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline I/L & Input leak current, T1, /NT & \(\mathrm{V}_{S S} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline ILII & Low-level input current, ports & \(\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}\) & & \(-0.2\) & & mA \\
\hline ILI2 & Low-level input current, RESET, SS & \(\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}\) & & -0.05 & & mA \\
\hline IDD & Supply current from \(\mathrm{V}_{\mathrm{DD}}\) & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & & 10 & 20 & mA \\
\hline \(1 \mathrm{DD}+1_{\text {CC }}\) & Supply current from \(V_{D D}\) and \(V_{C C}\) & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & & 65 & 135 & mA \\
\hline
\end{tabular}

EPROM PROGRAMMING \(\left(T a=25 \pm 5^{\circ} \mathrm{C}, V C 0=5 \mathrm{~V} \pm 5 \%, V D D=25 \pm 1 \mathrm{~V}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline 100 & Supply current from \(V_{D D}\) & & & & 30 & mA \\
\hline \(I_{\text {IH (PROG })}\) & High-level input current, PROG & & & & 16 & mA \\
\hline lih(EA) & High-level input current, EA & & & & 1 & mA \\
\hline
\end{tabular}

\section*{TIMING REQUIREMENTS}

Read/Write of External Memory ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=\mathrm{VDD}=5 \mathrm{~V} \pm 5 \%\), \(\mathrm{VSS}=0 \mathrm{~V}\), unless otherwise noted )
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline tc & Cycle time & t Cr & 2.5 & & 15.0 & \(\mu \mathrm{s}\) \\
\hline th(PSEN-D) & Data hold time after P̄EN & \(\mathrm{t}_{\mathrm{DR}}\) & 0 & & 200 & ns \\
\hline th(R-D) & Data hold time after \(\overline{\mathrm{RD}}\) & \(t_{\text {DR }}\) & 0 & & 200 & ns \\
\hline tsu(PSEN-D) & Data setup time after PSEN & \(t_{\text {RD }}\) & & & 500 & ns \\
\hline tsu(R-D) & Data setup time after \(\overline{\mathrm{RD}}\) & \(t_{\text {RD }}\) & & & 500 & ns \\
\hline tsu(A-D) & Data setup time after address & \(\mathrm{t}_{\text {AD }}\) & & & 950 & ns \\
\hline
\end{tabular}

Note 1: The input voltage level is \(V_{I L}=0.45\) and \(V_{I H}=2.4 \mathrm{~V}\).

Port 2 ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=\mathrm{VDO}=5 \mathrm{~V} \pm 5 \%\), \(\mathrm{VSS}=0 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline tsu (PROG-D) & Data setup time after PROG & \(\mathrm{t}_{\mathrm{PR}}\) & & & 810 & ns \\
\hline th (PROG-D) & Data hold time after PROG & \(\mathrm{t}_{\mathrm{PF}}\) & 0 & & 150 & ns \\
\hline
\end{tabular}

Note 2: The input voltage level of the input voltage is \(V_{I L}=0.45 \mathrm{~V}\) and \(V_{I H}=2.4 \mathrm{~V}\).

EPROM PROGRAMMING ( \(T a=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, V_{D D}=25 \mathrm{~V} \pm i \mathrm{~V}\), Unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline tsu (A-RES) & Address setup time before \(\overline{\mathrm{RESET}}\) & t AW & \(4 t_{c}\) & & & \\
\hline th (RES-A) & Address hold time after \(\overline{\text { RESET }}\) & t wa & \(4 t_{0}\) & & & \\
\hline tsu (D-PROG) & Data setup time before PROG & tow & \(4 t_{0}\) & & & \\
\hline th (PROG-D) & Data hold time after PROG & two & \(4 \mathrm{t}_{\mathrm{c}}\) & & & \\
\hline th ( \(\mathrm{T}_{0}\)-RES H) & \(\overline{\text { RESE }}\) T high hold time after \(\mathrm{T}_{0}\) (verify mode) & \(\mathrm{t}_{\mathrm{PH}}\) & \(4 t_{6}\) & & & \\
\hline tsu(VDOPROG) & \(V_{\text {DD }}\) setup time before PROG & t VDDW & \(4 \mathrm{t}_{\mathrm{C}}\) & & & \\
\hline \(\mathrm{t}_{\mathrm{h} \text { (PROG-VDD) }}\) & \(V_{\text {DD }}\) hold time after PROG & \(t_{\text {VDDH }}\) & 0 & & & ns \\
\hline \(t_{\text {W (PROG) }}\) & PROG pulse width & \(t_{\text {PW }}\) & 50 & & 60 & ms \\
\hline \(t_{\text {Su }}(\) TO-RES \()\) & Setup time before \(\overline{\mathrm{RES}}\) & \(\mathrm{t}_{\text {TW }}\) & \(4 \mathrm{t}_{\mathrm{c}}\) & & & \\
\hline \(\mathrm{t}_{\mathrm{h}}\left(\mathrm{VDD}-\mathrm{T}_{0}\right)\) & Hold time after \(V_{D D}\) & \(\mathrm{t}_{\mathrm{W} T}\) & \(4 \mathrm{t}_{\mathrm{c}}\) & & & \\
\hline \(\mathrm{t}_{\mathrm{W}}\) (RES) & RESET pulse width & \(t_{W W}\) & \(4 \mathrm{t}_{\mathrm{c}}\) & & & \\
\hline
\end{tabular}

Note 3: CPU cycle time \(\mathrm{t}_{\mathrm{c}}\) requires \(5 \mu \mathrm{~s} \mathrm{~min}\).
4: Rise time ( \(\left(t_{r}\right)\) and fall time \(\left(t_{f}\right)\) of \(V_{D D}\) and PROG should be within the range of \(0.5 \sim 2 \mu \mathrm{~s}\).
5. RESET setup time for the positive-going EA requires \(4 \mathrm{t}_{\mathrm{c}} \mathrm{min}\).

SWITCHING CHARACTERISTICS
Read/Write of External Memory ( \(\mathrm{Ta}=0 \sim 70{ }^{\circ} \mathrm{C}\). \(\mathrm{V}_{\mathrm{Cc}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%\). \(\mathrm{V} s s=0 \mathrm{~V}\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(t_{W}\) (ALE) & ALE pulse width & t LL & 400 & & & ns \\
\hline td (A-ALE) & Delay time, address to ALE signal & t AL & 120 & & & ns \\
\hline \(t_{v}(A L E-A)\) & Address valid time after ALE & t La & 80 & & & ns \\
\hline \(t_{W}\) (PSEN) & \(\overline{\text { PSEN }}\) pulse width & tco & 700 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{W}}(\mathrm{R})\) & \(\overline{\mathrm{RD}}\) pulse width & tcc & 700 & & & ns \\
\hline \(t_{w}(W)\) & WR pulse width & tcc & 700 & & & ns \\
\hline \(t d(Q-W)\) & Delay time, data to \(\overline{W R}\) signal & tow & 500 & & & ns \\
\hline tv \((W-Q)\) & Data valid time after \(\overline{W R}\) & two & 120 & & & ns \\
\hline Id (A-W) & Delay time, address to \(\overline{W R}\) signal & taw & 230 & & & ns \\
\hline \(\mathrm{td}(A Z-R)\) & Delay time, address floating to \(\overline{\mathrm{RD}}\) signal & taFc & 0 & & & ns \\
\hline td (AZ-PSEN) & Delay time, address floating to \(\overline{\text { PSEN }}\) signal & taFC & 0 & & & ns \\
\hline
\end{tabular}

Note 6: Conditions of measurement: control output \(C_{L}=80 \mathrm{pF}\)
data bus output \(C_{L}=150 \mathrm{pF}, \mathrm{t}_{\mathrm{C}}=2.5 \mu \mathrm{~s}\)
7: Reference level for the input/output voltage is low level \(=0.8 \mathrm{~V}\) and high level \(=2 \mathrm{~V}\).

Port 2 ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \quad V_{C C}=V_{D D}=5 \mathrm{~V} \pm 5 \%, \quad V_{S S}=0 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline td (PC-PROG) & Delay time, port control to \(\overline{\text { PROG }}\) signal & t cP & 110 & & & ns \\
\hline tv (PROG-PC) & Port control valid time after PROG & \(t_{\text {PC }}\) & 100 & & & ns \\
\hline \(t_{p}(Q \cdot P R O G)\) & Delay time, data to \(\overline{\text { PROG signal }}\) & \(\mathrm{t}_{\mathrm{DP}}\) & 250 & & & ns \\
\hline IV (PROG-Q) & Data valid time after \(\overline{\text { PROG }}\) & \(\mathrm{t}_{\mathrm{PD}}\) & 65 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{W}}\) (PROGL) & PROG low-level pulse width & tpp & 1200 & & & ns \\
\hline t ( Q - ALE) & Delay time, data to ALE signal & \(t_{\text {PL }}\) & 350 & & & ns \\
\hline Iv (ALE-Q) & Data valid time after ALE & t LP & 150 & & & ns \\
\hline
\end{tabular}

Note 8: Condition of measurement is \(\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}, \mathrm{t}_{\mathrm{c}}=2.5 \mu \mathrm{~s}\)
9: Reference level for the input/output voltage is low level \(=0.8 \mathrm{~V}\) and high level \(=2 \mathrm{~V}\).

EPROM PROGRAMMING ( \(T a=25 \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%, \mathrm{VDD}_{\mathrm{D}}=25 \mathrm{~V} \pm 1 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \({ }^{t} \mathrm{p}\left(\mathrm{T}_{0}-\mathrm{Q}\right)\) & Propagation time between \(\mathrm{T}_{0}\) and data. & \(\mathrm{t}_{\mathrm{DO}}\) & & & 41 C & \\
\hline
\end{tabular}

TIMING DIAGRAM
Instruction fetch from external program memory


Reading from external data memory


Writing to external data memory


Port 2


\section*{PROGRAMMING to EPROM}


PROGRAMMING TO EPROM AND ERASING
Details of how to program data onto the EPROM for the M5L8748S is shown in Fig. 1. The EPROM can be erased by approximately \(15 \mathrm{Ws} / \mathrm{cm}^{2}\) of exposure to high-intensity 2537 \(\AA\) short-wave ultraviolet rays.
Fig. 1 Flowchart of programming onto the EPROM

For example: the S-52 ultraviolet lamp has an intensity of \(17,000 \mu \mathrm{~W} / \mathrm{cm}^{2}\) at a distance of 2.4 cm from the lamp.

The necessary exposure would be:
\(\frac{15 \mathrm{Ws} / \mathrm{cm}^{2}}{17,000 \mu \mathrm{~W} / \mathrm{cm}^{2}} \fallingdotseq 900\) seconds \(=15\) minutes
Once data has been entered on the EPROM an opaque label should be pasted over the window of the M5L8748S to prevent inadvertent erasure.


\section*{DESCRIPTION}

The M5L8243P is an input/output expander fabricated using N -channel silicon-gate ED-MOS technology. This device is designed specifically to provide a low-cost means of I/O expansion for the MELPS 8-48 single-chip microcomputer and M5L 8041A-XXXP.

\section*{FEATURES}
- 16 Input/output pins ( \(I_{\text {ol }}=5.0 \mathrm{~mA}(\max )\) )
- Simple interface to MELPS 8-48 microcomputers
- Single 5V power supply
- Low power dissipation:

50 mW (typ)
- Interchangeable with Intel's 8243 in pin configuration and electrical characteristics

\section*{APPLICATION}
- I/O expansion for the MELPS 8-48 single-chip microcomputers.

\section*{FUNCTION}

The M5L 8243P is designed to provide a low-cost means of \(I / O\) expansion for the M5L 8041A-XXXP universal peripheral interface and the M5L 8048 and M5L 8049 single-chip microcomputers. The M5L 8243P consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the M5L 8041A-XXXP and M5L 8048/9. Thus multiple M5L8243Ps can be added to a single master.

Using the original instruction set of the master, the M5L 8243P serves as the in resident I/O facility. Its I/O ports are accessed by instructions MOV, ANL and ORL.



PIN DESCRIPTION
\begin{tabular}{|c|c|c|c|}
\hline Symbol & Name & Input or output & Function \\
\hline PROG & Program & In & A high-to-low transition on PROG signifies that address (PORT 4-7) and control are available on PORT 2. and a low-to-high transition signifies that the designated data is available on the disignated port through PORT 2. The designation is shown in Table 1. \\
\hline \(\overline{\mathrm{CS}}\) & Chip select & In & Chip select input. A high on \(\overline{\mathrm{CS}}\) causes PROG input to be regarded high inside the M5L8243P, then this inhibits any change of output or internal status. \\
\hline \(\mathrm{P} 20 \sim \mathrm{P} 23\) & Input/output port 2 & In/out & The 4-bit bidirectional port contains the address and control bits shown in Table 1 on a high-to-low transition of PROG. During a low-to-high transition it contains the input (output) data on this port. \\
\hline \[
\begin{aligned}
& P_{40} \sim P_{43} \\
& P_{50} \sim P_{53} \\
& P_{60} \sim P_{63} \\
& P_{70} \sim P_{73}
\end{aligned}
\] & Input/output port 4 Input/output port 5 input/output port 6 Input/output port 7 & in/out & The 4-bit bidirectional I/O port. May be programmed to be input, low-impedance latched output or a three-state. This port is automatically set output mode when it is written. ANLed or ORLed, then continues its mode until next read operation. After reset on a read operation, this port is in high-impedance and input mode. \\
\hline
\end{tabular}

\section*{OPERATION}

The M5L8243P is an input/output expander designed specifically for the M5L 8014A-XXXP and MELPS 8-48 single-chip 8-bit microcomputer. The M5L 8041A-XXXP and MELPS 8-48 already have instructions and PROG pin to communicate with the M5L8243P.

An example of the M5L8243P and the M5L 8041AXXXP is shown in Fig. 1. The following description of the M5L 8243P basic operation is made according to Fig. 1.

Upon initial application of power supply to the device, and then about 50 ms after, resident bias circuits become stable and each device is ready to operate. And each port of the M5L 8243P is set input mode (high-impedance) by means of a resident power-on initialization circuit.

When the microcomputer begins to execute a transfer instruction
\[
\text { MOVD } \quad \mathbf{A}, \mathbf{P i} \quad i=4,5,6,7
\]
which means the value on the port Pi is transferred to the accumulator, then the signals are sent out on the pins PROG and \(\mathrm{P}_{20} \sim \mathrm{P}_{23}\) as shown in Timing Diagram.

On the high-to-low transition of the pin PROG, the M5L 8243P latches the instructions (ex. 0000) into itself from pins \(P_{20} \sim P_{23}\) and transfers them to the instruction register (1) in Timing Diagram). During the low-level of PROG, the M5L 8243P continuously outputs the contents of the specified input (output) port (in this case port \(\mathrm{P}_{4}\) ) to pins \(P_{20} \sim P_{23}\) (2) in Timing Diagram). The microcomputer, at an appropriate time, latches the level of pins \(\mathrm{P}_{20} \sim \mathrm{P}_{23}\) and resumes high-level of PROG.

The next example is the case in which the microcomputer executes
\[
\text { MOVD } \quad \text { Pi, A } \quad i=4,5,6,7
\]
the transfer (output) instruction.
In this case, as in the previous case, on the high-tolow transition of the pin PROG, the M5L8243P latches
the instructions (ex. 0110) into itself from pins \(P_{20} \sim P_{23}\) and transfers them to the instruction register (1) in Timing Diagram).
After this, the microcomputer sends out high to the pin PROG, transferring the data to pins \(P_{20} \sim P_{23}\) which is an output data to input/output port. Then the M5L 8243P transfers the data of pins \(\mathrm{P}_{20} \sim \mathrm{P}_{23}\) to the port latch of the designated input/output port (in this case \(\mathrm{P}_{6}\) ). In a few seconds after a low-to-high transition on the PROG, the designated port ( \(\mathrm{P}_{8}\) ) becomes in an output mode and the data of the port latch are transferred to the port pins ( (3) in Timing Diagram).

When instructions
ANLD Pi, A
ORLD \(\quad\) Pi, A \(\quad i=4,5,6,7\)
are executed, the microcomputer generally operates as same function as MOVD \(\mathrm{Pi}, \mathrm{A}\).

It only differs in that the data of port latch after (4) in the Timing Diagram is ANDed or ORed with the data of port latch before (4) and the data of pins \(\mathrm{P}_{20} \sim \mathrm{P}_{23}\).

When instructions
\begin{tabular}{ll} 
MOVD & Pi, A \\
ANLD & Pi, A \\
ORLD & Pi, A
\end{tabular}\(\quad i=4,5,6,7\)
are executed toward the port in an output mode, the outputs are generated on the port as soon as low-to-high transition on the PROG occurs.

When the mode of the output port is going to be changed during the execution and the instruction
\[
\text { MOVD } \quad \mathrm{A}, \mathrm{Pi} \quad \mathrm{i}=4,5,6,7
\]
is executed, it is preferable to execute one dummy instruction. Because it takes a little time to turn the designated port into a high-impedance state after high-to-low transition on the PROG, the result may be that the first instruction is not read correctly.

M5L 8243P

INPUT/OUTPUT EXPANDER

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & \multirow{3}{*}{With respect to Vss} & \(-0.5 \sim 7\) & \(\checkmark\) \\
\hline \(V_{1}\) & Input voitage & & \(-0.5 \sim 7\) & \(\checkmark\) \\
\hline Vo & Output voltage & & -0.5~7 & \(\checkmark\) \\
\hline Pd & Maximum power dissipation & Ta \(=25^{\circ} \mathrm{C}\) & 600 & mW \\
\hline Topr & Operating free-air temperature range & & 0~70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-65 \sim 150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(T a=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{C C}\) & Supply voitage & 4.5 & 5 & 5.5 & V \\
\hline \(V_{S S}\) & Supply voltage & & 0 & & \(\checkmark\) \\
\hline \(V_{\text {IH }}\) & High-level input voltage & 2 & & & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & -0.5 & & 0.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(T_{a}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 10 \%\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test condition} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & & 0.5 & & 0.8 & v \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level input voltage & & & & \(\mathrm{v}_{\mathrm{cc}}+0.5\) & v \\
\hline VoL1 & Low-level output voltage, ports 4~7 & \(\mathrm{IOL}=5 \mathrm{~mA}\) & & & 0.45 & V \\
\hline Vol2 & Low-level output voltage, port 7 & \(1 \mathrm{LL}=20 \mathrm{~mA}\) & & & 1 & V \\
\hline Vol3 & Low-level output voltage, port 2 & \(\mathrm{IOL}_{\text {O }}=0.6 \mathrm{~mA}\) & & & 0.45 & \(\checkmark\) \\
\hline \(\mathrm{V}_{\mathrm{OH} 1}\) & High-level output voltage, ports 4~7 & \(\mathrm{IOH}^{2}=240 \mu \mathrm{~A}\) & 2.4 & & & \(v\) \\
\hline \(\mathrm{V}_{\mathrm{OH} 2}\) & High-level output voltage. port 2 & \(\mathrm{IOH}^{\prime}=100 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline \(1 / 1\) & Input leakage current, ports 4~7 & \(0 \vee \leqq V\) in \(\leqq V_{\text {cc }}\) & -10 & & 20 & \(\mu \mathrm{A}\) \\
\hline 112 & Input leakage current. port 2. CS, PROG & \(0 \vee \leqq V\) in \(\leqq V_{\text {cc }}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline 100 & Supply current from VCC & & & 10 & 20 & mA \\
\hline 1 OL & Sum of all IOL from 16 outputs & \(1 \mathrm{OL}=5 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{OL}}=0.45 \mathrm{~V}\right)\) Each pin & & & 80 & mA \\
\hline
\end{tabular}

Table 1 Instruction and address codes
\begin{tabular}{|l|cc|c|cc|}
\hline Instruction code & \(P_{23}\) & \(P_{22}\) & Address code & \(P_{21}\) & \(P_{20}\) \\
\hline Read & 0 & 0 & port 4 & 0 & 0 \\
\hline Write & 0 & 1 & port 5 & 0 & 1 \\
\hline ORLD & 1 & 0 & port 6 & 1 & 0 \\
\hline ANLD & 1 & 1 & port 7 & 1 & 1 \\
\hline
\end{tabular}

Fig. 1 Basic connection


TIMING REQUIREMENTS \(\left(T_{a}=-20 \sim 70^{\circ} \mathrm{c}, \mathrm{V}_{c \mathrm{C}}=5 \mathrm{~V} \pm 10 \%\right.\), \(\mathrm{V}_{s s}=0 \mathrm{~V}\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline tsu(INST-PR) & Instruction code setup time before PROG & \(t_{A}\) & 80pF Load & 100 & & & ns \\
\hline th (PR-INST) & Instruction code hold time after PROG & \(t_{B}\) & 20pF Load & 60 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{su}}(\mathrm{DQ}-\mathrm{PR})\) & Data setup time before PROG & to & 80pF Load & 200 & & & ns \\
\hline th (PR-DQ) & Data hold time after PROG & to & 20pF Load & 20 & & & ns \\
\hline tw (PR) & PROG pulse width & tk & & 700 & & & ns \\
\hline tsu(CS-PR) & Chip-select setup time before PROG & tos & & 50 & & & ns \\
\hline th (PR-CS) & Chip-select hold time after PROG & tos & & 50 & & & ns \\
\hline tsu (PORT-PR) & Port setup time before PROG & \(t_{1 P}\) & & 100 & & & ns \\
\hline th (PR-PORT) & Port hold time after PROG & \(\mathrm{t}_{1} \mathrm{P}\) & & 100 & & & ns \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{\begin{tabular}{l}
Alternative \\
symbol
\end{tabular}} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline ta (PR) & Data access time after PROG & tacc & 80pF Load & 0 & & 650 & ns \\
\hline \(t d v(P R)\) & Data valid time after PROG & \(\mathrm{t}_{\mathrm{H}}\) & 20pF Load & 0 & & 150 & ns \\
\hline \[
\begin{aligned}
& \text { tPHL(PR) } \\
& \text { tPLH(PR) }
\end{aligned}
\] & Output valid time after PROG & tPo & 100pF Load & & & 700 & ns \\
\hline \[
\begin{aligned}
& \text { tPZX(PR) } \\
& \mathrm{t}_{\mathrm{PXZ}}(\mathrm{PR})
\end{aligned}
\] & Input/output switching time & - & & & & 800 & ns \\
\hline
\end{tabular}

TIMING DIAGRAM


Note 1 : \(A C\) test conditions
\(\begin{array}{ll}\text { Input pulse level: } & 0.45 \sim 2.4 \mathrm{~V} \\ \text { Input pulse rise time } \operatorname{tr}(10 \% \sim 90 \%): & 20 \mathrm{~ns} \\ \text { Input pulse fall time } \operatorname{tf}(10 \% \sim 90 \%) & 20 \mathrm{~ns} \\ \text { Reference voltage for switching characteristic measurement } \\ & \text { Input } \quad \text { VIH: } \\ & 2 \mathrm{~V}\end{array} \mathrm{VIL}^{2} \quad 0.8 \mathrm{~V}\)
\(\begin{array}{llll}\text { Output } \mathrm{VOH} & 2 \mathrm{~V} & \mathrm{VOL}: & 0.8 \mathrm{~V} \\ & \end{array}\)

\section*{Current Sinking Capability}


Each of the 16 I/O lines of the M5L8243P is capable of sinking 5 mA simultaneously ( \(\mathrm{V}_{\mathrm{OL}}=0.45 \mathrm{~V}\) max ). However, the drive capacity of each line depends upon whether all lines are sinking current simultaneously and on the degree of loading. This is illustrated in the curve shown.
Example
Assuming that the remaining pins are not loaded, how many pins would be able to accommodate 5TTL loads ( 1.6 mA )?
\(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \times 5=8 \mathrm{~mA}\) (sink current for each pin)
\(\Sigma \mathrm{I}_{\mathrm{OL}}=60 \mathrm{~mA}\) from curve (curve A ) (total sinking current)
Number of pins \(=60 \mathrm{~mA} \div 8 \mathrm{~mA} / \mathrm{pin}=7.5=7\) lines
For this case, each of th 7 lines could sink 8 mA for a total of 56 mA . Since 4 mA reserve sinking capability exists, 9 of the I/O lines of the M5L8243P can be divided arbitrarily.

\section*{Example}

To use 20 mA sinking capability at port 7, find the effects on the skinking capabilities of the other I/O lines.
Assume the M5L8243P is driving loads as shown below.
2 lines: \(-20 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{OL}}=1.0 \mathrm{~V}\right.\) max, port 7 only)
8 lines: \(-4 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{OL}}=0.45 \mathrm{~V} \max \right)\)
6 lines: \(-3.2 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}\right.\) max \()\)
Is this within the allowable limit?
\(\Sigma \mathrm{I}_{\mathrm{OL}}=(20 \mathrm{~mA} \times 2)+(4 \mathrm{~mA} \times 8)+(3.2 \mathrm{~mA} \times 6)=91.2 \mathrm{~mA}\)

From the curve we see that with respect to \(\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}\), \(\mathrm{I}_{\mathrm{OL}}\) is 93 mA (curve B ) and that the above load of 91.2 mA is within the limit of 93 mA .
Note: The sinking current of ports \(4 \sim 7\) must not exceed 30 mA regardless of the value of \(\mathrm{V}_{\mathrm{OL}}\).


Fig. 2 Expansion interface example

8-BIT PARALLEL MICROPROCESSOR

\section*{DESCRIPTION}

This is a family of single-chip 8-bit parallel central processing units (CPUs) developed using the N -channel silicon-gate ED-MOS process. It requires a single 5 V power supply and has a basic clock rate of 3 MHz . With an instruction set that is completely compatible with that of the M5L8080AP,S, this device is designed to improve on the M5L 8080A with higher system speed.

\section*{FEATURES}
- Single 5V power supply
- Software compatibility with the M5L8080AP,S (with two additional instructions)
- Instruction cycle . . . . . . . . . . . . . . . . . \(1.3 \mu \mathrm{~s}\) (min.)
- Clock generator (with an external crystal or RC circuit)
- Built-in system controller
- Four vectored interrupts (one of which is non-maskable)
- Serial I/O port:

1 each
- Decimal, binary, and double precision arithmetic operations
- Direct addressing up to 64 K bytes of memory
- Interchangeable with Intel's 8085A in pin connection and electrical characteristics

\section*{APPLICATION}
- Central processing unit for a microcomputer

\section*{FUNCTION}

Under the multiplexed data bus concept adopted, the high-order 8 bits of the address are used only as an address bus and the low-order 8 bits are used as an address/data bus. During the first clock cycle of an instruction cycle, the address is transferred. The loworder 8 bits of the address are stored in the external latch by the address latch enable (ALE) signal. During the second and third clock cycles, the address/data bus functions

as the data bus, transferring the data to memory or to the \(I / O\). For bus control, the device provides \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}\), and IO/ \(\bar{M}\) signals and an interrupt acknowledge signal INTA. The HOLD, READY and all interrupt signals are synchronized with the clock pulse. For simple serial data transfer it provides both a serial input data (SID) line and a serial output data (SOD) line. It also has three maskable restart interrupts and one non-maskable trap interrupt.


8-BIT PARALLEL MICROPROCESSOR

PIN DESCRIPTIONS
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or output & Functions \\
\hline \(A_{8} \sim A_{15}\) & Address bus & Out & Outputs the high-order 8 bits of the memory address or the 8 bits of the I/O address. It remains in the high-impedance state during the HOLD and HALT modes. \\
\hline \(A D_{0} \sim A D_{7}\) & Bidirectional address and data bus & In/out & The low-order (1/O address) appears during the first clock cycle. During the second and third clock cycles, it becomes the data bus. It remains in the high-impedance state during the HOLD and HALT modes \\
\hline ALE & Address latch enable & Out & This signal is generated during the first clock cycle, to enable the address to be latched into the latches of peripherals. The falling edge of ALE is guaranteed to latch the address information. The ALE can also be used to strobe the status information, but it is kept in the low-level state during bus idie machine cycles. \\
\hline \(S_{0}, S_{1}\) & Status & Out & \begin{tabular}{l}
Indicates the status of the bus. \\
The \(\mathrm{S}_{1}\) signal can be used as an advanced \(\mathrm{R} / \overline{\mathrm{W}}\) status.
\end{tabular} \\
\hline \(\overline{\mathrm{RD}}\) & Read control & Out & Indicates that the selected memory or \(1 / 0\) address is to be read and that the data bus is active for data transter. It remains in the high-impedance state during the HOLD and HALT modes \\
\hline \(\overline{W R}\) & Write control & Out & Indicates that the data on the data bus is to be written into the selected memory at the trailing edge of the signal \(\overline{\mathrm{WR}}\). It remains the high-impedance state during the HOLD and HALT modes. \\
\hline RST5.5 RST6.5 RST7.5 & Restart interrupt request & In & Input timing is the same as for INTR for these three signals. They all cause an automatic insertion of an internal RESTART. RST 7.5 has the highest priority while RST 5.5 has the lowest. All three signals have a higher priority than INTR. \\
\hline TRAP & Trap interrupt & In & A non-maskable restart interrupt which is recognized at the same time as an INTR. It is not affected by any mask or another interrupt. It has the highest interrupt priority. \\
\hline RESET IN & Reset input & In & This signal (at least three clock cycles are necessary) sets the program counter to zero and resets the interrupt enable and HLDA flip-flops. None of the other flags or registers (except the instruction register) are affected. The CPU is held in the reset mode as long as the signal is applied. \\
\hline RESET OUT & Reset output & Out & This signal indicates that the CPU is in the reset mode. It can be used as a system RESET. The signal is synchronized to the processor clock. \\
\hline \(\mathrm{X}_{1}, \mathrm{X}_{2}\) & Clock input & in & These pins are used to connect an external crystal or CR circuit to the internal clock generator. An external clock pulse can also be input through \(\mathrm{X}_{1}\). \\
\hline CLK & Clock output & Out & Clock pulses are available from this pin when a crystal or CR circuit is used as an input to the CPU. \\
\hline \(10 / \bar{M}\) & Data transfer control output & Out & This signal indicates whether the read/write is to memory or to \(1 / \mathrm{Os}\). It remains in the high-ipedance state during the HOLD and HALT modes. \\
\hline READY & Ready input & In & When it is at high-level during a read or write cycle the READY indicates that the memory or peripheral is ready to send or receive data. When the signal is at low-level, the CPU will wait for the signal to turn high-level before completing the read or write cycle. \\
\hline HOLD & Hold request signal & In & When the CPU receives a HOLD request. it relinquishes the use of the buses as soon as the current machine cycle is completed. The CPU can regain the use of buses only after the HOLD state is removed. Upon acknowledging the HOLD signal, the address bus, the data bus, \(\overline{\mathrm{RE}}, \overline{\mathrm{WR}}\) and \(1 \mathrm{O} / \overline{\mathrm{M}}\) lines are put in the high-impedance state. \\
\hline HLDA & Hold acknowiedge signal & Out & By this signal the processor acknowledges the HOLD request signal and indicates that it will relinquish the buses in the next clock cycle. The signal is returned to the low-level state after the HOLD request is completed. The processor resumes the use of the buses one half clock cycle after the signal HLDA goes low. \\
\hline INTR & Interrupt request signal & In & This signal is for a general purpose interrupt and is sampled only during the last clock cycle of the instruction. When an interrupt is acknowledged. the program counter (PC) is held and an INTA signal is generated. During this cycle, a RESTART or CALL can be inserted to jump to an interrupt service routine. Immediately after an interrupt is accepted it may be enabled and disabled by means of software. The interrupt request is disabled by the RESET. \\
\hline \(\overline{\text { INTA }}\) & Interrupt acknowledge control signal & Out & This signal is used instead of \(\overline{\mathrm{RD}}\) during the instruction cycle after an INTR is accepted. \\
\hline SID & Serial input data & In & This is an input data line for serial data. and the data on this line is moved to the 7th. bit of the accumulator whenever a RIM instruction is executed. \\
\hline SOD & Serial output data & Out & This is an output data line for serial data. The output SOD may be set or reset by means of the SIM instruction. \\
\hline
\end{tabular}

Note: HOLD, READY and all interrupt signals are synchronized with clock signal.

\section*{MITSUBISHI LSIs M5L 8085AP, S}

\section*{8-BIT PARALLEL MICROPROCESSOR}

\section*{STATUS INFORMATION}

Status information can be obtained directly from the M5L 8085A. ALE is used as a status strobe. As the status is partially encoded, it informs the user in advance what type of bus transfer is being performed. The \(10 / \bar{M}\) cycle status signal is also obtained directly. Decoded \(S_{0}\) and \(S_{1}\) signals carry:
\begin{tabular}{lll} 
carry: & \(S_{1}\) & \(S_{0}\) \\
HALT & 0 & 0 \\
WRITE & 0 & 1 \\
READ & 1 & 0 \\
FETCH & 1 & 1
\end{tabular}
\(S_{1}\) can be used in determining the \(\overline{R / W}\) status of all bus transfers.

In the M5L 8085A the low-order 8 bits of the address are multiplexed with data. When entering the low-order of the address into memory or peripheral latch circuits, the ALE is used as a strobe.

\section*{INTERRUPT AND SERIAL I/O}

The M5L 8085A has five interrupt inputs-INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR has the same function as INT of the M5L 8080A. The three RST inputs, 5.5, \(6.5,7.5\), are provided with programmable masks. TRAP has the same function as the restart interrupt, except that it is non-maskable.

When an interrupt is enabled and the corresponding interrupt mask is not set, the three RST interrupts will cause the internal execution of the RST. When nonmaskable TRAP is applied, it causes the internal execution of an RST regardless of the state of the interrupt enable or masks. The restart addresses (hexadecimal) of the interrupts are:
\begin{tabular}{lc} 
Interrupt & Address \\
TRAP & \(24_{16}\) \\
RST 5.5 & \(2 \mathrm{C}_{16}\) \\
RST 6.5 & \(34_{16}\) \\
RST 7.5 & \(3 C_{16}\)
\end{tabular}

Two different types of signal are used for restart interrupts. Both RST 5.5 and RST 6.5 are sensitive to high-level as in INTR and INT of the M5L 8080A, and are acknowledged in the same timing as INTR. RST 7.5 is sensitive to rising-edge, and existence of a pulse sets the Fig. 1 Basic cycle

RST 7.5 interrupt request. This condition will be maintained until the request is fulfilled or reset by a SIM or RESET instruction.

Each of the restart interrupts may be masked independently to avoid interrupting the CPU. An interrupt requested by an RST 7.5 will be stored even when its mask is set and the interrupt is disabled. Masks can only be changed in the RESET mode. When two enabled interrupts are requested at the same time the interrupt with the highest priority will be accepted. The TRAP has the highest priority followed in order by RST 7.5, RST 6.5, RST 5.5 and INTR. This priority system does not take into consideration the priority of an interrupt routine that is already started. In other words, when an RST 5.5 interrupt is reenabled before the termination of the RST 7.5 interrupt routine, it will interrupt the RST 7.5.

The TRAP interrupt is very useful in preventing disastrous errors and bus errors resulting from power failures. The TRAP input is recognized in the same manner as any other interrupt, but it has the highest priority, and is not affected by any flags or masks. The TRAP input can be sensed by either edge or level. TRAP should be maintained high-level until it is acknowledged. But, it will not be acknowledged again unless it turns low and high again. In this manner, faulty operation due to noise or logic glitches is prevented.

The serial I/O system is also considered to be an interrupt as it is controlled by instructions RIM and SIM. The SID is read by instruction RIM and the SOD data is set by instruction SIM.

\section*{BASIC TIMING}

The M5L 8085A is provided with a multiplexed data bus. The ALE is utilized as a strobe with which the low-order 8 bits of the address on the data bus are sampled. Fig. 1 shows the basic cycle in which an out instruction is fetched, and memory is read and written to the \(1 / O\) port. The I/O port address is stored in both the address bus and the address/data bus during the \(1 / O\) write and read cycle. To enable the M5L 8085A to be used with a slow memory, the READY line is used for extending the read and write pulse width in the same manner as in the M5L8080A.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{4}{|c|}{M 1} & \multicolumn{3}{|c|}{M2} & \multicolumn{3}{|c|}{M3} \\
\hline & T1 & T2 & T3 & T4 & T 1 & T2 & T3 & T1 & T2 & T3 \\
\hline CLK & &  & & & &  & & &  & \\
\hline \(A 8 \sim A 15\) & & \multicolumn{3}{|l|}{PCH HIGH-ORDER ADDRESS} & \multicolumn{4}{|c|}{(PCL+1) H HIGH-ORDER ADDRESS} & \multicolumn{2}{|l|}{n (PORT NO.)} \\
\hline \(A D 0 \sim A D 7\) & & & & & & & \(\xrightarrow{\text { ins }}\) & n & & PUT \\
\hline ALE & & & \[
\begin{aligned}
& \text { ION FE } \\
& \text { JTn } \mathrm{I} \\
& \hline
\end{aligned}
\] & & & & ND W & & & \\
\hline \(\overline{\mathrm{RD}}\) & & & & & & & & & & \\
\hline WR & & & & & & & & & & \\
\hline \(10 / \bar{M}\) & & & & & & & & & & \\
\hline STATUS & & \multicolumn{3}{|l|}{\(\mathrm{S}_{1}=1, \mathrm{~S}_{0}=1\) (FETCH)} & & \multicolumn{2}{|l|}{1, 0 (READ)} & & \multicolumn{2}{|l|}{0. 1 (WRITE)} \\
\hline
\end{tabular}

\title{
MITSUBISHI LSIs M5L 8085AP, S
}

MACHINE INSTRUCTIONS


8-BIT PARALLEL MICROPROCESSOR



INSTRUCTION CODE LIST
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & 0000 & 0001 & 0010 & 0011 & 0100 & 0101 & 0110 & 0111 & 1000 & 1001 & 1010 & 1014 & 1100 & 1104 & 1110 & 1111 \\
\hline & & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & c & D & E & F \\
\hline 0000 & 0 & NOP & (-) & RIM & SIM & \[
\begin{aligned}
& \text { MOV } \\
& \text { B, B }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { D, B }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{H}, \mathrm{~B}
\end{aligned}
\] & MOV M, B & \[
\begin{gathered}
\text { ADD } \\
B
\end{gathered}
\] & \[
\begin{gathered}
\text { SUB } \\
\text { B }
\end{gathered}
\] & ANA B & \[
\begin{gathered}
\text { ORA } \\
\text { B }
\end{gathered}
\] & RNZ & RNC & RPO & RP \\
\hline 0001 & 1 & \[
\begin{aligned}
& 181 \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{gathered}
2 \times 1 \\
\mathrm{D}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{LX} \\
\mathrm{H}
\end{gathered}
\] & \[
\begin{aligned}
& L X I \\
& S P
\end{aligned}
\] & MOV
\[
\mathrm{B}, \mathrm{C}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{D}, \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{MOV} \\
& \mathrm{H}, \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { M, C }
\end{aligned}
\] & \[
\begin{gathered}
\text { ADD } \\
\mathrm{C}
\end{gathered}
\] & \[
\begin{gathered}
\text { SUB } \\
\mathrm{C}
\end{gathered}
\] & ANA
\[
\mathrm{c}
\] & \[
\begin{gathered}
\text { ORA } \\
\text { C }
\end{gathered}
\] & \[
\begin{gathered}
\text { POP } \\
\text { B }
\end{gathered}
\] & \[
\begin{gathered}
\text { POP } \\
\mathrm{D}
\end{gathered}
\] & \[
\begin{gathered}
\text { POP } \\
\mathrm{H}
\end{gathered}
\] & \[
\begin{aligned}
& \text { POP } \\
& \text { PSSW }
\end{aligned}
\] \\
\hline 0010 & 2 & \[
\begin{gathered}
\text { STAX } \\
\text { B }
\end{gathered}
\] & \[
\left\lvert\, \begin{gathered}
\text { STAX } \\
D
\end{gathered}\right.
\] & SHLD & STA & \[
\begin{gathered}
\text { MOV } \\
\text { B, D }
\end{gathered}
\] & \[
\begin{gathered}
\text { MOV } \\
\mathrm{D}, \mathrm{D}
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{H}, \mathrm{D}
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { M. D }
\end{aligned}
\] & \[
\begin{gathered}
\text { ADD } \\
\mathrm{D}
\end{gathered}
\] & \[
\begin{gathered}
\text { SUB } \\
\mathrm{D}
\end{gathered}
\] & \[
\begin{gathered}
\text { ANA } \\
D
\end{gathered}
\] & \[
\begin{gathered}
\text { ORA } \\
D
\end{gathered}
\] & JNZ & JNC & JPO & JP \\
\hline 0011 & 3 & \[
\begin{gathered}
\text { INX } \\
B
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{INX} \\
\mathrm{D}
\end{gathered}
\] & \[
\begin{gathered}
I N X \\
H
\end{gathered}
\] & \[
\begin{array}{r}
I N X \\
S P
\end{array}
\] & \begin{tabular}{l}
MOV \\
B, E
\end{tabular} & \[
\begin{gathered}
\text { MOV } \\
\text { D, E }
\end{gathered}
\] & \[
\begin{gathered}
\text { MOV } \\
\text { H, E }
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& M, E
\end{aligned}
\] & \[
\begin{gathered}
\text { ADD } \\
E
\end{gathered}
\] & \[
\begin{gathered}
\text { SUB } \\
E
\end{gathered}
\] & ANA E & \[
\begin{gathered}
\text { ORA } \\
E
\end{gathered}
\] & JMP & & XTHL & DI \\
\hline 0100 & 4 & \[
\begin{gathered}
\text { INR } \\
B
\end{gathered}
\] & \[
\begin{gathered}
\text { INR } \\
\mathrm{D}
\end{gathered}
\] & \[
\begin{gathered}
\text { INR } \\
H
\end{gathered}
\] & \[
\begin{gathered}
\text { INR } \\
M
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{B}, \mathrm{H}
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { D. H }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{H}, \mathrm{H}
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{M}, \mathrm{H}
\end{aligned}
\] & \[
\begin{gathered}
\text { ADD } \\
H
\end{gathered}
\] & \[
\begin{gathered}
\text { SUB } \\
\mathrm{H}
\end{gathered}
\] & \[
\begin{gathered}
\text { ANA } \\
H
\end{gathered}
\] & \[
\begin{gathered}
\text { ORA } \\
H
\end{gathered}
\] & ONZ & CNC & CPO & \[
\mathrm{CP}
\] \\
\hline 0101 & 5 & \[
\begin{gathered}
\text { DCR } \\
\text { B }
\end{gathered}
\] & \[
\begin{gathered}
\text { DCR } \\
\mathrm{D}
\end{gathered}
\] & \[
\begin{gathered}
\text { DCR } \\
\mathrm{H}
\end{gathered}
\] & \[
\begin{gathered}
\text { DCR } \\
M
\end{gathered}
\] & MOV B, L & \[
\begin{gathered}
\text { MOV } \\
\text { D, L }
\end{gathered}
\] & MOV
\[
\mathrm{H}, \mathrm{~L}
\] & \begin{tabular}{l}
MOV \\
M, L
\end{tabular} & \[
\begin{gathered}
A D D \\
L
\end{gathered}
\] & \[
\begin{gathered}
\text { SUB } \\
L
\end{gathered}
\] & ANA L & \[
\begin{gathered}
\text { ORA } \\
\mathrm{L}
\end{gathered}
\] & \[
\begin{gathered}
\text { PUSH } \\
B
\end{gathered}
\] & \[
\begin{gathered}
\text { PUSH } \\
D
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{PUSH} \\
\mathrm{H}
\end{gathered}
\] & \[
\begin{aligned}
& \text { PUSH } \\
& \text { PSW }
\end{aligned}
\] \\
\hline 0110 & 6 &  &  &  &  & MOV & \[
\begin{gathered}
\text { MOV } \\
\mathrm{D}, \mathrm{M}
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { H, M }
\end{aligned}
\] & HLT & \[
\begin{gathered}
\text { ADD } \\
M
\end{gathered}
\] & \[
\begin{gathered}
\text { SUB } \\
\text { M }
\end{gathered}
\] & \[
\begin{gathered}
\text { ANA } \\
\mathrm{M}
\end{gathered}
\] & \[
\begin{gathered}
\text { ORA } \\
M
\end{gathered}
\] &  & &  & \\
\hline 0111 & 7 & RLC & RAL & DAA & STC & MOV B, A & \[
\begin{aligned}
& \text { MOV } \\
& \text { D, A }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{H}, \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& M, A
\end{aligned}
\] & \[
\begin{gathered}
\text { ADD } \\
\mathrm{A}
\end{gathered}
\] & \[
\begin{gathered}
\text { SUB } \\
A
\end{gathered}
\] & \[
\begin{gathered}
\text { ANA } \\
\text { A }
\end{gathered}
\] & \[
\begin{gathered}
\text { ORA } \\
A
\end{gathered}
\] & \[
\begin{gathered}
\text { RST } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { RST } \\
2
\end{gathered}
\] & \[
\begin{gathered}
\text { RST } \\
\mathbf{4}
\end{gathered}
\] & \[
\begin{gathered}
\text { RST } \\
6
\end{gathered}
\] \\
\hline 1000 & 8 & ( - ) & ( - ) & ( - ) & (-) & \[
\begin{gathered}
\text { MOV } \\
C, B
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { E, B }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { L. B }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, B }
\end{aligned}
\] & \[
\begin{gathered}
A D C \\
B
\end{gathered}
\] & \[
\begin{gathered}
\text { SBB } \\
B
\end{gathered}
\] & \[
\begin{gathered}
\text { XRA } \\
B
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP } \\
\text { B }
\end{gathered}
\] & RZ & RC & RPE & RM \\
\hline 1001 & 9 & \[
\begin{gathered}
\text { DAD } \\
B
\end{gathered}
\] & \[
\begin{gathered}
\text { DAD } \\
D
\end{gathered}
\] & \[
\begin{gathered}
\text { DAD } \\
H
\end{gathered}
\] & \[
\begin{gathered}
\text { DAD } \\
S P
\end{gathered}
\] & \[
\begin{gathered}
\text { MOV } \\
\mathrm{C}, \mathrm{C}
\end{gathered}
\] & \begin{tabular}{l}
MOV \\
E, C
\end{tabular} & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{L}, \mathrm{C}
\end{aligned}
\] & MOV
\[
A, C
\] & \[
\begin{gathered}
A D C \\
C
\end{gathered}
\] & \[
\begin{gathered}
\text { SBB } \\
\mathrm{c}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{XRA} \\
\mathrm{C}
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP } \\
\mathrm{C}
\end{gathered}
\] & RET & ( - ) & PCHL & SPHL \\
\hline 1010 & A & \[
\left\lvert\, \begin{gathered}
\text { LDAX } \\
B
\end{gathered}\right.
\] & \[
\begin{gathered}
\text { LDAX } \\
D
\end{gathered}
\] & LHLD & \[
10 A
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { C, D }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { E. D }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { L, D }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{A}, \mathrm{D}
\end{aligned}
\] & \[
\begin{gathered}
\text { ADC } \\
D
\end{gathered}
\] & \[
\begin{gathered}
\text { SBB } \\
\mathrm{D}
\end{gathered}
\] & \[
\begin{gathered}
\text { XRA } \\
D
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP } \\
\mathrm{D}
\end{gathered}
\] & JZ & J & JPE & JM \\
\hline 1011 & B & \[
\begin{gathered}
\text { DCX } \\
\text { B }
\end{gathered}
\] & \[
\begin{gathered}
\text { DCX } \\
\text { D }
\end{gathered}
\] & \[
\begin{gathered}
\text { DCX } \\
H
\end{gathered}
\] & \[
\begin{gathered}
\text { DCX } \\
\text { SP }
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { C, E }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { E, E }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { L, E }
\end{aligned}
\] & \[
\begin{gathered}
\text { MOV } \\
\text { A, E }
\end{gathered}
\] & \[
\begin{gathered}
A D C \\
E
\end{gathered}
\] & \[
\begin{gathered}
\text { SBB } \\
E
\end{gathered}
\] & \[
\begin{gathered}
\text { XRA } \\
E
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP } \\
E
\end{gathered}
\] & \[
(-)
\] &  & XCHG & El \\
\hline 1100 & C & \[
\begin{gathered}
\text { INR } \\
\mathrm{C}
\end{gathered}
\] & \[
\begin{gathered}
\text { INR } \\
E
\end{gathered}
\] & \[
\begin{gathered}
\text { INR } \\
L
\end{gathered}
\] & \[
\begin{gathered}
\text { INR } \\
A
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{C}, \mathrm{H}
\end{aligned}
\] & \begin{tabular}{l}
MOV \\
E, H
\end{tabular} & \begin{tabular}{l}
MOV \\
L. H
\end{tabular} & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{A}, \mathrm{H}
\end{aligned}
\] & \[
\begin{gathered}
A D C \\
H
\end{gathered}
\] & \[
\begin{gathered}
\text { SBB } \\
H
\end{gathered}
\] & \[
\begin{gathered}
\text { XRA } \\
H
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP } \\
\mathrm{H}
\end{gathered}
\] & \[
\mathrm{cz}
\] & 00 & OPE & CM \\
\hline 1101 & D & \[
\begin{gathered}
\text { DCR } \\
\text { C }
\end{gathered}
\] & \[
\begin{gathered}
\text { DCR } \\
E
\end{gathered}
\] & \[
\begin{gathered}
\text { DCR } \\
\mathrm{L}
\end{gathered}
\] & \[
\begin{gathered}
\text { DCR } \\
\text { A }
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { C. L }
\end{aligned}
\] & \[
\begin{gathered}
\text { MOV } \\
\text { E. L }
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { L, L }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, L }
\end{aligned}
\] & \[
\begin{gathered}
\text { ADC } \\
\mathrm{L}
\end{gathered}
\] & \[
\begin{gathered}
\text { SBB } \\
\mathrm{L}
\end{gathered}
\] & \[
\begin{gathered}
\text { XRA } \\
L
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP } \\
\mathrm{L}
\end{gathered}
\] & CALL & \[
(-)
\] & \[
(-)
\] & \[
(-)
\] \\
\hline 1110 & E &  &  &  &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { C. M }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{E}, \mathrm{M}
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { L, M }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, M }
\end{aligned}
\] & \[
\begin{gathered}
A D C \\
M
\end{gathered}
\] & \[
\begin{gathered}
\text { SBB } \\
M
\end{gathered}
\] & \[
\begin{gathered}
\text { XRA } \\
M
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP } \\
M
\end{gathered}
\] & &  & &  \\
\hline 1111 & F & RRC & RAR & CMA & CMC & \[
\begin{aligned}
& \text { MOV } \\
& \text { C. A }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& E, A
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { L, A }
\end{aligned}
\] & \begin{tabular}{l}
MOV \\
A, A
\end{tabular} & \[
\begin{gathered}
\mathrm{ADC} \\
\mathrm{~A}
\end{gathered}
\] & \[
\begin{gathered}
\text { SBB } \\
\text { A }
\end{gathered}
\] & \[
\begin{gathered}
\text { XRA } \\
\text { A }
\end{gathered}
\] & \[
\begin{gathered}
\text { CMP } \\
\mathrm{A}
\end{gathered}
\] & \[
\begin{gathered}
\text { RST } \\
4
\end{gathered}
\] & \[
\begin{gathered}
\text { RST } \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { RST } \\
5
\end{gathered}
\] & \[
\begin{gathered}
\text { RST } \\
7
\end{gathered}
\] \\
\hline
\end{tabular}

This list shows the machine codes and corresponding machine instruction. \(\mathrm{D}_{3} \sim \mathrm{D}_{0}\) indicate the low-order 4 bits of the machine code and \(D_{7} \sim D_{4}\) indicate the high-order 4 bits. Hexadecimal numbers are also used to indicate
this code. The instruction may consists of one, two, or three bytes, but only the first byte is listed.

F
(5) indicates a two-byte instruction.

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {cc }}\) & Supply voltage . & \multirow[b]{2}{*}{With respect to \(V_{\text {Ss }}\)} & \(-0.3-7\) & V \\
\hline \(V_{1}\) & Input voltage & & -0.3-7 & V \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1.5 & W \\
\hline Topr & Operating free-air temperature range & & 0~70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-65 \sim 150\) & \({ }^{\circ}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\tau \mathrm{a}=0 \sim 70^{\circ} \mathrm{C}\) unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symboi} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{\text {cc }}\) & Supply voltage & 4.75 & 5 & 5.25 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & 2.0 & & \(\mathrm{Vcc}^{+}+0.5\) & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & -0.5 & & 0.8 & \(\checkmark\) \\
\hline \(\mathrm{V}_{\text {IH }}(\overline{\text { RESIN }})\) & High-level reset input voltage & 2.4 & & \(\mathrm{V}_{\mathrm{cc}}+0.5\) & \(V\) \\
\hline \(V_{\text {ILI }}(\overline{\text { RESIN }})\) & Low-level reset input voltage & \(-0.5\) & & 0.8 & \(\checkmark\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{Ss}}=0 \mathrm{~V}\right.\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VOL & Low-level output voltage & \(\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}\) & & & 0.45 & V \\
\hline \(\mathrm{VOH}^{\text {O }}\) & High-level output voltage & \(\mathrm{IOH}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline 1 CC & Supply current from \(V_{\text {cc }}\) & & & & 170 & mA \\
\hline 11 & Input leak current. except \(\overline{\text { RESIN }}\) (Note 1) & \(V_{1}=V_{c c}\) & \(-10\) & & 10 & \(\mu \mathrm{A}\) \\
\hline Iozl & Output floating leak current & \(0.45 \mathrm{~V} \leqq \mathrm{~V}_{\mathrm{O}} \leqq \mathrm{V}_{\mathrm{CC}}\) & \(-10\) & & 10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{1 \mathrm{H}}-\mathrm{V}_{\text {IL }}\) & Hysterisis, \(\overline{\text { RESIN }}\) input & & 0.25 & & & V \\
\hline
\end{tabular}

Note 1: The input \(\overline{\operatorname{RESET}} \mathrm{IN}\) is pulled up to \(V_{C C}\) with the resistor \(3 \mathrm{k} \Omega\) (typ) when \(\mathrm{V}_{1} \geqq \mathrm{~V}_{\mathrm{IH}}(\overline{\operatorname{RESIN}})\)

TIMING REQUIREMENTS ( \(\mathrm{Ta}=0 \sim 70{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multirow{3}{*}{Parameter} & \multirow{3}{*}{Alternative symbol} & \multicolumn{3}{|r|}{M5L 8085AP, S} & \multirow{3}{*}{Unit} \\
\hline & & & \multicolumn{3}{|c|}{Limits} & \\
\hline & & & Min & Typ & Max & \\
\hline tc(clk) & Clock cycle time & Teyc & 320 & & 2000 & ns \\
\hline tsu( DA - AD) & DA input setup time & \(-t_{A D}\) & \(-575\) & & & ns \\
\hline \(\mathrm{tsu}_{\text {( }}(\mathrm{DA}-\overline{\mathrm{R}}\) ) & DA input setup time & -tra & \(-300\) & & & ns \\
\hline th ( \(D A-\overline{R D}\) ) & DA input hold time & trin & 0 & & & ns \\
\hline tsu(RDY-AD) & READY input setup time & -tary & -220 & & & ns \\
\hline tSU(RDY - CLK) & READY input setup time & -trys & & & \(-110\) & ns \\
\hline th (RDY-CLK) & READY input hold time & trym & 0 & & & ns \\
\hline tsu(DA-ALE) & DA input setup time & - \(\mathrm{t}_{\text {LDR }}\) & -460 & & & ns \\
\hline tsu(HLD-CLK) & HOLD input setup time & thos & 170 & & & ns \\
\hline th(HLD-CLK) & HOLD input hold time & \(\mathrm{t}_{\mathrm{HDH}}\) & 0 & & & ns \\
\hline tSU(INT - CLK \()\) & Interrupt setup time & tins & 160 & & & ns \\
\hline th (INT-CLK) & Interrupt hold time & tinh & 0 & & & ns \\
\hline \({ }^{\text {t }}\) SU(RDY-ALE) & READY input setup time & \(-t_{\text {LRY }}\) & --110 & & & ns \\
\hline
\end{tabular}

Note 2: The input voltage level of the input voltage level is \(\mathrm{V}_{1 \mathrm{~L}}=0.45 \mathrm{~V}\) and \(\mathrm{V}_{1 \mathrm{H}}=2.4 \mathrm{~V}\)

SWITCHING CHARACTERISTICS \(\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multicolumn{2}{|l|}{\multirow{2}{*}{Parameter}} & \multirow[t]{2}{*}{Alternative symbol} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{} \\
\hline & & & & Min & Typ & Max & \\
\hline \(\mathrm{t}_{\mathrm{W}}(\overline{C L K})\) & \multicolumn{2}{|l|}{CLK output low-level pulse width} & t 1 & 80 & & & ns \\
\hline tw(CLK) & \multicolumn{2}{|l|}{CLK output high-level pulse width} & t2 & 120 & & & ns \\
\hline tr (CLK) & \multicolumn{2}{|l|}{CLK output rise time} & tr & & & 30 & ns \\
\hline ft(CLK) & \multicolumn{2}{|l|}{CLK output fall time} & \(t_{f}\) & & & 30 & ns \\
\hline td( \(\times 1-\mathrm{CLK}\) ) & \multicolumn{2}{|l|}{Delay time, \(X_{1}\) to CLK} & t XKR & 30 & & 120 & ns \\
\hline td ( \(\left.\mathrm{X}_{1}-\overline{\mathrm{C}} \mathrm{L} \mathrm{K}\right)\) & \multicolumn{2}{|l|}{Delay time, \(\mathrm{X}_{1}\) to \(\overline{\mathrm{CLK}}\)} & t XKF & 30 & & 150 & ns \\
\hline \multirow[b]{2}{*}{\(\mathrm{td}_{\mathrm{d}}(A D-A L E)\)} & \multirow[b]{2}{*}{Delay time. address output to ALE signal} & \(A D_{0} \sim A D_{7}\) & \multirow[b]{2}{*}{tal} & 90 & & & \multirow[b]{2}{*}{ns} \\
\hline & & \(A_{8}-A_{i 5}\) & & 115 & & & \\
\hline Ld (ALE-AD) & \multicolumn{2}{|l|}{Delay time. ALE signal to address output} & tLA & 100 & & & ns \\
\hline tw(ALE) & \multicolumn{2}{|l|}{ALE pulse width} & tLL & 140 & & & ns \\
\hline td (ALE-CLK) & \multicolumn{2}{|l|}{Delay time, ALE to CLK} & tlek & 100 & & & ns \\
\hline tod (ALE-CONT) & \multicolumn{2}{|l|}{Delay time, ALE to control signal} & tLC & 130 & & & ns \\
\hline tDxz ( \(\overline{\mathrm{RD}}-\mathrm{AD}\) ) & \multicolumn{2}{|l|}{Address disable time from read} & tAFR & & & 0 & ns \\
\hline \(\operatorname{tozx}(\overline{\mathrm{RD}}-\mathrm{AD})\) & \multicolumn{2}{|l|}{Address enable time from read} & traE & 150 & & & ns \\
\hline Lt ( \(\overline{\mathrm{CONT}}-A D)\) & \multicolumn{2}{|l|}{ADdress valid time after control signal} & tca & 120 & & & ns \\
\hline \(t_{\text {d }}(\mathrm{DA}-\overline{\mathrm{WR}})\) & \multicolumn{2}{|l|}{Delay time. data output to \(\overline{W R}\) signal} & tow & 420 & & & ns \\
\hline \(t_{d}(\overline{W R}-D A)\) & \multicolumn{2}{|l|}{Delay time, \(\overline{W R}\) signal to data output} & two & 100 & & & ns \\
\hline tw( \(\overline{\mathrm{CONT}})\) & \multicolumn{2}{|l|}{Control signal pulse width} & tcc & 400 & & & ns \\
\hline Id (CONT-ALE) & \multicolumn{2}{|l|}{Delay time. CLK to ALE signal} & tcl & 50 & & & ns \\
\hline td (CLK-HLDA) & \multicolumn{2}{|l|}{Delay time. CLK to HLLDA signal} & \(t_{\text {HACK }}\) & 110 & & & ns \\
\hline toxz(HLDA-BUS) & \multicolumn{2}{|l|}{Bus disable time from HLDA} & thabF & & & 210 & ns \\
\hline tozx(HLDA-BUS) & \multicolumn{2}{|l|}{Control signal disable time} & tHABE & & & 210 & ns \\
\hline \(\left.\mathrm{td}^{(\overline{\mathrm{CONT}}-\mathrm{CONT}}\right)\) & \multicolumn{2}{|l|}{Control signal disable time} & trv & 400 & & & ns \\
\hline td (AD-CONT) & Delay time, address output to control signal & \[
\frac{A D_{0} \sim A D_{7}}{A_{8} \sim A_{15}}
\] & tac & 240 & & & ns \\
\hline td (ALE-DA) & \multicolumn{2}{|l|}{Delay time, ALE to data output} & t LDW & & & 200 & ns \\
\hline td (WRHL-DA) & \multicolumn{2}{|l|}{Delay time, \(\overline{W R}\) signal to data output} & t WDL & & & 40 & ns \\
\hline
\end{tabular}

Note 3 at \(A_{8} \sim A_{15}\), and \(1 O / \bar{M} t_{d}(A D-C O N T)\) after the release of the high-impedance state is 100 ns
4 Conditions of measurement : M5L. 8085AP, S \(\quad t_{C(C L K)} \geqq 320 \mathrm{~ns}, C_{L}=150 \mathrm{pF}\)
M5L 8085AP-20, S-20 tc(CLK) \(\geqq 500 \mathrm{~ns}, \quad \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}\)
5 Reference evel for the input/output voltage is \(\mathrm{VOL}_{\mathrm{O}}=0.8 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=2 \mathrm{~V}\).
6 tw(cLk). tw(clk) are \(100 \mathrm{~ns}(\mathrm{Min})\), \(150 \mathrm{~ns}(\mathrm{Min})\) respectively when \(50 \mathrm{pF}+1 \mathrm{TTL}\) loaded
Parameters described in the timing requirements and ance with the relational expression shown in Table 1 switching characteristics take relevant values in accord- when the frequency is varied.

Table 1 Relational expression with the frequency \(T\) ( \(\left.\mathbf{t}_{\mathbf{C}(\mathrm{CLK})}\right)\) in the M5L8085A
TIMMING REQUIREMENTS \(\left(\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{vc}=5 \mathrm{~V} \pm 5 \%, \mathrm{Vss}=0 \mathrm{~V}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Alternative symbol & Test conditions & Relational expression (Note 6) & Limit \\
\hline \(t_{\text {su ( }}^{\text {da-AD }}\) ) & DA input setup time & \(-t_{A D}\) & & \(225-(5 / 2+N) T\) & Min \\
\hline \(t_{\text {su }}(\mathrm{DA}-\overline{\mathrm{RD}})\) & DA input setup time & \(-t_{\text {RD }}\) & & \(180-(3 / 2+N) T\) & Min \\
\hline tsu(RDY-AD) & READY input setup time & \(-t_{\text {ARY }}\) & & \(260-(3 / 2) T\) & Min \\
\hline \(\mathrm{t}_{\text {Su( }}\) (DA-ALE) & DA input setup time & \(-t_{\text {LDR }}\) & & 180-2T & Min \\
\hline
\end{tabular}

Note7. N indicates the total number of wait cycles
\(\mathrm{T}=\mathrm{tc}(\mathrm{CLK})\)

\section*{8-BIT PARALLEL MICROPROCESSOR}

SWITCHING CHARACTERISTICS \(\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%\right.\), \(\mathrm{Vss}=0 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Symbol & \multicolumn{2}{|l|}{Parameter} & Alternative symbol & Test conditions & Relational expression (Note 6) & Limit \\
\hline tw (CLK) & \multicolumn{2}{|l|}{CLK output low-level pulse width} & \(\mathrm{t}_{1}\) & \multirow{20}{*}{\(C_{L}=150 \mathrm{pF}\)} & (1/2) T-80 & Min \\
\hline tw(CLK) & \multicolumn{2}{|l|}{CLK output high-level pulse width} & t2 & & \((1 / 2) T-40\) & Min \\
\hline \multirow[b]{2}{*}{\(\mathrm{td}_{\text {( }}(\mathrm{AD}-\mathrm{ALE})\)} & \multirow[b]{2}{*}{Delay time, address output to ALE signal} & & \multirow[b]{2}{*}{\(t_{\text {AL }}\)} & & (1/2) T-70 & \multirow[b]{2}{*}{Min} \\
\hline & & \(A_{8} \sim A_{15}\) & & & (1/2) T-45 & \\
\hline td (ALE-AD) & \multicolumn{2}{|l|}{Delay time. ALE signal to address output} & tla & & \((1 / 2) T-60\) & Min \\
\hline tw (ALE) & \multicolumn{2}{|l|}{ALE pulse width} & t LL & & ( \(1 / 2) T-20\) & Min \\
\hline td (ALE-CLK) & \multicolumn{2}{|l|}{Delay time. ALE to CLK} & tLCK & & \((1 / 2) T-60\) & Min \\
\hline \(\mathrm{t}_{\mathrm{d}}\) (ALE-CONT) & \multicolumn{2}{|l|}{Delay time. ALE to control signal} & tLC & & \((1 / 2) T-30\) & Min \\
\hline  & \multicolumn{2}{|l|}{Address enable time from read} & trae & & \((1 / 2) T-10\) & Min \\
\hline \(\mathrm{td}_{\text {( }}(\overline{\mathrm{CONT}}-\mathrm{AD})\) & \multicolumn{2}{|l|}{Address valid time after control signal} & tca & & \((1 / 2) T-40\) & Min \\
\hline \(t_{d}(\mathrm{DA}-\overline{\mathrm{WR}})\) & \multicolumn{2}{|l|}{Delay time, data output to \(\overline{\mathrm{WR}}\) signal} & tow & & \((3 / 2+N) T-60\) & Min \\
\hline \(\mathrm{t}_{\mathrm{d}}(\overline{\mathrm{Wr}}\) - DA\()\) & \multicolumn{2}{|l|}{Delay time. \(\overline{\text { Wr }}\) signal to data output} & two & & \((1 / 2) T-60\) & Min \\
\hline tw( \(\overline{\text { CONT }}\) ) & \multicolumn{2}{|l|}{Control signal pulse width} & toc & & \((3 / 2+N) T-80\) & Min \\
\hline \(\mathrm{td}_{\text {d }}\) CONT - ALE) & \multicolumn{2}{|l|}{Delay tirne. CONT to ALE signal} & tcl & & \((1 / 2) T-110\) & Min \\
\hline td (CLK-HLDA) & \multicolumn{2}{|l|}{Delay time. CLK to HLDA signal} & thack & & \((1 / 2) T-50\) & Min \\
\hline toxz(HLDA-BUS) & \multicolumn{2}{|l|}{Bus disable time from HLDA} & thabf & & \((1 / 2) T+50\) & Max \\
\hline \(\mathrm{t}_{\text {DZX }}\) (HLDA-BUS) & \multicolumn{2}{|l|}{Bus enable time from HLDA} & thabe & & \((1 / 2) T+50\) & Max \\
\hline \(\mathrm{td}^{\text {( } \overline{\text { CONT }} \text {-CONT }}\) ) & \multicolumn{2}{|l|}{Control signal disable time} & trv & & \((3 / 2) T-80\) & Min \\
\hline \multirow[b]{2}{*}{\[
t_{d}(A D-\overline{C O N T})
\]} & \multirow[t]{2}{*}{Delay time. address output to control signal} & \(A D_{0} \sim A D_{7}\) & \multirow[b]{2}{*}{\(t_{\text {AC }}\)} & & T-80 & \multirow[b]{2}{*}{Min} \\
\hline & & \(A_{8} \sim A_{15}\) & & & T-50 & \\
\hline
\end{tabular}

TIMING DIAGRAM
Read Cycle


Write Cycle


\section*{Hold Cycle}


Interrupt and Hold Cycle


\section*{Clock Output Timing Waveform}


\section*{TRAP INTERRUPT AND RIM INSTRUCTIONS}

TRAP generates interrupts regardless of the interrupt enable filp-flop (INTE FF). The current state of the INTE FF is stored in flip flop A (AFF) of the CPU and then the INTE FF is reset. The first RIM instruction after the generation of a TRAP interrupt differs in function from the ordinary RIM instruction. That is, the bit 3 (INTE FF information) in the accumulator \(((\mathrm{A}) 3\) ) after the execution of the RIM instruction contains the contents of the A FF, regardless of the state of the INTE FF at the time the RIM instruction is executed. These details are shown in Fig.2, Tables 1 and 2.

Fig. 2 TRAP interrupt processing


Below are the explanations of Fig. 2.
1. The TRAP interrupt request is issued while the instruction in address a is being executed.
2. The TRAP interrupt causes the same action as an RST instruction and then jumps to address 2416.
3. It returns to address \(a+1\) after executing the RET instruction.
Table 1 shows the information in the INTE FF when the instructions El and/or DI are executed at addresses \(a-1\) and \(a+2\).

Fig. 3 is a flow chart of the TRAP interrupt processing routine.

Table 2 TRAP interrupt and RIM instructions
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline Condition Number & 1 & 2 & 3 & 4 & 5 & 6 \\
\hline Instruction in address a-1 & EI & EI & EI & DI & DI & DI \\
\hline Instruction in address a+2 & EI & NOP & DI & EI & NOP & DI \\
\hline \begin{tabular}{l} 
Contents of (A)3 after the execu- \\
tion of the RIM instruction in \\
address a +3
\end{tabular} & 1 & 1 & 1 & 0 & 0 & 0 \\
\hline \begin{tabular}{l} 
State of INTE FF after the execution \\
of the RIM instruction in address \\
a+3
\end{tabular} & 1 & 0 & 0 & 1 & 0 & 0 \\
\hline \begin{tabular}{l} 
Contents of (A)3 after the execu- \\
tion of the RIM instruction in \\
address a 4
\end{tabular} & 1 & 0 & 0 & 1 & 0 & 0 \\
\hline \begin{tabular}{l} 
State of INTE FF after the execution \\
of the RIM instruction in address \\
a+4
\end{tabular} & 1 & 0 & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

Note 3: The contents of \((\mathrm{A})_{3}\) after the excution of the RIM instruction is an information of the INTE FF The INTE FF assumes state " 1 " when it is in the El state. and "O" when it is in the DI state.
Table 3 TRAP interrupt and INTE FF processing


Fig. 3 TRAP interrupt processing routine
TRAP
INTERRUPT
REQUEST \(\rightarrow\) ander

\section*{PULL-UP OF THE RESET IN INPUT}

In order to increase the noise margin, the \(\overline{\text { RESET }}\) iN input terminal is pulled up by about \(3 \mathrm{k} \Omega\) (typ) when the condition \(V_{1} \geqq V_{\mid H(\overline{R E S I N})}\) is satisfied. Fig. 4 is a connection diagram of the \(\overline{\operatorname{RESET}}\) IN input, and Fig. 5 shows the relation between input voltage and input current.

Fig. 4 Connections of \(\overline{\text { RESET IN }}\) input


Fig. \(5 \overline{\text { RESET IN input current vs input voltage }}\)


\section*{DRIVING CIRCUIT OF \(X_{1}\) AND \(X_{2}\) INPUTS}

Input terminals, \(X_{1}\) and \(X_{2}\) of the M5L8085A can be driven by either a crystal, RC network, or external clock. Since the drive clock frequency is divided to \(1 / 2\) internally, the input frequency required is twice the actual execution frequency \((6 \mathrm{MHz}\) for the M5L 8085A, which is operated at 3 MHz ). Figs. 6 and 7 are typical connection diagrams for a crystal and CR circuit respectively.

Fig. 6 Connections when crystal is used for \(X_{1}\) and \(X_{2}\) inputs


OSCILLATION FREQUENCY: A \(1-6 \mathrm{MHz}\) PARALLEL RESONANT CRYSTAL OSCILLATOR IS USED.

Fig. 7 Connections when RC network is used for \(X_{1}\) and \(X_{2}\) inputs


\section*{Conditions for Using a Quartz Crystal Element}
1. Quartz Crystal Specifications
- Parallel resonance
- The frequency is 2 times the operation frequency (2~ 6.25 MHz )
- Internal load capacitance: Approx. 16pF
- Parallel capacitance: Below 7pF
- Equivalent resistance: Below \(75 \Omega\) (for operation above 4 MHz )
- For operation in the range \(2 \sim 4 \mathrm{MHz}\), the resistance should be made as small as possible.
- Drive capability: Above 5 mW (the power at which the crystal will be destoryed)
2. External Circuitry

- For operation above 4 MHz :
\[
C_{1}=C_{2}=10 \mathrm{pF}
\]
- For operation below 4 MHz :
\[
C_{1}=C_{2}=15 \mathrm{pF}
\]

\section*{WAIT STATE GENERATOR}

Fig. 8 shows a typical 1-wait state generator for low speed RAM and ROM applications.
Fig. 8 1-wait state generator


RELATION OF RIM AND SIM INSTRUCTIONS WITH THE ACCUMULATOR (SUPPLEMENTARY DESCRIPTION).
The contents of the accumulator after the execution of a RIM instruction is shown in Table 4.
Table 4 Relation of the instruction RIM with the accumulator


The contents of the accumulator after the execution of a SIM instruction is shown in Table 5.
Table 5 Relation of the SIM instruction with the accumulator
\begin{tabular}{|c|c|}
\hline \begin{tabular}{|c|}
\hline 7 \\
\hline 1 \\
\hline SOD \\
\hline
\end{tabular} &  \\
\hline  &  \\
\hline
\end{tabular}

\section*{8-BIT INPUT/OUTPUT PORT WITH 3-STATE OUTPUT}

\section*{DESCRIPTION}

The M5L 8212P is an input/output port consisting of an 8 -bit latch with 3 -state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to a microprocessor. It is fabricated using bipolar Schottky TTL technology.

\section*{FEATURES}
- Parallel 8-bit data register and buffer
- Service request flip-flop for interrupt generation
- Three-state outputs
- Low input load current: \(I_{I L}=\) absolute \(-250 \mu \mathrm{~A}(\max )\)
- High output sink current: IOL \(=16 \mathrm{~mA}\) (max)
- High-level output voltage for direct interface to a M5L 8080AP, S CPU: \(\mathrm{V}_{\mathrm{OH}}=3.65 \mathrm{~V}(\mathrm{~min})\)
- Interchangeable with Intel's 8212 in terms of electrical characteristics and pin configuration

\section*{APPLICATIONS}
- Input/output port for a M5L8080AP, S
- Latches, gate buffers or multiplexers
- Peripheral and input/output functions for microcomputer systems

\section*{FUNCTION}

Device select \(1\left(\overline{\mathrm{DS}_{1}}\right)\) and device select \(2\left(\mathrm{DS}_{2}\right)\) are used for chip selection when the mode input MD is low. When \(\overline{\mathrm{DS}_{1}}\) is low and \(\mathrm{DS}_{2}\) is high, the data in the latches is transferred to the data outputs \(\mathrm{DO}_{1} \sim \mathrm{DO}_{8}\); and the service

request flip-flop SR is set. Also, the strobed input STB is active, the data inputs \(D I_{1} \sim D I_{8}\) are latched in the data latches, and the service request flip-flop SR is reset.

When MD is high, the data in the data latches is transferred to the data outputs. When \(\overline{\mathrm{DS}_{1}}\) is low and \(\mathrm{DS}_{2}\) is high, the data inputs are latched in the data latches. The low-level clear input \(\overline{C L R}\) resets the data latches and sets the service request flip-flop SR, but the state of the output buffers is not changed.


ABSOLUTE MAXIMUM RATINGS ( \(\mathrm{T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\) unless otherwise noted)
\begin{tabular}{|l|l|l|c|c|}
\hline Symbol & \multicolumn{1}{|c|}{ Parameter } & Conditions & Limits & Unit \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & & 7.0 & V \\
\hline \(\mathrm{~V}_{1}\) & Input voltage. \(\overline{\mathrm{DSI}, ~ M D ~ i n p u t s ~}\) & & \(\mathrm{~V}_{\mathrm{CC}}\) & \\
\hline \(\mathrm{V}_{1}\) & Input voltage, all other inputs except \(\overline{\mathrm{DSI},}, \mathrm{MD}\) & & 5.5 & V \\
\hline \(\mathrm{~V}_{\mathrm{O}}\) & Output voltage & & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline \(\mathrm{P}_{\mathrm{d}}\) & Power dissipation & & 800 & V \\
\hline \(\mathrm{~T}_{\mathrm{opr}}\) & Operating free-air temperature range & & mW \\
\hline \(\mathrm{T}_{\mathrm{stg}}\) & Storage temperature range & & \(0-75\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}\right.\). unless otherwise noted)
\begin{tabular}{|c|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multirow{2}{*}{ Parameter } & \multicolumn{3}{|c|}{ Limits } & \multirow{2}{*}{ Unit } \\
\cline { 3 - 5 } & & Min & Nom & Max & \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.75 & 5.0 & 5.25 & V \\
\hline IOH & High-level output current & & & -1 & mA \\
\hline IOL & Low-level output current & & & 16 & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(T \mathrm{a}=0 \sim 75^{\circ} \mathrm{C}\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & & 2 & & & \(\checkmark\) \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & & & & 0.85 & V \\
\hline VIC & Input clamp voltage & \(V_{C C}=4.75 \mathrm{~V}, 11 \mathrm{C}=-5 \mathrm{~mA}\) & & & \(-1\) & V \\
\hline VOH & High-level output voltage & \[
\begin{aligned}
& V_{C C}=4.75 \mathrm{~V}, \quad V_{I H}=2 \mathrm{~V}, \\
& V_{I L}=0.85 \mathrm{~V}, \quad 1 \mathrm{OH}=-1 \mathrm{~mA}
\end{aligned}
\] & 3.65 & & & V \\
\hline VOL & Low-level output voltage & \[
\begin{aligned}
& V_{C C}=4.75 \mathrm{~V}, \quad V_{I H}=2 \mathrm{~V}, \\
& V_{I L}=0.85 \mathrm{~V}, \quad 1 O L=16 \mathrm{~mA}
\end{aligned}
\] & & & 0.5 & V \\
\hline Ioz & Three-state output current & \[
\begin{aligned}
& V_{C C}=5.25 \mathrm{~V}, \quad V_{I H}=2 \mathrm{~V} \\
& V_{I L}=0.85 \mathrm{~V}, \quad V_{C}=5.25 \mathrm{~V}
\end{aligned}
\] & & & 20 & \(\mu \mathrm{A}\) \\
\hline loz & Three-state output current & \[
\begin{aligned}
& V_{\mathrm{CC}}=5.25 \mathrm{~V}, \quad V_{\mathrm{IH}}=2 \mathrm{~V} \\
& V_{\mathrm{IL}}=0.85 \mathrm{~V}, \\
& V_{\mathrm{O}}=0.5 \mathrm{~V}
\end{aligned}
\] & & & \(-20\) & \(\mu \mathrm{A}\) \\
\hline IIH & High-level input current. STB, DS2, \(\overline{C L R}\), Dl 1 - DI 8 inputs & \(V_{C C}=5.25 \vee, V_{I}=5.25 V\) & & & 10 & \(\mu \mathrm{A}\) \\
\hline IIH & High-level input current. MD input & \(V_{c c}=5.25 \mathrm{~V}, V_{1}=5.25 \mathrm{~V}\) & & & 30 & \(\mu \mathrm{A}\) \\
\hline ItH & High-level input current, \(\overline{\mathrm{DS} 1}\) input & \(\mathrm{V}_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{1}=5.25 \mathrm{~V}\) & & & 40 & \(\mu \mathrm{A}\) \\
\hline IIL & Low-level input current, STB, DS 2, \(\overline{\mathrm{CLR}}\), DI 1 - DI 8 inputs & \(V_{C C}=5.25 \mathrm{~V}, V_{1}=0.5 \mathrm{~V}\) & & & \(-0.25\) & mA \\
\hline IIL & Low-level input current. MD input & \(V_{C C}=5.25 \mathrm{~V}, V_{1}=0.5 \mathrm{~V}\) & & & \(-0.75\) & mA \\
\hline IIL & Low-level input current. \(\overline{\text { DS1 }}\) input & \(\mathrm{V}_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{1}=0.5 \mathrm{~V}\) & & & -1 & mA \\
\hline los & Short-circuit output current (Note 3) & \(\mathrm{V}_{C C}=5.25 \mathrm{~V}\) & \(-20\) & & \(-65\) & mA \\
\hline Icc & Supply current from V CC & \(\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}\) & & & 130 & mA \\
\hline
\end{tabular}

Note 1 : All voltages are with respect to GND terminal. Reference voltage ( pin 12 ) is considered as OV and all maximum and minimum values are defined in absolute values.
2 : Current flowing into an IC is positive; out is negative. The maximum and minimum values are defined in absolute values.
3 : All measurements should be done quickly, and two outputs should not be measured at the same time.

TIMING REQUIREMENTS \(\left(T a=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\right.\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Typ & Max & \\
\hline tw(os2) & Input pulse width, \(\overline{\mathrm{DS1}}, \mathrm{DS} 2\) and STB & & 30 & & & ns \\
\hline tw(CLR) & input pulse width \(\overline{\mathrm{CLR}}\) & & 45 & & & ns \\
\hline \(t_{\text {su( }}\) (DA) & Data setup time with respect to \(\overline{\mathrm{DS} 1} . \mathrm{DS} 2\) and STB & & 15 & & & ns \\
\hline th( DA ) & Data hold time with respect to \(\overline{\mathrm{DS} 1}\), DS2 and STB & & 20 & & & ns \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS \(\left(T a=25^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V}\right.\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions (Note 4)} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \[
\begin{aligned}
& \operatorname{tPHL}(01-00) \\
& \mathrm{tPLH}(\mathrm{D}-\mathrm{DO})
\end{aligned}
\] & High-to-low-level and low-to-high-level output propagation time, from input DI to output DO & \multirow{3}{*}{\(C l_{L}=30 \mathrm{pF}, \mathrm{R}_{\text {L } 1}=300 \Omega, \mathrm{RL}^{2}=600 \Omega\)} & & & 35 & ns \\
\hline \[
\begin{aligned}
& \hline \text { tphL(DS2D0) } \\
& \text { tpLH(DS2-D0) } \\
& \hline
\end{aligned}
\] & High-to-low-level and low-to-high-level output propagation time, from input \(\overline{\mathrm{DS1}}\). DS2 and STB to output DO & & & & 50 & ns \\
\hline tPhL(STB \(\overline{\mathrm{NT}}\) ) & High-to-low-level outpur propagation time, from input STB to output \(\overline{\mathrm{NT}}\) & & & & 40 & ns \\
\hline \[
\begin{aligned}
& \text { tPZL(MD-DO) } \\
& t_{\text {PZH(MD-DO }}
\end{aligned}
\] & Z-to-low-level and Z-to-high-level output propagation time. from inputs MD, \(\overline{\mathrm{DS} 1}\) and DS2 to output DO & \(\mathrm{CL}=30 \mathrm{pF}, R L_{1}=1 \mathrm{k} \Omega, R\llcorner 2=1 \mathrm{k} \Omega\) & & & 70 & ns \\
\hline \[
\begin{aligned}
& \operatorname{tPHZ}(M D \cdot D 0) \\
& \text { tpLZ(MD-DO) }
\end{aligned}
\] & High-to-Z-level and low-to-Z-level output propagation time, from inputs MD. \(\overline{\mathrm{DS} 1}\) and DS2 to output DO & \(C L=5 p F, R_{L 1}=1 \mathrm{k} \Omega, R_{L 2}=1 \mathrm{k} \Omega\) & & & 45 & ns \\
\hline \(\mathrm{t}_{\text {PhL }}(\overline{C L A}-\mathrm{DO})\) & High-to-low-level output propagation time. from input \(\overline{\mathrm{CLR}}\) to output DO & \(\mathrm{CL}=30 \mathrm{pF}, \mathrm{RLS}=300 \Omega, \mathrm{RL} 2=600 \Omega\) & & & 55 & ns \\
\hline
\end{tabular}

Note 4 : Measurement circuit


TIMING DIAGRAMS Reference Level \(=1.5 \mathrm{~V}\)

\(D S_{1}, D S_{2}, M D\)


STB
\(\overline{\text { INT }}\)

\(\overline{C L R}\)

DO \(1 \sim \mathrm{DO}_{8}\)


\title{
MITSUBISHI BIPOLAR DIGITAL ICs M5L8216P, M5L8226P
}

\section*{4-BIT PARALLEL BIDIRECTIONAL BUS DRIVERS}

\section*{DESCRIPTION}

The M5L8216P and M5L8226P are 4-bit bidirectional bus drivers and suitable for the 8 -bit parallel CPU M5L 8080AP, S (8080A). They are fabricated by using bipolar Schottky TTL technology, and have high fan-out.

\section*{FEATURES}
- Parallel 8-bit data bus buffer driver
- Low input current \(\overline{\text { DIEN }}, \overline{C S}: \quad\) ILL \(=-500 \mu \mathrm{~A}(\max )\)

DI, DB:
\(\mathrm{I}_{\mathrm{IL}}=-250 \mu \mathrm{~A}(\max )\)
- High output current M5L 8216P
\begin{tabular}{ll}
\(\mathrm{DB}:\) & \(\mathrm{IOL}=55 \mathrm{~mA}(\max )\) \\
& \(\mathrm{IOH}=-10 \mathrm{~mA}(\max )\) \\
\(\mathrm{DO}:\) & \(\mathrm{IOH}=-1 \mathrm{~mA}(\max )\)
\end{tabular}

M5L 8226P
\(D B: \quad I O L=50 m A(\max )\)
\(I_{\mathrm{OH}}=-10 \mathrm{~mA}(\max )\)
DO: \(\quad \mathrm{IOH}^{=}=-1 \mathrm{~mA}(\max )\)
- Outputs can be connected with the CPU M5L 8080AP, \(\mathrm{S}: \quad \mathrm{VOH}=3.65 \mathrm{~V}(\mathrm{~min})\)
- Three-state output
- The M5L 8216P has interchangeability with Intel's 8216 in pin configuration and electrical characteristics, and the M5L8226P with Intel's 8226.

\section*{APPLICATION}

Bidirectional bus driver/receiver for various types of microcomputer systems.


When the terminal \(\overline{\mathrm{CS}}\) is high-level, all outputs are in high-impedance state, and when low-level, the direction of the bidirectional bus can be controlled by the terminal \(\overline{D I E N}\).

The terminal \(\overline{\mathrm{DIEN}}\) controls the data flow. The data flow control is performed by placing one of a pair of buffers in high-impedance state and allowing the other to transfer the data.

\section*{FUNCTION}

The M5L8216P is a noninverting and the M5L8226P is an inverting 4-bit bidirectional bus driver.

ABSOLUTE MAXIMUM RATINGS \(\left(\mathrm{T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\right.\)., unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & \multirow{4}{*}{With respect to GND} & 7 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage. \(\overline{\mathrm{CS}}\). \(\overline{\text { DIEN }}\). DI inputs & & 5.5 & \(v\) \\
\hline \(V_{1}\) & Input voltage. DB input & & \(V_{C C}\) & \(\checkmark\) \\
\hline \(\mathrm{V}_{0}\) & High-level output voltage & & \(V_{C C}\) & \(\checkmark\) \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 700 & mW \\
\hline Topr & Operating free-air temperature range & & 0-75 & \({ }^{\circ}\) \\
\hline \(\mathrm{T}_{\text {stg }}\) & Storage temperaturerange & & \(-65 \sim+150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(T_{a}=0 \sim 75^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|l|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multicolumn{2}{|c|}{ Parameter } & \multicolumn{3}{|c|}{ Limits } \\
\cline { 3 - 5 } & & \multirow{2}{*}{ Unit } \\
\hline\(V_{\text {CC }}\) & Supply voltage & Nom & Max & \\
\hline IOH & High-level output current. DO output & 4.75 & 5 & 5.25 & V \\
\hline IOH & High-level output current. DB output & & & -1 & mA \\
\hline IOL & Low-level output current. DO output & & & -10 & mA \\
\hline IOL & Low-level output current. DB output & & & .15 & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T_{a}=0 \sim 75^{\circ} \mathrm{C}\right.\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multicolumn{2}{|c|}{\multirow{2}{*}{Parameter}} & \multicolumn{2}{|c|}{\multirow{2}{*}{Conditions}} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{1+}\) & \multicolumn{2}{|l|}{High-level input voltage} & & & 2 & & & V \\
\hline VIL & \multicolumn{2}{|l|}{Low-level input voltage} & & & & & 0.95 & V \\
\hline \(V_{\text {IC }}\) & \multicolumn{2}{|l|}{Input clamp voltage} & \multicolumn{2}{|l|}{\(V_{C C}=4.75 \mathrm{~V}, \mathrm{I}_{1 \mathrm{C}}=-5 \mathrm{~mA}\)} & & & -1 & V \\
\hline VOH & \multicolumn{2}{|l|}{High-level output voltage. DO output} & \multirow{6}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IL}}=0.95 \mathrm{~V}
\end{aligned}
\]} & \(\mathrm{IOH}^{\mathrm{OH}}=-1 \mathrm{~mA}\) & 3.65 & & & V \\
\hline VOH & \multicolumn{2}{|l|}{High-level output voltage. DB output} & & \(\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}\) & 2.4 & & & V \\
\hline Voli & \multicolumn{2}{|l|}{Low-level output voltage, DO output} & & \(\mathrm{l}_{\mathrm{OL}}=15 \mathrm{~mA}\) & & & 0.5 & V \\
\hline VOL1 & \multicolumn{2}{|l|}{Low-level output voltage. DB output} & & \(\mathrm{IOL}^{2}=25 \mathrm{~mA}\) & & & 0.5 & V \\
\hline \multirow{2}{*}{Vol2} & \multirow{2}{*}{Low-level output voltage. DB output} & M5L 8216P & & \(\mathrm{IOL}=55 \mathrm{~mA}\) & & & 0.7 & V \\
\hline & & M5L 8226P & & \(1 \mathrm{LO}=50 \mathrm{~mA}\) & & & 0.7 & \(\checkmark\) \\
\hline 1 OZH & \multicolumn{2}{|l|}{Off-state output current, DO output} & \multirow{4}{*}{\(V_{C C}=5.25 \mathrm{~V}\)} & \multirow{2}{*}{\(\mathrm{V}_{\mathrm{O}}=5.25 \mathrm{~V}\)} & & & 20 & \(\mu \mathrm{A}\) \\
\hline lozh & \multicolumn{2}{|l|}{Off-state output current. DB output} & & & & & 100 & \(\mu \mathrm{A}\) \\
\hline lozl & \multicolumn{2}{|l|}{Off-state output current. DO output} & & \(V_{0}=0.5 \mathrm{~V}\) & & & -20 & \(\mu \mathrm{A}\) \\
\hline lozl & \multicolumn{2}{|l|}{Off-state output current. DB output} & & Vo 0.5 V & & & - 100 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{IIH}^{\text {H }}\) & \multicolumn{2}{|l|}{High-level input current, DIEN, \(\overline{C S}\) inputs} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=5.25 \mathrm{~V}, \quad V_{I H}=4.5 \mathrm{~V} \\
& V_{\mathrm{IL}}=0 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{I}}=5.25 \mathrm{~V}
\end{aligned}
\]}} & & & 20 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{IIH}^{\text {H }}\) & \multicolumn{2}{|l|}{High-level input current. DI. DB inputs} & & & & & 10 & \(\mu \mathrm{A}\) \\
\hline \(1 / L\) & \multicolumn{2}{|l|}{Low-level input current. \(\overline{\text { DIEN }} \overline{\mathrm{CS}}\) intputs} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=5.25 \mathrm{~V}, \quad V_{\mathrm{IH}}=4.5 \mathrm{~V} \\
& V_{\mathrm{IL}}=0 \mathrm{~V}, \quad V_{\mathrm{I}}=0.5 \mathrm{~V}
\end{aligned}
\]}} & & & \(-500\) & \(\mu \mathrm{A}\) \\
\hline \(1 / 16\) & \multicolumn{2}{|l|}{Low-level input current. DI, DB input} & & & & & -250 & \(\mu \mathrm{A}\) \\
\hline los & \multicolumn{2}{|l|}{Short-circuit output DO output (Note 2)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(V_{C C}=5.25 \mathrm{~V}, V_{0}=0 \mathrm{~V}\)}} & -15 & & -65 & mA \\
\hline los & \multicolumn{2}{|l|}{Short-circuit output, DB output (Note 2)} & & & -30 & & \(-120\) & mA \\
\hline \multirow[t]{2}{*}{Icc} & \multirow[t]{2}{*}{Supply current} & M5L 8216P & \multicolumn{2}{|l|}{\multirow{4}{*}{\(V_{C C}=5.25 \mathrm{~V}\)}} & & & 100 & mA \\
\hline & & M5L8226P & & & & & 100 & mA \\
\hline \multirow[b]{2}{*}{\({ }^{1} \mathrm{ccz}\)} & \multirow[b]{2}{*}{Supply current 2} & M5L8216P & & & & & 120 & mA \\
\hline & & M 5L 8226P & & & & & 100 & mA \\
\hline
\end{tabular}

\footnotetext{
Note 1 : Current flowing into an IC is positive, out is negative.
2 : All measurements should be done quickly, and not more than one output should be shorted at a time
}

SWITCHING CHARACTERISTICS \(\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right.\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multicolumn{2}{|l|}{\multirow{2}{*}{Parameter}} & \multirow[b]{2}{*}{Conditions (Note 3)} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \begin{tabular}{l}
\(\mathrm{t}_{\text {PHL ( }}\) (DB-DO) \\
\(\mathrm{t}_{\mathrm{PLH}}\) (DB-DO)
\end{tabular} & \multicolumn{2}{|l|}{High-to-low-and low-to-high output propagation time. from input DB to output DO} & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L} 1}=300 \Omega, \mathrm{R}_{\mathrm{L} 2}=600 \Omega\) & & & 25 & ns \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
\(t_{\text {PHL ( }} \mathrm{DIF}^{\mathrm{DE}}\) ) \\
\(t_{\text {PLH(DI-DB) }}\)
\end{tabular}} & \multirow[t]{2}{*}{High-to-low and low-to-high output propagation time. from input DI to output DB} & M5L8216P & \multirow{2}{*}{\(\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L} 1}=90 \Omega, \quad \mathrm{R}_{\mathrm{L} 2}=180 \Omega\)} & & & 30 & ns \\
\hline & & M 5L 8226P & & & & 25 & ns \\
\hline \(\left.\mathrm{t}_{\text {PHZ }} \overline{\mathrm{CS}} \cdot \mathrm{DO}\right)\) & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{High-to-Z and low-to-Z output propagation time. from inputs \(\overline{\mathrm{DIEN}}\). \(\overline{\mathrm{CS}}\), to output DO}} & \(C_{L}=5 \mathrm{pF} . \quad R_{L 1}=10 \mathrm{k} \Omega . \quad R_{L 2}=1 \mathrm{k} \Omega\) & & & 35 & ns \\
\hline \(\mathrm{t}_{\mathrm{PLZ}}(\overline{\mathrm{CS}}-\mathrm{DO})\) & & & \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L} 1}=300 \Omega, \mathrm{R}_{\mathrm{L} 2}=600 \Omega\) & & & & \\
\hline \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{PZH}}(\overline{\mathrm{CS}}\) - DO\()\)} & \multirow{4}{*}{\begin{tabular}{l}
Output enable time. \\
from inputs \(\overline{\text { DIEN. }} \overline{\mathrm{CS}}\) to output DO
\end{tabular}} & M5L 8216P & \multirow[b]{2}{*}{\(C_{L}=30 \mathrm{PF}, R_{L, 1}=10 \mathrm{k} \Omega . \quad R_{L 2}=1 \mathrm{k} \Omega\)} & & & 65 & ns \\
\hline & & M5L 8226P & & & & 54 & ns \\
\hline \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{PZL}(\overline{\mathrm{CS}}-\mathrm{DO})}\)} & & M5L 8216P & \multirow[b]{2}{*}{\(C_{L}=30 \mathrm{PF}, \quad \mathrm{R}_{L 1}=300 \Omega, \quad \mathrm{R}_{L 2}=600 \Omega\)} & & & 65 & ns \\
\hline & & M5L 8226P & & & & 54 & ns \\
\hline \(\mathrm{t}_{\mathrm{PHZ}(\overline{\mathrm{CS}} \text { - } \mathrm{DB})}\) & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Output disable time, from inputs \(\overline{\mathrm{DIEN}}, \overline{\mathrm{CS}}\), to output DB}} & \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L} 1}=10 \mathrm{k} \Omega . \quad \mathrm{R}_{\mathrm{L} 2}=1 \mathrm{k} \Omega\) & & & 35 & ns \\
\hline \(\mathrm{t}_{\mathrm{PLZ} \text { ( } \overline{\mathrm{CS}}-\mathrm{DB})}\) & & & \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L} 1}=90 \Omega, \mathrm{R}_{\mathrm{L} 2}=180 \Omega\) & & & & ns \\
\hline \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{PZH}(\overline{\mathrm{CS}} \text { - } \mathrm{DB})}\)} & \multirow{4}{*}{Output enable time, from inputs \(\overline{\text { DIEN. }} \overline{\mathrm{CS}}\) to output DB} & M5L 8216P & \multirow[b]{2}{*}{\(C_{L}=300 \mathrm{PF}, \quad R_{L 1}=10 \mathrm{k} \Omega, \quad R_{L 2}=1 \mathrm{k} \Omega\)} & & & 65 & ns \\
\hline & & M5L 8226P & & & & 54 & ns \\
\hline \multirow[b]{2}{*}{\(t_{\text {PZL }}(\overline{\mathrm{CS}}\) - OB )} & & M5L 8216P & \multirow[b]{2}{*}{\(\mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}, \mathrm{R}_{\mathrm{L} 1}=90 \Omega, \mathrm{R}_{\mathrm{L} 2}=180 \Omega\)} & & & 65 & ns \\
\hline & & M5L 8226P & & & & 54 & ns \\
\hline
\end{tabular}

TIMING DIAGRAM (Reference level \(=1.5 \mathrm{~V}\) )

\(\mathrm{DO}_{0}-\mathrm{DO}_{3}\)
\(\mathrm{DB}_{0} \sim \mathrm{DB}_{3}\)
Fig. 1 Data bus buffer

\section*{APPLICATION EXAMPLES}

Fig. 1 shows a pair of M5L 8216PS or M5L 8226PS which are directly connected with the M5L 8080A CPU data bus, and their control signal. Fig, 2 shows an example circuit in which the M5L8216P or M5L8226P is used as an interface for memory and \(\mathrm{I} / \mathrm{O}\) to a bidirectional bus.

Fig. 2 Memory and I/O interface to bidirectional data bus


\section*{Precautions for Use}

When the M5L8216P data input or two-way data bus is set to high to disable-output from the two-way bus or data output, care is required as a low glitch of approximate width 10 nS will be generated.

\section*{DESCRIPTION}

The M5L8155P is a 2 K -bit RAM ( 256 -word by 8 -bit) fabricated with the N -channel silicon-gate ED-MOS technology. This IC has 3 I/O ports and a 14-bit counter/timer which make it a good choice to extend the functions of an 8 -bit microcomputer. It is incased in a 40 -pin plastic DIL package and operates with a single 5 V power supply.

\section*{FEATURES}
- Compatible with MELPS 85 devices
- Static RAM: 256 words by 8 bits
- Programmable 8-bit I/O port: 2
- Programmable 6-bit I/O port: 1
- Programmable counter/timer: 14 bits
- Multiplexed address/data bus
- Single 5V power supply
- Interchangeable with Intel's P8155 in pin
- Configuration and electrical characteristics

\section*{APPLICATION}
- Extension of I/O ports and timer function for MELPS \(8 / 85\) and MELPS \(8-48\) devices

\section*{FUNCTION}

The M5L8155P is composed of RAM, I/O ports and counter/timer. The RAM is a 2 K -bit static RAM organized as 256 words by 8 bits. The I/O ports consist of 2 programmable 8 -bit ports and 1 programmable 6 -bit port. The terminals of the 6 -bit port can be programmed to function

\section*{PIN CONFIGURATION (TOP VIEW)}


Outline 40P1
as control terminals for the 8 -bit ports, so that the 8 -bit ports can be operated in a handshake mode. The counter/ timer is composed of 14 bits that can be used to count down (events or time) and it can generate square wave pulses that can be used for counting and timing.


\section*{OPERATION}

\section*{Data Bus Buffer}

This 3 -state bidirectional 8 -bit buffer is used to transfer the data while input or output instructions are being executed by the CPU. Command and address information is also transferred through the data bus buffer.

\section*{Read/Write Control Logic}

The read/write control logic controls the transfer of data by interpreting I/O control bus output signals ( \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \mathrm{IO} / \overline{\mathrm{M}}\) and ALE) along with CPU signal ( \(\overline{\mathrm{CE}}\) ). RESET signal is also used to control the transfer of data and commands.

\section*{Bidirectional Address/Data Bus ( \(A D_{0} \sim A D_{7}\) )}

The bidirectional address/data bus is a 3 -state 8 -bit bus. The 8 -bit address is latched in the internal latch by the falling edge of ALE. Then if \(10 / \bar{M}\) input signal is at high-level, the address of I/O port, counter/timer, or command register is selected. If it is at low-level, memory address is selected.

The 8 -bit address data is transferred by read input ( \(\overline{\mathrm{RD}}\) ) or write input ( \(\overline{W R}\) ).
Chip Enable Input ( \(\overline{\mathrm{CE}}\) )
When \(\overline{\mathrm{CE}}\) is at low-level, the address information on address/ data bus is stored in the M5L8155P
Read Input ( \(\overline{\mathrm{RD}}\) )
When \(\overline{R D}\) is at low-level the data bus buffer is active. If \(10 / \bar{M}\) input signal is at low-level, the contents of RAM are read through the address/data bus. If \(10 / \bar{M}\) input is at highlevel, the selected contents of I/O port or counter/timer are read through the address/data bus.
Write Input ( \(\overline{W R}\) )
When \(\overline{W R}\) is at low-level, the data on the address/data bus are written into RAM if \(10 / \bar{M}\) is at low-level, or if \(10 / \bar{M}\) is at high-level they are written into I/O port, counter/timer or command register.
Address Latch Enable Input (ALE)
An address on the address/data bus along with the levels of CE and IO/M are latched in the M5L8155P on the falling edge of ALE.
10/Memory Input (10/M)
When \(10 / \bar{M}\) is at low-level, the RAM is selected, while at high-level the I/O port, counter/timer or command register are selected.
I/O Port A ( \(\mathrm{PA}_{0} \sim \mathrm{PA}_{1}\) )
Port \(A\) is an 8 -bit general-purpose I/O port. Input/output setting is controlled by the system software.
I/O Port B \(\left(\mathrm{PB}_{0} \sim \mathrm{~PB}_{7}\right)\)
Port B is an 8 -bit general-purpose \(\mathrm{I} / \mathrm{O}\) port. Input/output setting is controlled by the system software.
I/O Port C ( \(\mathrm{PC}_{0} \sim \mathrm{PC}_{5}\) )
Port C is a 6 -bit I/O port that can also be used to output control signals of port \(A(P A)\) or port \(B(P B)\). The functions of port \(C\) are controlled by the system software. When port

C is used to output control signals of ports \(A\) or \(B\) the assigment of the signals to the pins is as shown in Table 1.

Table 1 Pin assignment of control signals of port C
\begin{tabular}{|l|ll|}
\hline Pin & & \multicolumn{1}{c|}{ Function } \\
\hline \(\mathrm{PC}_{5}\) & \(\overline{\mathrm{~B} \mathrm{STB}}\) & (port B strobe) \\
\(\mathrm{PC}_{4}\) & B BF & (port B buffer full) \\
\(\mathrm{PC}_{3}\) & B INTR & (port B interrupt) \\
\(\mathrm{PC}_{2}\) & \(\overline{\mathrm{ASTB}}\) & (port A strobe) \\
\(\mathrm{PC}_{1}\) & A BF & (port A buffer full) \\
\(\mathrm{PC}_{0}\) & A INTR & (port A interrupt) \\
\hline
\end{tabular}

\section*{Timer Input (TIMER IN)}

The signal at this input terminal is used by the counter/ timer for counting events or time. ( 3 MHz max.)
Timer Output (TIMER OUT)
A square wave signal or pulse from the counter/timer is output through this pin when in the operation mode.
Command Register (8 bits)
The command register is an 8 -bit latched register. The loworder 4 bits (bits \(0 \sim 3\) ) are used for controlling and determination of the mode of the ports. Bits 4 and 5 are used as interrupt enable flags for ports \(A\) and \(B\) when port \(C\) is used as a control port. Bits 6 and 7 are used for controlling the counter/timer. The contents of the command register are rewritten by output instructions (address I/O XXXXX000).

Details of the functions of the individual bits of the command register are shown in Fig. 1.


Fig. 1 Bit functions of the command register

\section*{Status Register (7 bits)}

The status register is a 7 -bit latched register. The loworder 5 bits (bits \(0 \sim 4\) ) are used as status flags for the I/O ports. Bit 6 is as a status flag for the counter/timer. The
contents of the status register are transferred into the CPU by reading (INPUT instruction, address I/O \(X \times X \times \times 000\) ). Details of the functions of the individual bits of the status register are shown in Fig. 2.


Fig. 2 Bit functions of the status register

\section*{I/O Ports}

Command/status registers ( 8 bits/7 bits)
These registers are assigned address \(X X X X X 000\). When executing an OUTPUT instruction, the contents of the command register are rewritten. When executing an INPUT instruction the contents of the status register are read.

\section*{Port A Register (8 bits)}

Port A register is assigned address \(X \times X \times \times 001\). This register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Fig. 1.

Port \(A\) can be operated in basic or strobe mode and is assigned I/O terminal \(P A_{0} \sim P A_{7}\).

\section*{Port B Register (8 bits)}

Port B register is assigned address \(\mathrm{XXXXX010} \mathrm{}\). Port A register, this register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Fig. 1. Port B can be operated in basic or strobe mode and is assigned I/O terminals \(\mathrm{PB}_{0} \sim \mathrm{~PB}_{7}\). Port C Register ( 6 bits)
Port C register is assigned address \(\mathrm{XXXXX011} \mathrm{}\). used for controlling input/output operations of ports \(A\) and \(B\) by selectively setting bits 2 and 3 of the command register as shown in Fig. 1. Details of the functions of the various setting of bits 2 and 3 are shown in Table 2. Port \(C\) is assigned \(\mathrm{I} / \mathrm{O}\) terminals \(\mathrm{PC}_{0} \sim \mathrm{PC}_{5}\) and when used as port control signals, the 3 low-order bits are assigned for port \(A\) while the 3 high-order bits are assigned for port \(B\).

Table 2 Functions of port C
\begin{tabular}{|c|c|c|c|c|}
\hline State Terminal & ALT1 & ALT2 & ALT 3 & ALT 4 \\
\hline \(\mathrm{PC}_{5}\) & Input & Output & Output & \(\overline{\mathrm{BSTB}}\) (port B strobe) \\
\hline \(\mathrm{PC}_{4}\) & Input & Output & Output & B BF (port B buffer full) \\
\hline \(\mathrm{PC}_{3}\) & Input & Output & Output & B INTR (port B interrupt) \\
\hline \(\mathrm{PC}_{2}\) & Input & Output & \(\overline{\text { A STB }}\) (port A strobe) & \(\overline{\text { A STB }}\) (port A strobe) \\
\hline \(\mathrm{PG}_{1}\) & input & Output & A BF (port A buffer full) & A BF (port A buffer full) \\
\hline \(\mathrm{PC}_{0}\) & Input & Output & A INTR (port A interrupt) & A INTR (port A interrupt) \\
\hline
\end{tabular}

\section*{Configuration of Ports}
\(A\) block diagram of 1 bit of ports \(A\) and \(B\) is shown in Fig. 3. While port \(A\) or \(B\) is programmed as an output port, if the port is addressed by an input instruction, the contents of the selected port can be read. When a port is put in input mode, the output latch is cleared and writing into the output latch is disabled. Therefore when a port is changed to output mode from input mode, low-level signals are output through the port. When a reset signal is applied, all 3 ports (PA, PB, and PC) will be input ports and their output latches are cleared. Port C has the same configuration as ports \(A\) and \(B\) in modes ALT1 and ALT2.


Fig. 3 Configuration for 1 bit of port A or B

The basic functions of the I/O ports are shown in Table 3. The control signal levels to ports \(A\) and \(B\), when port \(C\) is programmed as a control port, are shown in Table 4.

Table 3 Basic functions of \(I / O\) ports
\begin{tabular}{|c|c|c|l|}
\hline Address & \(\overline{\mathrm{RD}}\) & \(\overline{\mathrm{WR}}\) & \multicolumn{1}{|c|}{ Function } \\
\hline \multirow{3}{*}{\(\times \times \times \times \times 000\)} & 0 & 1 & AD bus \(\leftarrow\) status register \\
\cline { 2 - 4 } & 1 & 0 & Command register \(\leftarrow \mathrm{AD}\) bus \\
\hline \multirow{3}{*}{\(\times \times \times \times \times 001\)} & 0 & 1 & AD bus \(\leftarrow\) port A \\
\cline { 2 - 4 } & 1 & 0 & Port \(\mathrm{A} \leftarrow \mathrm{AD}\) bus \\
\hline \multirow{3}{*}{\(\times \times \times \times \times 010\)} & 0 & 1 & AD bus \(\leftarrow\) port B \\
\cline { 2 - 4 } & 1 & 0 & Port \(\mathrm{B} \leftarrow \mathrm{AD}\) bus \\
\hline \multirow{3}{*}{\(\times \times \times \times \times 011\)} & 0 & 1 & AD bus \(\leftarrow\) port C \\
\cline { 2 - 4 } & 1 & 0 & Port \(\mathrm{C} \leftarrow \mathrm{AD}\) bus \\
\hline
\end{tabular}

Table 4 Port control signal levels at ALT3 and ALT4
\begin{tabular}{|c|c|c|}
\hline Control signal & Input mode & Output mode \\
\hline BF & \(" L "\) & \(" L "\) \\
INTR & \(" L "\) & \(" H "\) \\
\(\overline{\text { STB }}\) & Input & Input \\
\hline
\end{tabular}

\section*{Counter/Timer}

The counter/timer is a 14 -bit counting register plus 2 mode flags. The register has two sections: address I/O XXXXX100 is assigned to the low-order 8 bits and address \(1 / O\) \(\mathrm{XXXXX101}\) is assigned to the high-order 8 bits. The loworder bits \(0 \sim 13\) are used for counting or timing. The counter is initialized by the program and then counted down to zero. The initial setting can range from \(2_{16}\) to \(3 F F_{16}\). Bits 14 and 15 are used as mode flags.

The mode flags select 1 of 4 modes with functions as follow:
Mode 0: Outputs high-level signal during the former half of the counter operation
Outputs low-level signal during the latter half of the counter operation
Mode 1: Outputs square wave signals as in mode 0
Mode 2: Outputs a low-level pulse during the final count down
Mode 3: Outputs a low-level pulse during each final count down
Starting and stopping the counter/timer is controlled by bits 6 and 7 of the command register (see Fig. 1 for details). The format and timer modes of the counter/timer register are shown in Fig. 4 and Table 5.


Fig. 4 Format of counter/timer

Table 5 Timer mode
\begin{tabular}{|c|c|c|}
\hline \(\mathrm{M}_{2}\) & \(M_{1}\) & Timer operation \\
\hline 0 & 0 & \begin{tabular}{l}
Outputs high-level signal during the former half of the counter operation \\
Outputs low-level signal during the latter half of the counter operation \(\qquad\) (mode 0)
\end{tabular} \\
\hline 0 & 1 & Outputs square wave signals as in mode \(0 \quad\) (mode 1) \\
\hline 1 & 0 & \begin{tabular}{l}
Outputs a low-level pulse during the final count down \\
(mode 2)
\end{tabular} \\
\hline 1 & 1 & \begin{tabular}{l}
Outputs a low-level pulse during each final count down \\
(mode 3)
\end{tabular} \\
\hline
\end{tabular}

The counter/timer is not influenced by a reset, but counting is discontinued. To resume counting, a start command must be written into the command register as shown in Fig. 1. While operating \(2 n+1\) count down in mode 0 , a highlevel signal is output during the \(n+1\) counting and a lowlevel signal is output during the \(n\) counting.

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {CO }}\) & Supply voltage & \multirow{3}{*}{With respect to \(\mathrm{V}_{\mathrm{SS}}\)} & -0.5-7 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & -0.5-7 & \(\checkmark\) \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & \(-0.5 \sim 7\) & \(\checkmark\) \\
\hline Pd & Maximum power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1.5 & W \\
\hline Topr & Operating free-air temperature range & & 0-70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-65 \sim 150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|l|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multirow{2}{|c|}{ Parameter } & \multicolumn{3}{|c|}{ Limits } & \multirow{2}{*}{ Unit } \\
\cline { 3 - 4 } & & Min & Nom & Max & \\
\hline\(V_{\mathrm{CC}}\) & Supply voltage & 4.75 & \(\cdot 5\) & 5.25 & V \\
\hline \(\mathrm{~V}_{\mathrm{SS}}\) & Power-supply voltage & & 0 & & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & -0.5 & & 0.8 & V \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 2 & & \(\mathrm{~V}_{\mathrm{CC}}+0.5\) & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CO}}=5 \mathrm{~V}+5 \%\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-level output voltage & \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, 1_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline VoL & Low-level output voltage & \(\mathrm{V}_{\text {SS }}=0 \mathrm{~V}, 1_{\mathrm{OL}}=2 \mathrm{~mA}\) & & & 0.45 & V \\
\hline \(1 /\) & Input leak current & \(V_{S S}=0 \mathrm{~V}, \mathrm{~V}_{1}=0-V_{\mathrm{CC}}\) & - 10 & & 10 & \(\mu \mathrm{A}\) \\
\hline 1 (CE) & Input leak current, \(\overline{C E}\) pin & \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{1}=0 \sim \mathrm{~V}_{\mathrm{CC}}\) & \(-100\) & & 100 & \(\mu \mathrm{A}\) \\
\hline loz & Output floating leak current & \(V_{S S}=0 \mathrm{~V}, \mathrm{~V}_{1}=0.45 \sim V_{C C}\) & \(-10\) & & 10 & \(\mu \mathrm{A}\) \\
\hline Ci & Input capacitance & \(\mathrm{V}_{\text {IL }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & 10 & pF \\
\hline \(\mathrm{Ci} / 0\) & Input/Output terminal capacitance & \(\mathrm{V}_{1 / \mathrm{OL}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & 20 & pF \\
\hline Icc & Supply current from \(\mathrm{V}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\) & & & 180 & mA \\
\hline
\end{tabular}

Note 5 Current flowing into an IC is positive, out is negative.

TIMING REQUIREMENTS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{\text {su }}(A-L)\) & Address setup time before latch & \({ }_{\text {t }}^{\text {AL }}\) & & 50 & & & ns \\
\hline \(t h(L-A)\) & Address hold time after latch & \(t_{\text {LA }}\) & & 80 & & & ns \\
\hline th (L-RWH) & Read/write hold time after latch & \(\mathrm{t}_{\text {LC }}\) & & 100 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{w}(\mathrm{L})}\) & Latch pulse width & \(t_{\text {LL }}\) & & 100 & & & ns \\
\hline th (RW-L) & Latch hold time after read/write & \({ }^{\text {che }}\) & & 20 & & & ns \\
\hline \(t_{W}\) (RWL) & Read/write low-level pulse width & \(t_{\text {cc }}\) & & 250 & & & ns \\
\hline tsu ( \(\mathrm{D}-\mathrm{W}\) ) & Data setup time before write & \(t_{\text {DW }}\) & & 150 & & & ns \\
\hline \(\operatorname{th}(W-D)\) & Data hold time after write & \(t_{\text {WD }}\) & & 0 & & & ns \\
\hline tw (RWH) & Read/write high-level pulse width & \(\mathrm{t}_{\mathrm{RV}}\) & & 300 & & & ns \\
\hline \(t_{\text {Su }}(P-R)\) & Port setup time before read & \(t_{\text {PR }}\) & & 70 & & & ns \\
\hline th (R-P) & Port hold time after read & \(t_{\text {RP }}\) & & 50 & & & ns \\
\hline \(t_{w}\) (STB) & Strobe pulse width & \(t_{\text {SS }}\) & & 200 & & & ns \\
\hline \(t_{\text {SU (P-STB) }}\) & Port setup time before strobe & \(t_{\text {PSS }}\) & & 50 & & & ns \\
\hline th (STB-P) & Port hold time after strobe & \(\mathrm{t}_{\text {PHS }}\) & & 120 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{W}}(\phi \mathrm{H})\) & Timer input high-level pulse width & \(\mathrm{t}_{2}\) & & 120 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{W}(\phi \mathrm{L})}\) & Timer input low-level pulse width & \(\mathrm{t}_{1}\) & & 80 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{c}(\phi)}\) & Timer input cycle time & \(\mathrm{t}_{\mathrm{CYO}}\) & & 320 & & & ns \\
\hline \(\operatorname{tr}_{(\phi)}\) & Timer input rise time & tr & & & & 30 & ns \\
\hline \(\mathrm{tf}_{( }(\phi)\) & Timer input fall time & \(\mathrm{tff}_{f}\) & & & & 30 & ns \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\), uniess otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(\mathrm{t}_{\mathrm{PL} \times(\mathrm{R}-\mathrm{Q})}\) & Propagation time from read to data output & \(\mathrm{t}_{\text {RD }}\) & & & & 170 & ns \\
\hline \(\mathrm{t}_{\mathrm{PZXX}}(\mathrm{A}-\mathrm{Q})\) & Propagation time from address to data output & \(\mathrm{t}_{\text {AD }}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\mathrm{PVZ}}(\mathrm{R}-\mathrm{Q})\) & Propagation time from read to data floating (Note 7) & \(\mathrm{t}_{\text {RDF }}\) & & & & 100 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}(\mathrm{W}-\mathrm{P})\) & \multirow[b]{2}{*}{Propagation time from write to data output} & \multirow[t]{2}{*}{\begin{tabular}{l}
\(t_{w P}\) \\
\(t_{w P}\)
\end{tabular}} & \multirow[t]{2}{*}{} & & & \multirow[b]{2}{*}{400} & \multirow[b]{2}{*}{ns} \\
\hline \(t_{\text {PLH }}(W-P)\) & & & & & & & \\
\hline \(\mathrm{t}_{\text {PLH }}\) (STB-BF) & Propagation time from strobe to BF flag & \(\mathrm{t}_{\text {SBF }}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}\) (R-BF) & Propagation time from read to BF flag & \(\mathrm{t}_{\text {RBE }}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PLH(STB-INTR) }}\) & Propagation time from strobe to interrupt & \(\mathrm{t}_{\mathrm{sl}}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PHL (R-INTR) }}\) & Propagation time from read to interrupt & \(\mathrm{t}_{\text {RDI }}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}\) (STB-BF) & Propagation time from strobe to BF flag & \(\mathrm{t}_{\text {SBE }}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PLH }}(\mathrm{W}-\mathrm{BF})\) & Propagation time from write to BF flag & \(t_{\text {WBF }}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}\left(\mathbf{W}\right.\) - \({ }^{\text {INTR }}\) ) & Propagation time from write to interrupt & \(t_{W I}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PHL ( } \phi \text {-OUT) }}\) & \multirow[b]{2}{*}{Propagation time from timer input to timer output} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \hline \mathrm{t}_{\mathrm{TL}} \\
& \mathrm{t}_{\mathrm{TH}}
\end{aligned}
\]} & & & & & \\
\hline \(\mathbf{t}_{\text {PLH ( } \phi \text {-OUT) }}\) & & & & & & 400 & ns \\
\hline
\end{tabular}

Note 6: Measurement conditions \(C=150 \mathrm{pF}\)
7: Measurement conditions of note 6 are not applied.

TIMING DIAGRAM (reference level, , high-level \(=2 \mathrm{~V}\), low-level \(=0.8 \mathrm{~V}\) )

Basic Input


Basic Output


\section*{Strobed Input}


\section*{Strobed Output}


Timer (Note 8)


Note 8: The wave form is shown counting down from 5 to 1
9: As long as the M1 mode flag of the timer register is at high-level, pulses are continuously output.

\section*{DESCRIPTION}

The M5L8156P is a 2 K -bit RAM ( 256 -word by 8 -bit) fabricated with the N-channel silicon-gate ED-MOS technology. This IC has 3 I/O ports and a 14 -bit counter/timer which make it a good choice to extend the functions of an 8 -bit microcomputer. It is incased in a 40 -pin plastic DIL package and operates with a single 5 V power supply.

\section*{FEATURES}
- Compatible with MELPS 85 devices
- Static RAM: 256 words by 8 bits
- Programmable 8-bit I/O port: 2
- Programmable 6-bit I/O port: 1
- Programmable counter/timer: 14 bits
- Multiplexed address/data bus
- Single 5V power supply
- Interchangeable with Intel's P8156 in pin
- Configuration and electrical characteristics

\section*{APPLICATION}
- Extension of I/O ports and timer function for MELPS \(8 / 85\) and MELPS \(8-48\) devices

\section*{FUNCTION}

The M5L8156P is composed of RAM, I/O ports and counter/timer. The RAM is a 2 K -bit static RAM organized as 256 words by 8 bits. The I/O ports consist of 2 programmable 8 -bit ports and 1 programmable 6 -bit port. The terminals of the 6 -bit port can be programmed to function


Outline 40P1
as control terminals for the 8 -bit ports, so that the 8 -bit ports can be operated in a handshake mode. The counter/ timer is composed of 14 bits that can be used to count down (events or time) and it can generate square wave pulses that can be used for counting and timing.


\section*{OPERATION}

\section*{Data Bus Buffer}

This 3-state bidirectional 8-bit buffer is used to transfer the data while input or output instructions are being executed by the CPU. Command and address information is also transferred through the data bus buffer.

\section*{Read/Write Control Logic}

The read/write control logic controls the transfer of data by interpreting I/O control bus output signals ( \(\overline{R D}, \overline{W R}, I O / \bar{M}\) and ALE) along with CPU signal (CE). RESET signal is also used to control the transfer of data and commands.

\section*{Bidirectional Address/Data Bus ( \(\mathrm{AD}_{0} \sim A D_{7}\) )}

The bidirectional address/data bus is a 3 -state 8 -bit bus. The 8 -bit address is latched in the internal latch by the falling edge of ALE. Then if \(10 / \bar{M}\) input signal is at high-level, the address of I/O port, counter/timer, or command register is selected. If it is at low-level, memory address is selected.

The 8-bit address data is transferred by read input ( \(\overline{\mathrm{RD}}\) ) or write input ( \(\overline{W R}\) ).

\section*{Chip Enable Input (CE)}

When CE is at high-level, the address information on address/data bus is stored in the M5L8156P.

\section*{Read Input ( \(\overline{\mathbf{R D}}\) )}

When \(\overline{\mathrm{RD}}\) is at low-level the data bus buffer is active. If \(10 / \bar{M}\) input signal is at low-level, the contents of RAM are read through the address/data bus. If \(10 / \bar{M}\) input is at highlevel, the selected contents of I/O port or counter/timer are read through the address/data bus.

\section*{Write Input ( \(\overline{\mathrm{WR} \text { ) }}\)}

When \(\overline{W R}\) is at low-level, the data on the address/data bus are written into RAM if \(10 / \bar{M}\) is at low-level, or if \(10 / \bar{M}\) is at high-level they are written into I/O port, counter/timer or command register.
Address Latch Enable Input (ALE)
An address on the address/data bus along with the levels of \(C E\) and \(10 / \bar{M}\) are latched in the M5L8156P on the falling edge of ALE.

\section*{10/Memory Input (10/M)}

When \(10 / \bar{M}\) is at low-level, the RAM is selected, while at high-level the I/O port, counter/timer or command register are selected.
I/O Port A \(\left(P_{0} \sim P_{1}\right)\)
Port \(A\) is an 8 -bit general-purpose \(1 / O\) port. Input/output setting is controlled by the system software.
I/O Port B \(\left(\mathrm{PB}_{0} \sim \mathrm{~PB}_{7}\right)\)
Port \(B\) is an 8 -bit general-purpose I/O port. Input/output setting is controlled by the system software.
I/O Port C ( \(\mathrm{PC}_{0} \sim \mathrm{PC}_{5}\) )
Port \(C\) is a 6 -bit I/O port that can also be used to output control signals of port \(A(P A)\) or port \(B(P B)\). The functions of port C are controlled by the system software. When port

C is used to output control signals of ports A or B the assigment of the signals to the pins is as shown in Table 1.

Table 1 Pin assignment of control signals of port C
\begin{tabular}{|l|ll|}
\hline Pin & \multicolumn{1}{c|}{ Function } \\
\hline \(\mathrm{PC}_{5}\) & \(\overline{\mathrm{BSTB}}\) & (port B strobe) \\
\(\mathrm{PC}_{4}\) & B BF & (port B buffer full) \\
\(\mathrm{PC}_{3}\) & BINTR & (port B interrupt) \\
\(\mathrm{PC}_{2}\) & \(\overline{\mathrm{ASTB}}\) & (port A strobe) \\
\(\mathrm{PC}_{1}\) & A BF & (port A buffer full) \\
\(\mathrm{PC}_{0}\) & \(\mathrm{~A} I N T R\) & (port A interrupt) \\
\hline
\end{tabular}

\section*{Timer Input (TIMER IN)}

The signal at this input terminal is used by the counter/ timer for counting events or time. (3 MHz max.)
Timer Output (TIMER OUT)
A square wave signal or pulse from the counter/timer is output through this pin when in the operation mode.
Command Register (8 bits)
The command register is an 8 -bit latched register. The loworder 4 bits (bits \(0 \sim 3\) ) are used for controlling and determination of the mode of the ports. Bits 4 and 5 are used as interrupt enable flags for ports \(A\) and \(B\) when port \(C\) is used as a control port. Bits 6 and 7 are used for controlling the counter/timer. The contents of the command register are rewritten by output instructions (address I/O XXXXX000).

Details of the functions of the individual bits of the command register are shown in Fig. 1.


Fig. 1 Bit functions of the command register

\section*{Status Register ( 7 bits)}

The status register is a 7 -bit latched register. The loworder 5 bits (bits \(0 \sim 4\) ) are used as status flags for the I/O ports. Bit 6 is as a status flag for the counter/timer. The
contents of the status register are transferred into the CPU by reading (INPUT instruction, address I/O \(\times \times \times \times \times 000\) ). Details of the functions of the individual bits of the status register are shown in Fig. 2.


Fig. 2 Bit functions of the status register

\section*{I/O Ports}

\section*{Command/status registers ( 8 bits/ 7 bits)}

These registers are assigned address \(X X X X X 000\). When executing an OUTPUT instruction, the contents of the command register are rewritten. When executing an INPUT instruction the contents of the status register are read.
Port A Register ( 8 bits)
Port A register is assigned address \(X X X \times \times 001\). This register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Fig. 1.

Port \(A\) can be operated in basic or strobe made and is assigned \(\mathrm{I} / \mathrm{O}\) terminal \(\mathrm{PA}_{0} \sim \mathrm{PA}_{7}\).

\section*{Port B Register (8 bits)}

Port \(B\) register is assigned address \(X X X X X 010\). As with Port A register, this register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Fig. 1. Port \(B\) can be operated in basic or strobe mode and is assigned \(I / O\) terminals \(P B_{0} \sim P B_{7}\). Port C Register ( 6 bits)
Port \(C\) register is assigned address \(X X X X \times 011\). This port is used for controlling input/output operations of ports \(A\) and \(B\) by selectively setting bits 2 and 3 of the command register as shown in Fig. 1. Details of the functions of the various setting of bits 2 and 3 are shown in Table 2. Port \(C\) is assigned \(1 / O\) terminals \(\mathrm{PC}_{0} \sim \mathrm{PC}_{5}\) and when used as port control signals, the 3 low-order bits are assigned for port \(A\) while the 3 high-order bits are assigned for port \(B\).

Table 2 Functions of port C
\begin{tabular}{|c|c|c|c|c|}
\hline State Termina & ALT1 & ALT2 & ALT 3 & ALT 4 \\
\hline \(\mathrm{PC}_{5}\) & Input & Output & Output & \(\overline{\mathrm{BSTB}}\) (port B strobe) \\
\hline \(\mathrm{PC}_{4}\) & Input & Output & Output & B BF (port B buffer futl) \\
\hline \(\mathrm{PC}_{3}\) & Input & Output & Output & B INTR (port B interrupt) \\
\hline \(\mathrm{PC}_{2}\) & Input & Output & \(\overline{\text { A STB }}\) (port A strobe) & \(\overline{\text { A STB }}\) (port A strobe) \\
\hline \(\mathrm{PC}_{1}\) & Input & Output & A BF (port A buffer full) & A BF (port A bufter full) \\
\hline \(\mathrm{PC}_{0}\) & Input & Outpui & A INTR (port A interrupt) & A INTR (port A interrupt) \\
\hline
\end{tabular}

\section*{Configuration of Ports}

A block diagram of 1 bit of ports \(A\) and \(B\) is shown in Fig. 3. While port \(A\) or \(B\) is programmed as an output port, if the port is addressed by an input instruction, the contents of the selected port can be read. When a port is put in input mode, the output latch is cleared and writing into the output latch is disabled. Therefore when a port is changed to output mode from input mode, low-level signals are output through the port. When a reset signal is applied, all 3 ports (PA, PB, and PC) will be input ports and their output latches are cleared. Port \(C\) has the same configuration as ports A and B in modes ALT1 and ALT2.


Fig. 3 Configuration for 1 bit of port \(A\) or \(B\)

The basic functions of the I/O ports are shown in Table 3. The control signal levels to ports \(A\) and \(B\), when port \(C\) is programmed as a control port, are shown in Table 4.

Table 3 Basic functions of I/O ports
\begin{tabular}{|c|c|c|l|}
\hline Address & \(\overline{\mathrm{RD}}\) & \(\overline{\mathrm{WR}}\) & \multicolumn{1}{|c|}{ Function } \\
\hline \multirow{3}{*}{\(\times \times \times \times \times 000\)} & 0 & 1 & AD bus \(\leftarrow\) status register \\
\cline { 2 - 4 } & 1 & 0 & Command register \(\leftarrow A D\) bus \\
\hline \multirow{2}{*}{\(\times \times \times \times \times 001\)} & 0 & 1 & AD bus \(\leftarrow\) port A \\
\cline { 2 - 4 } & 1 & 0 & Port \(\mathrm{A} \leftarrow \mathrm{AD}\) bus \\
\hline \multirow{2}{*}{\(\times \times \times \times \times 010\)} & 0 & 1 & AD bus \(\leftarrow\) port B \\
\cline { 2 - 4 } & 1 & 0 & Port \(\mathrm{B} \leftarrow \mathrm{AD}\) bus \\
\hline \multirow{3}{*}{\(\times \times \times \times \times 011\)} & 0 & 1 & AD bus \(\leftarrow\) port C \\
\cline { 2 - 4 } & 1 & 0 & Port \(\mathrm{C} \leftarrow \mathrm{AD}\) bus \\
\hline
\end{tabular}

Table 4 Port control signal levels at ALT3 and ALT4
\begin{tabular}{|c|c|c|}
\hline Control signal & Input mode & Output mode \\
\hline BF & "L" & "L" \\
INTR & "L" & "H" \\
STB & Input & Input \\
\hline
\end{tabular}

\section*{Counter/Timer}

The counter/timer is a 14 -bit counting register plus 2 mode flags. The register has two sections: address I/O XXXXX100 is assigned to the low-order 8 bits and address I/O \(\mathrm{XXXXX1} 101\) is assigned to the high-order 8 bits. The loworder bits \(0 \sim 13\) are used for counting or timing. The counter is initialized by the program and then counted down to zero. The initial setting can range from \(2_{16}\) to \(3 F F_{16}\). Bits 14 and 15 are used as mode flags.

The mode flags select 1 of 4 modes with functions as follow:
Mode 0: Outputs high-level signal during the former half of the counter operation
Outputs low-level signal during the latter half of the counter operation
Mode 1: Outputs square wave signals as in mode 0
Mode 2: Outputs a low-level pulse during the final count down
Mode 3: Outputs a low-level pulse during each final count down
Starting and stopping the counter/timer is controlled by bits 6 and 7 of the command register (see Fig. 1 for details). The format and timer modes of the counter/timer register are shown in Fig. 4 and Table 5.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline M & M & T 13 & \(T_{12}\) & \(T_{11}\) & \(\mathrm{T}_{10}\) & \(\mathrm{T}_{3}\) & \(\mathrm{T}_{8}\) \\
\hline \multicolumn{2}{|l|}{TIMER MOOE} & \multicolumn{6}{|c|}{} \\
\hline \(\mathrm{T}_{7}\) & \(\mathrm{T}_{6}\) & T & \(T_{4}\) & T3 & T2 & T & \(\mathrm{T}_{0}\) \\
\hline \multicolumn{8}{|c|}{THE LOMOPoder 8 BITS OF THE Counter register} \\
\hline
\end{tabular}

Fig. 4 Format of counter/timer

The counter/timer is not influenced by a reset, but counting is discontinued. To resume counting, a start command must be written into the command register as shown in Fig. 1. While operating \(2 n+1\) count down in mode 0 , a highlevel signal is output during the \(n+1\) counting and a lowlevel signal is output during the \(n\) counting.

\section*{Table 5 Timer mode}
\begin{tabular}{|c|c|l|}
\hline\(M_{2}\) & \(M_{1}\) & \multicolumn{1}{|c|}{ Timer operation } \\
\hline 0 & 0 & \begin{tabular}{l} 
Outputs high-level signal during the former half of the counter \\
operation \\
Outputs low-level signal during the latter half of the counter \\
operation \\
(mode 0)
\end{tabular} \\
\hline 0 & 1 & \begin{tabular}{l} 
Outputs square wave signals as in mode 0
\end{tabular} \\
\hline 1 & 0 & \begin{tabular}{l} 
Outputs a low-level pulse during the final count down
\end{tabular} \\
\hline 1 & 1 & \begin{tabular}{l} 
Outputs a low-level pulse during each final count down \\
(mode 2)
\end{tabular} \\
\hline (mode 3)
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & \multirow{3}{*}{With respect to \(V_{\text {SS }}\)} & -0.5-7 & V \\
\hline \(V_{1}\) & Input voltage & & \(-0.5 \sim 7\) & \(\checkmark\) \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & \(-0.5-7\) & \(V\) \\
\hline Pd & Maximum power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1.5 & W \\
\hline Topr & Operating free-air temperature range & & 0-70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & -65-150 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=0-70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{G C}\) & Supply voltage & 4.75 & 5 & 5.25 & \(\checkmark\) \\
\hline \(V_{S S}\) & Power-supply voltage & & 0 & & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & \(-0.5\) & & 0.8 & \(\checkmark\) \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & 2 & & \(\mathrm{V}_{\mathrm{CC}}+0.5\) & \(\checkmark\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}+5 \%\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-level output voltage & \(V_{S S}=0 \mathrm{~V}, \mathrm{IOH}^{-}=-400 \mu \mathrm{~A}\) & 2.4 & & & \(\checkmark\) \\
\hline VOL & Low-level output voltage & \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}\) & & & 0.45 & \(\checkmark\) \\
\hline 1 & Input leak current & \(V_{S S}=0 \mathrm{~V}, \mathrm{~V}_{1}=0 \sim V_{C C}\) & \(-10\) & & 10 & \(\mu \mathrm{A}\) \\
\hline 11 (CE) & Input leak current, CE pin & \(V_{S S}=0 \mathrm{~V}, V_{1}=0-V_{C C}\) & \(-100\) & & 100 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\text {OZ }}\) & Output floating leak current & \(V_{S S}=0 V, V_{1}=0.45-V_{C C}\) & \(-10\) & & 10 & \(\mu \mathrm{A}\) \\
\hline Ci & Input capacitance & \(\mathrm{V}_{\mathrm{HL}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & 10 & pF \\
\hline \(\mathrm{Ci} / \mathrm{O}\) & Input/output terminal capacitance & \(V_{1 / O L}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & 20 & pF \\
\hline 1 CC & Supply current from \(V_{C C}\) & \(\mathrm{V}_{\text {SS }}=0 \mathrm{~V}\) & & & 180 & mA \\
\hline
\end{tabular}

\footnotetext{
Note 5 Current flowing into an IC is positive, out is negative.
}

MITSUBISHI LSIs M5L8156P

TIMING REQUIREMENTS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}+5 \%\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(\mathrm{t}_{\text {su (A-L) }}\) & Address setup time before latch & \(t_{\text {AL }}\) & & 50 & & & ns \\
\hline th (L-A) & Address hold time after latch & \(t_{\text {LA }}\) & & 80 & & & ns \\
\hline th(L-RWH) & Read/write hold time after latch & \(\mathrm{t}_{\mathrm{LC}}\) & & 100 & & & ns \\
\hline \(t_{w(L)}\) & Latch puise width & \(t_{\text {LL }}\) & & 100 & & & ns \\
\hline th (RW-L) & Latch hold time after read/write & \(\mathrm{t}_{\mathrm{CL}}\) & & 20 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{w} \text { (RWL) }}\) & Read/write low-level pulse width & \(\mathrm{t}_{\mathrm{cc}}\) & & 250 & & & ns \\
\hline \(\mathrm{t}_{\text {su ( }} \mathrm{D}-\mathrm{W}\) ) & Data setup time before write & \(\mathrm{t}_{\mathrm{ow}}\) & & 150 & & & ns \\
\hline \(\operatorname{tn}(W-D)\) & Data hold time after write & \(\mathrm{t}_{\text {WD }}\) & & 0 & & & ns \\
\hline tw (RWH) & Read/write high-level pulse width & \(\mathrm{t}_{\text {RV }}\) & & 300 & & & ns \\
\hline \(\mathrm{t}_{\text {su ( }}^{\text {( }}\)-R) & Port setup time before read & \(t_{\text {PR }}\) & & 70 & & & ns \\
\hline th (R-P) & Port hold time after read & \(\mathrm{t}_{\mathrm{RP}}\) & & 50 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{W} \text { (STB) }}\) & Strobe pulse width & \(\mathrm{t}_{\text {Ss }}\) & & 200 & & & ns \\
\hline \(t_{\text {su }}(P-S T B)\) & Port setup time before strobe & \(\mathrm{t}_{\text {pSS }}\) & & 50 & & & ns \\
\hline th (STB-P) & Port hold time after strobe & \(\mathrm{t}_{\text {PHS }}\) & & 120 & & & ns \\
\hline \(t_{w(\phi H)}\) & Timer input high-level pulse width & \(\mathrm{t}_{2}\) & & 120 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{w}(\phi \mathrm{L})}\) & Timer input low-level pulse width & \(\mathrm{t}_{1}\) & & 80 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{c}(\phi)}\) & Timer input cycle time & \(\mathrm{t}_{\mathrm{crc}}\) & & 320 & & & ns \\
\hline \(\operatorname{tr}_{(\phi)}\) & Timer input rise time & \(\mathrm{tr}_{r}\) & & & & 30 & ns \\
\hline \(\mathrm{t}_{( }(\phi)\) & Timer input fall time & \(t_{f}\) & & & & 30 & ns \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\), unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{\text {PZ }}(\mathrm{R}-\mathrm{Q})\) & Propagation time from read to data output & \(\mathrm{t}_{\text {RD }}\) & & & & 170 & ns \\
\hline \(t_{P Z X(A \cdot Q)}\) & Propagation time from address to data output & \(t_{\text {AD }}\) & & & & 400 & ns \\
\hline \(\left.t_{\text {PVZ }} \mathrm{R}-\mathrm{Q}\right)\) & Propagation time from read to data floating (Note 7) & \(t_{\text {R }}\) & & & & 100 & ns \\
\hline \(t_{\text {PHL }}(W-P)\) & \multirow[b]{2}{*}{Propagation time from write to data output} & \multirow[t]{2}{*}{\begin{tabular}{l}
\(t_{\text {wP }}\) \\
\(t_{w P}\)
\end{tabular}} & & & & \multirow{2}{*}{400} & \multirow[b]{2}{*}{ns} \\
\hline \(t_{\text {PLH }}(W\) W-P) & & & & & & & \\
\hline \(\mathrm{t}_{\text {PLH }}\) (STB-BF) & Propagation time from strobe to BF flag & \({ }^{\text {t }}\) SBF & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PHL (R-BF) }}\) & Propagation time from read to BF flag & \(t_{\text {RBE }}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PLH(STB-INTR) }}\) & Propagation time from strobe to interrupt & \(\mathrm{t}_{\mathrm{sl}}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PHL (R-INTR) }}\) & Propagation time from read to interrupt & \(\mathrm{t}_{\mathrm{RDI}}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}\) (STB-BF) & Propagation time from strobe to BF . flag & \(t_{\text {SBE }}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PLH }}(\mathrm{W}\)-BF) & Propagation time from write to BF flag & \(t_{\text {WBF }}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}(\mathbf{W}\)-INTR) & Propagation time from write to interrupt & \(t_{\text {wI }}\) & & & & 400 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}(\boldsymbol{\phi}\)-OUT) & \multirow[t]{2}{*}{Propagation time from timer input to timer output} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{t}_{\mathrm{TL}} \\
& \mathrm{t}_{\mathrm{TH}}
\end{aligned}
\]} & & & & \multirow[t]{2}{*}{400} & \multirow[b]{2}{*}{ns} \\
\hline \(\mathrm{t}_{\text {PLH ( } \phi \text {-OUT) }}\) & & & & & & & \\
\hline
\end{tabular}

Note 6: Measurement conditions \(C=150 \mathrm{pF}\)
7: Measurement conditions of note 6 are not applied.

TIMING DIAGRAM (reference level, high-level=2V, low.-evele=.8V)

\section*{Basic Input}


\section*{Basic Output}


\section*{Strobed Input}


\section*{Strobed Output}


Timer (Note 8)


Note 8: The wave form is shown counting down from 5 to 1.
9: As long as the M1 mode flag of the timer register
is at high-level, pulses are continuously output

\section*{8-BIT 8-CHANNEL A-D CONVERTER}

\section*{DESCRIPTION}

The M58990P A-D converter is used to convert analog signals to 8 -bit digital values. The A-D converter is fabricated using silicon-gates and CMOS technology. The M58990P can selectively multiplex 8 channels of analog input.

\section*{FEATURES}
- Single 5V power supply
- Conversion resolution of 8 bits
- Multiplex 8 channels of analog input
- Broad range of analog input voltages: \(\mathrm{OV} \sim \mathrm{V}_{\mathrm{CC}}\)
- Conversion time: \(\mathbf{1 0 0} \mu \mathrm{s}\)
- Conversion by successive approximation
- Can be used online through the data bus of a microprocessor
- The I/O pins can be connected directly to TTL circuits
- Interchangeable with NS's ADC0808 (in pin configuration)

\section*{APPLICATION}
- Used with microcomputers to control analog systems

\section*{FUNCTION}

The M58990P has eight analog input terminals that are selected by the input signals to the 3 address terminals (ADD A ~ADD C). The address signals of these terminals are read and latched in the internal address latches by the ALE signal. When the OE terminal is at low-level, the output terminals \(2^{-1} \sim 2^{-8}\) are in a floating state so they can be connected directly to the data bus of a microcomputer.


The input terminal START is used to call for the start of an analog to digital conversion and a signal is output


\section*{PIN DESCRIPTIONS}
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or Output & Functions \\
\hline \begin{tabular}{l}
\(\mathrm{IN}_{0}\) \\
1 \\
\(\mathrm{IN}_{7}\)
\end{tabular} & Analog signal & Input & These are analog signal input pins. Which of the 8 inputs is selected, is determined by ADD A \(\sim \operatorname{ADD} C\). An analog voltage applied at the selected pin is converted to a digital value in the range of \(2^{-1} \sim 2^{-8}\) and output. \\
\hline \[
\begin{array}{cc}
A D D & A \\
1 \\
A D D & C
\end{array}
\] & Address signal & Input & The input is used for selecting which of the 8 terminals \(I N_{0} \sim I N_{7}\) is to be converted from analog to digital. The address input through \(A D D A \sim A D D C\) is read to the address latch by the riseing edge of ALE. \\
\hline ALE & Address latch enable signal & Input & This is the strobe signal which causes the address signal input through ADD A \(\sim A D D C\) to be read and latched for use as an internal address. \\
\hline REF ( + ) & Reference voltage ( + ) & Input & This is one of the input terminals for the reference voltage that is applied to the 256R resistor ladder circuit. The other terminal is REF \((-)\) and the voltage levels of these two inputs must meet the condition: REF \((+)>\) REF \((-)\). \\
\hline REF ( - ) & Reference voltage ( - ) & Input & This is one of the input terminais for the reference voltage that is applied to the 256 R resistor ladder circuit. The other terminal is REF \((+)\) and the voltage levels of these two inputs must meet the condition: REF \((+)>\) REF ( - ). \\
\hline OE & Output enable signal & Input & The signal at this pin controls the digital output. When the signal is low-level, pins \(2^{-1} \sim 2^{-8}\) are in a floating state. When it is high-level, the data is output. \\
\hline \[
\begin{gathered}
2-1 \\
1 \\
2-8
\end{gathered}
\] & Digital signal & Output & The analog signal, which was input through \(\mathbb{N}_{0} \sim \mathbb{N}_{7}\), is converted to digital data and is output from these terminals. When OE is low-level, these terminals are floating. When OE is high-level, the converted digital data is output. The MSB is \(2^{-1}\) and the LSB is \(2^{-3}\). \\
\hline EOC & End of conversion signal & Output & This terminals is used to indicate the completion of an analog to digital conversion. It is reset by a START signal (highlevel to low-level) and is set on completion of the conversion (low-level to high-level). This output is normally used to generate an interrupt request for the CPU. \\
\hline START & Start conversion signal & Input & The input signal at this terminal is used to start a conversion cycle by setting the successive approximation register. The successive approximation register is reset by rising from low-level to high-level and conversion is started after being set by falling from high-level to low-level. \\
\hline CLK & Clock input & Input & The signal at this terminal is the basic clocking signal used to determine internal timing. \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(\mathrm{V}_{\mathrm{Cc}}\) & Supply voltage & \multirow{3}{*}{With respect to GND} & -0.3~7 & V \\
\hline \(V_{1}\) & Input voltage & & \(-0.3-\mathrm{V}_{\mathrm{CC}}+0.3\) & \(\checkmark\) \\
\hline Vo & Output voltage & & \(0 \sim V_{\text {cc }}\) & V \\
\hline Pd & Maximum power dissipation & Ta \(=25^{\circ} \mathrm{C}\) & 500 & mW \\
\hline Topr & Operating free-air temperature range & & \(0 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{T}_{\text {stg }}\) & Storage temperature range & & \(-65 \sim 150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(T \mathrm{~T}=0 \sim 70^{\circ} \mathrm{C}\right.\), unless otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{\text {cc }}\) & Supply voltage & 4.75 & 5 & 5.25 & V \\
\hline GND & Supply voltage & & 0 & & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & 2 & & \(V_{\text {cc }}\) & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & \(-0.3\) & & 0.8 & V \\
\hline \(V_{\text {REF }}(+)\) & Max of reference voltage ( + ) & & Vcc & \(\mathrm{V}_{\mathrm{CC}+0.1}\) & V \\
\hline \(V_{\text {REF }}(-)\) & Min of reference voltage (-) & \(-0.1\) & 0 & & V \\
\hline \(\triangle V_{\text {REF }}\) & Defferential of reference voltage & & 5.12 & 5.25 & V \\
\hline \(V_{1}(1 \mathrm{~N})\) & Analog input voltage & 0 & & VREF(+) & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%\right.\), unless otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{1} \mathrm{H}\) & High-level input voltage & \(V_{\text {IN (1) }}\) & \multirow{2}{*}{\(\mathrm{V}_{C C}=5 \mathrm{~V}\)} & 2 & & & \(v\) \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & \(\mathrm{V}_{\text {IN }}(0)\) & & & & 0.8 & V \\
\hline VOH & High-level output voltage & V OUT (1) & \(\mathrm{I}_{\mathrm{OH}}=-360 \mu \mathrm{~A}, \mathrm{Ta}=70^{\circ} \mathrm{C}\) & \(\mathrm{V}_{\mathrm{CC}-0.4}\) & & & V \\
\hline \(\mathrm{V}_{\text {OL }}\) & Low-level output voltage, \(2^{-1} \sim 2^{-8}\) output & \(V_{\text {OUT }}(0)\) & \(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\) & & & 0.45 & V \\
\hline \(\mathrm{V}_{\text {OL(EOC) }}\) & Low-level output voltage, EOC output & \(\mathrm{V}_{\text {OUT }}(0)\) & \(\mathrm{I}_{\mathrm{OL}}=1.2 \mathrm{~mA}\) & & & 0.45 & V \\
\hline \(\mathrm{I}_{\mathrm{IH}}\) & High-level input current & \(1 \mathrm{IN}(1)\) & \(\mathrm{V}_{\mathrm{IH}}=5.25 \mathrm{~V}\) & & & 1.0 & \(\mu \mathrm{A}\) \\
\hline \(1 / \mathrm{LL}\) & Low-level input current & \({ }^{1} \operatorname{IN}(0)\) & \(\mathrm{V}_{\text {L }}=0 \mathrm{~V}\) & & & \(-1.0\) & \(\mu \mathrm{A}\) \\
\hline Iozh & Off-state (high-impedance state) output current, \(2^{-1} \sim 2^{-8}\) output & Iout & \(\mathrm{V}_{0}=5 \mathrm{~V}\) & & & 3 & \(\mu \mathrm{A}\) \\
\hline Iozl & Off-state (Low-impedance state) current current, \(2^{-1} \sim 2^{-8}\) output & I Out & \(\mathrm{V}_{0}=0 \mathrm{~V}\) & & & -3 & \(\mu \mathrm{A}\) \\
\hline I Cc & Supply current from \(\mathrm{V}_{\text {CC }}\) input & & \(\mathrm{f}(\phi)=500 \mathrm{kHz}, \mathrm{Ta}=70^{\circ} \mathrm{C}\) & & & 1000 & \(\mu \mathrm{A}\) \\
\hline \(I_{\text {IZ }}\) & Off-state input current, ( \(\mathrm{IN}_{0} \sim 1 \mathrm{~N}_{7}\) input) & loff (+) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{1}=5 \mathrm{~V}\) & & & 200 & nA \\
\hline \(l_{12}\) & Off-state input current, ( \(I_{0} \sim \sim 1 N_{7}\) input & \(\operatorname{lofF}(-)\) & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}\) & & & -200 & nA \\
\hline & Conversion resolution & & & 8 & & & Bits \\
\hline & Linearity error & & & & \(\pm 1 / 4\) & \(\pm 1 / 2\) & LSB \\
\hline & Zero error & & & & \(\pm 1 / 4\) & \(\pm 1 / 2\) & LSB \\
\hline & Full-scale error & & & & \(\pm 1 / 4\) & \(\pm 1 / 2\) & LSB \\
\hline & Absolute precision & & & & & \(\pm 1\) & LSB \\
\hline \(\mathrm{R}_{\text {LADDER }}\) & Ladder resistances & & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\) & 1 & & & \(k \Omega\) \\
\hline Ci & Input capacitance & \(\mathrm{C}_{\text {IN }}\) & \(\mathrm{V}_{1}=\mathrm{GND}, \mathrm{V}_{\mathrm{O}}=25 \mathrm{mVrms}, \mathrm{f}=1 \mathrm{MHz}\) & & & 8 & pF \\
\hline Co & Output capacitance & Cout & \(\mathrm{V}_{\mathrm{O}}=\mathrm{GND}, \mathrm{V}_{\mathrm{O}}=25 \mathrm{mVrms}, \mathrm{f}=\mathrm{IMHz}\) & & & 12 & pF \\
\hline
\end{tabular}

\footnotetext{
Note 1. Current flowing into an IC is positive, and Min and Max show the absolute limit.
}

8-BIT 8-CHANNEL A-D CONVERTER

TIMING REQUIREMENTS \(\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {REP }(t)=}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }(-)}=\mathrm{GND}\right.\) unless otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline tw(start) & Start pulse width & tws & & 200 & & & ns \\
\hline \(t_{\text {w (ALE }}\) & ALE pulse width & \(t_{\text {Wale }}\) & & 200 & & & ns \\
\hline tsu(A) & Address setup time & ts & & 50 & & & ns \\
\hline th(A) & Address hold time & \(\mathrm{t}_{\mathrm{H}}\) & & 50 & & & ns \\
\hline \(\mathrm{fc}(\phi)\) & Clock frequency & \(f \mathrm{C}\) & & 10 & 640 & 1200 & kHz \\
\hline \(t \mathrm{C}(\phi)\) & Clock cycle & - & & 100 & 1.56 & 0.83 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Note 2. Input voltage level is \(\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=2 \mathrm{~V}\)

SWITCHING CHARACTERISTICS \(\left(T_{a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {REF }(t)}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }(-)}=\mathrm{GND}\right.\), unless otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(\mathrm{t}_{\text {PZX }}(\mathrm{OE}-\mathrm{DQ})\) & Propagation time from OE to output & \(t_{\text {HI, }} t_{\text {HO }}\) & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) & & & 250 & ns \\
\hline \(t_{\text {PXZ }}(O E-D C)\) & Propagation time from \(O E\) to output floating & \(\mathrm{tiH}_{\mathrm{IH}}, \mathrm{t}_{\mathrm{OH}}\) & & & & 250 & ns \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Cycle time & \(\mathrm{t}_{\mathrm{c}}\) & \(\mathrm{f}_{\mathrm{O}(\phi)}=640 \mathrm{kHz}\) & & & 114 & ns \\
\hline \(t \mathrm{~d}\) (EOC) & EOC dilay time & \(\mathrm{t}_{\mathrm{EOCO}}\) & & 1 & & 8 & \[
\begin{aligned}
& \text { Clook oycle } \\
& \text { time }
\end{aligned}
\]
time \\
\hline
\end{tabular}

TIMING DIAGRAM


VIDEO DISPLAY GENERATOR

\section*{DESCRIPTION}

The M5C6847P-1 is a color or monochrome television interface device, fabricated using N -channel silicon gate ED-MOS technology. The M5C6847P-1 has a 64-character (6-bit ASCII code) generator and memory interface.

\section*{FEATURES}
- Can be easily connected to the MELPS 85 series 8 -bit CPUs.
- Alphanumeric display: 4 modes
- Graphic display: 8 modes
- Can connect directly with the M51342P RF modulator
- Alphanumeric display: 32 characters per line by 16 lines
- Character generator for 64 ASCII characters
- Can be used with an external character generator
- Generates composite video signals
- Generates intensity signal Y, color signal R-Y ( \(\phi \mathrm{A}\) ) and B-Y ( \(\phi \mathrm{B}\) )
- Display RAM capacity (depends on mode): 512~6K bytes
- Single 5V power supply
- Interchangeable with the Motorola's MC6847P in pin configuration

\section*{APPLICATION}
- Microcomputer system or terminals using a color or monochrome CRT.

\section*{FUNCTION}

The picture on the television set is composed of the syn-

PIN CONFIGURATION (TOP VIEW)

chronization signals such as horizontal synchronization signal, vertical synchronization signal and color burst signal, and syncronizing serial data. M5C6847P-1 can generate these signals. The information or data to be shown on the


\title{
MITSUBISHI LSIs \\ M5C6847P-1
}
serial is sent to the RF modulator. The M5C6847P-1 performs these functions by reading the display memory in the order of the CRT scan, adding the required synchronization signals such as luminance signal, color signal and then transferring the data stream serially to the RF modulator.

\section*{OPERATION}

Address Outputs ( \(A_{12} \sim A_{0}\) )
Thirteen address lines are used by the M5C6847P-1 to access the display memory (refresh memory). The starting address of the display memory is located at the upper-left corner of the display screen. As the television sweeps from the left to right and top to bottom, the VDG increments the RAM display address. The address lines are TTL-compatible and may be forced in a high-impedance state when input \(\overline{\mathrm{MS}}\) goes low.
Data Input ( \(\mathrm{D}_{7} \sim \mathrm{D}_{0}\) )
Eight TTL-compatible data lines are used to input data from the display memory to be processed by the M5C 6847P-1. The data is interpreted and transformed into video analog level signals.
Video Output ( \(Y, \phi_{A}, \phi_{B}, C H B\) )
These video outputs are used to transfer luminance and color information of pictures displayed on television with standard NTSC systems. These outputs can be directly connected to the RF modulator M51342P.

\section*{Luminance Output (Y)}

The luminance output is a 6-level analog output. The six level analog outputs contain composite, blank, and four levels of video intensity.
Chrominance Output ( \(\phi_{\mathrm{A}}\) )
The chrominance output \(\phi_{A}\) is a 3-level analog output.
The signal is used in combination with \(\phi_{B}\) and \(Y\) to specify
one of eight colors.
Chrominance Output ( \(\phi_{\mathbf{B}}\) )
The chrominance output \(\phi_{\mathrm{B}}\) is a 4-level analog output. These levels of the signal are used in combination with \(\phi_{A}\) and \(Y\) to specify one of eight colors. The other level is used to specify the time of the color burst reference signal.

\section*{Chroma Bias Output (CHB)}

The chroma bias output is a single level analog output that provides the DC reference for chrominance outputs.

\section*{Synchronization Input (MS, CLK)}

Memory Select Input ( \(\overline{\mathrm{MS}}\) )
This is a TTL compatible input. When it goes low-level, address outputs \(\left(A_{12} \sim A_{0}\right)\) are forced in high-impedance state. When other devices such as the CPU access the display memory, it must be kept at low-level to prevent interference.

\section*{Clock input (CLK)}

The clock input requires a 3.579545 MHz clock with a duty cycle of \(50 \pm 5 \%\). The M51342P RF modulator may
be used to supply the 3.579545 MHz clock.
Synchronization output ( \(\overline{\mathbf{F S}}, \overline{\mathrm{HS}}, \overline{\mathbf{R P}}\) )
The synchronization outputs \(\overline{F S}, \overline{H S}\) and \(\overline{R P}\) are TTL-compatible and provide circuits, exterior to the M5C6847P-1 states.

Table 1 Operation modes
\begin{tabular}{|c|c|c|c|c|c|c|l|}
\hline\(\overline{\mathrm{A}} / \mathrm{G}\) & \(\overline{\mathrm{A}} / \mathrm{S}\) & \(\overline{\mathrm{INT}} / \mathrm{EXT}\) & INV & \(\mathrm{GM}_{2}\) & \(\mathrm{GM}_{1}\) & \(\mathrm{GM}_{0}\) & \multicolumn{1}{|c|}{ Mode } \\
\hline 0 & 0 & 0 & 0 & X & X & X & Internal alphanumerics \\
\hline 0 & 0 & 0 & 1 & X & X & X & Internal alphanumerics inverted \\
\hline 0 & 0 & 1 & 0 & X & X & X & External alphanumerics \\
\hline 0 & 0 & 1 & 1 & X & X & X & External alphanumerics inverted \\
\hline 0 & 1 & 0 & X & X & X & X & Semigraphics 4 \\
\hline 0 & 1 & 1 & X & X & X & X & Semigraphics 6 \\
\hline 1 & X & X & X & 0 & 0 & 0 & \(64 \times 64\) Color graphics \\
\hline 1 & X & X & X & 0 & 0 & 1 & \(128 \times 64\) Graphics \\
\hline 1 & X & X & X & 0 & 1 & 0 & \(128 \times 64\) Color graphics \\
\hline 1 & X & X & X & 0 & 1 & 1 & \(128 \times 96\) Graphics \\
\hline 1 & X & X & X & 1 & 0 & 0 & \(128 \times 96\) Color graphics \\
\hline 1 & X & X & X & 1 & 0 & 1 & \(128 \times 192\) Graphics \\
\hline 1 & X & X & X & 1 & 1 & 0 & \(128 \times 192\) Color graphics \\
\hline 1 & X & X & X & 1 & 1 & 1 & \(256 \times 192\) Graphics \\
\hline
\end{tabular}

Note 1: \(X\) is "don't care" bit
Table 2 Alphanumeric mode display memory, color and display element
\begin{tabular}{|c|c|c|c|}
\hline Mode & Memory capacity (bits) & Color & Display elements \\
\hline Internal alphanumerics & \(512 \times 8\) & 2 &  \\
\hline External alphanumerics & \(512 \times 8\) & 2 &  \\
\hline Semigraphics 4 & \(512 \times 8\) & 8 &  \\
\hline Semigraphics 6 & \(512 \times 8\) & 4 &  \\
\hline
\end{tabular}

Table 3 Graphic mode display memory, color and display element
\begin{tabular}{|l|c|c|l|}
\hline \multicolumn{1}{|c|}{ Mode } & \begin{tabular}{c} 
Memory \\
capacity \\
(bits)
\end{tabular} & Color & Display elements \\
\hline \(64 \times 64\) Color graphics & \(1 \mathrm{~K} \times 8\) & 4 & \(64 \times 64\) \\
\hline \(128 \times 64\) Graphics & \(1 \mathrm{~K} \times 8\) & 2 & \(128 \times 64\) \\
\(128 \times 64\) Color graphics & \(2 \mathrm{~K} \times 8\) & 4 & \\
\hline \(128 \times 96\) Graphics & \(2 \mathrm{~K} \times 8\) & 2 & \(128 \times 96\) \\
\(128 \times 96\) Color graphics & \(3 \mathrm{~K} \times 8\) & 4 & \\
\hline \(128 \times 192\) Graphics & \(3 \mathrm{~K} \times 8\) & 2 & \(128 \times 192\) \\
\(128 \times 192\) Color graphics & \(6 \mathrm{~K} \times 8\) & 4 & \\
\hline \(256 \times 192\) Graphics & \(6 \mathrm{~K} \times 8\) & 2 & \(256 \times 192\) \\
\hline
\end{tabular}

\section*{VIDEO DISPLAY GENERATOR}

\section*{Field synchronization output ( \(\overline{\mathrm{FS}}\) )}

The high to low transition of the \(\overline{F S}\) output coincides with the end of active display area. The low to high transition of \(\overline{\mathrm{FS}}\) coincides with the trailing edge of the vertical synchronization pulse. The CPU should not access display memory while \(\overline{F S}\) is at low-level to avoid undesired flicker on the screen.

\section*{Horizontal synchronization output ( \(\overline{\mathrm{HS}}\) )}

This signal is used for horizontal synchronization on the CRT. A fall from high-level to low-level indicates the leading edge of the horizontal synchronization signal.
Row preset output ( \(\overline{\mathrm{RP}}\) )
This signal can be used when an external character generator ROM that is used with the VDG. An external 4-bit binary counter must also be added to supply row selection.

The counter is clocked by the \(\overline{\mathrm{HS}}\) signal and cleared by the \(\overline{\mathrm{RP}}\) signal. See Table 4 (2) for details.
Mode Control Inputs ( \(\overline{\mathrm{A}} / \mathrm{G}, \overline{\mathrm{A}} / \mathrm{S}, \overline{\mathrm{INT}} / E X T, \mathrm{GM}_{2}\), \(\mathbf{G M}_{1}, \mathbf{G M}_{0}\), CSS and INV)
These eight TTL-compatible input signals are used to determine and control the operational modes of the M5C6847P-
1. Outline and details of the operational modes are shown in Table 1~3.

\section*{Alphanumeric mode}

A screen in the alphanumeric mode is composed of 32 characters \(\times 16\) lines. Each character occupies space equivalent to an \(8 \times 12\) dot matrix. The internal character generator can generate 64 characters ( 6 -bit ASCII). Each character is formed by a \(5 \times 7\) dot matrix. The low-order 6 bits of the 8 -bit data input are used to select 1 of 64 characters and the remaining 2 bits can be used to implement the CSS and INV signal inputs. Operation in this mode requires a display memory of a least 512 bytes.

\section*{Semigraphic 4 mode}

A screen in the semigraphics 4 mode is composed of \(64 \times\) 32 display elements. A display element is a \(4 \times 6\) dot matrix; that is to say, each \(8 \times 12\) character dot matrix is split into 4 display elements, each display element being a \(4 \times 6\) dot matrix. The low-order 4 bits of the 8 -bit data input correspond to the 4 display elements of a character. Three data bits of the remaining 4 bits may be used to select one of eight colors for the entire character box. The extra bit is available to switch the operation mode. Operation in this mode requires a display memory of at least 512 bytes. Semigraphics 6 mode
A screen in the semigraphics 6 mode is composed of \(64 \times\) 48 display elements. A display element is a \(4 \times 4\) dot matrix; that is to say, each \(8 \times 12\) character dot matrix is split into 6 display elements, each display element being a \(4 \times 4\) dot matrix. The low-order 6 bits of the 8 -bit data input to the 6 display elements of a character and the remaining 2 bits are used to determine color. Operation in this mode re-
quires a display memory of at least 512 bytes.

\section*{Full Graphic Modes}

There are 8 full graphic modes. The border color (green or white) is selected by the level of the CSS signal. The CSS pin selects one of two sets of four colors in the four color graphic modes.
Color Graphic Mode \(64 \times 64\)
A screen in the \(64 \times 64\) color graphic mode is composed of \(64 \times 64\) display elements. Each display element can be 1 of 4 colors. Operation in this mode requires a display memory of at least 1024 bytes.
Graphic mode \(128 \times 64\)
A screen in the \(128 \times 64\) graphic mode is composed of \(128 \times 64\) display elements. Each display element can be green or white depending on the level of the CSS signal. Operation in this mode requires a display memory of at least 1024 bytes.
Color graphic mode \(128 \times 64\)
A screen in the \(128 \times 64\) color graphic mode is composed of \(128 \times 64\) display elements. Each display element can be 1 of 4 colors. Operation in this mode requires a display memory of at least 2048 bytes.
Graphic mode \(128 \times 96\)
A screen in the \(128 \times 96\) graphic mode is composed of 128 x 96 picture elements. Each display element can be geeen or white depending on the level of the CSS signal. Operation in this mode requires a display memory of at least 2048 bytes.

\section*{Color graphic mode \(128 \times 96\)}

A screen in the \(128 \times 96\) color graphic mode is composed of \(128 \times 96\) display elements. Each display element can be 1 of 4 colors. Operation in this mode requires a display memory of at least 3072 bytes.
Graphic mode \(128 \times 192\)
A screen in the \(128 \times 192\) graphic mode is composed of \(128 \times 192\) display elements. Each display element can be green or white depending on the level of the CSS signal. Operation in this mode requires a display memory of at least 3072 bytes.
Color graphic mode \(128 \times 192\)
A screen in the \(128 \times 192\) color graphic mode is composed of \(128 \times 192\) display elements. Each picture element can be 1 of 4 colors. Operation in this mode requires a display memory of at least 6144 bytes.
Graphic mode \(256 \times 192\)
A screen in the \(256 \times 192\) graphic mode is composed of \(256 \times 192\) display elements. Each display element can be green or white depending on the level of the CSS signal. Operation in this mode requires a display memory of at least 6144 bytes.

Details of the 8 graphic modes are shown in Table 4 which gives more information in an easy to understand form.

Table 4 Operational characteristics in the various graphic modes


\section*{y01743N39 גV7dSIG 03aI^}

\section*{Internal Character Generator}

The M5C6847P-1 generates the 64 standard ASCII characters in a \(5 \times 7\) dot matrix form. It generates the 64 standard ASCII characters according to a 6 -bit code. The code for each character is showed in Table 5.

Table 5 M5C6847P-1 character set
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{Code} & \multirow{2}{*}{Character} \\
\hline & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{0}\) & \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & (a) \\
\hline 0 & 0 & 0 & 0 & 0 & 1 & A \\
\hline 0 & 0 & 0 & 0 & 1 & 0 & B \\
\hline 0 & 0 & 0 & 0 & 1 & 1 & C \\
\hline 0 & 0 & 0 & 1 & 0 & 0 & D \\
\hline 0 & 0 & 0 & 1 & 0 & 1 & E \\
\hline 0 & 0 & 0 & 1 & 1 & 0 & F \\
\hline 0 & 0 & 0 & 1 & 1 & 1 & G \\
\hline 0 & 0 & 1 & 0 & 0 & 0 & H \\
\hline 0 & 0 & 1 & 0 & 0 & 1 & 1 \\
\hline 0 & 0 & 1 & 0 & 1 & 0 & J \\
\hline 0 & 0 & 1 & 0 & 1 & 1 & K \\
\hline 0 & 0 & 1 & 1 & 0 & 0 & L \\
\hline 0 & 0 & 1 & 1 & 0 & 1 & M \\
\hline 0 & 0 & 1 & 1 & 1 & 0 & N \\
\hline 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 & 0 & 0 & \(P\) \\
\hline 0 & 1 & 0 & 0 & 0 & 1 & Q \\
\hline 0 & 1 & 0 & 0 & 1 & 0 & R \\
\hline 0 & 1 & 0 & 0 & 1 & 1 & S \\
\hline 0 & 1 & 0 & 1 & 0 & 0 & T \\
\hline 0 & 1 & 0 & 1 & 0 & 1 & \(\cup\) \\
\hline 0 & 1 & 0 & 1 & 1 & 0 & \(\checkmark\) \\
\hline 0 & 1 & 0 & 1 & 1 & 1 & W \\
\hline 0 & 1 & 1 & 0 & 0 & 0 & \(X\) \\
\hline 0 & 1 & 1 & 0 & 0 & 1 & Y \\
\hline 0 & 1 & 1 & 0 & 1 & 0 & \(Z\) \\
\hline 0 & 1 & 1 & 0 & 1 & 1 & 〔 \\
\hline 0 & 1 & 1 & 1 & 0 & 0 & \} \\
\hline 0 & & & 1 & 0 & 1 & ) \\
\hline 0 & & & 1 & 1 & 0 & \(\uparrow\) \\
\hline 0 & 1 & & 1 & 1 & 1 & \(\leftarrow\) \\
\hline
\end{tabular}
\begin{tabular}{|cccccc|c|}
\hline & & \multicolumn{6}{c|}{ Code } & & & Character \\
\cline { 1 - 7 }\(D_{5}\) & \(D_{4}\) & \(D_{3}\) & \(D_{2}\) & \(D_{1}\) & \(D_{0}\) & \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & \(S P\) \\
1 & 0 & 0 & 0 & 0 & 1 & \(\prime\) \\
1 & 0 & 0 & 0 & 1 & 0 & \("\) \\
1 & 0 & 0 & 0 & 1 & 1 & \(\#\) \\
1 & 0 & 0 & 1 & 0 & 0 & \(\$\) \\
1 & 0 & 0 & 1 & 0 & 1 & \(\%\) \\
1 & 0 & 0 & 1 & 1 & 0 & \(\&\) \\
1 & 0 & 0 & 1 & 1 & 1 &, \\
1 & 0 & 1 & 0 & 0 & 0 & \((\) \\
1 & 0 & 1 & 0 & 0 & 1 & \()\) \\
1 & 0 & 1 & 0 & 1 & 0 & \(*\) \\
1 & 0 & 1 & 0 & 1 & 1 & + \\
1 & 0 & 1 & 1 & 0 & 0 &, \\
1 & 0 & 1 & 1 & 0 & 1 & - \\
1 & 0 & 1 & 1 & 1 & 0 &. \\
1 & 0 & 1 & 1 & 1 & 1 & \(/\) \\
1 & 1 & 0 & 0 & 0 & 0 & 0 \\
1 & 1 & 0 & 0 & 0 & 1 & 1 \\
1 & 1 & 0 & 0 & 1 & 0 & 2 \\
1 & 1 & 0 & 0 & 1 & 1 & 3 \\
1 & 1 & 0 & 1 & 0 & 0 & 4 \\
1 & 1 & 0 & 1 & 0 & 1 & 5 \\
1 & 1 & 0 & 1 & 1 & 0 & 6 \\
1 & 1 & 0 & 1 & 1 & 1 & 7 \\
1 & 1 & 1 & 0 & 0 & 0 & 8 \\
1 & 1 & 1 & 0 & 0 & 1 & 9 \\
1 & 1 & 1 & 0 & 1 & 0 & \(:\) \\
1 & 1 & 1 & 0 & 1 & 1 & \(;\) \\
1 & 1 & 1 & 1 & 0 & 0 & \(<\) \\
1 & 1 & 1 & 1 & 0 & 1 & \(=\) \\
1 & 1 & 1 & 1 & 1 & 0 & \(>\) \\
1 & 1 & 1 & 1 & 1 & 1 & \(?\) \\
\hline
\end{tabular}

\section*{EXAMPLE OF DISPLAY ON CRT}

The M5C6847P-1 can be used to generate characters for display on a video screen. An example of a display is shown in Fig. 1.


Fig. 1 Example of a display by a M5C6847P-1

\section*{APPLICATION EXAMPLE}

One example of interfacing a M5C6847P-1 with a television set for home use is shown in Fig. 2. A M5L8085AP is used as the CPU in the example shown. The CPU executes the programs to control display and write the information for one screen into display memory. The M5C6847P-1 performs the main functions of interfacing with the CRT such as synchronizing scan, reading the display information from the display memory while adding necessary synchronization signals and sending to the RF modulator.


Fig. 2 Application example using the M5C6847P-1

A schematic for using the M5C6847P-1 with the M51342P RF modulator is shown in Fig. 3. M51342 requires \(\pm 5 \mathrm{~V}\) power supplies. The video signal and chroma signal from the M5C6847P-1 can be modulated with the sound signal to form a RF signal that appears the same as the television antenna input signal. The video amp circuit to
enable direct connection to a M5C6847P-1 is shown in Fig. 4. This can be connected to the monochrome video monitor. In this case, the inpedance is \(75 \Omega\).

Four levels of brightness (black, low, medium and high) can display a clear picture.


Fig. 3 Schematic for using the M51342P (RF modulator) with the M5C6847P-1


Fig. 4 Video amp circuit

\section*{Data and Display Relation}

The relation between data and 5 display modes is shown in
Table 6.
Table 6 Data and display relation
\begin{tabular}{|c|c|c|}
\hline Mode & Data & Display \\
\hline Character &  &  \\
\hline Semigraphic 4 &  & \begin{tabular}{|l|l|}
\hline\(D_{1}\) & \(D_{0}\) \\
\hline\(D_{2}\) & \(D_{3}\) \\
\hline
\end{tabular}\(\quad\) Display element \\
\hline Semigraphic 6 &  & \[
\begin{array}{|l|l|}
\hline D_{1} & D_{0} \\
\hline D_{3} & D_{2} \\
\hline D_{5} & D_{4} \\
\hline
\end{array} \quad \text { Display element }
\] \\
\hline Color-graphic (4 colors) &  &  \\
\hline Graphic (2 colors) &  &  \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|l|l|l|c|c|}
\hline Symbot & \multicolumn{1}{|c|}{ Parameter } & Conditions & Limits & Unit \\
\hline\(V_{\mathrm{CC}}\) & Supply voltage & & \(-0.3 \sim 7\) & V \\
\hline \(\mathrm{~V}_{1}\) & Input voltage & With respect to \(\mathrm{V}_{\mathrm{SS}}\) & \(-0.3 \sim 7\) & V \\
\hline \(\mathrm{~V}_{0}\) & Output voltage & & \(-0.3 \sim 7\) \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1000 & V \\
\hline Topr & Operating free-air temperature range & & \(0-70\) & mW \\
\hline Tstg & Storage temperature range & & \(-65 \sim 150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\operatorname{Ta}=0 \sim 70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.75 & 5 & 5.25 & V \\
\hline \(\mathrm{V}_{\mathrm{ss}}\) & Supply voltage & & 0 & & \(\checkmark\) \\
\hline \(\mathrm{V}_{1 \mathrm{H}(\phi)}\) & High-level input voltage, clock & 2.4 & & \(V_{C C}\) & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & 2 & & \(V_{C C}\) & V \\
\hline \(V_{\text {IL }}(\phi)\) & Low-level input voltage, clock & \(-0.3\) & & 0.4 & V \\
\hline \(\mathrm{V}_{\text {IL. }}\). & Low-level input voltage & \(-0.3\) & & 0.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VOH & High-level output voltage, except for \(\phi_{A}, \phi_{B}, Y\), and CHB output & \(V_{S S}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) & 2.4 & & & V \\
\hline VOL & Low-level output voltage, except for \(\phi_{\mathrm{A}}, \phi_{\mathrm{B}}, Y\) and CHB output & \(V_{S S}=0 \mathrm{~V}, 10 \mathrm{~L}=1.6 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) & & & 0.4 & V \\
\hline \(\mathrm{I}_{\mathrm{IH}}\) & High-level input current & \(V_{S S}=0 \mathrm{~V}, \mathrm{~V}_{1}=5.25 \mathrm{~V}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline 1 lL & Low-level output current & \(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline loz & Output floating leak current & \(\mathrm{V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{1}=0.4 \mathrm{~V}, \mathrm{MS}=0.4 \mathrm{~V}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{CC}}\) & Supply current from \(\mathrm{V}_{\mathrm{CC}}\) & \(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}\) & & & 150 & mA \\
\hline Ci & Input capacitance & \multirow[b]{2}{*}{\(V_{1}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}\)} & & & 10 & pF \\
\hline \(\mathrm{C}_{0}\) & Output capacitance & & & & 20 & pF \\
\hline \(\mathrm{V}_{\text {CHB }}\) & Chroma bias voltage & \multirow{14}{*}{\(V_{S S}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega\)} & & \(0.6 \mathrm{~V}_{\mathrm{CC}}\) & & V \\
\hline \(V_{\phi A, H}\) & \(\phi_{\text {A }}\) chrominance high-level output voltage & & & \(\mathrm{V}_{\mathrm{CHB}}+\) \(0.16 V_{O C}\) & & V \\
\hline \(V_{\phi A, M}\) & \(\phi_{A}\) chrominance medium-level output voltrge & & & \(\mathrm{V}_{\text {chi }}\) & & \(\checkmark\) \\
\hline \(V_{\phi A}\), L & \(\phi_{\text {A }}\) chrominance low-level output voltage & & & \[
\left\lvert\, \begin{aligned}
& V_{\mathrm{CHB}}- \\
& 0.16 \mathrm{~V}_{\mathrm{CC}}
\end{aligned}\right.
\] & & V \\
\hline \(V_{\phi B .}{ }^{\text {H }}\) & \(\phi_{\mathrm{B}}\) chrominance high-level output voltage & & & \[
\left\lvert\, \begin{aligned}
& V_{\mathrm{CHB}}+ \\
& 0.16 \mathrm{~V}_{\mathrm{CC}}
\end{aligned}\right.
\] & & V \\
\hline \(V_{\phi B}, \mathrm{M}\) & \(\phi_{\mathrm{B}}\) chrominance medium-level output voltage & & & \(\mathrm{V}_{\mathrm{CHB}}\) & & v \\
\hline \(V_{\phi B, \mathrm{~B}}\) & \(\phi_{\mathrm{B}}\) chrominance burst-level output voltage & & & \(\mathrm{V}_{\mathrm{CHB}}\) \(0.08 \mathrm{~V}_{\mathrm{CC}}\) & & V \\
\hline \(V_{\phi B, L}\) & \(\phi_{B}\) chrominance low-level output voltage & & & \[
\left|\begin{array}{l}
V_{\mathrm{CHB}}- \\
0.16 \mathrm{~V}_{\mathrm{CC}}
\end{array}\right|
\] & & V \\
\hline VYSYNC & Luminance sync output voltage & & & \(0.74 \mathrm{~V}_{\mathrm{CC}}\) & & \(\checkmark\) \\
\hline VYbLANK & Luminance blank output voltage & & & 0.85
\(V_{Y S Y N C}\) & & V \\
\hline V Yblack & Luminance black output voltage & & & \[
\begin{gathered}
0.81 \\
V_{Y S Y N C}
\end{gathered}
\] & & V \\
\hline \(V_{Y W}(H)\) & White luminance high-level output voltage & & & \[
\begin{array}{|c|}
0.62 \\
V_{Y S Y N G}
\end{array}
\] & & V \\
\hline \(V_{Y W}(M)\) & White luminance medium-level output voltage & & & \[
\begin{array}{|c|}
\hline 0.69 \\
V_{\text {YSYNG }} \\
\hline
\end{array}
\] & & V \\
\hline \(V_{Y W}(L)\) & White luminance low-level output voltage & & & \[
\begin{gathered}
0.77 \\
V_{Y S Y N C}
\end{gathered}
\] & & V \\
\hline
\end{tabular}

VIDEO DISPLAY GENERATOR

TIMING REQUIREMENTS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{f}_{\mathrm{C}(\phi)}\) & Clock frequency & & 3.579535 & 3.579545 & 3.579555 & MHz \\
\hline \(\mathrm{f}_{\text {DUTY }}\) & Clock duty ratio & & 45 & 50 & 55 & \% \\
\hline \(\mathrm{tr}_{(\phi)}\) & Clock rise time & & & & 10 & ns \\
\hline \(\mathrm{t}_{\mathrm{f}(\phi)}\) & Clock fall time & & & & 10 & ns \\
\hline \(\mathrm{ta}_{\mathrm{a}}(\mathrm{A}-\mathrm{D})\) ! & Address access time of display memory & Internal character mode & & & 900 & ns \\
\hline \(\mathrm{ta}_{\mathrm{a}}(\mathrm{A}-\mathrm{D}) \mathrm{E}\) & Address access time of display memory + Address access time of external character ROM & External character mode & & & 900 & ns \\
\hline
\end{tabular}

\section*{SWITCHING CHARACTERISTICS}

Composite video and chroma ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{t}_{\mathrm{W}}\) (YSYNO) & Luminance output synchronization signal pulse width & & & 4.89 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{W}}\) (YFP) & Luminance output front pot signal pulse width & & & 1.96 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{w}}\) (YHBLANK) & Luminance output horizontal blank signal pulse width & & & 11.73 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{r}}\) (YHSYNC) & \multicolumn{2}{|l|}{Luminance output horizontal synchronization signal rise time} & & & 250 & ns \\
\hline \(\mathrm{t}_{\mathrm{f}}\) (YHSYNC) & \multicolumn{2}{|l|}{Luminance output horizontal synchronization signal fall time} & & & 250 & ns \\
\hline \(\mathrm{t}_{\mathrm{r}}\) (YHBLANK) & Luminance output horizontal blank signal rise time & & & & 340 & ns \\
\hline \(\mathrm{t}_{\mathrm{f}}\) (YHBLANK) & Luminance output horizontal blank signal fall time & & & & 340 & ns \\
\hline
\end{tabular}

\section*{CHROMA}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\operatorname{tr}_{(\phi A)}\) & \(\phi_{A}\) chrominance output rise time & & & 60 & & ns \\
\hline \(\mathrm{t}_{\mathrm{f}}(\phi \mathrm{A})\) & \(\phi_{A}\) chrominance output fall time & & & 60 & & ns \\
\hline \(\operatorname{tr}(\phi \mathrm{B})\) & \(\phi_{\mathrm{B}}\) chrominance output rise time & & & 60 & & ns \\
\hline \(\mathrm{t}_{\mathrm{f}}(\phi \mathrm{B})\) & \(\phi_{\mathrm{B}}\) chrominance output fall time & & & 60 & & ns \\
\hline \(\mathrm{t}_{\text {PHL (SYNC-BURST) }}\) & \(\phi_{\mathrm{B}}\) chrominance output propagation time after luminance syncronization signal output & & & 980 & & ns \\
\hline \(t_{w}\) (BURST) & \(\phi_{\mathrm{B}}\) chrominance output burst signal puise width & & & 2.93 & & \(\mu \mathrm{s}\) \\
\hline \(\operatorname{tr}\) (BURST) & \(\phi_{\mathrm{B}}\) chrominance output burst signal rise time & & & 60 & & ns \\
\hline \(\mathrm{t}_{\mathrm{f}}\) (BURST) & \(\phi_{\mathrm{B}}\) chrominance output burst signal fall time & & & 60 & & ns \\
\hline \(\mathrm{t}_{\mathrm{PHL}}(\mathrm{Y}-\mathrm{CH})\) & \multirow[t]{2}{*}{Chrominance propagation time after luminance output} & & & 0 & & ns \\
\hline \(\mathrm{t}_{\text {PLH }}(Y-\mathrm{CH})\) & & & & & & \\
\hline
\end{tabular}

MISCELLANEOUS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{t}_{\mathrm{W}}\) (FS) & Field syncronization pulse width & & & 2.03 & & ms \\
\hline \(\mathrm{t}_{\mathrm{w}}\) (RP) & Row preset pulse width & & & 980 & & ns \\
\hline \(\mathrm{t}_{\text {PHL }}\) (HS-RP) & \(\overline{\mathrm{RP}}\) propagation time after \(\overline{\mathrm{HS}}\) & & & 980 & & ns \\
\hline \(\mathrm{t}_{\mathrm{W} \text { ( } \mathrm{HS} \text { ) }}\) & Horizontal syncronization pulse width & & & 4.9 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{w}}(\mathrm{CH})\) & Character width & & & 1.12 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{w}}\) (DOT) & Dot width & & & 140 & & ns \\
\hline
\end{tabular}

TIMING DIAGRAM
Display memory access


Composite video and chroma


Miscellaneous timing


\section*{MITSUBISHI \\ ELECTRIC}

\section*{DESCRIPTION}

The M5L8041A-XXXP is a general-purpose, programmable interface device deisgned for use with a variety of 8 -bit microcomputer systems. This device is fabricated using N -channel silicon-gate ED-MOS technology.

\section*{FEATURES}
- Mask ROM: . . . . . . . . . . . . . . . . . . . . 1024 -word by 8 -bit
- Static RAM : . . . . . . . . . . . . . . . . . . . 64-word by 8 -bit
- 18 programmable I/O pins
- Asynchronous data register for interface to master processor
- 8-bit CPU, ROM, RAM, I/O, timer, clock and low power standby mode
- Single 5V supply
- Alternative to custom LSI
- Interchangeable with Intel's 8041A in function, electrical characteristics and pin configuration

\section*{APPLICATION}
- Alternative to custom LSI for peripheral interface

\section*{FUNCTION}

The M5L8041A-XXXP contains a small stand-alone microcomputer.

When it is used as a peripheral controller, it is called the slave computer in contrast to the master processor. These two devices can transfer the data alternatively through the buffer register between them. The M5L8041A-XXXP contains the buffer register to use this LSI as a slave computer, and can be accessed the same as other standard peripheral
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{PIN CONFIGURATION (TOP VIEW)} \\
\hline TESTPINO \(\mathrm{T}_{0} \rightarrow\) & & 40 Vcc & \\
\hline CLOCK \(1 \quad \mathrm{X}_{1} \rightarrow\) 2 & & 39 \(-T_{1}\) & TEST PIN 1 \\
\hline CLOCK \(2 \quad \mathrm{X}_{2} \rightarrow 3\) & & \(38{ }^{3} \leftrightarrow \mathrm{P}_{27} / \mathrm{D}\) & \\
\hline RESET \(\overline{\text { RESET }} \rightarrow 4\) & & 37 \(\leftrightarrow \mathrm{P}_{26}\) & InPut/ \\
\hline SINGLE STEP \(\overline{S S} \rightarrow 5\) & & \(36 \leftrightarrow \mathrm{P}_{25}\) & OUTPUT \\
\hline CHIP SELECT \(\bar{s} \rightarrow\) 国 & & \(35 \leftrightarrow \mathrm{P}_{24} / 0\) & \\
\hline  & & (34 \(\leftrightarrow \mathrm{P}_{17}\) & \\
\hline \(\underset{\text { READ }}{\text { NOTE }}\) & \(\frac{3}{6}\) & \(33 \leftrightarrow P_{16}\) & \\
\hline address \(A_{0} \rightarrow 9\) & \[
\] & \(32 \rightarrow P_{15}\) & \\
\hline WRITE \(\bar{W} \rightarrow 10\) & \[
\frac{8}{5}
\] & 31 \(\leftrightarrow P_{14}\) & InPut/ \\
\hline SYNCHRONIZED SIGNAL SYNC ¢ - & \[
\stackrel{>}{\underset{\sim}{x}}
\] & \(30 ¢ \mathrm{P}_{13}\) & OUTPUT
PORT1 \\
\hline \(\mathrm{DQ}_{0} \leftrightarrow 12\) & & 29 \(¢ \mathrm{P}_{12}\) & \\
\hline \(\mathrm{DQ} \mathrm{Q}^{\text {c }}\) & & \(28 \rightarrow \mathrm{P}_{1}\) & \\
\hline \(\mathrm{DQ}_{2} \rightarrow\) (14) & & 27 \(\rightarrow \mathrm{P}_{10}\) & \\
\hline data bus \(\mathrm{DQ}_{3} \leftrightarrows 15\) & & \(26 . \mathrm{VDD}\) & (5V) \\
\hline DATA BUS \(\mathrm{DQ}_{4} \leftrightarrow 16\) & & \(25 \rightarrow P R\) & 10 \\
\hline \(\mathrm{DQ}_{5} \rightarrow\) 17 & & 24] \(\rightarrow \mathrm{P}_{23}\) & CONTRO \\
\hline 118 & & \(23 \leftrightarrow \mathrm{P}_{22}\) & input/ \\
\hline \(\mathrm{DQ}_{7} \leftrightarrows\) & & \(22 \rightarrow \mathrm{P}_{21}\) & OUTPUT
PORT 2 \\
\hline (ov) \(\mathrm{V}_{\text {ss }}\) 20 & & 21] \(\leftrightarrow P_{20}\) & \\
\hline \multicolumn{4}{|r|}{Package Outline 40P1} \\
\hline & & Note 1: Con & to \(V_{S S}\) in the g condition. \\
\hline
\end{tabular}
devices. Because M5L8041A-XXXP is a complete microcomputer, it is easy to develop a user-oriented mask-programmed peripheral LSI only by changing control software.


PIN DESCRIPTION
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or output & Function \\
\hline \(\mathrm{V}_{\text {SS }}\) & Ground & - & Connected to a 0 V supply (ground) \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Main power supply & - & Connected to a 5 V supply \\
\hline VDo & Power supply & - & \begin{tabular}{l}
1 Connected to a 5 V supply \\
2 Used as a memory hold supply when \(V_{C C}\) is cut off
\end{tabular} \\
\hline PROG & Program & Out & Serves as the strobe signal when an M5L8243P I/O expander is used \\
\hline \(\mathrm{P}_{10} \sim \mathrm{P}_{17}\) & Port 1 & In/out & \begin{tabular}{l}
Quaisi-bidirectional port. When used as an input port, FF 16 must first be output to this prot. \\
After resetting, however, when not used afterwards as an output port, this is not necessary.
\end{tabular} \\
\hline \(\mathrm{P}_{20} \sim \mathrm{P}_{27}\) & Port 2 & In/out & \begin{tabular}{l}
1 The same as port 1 \\
\(2 P_{20} \sim P_{23}\) are used when an M5L8243P I/O port expander is used
\end{tabular} \\
\hline \(\mathrm{DQ}_{0}-\mathrm{DQ}_{7}\) & Data bus & In/out & Serves as a sync signal for read and write operations to and from the bidirectional bus. Data remains latched. \\
\hline \(T_{0}\) & Test pin 0 & In & Provides external control of conditional program jumps (JTO/JNTO instructions). \\
\hline \(\mathrm{T}_{1}\) & Test pin 1 & In & \begin{tabular}{l}
1 Provides external control of conditional program jumps (JT1/JNT1 instructions). \\
2 Can serve as the input pin for the event counter (STRT CNT instructions).
\end{tabular} \\
\hline \(\bar{s}\) & Chip select input & In & Chip select input for data bus control \\
\hline \(\bar{R}\) & Read enable signal & In & Serves as the read signal when the master CPU is accepting data on the data bus from the M5L8041A-XXXP. \\
\hline W & Write enable signal & In & Serves as the write signal when the master CPU is outputting data from the bus to the M5L8041A-XXXP. \\
\hline RESET & Reset & In & CPU initialization input \\
\hline SYNC & Sync signal output & Out & Output 1 time for each machine cycle \\
\hline A0 & Address input & In & An address input used to indicate whether the signal on the data bus is data or a command \\
\hline Ss & Single step & In & Used to halt the execution of a command by the CPU. When used in combination with the SYNC signal, the command execution of the CPU can be halted every instruction to enable single step operation. \\
\hline EA & External access & in & Normally maintained at OV \\
\hline \(\mathrm{X}_{1}, \mathrm{X}_{2}\) & Crystal inputs & In & An internal clock circuit is provided so that by connecting an RC circuit or crystal to these input pins the clock frequency can be determined. Pins \(X_{1}\) and \(X_{2}\) can also be used to input an external clock signal. \\
\hline
\end{tabular}

\section*{UNIVERSAL PERIPHERAL INTERFACE}

\section*{BASIC FUNCTION BLOCKS}

\section*{Program Memory (ROM)}

The M5L8041A-XXXP contains 1024 bytes of ROM. The program for the users application is stored in this ROM. Addresses \(0,3,7\) of the ROM are reserved for special functions. Table 1 shows the meaning and function of these three special addresses.

Table 1 Reserved, defined addresses and their meanings and functions
\begin{tabular}{|c|l|}
\hline Address & \multicolumn{1}{|c|}{ Meaning and function } \\
\hline 0 & The first instruction executed after a system reset. \\
\hline 3 & \begin{tabular}{l} 
The first instruction executed after an external interrupt is \\
accepted.
\end{tabular} \\
\hline 7 & The first instruction executed after a timer interrupt is accepted. \\
\hline
\end{tabular}

The ROM can be used to store constants and other 8-bit fixed data in addition to the program. Instructions such as MOVPA, @A and MOVP3A, @A can be used to access the constants and data. The data could be in the form of tables, and can be easily looked up.

\section*{Data Memory (RAM)}

The M5L8041A-XXXP contains 64 bytes of RAM. The RAM is used for data storage and manipulation and is divided into sections for more efficient processing. Addresses \(0 \sim 7\) and \(24 \sim 31\) form two banks of general purpose registers that can be directly addressed. Addresses \(0 \sim 7\) compose bank 0 and are numbered \(\mathrm{R}_{0} \sim \mathrm{R}_{7}\). Addresses \(24 \sim 31\) compose bank 1 and are also numbered \(\mathrm{R}_{0} \sim \mathrm{R}_{7}\). Only one bank is active at a time. The instructions SEL RB0 and SEL RB1 are used to select the working bank. Fig. 1 shows the division of the RAM and its mapping.

The remaining section, addresses 32 and above, must be accessed indirectly using the general-purpose registers \(\mathrm{R}_{0}\) or \(\mathrm{R}_{1}\). Of course all addresses can be indirectly addressed using the general-purpose registers \(R_{0}\) and \(R_{1}\).

A good practice to simplify programming is to reserve general-purpose register bank 0 for use of the main program and register bank 1 for interrupt programs. For example if register bank 0 (addressed \(0 \sim 7\) ) is reserved for processing data by the main program, when an interrupt is accepted the first instruction would be to switch the working registers from bank 0 to bank 1 . This would save the data of the main program (addresses \(0 \sim 7\) ). The interrupt program can then freely use register bank 1 (addresses 24~31) without destroying or altering data of the main program. When the interrupt processing is complete and control is returned to the main program by the RETR instruction, register bank 0 (in this example) is automatically restored as the working register bank at the same time the main program counter is restored.

Addresses 8~23 compose an 8 -level program counter stack. The details for using the stack will be found in the "Program Counter and Stack" section. Please refer to that section for details.

Address 0~31 have special functions, but when not all of the registers are required, the ones not needed can be used for general storage. This includes both banks of general-purpose registers and the stack.


Fig. 1 Data memory (RAM)

\section*{Program Counter (PC) and Stack (SK)}

The M5L8041A-XXXP program counter is a 10 -bit counter configured as shown in Fig. 2.

When an interrupt or a subroutine call has occurred, the program currently being executed is interrupted and the execution flow must transfer to the interrupt program or subroutine. When such a condition has been encountered, the value currently stored in the program counter must be saved for use when restarting execution of the original program flow. The storage provided for this saving operation is the program counter stack. The program stack counter is used to store not only the program counter value but simultaneously store 4 bits of the PSW (Program Stack Word). The program counter stack uses addressed \(8 \sim 23\) of RAM. Ten bits are required to store the program counter value while 4 bits are required for the PSW. Therefore, each save operation uses 2 bytes ( 16 bits) of RAM. Thus, using RAM addresses \(8 \sim 23,8\) levels of program counter value and PSW can be stored on the program stack. This storage scheme is shown in Fig. 3. To store which program counter stack location has last been entered, a 3-bit stack pointer is used. This stack pointer is also part of he PSW. However, the stack pointer itself is not stored in the program counter stack. The stack pointer is automatically incremented by 1 every time the program counter value and PSW are stored on the program stack. In the reverse operation in which these values are read from the program stack, the program stack pointer is decremented by 1 . Note that the program counter stack always indicates the next storage location for the program counter value. Therefore, when return is made from a subroutine (using RET or RETR), the stack pointer is first decremented by 1 , after which the contents of the program stack at the location indicated by the stack pointer are transferred to the program counter.


Fig. 2 Program counter


Fig. 3 Relation between the program counter stack and the stack pointer

\section*{PROGRAM STATUS WORD (PSW)}

The PSW (program status word) is stored in 8 bits of register storage. The configuration of the PSW is shown in Fig. 4. The high-order 4 bits of the PSW are stored in the stack, along with the PC, when an interrupt is accepted or a subroutine call executed. When control is returned to the main program by RETR both the PC and the high-order 4 bits of PSW are restored. When control is returned by RET only the PC is restored, so care must be taken to assure that the contents of the PSW was not unintentionally changed.

The order and meaning of the 8 bits of the PSW are shown below.
Bit 0~2: Stack pointer \(\left(\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}\right)\)
Bit 3: Unused (always 1)
Bit 4: Working register bank indicator \(0=\) Bank \(0 \quad 1\) = Bank 1
Bit 5: \(\quad\) Flag \(0\left(F_{0}\right)\) (value is set by the user and can be tested)
This value can be checked by JFO.
Bit 6: Auxiliary carry (AC) (it is set/reset by instructions ADD and ADC and used by instruction DA A).
Bit 7: Carry bit (C) (indicates an overflow after execution)

HIGH-ORDER 4 BITS STORED
ALONG WITH THE PC IN THE STACK

c : CARRY
AC: AUXILIARY CARRY ICARRY FROM THE
\(\mathrm{F}_{0}\) : FLAG 0
LOW-ORDER 4 BITS OF ALU)
BS : WORKING REGISTER BANK INDICATOR
\(\mathrm{S}_{2}\)
\(\mathrm{S}_{1}\) STACK POINTER
\(\mathrm{S}_{0}\)

Fig. 4 Program status word

\section*{I/O PORTS}

The M5L8041-XXXP has two 8-bit ports, which are called data bus, port 1 and port 2.

\section*{Port 1 and Port 2}

Ports 1 and 2 are both 8 -bit ports with identical properties. The output data of these ports are retained and do not change until another output is loaded into them. When used as inputs the input data is not retained so the input signals must be maintained until an input instruction is executed and completed.

Ports 1 and 2 so-called quasi-bidirectional ports have a special circuit configuration to accomplish this. The special circuit is shown in Fig. 5. All pin of ports 1 and 2 can be used for input or output.

Internal on chip pull-up resistors are provided for all the ports. Through the use of approximately \(50 \mathrm{k} \Omega\) pull-up


Fig. 5 I/O ports 1 and 2 circuit
resistors, TTL standard high-level or low-level signals can be supplied. Therefore each pin cán be used for both input and output. To shorten switching time from low-level to high-level, when 1 s are output, a device of about \(5 \mathrm{k} \Omega\) or lower is inserted for a short time (about 500ns when using a 6 MHz crystal oscillator).

A port used for input must output all 1 s before it reads the data from the input pin. After resetting, a port is set to an input port and remains in this state, therefore it is not necessary to output all 1 s if it is to be used for input. In short a port being used for output must output 1 s before it can be used for input.

The individual pins of quasi-bidirectional ports can be used for input or output. Therefore some pins can be in the input mode while the remaining pins of a port are in the output mode. This capability of ports 1 and 2 is convenient for inputting or outputting 1 -bit or data with few bits. The logical instructions ANL and ORL can easily be used to manipulate the input or output of these ports.
(2) Data Bus

The data bus \(\left(\mathrm{DQ}_{0} \sim \mathrm{DQ}_{7}\right)\) is used for accepting data, commands, and statuses, between the master CPU and the M5L8041A-XXXP. The data bus is controlled by the following 4 control signals, the relationship between the control signals and the data bus being shown in table 2.
\(A_{0}\) : Address input indicating data/command, bus buffer register and status, and register
\(\overline{\mathrm{R}}\) : Read input
\(\overline{\text { W: }} \quad\) Write input


Table 2 Control Signals and Data Bus Relationships
\begin{tabular}{|c|c|c|c|l|l|}
\hline \(\bar{S}\) & \(\bar{R}\) & \(\bar{W}\) & \(A_{0}\) & Data bus status & \multicolumn{1}{|c|}{ Data bus data } \\
\hline 0 & 0 & 1 & 0 & Read & Data \\
\hline 0 & 0 & 1 & 1 & Read & Status \\
\hline 0 & 1 & 0 & 0 & Write & Data \\
\hline 0 & 1 & 0 & 1 & Write & Command (F1ヶ1) \\
\hline 1 & \(X\) & \(X\) & \(X\) & High impedance & - \\
\hline
\end{tabular}

Fig. 6 shows the internal structure of the data bus. The 3 registers' (status register, output data bus buffer register, and input data/command bus buffer register) functions are described below.


Fig. 6 Data bus internal structure
- Status Registers

The status registers consist of 8 -bit registers, the upper 4 bits of which ( \(\mathrm{ST}_{4} \sim \mathrm{ST}_{7}\) ) being arbitrarily settable by software (MOVSTS, A instruction). The lower 4 bits (OBF, IBF, \(F_{0}, F_{1}\) ) being set as follows.
OBF (Output Buffer Full)
The OBF flag is automatically set to \(\mathbf{1}\) when the M5L8041A-XXXP internally executes an output instruction (OUT DDB, A), upon which the master CPU reads the contents of the output data bus buffer and clears this flag. IBF (Input Buffer Full)
The IBF flag is set to 1 when the master CPU causes the writing of data or a command into the input data/command bus buffer, whereupon the input instruction (IN A DDB) is executed by the M5L8041A.XXXP and this flag is subsequently cleared.
\(F_{0}\) (Flag 0)
The \(F_{0}\) flag is set by the flag setting instructions (CPL \(F_{0}\), CLR \(F_{0}\) ) to inform the master CPU of the M5L8041A-XXXP internal status.
\(F_{1}\) (Flag 1)
The \(F_{1}\) flag is set when data or commands are input to the input data/command bus buffer by the master CPU to indicate the \(A_{0}\) status.

The \(F_{1}\) flag may also be set by the flag setting instructions (CPL \(\mathrm{F}_{1}, \operatorname{CLR} \mathrm{~F}_{1}\) ).
- Output Data Bus Buffer (DBB (0)) Register

The output data bus buffer (DBB (O)) register is loaded with the contents of accumulator (A) by means of the OUT DBB, A instruction. Since the OBF flag is set at this time, the master CPU checks the status of this OBF flag to ascertain whether data has been transferred to the DBB ( 0 ) register.
- Input Data/Command Bus Buffer (DBB (I)) Register When the master CPU has generated a write request ( \(\bar{W}=0\) ), the data on the data bus is transferred to the DBB (I) register. At this time, because the IBF flag is set, the status of the IBF flag is checked internally by the M5L8041A. XXXP to ascertain whether or not data or commands have been transferred.

\section*{CONDITIONAL JUMPS USING PINS \(\mathrm{T}_{0}, \mathrm{~T}_{1}\) and FLAGS IBF, OBF}

Conditional jump instructions are used to alter program depending on internal and external conditions (states). Details of the jump instructions can be found in the section on machine instructions.

The input signal status of \(T_{0}, T_{1}\), and flags IBF and OBF can be checked by the conditional jump instructions. These input pins, through conditional jump instructions such as JTO and JNTO, can be used to control a program. Programs and processing time can be reduced by being able to test data in input pin rather than reading the data register and then testing it in the register.

Pin \(T_{1}\) has other functions and uses that are not related to conditional jump instructions. The details of these other functions and uses can be found in the section on pin functions.

\section*{INTERRUPT}

When an external interrupt is encountered by the CPU, the \(\overline{\mathrm{S}}\) and \(\overline{\mathrm{W}}\) pins are made low. The IBF flag is used to provide recognition of this interrupt condition.

Sampling of interrupt requests is done each machine cycle during the output of the SYNC signal. When an interrupt request is recognized, upon the completion of execution of the present instruction, a subroutine jump is made to address 3 of program memory. Just as would be the case in a normal subroutine jump, the program counter and program status word are saved on the program stack.

The program memory address 3 is normally used to store an unconditional jump to the address at which is stored the interrupt processing program.

The interrupt level is one, so the next interrupt cannot be accepted until the current interrupt processing has been completed. The RETR instruction terminates the interrupt processing. That is to say, the next interrupt can not be accepted until the RETR instruction is executed. The next interrupt can be accepted at the start of the second cycle of the RETR instruction (2-cycle instruction). Time/event counter overflow which causes an interrupt request also will not be accepted.

After the processing for an interrupt is completed control is returned to the main program. This is accomplished by execuiting RETR which restores the program counter and PSW automatical and checks INT and the time/event counter overflow for an interrupt request. If there is an interrupt request, the control will not be returned to the main program but will be transferred to the interrupt handling program.

An external interrupt has a higher priority than a timer interrupt. This means that, if an external and timer interrupt request are generated at the same time, the external interrupt has the priority and will be accepted first.

When a second level of external interrupt is required, the timer interrupt, if not being used, can provide this. The procedure for this is to first enable the timer interrupt, set the timer/event counter to \(\mathrm{FF}_{16}\) and put the CPU in the event counter mode. After this has been done, if \(T_{1}\) input is changed to low-level from high-level, an interrupt is generated in address 7.

Flag IBF can also be tested using a conditional jump instruction. For more details on this procedure, check the "Conditional Jumps Using pins \(\mathrm{T}_{0}, \mathrm{~T}_{1}\) and Flags IBF, OBF" section.

UNIVERSAL PERIPHERAL INTERFACE

\section*{TIMER/EVENT COUNTER}

The timer/event counter for the M5L8041A-XXXP is an 8 -bit counter, that is.used to measure time delays or count external events but not both The same counter is used to measure time delays or count external events by simply changing the input to the counter.

The counter can be preset by executing an MOV T, A instruction. The value of the counter can be read for checking by executing an MOV A, T instruction. Reset will stop the counting but the counter is not cleared, so counting can be resumed.

The largest number the counter can contain is \(\mathrm{FF}_{16}\). If it is incremented by 1 when it contains \(\mathrm{FF}_{16}\), the counter will be reset to 0 , the overflow flag is set and a timer interrupt request is generated.

The conditional jump instruction JTF can be used to test the overflow flag. Care must be used in executing the JTF instruction because the overflow flag is cleared when executed (reset). When a timer interrupt is accepted, the control is transferred to address 7 of program memory.

When both a timer and external interrupt request are generated at the same time, the external interrupt is given priority and will be accepted first by automatically subroutine jumping to address 3 of program memory. The timer interrupt request is kept and will be processed when the external interrupt has been completed and a RETR is executed. A latched timer interrupt request is cancelled when a timer interrupt request is generated.

The START CNT instruction is used to change the counter to an event counter. Then pin \(\mathrm{T}_{1}\) signal becomes the input to the event counter and an event is counted each full cycle (low-high-low one event). The maximum rate that can be counted is one time in 3 machine cycles ( \(7.5 \mu \mathrm{~s}\) when using 6 MHz crystal). The high-level at \(T_{1}\) must be maintained at least \(1 / 5\) of the cycle time ( 500 ns when using 6 MHz crystal).

The START T instruction is used to change the counter to a timer. The internal clock signal becomes the input to the timer. The internal clock is \(1 / 32\) of 400 kHz (when using 6 MHz crystal) or 12.5 kHz . The timer is therefore counted up every \(80 \mu \mathrm{~s}\). Fig. 7 shows the timer/event counter.

The counter can be preset by executing an MOV \(T\), A instruction. The timer can be used to measure \(80 \mu \mathrm{~s} \sim\) 20 ms in multiples of \(80 \mu \mathrm{~s}\). When it is necessary to measure over 20 ms (maximum count \(256 \times 80 \mu \mathrm{~s}\) ) of delay time the number of overflows, one every 20 ms , can be counted by the program. To measure times of less than \(80 \mu \mathrm{~s}\); external clock pulses can be input through \(T_{1}\) while the counter is in the event counter mode. Every third (or more) ALE signal can be used instead of an external clock pulses.


Fig. 7 Timer/event counter

\section*{MITSUBISHI LSIs \\ M5L 8041 A-XXXP}

UNIVERSAL PERIPHERAL INTERFACE

\section*{CYCLE TIMING}

The output of the state counter is \(1 / 3\) the input frequency from the oscillator. A CLK signal is generated every 500ns (one state cycle) which is used for the demarcation of each machine state.

Fig 9 shows the relationship between clock and generated cycles.

One machine cycle contains 5 states with a CLK signal for demarcation of each state. The M5L8014A-XXXP instructions are executed in one machine cycle or two machine cycles. An instruction cycle can be one or two machine cycles as shown in Fig. 10.


Fig. 8 Clocking cycle generation


Fig. 9 Clock and generated cycle signals


Fig. 10 Instruction execution timing

\section*{RESET}

The reset pin is for resetting the CPU. A Schmitt trigger circuit along with a pull-up register are connected to it on the chip. A reset can easily be generated by attaching a \(1 \mu \mathrm{~F}\) as capacitor as shown in Fig. 11. An external reset pulse applied at RESET must remain at low-level for at least 10 ms after power has been turned on and reached its normal level.

The reset function causes the following initialization within the CPU.
1. Program counter is reset to 0 .
2. Stack pointer is reset to 0 .
3. Memory bank is reset to 0 .
4. Ports 1 and 2 are reset to input mode.
5. External and timer interrupts are reset to disable state.
6. Timer is stopped.
7. Timer overflow flag is cleared.
8. Flags \(F_{0}\) and \(F_{1}\) are cleared.


Fig. 11 Example of a reset circuit

\section*{SINGLE-STEP OPERATION}

The pin \(\overline{\mathrm{SS}}\) on the M5L8041A-XXXP is provided to facilitate single-step operation. In single-step operation, the CPU stops after the execution of each instruction is completed and the memory address ( 12 bits) of the next instruction to be fetched is output through the data bus (8 bits) plus the low-order 4 bits of port 2. The user can use this to trace the flow of this program instruction by instruction and will find this an aid in program debugging. Single-step operation is controlled through \(\overline{\text { SS }}\) and SYNC as shown in Fig. 12.


Fig. 12. Single-step operation circuit and timing
A type \(D\) flip-flop with preset and reset pins, as shown in Fig. 12, is used to generate the signal for \(\overline{\mathrm{SS}}\). When the preset pin goes to low-level, \(\overline{\mathrm{SS}}\) goes to high-level, which puts the CPU in RUN mode. When the preset pin is grounded it goes to high-level. Then \(\overline{\mathrm{SS}}\) goes to low-level. When \(\overline{\text { SS }}\) goes to low-level, the CPU stops. Then when the push-button switch is pushed, a pulse is sent to the clock pin of the type D flip-flop which turns \(\overline{\mathrm{SS}}\) to high-level. When \(\overline{S S}\) goes to high-level the CPU fetches the next instruction and begins to execute it, but then an ALE signal is sent to the reset pin of the type D flip-flop which turns \(\overline{\mathrm{SS}}\) to low-level. The CPU again stops as soon as execution of the current instruction is completed. The CPU is in single-step operation as shown in Fig. 13.


Fig. 13 CPU operation in single-step mode

\section*{MITSUBISHI LSIs \\ M5L 8041 A-XXXP}

\section*{UNIVERSAL PERIPHERAL INTERFACE}

\section*{Central Processing Unit (CPU)}

Central Processing Unit (CPU) is composed of an 8-bit parallel arithmetic unit, accumulator, flag flip-flop and instruction decoder. The 8 -bit parallel arithmetic unit has circuitry to perform the four basic arithmetic operations (plus, minus, multiply and divide) as well as logical operations such as AND and OR. The flag flip-flop is used to indicate status such as carry and zero. The accumulator contains one of the operations and the result is usually retained in the accumulator. (The flag flip-frops hold the carry and borrow states for execution of ail processing instructions.)

\section*{DMA Control}

In addition to use as a normal input/output port, the M5L8041A-XXXP port \(P_{26}\) and \(P_{27}\) can be used to provide control signals for handshake control of DMA operations. Immediately after resetting, \(\mathrm{P}_{26}\) and \(\mathrm{P}_{27}\) can be used as a normal port (Fig. 14).


Fig. 14 DMA Control

When the EN DMA instruction is executed, \(\mathrm{P}_{26}\) becomes the DRQ (DMA request) output. Subsequently, when \(\mathrm{P}_{26}\) is set to 1 , DRQ becomes 1 and DMA data transfer is requested.

DRQ is returned to 0 when \(\overline{\text { DACK }} \cdot \bar{R}, \overline{\text { DACK }} \cdot \bar{W}\), or EN DMA is executed.

In addition, when EN DMA is executed, \(\mathrm{P}_{27}\) becomes the \(\overline{\mathrm{DACK}}\) (DMA acknowledgment) input. This \(\overline{\mathrm{DACK}}\) input serves as the chip select input during DMA transfer operations. Therefore, the normal chip select \(\overline{\mathrm{S}}\) status has no meaning during DMA transfers.

\section*{Interrupts of the Master CPU}

In addition to use as a.normal input/output port, the M5L8041A-XXXP \(P_{24}\) and \(P_{25}\) pins may be used as the IBF (Input Buffer Full) flag and OBF (Output Buffer Full) flag outputs. Immediately after resetting, \(\mathrm{P}_{24}\) and \(\mathrm{P}_{25}\) are usable as normal input ports.


Fig. 15 Interrupt requests to the master CPU
When the EN FLAGS instruction is executed, \(\mathrm{P}_{24}\) becomes the OBF pin and \(\mathrm{P}_{25}\) the \(\overline{\mathrm{IBF}}\) pin. At this time, in order to enable OBF flag and IBF flag status outputs for pin 24 and pin 25 , it is necessary to set pin 24 and pin 25 to 1. With \(P_{24}\) and \(P_{25}\) set to 0 , these flag statuses are not output. The OBF flag output indicates that data is being output to the M5L8041A-XXXP output data bus buffer register while the IBF flag output indicates that data can be accepted by the input data/command bus buffer register.

MACHINE INSTRUCTIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \multirow{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Instruction code} & \multirow[b]{2}{*}{\[
\sum_{\infty}^{\infty}
\]} & \multirow[b]{2}{*}{\[
\frac{\dddot{0}}{\vdots}
\]} & \multirow{2}{*}{Function} & \multicolumn{3}{|l|}{Effected carry} & \multirow{2}{*}{Description} \\
\hline Type & &  & Hexadecimal & & & & C & AC & \% & \\
\hline \multirow{15}{*}{\[
\begin{aligned}
& \stackrel{\rightharpoonup}{\omega} \\
& \stackrel{y y y y}{\omega} \\
& \text { 范 }
\end{aligned}
\]} & MOV A, \#n & \[
\left\lvert\, \begin{array}{ccccccc}
0 & 0 & 1 & 0 & 0 & 0 & 1
\end{array} 1\right.
\] & \[
\begin{gathered}
23 \\
n
\end{gathered}
\] & 2 & 2 & (A) \(-n\) & & & & Transfers data n to register A . \\
\hline & MOV A, PSW & \(1 \begin{array}{llllllll}1 & 1 & 0 & 0 & 0 & 1 & 1 & 1\end{array}\) & C 7 & 1 & 1 & \((\mathrm{A}) \leftarrow(\) PSW \()\) & & & & Transfers the contents of the program status word to register A. \\
\hline & MOV A, Rr &  & \[
\begin{gathered}
\mathrm{F} \\
+ \\
\mathbf{r}
\end{gathered}
\] & 1 & 1 & \[
\begin{aligned}
& \text { (A) } \leftarrow(R r) \\
& r=0 \sim 7
\end{aligned}
\] & & & & Transfers the contents of register \(R_{r}\) to register A . \\
\hline & MOV A, \({ }_{c} \mathrm{Rr}\) & \(\begin{array}{lllllllll}1 & 1 & 1 & 1\end{array}\) & \[
\begin{gathered}
\text { F } \\
+ \\
+ \\
\hline
\end{gathered}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(M(R r)) \\
& r=0-1
\end{aligned}
\] & & & & Transfers the contents of memory location. of the current page, whose address is in register \(R_{r}\) to register \(A\). \\
\hline & MOV PSW, A & \(\begin{array}{lllllllll}1 & 1 & 0 & 1 & 0 & 1 & 1 & 1\end{array}\) & D 7 & 1 & 1 & \[
\begin{aligned}
& (P S W) \leftarrow(A) \\
& (C) \leftarrow\left(A_{7}\right) \cdot(A C) \leftarrow\left(A_{6}\right)
\end{aligned}
\] & \(\bigcirc\) & \(\bigcirc\) & & Transfers the contents of register A to the program status word. \\
\hline & MOV STS, A & 100010000 & 90 & 1 & 1 & \[
\begin{aligned}
& \left(S T_{S}\right) \sim(A) \\
& \left(S T_{4} \sim S T_{7}\right) \div\left(A_{4} \sim A_{7}\right)
\end{aligned}
\] & & & 4 & Transfers the contents of register \(A\) to the system status register. \\
\hline & MOV Rr, A & \(101001 r_{2} r_{1} r_{0}\) & \[
\begin{gathered}
A B \\
+ \\
r
\end{gathered}
\] & 1 & 1 & \[
\begin{aligned}
& (R r) \leftarrow(A) \\
& r=0 \backsim 7
\end{aligned}
\] & & & & Transfers the contents of register \(A\) to register \(R_{r}\). \\
\hline & MOV Rr, \#n & \[
\left|\begin{array}{ccccccc}
1 & 0 & 1 & 1 & 1 & r_{2} & r_{1} \\
r_{0} \\
n_{7} & n_{6} & n_{5} & n_{4} & n_{3} & n_{2} & n_{1}, n_{0}
\end{array}\right|
\] & \[
\begin{array}{r}
\hline \text { B } 8 \\
+ \\
\text { r } \\
n
\end{array}
\] & 2 & 2 & \[
\begin{aligned}
& (\mathrm{Rr}) \leftarrow \mathrm{n} \\
& \mathrm{r}=0 \sim 7
\end{aligned}
\] & & & & Transfers data n to register \(\mathrm{R}_{\mathrm{r}}\). \\
\hline & MOV (arr, A & 1010000010 & \[
\begin{gathered}
\text { A } 0 \\
+ \\
+
\end{gathered}
\] & 1 & 1 & \[
\begin{aligned}
& (M(R r)) \leftarrow(A) \\
& r=0 \sim 1
\end{aligned}
\] & & & & Transfers the contents of register A to memory location, of the current page, whose address is in register \(R_{r}\). \\
\hline & MOV (ar, \# n & \[
\left\lvert\, \begin{array}{ccccccc}
1 & 0 & 1 & 1 & 0 & 0 & 0
\end{array} r_{0}\right.
\] & \[
\begin{array}{r}
\text { B o } \\
+ \\
\text { r } \\
n
\end{array}
\] & 2 & 2 & \[
\begin{aligned}
& (M(\text { Fir })) \leftarrow n \\
& r=0-1
\end{aligned}
\] & & & & Transfers data \(n\) to memory location, of the current page, whose address is in register \(R_{r}\). \\
\hline & MOVP A, @ & 100100000011 & A 3 & 1 & 2 & \((A) \leftarrow(M(A))\) & & & & Transfers the data of memory location, of the current page. whose address is in register A to register A. \\
\hline & MOVP3 A, ¢ \({ }_{\text {a }}\) & \(1 \begin{array}{llllllll}1 & 1 & 1 & 0 & 0 & 0 & 1 & 1\end{array}\) & E 3 & 1 & 2 & \((A) \leftarrow(M(\) page \(3, A))\) & & & & Transfers the data of memory location, of page 3, whose address is in register \(A\) to register A . \\
\hline & XCH A, Rr & 0 O & \[
\begin{array}{r}
28 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (\mathrm{A}) \leftrightarrow(\mathrm{Rr}) \\
& r=0 \sim 7
\end{aligned}
\] & & & & Exchanges the contents of register \(R_{r}\) with the contents of register \(A\). \\
\hline & XCH A, © \({ }_{\text {Rr }}\) & 0 O & 20
+
\(r\) & 1 & 1 & \[
\begin{aligned}
& (A) \leftrightarrow\left(M\left(R_{t}\right)\right) \\
& r=0 \sim 1
\end{aligned}
\] & & & & Exchanges the contents of memory location, of the current page, whose address is in register \(\mathrm{R}_{\mathrm{r}}\) with the contents of register A . \\
\hline & XCHD A, ¢ Rr & 0011000010 & 30
+ & 1 & 1 & \[
\begin{aligned}
& \left(A_{0}-A_{3}\right) \longrightarrow\left(M\left(R r_{0}-R r_{3}\right)\right) \\
& r=0-1
\end{aligned}
\] & & & & Exchanges the contents of the low-order 4bits of register A with the low-order 4 -bits of memory location. of the current page, whose address is in register \(\mathrm{R}_{\mathrm{r}}\). \\
\hline \multirow{6}{*}{} & ADD A, \#n & \[
\left\lvert\, \begin{array}{ccccccc}
0 & 0 & 0 & 0 & 0 & 0 & 1
\end{array} 1\right.
\] & \[
\begin{gathered}
03 \\
n
\end{gathered}
\] & 2 & 2 & \((A) \leftarrow(A)+n\) & \(\bigcirc\) & \(\bigcirc\) & 1 & Adds data \(n\) to the contents of register \(A\) and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0 The result is stored in register \(A\). \\
\hline & ADD A, Rr & \(01010 r_{2} r_{1} r_{0}\) & \[
\begin{array}{r}
68 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A)+-(A)+(R r) \\
& r=0-7
\end{aligned}
\] & \(\bigcirc\) & \(\bigcirc\) & 1 & Adds the contents of register \(\mathrm{R}_{\mathrm{r}}\) to the contents of register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0 . The result is stored in register A. \\
\hline & ADD A, "Rr & \(010100000 r_{0}\) & \[
\begin{array}{r}
60 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A)+(M(R r)) \\
& r=0 \sim 1
\end{aligned}
\] & \(\bigcirc\) & \(\bigcirc\) & 1 & Adds the contents of register \(A\) and the contents of memory iocation,
whose address is in register \(A\) and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0 . The result is stored in register A. \\
\hline & ADDC A, \#n & \[
\left\lvert\, \begin{array}{cccccccc}
0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \\
n_{7} & n_{6} & n_{5} & n_{4} & n_{3} & n_{2} & n_{1} & n_{0}
\end{array}\right.
\] & \[
\begin{gathered}
13 \\
n
\end{gathered}
\] & 2 & 2 & \((\mathrm{A}) \leftarrow(\mathrm{A})+\mathrm{n}+(\mathrm{C})\) & \(\bigcirc\) & \(\bigcirc\) & 1 & Adds the carry and data \(n\) to the contents of register \(A\) and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0 . The result is stored in register \(A\). \\
\hline & ADDC A, Rr &  & \[
\begin{array}{r}
78 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A)+(R r)+(C) \\
& r=0 \sim 7
\end{aligned}
\] & \(\bigcirc\) & \(\bigcirc\) & 1 & Adds the carry and the contents of register \(\mathrm{R}_{r}\) to the contents of register A and set the carry flags to 1 if there is an overflow otherwise resets the carry flags to. O. The result is stored in register A. \\
\hline & ADDC A, \({ }^{(a \mathrm{Rr}}\) & 01111000010 & \[
\begin{array}{r}
70 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A)+\left(M\left(R_{r}\right)\right)+(C) \\
& r=0 \sim 1
\end{aligned}
\] & \(\bigcirc\) & \(\bigcirc\) & 1 & Adds the carry and the contents of memory location. of the current page whose address is in register \(R_{r}\) to the contents of register \(A\) and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0 . The result is stored in register \(A\). \\
\hline
\end{tabular}

UNIVERSAL PERIPHERAL INTERFACE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Item & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Instruction code} & \multirow[b]{2}{*}{\[
\left\lvert\, \begin{gathered}
\substack{0 \\
\infty} \\
\hline
\end{gathered}\right.
\]} & \multirow[b]{2}{*}{\[
\begin{array}{|l|l}
\frac{y}{0} \\
\vdots \\
\hline
\end{array}
\]} & \multirow[b]{2}{*}{Function} & \multicolumn{3}{|l|}{Effected carry} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Description}} \\
\hline \[
\underset{\text { Type }}{ }
\] & & \(\mathrm{D}_{7} \mathrm{O}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \quad \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}\) & Hexadecimal & & & & C & AC & 20 & & \\
\hline \multirow{3}{*}{} & CALL m & \(\begin{array}{lllll}m_{10} m_{9} m_{8} 1 & 0 & 1 & 0 & 0 \\ m_{7} m_{6} m_{5} m_{4} & m_{3} m_{2} m_{1} m_{0}\end{array}\) & \[
\left.\right|_{m_{8}} ^{+} m_{10}
\] & 2 & 2 & ```
((SP))-(PG) (PSW4-PSSW7)
(SP) -(SP)+1
(P\mp@subsup{C}{0}{0}
(PG}\mp@subsup{1}{1}{})~MMB
``` & & & & \multicolumn{2}{|l|}{Calls subroutine from address m . The program counter and the 4 high-order bits of the PSW are stored in the address indicated by the stack pointer (SP). The SP is incremented by 1 and \(m\) is transferied to \(P C_{0}\)
the MBF is transferred to \(P C_{11}\).} \\
\hline & RET & 10000000011 & 83 & 1 & 2 & \[
\begin{aligned}
& (S P)-(S P)-1 \\
& (P C)-((S P))
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{The SP is decremented by 1 The program counter is restored to the saved setting in the stack indicated by the stack pointer. The PSW is not changed and interrupt dis
abied is maintained.} \\
\hline & RETR & 10001000011 & 93 & 1 & 2 & \[
\begin{aligned}
& (S P) \leftarrow(S P)-1 \\
& (P C)\left(P S W_{4} \cdots P S W_{7}\right)-((S P))
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{The SP is decremented by 1 . The program counter and the 4 bigh-order bits of the PSW are restored with the saved data in the stack
indicated by the stack pointer. The interrupt becomes enabled after the execution is com pleted.} \\
\hline \multirow{10}{*}{} & IN A, Pp & \(000010 p_{1} p_{0}\) & \[
\begin{array}{r}
08 \\
+ \\
+ \\
\hline
\end{array}
\] & 1 & 2 & \[
\begin{aligned}
& (A)-(P p) \\
& p=1-2
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{Loads the contents of \(\mathrm{P}_{\mathrm{p}}\) to register A .} \\
\hline & OUTL Pp, A & 001110 prpo & \(\begin{array}{r}38 \\ + \\ + \\ \hline\end{array}\) & 1 & 2 & \[
\begin{aligned}
& (P \rho) \leftarrow(A) \\
& p=1-2
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{Output latches the contents of register \(A\) to \(P_{p}\)} \\
\hline & ANL Pp, \#n & \[
\left|\begin{array}{cccccccc}
1 & 0 & 0 & 1 & 1 & 0 & p_{1} & p_{0} \\
n_{7} n_{8} n_{5} n_{4} & n_{3} n_{2} n_{1} n_{0}
\end{array}\right|
\] & \[
\begin{gathered}
98 \\
\substack{8 \\
p \\
p \\
n}
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& (P p) \leftarrow(P p) \wedge n \\
& p=1-2
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{Logical \(\mathrm{AND}_{\mathrm{s}}\) the contents of \(\mathrm{P}_{\mathrm{p}}\) and data n. Outputs the result to \(P_{p}\)} \\
\hline & ORL Pp, \#n & \[
\left|\begin{array}{cccccccc}
1 & 0 & 0 & 0 & 1 & 0 & p_{1} p_{0} \\
n_{7} n_{6} n_{5} n_{4} & n_{3} n_{2} n_{1} n_{0}
\end{array}\right|
\] & 88
\(\mathbf{p}\)
\(\mathbf{p}\)
n & 2 & 2 & \[
\begin{aligned}
& (P p) \leftarrow(P p) \vee n \\
& p=1-2
\end{aligned}
\] & & & & \multicolumn{2}{|l|}{Logical ORs the contents of \(\mathrm{P}_{\mathrm{p}}\) and data n Outputs the result to \(P_{p}\).} \\
\hline & IN A, DbB & 001000010 & 22 & 1 & 1 & (A) \(\leftarrow(\) DBB \()\) & & & & \multicolumn{2}{|l|}{Enters the contents of data bus buffer (DBB) in register \(A\).} \\
\hline & OUT DBB, A & 00000010 & 02 & 1 & 1 & \((\mathrm{DBB}) \leftarrow(\mathrm{A})\) & & & & \multicolumn{2}{|l|}{Outputs the contents of register \(A\) to data bus buffer (DBB) OBF is set.} \\
\hline & MOVD A, Pp & \(0000011 p_{1} p_{0}\) & \[
\begin{gathered}
\mathbf{O C} \\
\mathbf{p}_{1}^{+} \mathbf{p}_{0}
\end{gathered}
\] & 1 & 2 & \[
\begin{aligned}
& \left(A_{0}-A_{3}\right) \leftarrow\left(P P_{0} \sim P \rho_{3}\right) \\
& \left(A_{4}-A_{7}\right) \leftarrow 0 \quad p=4-7
\end{aligned}
\] & & & & Inputs the contents of \(\mathrm{Pp}_{\mathrm{p}}\) of 8243 to the low-order 4 bits of register \(A\) and inputs \(O\) to the high-order 4 bits of register \(A\). & \multirow[t]{4}{*}{\begin{tabular}{l}
\(P_{p}\) 's used for multiplying 8243 ports are \(\mathrm{P}_{4}\) \(\sim P_{7}\). \\
Correspondence to \(p_{2}\), \(p_{1}\) is shown below. \\
P4 \(\cdots p_{1} p_{2}=00\) \\
P5 \(\cdots p_{1} p_{2}=01\) \\
\(P 6 \cdots p_{1} p_{2}=10\) \\
P7 \(\cdots p_{1} p_{2}=11\)
\end{tabular}} \\
\hline & movD Pp, A &  & \[
\begin{array}{cc}
3 & \mathrm{c} \\
+ \\
\mathrm{p}_{1} \mathrm{p}_{0}
\end{array}
\] & 1 & 2 & \[
\begin{aligned}
& \left(P p_{0} \sim P p_{3}\right) \leftarrow\left(A_{0} \sim A_{3}\right) \\
& p=4 \sim 7
\end{aligned}
\] & & & & Outputs the low-order 4 bits of register \(A\) to \(P_{p}\). & \\
\hline & ANLD Pp, A & 1001011 papo & \[
\begin{array}{cc}
9 & c \\
+ \\
p_{1} p_{0}
\end{array}
\] & 1 & 2 & \[
\begin{aligned}
& \left(P \rho_{0} \sim P \rho_{3}\right) \leftarrow\left(P \rho_{0} \sim P \rho_{3}\right) \wedge\left(A_{0}-A_{3}\right) \\
& p=4 \sim 7
\end{aligned}
\] & & & & Logical \(\mathrm{AND}_{\mathrm{S}}\) the 4 loworder bits of register \(A\) and the contents of \(P_{p}\). \(P_{p}\) contains the result. & \\
\hline & ORLD Pp. A & 1000011 prpo & \[
\begin{array}{cc}
8 & C^{\prime} \\
+ \\
p_{1} p_{0}
\end{array}
\] & 1 & 2 & \[
\begin{aligned}
& \left(P p_{0}-P p_{3}\right) \leftarrow\left(P p_{0}-P \rho_{3}\right) \vee\left(A_{0}-A_{3}\right) \\
& p=4-7
\end{aligned}
\] & & & & Logical \(\mathrm{OR}_{\mathrm{S}}\) the 4 low. order bits of register A and the contents of \(\mathrm{P}_{\mathrm{P}}\). \(\mathrm{P}_{\mathrm{P}}\) contains the result. & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Instruciton code} & \multirow[b]{2}{*}{} & \multirow[b]{2}{*}{\[
\begin{aligned}
& \frac{\pi}{0} \\
& \vdots \\
& \vdots
\end{aligned}
\]} & \multirow[b]{2}{*}{Function} & \multicolumn{3}{|l|}{Effected carry} & \multirow[b]{2}{*}{Description} \\
\hline Type & & \(D_{7} D_{6} D_{5} D_{4} \quad D_{3} D_{2} D_{1} D_{0}\) & Hexadecimal & & & & C & AC & - & \\
\hline \multirow{19}{*}{} & ANL A, \#n & \[
\left\lvert\, \begin{array}{cccccccc}
0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 \\
n_{7} n_{8} & n_{5} n_{4} & n_{3} n_{2} & n_{1} & n_{0}
\end{array}\right.
\] & \[
\begin{gathered}
53 \\
n
\end{gathered}
\] & 2 & 2 & (A) \(-(A) \wedge n\) & & & & The logical product of the contents of register A and data n , is stored in register A . \\
\hline & ANL A, Rr &  & \[
\begin{array}{r}
58 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A) \wedge(R r) \\
& r=0 \sim 7
\end{aligned}
\] & & & & The logical product of the contents of register \(A\) and the contents of register \(R_{r}\), is stored in register \(A\). \\
\hline & ANL A, @Rr & \(0101000 r_{0}\) & \[
\begin{array}{r}
50 \\
+ \\
\\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A) \wedge(M(A r)) \\
& r=0-1
\end{aligned}
\] & & & & The logical product of the contents of register \(A\) and the contents of memory location, of the current page, whose address is in register \(R_{r}\), is stored in register \(A\). \\
\hline & ORL A, \#n & \[
\left\lvert\, \begin{array}{ccccccc}
0 & 1 & 0 & 0 & 0 & 0 & 1
\end{array} 1\right.
\] & \[
\begin{gathered}
43 \\
n
\end{gathered}
\] & 2 & 2 & \((A) \leftarrow(A) \vee n\) & & & & The logical sum of the contents of register A and data n , is stored in register A . \\
\hline & ORL A, Rr & \(010001 r_{2} r_{1} r_{0}\) & \[
\begin{array}{r}
48 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A) \vee(R r) \\
& r=0 \sim 7
\end{aligned}
\] & & & & The logical sum of the contents of register \(A\) and the contents of register \(R_{r}\) is stored in register A . \\
\hline & ORL A, © \(\mathrm{Rr}^{\text {r }}\) & \(0100000 r_{0}\) & \[
\begin{gathered}
40 \\
+ \\
r
\end{gathered}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A) \vee(M(R r)) \\
& r=0-1
\end{aligned}
\] & & & & The logical sum of the contents of register A and the contents of memory location, of the current page, whose address is in register \(R_{r}\), is stored in register \(A\). \\
\hline & XRL A, \#n & \[
\left|\begin{array}{cccccccc}
1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 \\
n_{7} & n_{6} & n_{5} & n_{4} & n_{3} & n_{2} & n_{1} & n_{0}
\end{array}\right|
\] & \[
\begin{gathered}
\text { D } 3 \\
n
\end{gathered}
\] & 2 & 2 & (A) \(\leftarrow(A) \forall n\) & & & & The exclusive OR of the contents of register \(A\) and data \(n\), is stored in register \(A\). \\
\hline & XRL A, Rr & \(1100101 r_{2} r_{1} r_{0}\) & \[
\begin{array}{r}
08 \\
+ \\
\mathbf{r}
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A) \forall(R r) \\
& r=1-7
\end{aligned}
\] & & & & The exclusive OR of the contents of register \(A\) and the contents of register \(R_{r}\) is stored in register A . \\
\hline & XRL A, @Rr & 110100010 & \[
\begin{array}{r}
\mathrm{D} 0 \\
+ \\
\mathrm{r}
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (A) \leftarrow(A) \forall(M(R r)) \\
& r=0 \sim 1
\end{aligned}
\] & & & & The exclusive OR of the contents of register A and the contents of memory location, of the current page, whose address is in register \(R_{r}\), is stored in register \(A\). \\
\hline & INC A & \(0 \begin{array}{lllllllll}0 & 0 & 0 & 1 & 0 & 1 & 1 & 1\end{array}\) & 17 & 1 & 1 & \((A) \leftarrow(A)+1\) & & & & Increments the contents of register \(A\) by 1 . The result is stored in register \(A\), and the carries are unchanged. \\
\hline & DEC A &  & 07 & 1 & 1 & \((A) \leftarrow(A)-1\) & & & & Decrements the contents of register A by 1. The result is stored in register \(A\), and the carries are unchanged. \\
\hline & CLR A & \(0 \begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 1 & 1 & 1\end{array}\) & 27 & 1 & 1 & (A) \(\leftarrow 0\) & & & & Clears the contents of register \(A\), resets to 0. \\
\hline & CPL A & \(\begin{array}{lllllllll}0 & 0 & 1 & 1 & 0 & 1 & 1 & 1\end{array}\) & 37 & 1 & 1 & \((\mathrm{A}) \leftarrow(\overline{\mathrm{A}})\) & & & & Forms 1's complement of register A, and stores it in register A . \\
\hline & DA A & \(\begin{array}{lllllllll}0 & 1 & 0 & 1 & 0 & 1 & 1 & 1\end{array}\) & 57 & 1 & 1 & \((\mathrm{A}) \leftarrow(\mathrm{A})\) & O & 0 & 1 & The contents of register \(A\) is converted to binary coded decimal notion, and it is stored in reqister \(A\). If the contents of register \(A\) are more than 99 the carry flags are set to 1 other wise they are reset to 0 \\
\hline & SWAP A & \(\begin{array}{llllllll}0 & 1 & 0 & 0 & 0 & 1 & 1 & 1\end{array}\) & 47 & 1 & 1 & \(\left(A_{4}-A_{7}\right) \longleftrightarrow\left(A_{0}-A_{3}\right)\) & & & & Exchanges the contents of bits \(0 \sim 3\) of register A with the contents of bits \(4 \sim 7\) of register \(A\). \\
\hline & RL A & \(\begin{array}{llllllll}1 & 1 & 1 & 0 & 0 & 1 & 1 & 1\end{array}\) & E 7 & 1 & 1 & \[
\begin{aligned}
& \left(A_{n+1}\right) \leftarrow\left(A_{n}\right) \\
& \left(A_{0}\right) \leftarrow\left(A_{7}\right) \quad n=0-6
\end{aligned}
\] & & & & Shifts the contents of register \(A\) left one bit. \(A_{7}\) the MSB is rotated to \(A_{0}\) the LSB. \\
\hline & RLC A & \(\begin{array}{lllllllll}1 & 1 & 1 & 1 & 0 & 1 & 1 & 1\end{array}\) & F 7 & 1 & 1 & \[
\begin{aligned}
& \left(A_{n}+1\right) \leftarrow\left(A_{n}\right) \\
& \left(A_{0}\right) \leftarrow(C) \\
& (C) \leftarrow\left(A_{7}\right) \quad n=0-6
\end{aligned}
\] & 0 & & & Shifts the contents of register \(A\) left one bit \(A_{7}\) the MSB is shifted to the carry flag and the carry flag is shifted to \(A_{0}\) the LSB. \\
\hline & RR A & \(\begin{array}{llllllll}0 & 1 & 1 & 1 & 0 & 1 & 1 & 1\end{array}\) & 77 & 1 & 1 & \[
\begin{aligned}
& \left(A_{n}\right) \leftarrow\left(A_{n+1}\right) \\
& \left(A_{7}\right) \leftarrow\left(A_{0}\right) \quad n=0-6
\end{aligned}
\] & & & & Shifts the contents of register \(A\) right one bit. \(A_{0}\) the LSB is rotated to \(A_{7}\) the MSB. \\
\hline & RRC A & \(\begin{array}{llllllll}0 & 1 & 1 & 0 & 0 & 1 & 1 & 1\end{array}\) & 67 & 1 & 1 & \[
\begin{aligned}
& \left(A_{n}\right)-\left(A_{n}+1\right) \\
& \left(A_{7}\right) \leftarrow(C) \\
& (C) \leftarrow\left(A_{0}\right) \quad n=0-6
\end{aligned}
\] & 0 & & & Shifts the contents of register A right one bit. \(A_{0}\) the LSB is shifted to the carry flag and the carry flag is shifted to \(A_{7}\) the MSB \\
\hline \multirow[t]{3}{*}{} & INC Rr & \(0000111 r_{2} r_{1} r_{0}\) & \[
\begin{array}{r}
18 \\
+ \\
r
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (R r)-(R r)+1 \\
& r=0 \sim 7
\end{aligned}
\] & & & & Increments the contents of register \(R_{r}\) by 1. The result is stored in register \(R_{r}\) and the carries are unchanged. \\
\hline & INC@Rr & 000010000010 & \[
\begin{aligned}
& 10 \\
& + \\
& r
\end{aligned}
\] & 1 & 1 & \[
\begin{aligned}
& (M(R r))-(M(R r))+1 \\
& r=0-1
\end{aligned}
\] & & & & Increments the contents of the memory location, of the current page, whose address is in register \(R_{r}\) by 1. Register \(R_{r}\) uses bit \(0 \sim 5\). \\
\hline & DEC Rr & \(110001 r_{2} r_{1} r_{0}\) & \[
\begin{array}{r}
C 8 \\
+ \\
7
\end{array}
\] & 1 & 1 & \[
\begin{aligned}
& (R r) \leftarrow(R r)-1 \\
& r=0-7
\end{aligned}
\] & & & & Decrements the contents of register \(R_{r}\) by 1. The result is stored in register \(R_{r}\) and the carries are unchanged. \\
\hline
\end{tabular}

UNIVERSAL PERIPHERAL INTERFACE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline |tem & \multirow{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Instruction code} & \multirow[b]{2}{*}{\[
\left\lvert\, \begin{gathered}
0.0 \\
\stackrel{0}{0} \\
\infty
\end{gathered}\right.
\]} & \multirow[b]{2}{*}{} & \multirow[b]{2}{*}{Function} & \multicolumn{3}{|l|}{Effected carry} & \multirow[b]{2}{*}{Description} \\
\hline TypeV & & \(\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \quad \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}\) & Hexadecimal & & & & c & AC & \[
\begin{array}{|l}
\hline \stackrel{y}{\circ} \\
\text { Z }
\end{array}
\] & \\
\hline \multirow{17}{*}{\[
\stackrel{0}{E}
\]} & JBb m & \(b_{7} b_{B} b_{5} 100010\) \(m_{7} m_{6} m_{5} m_{4} \quad m_{3} m_{2} m_{1} m_{0}\) & \[
\begin{aligned}
& 12 \\
& { }^{12} \\
& { }^{2} \\
& \\
&
\end{aligned}
\] & 2 & 2 & \[
\begin{aligned}
& \left(A_{b}\right)=1 \text { then }\left(P C_{0}-P C_{7}\right) \leftarrow m \\
& \left(A_{b}\right)=0 \text { then }(P C) \leftarrow(P C)+2 \\
& b \rightarrow b_{6} b_{5}=0-7
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when bit b of register A is 1. Executes the next instruction when bit b of register A is 0 . \\
\hline & JNIBF m & \[
\left|\begin{array}{cccccccc}
1 & 1 & 0 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & D 6 & 2 & 2 & \((\mathrm{IBF})=0\) then \(\left(\mathrm{PC}_{0} \sim P \mathrm{PC}_{7}\right) \leftarrow m\) & & & & Jumps to address \(m\) off the curent page when IBF is 0 , otherwise the next instruction is executed. \\
\hline & JOBF m & \[
\left.\begin{array}{cccccccc}
1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array} \right\rvert\,
\] & \[
\begin{gathered}
\mathbf{8 6} \\
\mathbf{m}
\end{gathered}
\] & 2 & 2 & \((\mathrm{OBF})=1\) then \(\left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow \mathrm{m}\) & & & & Jumps to address \(m\) of the current page when OBF is 0 . otherwise the next instruction is exected. \\
\hline & JTF m & \[
\left|\begin{array}{cccccccc}
0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
16 \\
\text { m }
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& (T F)=1 \text { then }\left(P C_{0} \sim P C_{7}\right) \leftarrow m \\
& (T F)=0 \text { then }(P C) \leftarrow(P C)+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the curent page When the overflow flag of the timer is 1
otherwise the next instruction is executed. otherwise the next instruction is executed Flag is cleared after executing \\
\hline & JMP m & \[
\left|\begin{array}{lllll}
m_{10} m_{9} m_{8} & 0 & 0 & 1 & 0
\end{array}\right|
\] & \[
\begin{aligned}
& \hline 04 \\
& + \\
& m_{B-10} \\
& m \\
& m
\end{aligned}
\] & 2 & 2 & \[
\begin{aligned}
& \left(\mathrm{PC}_{8}-\mathrm{PC}_{10}\right) \leftarrow m_{8} \sim m_{10} \\
& \left(\mathrm{PC}_{0}-P \mathrm{CG}_{7} \leftarrow \mathrm{~m}_{0} \sim \mathrm{~m}_{7}\right. \\
& \left(\mathrm{PG}_{11}\right) \leftarrow(\mathrm{MBF})
\end{aligned}
\] & & & & Jumps to address \(m\) on page \(m_{10} m_{9} m_{8}\) in the memory bank indicated by MBF \\
\hline & JMPP@A & 10011000011 & B 3 & 1 & 2 & \(\left(P C_{0} \sim P C_{7}\right)-(M(A))\) & & & & Jumps to the memory location, of the current page, whose address is in register \(A\). But when the instruction executed was in address 255 . jumps to next page. \\
\hline & DJNZ Rr, m & \[
\begin{array}{ccccc}
1 & 1 & 1 & 0 & 1
\end{array} r_{2} r_{1} r_{0}+1
\] & \[
\begin{array}{r}
\mathrm{E} \mathbf{8} \\
+ \\
\mathbf{r} \\
\hline \mathbf{m} \\
\hline
\end{array}
\] & 2 & 2 & \[
\begin{aligned}
& (\mathrm{Rr}) \leftarrow(\mathrm{Rr})-1 \quad \mathrm{r}=0 \sim 7 \\
& (\mathrm{Rr}) \neq 0 \text { then }(\mathrm{PC} 0 \sim \mathrm{PC}) \leftarrow \mathrm{m} \\
& (\mathrm{Rr})=0 \text { then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2
\end{aligned}
\] & & & & Decrements the contents of register \(R_{r}\) by 1 . Jumps to address \(m\) of the current page when the result is not 0 , otherwise the next instruction is executed \\
\hline & JC m & \[
\left|\begin{array}{cccccccc}
1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
\mathbf{F}_{\mathbf{6}}
\end{gathered}
\] & 2 & 2 & \((C)=1\) then \(\left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow m\) \((\mathrm{C})=0\) then \((\mathrm{PC}) \leftarrow(\mathrm{PC})+2\) & & & & Jumps to address m of the curent page if the carry flag C is 1 , otherwise the next instruction isexecuted. \\
\hline & JNC m & \[
\left|\begin{array}{cccccccc}
1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\
m_{7} & m_{8} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
\text { E } 6 \\
\text { m }
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& (\mathrm{C})=0 \text { then }\left(\mathrm{PC}_{0}-\mathrm{PC}_{7}\right) \leftarrow m \\
& (\mathrm{C})=1 \text { then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page if the carry flag C is O . otherwise the next instruction is executed. \\
\hline & JZ m & \[
\left|\begin{array}{cccccccc}
1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
\text { C } 6 \\
\mathbf{m}
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& (A)=0 \text { then }\left(P C_{0}-P C_{7}\right) \leftarrow m \\
& (A) \neq 0 \text { then }(P C) \leftarrow(P C)+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when the contents of register \(A\) are 0 . otherwise the next instruction is executed. \\
\hline & JNZ m & \[
\left|\begin{array}{cccccccc}
1 & 0 & 0 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
96 \\
\mathrm{~m}
\end{gathered}
\] & 2 & 2 & \begin{tabular}{l}
\((\mathrm{A}) \neq 0\) then \(\left(\mathrm{PC}_{0} \sim \mathrm{PC}_{7}\right) \leftarrow m\) \\
\((A)=0\) then \((P C) \leftarrow(P C)+2\)
\end{tabular} & & & & Jumps to address \(m\) of the current page when the contents of register A are not O . otherwise the next instruction is executed \\
\hline & JTO m & \[
\left|\begin{array}{cccccccc}
0 & 0 & 1 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
36 \\
\text { m }
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(\mathrm{T}_{0}\right)=1 \text { then }\left(\mathrm{PC}_{0} \sim \mathrm{PC}_{7}\right) \leftarrow \mathrm{m} \\
& \left(\mathrm{~T}_{0}\right)=0 \text { then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when flag \(T_{0}\) is 1 otherwise the next instruction exccuted \\
\hline & JNTO m & \[
\left|\begin{array}{cccccccc}
0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 \\
m_{7} & m_{8} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
26 \\
\text { m }
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(T_{0}\right)=0 \text { then }\left(P C_{0}-P C_{7}\right)+-m \\
& \left(T_{0}\right)=1 \text { then }(P C) \leftarrow(P C)+2
\end{aligned}
\] & & & & Jumps to address m of the current page when flag \(T_{0}\) is O . otherwise the next instruction is executed. \\
\hline & JT1 m & \[
\left|\begin{array}{cccccccc}
0 & 1 & 0 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
56 \\
\mathrm{~m}
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(T_{1}\right)=1 \text { then }\left(P C_{0} \sim P C_{7}\right) \leftarrow m \\
& \left(T_{1}\right)=0 \text { then }(P C) \leftarrow(P C)+2
\end{aligned}
\] & & & & Jumps to address m of the current page when flag \(\mathrm{T}_{1}\) is 1 . otherwise the next instruction is executed. \\
\hline & JNT1 m & \[
\left|\begin{array}{cccccccc}
0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\
m_{7}^{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
46 \\
m
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(T_{1}\right)=0 \text { then }\left(P C_{0} \sim P C_{7}\right) \leftarrow m \\
& \left(T_{1}\right)=1 \text { then }(P C) \leftarrow(P C)+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when flag \(\mathrm{T}_{1}\) is O . otherwise the next instruction is executed. \\
\hline & JFO m & \[
\left|\begin{array}{cccccccc}
1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{6} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
\text { B } 6 \\
\text { m }
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(\mathrm{F}_{0}\right)=1 \text { then }\left(\mathrm{PC}_{0} \sim \mathrm{PC}_{7}\right) \leftarrow \mathrm{m} \\
& \left(\mathrm{~F}_{0}\right)=0 \text { then }(\mathrm{PC}) \leftarrow(\mathrm{PC})+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when flag \(\mathrm{F}_{\mathrm{O}}\) is 1 . \\
\hline & JF1 m & \[
\left|\begin{array}{cccccccc}
0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 \\
m_{7} & m_{8} & m_{5} & m_{4} & m_{3} & m_{2} & m_{1} & m_{0}
\end{array}\right|
\] & \[
\begin{gathered}
76 \\
m
\end{gathered}
\] & 2 & 2 & \[
\begin{aligned}
& \left(F_{1}\right)=1 \text { then }\left(P C_{0} \sim P C_{7}\right) \leftarrow m \\
& \left(F_{1}\right)=0 \text { then }(P C) \leftarrow(P C)+2
\end{aligned}
\] & & & & Jumps to address \(m\) of the current page when flag \(F_{1}\) is 1 . \\
\hline \multirow{6}{*}{} & CLR C & 10001001011 & 97 & 1 & 1 & (C) \(\leftarrow 0\) & 0 & & & Clears the carry flag \(C\), resets it to \(0 . A C\) is not affected. \\
\hline & CPL C & 10010001111 & A 7 & 1 & 1 & (C) \(-(\bar{C})\) & \(\bigcirc\) & & & Complements the carry flag \(C . A C\) is not affected. \\
\hline & CLR \(\mathrm{F}_{0}\) & 10000001001 & 85 & 1 & 1 & \(\left(F_{0}\right) \leftarrow 0\) & & & & Clears the flag \(\mathrm{F}_{0}\), resets it to 0 . \\
\hline & CPL Fo & 1000100101 & 95 & 1 & 1 & \(\left(F_{0}\right)-\left(\bar{F}_{0}\right)\) & & & & Complements the flag \(\mathrm{F}_{0}\). \\
\hline & CLR \(\mathrm{F}_{1}\) & 10010001001 & A 5 & 1 & 1 & \(\left(F_{1}\right) \leftarrow 0\) & & & & Clears flag \(F_{1}\) resets it to 0 . \\
\hline & CPL \(\mathrm{F}_{1}\) & 1001100101 & B 5 & 1 & 1 & \(\left(F_{1}\right) \leftarrow\left(\bar{F}_{1}\right)\) & & & & Complements the flag \(\mathrm{F}_{1}\) \\
\hline
\end{tabular}

UNIVERSAL PERIPHERAL INTERFACE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Item & \multirow[b]{2}{*}{Mnemonic} & \multicolumn{2}{|l|}{Instruction code} & \multirow[b]{2}{*}{} & \multirow[b]{2}{*}{\(\stackrel{3}{3}\)} & \multirow[b]{2}{*}{Function} & \multicolumn{3}{|l|}{Effected carry} & \multirow[b]{2}{*}{Description} \\
\hline Type & & \(D_{7} D_{6} D_{5} D_{4} \quad D_{3} D_{2} D_{1} D_{0}\) & Неха. decimai & & & & C & AC & \# & \\
\hline \multirow{6}{*}{\[
\begin{aligned}
& \overline{0} \\
& \stackrel{y}{3}
\end{aligned}
\]} & EN I & 00000001001 & 05 & 1 & 1 & (INTF) * 1 & & & & Enables outside interrupt. \\
\hline & DIS I & 000001001001 & 15 & 1 & 1 & \((\) INTF) -0 & & & & Disables outside interrupt. \\
\hline & SEL RB \({ }_{0}\) & 110000001001 & C 5 & 1 & 1 & (BS) --0 & & & & Selects working register bank 0 . \\
\hline & SEL RB, & \(\begin{array}{lllllllll}1 & 1 & 0 & 1 & 0 & 1 & 0 & 1\end{array}\) & D. 5 & 1 & 1 & (BS) - - 1 & & & & Selects working register bank 1. \\
\hline & EN DMA & 11110001001 & E 5 & 1 & 1 & & & & & Enables DMA hand shake lines. \\
\hline & EN FLAGS & \(\begin{array}{lllllllll}1 & 1 & 1 & 1 & 0 & 1 & 0 & 1\end{array}\) & F 5 & 1 & 1 & \[
\begin{aligned}
& \left(P 2_{4}\right) \leftarrow(O B F) \\
& \left(P 2_{5}\right) \leftarrow(I B F)
\end{aligned}
\] & & & & Enables interrupts from master. \\
\hline \multirow{7}{*}{} & MOV A, T & 01000000010 & 42 & 1 & 1 & \((A) \leftarrow(T)\) & & & & Transfers the contents of timer/event counter to register A . \\
\hline & MOV T, A & 0111000010 & 62 & 1 & 1 & \((\mathrm{T}) \leftarrow(\mathrm{A})\) & & & & Transfers the contents of register A to timer/ event counter. \\
\hline & STRT T & 010010001001 & 55 & 1 & 1 & & & & & Starts timer operation of time/event counterm. Minimum count cycle is \(80 \mu \mathrm{~s}\). \\
\hline & STRT CNT & 01000001001 & 45 & 1 & 1 & & & & & Starts operation as event counter of time/ event counter. Counts up when terminated \(T_{1}\) changes to input high-level for input lowlevel. Minimum count cycle is \(7.5 \mu \mathrm{~s}\). \\
\hline & STOP TCNT & \(\begin{array}{lllllllll}0 & 1 & 1 & 0 & 0 & 1 & 0 & 1\end{array}\) & 65 & 1 & 1 & & & & & Stops operation of timer or event counter. \\
\hline & EN TCNTI & 000100001001 & 25 & 1 & 1 & \((\) TONTF \()=1\) & & & & Enables interrupt of timer/event counter \\
\hline & DIS TCNTI & \(\begin{array}{llllllll}0 & 0 & 1 & 1 & 0 & 1 & 0 & 1\end{array}\) & 35 & 1 & 1 & (TCNTF) - 0 & & & & Disables interrupt of timer/event counter Resets interrupt flip-flop of CPU which is set during the CPU stands-by Timer over flow flag isn't affected. \\
\hline \(\stackrel{H}{\text { ¢ }}\) & NOP & 000000000 & 00 & 1 & 1 & & & & & No operation. Execution time is 1 cycle. \\
\hline
\end{tabular}

Note 1: Executing an instruction may produce a carry (overflow or underflow). The carry may be disregarded (lost) or it may be transferred to C/AC (saved) The saving of a carry is not shown in the function equations, but is instead shown in the carry columns \(C\) and \(A C\). The detail affection of carries for instructions ADD ADDC and DA is as follows:
(C) \(\leftarrow 1\) at overflow of the accumulator is produced
(C) \(\leftarrow 0\) at no overflow of the accumulator is produced.
\((\mathrm{AC}) \leftarrow 1\) at overflow of the bit 3 of the accumulator.
(AC) \(\leftarrow 0\) at no overflow
2: The contents of \(\mathrm{ST}_{4} \sim S T_{7}\) is read when the host computer reads the status of M5L8041A-XXXP
\begin{tabular}{|c|c|c|c|}
\hline Symbol & Details & Symbol & Details \\
\hline A & 8 -bit register (accumlator) & PC & Program counter \\
\hline \(A_{0} \sim A_{3}\) & The low-order 4 bits of the register A & \(\mathrm{PC}_{0}-\mathrm{PC}_{7}\) & The low-order 8 bits of the program counter \\
\hline \(A_{4} \sim A_{7}\) & The high-order 4 bits of the register \(A\) & \(\mathrm{PG}_{8} \sim \mathrm{PC}_{10}\) & The high-order 3 bits of the program counter \\
\hline \(A_{0} \sim A_{n}, A_{n+1}\) & The bits of the register A & PSW & Program status word \\
\hline b & The value of the bits \(5 \sim 7\) of the first byte machine code & & \\
\hline \(\mathrm{b}_{7} \mathrm{~b}_{6} \mathrm{~b}_{5}\) & The bits \(5 \sim 7\) of the first byte machine code & Rr & Register designator \\
\hline BS & Register bank select & \(r\) & Register number \\
\hline BUS & Corresponds to the port 0 (bus I/O port) & \(r_{0}\) & The value of bit 0 of the machine code \\
\hline \(A C\) & Auxiliary carry flag & \(\mathrm{r}_{2} \mathrm{r}_{1} \mathrm{r}_{0}\) & The value of bits \(0 \sim 2\) of the machine code \\
\hline C & Carry flag & \(\mathrm{s}_{2} \mathrm{~S}_{1} \mathrm{~s} 0\) & The value of bits \(0 \sim 2\) of the stack pointer \\
\hline DBB & Data bus buffer & SP & Stack pointer \\
\hline & & \(\mathrm{ST}_{4} \mathrm{ST}_{7}\) & Bits 4~7 of the status register \\
\hline \(F_{0}\) & Flag 0 & STS & System status \\
\hline \(\mathrm{F}_{1}\) & Flag 1 & T & Timer/event counter \\
\hline INTF & Interrupt flag & \(\mathrm{T}_{0}\) & Test pin 0 \\
\hline IBF & \begin{tabular}{l}
Input buffer full flag \\
The value of the 11 -bit address
\end{tabular} & \(\mathrm{T}_{1}\) & Test pin 1 \\
\hline & The second byte (low-order 8 bits) machine code of the 11 -bit & TCNTF & Timer/event counter overflow interrupt flag \\
\hline \(\mathrm{m}_{7} \mathrm{~m}_{6} \mathrm{~m}_{5} \mathrm{~m}_{4} \mathrm{~m}_{3} \mathrm{~m}_{2} \mathrm{~m}_{1} \mathrm{~m}_{0}\) \(\mathrm{m}_{10} \mathrm{mg}_{\mathrm{g}} \mathrm{m}_{8}\) & \begin{tabular}{l}
address \\
The bits 5~7 of the first byte (high-order 3 bits) machine code of the 11-bit address
\end{tabular} & & Timer flag \\
\hline \[
(M(A))
\] & The content of the memory location addressed by the register \(A\) & \# & Symbol to indicate the immediate data \\
\hline (M (Rr)) & The content of the memory location addressed by the register \(\mathrm{R}_{r}\) & @ & Symbol to indicate the content of the memory location \\
\hline ( \(\mathrm{M} \times(\mathrm{Rr}\) ) ) & The content of the external memory location addressed by the register \(\mathrm{R}_{\mathrm{r}}\) & & addressed by the register \\
\hline MBF & Memory bank flag & \(\longleftarrow\) & Shows direction of data flow \\
\hline \(n\) & The value of the immediate data & \(\longleftrightarrow\) & Exchanges the contents of data \\
\hline \(\mathrm{n}_{7} \mathrm{n}_{6} \mathrm{n}_{5} \mathrm{n}_{4} \mathrm{n}_{3} \mathrm{n}_{2} \mathrm{n}_{1} \mathrm{n}_{0}\) & The immediate data of the second byte machine code & ( ) & Contents of register memory location or flag \\
\hline OBF & Output buffer full flag & \(\wedge\) & Logical AND \\
\hline & & \(\checkmark\) & Inclusive OR \\
\hline p & Port number & \(\forall\) & Exclusive OR \\
\hline Pp & Port designator & - & Negation \\
\hline \(p_{1} p_{0}\) & The bits of the machine code corresponding to the port number & \(\bigcirc\) & Content of flag is set or reset after execution \\
\hline
\end{tabular}

Instruction Code List
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \(\mathrm{D}_{4}\) & 0000 & 0001 & 0010 & 0011 & 0100 & 0101 & 0110 & 0111 & 1000 & 1001 & 1010 & 1011 & 1100 & 1101 & 1110 & 1111 \\
\hline \[
D_{3} \sim D_{0}
\] & Hexadecimal & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 0000 & 0 & NOP & \[
\begin{aligned}
& \text { INC } \\
& \text { a R }
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{XCH} \\
\mathrm{~A},(a \mathrm{RO}
\end{gathered}
\] & \[
\left|\begin{array}{cc}
X C H D \\
A, ~ & (a \mathrm{RO}
\end{array}\right|
\] & \[
\begin{gathered}
\mathrm{ORL} \\
\mathrm{~A},(a \mathrm{RO}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{ANL} \\
\mathrm{~A}, \mathrm{Ca} \mathrm{RO}
\end{gathered}
\] & \[
\begin{array}{|c}
\mathrm{ADD} \\
\mathrm{~A},(a \mathrm{RO}
\end{array}
\] & \[
\left.\begin{aligned}
& A D D C \\
& A,(a \operatorname{RO}
\end{aligned} \right\rvert\,
\] & & \[
\left.\begin{gathered}
\text { Mov } \\
\text { stsiA }
\end{gathered} \right\rvert\,
\] & \[
\left|\begin{array}{c}
\mathrm{MOV} \\
(\mathrm{RO}, \mathrm{~A}
\end{array}\right|
\] &  & & \[
\left.\begin{array}{|c}
\mathrm{XRL} \\
\mathrm{~A},(a \mathrm{RO}
\end{array} \right\rvert\,
\] & & MOV \({ }_{\text {A, ca RO }}\) \\
\hline 0001 & 1 & & \[
\begin{aligned}
& \text { INC } \\
& \text { @R1 }
\end{aligned}
\] & \[
\left.\begin{gathered}
\mathrm{xCH} \\
\mathrm{~A},(a \mathrm{R} 1
\end{gathered} \right\rvert\,
\] & \[
\left|\begin{array}{cc}
\mathrm{XCHD} \\
\mathrm{~A},\left(\begin{array}{l}
\mathrm{R}
\end{array}\right. \\
\hline
\end{array}\right|
\] & \[
\left|\begin{array}{c}
\text { ORL } \\
\text { A, (a R1 }
\end{array}\right|
\] & \[
\left.\begin{gathered}
\mathrm{ANL} \\
\mathrm{~A},(a \mathrm{R} 1
\end{gathered} \right\rvert\,
\] & \[
\begin{gathered}
A D D \\
A,(a R 1
\end{gathered}
\] & \[
\left.\begin{gathered}
A D D C \\
A,(a R 1
\end{gathered} \right\rvert\,
\] & & & \[
\begin{gathered}
\text { MOV } \\
\text { (a R1, A }
\end{gathered}
\] &  & & \[
\begin{gathered}
\mathrm{XRL} \\
\mathrm{~A},(a \mathrm{R} 1
\end{gathered}
\] & & MOV \\
\hline 0010 & 2 & \[
\left\lvert\, \begin{gathered}
\text { 0ut } \\
\text { o88.4 }
\end{gathered}\right.
\] &  & \[
\stackrel{\mathbb{N}}{\mathrm{A}, \mathrm{DBB}}
\] &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, T }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { MOV } \\
\mathrm{T}, \mathrm{~A}
\end{gathered}
\] &  & &  & &  & &  & & 数雨 \\
\hline 0011 & 3 &  & 4x+ax & & &  &  & & & RET & \[
\mid \text { Retr }
\] & \begin{tabular}{l}
Move \\
A.eA
\end{tabular} & JMPP & &  & \[
\begin{aligned}
& \text { MoVP3 } \\
& \text { A. EA }
\end{aligned}
\] & \\
\hline 0100 & 4 & \[
5
\] &  &  & 54 &  & &  &  & \[
5
\] &  &  &  &  & & &  \\
\hline 0101 & 5 & \[
\begin{gathered}
\text { EN } \\
1
\end{gathered}
\] & \begin{tabular}{l}
DIS \\
I
\end{tabular} & \[
\begin{gathered}
\text { EN } \\
\text { TONTI }
\end{gathered}
\] & \[
\left|\begin{array}{c}
\text { DIS } \\
\text { TCNTI }
\end{array}\right|
\] & \begin{tabular}{l}
STRT \\
CNT
\end{tabular} & \[
\begin{gathered}
\text { STRT } \\
T
\end{gathered}
\] & \[
\begin{aligned}
& \text { STOP } \\
& \text { TCNT }
\end{aligned}
\] & & \[
\begin{gathered}
\text { CLR } \\
\text { FO }
\end{gathered}
\] & \[
\begin{gathered}
\text { CPL } \\
\text { FO }
\end{gathered}
\] & \[
\begin{gathered}
\text { CLR } \\
F_{1}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{CPL} \\
\mathrm{~F} 1
\end{gathered}
\] & \[
\begin{aligned}
& \text { SEL } \\
& \text { RBO }
\end{aligned}
\] & SEL RB1 & \[
\begin{aligned}
& \text { EN } \\
& \text { OMA }
\end{aligned}
\] & EN \\
\hline 0110 & 6 & &  &  &  &  &  & &  &  &  & &  &  & JNIBF & & \\
\hline 0111 & 7 & \[
\begin{gathered}
\text { DEC } \\
\mathbf{A}
\end{gathered}
\] & \[
\begin{gathered}
\text { INC } \\
\text { A }
\end{gathered}
\] & \[
\begin{gathered}
\text { CLR } \\
A
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{CPL} \\
A
\end{gathered}
\] & \begin{tabular}{l}
SWAP \\
A
\end{tabular} & \[
\begin{gathered}
D A \\
\mathbf{A}
\end{gathered}
\] & \[
\begin{gathered}
\text { RRCC } \\
A
\end{gathered}
\] & \[
\begin{gathered}
\text { RR } \\
A
\end{gathered}
\] & & \[
\begin{gathered}
\text { CLR } \\
\mathrm{C}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{CPL} \\
\mathrm{C}
\end{gathered}
\] & & \[
\begin{gathered}
\text { MOV } \\
\text { A.PSW }
\end{gathered}
\] & \[
\left|\begin{array}{c}
\text { MOV } \\
\text { PSW. A }
\end{array}\right|
\] & \[
\begin{gathered}
\text { RL } \\
A
\end{gathered}
\] & \[
\begin{gathered}
\text { RLC } \\
\text { A }
\end{gathered}
\] \\
\hline 1000 & 8 & & \[
\begin{array}{r}
\text { INC } \\
\text { RO }
\end{array}
\] & \[
\begin{aligned}
& X C H \\
& A, R O
\end{aligned}
\] & & \[
\begin{aligned}
& \text { ORL } \\
& \text { A, RO }
\end{aligned}
\] & ANL
A, Ro & \[
\begin{aligned}
& \text { ADD } \\
& \text { A, RO }
\end{aligned}
\] & \[
\begin{aligned}
& A D D C \\
& A, R O
\end{aligned}
\] & & & \[
\begin{aligned}
& \text { MOV } \\
& \text { RO, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { RO }
\end{gathered}
\] & \[
\begin{aligned}
& \text { XRL } \\
& \text { A, RO }
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, RO }
\end{aligned}
\] \\
\hline 1001 & 9 & \[
\begin{aligned}
& N^{2} \\
& A \cdot{ }^{1} 1
\end{aligned}
\] & \[
\begin{aligned}
& \text { INC } \\
& \text { R1 }
\end{aligned}
\] & \[
\begin{aligned}
& X C H \\
& A, R 1
\end{aligned}
\] & \[
\begin{aligned}
& \text { OUTL } \\
& \text { P1.A }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ORL } \\
& \text { A, R1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ANL } \\
& A, R 1
\end{aligned}
\] & \[
\begin{aligned}
& A D D \\
& A, R 1
\end{aligned}
\] & \[
\begin{aligned}
& \text { ADDC } \\
& \text { A, R1 }
\end{aligned}
\] &  &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { R1, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R1 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { XRL } \\
& \text { A, R1 }
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R1 }
\end{aligned}
\] \\
\hline 1010 & A & \[
\frac{\mathrm{N}}{\mathrm{~A}, \mathrm{P}_{2}}
\] & \[
\begin{gathered}
\text { INC } \\
\text { R2 }
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{XCH} \\
& \mathrm{~A}, \mathrm{R} 2
\end{aligned}
\] & \[
\begin{aligned}
& \text { OUTL } \\
& \text { P2,A }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ORL } \\
& \text { A, R2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ANL } \\
& \text { A, R2 }
\end{aligned}
\] & \[
\begin{aligned}
& A D D \\
& A, R 2
\end{aligned}
\] & \[
\begin{aligned}
& A D O C \\
& A, R 2
\end{aligned}
\] &  &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { R2, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R2 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { XRL } \\
& \text { A, R2 }
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R2 }
\end{aligned}
\] \\
\hline 1011 & B & & \[
\begin{gathered}
\text { INC } \\
\text { R3 }
\end{gathered}
\] & \[
\begin{aligned}
& X C H \\
& A, R 3
\end{aligned}
\] & & \[
\begin{aligned}
& \text { ORL } \\
& \text { A, R3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ANL } \\
& \text { A, R3 }
\end{aligned}
\] & \[
\begin{aligned}
& A D D \\
& A, R 3
\end{aligned}
\] & \[
\begin{aligned}
& A D D C \\
& A, R 3
\end{aligned}
\] & & & \[
\begin{aligned}
& \text { MOV } \\
& \text { R3, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R3 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { XRL } \\
& \text { A, R3 }
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R3 }
\end{aligned}
\] \\
\hline 1100 & C & \[
\begin{aligned}
& \text { Move } \\
& \text { A.P4 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { INC } \\
& \text { R4 }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{XCH} \\
& \mathrm{~A}, \mathrm{R} 4
\end{aligned}
\] & novo P4, A & \[
\begin{aligned}
& \text { ORL } \\
& \text { A, R4 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ANL } \\
& \text { A, R4 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ADD } \\
& \text { A, R4 }
\end{aligned}
\] & \[
\begin{aligned}
& A D D C \\
& A, R 4
\end{aligned}
\] & ORLD & \[
\begin{aligned}
& \text { ANLO } \\
& \text { P4, A }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { R4, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R4 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { XRL } \\
& \text { A, R4 }
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R4 }
\end{aligned}
\] \\
\hline 1101 & D & Moyb & \[
\begin{aligned}
& \text { INC } \\
& \text { R5 }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{XCH} \\
& \mathrm{~A}, \mathrm{R} 5
\end{aligned}
\] & MovD P5. A & \[
\begin{aligned}
& \text { ORL } \\
& \text { A, R5 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ANL } \\
& \text { A, R5 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ADD } \\
& \text { A, R5 }
\end{aligned}
\] & \[
\begin{aligned}
& A D D C \\
& A, R 5
\end{aligned}
\] & \[
\left|\begin{array}{c}
\text { ORLO } \\
\mathrm{P}_{5}, \mathrm{~A}
\end{array}\right|
\] & \[
\left\lvert\, \begin{gathered}
\text { ANLO } \\
\text { P5, A }
\end{gathered}\right.
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { R5, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R5 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { XRL } \\
& \text { A, R5 }
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R5 }
\end{aligned}
\] \\
\hline 1110 & E & \[
\begin{aligned}
& \text { MOVD } \\
& \text { A.P6: }
\end{aligned}
\] & \[
\begin{gathered}
\text { INC } \\
\text { R6 }
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{XCH} \\
& \mathrm{~A}, \mathrm{R6}
\end{aligned}
\] & \[
\begin{gathered}
\text { Movo } \\
\text { P6, }
\end{gathered}
\] & \begin{tabular}{l}
ORL \\
A, R6
\end{tabular} & \begin{tabular}{l}
ANL \\
A, R6
\end{tabular} & \[
\begin{aligned}
& \text { ADD } \\
& \text { A, R6 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ADDC } \\
& \text { A, R6 }
\end{aligned}
\] & ORLD P6. A & \[
\begin{gathered}
\mathrm{ANLD} \\
\mathrm{PE}_{4} \mathrm{~A}
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { R6, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R6 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { XRL } \\
& \text { A, R6 }
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R6 }
\end{aligned}
\] \\
\hline 1111 & \(F\) & \[
\begin{aligned}
& \text { MOVD } \\
& \text { A. P7 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { INC } \\
& \text { R7 }
\end{aligned}
\] & \[
\begin{aligned}
& X C H \\
& A, R 7
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOVD } \\
& \text { P7, A }
\end{aligned}
\] & \[
\begin{aligned}
& \text { GRL } \\
& A, R 7
\end{aligned}
\] & \[
\begin{aligned}
& \text { ANL } \\
& \text { A, R7 }
\end{aligned}
\] & \[
\begin{aligned}
& A D D \\
& \text { R7, A }
\end{aligned}
\] & \[
\begin{aligned}
& \text { ADDC } \\
& \text { A, R7 }
\end{aligned}
\] & PRLD & \[
\left\lvert\, \begin{aligned}
& \text { ANLD } \\
& \text { PT A }
\end{aligned}\right.
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { R7, A }
\end{aligned}
\] &  & \[
\begin{gathered}
\text { DEC } \\
\text { R7 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { XRL } \\
& \text { A, R7 }
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { MOV } \\
& \text { A, R7 }
\end{aligned}
\] \\
\hline
\end{tabular}

2-byte, 2-cycle instruction
1-byte, 2 -cycle instruction

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & \multirow{3}{*}{With respect to \(\mathrm{V}_{\text {SS }}\)} & -0.5-7 & V \\
\hline \(V_{1}\) & input voltage & & \(-0.5 \sim 7\) & V \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & \(-0.5 \sim 7\) & \(\checkmark\) \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1500 & mW \\
\hline Topr & Operating temperature range & & 0~70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-65 \sim 150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{|c|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multirow{2}{|c|}{ Parameter } & \multicolumn{3}{|c|}{ Limits } & \multirow{2}{*}{ Unit } \\
\cline { 3 - 4 } & & Min & Nom & Max & \\
\hline\(V_{C C}\) & Supply voltage & 4.5 & 5 & 5.5 & \(V\) \\
\hline\(V_{S S}\) & Supply voltage & & 0 & & \(V\) \\
\hline\(V_{I H}\) & High-level input voltage & 2 & & & \(V\) \\
\hline\(V_{I L}\) & Low-level input voltage & & & 0.8 & \(V\) \\
\hline\(f(\phi)\) & Operating frequency & 1 & & 6 & \(M H z\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{T}_{\mathrm{a}}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right.\), unless otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Conaitions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(V_{\text {IL }}\) & Low-level input voltage (all except \(\mathrm{X}_{1}, \mathrm{X}_{2}\) ) & & -0.5 & & 0.8 & V \\
\hline \(\mathrm{V}_{1 \mathrm{H} 1}\) & High-level input voltage (all except \(\mathrm{X}_{1}, \mathrm{X}_{2}, \overline{\mathrm{RESET}}\) ) & & 2 & & \(\mathrm{V}_{C C}\) & V \\
\hline \(\mathrm{V}_{\mathrm{H} 2}\) & High-level input voltage ( \(X_{1}, X_{2}, \overline{\text { RESET }}\) ) & & 3.8 & & \(\mathrm{V}_{\mathrm{CC}}\) & \(\checkmark\) \\
\hline VoL1 & Low-level output voltage ( \(\mathrm{D}_{0} \sim \mathrm{D}_{7}, \mathrm{SYNC}\) ) & \(\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}\) & & & 0.45 & \(\checkmark\) \\
\hline VoL2 & Low-level output voltage (all except \(\mathrm{D}_{0} \sim \mathrm{D}_{7}\), SYNC, PROG) & \(1 \mathrm{OL}=1.6 \mathrm{~mA}\) & & & 0.45 & V \\
\hline VoL3 & Low-level output voltage (PROG) & \(\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}\) & & & 0.45 & V \\
\hline \(\mathrm{VOH}^{1}\) & High-level output voltage ( \(\mathrm{D}_{0} \sim \mathrm{D}_{7}\) ) & \(\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) & 2.4 & & & \(\checkmark\) \\
\hline \(\mathrm{V}_{\mathrm{OH} 2}\) & High-level output voltage (all other outputs) & \(\mathrm{l}_{\mathrm{OH}}=-50 \mu \mathrm{~A}\) & 2.4 & & & \(\checkmark\) \\
\hline 1 & Input leakage current ( \(\mathrm{T}_{0}, \mathrm{~T}_{1}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \mathrm{A}_{0}\) ) & \(\mathrm{V}_{S S} \leqq \mathrm{~V}_{1} \leqq \mathrm{~V}_{\mathrm{CC}}\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline Iozl & Off-state output leakage current ( \(\mathrm{D}_{0} \sim \mathrm{D}_{7}\) ) & \(\mathrm{V}_{\text {ss }}+0.45 \leqq \mathrm{~V}_{0} \leqq \mathrm{~V}_{\text {cc }}\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline 1/L1 & Low-level input current ( \(\left.P_{10} \sim P_{17}, P_{20} \sim P_{27}\right)\) & \(\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}\) & & & 0.5 & mA \\
\hline I/L2 & Low-level input current ( \(\overline{\mathrm{RESET}}, \overline{\mathrm{SS}}\) ) & \(V_{\text {IL }}=0.8 \mathrm{~V}\) & & & 0.2 & mA \\
\hline IDD & Supply current from \(V_{\text {DD }}\) & & & & 15 & mA \\
\hline \(1 \mathrm{CCC}+\mathrm{IDD}\) & Total supply current & & & & 125 & mA \\
\hline
\end{tabular}

UNIVERSAL PERIPHERAL INTERFACE

TIMING REQUIREMENTS \(\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right.\), unless otherwise noted) DBB Read
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline tc \((\phi)\) & Cycle time & toy & & 2.5 & & 15 & \(\mu \mathrm{s}\) \\
\hline tw (R) & Read pulse with & trR & tc \((\phi)=2.5 \mu \mathrm{~s}\) & 250 & & & ns \\
\hline tsu(cs-R) & Chip-select setup time before read & tar & & 0 & & & ns \\
\hline th( \(\mathrm{R}-\mathrm{CS}\) ) & Chip-select hold time after read & \(t_{\text {RA }}\) & & 0 & & & ns \\
\hline
\end{tabular}

\section*{DBB Write}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline tw(w) & Write pulse width & tww & & 250 & & & ns \\
\hline \[
\begin{aligned}
& \mathrm{tsu}(\operatorname{cs}-W R) \\
& \mathrm{tsu}\left(A_{0}-W R\right) \\
& \hline
\end{aligned}
\] & \(\overline{\mathrm{CS}}, \mathrm{A}_{0}\) setup time before write & taw & & 0 & & & ns \\
\hline \[
\begin{aligned}
& \operatorname{th}(W-C S) \\
& \operatorname{tn}\left(W-A_{0}\right)
\end{aligned}
\] & \(\overline{\mathrm{CS}}, \mathrm{A}_{0}\) hold tie after write & twa & & 0 & & & ns \\
\hline \(\mathrm{t}_{\text {su( }}(\mathrm{DQ}-\mathrm{W})\) & Data setup time before write & tow & & 150 & & & ns \\
\hline th( \(\mathrm{w}-\mathrm{DQ}\) ) & Data hold time after write & two & & 0 & & & ns \\
\hline
\end{tabular}

\section*{Port 2}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline tw(PR) & PROG pulse width & tpp & & 1200 & & & ns \\
\hline \(t_{\text {su }}(\mathrm{FC}-\mathrm{PR})\) & Port control setup time before PROG & tcp & & 110 & & & ns \\
\hline th( \(\mathrm{PR}-\mathrm{PO}\) ) & Port control hold time after PROG & tpo & & 100 & & & ns \\
\hline tsu( \(\mathrm{Q}-\mathrm{PR}\) ) & Oitput data setup time before PROG & top & & 250 & & & ns \\
\hline tsu( \(D-P R\) ) & Input data hold time before PROG. & tpr & & & & 810 & ns \\
\hline th(PR-D) & Input data hold time after PROG & tpf & & 0 & & 150 & ns \\
\hline
\end{tabular}

DMA
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbot} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline tsu(DACK-R) & Data acknowledge time before read & tacc & & 0 & & & ns \\
\hline th(R-DACK) & Data hold time after read & tcac & & 0 & & & ns \\
\hline tsu(DACK - w) & Data setup time before write & tacc & & 0 & & & ns \\
\hline tn( \(\mathbf{W}\)-DACK) & Data hold time after write & tcac & & 0 & & & ns \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS \(\left(\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%\right.\), unless otherwise noted)

\section*{DBB Read}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alterrative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline tPzx(Cs-DQ) & Data enable time after \(\overline{\mathrm{CS}}\) & tad & \(C_{L}=150 \mathrm{pF}\) & & & 225 & ns \\
\hline \(t P z \times\left(A_{0}-D Q\right)\) & Data enable time after address & \(t_{\text {AD }}\) & \(\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}\) & & & 225 & ns \\
\hline tPZX(R-DQ) & Data enable time after read & trd & \(\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}\) & & & 225 & ns \\
\hline \(t \mathrm{PxZ}(\mathrm{R}-\mathrm{DQ})\) & Data disable time after read & tDF & & & & 100 & ns \\
\hline
\end{tabular}

DMA
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline tPzx(DACK-DQ) & Data enable time after DACK & \(t_{\text {ACD }}\) & 150pF Load & & & 225 & ns \\
\hline tPHL(R-DRQ) & DRQ disable time after read & tCRQ & 150pF Load & & & 200 & ns \\
\hline tPHL ( w - DRQ) & DRQ disable time after write & tCra & 150pF Load & & & 200 & ns \\
\hline
\end{tabular}

TIMING DIAGRAMS
Read


Write


\section*{Port 2}


DMA


\section*{APPLICATION EXAMPLES}
(1) Interface to an M5L8085AP

(2) Interface to an MELPS 8-48 Microcomputer and M5L8243P


\section*{GENERAL INFORMATION}

This information explains how to specify the object program for the automatic design system for mask ROMs. This system for mask ROM production has been developed to accept a customer's object program specifications for the automatic design system for a mask ROM.

The main segments of he automatic design system are:
1. The plotter instructions for mask production.
2. A check list for verifyng that the customer's specifications have been met.
3. A test program to assure that the production ROMs meet specifications.
An EPROM in which a program is stored is used for a customer's specifications. A separate (set of) EPROM(s) should be produced for each object program.

Three sets of EPROM(s) should be supplied with the confirmation material.

\section*{EPROM SPECIFICATIONS}
1. The Mitsubishi M5L2708K, M5L2716K, M5L2732K or M5L8748S are standard, but Intel 2708, 2716, 2732, 8741 or 8441 A or equivalent devices may be used.
2. The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as ' 1 ', and low-level as ' 0 '.
3. All the data stored in the EPROM are considered as valid and processed to make masks.

\section*{ITEMS FOR VERIFICATION}

The type of EPROM and address designation symbol \(A\) should be marked on the top of the EPROM. In addition, the address indicated by the symbol A should be indicated on the ROM verification sheet.

\section*{MASK ROM DEVELOPMENT FLOW CHART}


MASK-PROGRAMMABLE ROM CONFIRMATION MATERIAL
M5L 8041A-XXXP

\section*{MASK VERIFICATION SHEET}

\section*{MITSUBISHI ELECTRIC}

* 1. Specify the EPROM to be supplied. Supply 3 EPROMs of each pattern
( \(\square\)
" \(\checkmark\) " )
\begin{tabular}{|c|c|c|c|c|}
\hline EPROM Type & 2708 & 2716 & 2732 & 8741 \\
\hline EPROM No. & \(\square \mathrm{A}\left(000_{16} \sim 3 F F_{16}\right)\) & \(\square \mathrm{A}\left(000_{16} \sim 3 F F_{16}\right)\) & \(\square \mathrm{A}\left(000_{16} \sim 3 F F_{16}\right)\) & \(\square A\left(000_{16} \sim 3 F F_{16}\right)\) \\
\hline
\end{tabular}
* 2. Part No.
1. Marking required 2. Marking required


MITSUBISHI ELECTRIC IC TYPE NO.

Note 1. Justify the marking to the right.
2. Keep the length to within 12 characters, including alphamerics and hyphens. Do not use J, I, or 0 .
* 3. Special Remarks
* 4. Description of the final product (In as much detail as possible)

\section*{DESCRIPTION}

The M5L 8251AP is a universal synchronous/asynchronous receiver/transmitter (USART) IC chip designed for data communications use. It is produced using the N -channel silicon-gate ED-MOS process and is mainly used in combination with 8-bit microprocessors.

\section*{FEATURES}
- Single 5V power supply
- Synchronous and asynchronous operation

Synchronous:
5~8-bit characters
Internal or external synchronization
Automatic SYNC character insertion
Asynchronous system:
5~8-bit characters
Clock rate-1, 16 or 64 times the baud rate
\(1,1 \frac{1}{2}\), or 2 stop bits
False-start-bit detection
Automatic break-state detection
- Baud rate: DC~64K-baud
- Full duplex, double-buffered transmitter/receiver
- Error detection: parity, overrun, and framing
- Pin connection and electrical characteristics compatible with Intel's 8251A

\section*{APPLICATIONS}
- Modem control of data communications using microcomputers
- Control of CRT, TTY and other terminal equipment FUNCTION
The M5L 8251AP is used in the peripheral circuits of a CPU. It permits assignments, by means of software, of operations in all the currently used serial-data transfer systems including IBM's 'bi-sync.'


The M5L8251AP receives parallel-format data from the CPU, converts it into a serial format, and then transmits via the \(T_{x} D\) pin. It also receives data sent in via the \(R_{x} D\) pin from the external circuit, and converts it into a parallel format for sending to the CPU.

On receipt of parallel-format data for transmission from the CPU or serial data for the CPU from external devices, the M5L 8251AP informs the CPU using the TxRDY or RxRDY pin. In addition, the CPU can read the M5L 8251 AP status at any time.

The M5L8251AP can detect the data received for errors and inform the CPU of the presence of errors as status information. Errors include parity, overrun and frame errors.


\section*{OPERATION}

The M5L 8251AP interfaces with the system bus as shown in Fig. 1, positioned between the CPU and the modem or terminal equipment, and offers all the functions required for data communication.

Fig. 1 M5L8251AP interface to 8080A standard system bus


When using the M5L 8251AP, it is necessary to program, as the initial setting, assignments for synchronous/asynchronous mode selection, baud rate, character length, parity check, and even/odd parity selection in accordance with the communication system used. Once programming is completed, functions appropriate to the communication system can be carried out continuously.

When initial setting of the USART is completed, data communication becomes possible. Though the receiver is always in the enable state, the transmitter is placed in the transmitter-enable state ( \(\mathrm{T}_{\mathrm{x}} \mathrm{EN}\) ) by a command instruction, and the application of a low-level signal to the CTS pin prompts data-transfer start-up. Until this condition is satisfied, transmission is not executed. On receiving data, the receiver informs the CPU that reading of the receiver data in the USART by the CPU has become possible (the RxRDY terminal has turned to ' 1 '). Since data reception and the entry of the CPU into the data-readable state are output as status information, the CPU can assess USART status without accessing the RxRDY terminal.

During receiving operation, the USART checks errors and gives out status information. There are three types of errors: parity, overrun, and frame. Even though an error occurs, the USART continues its operations, and the error state is retained until error reset (ER) is effected by a command instruction. The M5L8251AP access methods are listed in Table 1.

Table 1 M5L 8251AP Access Methods
\begin{tabular}{|c|c|c|c|c|}
\hline\(C / \bar{D}\) & \(\overline{R D}\) & \(\overline{W R}\) & \(\overline{C S}\) & Function \\
\hline\(L\) & \(L\) & \(H\) & \(L\) & Data bus \(\leftarrow\) Data in USART \\
\hline\(L\) & \(H\) & \(L\) & \(L\) & USART \(\leftarrow\) Data bus \\
\hline\(H\) & \(L\) & \(H\) & \(L\) & Data bus \(\leftarrow\) Status \\
\hline\(H\) & \(H\) & \(L\) & \(L\) & Control \(\leftarrow\) Data bus \\
\hline\(X\) & \(H\) & \(H\) & \(L\) & 3-State \(\leftarrow\) Data bus \\
\hline\(X\) & \(X\) & \(X\) & \(H\) & 3-State \(\leftarrow\) Data bus \\
\hline
\end{tabular}

\section*{Data-Bus Buffer}

This is an 8 -bit, 3 -state bidirectional bus buffer through which control words, command words, status information, and transfer data are transferred. Fig. 2 shows the structure of the data-bus buffer.

Fig. 2 Data-bus-buffer structure


\section*{Read/Write Control Logic}

This logic consists of a control word register and command word register. It receives signals from the CPU control bus and generates internal-control signals for the elements.

\section*{Modem Control Circuit}

This is a general-purpose control-signal circuit designed to simplify the interface to the modem. Four types of control signal are available: output signals \(\overline{\mathrm{DTR}}\) and \(\overline{\mathrm{RTS}}\) are controlled by command instructions, input signal \(\overline{\mathrm{DSR}}\) is given to the CPU as status information and input signal \(\overline{\mathrm{CTS}}\) controls direct transmission.

\section*{Transmit Buffer}

This buffer converts parallel-format data given to the databus buffer into serial data with addition of a start bit, stop bits and a parity bit, and sends out the converted data through the \(T_{x D}\) pin based on the control signal.

\section*{Transmit-Control Circuit}

This circuit carries out all the controls required for serialdata transmission. It controls transmitter data and outputs the signals required by external devices in accordance with the instructions of the read/write control logic.

\section*{Receive Buffer}

This buffer converts serial data given via the \(R_{x} D\) pin into a parallel format, checks the bits and characters in accordance with the communication format designated by mode setting, and transfers the assembled characters to the CPU via the data-bus buffer.

\section*{Receive Control Circuit}

This circuit offers all the controls required for normal reception of the input serial data. It controls receiver data and outputs signals for the external devices in accordance with the instructions of the read/write control logic.

\section*{Clock Input (CLK)}

This system-clock input is required for internal-timing generation and is usually connected to the clock-output \(\left(\phi_{2(T T L)}\right)\) pin of the M5L8224P. Although there is no direct relation with the data-transfer baud rate, the clockinput (CLK) frequency is more than 30 times the \(\overline{T_{X} C}\) or \(\overline{\mathbf{R}_{\mathrm{X}} \mathrm{C}}\) input frequency in the case of the synchronous system and more than 4.5 times in the case of the asynchronous system.

\section*{Reset Input (RESET)}

Once the USART is shifted to the idle mode by a high-level input, this state continues until a new control word is set. Since this is a master reset, it is always necessary to load a control word following the reset process. The reset input requires a minimum 6-clock pulse width.

\section*{Data-Set Ready Input ( \(\overline{\mathrm{DSR}}\) )}

This is a general-purpose input signal, but is usually used as a data-set ready signal to test modem status. Its status can be known from the status reading process. The \(D_{7}\) bit of the status information equals ' 1 ' when the \(\overline{\mathrm{DSR}}\) pin is in the low state, and ' \(O\) ' when in the high state.
\(\overline{\mathrm{DSR}}=\mathrm{L} \rightarrow \mathrm{D}_{7}\) bit of status information \(=1\)
\(\overline{\mathrm{DSR}}=\mathrm{H} \rightarrow \mathrm{D}_{7}\) bit of status information \(=0\)
Note: DSR indicates modem status as follows:
ON means the modem can transmit and receive;
OFF means it cannot.

\section*{Data-Terminal Ready Output (DTR)}

This is a general-purpose output signal, but is usually used as a data-terminal ready or rate-select signal to the modem. The \(\overline{\mathrm{DTR}} \mathrm{pin}\) is controlled by the \(\mathrm{D}_{1}\) bit of the command instruction; if \(D_{1}=1, \overline{D T R}=L\), and if \(D_{1}=0, \overline{D T R}=H\).
\(D_{1}\) of the command register \(=1 \rightarrow \overline{D T R}=L\)
\(\mathrm{D}_{1}\) of the command register \(=0 \rightarrow \overline{\mathrm{DTR}}=\mathrm{H}\)

\section*{Chip-Select Input ( \(\overline{\mathbf{C S}}\) )}

This is a device-select signal that enables the USART by a low-level input. Usually, it is connected to the address bus directly or via the decoder. When this signal is in the high state, the M5L 8251AP is disabled.

\section*{Write-Data Control Input ( \(\overline{\mathbf{W R}}\) )}

Data and control words output from the CPU by the lowlevel input are written in the M5L 8251AP. This terminal is usually used in a form connected with the control bus \(\overline{1 / O W}\) of the CPU.

\section*{Read-Data Control Input ( \(\overline{\mathrm{RD}}\) )}

Receiver data and status information are output from the CPU by a low-level input for the CPU data bus.
Control/Data Control input (C/ \(\overline{\mathbf{D}}\) )
This signal shows whether the information on the USART data bus is in the form of data characters or control words, or in the form of status information, in accordance with the \(\overline{\mathrm{RD}}\) and \(\overline{\mathrm{WR}}\) inputs while the CPU is accessing the M5L 8251AP. The high level identifies control words or status information, and the low level, data characters.

\section*{Request-To-Send Output (RTS)}

This is a general-purpose output signal but is used as a request-to-send signal for the modem. The \(\overline{\mathrm{RTS}}\) terminal is controlled by the \(\mathrm{D}_{5}\) bit of the command instruction. When \(D_{5}\) is equal to ' 1 ', \(\overline{R T S}=L\), and when \(D_{3}\) is \(0, \overline{R T S}\) \(=\mathrm{H}\).

Command register \(\mathrm{D}_{5}=1 \rightarrow \overline{\mathrm{RTS}}=\mathrm{L}\)
Command register \(\mathrm{D}_{5}=0 \rightarrow \overline{\mathrm{RTS}}=\mathrm{H}\)
Note: RTS controls the modem transmission carrier as follows:
ON means carrier dispatch;
OFF means carrier stop.

\section*{Clear-To-Send Input ( \(\overline{\mathrm{CTS}}\) )}

When the \(T_{x} E N\) bit ( \(D_{0}\) ) of the command instruction has been set to ' 1 ' and the \(\overline{\mathrm{CTS}}\) input is low, serial data is sent out from the \(T_{x} D\) pin. Usually this is used as a clear-tosend signal for the modem.
Note: CTS indicates the modem status as follows:
ON means data transmission is possible;
OFF means data transmission is impossible.

\section*{Transmission-Data Output (TxD)}

Parallel-format transmission characters loaded on the M5L 8251AP by the CPU are assembled into the format designated by the mode instruction and sent in serial-data form via the \(T_{x} D\) pin. Data is output, however, only in cases where the \(D_{0}\) bit ( \(T_{x} E N\) ) of the command instruction is ' 1 ' and the \(\overline{\mathrm{CTS}}\) terminal is in the low state. Once reset, this pin is kept at the mark status (high level) until the first character is sent.

\section*{Transmitter-Ready (TxRDY)}

This signal shows that the data is ready for transmission. It is possible to confirm the status of serial-data transmission by using it as an interruption signal for the CPU or by allowing the CPU to read the \(D_{0}\) bit of the status information by polling. Since the \(\mathrm{T}_{\mathrm{x}}\) RDY signal shows that
the data buffer is empty, it is automatically reset when a transmission character is loaded by the CPU. The TxRDY bit of the status information means that the transmit-data buffer shown in Fig. 2 has become empty, while the TxRDY pin enters the high-level state only when the transmit-data buffer is empty, TxEN equals ' 1 ', and a lowlevel input has been applied to the CTS pin.

Status ( \(\mathrm{D}_{0}\) ): Transmit-data buffer (TDB) is empty and ' 1 '.
TxRDY terminal: When (TDB is empty)•(TxEN =1). \((C T S=0)=1\) or resetting, it becomes active.

\section*{Transmitter-Empty Output (TxEMPTY)}

When no transmisison characters are left in the transmit buffer, this pin enters the high state. In the asynchronous mode, the following transmission character is shifted to the transmit buffer when it is loaded from the CPU. Thus, it is automatically reset. In the synchronous mode, a SYNC character is loaded automatically on the transmit buffer when no transfer-data characters are left. In this case, however, the TxEMPTY does not enter the low state when a SYNC character has been sent out, since TxEMPTY \(=\mathrm{H}\) denotes the state in which there is no transfer character and one or two SYNC characters are being transferred or the state in which a SYNC character is being transferred as a filler. TxEMPTY is unrelated to the \(\mathrm{Tx}_{x} E N\) bit of the command instruction.
Transmitter-Clock Input ( \(\overline{T_{x} C}\) ).
This clock controls the baud rate for character transmission from the \(T_{x} D\) pin. Serial data is shifted by the rising edge of the \(\overline{T_{x} C}\) signal. In the synchronous mode, the \(\overline{T_{x} C}\) frequency is equal to the actual baud rate. In the asynchronous mode, the frequency is specified as 1,16 , or 64 times the baud rate by the mode setting.
Example When the baud rate is 110 bauds:
\(\overline{T_{x} C}=110 \mathrm{~Hz}(1 X)\)
\(\overline{T_{x} C}=1.76 \mathrm{kHz}(16 \mathrm{X})\)
\(\overline{T_{x} C}=7.04 \mathrm{kHz}(64 X)\)

\section*{Receiver-Data Input ( \(\mathbf{R X}_{\mathbf{X}} \mathrm{D}\) )}

Serial characters sent from another device are input to this pin and converted to a parallel-character format to serve as data for the CPU. Unless the ' 1 ' state is detected after a chip-master reset procedure (this resetting is carried out to prevent spurious operation such as that due to faulty connection of the \(\mathrm{R}_{\mathrm{X}} \mathrm{D}\) to the line in a break state), the serial characters are not received. This applies to only the asynchronous mode. When the \(\mathrm{RxD}_{\mathrm{x}}\) line enters the low state instantaneously because of noise, etc., the mis-start prevention function starts working. That is, the start bit is detected by its falling edge but in order to make sure that it
is the correct start bit, the \(\mathrm{R}_{\mathrm{x}} \mathrm{D}\) line is strobed at the middle of the start bit to reconfirm the low state. If it is found to be high, a faulty-start judgment is made

\section*{Receiver-Ready Output ( \(\mathbf{R}_{\mathbf{x}}\) RDY)}

This signal indicates that the received characters have entered the receiver buffer, and further, the receiver-data buffer in the data-bus buffer shown in Fig. 2. It is possible to confirm the \(\mathrm{R}_{\mathrm{x}}\) RDY status by using this signal as an interruption signal for the CPU or by allowing the CPU to read the \(D_{1}\) bit of the status information by polling. The \(R_{x} R D Y\) is automatically reset when a character is read by the CPU. Even in the break state in which the \(R_{X} D\) line is held at low, the \(R_{x} R D Y\) remains active. It can be masked by making the \(R_{X} E\left(D_{2}\right)\) of the command instruction ' 0 '.

\section*{Receiver-Clock Input ( \(\overline{\mathbf{R}_{\mathbf{X}} \mathbf{C}}\) )}

This clock signal controls the baud rate for the sending in of characters via the \(\overline{R_{x} D}\) pin. The data is shifted in by the rising edge of the \(\overline{R_{x} C}\) signal. In the synchronous mode, the \(\overline{R_{X} C}\) frequency is equal to the actual baud rate. In the asynchronous mode, the frequency is specified as 1,16 , or 64 times the baud rate by mode setting. This relationship is parallel to that of \(\overline{T_{x} C}\), and in usual communication-line systems the transmission and reception baud rates are equal. The \(\overline{T_{x} \bar{C}}\) and \(\overline{R_{x} C}\) terminals are, therefore, used connected to the same baud-rate generator.

\section*{Sync Detect/Break Detect Output-Input (SYNDET/BD)}

In the synchronous mode this pin is used for input and output operations. When it is specified for the internal synchronous mode by mode setting, this pin works as an output terminal. It enters the high state when a SYNC character is received through the \(R_{X} D\) pin. If the M5L 8251AP has been programmed for double SYNC characters (bi-sync), a high is entered in the middle of the last bit of the second SYNC character. This signal is automatically reset by reading the status information.

On designation of the M5L8251AP to the external synchronous mode, this pin begins to serve for input operations. Applying a high signal to this pin prompts the M5L 8251AP to begin assembling data characters at the next rising edge of the \(\overline{R_{X} C}\). For the width of a high-level signal to be input, a minimum \(\overline{R_{x} C}\) period is required.

Designation of the asynchronous mode causes this pin to function as a BD (output) pin. When the start, data, and parity bits and a stop bit are all in the low state, a high is entered. The BD (break detect) signal can also be read as the \(D_{6}\) bit of the status information. This signal is. reset by resetting the chip master or by the RxD line's recovering the high state.

\section*{PROGRAMMING}

It is necessary for the M5L 8251AP to have the control word loaded by the CPU prior to data transfer. This must always be done following any resetting operation (by external RESET pin or command instruction IR). There are two types of control words: mode instructions specifying general operations required for communications and command instructions to control the M5L 8251AP's actual operations.

Following the resetting operation, a mode instruction must be set first. This instruction sets the synchronous or asynchronous system to be used. In the synchronous system, a SYNC character is loaded from the CPU. In the case of the bi-sync system, however, a second SYNC character must be loaded in succession.

Loading a command instruction makes data transfer possible. This operation after resetting must be carried out for initializing the M5L 8251AP. The USART command instruction contains an internal-reset IR instruction ( \(\mathrm{D}_{6}\) bit) that makes it possible to return the M5L 8251AP to its reset state. The initialization flowchart is shown in Fig. 3 , and the mode-instruction and command-instruction formats are shown in Figs. 4 and 5.

Fig. 3 Initialization flow chart


Fig. 4 Mode-instruction format


Fig. 5 Command-instruction format


\section*{Asynchronous Transmission Mode}

When data characters are loaded on the M5L 8251AP after initial setting, the USART automatically adds a start bit (low), an odd or even parity bit specified by the mode instruction during initialization, and a specified number of stop bits (high). After that, the assembled data characters are transferred as serial data via the \(T_{x} D\) pin if transfer is enabled ( \(T_{x} E N=1 \cdot \overline{\mathrm{CTS}}=\mathrm{L}\) ). In this case, the transfer data (baud rate) is shifted by the mode instruction at a rate of \(1 \mathrm{X}, 1 / 16 \mathrm{X}\), or \(1 / 64 \mathrm{X}\) the \(\overline{T_{x} \mathrm{C}}\) period.

If the data characters are not loaded on the M5L 8251 AP, the \(T_{x} D\) pin enters a mark state (high). When SBRK is programmed by the command instruction, break characters (low) are output continuously through the TxD pin.

\section*{Asynchronous Reception Mode}

The \(R_{X} D\) line usually starts operations in a mark state (high), triggered by the falling edge of a low-level pulse when it comes to this line. This signal is again strobed at the middle of the bit to confirm that it is a perfect start bit. The detection of a second low indicates the validity of the start bit (restrobing is carried out only in the case of 16X and 64X). After that, the bit counter inside the M5L 8251AP starts operating; each bit of the serial information on the \(R_{x} D\) line is shifted in by the rising edge of \(\overline{R_{x} C}\), and the data bit, parity bit (when necessary), and stop bit are sampled at the middle position.

The occurrence of a parity error causes the setting of a parity-error flag. If the stop bit is in the low state, a frameerror flag is set. Attention should be paid to the fact that the receiver requires only one stop bit even though the program has designated \(1 \frac{1}{2}\) or 2 stop bits.

Reception up to the stop bit means reception of a complete character. This character is then transferred to the receiver-data buffer shown in Fig. 2, and the \(R_{x} R D Y\)

Fig. 6 Asynchronous transmission format I (transmission)

becomes active. In cases where this character is not led by the CPU and where the next character is transferred to the receiver-data buffer, the preceding character is destroyed and an overrun-error flag is set.

These error flags can be read as the M5L 8251AP status information. The occurrence of an error does not stop USART operations. The error flags are cleared by the ER ( \(\mathrm{D}_{4} \mathrm{bit}\) ) of the command instruction.

The asynchronous-system transfer formats are shown in Figs. 6 and 7.

\section*{Synchronous Transmission Mode}

In this mode the \(T_{x} D\) pin remains in the high state until initial setting by the CPU is completed. After initialization, the state of \(\overline{C T S}=L\) and \(T_{x} E N=1\) causes serial transmission of SYNC characters through the \(T_{x} D\) pin. Then, data characters are sent out and shifted by the falling edge of the \(\overline{T_{x} C}\) signal. The transmission rate equals the \(\overline{T_{x} C}\) rate.

Thus, once data-character transfer starts, it must continue through the \(T_{x} D\) pin at the same rate as that of \(T_{x} C\). Unless data characters are provided from the CPU before the transmitter buffer becomes empty, one or two SYNC characters are automatically output from the \(T_{x} D\) pin. In this case, it should be noted that the \(T_{x} E M P T Y\) pin enters the high state when there are no data characters left in the M5L8251AP to be transferred, and that the low state is not entered until the USART is provided with the next data character from the CPU. Care should also be taken over the fact that merely setting a command instruction does not effect SYNC-character insertion, because the SYNC character is sent out after loading of the data characters.

In this mode, too, break characters are sent out in succession from the \(T_{x} D\) pin when SBRK is designated ( \(D_{3}=1\) ) by a command instruction.

Fig. 7 Asynchronous transmission format II (reception)


\footnotetext{
Note: When the data character is 5. 6. or 7 bits/character length, the unused bits (for USART \(\rightarrow\) CPU) are set to zero.
}

\title{
MITSUBISHI LSIs \\ M5L 8251AP
}

\section*{Synchronous Reception Mode}

Character synchronization in this mode is carried out internally or externally by initial-setting designation.

Programming in the internal synchronous mode requires that an EH instruction ( \(D_{7}=1\), enter hunt mode) is included in the first command instruction. Data on the \(\mathrm{R}_{\mathrm{XD}} \mathrm{pin}\) is sampled by the rising \(\overline{\mathrm{R}_{\mathrm{X}} \mathrm{C}}\) signal, and the receiver-buffer contents are compared with the SYNC character each time a bit is input. Comparison continues until an agreement is reached. When the M5L 8251AP has been programmed in the bi-sync mode, data received in further succession is compared. The detection of two SYNC characters in succession makes the USART end the hunt mode, setting the SYNDET pin to the high state. This reset operation is prompted by the reading of the status information. When the parity has been programmed, SYNDET is not set in the middle of the last data bit but in the middle of the parity bit.

In the external synchronous mode, the M5L 8251AP gets out of the hunt mode when a high synchronization signal is given to the SYNDET pin. The high signal requires a minimum duration of one \(\overline{\mathrm{R}_{\mathrm{X}} \mathrm{C}}\) cycle. In the asynchronous mode, however, the EH signal does not affect the operation at all.

Parity and overrun errors are checked in the same way as in the asynchronous system. During hunt-mode operations the parity bit is not checked, but parity checking is carried out even when the receiver is disabled.

The CPU can command the receiver to enter the hunt mode, if synchronization is lost. This prevents the SYNC character from erroneously becoming equal to the received data when all the data in the receiver buffer is set to ' 1 ' Attention should be paid to the fact that the SYNDET F/F

Fig. 8 Synchronous transmission format I (transmission)

is reset each time status information is read irrespective of the synchronous mode's being internal or external. This, however, does not return the M5L 8251AP to the hunt mode. Synchronism detection is carried out even though it is not the hunt mode. The synchronous transfer formats are shown in Figs. 8 and 9.

\section*{Command Instruction}

This instruction defines actual operations in the communication mode designated by mode setting. Command instructions include transmitter/receiver enable error-reset, internal-reset, modem-control, enter-hunt and break transmission instructions.

The mode is set following the reset operation. A SYNC character is set as required, and the writing of high-level signals on the control/data pin (C/D) that follows it is regarded as a command instruction. When the mode is set all over again from the beginning, the M5L 8251 AP can be reset by using inputting via the reset terminal or by internal resetting based on the command instruction.
Note 1: The command error reset (ER), internal reset (IR) and enter-hunt-mode (EH) operations are only effective when the command instruction is loaded, so that these bits need not be returned to ' 0 '.
2: When a break character is sent out by a command, the \(T_{x} D\) enters the low state immediately irrespective of whether or not the USART has sent out data.
3: Operations of the USART's receiver section which is always in the enable state cannot be inhibited. The command instruction \(R_{X} E=0\) does not mean that data reception via the \(R_{x} D\) pin is inhibited; it means that the \(\mathrm{R}_{\mathrm{x}} \mathrm{RDY}\) is masked and error flags are inhibited.

Fig. 9 Synchronous transmission format II (reception)


Note: When the data character is 5,6 , or 7 bits/character length. the unused bits (for USART \(\rightarrow\) CPU) are set to zero.

\section*{Status Information}

The CPU can always read USART status by setting the \(C / \bar{D}\) to ' 1 ' and \(\overline{R D}\) to ' 0 '.

The status information format is shown in Fig. 10. In this format RxRDY, TxEMPTY and SYNDET have the same definitions as those of the pins. This means that these three pieces of status information become ' 1 ' when each pin is in the high state. The other status information is defined as follows:
DSR: When the \(\overline{\mathrm{DSR}}\) pin is in the low state, status information DSR becomes ' 1 '.

Fig. 10 Status information

FE: The occurrence of a frame error in the receiver section makes the status information FE ' 1 '.
OE: The occurrence of an overrun error in the receiver section makes the status information OE ' 1 '.
PE: The occurrence of a parity error in the receiver section makes this status information PE ' 1 '.
TxRDY: This information becomes ' 1 ' when the transmitdata buffer is empty. Be careful because this has a different meaning from the TxRDY pin that enters the high state only when the transmitter buffer is empty, when the CTS pin is in the low state, and when \(T_{x} E N\) is ' 1 '.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline D7 & \(\mathrm{D}_{6}\) & D5 & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & Do \\
\hline DSR & \(\stackrel{\text { SYN }}{\text { DET }}\) & FE & OE & PE & TxE & \({ }_{\text {R }}^{\text {RDY }}\) & \({ }^{T \times}\) \\
\hline
\end{tabular}

\section*{APPLICATION EXAMPLES}

Fig. 11 shows an application example for the M5L 8251AP in the asynchronous mode. When the port addresses of the M5L 8251AP are assumed to be 00\# and 01\# in this figure, initial setting in the asynchronous mode is carried out in the following manner:
\begin{tabular}{lll} 
MVI & A, B6 \# & Mode setting \\
OUT & \(01 \#\) & \\
MVI & A, \(27 \#\) & Command instruction \\
OUT & \(01 \#\) &
\end{tabular}

In this case, the following are set by mode setting:
Asynchronous mode
6 bits/character
Parity enable (even)
\(11 / 2\) stop bits
Baud rate: 16X
Command instructions set the following:
```

RTS = 1 }->\overline{\textrm{RTS}}\mathrm{ pin=L
RXE =1
DTR = 1 }->\mathrm{ DTTR pin=L
TxEN = 1

```

When the initial setting is complete, transfer operations are allowed. The \(\overline{\mathrm{RTS}}\) pin is initially set to the low-level by setting RTS to ' 1 ', and this serves as a \(\overline{\text { CTS }}\) input with

TxEN being equal to ' 1 '. For this reason the same definition applies to the status and pin of \(T_{x}\) RDY, and ' 1 ' is assigned when the transmit-data buffer is empty. Actual transfer of data is carried out in the following way:

\section*{IN 01\# Status read}

The IN instruction prompts the CPU to read the USART's status. The result is: if the TxRDY equals ' 1 ' transmitter data is sent from the CPU and written on the M5L 8251AP. Transmitter data is written in the M5L 8251AP in the following manner:
\begin{tabular}{lll} 
MVI & A, 2D \# & \begin{tabular}{l}
\(2 \mathrm{D}_{16}\) is an example of \\
transmitter data.
\end{tabular} \\
OUT & \(\mathbf{0 0 \#}\) & USART \(\leftarrow\) (A)
\end{tabular}

Receiver data is read in the following manner:
\[
\text { IN } \quad 00 \# \quad(A) \leftarrow \text { USART }
\]

In the above example, the status information is read and as a result, the transmitter data is written and read. Interruption processing by using the \(T_{x} R D Y\) and \(R_{x} R D Y\) pins is also possible.

Fig. 12 shows the status of the \(\mathrm{T}_{\mathrm{X}} \mathrm{D}\) pin when data written in the USART is transferred from the CPU. When the data shown in Fig. 12 enters the RxD pin, data sent from the M5L 8251AP to the CPU becomes \(2 \mathrm{D}_{16}\) and bits \(\mathrm{D}_{6}\) and \(\mathrm{D}_{7}\) are treated as ' 0 '.

Fig. 11 Example of circuit using the asynchronous mode


Fig. 12 Example of data transmission


ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{C C}\) & Power-supply voltage & \multirow{3}{*}{With respect to \(\mathrm{V}_{\text {SS }}\)} & \(-0.5 \sim 7\) & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & -0.5-7 & \(\checkmark\) \\
\hline \(V_{0}\) & Output voltage & & \(-0.5 \sim 7\) & \(\checkmark\) \\
\hline Pd & Power dissipation & & 1000 & mW \\
\hline Topr & Operating free-air temperature range & & \(0 \sim 70\) & \({ }^{\circ}\) \\
\hline Tstg & Storage temperature range & & \(-65 \sim 150\) & C \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \((\mathrm{Ta}=0 \sim 70 \%\). unless otherwise noted.)
\begin{tabular}{|c|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multirow{2}{|c|}{ Parameter } & \multicolumn{3}{|c|}{ Limits } & \multirow{2}{*}{ Unit } \\
\cline { 2 - 4 } & & Min & Nom & Max & \\
\hline\(V_{\mathrm{CC}}\) & Supply voltage & 4.75 & 5 & 5.25 & \(V\) \\
\hline\(V_{S S}\) & Power-supply voltage & & 0 & & \(V\) \\
\hline\(V_{I H}\) & High-level input voltage & 2.2 & & \(V_{C C}\) & \(V\) \\
\hline\(V_{I L}\) & Low-lavel input voltage & -0.5 & & 0.8 & \(V\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}\), unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline V OH & High-level output voltage & \(1 \mathrm{OH}=-400 \mu \mathrm{~A}\) & 2.4 & & & \(\checkmark\) \\
\hline VOL & Low-level output voltage & \(1 \mathrm{OL}=2.2 \mathrm{~mA}\) & & & 0.45 & \(\checkmark\) \\
\hline ICC & Supply current from VCC & All outputs are high. & & & 100 & \(m A\) \\
\hline 1 IH & High-level input current & \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline 112 & Low-level input current & \(V_{1}=0.45 \mathrm{~V}\) & \(-10\) & & 10 & \(\mu \mathrm{A}\) \\
\hline loz & Off-state input current & \(V_{S S}=0 \mathrm{~V}, V_{1}=0.45 \sim 5.25 \mathrm{~V}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline Ci & Input capacitance & \(V_{C C}=V_{S S}, f=1 \mathrm{MHz}, 25 \mathrm{mVrms}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & 10 & pF \\
\hline \(\mathrm{Ci} / \mathrm{o}\) & Input/output capacitance & \(V_{\text {CC }}=V_{\text {SS }}, f=1 \mathrm{MHz}, 25 \mathrm{mVrms}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & 20 & pF \\
\hline
\end{tabular}

PROGRAMMABLE COMMUNICATION INTERFACE
TIMING REQUIREMENTS \(\left(T \mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.\). unless othemwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Parameter}} & \multirow[t]{2}{*}{Alternative symbol} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & & Min & Typ & Max & \\
\hline \(t \mathrm{C}(\phi)\) & \multicolumn{2}{|l|}{Clock cycle time (Notes 1, 2)} & tcy & & 320 & & 1350 & ns \\
\hline \(t w(\phi)\) & \multicolumn{2}{|l|}{Clock high pulse width} & \(\mathrm{t}_{\phi}\) & & 140 & & \(\mathrm{t}_{\mathrm{C}(\phi)-90}\) & ns \\
\hline \(\operatorname{tw}(\bar{\phi})\) & \multicolumn{2}{|l|}{Clock low pulse width} & \(t \bar{\phi}\) & & 90 & & & ns \\
\hline tr & \multicolumn{2}{|l|}{Clock rise time} & \(t_{R}\) & & 5 & & 20 & ns \\
\hline tf & \multicolumn{2}{|l|}{Clock fall time} & \(\mathrm{t}_{\mathrm{F}}\) & & 5 & & 20 & ns \\
\hline \multirow{3}{*}{\(\mathrm{f}_{\mathrm{T} X}\)} & \multirow[b]{3}{*}{Transmitter input clock frequency} & \multirow[t]{3}{*}{\(1 \times\) baud rate \(16 \times\) baud rate \(64 \times\) baud rate} & \(\mathrm{f}_{T X}\) & & DC & & 64 & kHz \\
\hline & & & \(f_{T X}\) & & DC & & 310 & kHz \\
\hline & & & \(\mathrm{f}_{\text {TX }}\) & & DC & & 615 & kHz \\
\hline \multirow[t]{2}{*}{tw(TPWL)} & \multirow[t]{2}{*}{Transmitter input clock low pulse width} & \multirow[t]{2}{*}{1X baud rate 16X. 64X baud rate} & tTPW & & 12 & & & \(t_{0(\phi)}\) \\
\hline & & & tTPW & & 1 & & & \(\mathrm{t}_{\mathrm{C}(\phi)}\) \\
\hline \multirow[b]{2}{*}{tw(TPWH)} & \multirow[t]{2}{*}{Transmitter input clock high pulse width} & \multirow[t]{2}{*}{1X baud rate 16X, 64X baud rate} & tTPD & & 15 & & & \(\mathrm{t}_{\mathrm{c}(\phi)}\) \\
\hline & & & tTPD & & 3 & & & \(\mathrm{t}_{\mathrm{C}(\phi)}\) \\
\hline \multirow{3}{*}{\(\mathrm{ff}_{\mathrm{R}} \mathrm{x}\)} & \multirow[b]{3}{*}{Receiver input clock frequency} & \multirow[t]{3}{*}{\begin{tabular}{l}
1X baud rate \\
16 X baud rate \\
\(64 \times\) baud rate
\end{tabular}} & \(\mathrm{f}_{\mathrm{RX}}\) & & DC & & 64 & kHz \\
\hline & & & \(f_{\text {RX }}\) & & DC & & 310 & kHz \\
\hline & & & \(\mathrm{f}_{\mathrm{RX}}\) & & DC & & 615 & kHz \\
\hline \multirow[t]{2}{*}{tw(RPWL)} & \multirow[t]{2}{*}{Receiver input clock low pulse width} & \multirow[t]{2}{*}{\(1 \times\) baud rate 16 X .64 X baud rate} & traw & & 12 & & & \(t_{0}(\phi)\) \\
\hline & & & traw & & 1 & & & \(\mathrm{t}_{\mathrm{C}}^{(\phi)}\) \\
\hline \multirow[t]{2}{*}{tw (RPWH)} & \multirow[t]{2}{*}{Receiver input clock high pulse width} & 1X baud rate & \(t_{\text {RPD }}\) & & 15 & & & \(\mathrm{t}_{\mathrm{C}(\phi)}\) \\
\hline & & 16X, 64X baud rate & trPD & & 3 & & & \(t_{\text {c }}(\phi)\) \\
\hline tsu( \(A-R)\) & \multicolumn{2}{|l|}{Address setup time before read ( \(\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}})\) (Note 3)} & \(t_{\text {AR }}\) & & 50 & & & ns \\
\hline \(\operatorname{th}(R-A)\) & \multicolumn{2}{|l|}{Address hold time after read ( \(\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}}\) ) (Note 3)} & tra & & 50 & & & ns \\
\hline tw ( \(R\) ) & \multicolumn{2}{|l|}{Read pulse width} & trR & & 250 & & & ns \\
\hline \(t_{\text {su }}(A-W)\). & \multicolumn{2}{|l|}{Address setup time before write} & \(t_{\text {AW }}\) & & 50 & & & ns \\
\hline \(\operatorname{th}(W-A)\) & \multicolumn{2}{|l|}{Address hold time after write} & twa & & 50 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{w}(\mathrm{w})}\) & \multicolumn{2}{|l|}{Write pulse width} & tww & & 250 & & & ns \\
\hline \(\mathrm{t}_{\text {SU( }}\) (DQ-w) & \multicolumn{2}{|l|}{Data setup time before write} & tow & & 150 & & & ns \\
\hline \(\operatorname{th}(W-D Q)\) & \multicolumn{2}{|l|}{Data hold time after write} & two & & 50 & & & ns \\
\hline tsu(ESD-RxC) & \multicolumn{2}{|l|}{E.SYNDET setup time before RxC} & tes & & 16 & & & \(\mathrm{t}_{0(\phi)}\) \\
\hline tsu( \(\mathrm{C}-\mathrm{R}\) ) & \multicolumn{2}{|l|}{Control setup time before read} & tCR & & 20 & & & \(t_{0(\phi)}\) \\
\hline trv & \multicolumn{2}{|l|}{Write recovery time between writes (Note 4)} & trv & & 6 & & & \(\mathrm{t}_{\mathrm{C}}(\phi)\) \\
\hline \(\mathrm{t}_{\text {Su }\left(\mathrm{R}_{\mathrm{x}} \mathrm{O}-15\right)}\) & \multicolumn{2}{|l|}{R×D setup time before internal sampling pulse} & tsRx & & 2 & & & \(\mu \mathrm{s}\) \\
\hline \(\operatorname{th}(1 S-R \times D)\) & \multicolumn{2}{|l|}{R×D hold time after internal sampling pulse} & thRx & & 2 & & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Note 1 : The \(\overline{T \times C}\) and \(\overline{\mathrm{RxC}}\) frequencies have the following limitations with respect to CLK.
For \(1 \times\) baud rate \(f_{T X}, f_{R X} \leqq 1 /\left(30 t_{C}(\phi)\right)\). For \(16 X, 64 X\) baud rate \(f_{T X}, f_{R X} \leqq 1 /\left(4.5 t_{C}(\phi)\right)\)
2 : Reset pulse width \(=6 \mathrm{t}_{\mathrm{C}}(\phi)\) minimum; system clock must be running during reset.
\(3: \overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}}\) are considered as address.
4 : This recovery time is for mode initialization only. Write data is allowed only when TxRDY=1. Recovery time between writes for asynchronous mode is \(8 \mathrm{tc}(\phi)\). and that for synchronous mode is \(16 \mathrm{tc}(\phi)\)
SWITCHING CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}\), unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow{2}{*}{Test conditions (Note 7)} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(\operatorname{tPzV}(R-D Q)\) & Output data enable time after read (Note 5) & \(\mathrm{t}_{\mathrm{RD}}\) & \(C_{L}=150 \mathrm{pF}\) & & & 250 & ns \\
\hline tPVZ \((R-D Q)\) & Output data disable time afer read & tDF & & 10 & & 100 & ns \\
\hline \(\operatorname{TPZV}(T \times C-T \times D)\) & TxD enable time after falling edge of \(\overline{\mathrm{TxC}}\) & tDTx & & & & 1 & \(\mu \mathrm{s}\) \\
\hline tPLH(CLB-TxR) & \multicolumn{2}{|l|}{Propagation time from center of last bit to TxRDY clear (Note 6) \(t_{T x}\) RDY} & & & & 8 & \(\mathrm{t}_{\mathrm{C}}^{(\phi)}\) \\
\hline tPHL ( \(W-T \times 8\) ) & Propagation time from write data to TxRDY (Note 6) & tTxRDY CLEAR & & & & 6 & tcy \\
\hline tPLH(CLB - AxR ) & Propagation time from center of last bit to RxRDY (Note 6) & \(t_{\text {RXRDY }}\) & & & & 24 & \(t_{0}(\phi)\) \\
\hline tPHL ( \(\mathrm{R}-\mathrm{RXR}\) ) & Propagation time from read data to RxRDY clear (Note 6) & \(t_{\text {RXRDY }}\) CLEAR & & & & 6 & tcy \\
\hline tPLH( \(\mathrm{RXC}-\mathrm{SYO}\) ) & Propagation time from rising edge of \(\overline{\mathrm{R} \times \mathrm{C}}\) to internal SYNDET (Note 6) & tis & & & & 24 & \(t_{C}(\phi)\) \\
\hline tPLH(CLB-TXE) & \multicolumn{2}{|l|}{Propagation time from center of last bit to TxEMPTY (Note 6) \(t_{\text {TxEMPTY }}\)} & & 20 & & & \(\mathrm{t}_{\mathrm{c}(\phi)}\) \\
\hline tPHL ( \(W\)-C) & \multicolumn{2}{|l|}{Propagation time from rising edge of \(\overline{W R}\) to control (Note 6) twC} & & 8 & & & \(\mathrm{t}_{\mathrm{C}}(\phi)\) \\
\hline
\end{tabular}

Note 5 : Assumes that address is valid before falling edge of \(\overline{\mathrm{RD}}\).
6 : Status-up data can have a maximum delay of 28 clock periods from the event affecting the status.
7 : Input pulse level \(\quad 0.45 \sim 2.4 V\) Reference level Input \(\begin{array}{lll}\text { Input pulse rise time } & 20 \mathrm{~ns} & \text { Output } \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} \\ \text { Input pulse fall time } & 20 \mathrm{~ns} & \text { Load }\end{array}\)


MITSUBISHI
ELECTRIC

TIMING DIAGRAMS

System Clock (CL.K)


Transmitter Clock \& Data


Receiver Clock \& Data


Write Control Cycle (CPU \(\rightarrow\) USART)


Read Control Cycle (USART \(\rightarrow\) CPU)


Write Data Cycle (CPU \(\rightarrow\) USART)


Read Data Cycle (USART \(\rightarrow\) CPU)


PROGRAMMABLE COMMUNICATION INTERFACE

Transmitter Control \& Flag Timing (Async Mode)


Receiver Control \& Flag Timing (Async Mode)


Note 11 : Example format = 7 bits/character with parity \& 2 stop bits

Transmitter Control \& Flat Timing (Sync Mode)


Receiver Control \& Flag Timing (Sync Mode)


Note 13 : Example format \(=5\) bits/character with parity. bi-sync characters.

\section*{DESCRIPTION}

The M5L8253P-5 is a programmable general-purpose timer device developed by using the N -channel silicon-gate ED-MOS process. It offers counter and timer functions in systems using an 8 -bit parallel-processing CPU. The use of the M5L 8253P frees the CPU from the execution of looped programs, count-operation programs and other simple processing involving many repetitive operations, thus contributing to improved system throughputs. The M5L 8253P-5 works on a single power supply, and both its input and output can be connected to a TTL circuit.

\section*{FEATURES}
- M5L 8253P-5 is suitable for use with MELPS 85
- 3 independent built-in 16-bit down counters
- Clock period: DC \(\sim 2 \mathrm{MHz}\)
- 6 counter modes freely assignable for each counter
- Binary or decimal counts
- Single 5V power supply
- Pin connection and electric characteristics compatible with Intel's 8253

\section*{APPLICATIONS}

Delayed-time setting, pulse counting and rate generation in microcomputers.


\section*{FUNCTION}

Three independent 16 -bit counters allow free programming based on mode-control instructions from the CPU. When roughly classified, there are 6 modes ( \(0 \sim 5\) ). Mode 0 is mainly used as an interruption timer and event counter, mode 1 as a digital one-shot, modes 2 and 3 as rate gene-
rators, mode 4 for a software triggered strobe, and mode 5 for a hardware triggered strobe.

The count can be monitored and set at any time. The counter operates with either the binary or \(B C D\) system.

\section*{BLOCK DIAGRAM}


MITSUBISHI LSIs M5L 8253P-5

\section*{DESCRIPTION OF FUNCTIONS}

\section*{Data-Bus Buffer}

This 3-state, bidirectional, 8-bit buffer is used to interface the M5L8253P-5 to the system-side data bus. Transmission and reception of all the data including control words for mode designation and values written in, and read from, the counters are carried out through this buffer.

\section*{Read/Write Logic}

The read/write logic accepts control signals ( \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}\) ) from the system and generates control signals for each counter. It is enabled or disabled by the chip-select signal ( \(\overline{\mathrm{CS}}\) ); if CS is at the high-level the data-bus buffer enters a floating (high-impedance) state.

\section*{Read Input ( \(\overline{\mathrm{RD}}\) )}

The count of the counter designated by address inputs \(A_{0}\) and \(A_{1}\) on the low-level is output to the data bus.

\section*{Write Input (WR)}

Data on the data bus is written in the counter or controlword register designated by address inputs \(A_{0}\) and \(A_{1}\) on the low-level.

\section*{Address Inputs ( \(\mathrm{A}_{0}, \mathrm{~A}_{1}\) )}

These are used for selecting one of the 3 internal counters and either of the control-word registers.

\section*{Chip-Select Input ( \(\overline{\mathbf{C S}}\) )}

A low-level on this input enables the M5L8253P-5. Changes in the level of the CS input have no effect on the operation of the counters.

\section*{Control-Word Register}

This register stores information required to give instructions about operational modes and to select binary or BCD counting. Unlike the counters, it allows no reading, only writing.

\section*{Counters 0,1 and 2}

These counters are identical in operation and independent of each other. Each is a 16 -bit, presettable, down counter, and has clock-input, gate-input and output pins. The counter can operate in either binary or BCD using the falling edge of each clock. The mode of counter operation and the initial value from which to start counting can be designated by software. The count can be read by input instruction at any time, and there is a "read-on-the-fly" function which enables stable reading by latching each instantaneous count to the registers by a special counter-latch instruction.

Table 1 Basic Functions
\begin{tabular}{|c|c|c|c|c|c|}
\hline \(\overline{\mathrm{CS}}\) & \(\stackrel{\text { RD }}{ }\) & \(\overline{W R}\) & \(\mathrm{A}_{1}\) & A0 & Function \\
\hline 0 & 1 & 0 & 0 & 0 & Data bus \(\rightarrow\) Counter 0 \\
\hline 0 & 1 & 0 & 0 & 1 & Data bus \(\rightarrow\) Counter 1 \\
\hline 0 & 1 & 0 & 1 & 0 & Data bus \(\rightarrow\) Counter 2 \\
\hline 0 & 1 & 0 & 1 & 1 & Data bus \(\rightarrow\) Control-word register \\
\hline 0 & 0 & 1 & 0 & 0 & Data bus \(\leftarrow\) Counter 0 \\
\hline 0 & 0 & 1 & 0 & 1 & Data bus \(\leftarrow\) Counter 1 \\
\hline 0 & 0 & 1 & 1 & 0 & Data bus \(\leftarrow\) Counter 2 \\
\hline 0 & 0 & 1 & 1 & 1 & 3 -state \\
\hline 1 & \(\times\) & \(\times\) & \(\times\) & \(\times\) & 3-state \\
\hline 0 & 1 & 1 & \(\times\) & \(\times\) & 3-state \\
\hline
\end{tabular}

\section*{CONTROL WORD AND INITIAL-VALUE LOADING}

The function of the M5L8253P-5 depends on the system software. The operational mode of the counters can be specified by writing control words \(\left(A_{0}, A_{1}=1,1\right)\) into the control-word registers.

The programmer must write out to the M5L8253P-5 the programmed number of count register bytes (1 or 2) prior to actually using the selected counter.

Table 2 shows control-word format, which consists of 4 fields. Only the counter selected by the \(D_{7}\) and \(D_{6}\) bits of the control word is set for operation. Bits \(D_{5}\) and \(D_{4}\) are used for specifying operations to read values in the counter and to initialize. Bits \(D_{3} \sim D_{1}\) are used for mode designation, and \(D_{0}\) for specifying binary or \(B C D\) counting. When \(D_{0}=0\), binary counting is employed, and any number from \(0000_{16}\) to \(\mathrm{FFFF}_{16}\) can be loaded into the count register. The counter is counted down for each clock. The counting of \(0000_{16}\) causes the transmission of a time-out signal from the count-output pin.

The maximum number of counts is obtained when \(0000_{16}\) is set as the initial value. When \(D_{0}=1, B C D\) counting is employed, and any number from \(0000_{10}\) to \(9999_{10}\) can be loaded on the counter.

Neither system resetting nor connecting to the power supply sets the control word to any specific value. Thus to bring the counters into operation, the above-mentioned control words for mode designation must be given to each counter, and then \(1 \sim 2\) byte initial counter values must be set. The following is an example of this programming step.

To designate mode 0 for counter 1, with initial value \(8253_{16}\) set by binary count, the following program is used:
\begin{tabular}{lll} 
MVI & A , 7016 & Control word \(70_{16}\) \\
OUT & \(n_{1}\) & \(n_{1}\) is control-word-register address \\
MVI & A, 5316 & Low-order 8 bits \\
OUT & \(n_{2}\) & \(n_{2}\) is counter 1 address \\
MVI & A, 8216 & High-order 8 bits \\
OUT & \(n_{2}\) & \(n_{2}\) is counter 1 address
\end{tabular}

Thus, the program generally has the following sequence:
(1) Control-word output to counter \(i(i=0,1,2)\).
(2) Initialization of low-order 8 counter bits
(3) Initialization of high-order 8 counter bits

The three counters can be executed in any sequence. It is possible, for instance, to designate the mode of each counter and then load initial values in a different order. Initialization of the counters designated by RL1 and RLO must be executed in the order of the low-order 8 bits and then the high-order 8 bits for the counter in question.

Table 2 Control-Word Format
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\(\mathrm{D}_{7}\) & \(\mathrm{D}_{6}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{0}\) \\
\hline SC 1 & \(\mathrm{SC0}\) & RL 1 & RLO & M 2 & M 1 & M 0 & BCD \\
\hline
\end{tabular}
- SC (Select Counter)
\begin{tabular}{|c|c|l|}
\multicolumn{2}{c|}{ SC1 } & \\
\hline 0 & 0 & Select counter 0 \\
\hline 0 & 1 & Select counter 1 \\
\hline \(\mathbf{1}\) & 0 & Select counter 2 \\
\hline 1 & 1 & Prohibited combination \\
\hline
\end{tabular}
- RL (Read/Load)

PL. 1 RL0
\begin{tabular}{|c|c|l|}
\hline 0 & 0 & Operation \\
\hline 0 & 1 & Read/load low-order 8 bits only \\
\hline 1 & 0 & Read/load high-order 8 bits only \\
\hline 1 & 1 & Read/load low-order 8 bits and then high-order 8 bits \\
\hline
\end{tabular}

\section*{- M (Mode)}
\begin{tabular}{|c|c|c|c|}
\hline M2 & M1 & M0 \\
\hline 0 & 0 & 0 & Mode 0 \\
\hline 0 & 0 & 1 & Mode 1 \\
\hline\(\times\) & 1 & 0 & Mode 2 \\
\hline\(\times\) & 1 & 1 & Mode 3 \\
\hline 1 & 0 & 0 & Mode 4 \\
\hline 1 & 0 & 1 & Mode 5 \\
\hline
\end{tabular}
- BCD
\begin{tabular}{|l|l|}
\hline 0 & Binary counter (16 bits) \\
\hline \(\mathbf{1}\) & Binary-coded decimal counter (4 decades) \\
\hline
\end{tabular}

\section*{MODE DEFINITION}

\section*{Mode 0 (Interrupt on Terminal Count)}

Mode set and initialization cause the counter output to go low-level (see Fig. 1). When the counter is loaded with an initial value, it will start counting the clock input. When the terminal count is reached, the output will go high and remain high until the selected count register is reloaded with the mode. This mode can be used when the CPU is to be interrupted after a certain period or at the time of counting up.

Fig. 1 shows a setting of 4 as the initial value. If gate input goes low, counting is inhibited for the duration of the low-level period.

Reloading of the initial value during count operation will stop counting by the loading of the first byte and start the new count by the loading of the second byte.

\section*{Mode 1 (Programmable One-Shot)}

The gate input functions as a trigger input. A gate-input rising edge causes the generation of low-level one-shot output with a predetermined clock length starting from the next clock. Fig. 2 shows an initial setting of 4 . While the counter output is at the low-level (during one-shot), loading of a new value does not change the one-shot pulse width, which has already been output. The current count can be read at any time without affecting the width of the one-shot pulse being output. This mode permits retriggering.

\section*{Mode 2 (Rate Generator)}

Low-level pulses during one clock operation are generated from the counter output at a rate of one per clock inputs (where n is the value initially set for the counter). When a new value is loaded during the counter operation, it is reflected on the output after the pulses by the current count have been output. In the example shown in Fig. 3, n is given as 4 at the outset and is then changed to 3 .

In this mode, the gate input provides a reset function. While it is on the low-level, the output is maintained high; the counter restarts from the initial value, triggered by a rising gate-input edge. This gate input, therefore, makes possible external synchronization of the counter by hardware.

After the mode is set, the counter does not start counting until the rate n is loaded into the count register, with the counter output remaining at the high-level.

\section*{Mode 3 (Square Rate Generator)}

This is similar to Mode 2 except that it outputs a square wave with the half count of the set rate. When the set value n is odd, the square-wave output will be high for \((\mathrm{n}+1) / 2\) clock-input counts and low for ( \(n-1\) )/2 counts. When a
new rate is reloaded into the count register during its operation, it is immediately reflected on the count directly following the output transition (high-to-low or low-to-high) of the current count. Gate-input operations are exactly the same as in Mode 2. Fig. 4 shows an example of Mode 3 operation.

\section*{Mode 4 (Software Triggered Strobe)}

After the mode is set, the output will be high. By loading a number on the counter, however, clock-input counts can be started and on the terminal count, the output will go low for one input-clock period and then will go high again. Mode 4 differs from Mode 2 in that pulses are not output repeatedly with the same set count. The pulse output is delayed one clock period in Mode 2, as shown in Fig. 5. When a new value is loaded into the count register during its count operation, it is reflected on the next pulse output without affecting the current count. The count will be inhibited while the gate input is low-level.

\section*{Mode 5 (Hardware Triggered Strobe)}

This is a variation of Mode 1. The gate input provides a trigger function, and the count is started by its rising edge. On the terminal count, the counter output goes low for on one clock period and then goes high. As in Mode 1, retriggering by the gate input is possible. An example of timing in Mode 5 is shown in Fig. 6.

As mentioned above, the gate input plays different roles according to the mode. The functions are summarized in Table 3.

Table 3 Gate Operations
\begin{tabular}{|c|c|c|c|}
\hline Gate & Low or going low & Rising & High \\
\hline 0 & Disables counting & & \begin{tabular}{c} 
Enables \\
counting
\end{tabular} \\
\hline 1 & & \begin{tabular}{c} 
(1) Initiates counting \\
(2) Resets output \\
after next clock
\end{tabular} & \\
\hline 2 & \begin{tabular}{c} 
(1) Disables counting \\
(2) Sets output high \\
immediately
\end{tabular} & Initiates counting & \begin{tabular}{c} 
Enables \\
counting
\end{tabular} \\
\hline 3 & \begin{tabular}{c} 
(1) Disables counting \\
(2) Sets output high \\
immediately
\end{tabular} & Initiates counting & \begin{tabular}{c} 
Enables \\
counting
\end{tabular} \\
\hline 4 & Disables counting & & \\
\hline 5 & & Initiates counting & \\
\hline
\end{tabular}

Fig. 1 Mode 0


Fig. 2 Mode 1


Fig. 3 Mode 2



\section*{COUNTER MONITORING}

Sometimes the counter must be monitored by reading its count or using it as an event counter. The M5L8253P-5 offers the following two methods for count reading:

\section*{Read Operation}

The count can be read by designating the address of the counter to be monitored and executing a simple I/O read operation. In order to ensure correct reading of the count, it is necessary to cause the clock input to pause by external logic or prevent a change in the count by gate input. An example of a program to read the counter 1 count is shown below. If RL1, RLO \(=1,1\) has been specified in the control word, the first IN instruction enables the low-order 8 bits to be read and the second IN instruction enables the highorder 8 bits.
IN \(n_{2} \ldots n_{2}\) is the counter 1 address
MOV D, A
IN \(n_{2}\)
MOV E, A
The IN instruction should be executed once or twice by the RL1 and RLO designations in the control-word register.

Fig. 4 Mode 3


Fig. 5 Mode 4


Fig. 6 Mode 5


\section*{Read-on-the-Fly Operation}

This method makes it possible to read the current count without affecting the count operation at all. A special counter-latch command is first written in the control-word register. This causes latching of all the instantaneous counts to the register, allowing retention of stable counts. An example of a program to execute this operation for counter 2 is given below.
MVI \(A, 1000 \times X X X . . D_{5}=D_{4}=0\) designates counter latching
OUT \(n_{1} \ldots n_{1}\) is the control-word-register address
IN \(\quad n_{3} \ldots n_{3}\) is the counter 2 address
MOV D, A
IN \(\mathrm{n}_{\mathbf{3}}\)
MOV E, A
In this example, the IN instruction is executed twice. Due to the internal logic of the M5L8253P-5 it is absolutely essential to complete the entire reading procedure. If two bytes are programmed to be read, then two bytes must be read before any OUT instruction can be executed to the same counter.

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{C C}\) & Power supply voltage & \multirow{3}{*}{With respect to GND} & -0.5-7 & V \\
\hline \(V_{1}\) & Input voltage & & \(-0.5 \sim 7\) & \(V\) \\
\hline \(V_{0}\) & Output voitage & & -0.5-7 & \(\checkmark\) \\
\hline Pd & Maximum power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1000 & mW \\
\hline Topr & Operating free-air temperature range & & 0~70 & C \\
\hline Tstg & Storage temperature range & & \(-65 \sim 150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS
\begin{tabular}{|c|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multicolumn{2}{|c|}{ Parameter } & \multicolumn{3}{|c|}{ Limits } \\
\cline { 3 - 4 } & \multirow{2}{*}{ Unit } \\
\hline & & Min & Nom & Max & \\
\hline\(V_{C C}\) & Power supply voltage & 4.75 & 5 & 5.25 & \(V\) \\
\hline\(G N D\) & Supply voltage & & 0 & & \(V\) \\
\hline\(V_{I H}\) & High-level input voltage & 2.2 & & \(V_{C C}\) & \(V\) \\
\hline\(V_{I L}\) & Low-level input voltage & -0.5 & & 0.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T_{a}=0 \sim 70{ }^{\circ}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.\). unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VOH & High-level output voltage & GND \(=0 \mathrm{~V} \quad\) (Note 1) & 2.4 & & & V \\
\hline Vol & Low-level output voltage & \(\mathrm{GND}=0 \mathrm{~V} \quad\) (Note 2) & & & 0.45 & V \\
\hline IH & High-level input current & \(\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{1}=5.25 \mathrm{~V}\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline IIL & Low-level input current & \(\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline loz & Off-state output current & \(\mathrm{GND}=0 \mathrm{~V}, \quad \mathrm{~V}_{1}=0 \sim \mathrm{~V}_{\mathrm{CC}}\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline Icc & Power supply current & GND \(=0 \mathrm{~V}\) & & & 140 & mA \\
\hline \(\mathrm{Ci}_{i}\) & Input capacitance & \(\mathrm{V}_{\text {IL }}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mV} \mathrm{ms}, \mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}\) & & & 10 & pF \\
\hline \(\mathrm{Ci}_{\mathrm{i} / \mathrm{o}}\) & Input/output capacitance & \(\mathrm{V}_{\mathrm{I} / \mathrm{OL}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mV} \mathrm{V}_{\mathrm{ms}}, \mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}\) & & & 20 & pF \\
\hline
\end{tabular}

PROGRAMMABLE INTERVAL TIMER

TIMING REQUIREMENTS ( \(\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \quad \mathrm{VCC}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{GND}=0 \mathrm{~V}\), unless otherwise noted.) (Note 3) Read Cycle
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow{2}{*}{Test condition} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline tw(R) & Read pulse width & trR & \multirow{4}{*}{\(\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}\)} & 300 & & & ns \\
\hline \(t_{\text {su }}(A-R)\) & Address setup time before read & tAR & & 50 & & & ns \\
\hline \(\operatorname{th}(8-A)\) & Address hoid time after read & tra & & 5 & & & ns \\
\hline treo (R) & Read recovery time & trv & & 1000 & & & ns \\
\hline
\end{tabular}

\section*{Write Cycle}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & Alternative & \multirow[b]{2}{*}{Test condition} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & symbol & & Min & Typ & Max & \\
\hline \(t_{W}(W)\) & Write pulse width & tww & \multirow{6}{*}{\(C_{L}=150 \mathrm{pF}\)} & 300 & & & ns \\
\hline \(t_{\text {su }}(A-W)\) & Address setup time before write & taw & & 50 & & & ns \\
\hline \(\operatorname{th}(w-A)\) & Address hold time after write & twa & & 30 & & & ns \\
\hline \(t \mathrm{su}(0 Q-\mathrm{w})\) & Data setup time before write & tow & & 250 & & & ns \\
\hline th ( \(\mathrm{w}-\mathrm{DQ}\) ) & Data hold time after write & twD & & 30 & & & ns \\
\hline trec (w) & Write recovery time & trv & & 1000 & & & ns \\
\hline
\end{tabular}

Clock and Gate Timing
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow{2}{*}{Test condition} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(\mathrm{t}_{\mathrm{W}}(\phi \mathrm{H})\) & Clock high pulse width & tpwh & \multirow{7}{*}{\(\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}\)} & 230 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{W}}(\phi \mathrm{L})\) & Clock low pulse width & tpwL & & 150 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{c}}(\boldsymbol{\phi})\) & Clock cycle time & tclk & & 380 & & DC & ns \\
\hline \(\mathrm{t}_{\mathrm{w}}\) (GH) & Gate high pulse width & \(\mathrm{t}_{\text {GW }}\) & & 150 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{W}}(\mathrm{GL})\) & Gate low pulse width & \(\mathrm{t}_{\text {GL }}\) & & 100 & & & ns \\
\hline \(t_{\text {su }}(G-\phi)\) & Gate setup time before clock & tos & & 100 & & & ns \\
\hline \(\operatorname{th}(\phi-G)\) & Gate hold time after clock & \(\mathrm{t}_{\mathrm{GH}}\) & & 50 & & & ns \\
\hline
\end{tabular}

Note 3 : Test conditions: M5L 8253P: \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\), M5L 8253P-5: \(\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}\)

SWITCHING CHARACTERISTICS ( \(\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{Ss}}=0 \mathrm{~V}\), unless otherwise noted.) (Note 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test condition} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{\text {P }} \times\) ( \(\left.R-D Q\right)\) & Propagation time from read to output & \(t_{\text {R }}\) & \multirow{4}{*}{\(C_{L}=150 \mathrm{pF}\)} & & & 200 & ns \\
\hline tPxZ(R-DQ) & Propagation time from read to output floating & tof & & 25 & & 100 & ns \\
\hline tPZx(0-DQ) & Propagation time from gate to output & todg & & & & 300 & ns' \\
\hline \(t \mathrm{Pzx}(\phi-\mathrm{DQ})\) & Propagation time from 'clock to output & tod & & & & 400 & ns \\
\hline
\end{tabular}

Note 4 : Test conditions: M5L 8253P: \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{M} 5 \mathrm{~L} 8253 \mathrm{P}-5 \dot{\circ}_{\mathrm{C}}^{\mathrm{C}}=150 \mathrm{pF}\)

TIMING DIAGRAMS (Reference Voltagei; High \(=2.2 \mathrm{~V}\). Low \(=0.8 \mathrm{~V}\) )
Read Cycle


\section*{Write Cycle}


\section*{Clock and Gate Cycle}


\section*{DESCRIPTION}

This is a family of general-purpose programmable input/ output devices designed for use with the M5L 8085A 8-bit parallel CPU as input/output ports. These devices are fabricated using N -channel silicon-gate ED-MOS technolo; : gy for a single supply voltage. They are simple input and output interfaces for TTL circuits, having 24 input/output. pins which correspond to three 8-bit input/output ports.'

\section*{FEATURES}
- 24 programmable I/O pins
- Single 5V supply voltage
- TTL-compatible 1 oL \(=2.5 \mathrm{~mA}\) ( \(\max\) )
- Fully compatible with MELPS 8 microprocessor series.
- Direct bit set/reset capability
- Interchangeable with Intel's 8255A in terms of function, electrical characteristics and pin configuration

\section*{APPLICATION}
- Input/output ports for MELPS 8/85 microprocessor

\section*{FUNCTION}

These PPIs have 24 input/output pins which may be individually programmed in two 12 -bit groups \(A\) and \(B\) with mode control commands from a CPU. They are used in three major modes of operation, mode 0 , mode 1 and mode 2.

Operating in mode 0 , each group of 12 pins may be programmed in sets of 4 to be inputs or outputs. In mode 1, the 24 I/O terminals may be programmed in two 12 -bit groups, group A and group B. Each group contains one 8bit data port, which may be programmed to serve as input

\section*{PIN CONFIGURATION (TOP VIEW)}

or output, and one 4-bit control port used for handshaking and interrupt control signals. Mode 2 is used with group A only, as one 8 -bit bidirectional bus port and one 5 -bit control port.

Bit set/reset is controlled by CPU. A high-level reset input (RESET) clears all internal registers, and all ports are set to the input mode (high-impedance state).


\section*{FUNCTIONAL DESCRIPTION}

\section*{Data Bus Buffer}

This three-state, bidirectional, eight-bit buffer is used to transfer the data when an input or output instruction is executed by the CPU. Control words and status information are also transferred through the data bus buffer.

\section*{Read/Write Control Logic}

The function of this block is to control transfers of both data and control words. It accepts the address signals ( \(\mathrm{A}_{0}\), \(A_{1}, \overline{\mathrm{CS}}\) ) from the CPU, I/O control bus outputs ( \(\overline{\mathrm{RD}}, \overline{\mathrm{WR}}\) ) from the system controller, and RESET signals, and then issues commands to both of the control groups in the PPI.

\section*{\(\overline{\mathrm{CS}}\) (Chip-Select) Input}

At low-level, the communication between the PPI and the CPU is enabled. While at high-level, the data bus is kept in the high-impedance state, so thąt commands from the CPU are ignored. Then the previous data is kept at the output port.

\section*{\(\overline{\mathrm{RD}}\) (Read) Input}

At low-level, the status or data at the port is transferred to the CPU from the PPI. In essence, it allows the CPU to read data from the PPI.

\section*{WR (Write) Input}

At low-level, the data or control words are transferred from the CPU and written in the PPI.

Ao, \(A_{1}\) (Port Address) Input
These input signals are used to select one of the three ports: port \(A\), port \(B\), and port \(C\), or the control register. They are normally connected to the least significant two bits of the address bus.

\section*{RESET (Reset) Input}

At high-level, all internal registers, including the control register, are cleared. Then all ports are set to the input mode (high-impedance state).

\section*{Group A and Group B Control}

Accepting commands from the read/write control logic, the control blocks (Group A, Group B) receive 8 -bit control words from the internal data bus and issue the proper commands for the associated ports. Control group A is accociated with port \(A\) and the four high-order bits of port C. Control group B is associated with port B and the four low-order bits of port C. The control register, which stores control words, can only be written into.

\section*{Port A, Port B and Port C}

The PPI contains three 8 -bit ports whose modes and input/ output settings are programmed by the system software.

Port A has an output latch/buffer and an input latch. Port B has an I/O latch/buffer and an input buffer. Port C has an output latch/buffer and an input buffer. Port \(C\) can
be divided into two 4-bit ports which can be used as ports for control signals for port \(A\) and port \(B\).
The basic operations are shown in Table 1.
Table 1 Basic Operations
\begin{tabular}{|c|c|c|c|c|l|}
\hline\(A_{1}\) & \(A_{0}\) & \(\overline{\mathrm{CS}}\) & \(\overline{R D}\) & \(\overline{W R}\) & \multicolumn{1}{|c|}{ Operation } \\
\hline 0 & 0 & 0 & 0 & 1 & Data bus \(\leftarrow\) Port \(A\) \\
\hline 0 & 1 & 0 & 0 & 1 & Data bus \(\leftarrow\) Port \(B\) \\
\hline 1 & 0 & 0 & 0 & 1 & Data bus \(\leftarrow\) Port \(C\) \\
\hline 0 & 0 & 0 & 1 & 0 & Port \(A \leftarrow\) Data bus \\
\hline 0 & 1 & 0 & 1 & 0 & Port \(B \leftarrow\) Data bus \\
\hline 1 & 0 & 0 & 1 & 0 & Port \(C \leftarrow\) Data bus \\
\hline 1 & 1 & 0 & 1 & 0 & Control register \(\leftarrow\) Data bus. \\
\hline\(X\) & \(X\) & 1 & \(X\) & \(X\) & Data bus is in high-impedance state. \\
\hline 1 & 1 & 0 & 0 & 1 & Illegal condition \\
\hline
\end{tabular}

Where, " 0 " indicates low level
" 1 " indicates high level

\section*{Bit Set/Reset}

When port C is used as an output port, any one bit of the eight bits can be set (high) or reset (low) by a control word from the CPU. This bit set/reset can be operated in the same way as the mode set, but the control word format is different. This operation is also used for INTE set/reset in mode 1 and mode 2.

Fig. 1 Control word format for port C set/reset


\section*{basic operating modes}

The PPI can operate in any one of three selected basic modes.
Mode 0: Basic input/output
Mode 1: Strobed input/output
Mode 2: Bidirectional bus
(group A, group B)
(group A, group B)
(group A only)
The mode of both group A and group B can be selected independently. The control word format for mode set is shown in Fig. 2.

Fig. 2 Control word format for mode set.


\section*{1. Mode 0 (Basic Input/Output)}

This functional configuration provides simple input and output operations for each of the three ports. No "handshaking" is required; data is simply written in, or read from, the specified port. Output data from the CPU to the port can be held, but input data from the port to the CPU cannot be held. Any one of the 8 -bit ports and 4 -bit ports can be used as an input port or an output port. The diagrams following show the basic input/output operating modes.

\begin{tabular}{|c|c|}
\hline \(8{ }^{1} \mathrm{DB}_{7} \sim \mathrm{DB}_{0}\) & \(8 \mathrm{DB}_{7} \sim \mathrm{DB}_{0}\) \\
\hline \begin{tabular}{l}
M5L8255AP \\
PA PC(U) \(\mathrm{PC}(\mathrm{L}) \mathrm{PB}\)
\end{tabular} &  \\
\hline  &  \\
\hline  &  \\
\hline  &  \\
\hline  &  \\
\hline  &  \\
\hline  &  \\
\hline
\end{tabular}

\section*{2. Mode 1 (Strobed Input/Output)}

This function can be set in both group A and B. Both groups are composed of one 8 -bit data port and one 4-bit control data port. The 8 -bit port can be used as an input port or an output port. The 4-bit port is used for control and status signals affecting the 8 -bit data port. The following shows operations in mode 1 for using input ports.

\section*{STB (Strobed Input)}

A low-level on this input latches the output data from the terminal units into the input register of the port. In short, this is a lock for data latching. The data from the terminal units can be latched by the PPI independent of the control signal from the CPU. This data is not sent to the data bus until the instruction IN is executed.

\section*{IBF (Input Buffer Full Flag Output)}

A high-level on this output indicates that the data from the terminal units has been latched into the input register. IBF is set to high-level by the falling edge of the \(\overline{\text { STB }}\) input, and is reset to low-level by the rising edge of the \(\overline{\mathrm{RD}}\) input.

\section*{INTR (Interrupt Request Output)}

This can be used to interrupt the CPU when an input device is requesting service. When INTE (interrupt enable flag) of the PPI is high-level, INTR is set to high-level by the rising edge of the \(\overline{S T B}\) input and is reset to low-level by the falling edge of \(\overline{\mathrm{RD}}\) input.
\(\mathrm{INTE}_{A}\) of group \(A\) is controlled by bit setting of \(\mathrm{PC}_{4}\). \(I N T E_{B}\) of group \(B\) is controlied by bit setting of \(P C_{2}\).

Mode 1 input state is shown in Fig. 3, and the timing chart is shown in Fig. 4.

Fig. 3 An example of mode 1 input state


Fig. 4 Timing chart


Note 1 : When INTE is low-level. INTR is always low-level.

The following shows operations using mode 1 for output ports.

\section*{\(\overline{\text { OBF }}\) (Output Buffer Full Flag Output)}

This is reset to low-level by the rising edge of the \(\overline{W R}\) signal and is set to high-level by the falling edge of the \(\overline{\text { ACK }}\) (acknowledge input). In essence, the PPI indicates to the terminal units by the \(\overline{\mathrm{OBF}}\) signal that the CPU has sent data to the port.

\section*{\(\overline{\mathrm{ACK}}\) (Acknowledge Input)}

Receiving this signal from a terminal unit can indicate to the PPI that the terminal unit has accepted data from a port.

\section*{INTR (Interrupt Request)}

When a peripheral unit is accepting data from the CPU, setting INTR to high-level can be used to interrupt the CPU. When INTE (interrupt enable flag) is high and \(\overline{O B F}\) is set to high-level by the rising edge of an \(\overline{A C K}\) signal, then IINTR will also be set to high-level by the rising edge of the \(\overline{A C K}\) signal. Also, INTR is reset to low-level by the falling edge of the \(\overline{\mathrm{WR}}\) signal when the PPI has been receiving data from the CPU.

INTE \(_{A}\) of group \(A\) is controlled by bit setting of \(\mathrm{PC}_{6}\). INTE \(_{\mathrm{B}}\) of group B is controlled by bit setting of \(\mathrm{PC}_{2}\).
Mode 1 output state is shown in Fig. 5 , and the timing chart is shown in Fig. 6.

Combinations for using port \(A\) and port \(B\) as input or output in mode 1 are shown in Fig. 7 and Fig. 8.

Fig. 5 Mode 1 output example


Fig. 7 Mode 1 port A and port B I/O example


Fig. 6 Timing diagram


Fig. 8 Mode 1 port A and port B I/O example


\section*{3. Mode 2 (Strobed Bidirectional Bus Input/Output)}

Mode 2 can provide bidirectional operations, using one 8 -bit bus for communicating with terminal units. Mode 2 is only valid with group \(A\) and uses one 8 -bit bidirectional bus port (port A) and a 5 -bit control port (high-order five bits of port C ). The bus port (port A) has two internal registers, one for input and the other for output. On the other hand, the control port (port C ) is used for communicating control signals and bus-status signals. These control signals are similar to mode 1 and can also be used to control interruption of the CPU. When group \(A\) is programmed as mode 2, group B can be programmed independently as mode 0 or mode 1. When group \(A\) is in mode 2, the following five control signals can be used.

\section*{\(\overline{\text { OBF }}\) (Output Buffer Full Flag Output)}

The \(\overline{O B F}\) output will go low-level to indicate that the CPU has sent data to the internal register of port A. This signal lets the terminal units know that the data is ready for transfer from the CPU. When this occurs, port A remains in the floating (high-impedance) state.

\section*{\(\overline{\text { ACK }}\) (Acknowledge Input)}

A low-level \(\overline{A C K}\) input will cause the data of the internal register to be transferred to port A. For a high-level ACK input, the output buffer will be in the floating (highimpedance) state.

\section*{\(\overline{\text { STB }}\) (Strobed Input)}

When the \(\overline{\text { STB }}\) input is low-level, the data from terminal units will be held in the internal register; and the data will be sent to the system data bus with an \(\overline{\mathrm{RD}}\) signal to the PPI.

\section*{IBF (Input Buffer Full Flag Output)}

When data from terminal units is held on the internal register, IBF will be high level.

\section*{INTR (Interrupt Request Output)}

This output is used to interrupt the CPU and its operations the same as in mode 1. There are two interrupt enable flags that correspond to \(\mathrm{INTE}_{\mathrm{A}}\) for mode 1 output and mode 1 input.
INTE \(_{1}\) is used in generating INTR signals in combination with \(\overline{\mathrm{OBF}}\) and \(\overline{\mathrm{ACK}}\). \(\mathrm{INTE}_{1}\) is controlled by bit setting of \(\mathrm{PC}_{6}\).
INTE \(_{2}\) is used in generating INTR signals in combination with \(\overline{\mathrm{IBF}}\) and \(\overline{\mathrm{STB}}\). INTE 2 is controlled by bit setting of \(\mathrm{PC}_{4}\).
Fig. 9 shows the timing diagram of mode 2, and Fig. 10 is an example of mode 2 operation.

Fig. 9 Mode 2 timing diagram


Note 3: \(\operatorname{INTR}=\mathrm{IBF} \cdot \overline{\mathrm{MASK}} \cdot \overline{\mathrm{STB}} \cdot \overline{\mathrm{RD}}+\overline{\mathrm{OBF}} \cdot \overline{\mathrm{MASK}} \cdot \overline{\mathrm{ACK}} \cdot \overline{\mathrm{WR}}\)

Fig. 10 An example of mode 2 operation


PROGRAMMABLE PERIPHERAL INTERFACE

\section*{4. Control Signal Read}

In mode 1 or mode 2 when using port C as a control port, by CPU execution of an IN instruction, each control signal and bus status from port C can be read.

\section*{5. Control Word Tables}

Control word formats and operation details for mode 0 , mode 1, mode 2 and set/reset control of port \(C\) are given in Tables 3, 4, 5 and 6, respectively.

Table 2 Read-out control signals
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Mode & D7 & \(\mathrm{D}_{6}\) & D5 & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & D 1 & Do \\
\hline Mode 1, input & 10 & 10 & IBFA & \(\mathrm{INTE}_{\text {a }}\) & INTRA & INTEB \(^{\text {d }}\) & \(\mathrm{IBF}_{B}\) & INTR \({ }_{\text {B }}\) \\
\hline Mode 1, output & \(\overline{\mathrm{OBFA}_{4}}\) & INTEA & 10 & 10 & INTRA & INTE \({ }_{\text {B }}\) & \(\overline{O B F B}\) & INTR \({ }_{8}\) \\
\hline Mode 2 & \(\overline{O B F_{A}}\) & INTE 1 & \(1 \mathrm{BF}_{4}\) & INTE2 & INTRA & By gr & group B m & mode \\
\hline
\end{tabular}

Table 3 Mode 0 control words
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|c|}{Control words} & \multicolumn{2}{|r|}{Group A} & \multicolumn{2}{|l|}{Group B} \\
\hline D7 & \(\mathrm{D}_{6}\) & D5 & D4 & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & Do & Hexad & decimal & Port A & Port C (high order 4 bits) & Port C (low order 4 bits) & Port B \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 8 & 0 & OUT & OUT & OUT & OUT \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 8 & 1 & OUT & OUT & IN & out \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 8 & 2 & OUT & OUT & OUT & IN \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 8 & 3 & OUT & OUT & IN & IN \\
\hline 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 8 & 8 & OUT & IN & OUT & OUT \\
\hline 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 8 & 9 & OUT & IN & IN & OUT \\
\hline 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 8 & A & OUT & IN & OUT & IN \\
\hline 1 & 0 & 0 & 0 & & 0 & 1 & 1 & 8 & B & OUT & in & IN & IN \\
\hline 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 9 & 0 & IN & OUT & OUT & OUT \\
\hline 1 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 9 & 1 & IN & OUT & IN & OUT \\
\hline 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 9 & 2 & IN & OUT & OUT & IN \\
\hline 1 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 9 & 3 & IN & OUT & IN & IN \\
\hline 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 9 & 8 & IN & IN & OUT & OUT \\
\hline 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 9 & 9 & IN & IN & IN & OUT \\
\hline 1 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & & A & IN & IN & OUT & 1 N \\
\hline 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & & B & IN & IN & IN & IN \\
\hline
\end{tabular}

Note 4 : OUT indicates output port, and IN indicates input port.

Table 4 Mode 1 control words
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{10}{|c|}{Control words} & \multicolumn{6}{|c|}{Group A} & \multicolumn{4}{|c|}{Group B} \\
\hline \multicolumn{9}{|l|}{\multirow{2}{*}{\(D_{7} D_{6} D_{5} D_{4} D_{3} D_{2} D_{1} D_{0}\)}} & \multirow[t]{2}{*}{Hexadecimal} & \multirow{2}{*}{Port A} & \multicolumn{5}{|c|}{Port C} & \multicolumn{3}{|c|}{Port C} & \multirow{2}{*}{Port B} \\
\hline & & & & & & & & & & & \(\mathrm{PC}_{7}\) & \(\mathrm{PC}_{6}\) & \(\mathrm{PC}_{5}\) & \(\mathrm{PC}_{4}\) & \(\mathrm{PC}_{3}\) & \(\mathrm{PC}_{2}\) & PC \({ }_{1}\) & PCo & \\
\hline & & 0 & 1 & 0 & 0 & 1 & 0 & X & \[
\begin{aligned}
& \text { A } 4 \\
& \text { A } 5
\end{aligned}
\] & OUT & \(\overline{\text { OBFA }}\) & \(\overline{A C K}{ }^{\text {A }}\) & \multicolumn{2}{|c|}{OUT} & INTRA & \(\overline{\mathrm{ACKB}}\) & \(\overline{O B F_{B}}\) & INTR \(_{\text {B }}\) & OUT \\
\hline & & 0 & 1 & 0 & 0 & 1 & 1 & X & \[
\begin{aligned}
& \text { A } 6 \\
& \text { A } 7
\end{aligned}
\] & OUT & \(\overline{O B F_{A}}\) & \(\overline{A C K_{A}}\) & \multicolumn{2}{|c|}{OUT} & INTRA & \(\overline{\text { STB }}\) & \(18 F_{\text {в }}\) & INTR \(_{\text {B }}\) & IN \\
\hline & & 0 & 1 & 0 & 1 & 1 & 0 & X & \[
\begin{aligned}
& A C \\
& A D
\end{aligned}
\] & OUT & \(\overline{O B F_{A}}\) & \(\overline{\overline{A C K}}{ }_{\text {A }}\) & \multicolumn{2}{|c|}{IN} & INTRA \(^{\text {a }}\) & \(\overline{\text { ACKB }}\) & \(\overline{\mathrm{OBF}_{\text {B }}}\) & INTR \(_{\text {B }}\) & OUT \\
\hline & & 0 & 1 & 0 & 1 & 1 & 1 & X & \[
\begin{aligned}
& \mathrm{AE} \\
& \mathrm{AF}
\end{aligned}
\] & OUT & \(\overline{\text { OBF } A}\) & \(\overline{\overline{A C K}}\) & \multicolumn{2}{|c|}{IN} & INTR \(_{\text {A }}\) & \(\overline{\text { STB }}\) & \(\mathrm{IBF}_{\text {в }}\) & INTR \(_{\text {B }}\) & IN \\
\hline & & 0 & 1 & 1 & 0 & 1 & 0 & X & \[
\begin{aligned}
& \text { B } 4 \\
& \text { B } 5
\end{aligned}
\] & IN & \multicolumn{2}{|c|}{OUT} & \(\mathrm{IBF}_{\text {A }}\) & \(\overline{S T B A}\) & INTR \(_{\text {A }}\) & \(\overline{\text { ACK }}\) & \(\overline{\mathrm{OBFB}}\) & \(\mathrm{INTR}_{\text {B }}\) & OUT \\
\hline & & 0 & 1 & 1 & 0 & 1 & 1 & X & \[
\begin{aligned}
& \text { B } 6 \\
& \text { B } 7
\end{aligned}
\] & IN & \multicolumn{2}{|c|}{OUT} & \(\mathrm{IBF}_{\text {A }}\) & \(\overline{\text { STBA }}\) & INTRA & \(\overline{\text { STB }}\) & IBF B & \(\mathrm{INTR}_{\text {B }}\) & IN \\
\hline & & 0 & 1 & 1 & 1 & 1 & 0 & X & \[
\begin{aligned}
& \mathrm{BC} \\
& \mathrm{BD}
\end{aligned}
\] & IN & \multicolumn{2}{|c|}{IN} & \(\mathrm{IBF}_{\text {A }}\) & \(\overline{\text { STBA }}\) & \(\mathrm{INTR}_{\text {A }}\) & \(\overline{\text { ACKB }}\) & \(\overline{\mathrm{OBFg}}\) & \(\mathrm{INTR}_{\text {b }}\) & OUT \\
\hline & & 0 & 1 & 1 & 1 & 1 & 1 & X & \[
\begin{aligned}
& \mathrm{BE} \\
& \mathrm{BF}
\end{aligned}
\] & IN & \multicolumn{2}{|c|}{IN} & \(\mathrm{IBF}_{\text {A }}\) & \(\overline{S T B A}\) & INTRA & \(\overline{\text { STB }}\) & \(\mathrm{IBF}_{\mathrm{B}}\) & INTR \(_{\text {B }}\) & IN \\
\hline
\end{tabular}

Note 5 : Mode of group A and group B can be programmed independently.
6 : It is not necessary for both group \(A\) and group \(B\) to be in mode 1 .

Table 5 Mode 2 control words
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{Control words} & \multicolumn{6}{|c|}{Group A} & \multicolumn{4}{|c|}{Group B} \\
\hline \multicolumn{8}{|l|}{\multirow[b]{2}{*}{\(\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}\)}} & \multirow[t]{2}{*}{Нехаdecimal (Ex.)} & \multirow[b]{2}{*}{Port A} & \multicolumn{5}{|c|}{Port C} & \multicolumn{3}{|c|}{Port C} & \multirow[b]{2}{*}{Port B} \\
\hline & & & & & & & & & & \(\mathrm{PC}_{7}\) & \(\mathrm{PC}_{6}\) & PC5 & \(\mathrm{PC}_{4}\) & \(\mathrm{PC}_{3}\) & \(\mathrm{PC}_{2}\) & \(\mathrm{PC}_{1}\) & \(\mathrm{PC}_{0}\) & \\
\hline 1 & 1 & X & X & X & 0 & 0 & 0 & Co & Bidirectional
bus & OBFA & \(\mathrm{ACK}_{A}\) & \(\mathrm{IBF}_{A}\) & STBA & INTRA & \multicolumn{3}{|c|}{OUT} & OUT \\
\hline 1 & 1 & X & X & X & 0 & 0 & 1 & C 1 & \[
\begin{gathered}
\text { Bidirectional } \\
\text { bus }
\end{gathered}
\] & OBFA & \(\triangle C K_{A}\) & \(\mathrm{IBF}_{A}\) & \(S T B_{A}\) & INTRA & \multicolumn{3}{|c|}{IN} & OUT \\
\hline 1 & 1 & X & X & X & 0 & 1 & 0 & C2 & Bidirectional
bus & OBFA & \(\mathrm{ACK}_{A}\) & IBF \(_{\text {A }}\) & STBA & INTRA & \multicolumn{3}{|c|}{OUT} & IN \\
\hline 1 & 1 & X & \(x\) & X & 0 & 1 & 1 & C3 & Bidirectional bus & OBFA & \(\mathrm{ACK}_{A}\) & \(\mathrm{IBF}_{\text {A }}\) & STBA & INTRA & \multicolumn{3}{|c|}{IN} & IN \\
\hline 1 & 1 & X & X & X & 1 & 0 & X & C4 & \[
\begin{gathered}
\text { Bidirectional } \\
\text { bus } \\
\hline
\end{gathered}
\] & OBFA & \(A^{\prime} K_{A}\) & \(\mathrm{IBF}_{A}\) & STBA & INTRA \(^{\text {a }}\) & \(\overline{\mathrm{ACK}_{\mathrm{B}}}\) & \(\overline{\mathrm{OBFB}_{8}}\) & \(\mathrm{INTR}_{\mathrm{B}}\) & OUT \\
\hline 1 & 1 & X & \(x\) & X & 1 & 1 & X & C6 & Bidirectional
bus & OBFA & \(\mathrm{ACK}_{A}\) & \(\mathrm{IBF}_{A}\) & STBA & INTRA & \(\overline{\text { STB }}\) & \(\mathrm{IBF}_{\text {B }}\) & INTR \(_{\text {B }}\) & IN \\
\hline
\end{tabular}

Table 6 Port C set/reset control words


Note 7 : The terminals of port \(C\) should be programmed for the output mode. before the bit set/reset operation is executed
8 : Also used for controlling the interrupt enable flag (INTE)

\title{
MITSUBISHI LSIs \\ M5L 8255AP-5
}

PROGRAMMABLE PERIPHERAL INTERFACE

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{C C}\) & Supply voltage & \multirow{3}{*}{With respect to GND} & - 0.5~7 & V \\
\hline \(V_{1}\) & Input voltage & & -0.5~7 & V \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & -0.5-7 & V \\
\hline Pd & Power dissipation & Ta \(=25^{\circ} \mathrm{C}\) & 1000 & mW \\
\hline Topr & Operating free-air temperature range & & 0. \(\sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-65 \sim 150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\right.\). unless otherwise noted)
\begin{tabular}{|c|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multirow{2}{*}{ Parameter } & \multicolumn{3}{|c|}{ Limits } & \multirow{2}{*}{ Unit } \\
\cline { 3 - 5 } & & Min & Nom & Max & \\
\hline VCC & Supply voltage & 4.75 & 5 & 5.25 & V \\
\hline GND & Supply voltage & & 0 & & V \\
\hline \(\mathrm{~V}_{\text {IH }}\) & High-level input voltage & 2 & & \(V_{C C}\) & V \\
\hline \(\mathrm{~V}_{\text {IL }}\) & Low-level input voltage & -0.5 & & 0.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.\), \(\mathrm{GND}=0 \mathrm{~V}\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test conditions}} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & & Min & Typ & Max & \\
\hline \multirow{2}{*}{V OH} & \multirow{2}{*}{High-level output voitage} & Data bus & \multirow{2}{*}{\(\mathrm{GND}=0 \mathrm{~V}\)} & \(\mathrm{I}^{\mathrm{OH}}=-400 \mu \mathrm{~A}\) & \multirow{2}{*}{2.4} & & & \multirow{2}{*}{V} \\
\hline & & Port & & \(\mathrm{IOH}=-200 \mu \mathrm{~A}\) & & & & \\
\hline \multirow[b]{2}{*}{VoL} & \multirow[b]{2}{*}{Low-level output voltage} & Data bus & \multirow[b]{2}{*}{\(\mathrm{GND}=0 \mathrm{~V}\)} & \(10 \mathrm{~L}=2.5 \mathrm{~mA}\) & & & 0.45 & \multirow[b]{2}{*}{V} \\
\hline & & Port & & \(1 \mathrm{OL}=1.7 \mathrm{~mA}\) & & & 0.45 & \\
\hline 1 OH & \multicolumn{2}{|l|}{High-level output current (Note 10)} & \multicolumn{2}{|l|}{\(\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{EXT}}=750 \Omega\)} & -1 & & -4 & mA \\
\hline Icc & \multicolumn{2}{|l|}{Supply current from Vcc} & \multicolumn{2}{|l|}{GND \(=0 \mathrm{~V}\)} & & & 120 & mA \\
\hline Ith & \multicolumn{2}{|l|}{High-level input voltage} & \multicolumn{2}{|l|}{\(\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{1}=5.25 \mathrm{~V}\)} & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline ILL & \multicolumn{2}{|l|}{Low-level input voltage} & \multicolumn{2}{|l|}{\(\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}\)} & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline loz & \multicolumn{2}{|l|}{Off-state output current} & \multicolumn{2}{|l|}{\(\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{1}=0 \sim 5.25 \mathrm{~V}\)} & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{Ci}_{i}\) & \multicolumn{2}{|l|}{Input capacitance} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms} \mathrm{Ta}=25^{\circ} \mathrm{C}\)} & & & 10 & pF \\
\hline \(\mathrm{Ci} / 0\) & \multicolumn{2}{|l|}{Input/output terminal capacitance} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1 / \mathrm{OL}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms} \mathrm{Ta}^{2}=25^{\circ} \mathrm{C}\)} & & & 20 & pF \\
\hline
\end{tabular}

Note 9 : Current flowing into an IC is positive; out is negative.
10 : It is valid only for any 8 input/output pins of PB and PC

TIMING REQUIREMENTS \(\left(T a=0-70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.\), \(\mathrm{GND}=0 \mathrm{~V}\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Prameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{W}(\mathrm{R})\) & Read pulse width & \(\mathrm{t}_{\text {RR }}\) & & 300 & & & ns \\
\hline \(t_{\text {SU(PER }}\) & Peripheral setup time before read & \(\mathrm{t}_{\text {IR }}\) & & 0 & & & ns \\
\hline \(\operatorname{th}(\mathrm{R}-\mathrm{PE})\) & Peripheral hold time after read & \(t_{\text {HR }}\) & & 0 & & & ns \\
\hline \(t_{\text {su }}(\mathbf{A}-\mathrm{R})\) & Address setup time before read & \(t_{\text {AR }}\) & & 0 & & & ns \\
\hline \(\operatorname{th}(\mathrm{R}-\mathrm{A})\) & Address hold time after read & \(t_{\text {RA }}\) & & 0 & & & ns \\
\hline \(t_{w}(\underline{W})\) & Write pulse width & \(t_{\text {ww }}\) & & 300 & & & ns \\
\hline \(\mathrm{t}_{\text {Su }}(\mathrm{DQ}-\mathrm{W})\) & Data setup time before write & \(t_{\text {dw }}\) & & 100 & & & ns \\
\hline \(\mathrm{th}(\mathrm{w}-\mathrm{DQ})\) & Data hold time after write & \(t_{\text {wo }}\) & & 50 & & & ns \\
\hline \(t_{\text {su }}(\mathrm{A}-\mathrm{W})\) & Address setup time before write & \({ }_{\text {taw }}\) & & 0 & & & ns \\
\hline \(\operatorname{th}(W-A)\) & Address hold time after write & \(t_{\text {wa }}\) & & 40 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{W}}(\mathrm{ACK})\) & Acknowledge pulse width & \(\mathrm{t}_{\text {AK }}\) & & 300 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{W}}\) (STB) & Strobe pulse width & \(\mathrm{t}_{\text {ST }}\) & & 500 & & & ns \\
\hline \(t_{\text {SU(PE-STB) }}\) & Peripheral setup time before strobe & \(\mathrm{t}_{\mathrm{PS}}\) & & 0 & & & ns \\
\hline th(STB-PE) & Peripheral hold time after strobe & \(\mathrm{t}_{\mathrm{PH}}\) & & 180 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{C} \text { (RW) }}\) & Read/write cycle time & triv & & 850 & & & ns \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS \(\left(T a=0 \sim 70^{\circ} \mathrm{C}\right.\), \(\mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline tpZx( \(\mathrm{A}-\mathrm{DQ}\) ) & Propagation time from read to data output & \(\mathrm{t}_{\mathrm{RD}}\) & & & & 200 & ns \\
\hline \(\mathrm{tpx} \times 2(\mathrm{P}-\mathrm{OQ})^{\text {a }}\) & Propagation time from read to data floating (Note 12) & \(t_{\text {DF }}\) & & & & 100 & ns \\
\hline \[
\left\lvert\, \begin{aligned}
& t_{\text {PHL }}(W-P E) \\
& t_{P L H}(W \cdot P E)
\end{aligned}\right.
\] & Propagation time from write to output & \(t_{\text {w }}\) & & & & 350 & ns \\
\hline \(\mathrm{t}_{\text {PLH/S(STB-IEF) }}\) & Propagation time from strobe to IBF flag & \({ }^{\text {t }}\) SIB & & & & 300 & ns \\
\hline tPLH(STB-NTR) & Propagation time from strobe to interrupt & \(\mathrm{t}_{\text {SIT }}\) & & & & 300 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}(\mathrm{R}-\mathrm{NTR}\) ) & Propagation time from read to interrupt & \(\mathrm{t}_{\text {RIT }}\) & & & & 400 & ns \\
\hline  & Propagation time from read to IBF flag & \(t_{\text {RIB }}\) & & & & 300 & ns \\
\hline tphL( W-INTR) \(^{\text {d }}\) & Propagation time from write to interrupt & \(t_{\text {WIT }}\) & & & & 850 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}(\mathrm{w}\)-OBF) & Propagation time from write to \(\overline{O B F}\) flag & \(\mathrm{t}_{\text {wob }}\) & & & & 650 & ns \\
\hline \(\mathrm{t}_{\text {PLH(ACK-OBF) }}\) & Propagation time from acknowledge to \(\overline{\mathrm{O}} \mathrm{BF}\) flag & \(\mathrm{t}_{\text {AOB }}\) & & & & 350 & ns \\
\hline  & Propagation time from acknowledge to interrupt & \(\mathrm{t}_{\text {AlT }}\) & & & & 350 & ns \\
\hline \(\operatorname{tPż}^{\text {a }}\) (ACK-PE) & Propagation time from acknowledge to data output & \(\mathrm{t}_{\text {AD }}\) & & & & 300 & ns \\
\hline tpxz(ACK-PE) & Propagation time from acknowledge to data output (Note 11) & \(t_{K D}\) & & 20 & & 250 & ns \\
\hline
\end{tabular}

Note 11 : Measurement conditions:
\(C_{L}=100 \mathrm{pF}\) for M5L 8255 AP . S
\(\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}\) for \(\mathrm{M} 5 \mathrm{~L} 8255 \mathrm{AP}-5 . \mathrm{S}-5\)
12 : Measurement conditions of note 11 are not applied

TIMING DIAGRAMS reference level \(=\) " H " \(=2 \mathrm{~V}\), " \(\mathrm{L} "=0.8 \mathrm{~V}\)



Mode 2 Bidirectional


MITSUBISHI

\section*{Circuit Examples for Applications}

\section*{1. Mode 0}

An example of a circuit for an application using mode 0 is shown in Fig. 11.

Fig. 11 Circuit example for an application using mode 0.


In this example, the PPI is in mode 0 , and the control word should be \(10010000\left(90_{16}\right)\).
```

MVI A,90\#
OUT O3\#

```

The PPI will be initialized by executing the above two instructions.

Then, for example, to read data from port \(A\) and to output data to port B and C , the following three instructions can be used.
\[
\begin{array}{lll}
\text { IN N } & 00 \% & \text { CPU A register } \leftarrow \text { Port A } \\
\text { OUT } & 01 \# \# \text { Port B } \leftarrow A \text { register } \\
\text { OUT } & 02 \# \# & \text { Port } C \leftarrow A \text { register }
\end{array}
\]

After setting the mode each port operates as a normal port.
After setting the mode, as shown in Fig. 11, to read data from port A, to output to port B, and to set the first bit of port C " 1 ", the following four instructions can be used.
\begin{tabular}{|c|c|c|}
\hline IN & 00 \# & CPU A register \(\leftarrow\) Port A \\
\hline OUT & 01 \# & Port B \(\leftarrow A\) register \\
\hline M V I & A, 01 \# & Bit-setting control word for \(\mathrm{PC}_{0}\) \\
\hline OUT & 03 \# & Outputting to control address
\[
\left(\overline{C S}=" 0^{\prime \prime}, A_{1}=A_{0}=" 1 "\right)
\] \\
\hline
\end{tabular}

The other bits of port C , in this case, are unknown.

\section*{2. Mode 1}

An example of a circuit for an application using mode 1 is shown in Fig. 12.

Fig. 12 A circuit for an application using mode 1


Transferring data from a terminal unit to port \(A\) and sending a strobe signal to \(\mathrm{PC}_{4}\) will hold the data in the internal latch of the PPI, and \(\mathrm{PC}_{5}\) (IBF input buffer full flag) is set to " 1 ". If a bit-set of \(\mathrm{PC}_{4}\) has been executed in advance, the CPU can be interrupted by the INTR signal of \(\mathrm{PC}_{3}\) when the input data is latched in the PPI. In this way, port A becomes an interrupting port; and at the same time, port \(B\) can select its mode independently.

The actual program for the circuit of Fig. 12 is as follows:
\begin{tabular}{|c|c|c|}
\hline M V I & A, BO\# & Control word is 10110000 , port A is the mode 1 input and the others are output. \\
\hline OUT & 03 \# & Outputting to the control address \\
\hline MVI & A, 09 \# & \(\mathrm{PC}_{4}\) bit-set 00001001 \\
\hline OUT & 03 \# & Outputting to the control address \\
\hline E I & & Interrupt enable \\
\hline HLT & & Halt \\
\hline
\end{tabular}

If the data has been set in a terminal unit, and the strobe signal has been input; then the data will be latched in port A and the CPU INT goes high-level. In the case of Fig. 11, this is followed by outputting instruction RST 7 from the system controller as an interrupt command. Then a jump to \(0038_{16}\) is executed to continue the program as follows:
```

OO3816 D I

```

IN 00 \# CPU register \(A \leftarrow\) Port \(A\) \(\mathrm{PC}_{3}\) interrupt signal becomes low-level

RET

\section*{3. Mode 2}

An example of a circuit for an application using mode 2 is shown in Fig. 13.

In Fig. 13, the data bus of the slave system is connected with the corresponding PPI port A bit of the master station. The input port consists of a three-state buffer and gate \(B\) which allow the slave CPU to read flag outputs (IBF, OBF) of the PPI as data.

When the following instruction is executed in this example, the action is as described:

I N 01 \# (reading in from \(01_{16}\) input port)
The data which is made up of the least significant bit ( \(\mathrm{D}_{0}\) ), the \(\overline{\mathrm{OBF}}\) (output buffer full flag output) and the next least significant bit ( \(D_{1}\) ) of the IBF (input buffer full flag output) will be read into the slave CPU.

When the following instruction is executed, the action is as described:

IN OO\# (reading in from \(00_{16}\) input port)
\(\overline{\mathrm{ACK}}\left(\mathrm{PC}_{6}\right)\) of the PPI becomes low-level by gate C , and the contents of the port A output latch will be read into the slave CPU.

When the following instruction is executed, the action is as described:

OUT OO\# (writing out to \(00_{16}\) output port)
\(\overline{\text { STB }}\left(\mathrm{PC}_{4}\right)\) of the PPI becomes low-level by gate D , then the contents of the slave CPU register \(A\) will be written into the port A input latch of the PPI.

Actual operations are as follows:
1. PPI is set in mode 2 by the master CPU ( 03 address).
2. The master CPU writes the data, which is transferred to the slave CPU, into port A of the PPI (in turn, OBF becomes low-level).
3. The slave CPU continues to read the state of flags ( \(\overline{\mathrm{OBF}}\) and \(\overline{\mathrm{IBF}}\) ) as data, while \(\overline{\mathrm{OBF}}\) is high-level (i.e. no data from the master CPU).
4. When the slave \(C P U\) senses that \(\overline{O B F}\) has become lowlevel, the slave CPU starts to read the data from \(00_{16}\) (which is the input address for the preceding data) which is in the output latch of port A ( in turn, \(\overline{\mathrm{OBF}}\) returns to high-level).
5. During this period, the master CPU reads the status flags (reading in from 02 of port C ) and checks the states of both the bit 7 ( \(\overline{\mathrm{OBF}}\) ) and bit 5 (IBF). If \(\overline{\mathrm{OBF}}\) is low-level, it indicates that the slave CPU has not yet received the data; so the master does not write new data. If \(\overline{O B F}\) is high-level, the master CPU writes the next data.
6. When data is to be transferred to the master CPU, the contents of the slave CPU A register will be transmitted to the port input latch of the PPI. The slave CPU transfers the data to address \(00_{16}\) (in turn, the IBF becomes high-level).
7. The master CPU transfers data to port C and then checks the status flag. If the input latch contains data from the slave CPU, which is indicated by IBF having a high-level output, the data is read from port \(\mathrm{A}\left(\mathrm{OO}_{16}\right)\) (in turn, the IBF returns to low-level).
8. The slave CPU reads the status flag from \(02_{16}\) to determine if IBF has returned to low-level. If it has not, new data will not be written as long as IBF is high-level.
9. In this way, data can be exchanged. Since there are two sets of independent registers, input latch and output latch, used by port A of the PPI, it is not necessary to alternate input/output transfers.

A program which has operating functions as described above, is explained as follows.

The operation, in mode 2, for group A of the PPI is considered here.

Fig. 13 A circuit for an application using mode 2

1. Master CPU subroutine for transmitting data to the slave CPU.

3. Slave CPU subroutine for transmitting data to the master CPU.

2. Subroutine for receiving data from the slave CPU.


Program example

M I N
\(\begin{array}{ll}\text { IN } & 02 \# \\ \text { ANI } & 20 \#\end{array}\)
JZ MIN
IN OO \#
RET
4. Subroutine for receiving data from the master CPU.

Program example

SIN IN
02 \#
ANI 01 \#
JZ SIN
IN 00 \#
RET

\section*{4. Address Decoding}

Address decoding with multiple PPI units is shown in Figs. 14 and 15 . These are functionally equal.

The same address data is output to both the upper and lower 8-bit address bus with the execution of IN and OUT instructions by the CPU.
Fig. 14 PPI address decoding (case 1)


Fig. 15 PPI address decoding (case 2)


\section*{5. PPI Initialization}

It is advisable to reset the PPI with a system initial reset and to select the mode at the beginning of a system program. The initial state of the PPI used as an output port is shown in Fig. 16.

Fig. 16 PPI initialization


Note 14 : Period of reset pulse must be at least \(50 \mu \mathrm{~s}\) during or after power on. Subsequent reset pulse can be 500 ns minimum.

\section*{DESCRIPTION}

The M5L 8257P-5 is a programmable, 4-channel direct memory access (DMA) controller. It is produced using the N-channel silicon-gate ED-MOS process and is specifically designed to simplify data transfer at high speeds for microcomputer systems. The LSI operates on a single 5V power supply.

\section*{FEATURES}
- 4-channel DMA controller
- Single 5V power supply
- Single TTL clock
- Priority DMA request logic
- Channel-masking function
- Terminal count and Modulo 128 outputs
- Compatible with the MELPS 8 microprocessor series
- Pin connection and electrical characteristics compatible with Intel's type 8257-5 programmable DMA controller

\section*{APPLICATIONS}
- DMA control of peripheral equipment such as floppy disks and CRT terminals that require high-speed data transfer.

\section*{FUNCTION}

The M5L 8257P-5 controller is used in combination with the M5L 8212P 8-bit input/output port in 8-bit microcomputer systems.

It consists of a channel section to acknowledge DMA requests, control logic to exchange commands and data with the CPU, read/write logic, and registers to hold transfer addresses and count the number of bytes to be transferred.

When a DMA request is made to an unmasked channel from the peripherals after setting of the transfer mode, transfer-start address and the number of transferred bytes for the registers, the M5L 8257P-5 issues a priority request

\section*{PIN CONFIGURATION (TOP VIEW)}

for the use of the bus to the CPU. On receiving an HLDA signal from the CPU, it sends a DMA acknowledge signal to the channel with the highest priority, starting DMA operation.

During DMA operation, the contents of the high-order 8 bits of the transfer memory address are transmitted to the M5L 8212P address-latch device through pins \(\mathrm{D}_{0} \sim \mathrm{D}_{7}\). The contents of the low-order 8 bits are transmitted through pins \(A_{0} \sim A_{7}\). After address transmission, DMA transfer can be started by dispatching read and write signals to the memories and peripherals.


\section*{MITSUBISHI LSIs} M5L 8257P-5

\section*{OPERATION}

\section*{Data-Bus Buffer}

This three-state, bidirectional, 8-bit buffer interfaces the M5L 8257P-5 to the CPU for data transfer. During a DMA cycle the upper 8 bits of the DMA address are output to the M5L 8212P latch device through this buffer.
I/O Read Input/Output (I/OR)
When the M5L 8257P-5 is in slave-mode operation, this threestate, bidirectional pin serves for inputting and reads the upper/lower bytes of the 8 -bit status register or 16 -bit DMA address register and the high/low order bytes of the terminal counter.

In the master mode, the pin gives control output and is used to obtain data from a peripheral equipment during the DMA write cycle.

\section*{I/O Write Input/Output (I/OW)}

This pin is also of the three-state bidirectional type. When the M5L 8257P-5 is in slave-mode operation, it serves for inputting and loads the contents of the data bus on the upper/lower bytes of the 8-bit status register or 16-bit DMA address register and the upper/lower bytes of the terminal counter.

\section*{Clock Input (CLK)}

This pin generates internal timing for the M5L 8257P-5 and is connected to the \(\phi_{2(T L)}\) output of the M5L 8224P - 5 clock generator.

\section*{Reset Input (RESET)}

This asynchronous input clears all registers and control lines inside the M5L 8257P-5.

\section*{Address Inputs/Outputs ( \(\mathrm{A}_{0} \sim \mathrm{~A}_{3}\) )}

The four bits of these input/output pins are bidirectional. When the M5L 8257P - 5 is in slave-mode operation,
serve to input and address the internal registers. In the case of master operation, they output the low-order 4 bits of the 16 -bit memory address.

\section*{Chip-Select Input (CS)}

This pin is active on a low-level. It enables the IORD and IOWR. signals output from the CPU, when the M5L8257P -5 is in slave-mode operation.

In the master mode, it is disabled to prevent the chip from selecting itself while performing the DMA function.
Address Inputs/Outputs ( \(A_{4} \sim A_{7}\) )
These four address lines are three-state outputs which constitute bits 4 through 7 of the memory address generated by the M5L 8257P-5 during all DMA cycles.

\section*{Ready Input (READY)}

This asynchronous input is used to extend the memory read and write cycles in the M5L8257P-5 with wait states if the selected memory requires longer cycles.
Hold Request Output (HRQ)
This output requests control of the system bus. HRO will normally be applied to the HOLD input on the CPU.
Hold Acknowledge Input (HLDA)
This input from the CPU indicates that the system bus is controlled by the M5L 8257P-5.

\section*{Memory Read Output (MEMR)}

This active-low three-state output is used to read data from the addressed memory location during DMA read cycles.

\section*{Memory Write Output (MEMW)}

This active-low three-state output is used to write data into the addressed memory location during DMA write cycles.

\section*{Address Strobe Output (ADSTB)}

This output strobes the most significant byte of the memory address into the M5L8212P 8-bit input/output port through the data bus.

\section*{Address Enable Output (AEN)}

This signal is used to disable the system data bus and system control bus by means of the bus enable pin on the M5L 8228P system controller. It may also be used to inhibit non-DMA devices from responding during DMA cycles.

\section*{Terminal Count Output (TC)}

This output signal notifies that the present DMA cycle is the last cycle for this data block.

\section*{Mark Output (MARK)}

This signal notifies that the DMA transfer cycle for each channel is the 128 th cycle since the previous MARK output.

\section*{DMA Request Inputs (DRO0~DRQ3)}

These independent, asynchronous channel-request inputs are used to secure use of the DMA cycle for the peripherals. DMA Acknowledge Outputs ( \(\overline{\mathrm{DACKO}} \sim \overline{\mathrm{DACK3}}\) )
These active-low outputs indicate that the peripheral equipment connected to the channel in question can execute the DMA cycle.

\section*{Register Initialization}

Two 16 -bit registers are provided for each of the 4 channels.

\section*{- DMA Address register}
\begin{tabular}{|llllllllllllllll|}
\hline\(A_{15}\) & \(A_{14}\) & \(A_{13}\) & \(A_{12}\) & \(A_{11}\) & \(A_{10}\) & \(A_{9}\) & \(A_{8}\) & \(A_{7}\) & \(A_{6}\) & \(A_{5}\) & \(A_{4}\) & \(A_{3}\) & \(A_{2}\) & \(A_{1}\) & \(A_{0}\) \\
\hline
\end{tabular}

DMA TRANSFER STARTING ADDRESS

\section*{- Terminal count register \\ \(15 \quad 1413\) \\ 0}
\(\begin{array}{llllllllllllllll}\mathrm{Rd} & \mathrm{Wr} & \mathrm{C}_{13} & \mathrm{C}_{12} & \mathrm{C}_{11} & \mathrm{C}_{10} & \mathrm{C}_{9} & \mathrm{C}_{8} & \mathrm{C}_{7} & \mathrm{C}_{6} & \mathrm{C}_{5} & \mathrm{C}_{4} & \mathrm{C}_{3} & \mathrm{C}_{2} & \mathrm{C}_{1} & \mathrm{C}_{0}\end{array}\)
DMA MODE
NUMBER OF TRANSFERRED BYTES-1
The DMA transfer starting address, number of transferred bytes, and DMA mode are written for each channel in 2 steps using the 8 -bit data bus. The lower-order and upper-order bytes are automatically indicated by the firstlast flipflop for the writing and reading in 2 continuous steps.

The DMA mode (read, write, or verify) is indicated by the upper 2 bits of the terminal count register. The read mode refers to the operation of peripheral devices reading data out of memory. The write mode refers to data from peripheral devices being written into memory. The verify mode sends neither the read nor the write signals and performs a data check at the peripheral device.

In addition to the above-mentioned registers, there is a mode set register and a status register.
- Mode set register (write only)


The upper-order 4-bits of the mode set register are used to select the added function, as described in Table 1. The lower-order 4 -bits are mask kits for each channel. When set to 1, DMA requests are allowed. When the reset signal is input, all bits of the mode set and status registers are reset and DMA is inhibited for all channels. Therefore, to execute DMA operations, registers must first be initialized. An example of such an initialization is shown below.

\section*{MODESET:}

MVI A, ADDL
OUT 00\#: Channel 0 lower-order address
MVI A, ADDH
OUT 00\#: Channel 0 upper-order address
MVI A, TCL
OUT 01\#: Channel 0 terminal count lower-order
OUT 01\#: Channel 0 terminal count upper-order
MVI A, XX
OUT 08\#: Mode set register

As can be seen from the above example, until the contents of the address register and terminal count register become valid, the enable bit of the mode set register must not be set. This prevents memory contents from being destroyed by improper DRQ signals from peripheral devices.

\section*{DMA Operation Description}

When a DMA request signal is received at the DRQ pin from a peripheral device after register initialization for a channel that is not masked, the M5L8257P-5 outputs a hold request signal to the CPU to begin DMA operation ( \(\mathrm{S}_{1}\) ).

The CPU, upon receipt of the HRO signal, outputs the HLDA signal which reserves capture of the bus after it has executed the present instruction to place this system in the hold state.

When the M5L8257P receives the HLDA signal, an internal priority determining circuit selects the channel with the highest priority for the beginning of data transfer \(\left(S_{0}\right)\).

Upon the next \(\mathrm{S}_{1}\) state, the address signal is sent. The lower-order 8 -bits and the upper-order 8 -bits are sent by means of the \(A_{0} \sim A_{7}\) and \(D_{0} \sim D_{7}\) pins respectively, latched into the M5L8212P and output at pins \(A_{8} \sim A_{15}\). Simultaneous with this, the AEN signal is output to prohibit the selection of a device not capable of DMA.

In the \(\mathrm{S}_{2}\) state, the read, extended write, and DACK signals are output and data transferred from memory or a peripheral device appears on the data bus.

In the \(\mathrm{S}_{3}\) state, the write signal required to write data from the bus is output. At this time if the remaining number of bytes to be transferred from the presently selected channel has reached 0 , the terminal count (TC) signal is output. Simultaneously with this, after each 128 -byte data transfer a mark signal is output as required. In addition, in this state the READY pin is sampled and, if low, the wait state \(\left(S_{w}\right)\) is entered. This is used to perform DMA with slow access memory devices. In the verify mode, READY input is ignored.

In the \(S_{4}\) state, the DRQ and HLDA pins are sampled at the end of a transferred byte as the address signal, control signals, and \(\overline{\text { DACK }}\) signal are held to determine if transfer will continue.

As described above, transfer of 1 byte requires a minimum of 4 states for execution. For example, if a 2 MHz clock input is used, the maximum transfer rate is 500 k byte/s.


Fig. 1 DMA Operation state transistion diagram

\section*{Memory Mapped I/O}

When using memory mapped I/O, it is necessary to change the connections for the control signals.


Fig. 2 Memory mapped I/O
Also, the read mode and write mode specifications for setting the mode of the terminal count are reversed.

Table 1 Internal Registers of the M5L 8257P
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Register} & \multirow{2}{*}{Byte} & \multicolumn{4}{|c|}{Address input} & \multirow{2}{*}{F/L} & \multicolumn{8}{|c|}{Bi-directional data bus} \\
\hline & & \(\mathrm{A}_{3}\) & \(\mathrm{A}_{2}\) & \(\mathrm{A}_{1}\) & \(\mathrm{A}_{0}\) & & \(\mathrm{D}_{7}\) & \(\mathrm{D}_{6}\) & D5 & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{0}\) \\
\hline \multirow[t]{2}{*}{Channel 0 DMA address} & Low-order & 0 & 0 & 0 & 0 & 0 & A7 & \(\mathrm{A}_{6}\) & \(\mathrm{A}_{5}\) & \(A_{4}\) & \(\mathrm{A}_{3}\) & \(\mathrm{A}_{2}\) & \(\mathrm{A}_{1}\) & \(A_{0}\) \\
\hline & High-order & 0 & 0 & 0 & 0 & 1 & \(A_{15}\) & \(\mathrm{A}_{14}\) & \(A_{13}\) & \(\mathrm{A}_{12}\) & \(\mathrm{A}_{11}\) & \(A_{10}\) & A9 & \(\mathrm{A}_{8}\) \\
\hline \multirow[t]{2}{*}{Channei 0 terminal count} & Low-order & 0 & 0 & 0 & 1 & 0 & \(\mathrm{C}_{7}\) & \(\mathrm{C}_{6}\) & \(\mathrm{C}_{5}\) & \(\mathrm{C}_{4}\) & \(\mathrm{C}_{3}\) & \(\mathrm{C}_{2}\) & \(\mathrm{C}_{1}\) & \(\mathrm{C}_{0}\) \\
\hline & High-order & 0 & 0 & 0 & 1 & 1 & Rd & Wr & \(\mathrm{C}_{13}\) & \(\mathrm{C}_{12}\) & \(\mathrm{C}_{11}\) & \(\mathrm{C}_{10}\) & C 9 & \(\mathrm{C}_{8}\) \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Channel 1 \\
DMA address
\end{tabular}} & Low-order & 0 & 0 & 1 & 0 & 0 & \(A_{7}\) & \(A_{6}\) & \(\mathrm{A}_{5}\) & \(A_{4}\) & \(\mathrm{A}_{3}\) & \(A_{2}\) & \(\mathrm{A}_{1}\) & \(A_{0}\) \\
\hline & High-order & 0 & 0 & 1 & 0 & 1 & \(A_{15}\) & \(\mathrm{A}_{14}\) & \(A_{13}\) & \(\mathrm{A}_{12}\) & \(\mathrm{A}_{11}\) & \(A_{10}\) & Ag & \(\mathrm{A}_{8}\) \\
\hline \multirow[t]{2}{*}{Channel 1 terminal count} & Low-order & 0 & 0 & 1 & 1 & 0 & \(\mathrm{C}_{7}\) & \(\mathrm{C}_{6}\) & \(\mathrm{C}_{5}\) & \(\mathrm{C}_{4}\) & \(\mathrm{C}_{3}\) & \(\mathrm{C}_{2}\) & \(\mathrm{C}_{1}\) & \(\mathrm{C}_{0}\) \\
\hline & High-order & 0 & 0 & 1 & 1 & 1 & Rd & Wr & \(\mathrm{C}_{13}\) & \(\mathrm{C}_{12}\) & \(\mathrm{C}_{11}\) & \(\mathrm{C}_{10}\) & \(\mathrm{C}_{9}\) & \(\mathrm{C}_{8}\) \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Channel 2 \\
DMA address
\end{tabular}} & Low-order & 0 & 1 & 0 & 0 & 0 & \(A_{7}\) & \(\mathrm{A}_{6}\) & \(\mathrm{A}_{5}\) & \(A_{4}\) & \(\mathrm{A}_{3}\) & \(\mathrm{A}_{2}\) & \(A_{1}\) & \(A_{0}\) \\
\hline & High-order & 0 & 1 & 0 & 0 & 1 & \(A_{15}\) & \(\mathrm{A}_{14}\) & \(A_{13}\) & \(\mathrm{A}_{12}\) & \(\mathrm{A}_{11}\) & \(\mathrm{A}_{10}\) & Ag & \(A_{8}\) \\
\hline \multirow[t]{2}{*}{Channel 2 terminal count} & Low-order & 0 & 1 & 0 & 1 & 0 & \(\mathrm{C}_{7}\) & \(\mathrm{C}_{6}\) & C5 & \(\mathrm{C}_{4}\) & \(C_{3}\) & \(\mathrm{C}_{2}\) & \(\mathrm{C}_{1}\) & \(\mathrm{C}_{0}\) \\
\hline & High-order & 0 & 1 & 0 & 1 & 1 & Rd & Wr & \(\mathrm{C}_{13}\) & \(\mathrm{C}_{12}\) & \(\mathrm{C}_{11}\) & \(\mathrm{C}_{10}\) & C 9 & \(\mathrm{C}_{8}\) \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Channel 3 \\
DMA address
\end{tabular}} & Low-order & 0 & 1 & 1 & 0 & 0 & \(A_{7}\) & \(\mathrm{A}_{6}\) & \(\mathrm{A}_{5}\) & \(\mathrm{A}_{4}\) & \(\mathrm{A}_{3}\) & \(\mathrm{A}_{2}\) & \(\mathrm{A}_{1}\) & Ao \\
\hline & High-order & 0 & 1 & 1 & 0 & 1 & \(\mathrm{A}_{15}\) & \(\mathrm{A}_{14}\) & \(\mathrm{A}_{13}\) & \(A_{12}\) & \(\mathrm{A}_{11}\) & \(A_{10}\) & Ag & \(\mathrm{A}_{8}\) \\
\hline \multirow[t]{2}{*}{Channel 3 terminal count} & Low-order & 0 & 1 & 1 & 1 & 0 & \(\mathrm{C}_{7}\) & \(\mathrm{C}_{6}\) & \(\mathrm{C}_{5}\) & \(\mathrm{C}_{4}\) & \(\mathrm{C}_{3}\) & \(\mathrm{C}_{2}\) & \(\mathrm{C}_{1}\) & \(\mathrm{C}_{0}\) \\
\hline & High-order & 0 & 1 & 1 & 1 & 1 & Rd & Wr & \(\mathrm{C}_{13}\) & \(\mathrm{C}_{12}\) & \(\mathrm{C}_{11}\) & \(\mathrm{C}_{10}\) & C 9 & \(\mathrm{C}_{8}\) \\
\hline Mode setting (for write only) & - & 1 & 0 & 0 & 0 & 0 & AL & TCS & EW & RP & EN3 & EN2 & EN1 & ENO \\
\hline Status (for read only) & - & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & UP & TC3 & TC2 & TC1 & TCO \\
\hline
\end{tabular}
\(A_{0} \sim A_{15}\) : Addresses of the memories for which DMA will be carried out from now on. In initialization. DMA start addresses must be written.
\(\mathrm{C}_{0} \sim \mathrm{C}_{13}\) : Terminal counts-in this IC (the number of remaining transfer bytes minus 1)
Rd, Wr : Used for DMA-mode setting by the following convention:
\begin{tabular}{|c|c|c|}
\hline\(R_{d}\) & \(W_{r}\) & Mode to be set \\
\hline 0 & 0 & DMA verify \\
\hline 0 & 1 & DMA read \\
\hline 1 & 0 & DMA write \\
\hline 1 & 1 & Prohibition \\
\hline
\end{tabular}

AL : Automatic load mode. When this bit has been set, contents of the channel 3 register are written, as are, on the channel 2 register when channel 2 DMA transfer comes to an end. This mode allows quick, automatic chaining operations without intervention of the software.
EW : Extended write signal mode. When this bit has been set, write signals can be transmitted in advance to memories and peripheral equipment requiring long access time.
TCS : Terminal count stop. When a DMA transfer process is complete, with terminal-count output, the channel-enable mask of that channel is reset, prohibiting subsequent DMA cycles.
RP : Rotating priority mode. The setting of this mode allows the priority order to be rotated by each byte transfer.
\begin{tabular}{|l|c|c|c|c|c|}
\hline Channel used for the present data transfer & \(\mathrm{CH}-0\) & \(\mathrm{CH}-1\) & \(\mathrm{CH}-2\) & \(\mathrm{CH}-3\) \\
\hline \multirow{5}{*}{ Priority list for the next cycle } & 1 & \(\mathrm{CH}-1\) & \(\mathrm{CH}-2\) & \(\mathrm{CH}-3\) & \(\mathrm{CH}-0\) \\
\cline { 2 - 7 } & 2 & \(\mathrm{CH}-2\) & \(\mathrm{CH}-3\) & \(\mathrm{CH}-0\) & \(\mathrm{CH}-1\) \\
\cline { 2 - 7 } & 3 & \(\mathrm{CH}-3\) & \(\mathrm{CH}-0\) & \(\mathrm{CH}-1\) & \(\mathrm{CH}-2\) \\
\cline { 2 - 7 } & 4 & \(\mathrm{CH}-0\) & \(\mathrm{CH}-1\) & \(\mathrm{CH}-2\) & \(\mathrm{CH}-3\) \\
\hline
\end{tabular}

ENO~EN3: Channel-enable mask. This mask prohibits or allows the DMA request.
UP : Update flag. This is set when register contents are transferred in an automatic load mode from channel 3 to channel 2.
TCO~TC3: Terminal-count status flags. At the time of terminal-count output, the flag corresponding to the channel is set.
F/L : First/last flip-flop. This is toggled when program and register-read operations for each channel are finished, and specifies whether the next program or read operation is to be for the upper bytes or the lower bytes. This means that write and read operations for each register must be carried out for a set of lower and higher bytes.

\title{
MITSUBISHI LSIs \\ M5L 8257P-5
}

PROGRAMMABLE DMA CONTROLLER

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{C C}\) & Power-supply voltage & \multirow{3}{*}{With respect to GND} & -0.5-7 & \(V\) \\
\hline \(V_{1}\) & input voltage & & -0.5-7 & \(V\) \\
\hline Vo & Output voltage & & -0.5~7 & V \\
\hline Pd & Power dissipation (max.) & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1000 & mW \\
\hline Topr & Operating free-air temperature range & & 0~70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-65-150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}\). unless otherwise noted.)
\begin{tabular}{|c|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multicolumn{1}{|c|}{ Parameter } & \multicolumn{3}{|c|}{ Limits } & \multirow{2}{*}{ Unit } \\
\cline { 3 - 5 } & & Min & Nom & Max & \\
\hline\(V_{\text {CC }}\) & Power-supply voltage & 4.75 & 5 & 5.25 & V \\
\hline\(V_{S S}\) & Power-supply voitage (GND) & & 0 & & V \\
\hline\(V_{\text {IH }}\) & High-level input voltage & 2 & & \(V_{C C}+0.5\) & V \\
\hline\(V_{\text {IL }}\) & Low-level input voltage & -0.5 & & 0.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right.\). uniless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VOL & Low-level output voltage & \(\mathrm{IOL}^{\text {O }}=1.6 \mathrm{~mA}\) & & & 0.45 & V \\
\hline VOH 1 & High-level output voltage for \(A B, D B\) and AEN & \(1 \mathrm{OH}=-150 \mu \mathrm{~A}\) & 2.4 & & \(V_{\text {cc }}\) & V \\
\hline \(\mathrm{VOH}^{2}\) & High-level output voltage for HRO & \multirow[t]{2}{*}{\(\mathrm{IOH}^{\prime}=-80 \mu \mathrm{~A}\)} & 3.3 & & \(V_{C C}\) & V \\
\hline VOH & High-level output voltage for others & & 2.4 & & \(V_{\text {CC }}\) & V \\
\hline Icc & Power-supply current from VCC & & & & 120 & mA \\
\hline 11 & Input current & \(V_{1}=V_{C C} \sim 0 V\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline loz & Off-state output current & \(\mathrm{V}_{1}=\mathrm{V}_{C C} \sim 0 \mathrm{~V}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{C}_{i}\) & Input eapacitance & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
\mathrm{Ta}=25^{\circ} \mathrm{C} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{VSS}=0 \mathrm{~V}
\] \\
Pins other than that under measurement are set to \(\mathrm{OV} . \mathrm{fc}=1 \mathrm{MHz}\)
\end{tabular}} & & & 10 & pF \\
\hline \(\mathrm{C}_{\mathrm{i} / 0}\) & Input/output terminal capacitance & & & & 20 & pF \\
\hline
\end{tabular}

TIMING REQUIREMENTS ( \(\mathrm{Ta}=0 \sim 70 \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}\). unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline tw(R) & Read pulse width & T RR & \multirow{22}{*}{\(C_{L}=150 \mathrm{pF}\)} & 250 & & & ns \\
\hline tsu ( \(A-R\) )
\[
\operatorname{tsu}(C S-R)
\] & Address or \(\overline{\mathrm{CS}}\) setup time before read & \(\mathrm{T}_{\text {AR }}\) & & 0 & & & ns \\
\hline \[
\begin{aligned}
& \operatorname{th}(R-A) \\
& \operatorname{th}(R-C S)
\end{aligned}
\] & Address or \(\overline{\mathrm{CS}}\) hold time after read & TrA & & 0 & & & ns \\
\hline tsu( \(R-\mathrm{DQ}\) ) & Data setup time before read & Tro & & 0 & & 200 & ns \\
\hline \(\operatorname{th}(\mathrm{R}-\mathrm{DQ})\) & Data hold time after read & \(\mathrm{T}_{\text {DF }}\) & & 20 & & 100 & ns \\
\hline \(t_{w}(\mathrm{~W})\) & Write pulse width & Tww & & 200 & & & ns \\
\hline \(\operatorname{tsu}(A-W)\) & Address setup time before write & TAW & & 20 & & & ns \\
\hline \(\operatorname{th}(W-A)\) & Address hold time after write & TwA & & 0 & & & ns \\
\hline tsu( \(D Q-W\) ) & Data setup time before write & Tow & & 200 & & & ns \\
\hline th ( \(W-D Q\) ) & Data hold time after write & Two & & 0 & & & ns \\
\hline tw(RST) & Reset pulse width & Trstw & & 300 & & & ns \\
\hline tsu( \(\mathrm{V}_{\text {CC }}\)-RST ) & Supply voltage setup time before reset & Trsto & & 500 & & & \(\mu \mathrm{s}\) \\
\hline tr & input signal rise time & Tr & & & & 20 & ns \\
\hline tf & Input signal fall time & Tf & & & & 20 & ns \\
\hline tsu(RST-W) & Reset setup time before write & Trists & & 2 & & & tc ( \(\phi\) ) \\
\hline \(\operatorname{tc}(\phi)\) & Clock cycle time & Tor & & 0.32 & & 4 & \(\mu \mathrm{s}\) \\
\hline tw \((\phi)\) & Clock pulse width & \(\mathrm{T}_{\theta}\) & & 80 & & \(0.8 \mathrm{tc}(\phi)\) & ns \\
\hline tsu(DRQ - \(\phi\) ) & DRQ setup time before clock & Tos & & 70 & & & ns \\
\hline th(HLDA-ORQ) & DRQ hold time after HLDA & TQH & & 0 & & & ns \\
\hline tsu(hLDA- \(\phi\) ) & HLDA setup time before clock & THS & & 100 & & & ns \\
\hline tsu(RDY- \(\phi\) ) & Ready setup time before clock & TRS & & 30 & & & ns \\
\hline th ( \(\phi\)-RDY) & Ready hold time after clock & Tris & & 20 & & & ns \\
\hline
\end{tabular}

\footnotetext{
Note 1 : Measurement conditions: M5L 8257P \(C_{L}=100 \mathrm{pF}\), M5L 8257P-5 \(\quad \mathrm{CL}_{\mathrm{L}}=150 \mathrm{pF}\)
}

SWITCHING CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}\). unless otherwise noted.)(Note 2)


Note 2 Reference level is \(\mathrm{VOH}_{\mathrm{OH}}=3.3 \mathrm{~V}\).
3 Load \(=1 \mathrm{TTL}\)
4 Load \(=1 \mathrm{TTL}+50 \mathrm{pF}\)
5 Load \(=1 \mathrm{TTL}+\left(R_{\mathrm{L}}=3.3 \mathrm{k} \Omega\right), \quad V_{\mathrm{OH}}=3.3 \mathrm{~V}\).

Note 6 Tracking specification
\(7 \Delta \operatorname{tPLH}(\phi-\) DACK \()<50 \mathrm{~ns}, \triangle \mathrm{t}_{\mathrm{PHL}}(\phi-\) TC/MARK \()<50 \mathrm{~ns}, \triangle \mathrm{t}_{\mathrm{PLH}}(\phi-\) TC \(/\) MARK \()<50 \mathrm{~ns}\).
\(8 \Delta \mathrm{t}_{\mathrm{PHL}}(\phi-R)<50 \mathrm{~ns}, \triangle \mathrm{t}_{\mathrm{PHL}}(\phi-\mathrm{W})<50 \mathrm{~ns}, \quad \triangle \mathrm{t}_{\mathrm{PHL}}(\phi-\mathrm{WE})<50 \mathrm{~ns}\).
\(9 \Delta t_{\mathrm{PLH}}(\phi-\mathrm{R})<50 \mathrm{~ns}, \triangle \mathrm{t}_{\mathrm{PLH}}(\phi-\mathrm{W})<50 \mathrm{~ns}\).

TIMING DIAGRAMS



Note 10 :


The center line indicates a floating (high-impedance) state.

\section*{APPLICATION EXAMPLE}


\section*{DESCRIPTION}

The M5L8259AP is a programmable LSI for interrupt control. It is fabricated using N -channel silicon-gate ED-MOS technology and is designed to be used easily in connection with an M5L8080AP, M5L8085AP or M5L8086S.

\section*{FEATURES}
- Single 5V power supply
- CALL instruction to the CPU is generated automatically
- Priority, interrupt mask and vectored address for each interrupt request input are programmable
- Up to 64 levels of interrupt requests can be controlled by cascading with M5L8259AP
- Polling functions
- TTL compatible
- Interchangeable with Intels P8259A in pin configuration and electrical characteristics.

\section*{APPLICATIONS}
- The M5L8259AP can be used as an interrupt controller for CPUs M5L8080AP, M5L8085AP and M5L8086S

\section*{FUNCTIONS}

The M5L8259AP is a device specifically designed for use in real time, interrupt driven microcomputer systems. It manages eight levels or request and has built-in features for expandability to other M5L8259AP's.

The priority and interrupt mask can be changed or reconfigured at any time by the main program.


When an interrupt is generated because of an interrupt request at 1 of the pins, the M5L8259AP based on the mask and priority will output an INT to the CPU. After that, when an INTA signal is received from the CPU or the system controller, a CALL instruction and a programmed vector address is released onto the data bus.


PIN DESCRIPTION
\begin{tabular}{|c|c|c|c|}
\hline Symbol & Pin name & Input or output & Functional significance \\
\hline \(\overline{\mathrm{OS}}\) & Chip select input & Input & This input is active at iow-level, but may be at high-level during interrupt request input and interrupt processing. \\
\hline \(\overline{W R}\) & Write control input & Input & Command write control input from the CPU \\
\hline \(\overline{\mathrm{RD}}\) & Read controt input & Input & Data read control input for the CPU \\
\hline \(D_{7} \sim D_{0}\) & Bidirectional data bus & Input/ output & Data and commands are transmitted through this bidirectional data bus to and from the CPU. \\
\hline \[
\begin{aligned}
& \mathrm{CAS}_{2} \sim \\
& \mathrm{CAS}_{0}
\end{aligned}
\] & Cascade lines & Input/ output & These pins are outputs for a master and inputs for a slave. And these pins of the master will be able to address each individual slave. The master will enable the corresponding slave to release the device routine address during bytes 2 and 3 of \(\overline{I N T A}\). \\
\hline \(\overline{S P} / \overline{\mathrm{EN}}\) & Slave program input/ Enable buffer output & Input/ output & \begin{tabular}{l}
SP: In normal mode, a master is designated when \(\overline{S P} / \overline{E N}=1\) and a slave is designated when \(\overline{S P} / \overline{E N}=0\). \\
EN: In the buffered mode, whenever the M5L8259AP's data bus output is enabled, its \(\overline{S P} / \overline{E N}\) pin will go low.
\end{tabular} \\
\hline INT & Interrupt request output & Output & This pin goes high whenever a valid interrupt is asserted. \\
\hline \(I R_{7}-I R_{0}\) & Interrupt request input & Input & The asynchronous interrupt inputs are active at high-level. The interrupt mask and priority of each interrupt input can be changed at any time. When using edge triggered mode, the rising edge (low to high) of the interrupt request and the high-level must be held until the first \(\overline{\mathrm{INTA}}\). For level triggered mode, the high-level must be held until the first \(\overline{\mathrm{INTA}}\). \\
\hline INTA & Interrupt acknowledge input & Input & When an interrupt acknowledge ( \(\overline{\mathrm{NTA}}\) ) from the CPU is received, the M5L8259AP releases a CALL instruction or vectored address onto the data bus. \\
\hline \(A_{0}\) & \(A_{0}\) address input & Input & This pin is normally connected to one of the address lines and acts in conjunction with the \(\overline{\mathrm{CS}}, \overline{\mathrm{WR}}\) and \(\overline{\mathrm{RD}}\) when writing commands or reading status registers. \\
\hline
\end{tabular}

\section*{OPERATION}

The M5L8259AP is interfaced with a standard system bus as shown in Fig. 1 and operates as an interrupt controller.


Table 1 M5L8259AP basic operation
\begin{tabular}{|c|c|c|c|c|c|l|}
\hline\(A_{0}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\overline{\mathrm{RD}}\) & \(\overline{\mathrm{WR}}\) & \(\overline{\mathrm{CS}}\) & \multicolumn{1}{|c|}{ Input operation (read) } \\
\hline 0 & & & 0 & 1 & 0 & \begin{tabular}{l} 
IRR, ISR or interrupting level \(\rightarrow\) data bus \\
1
\end{tabular} \\
& & 0 & 1 & 0 & \begin{tabular}{l} 
IMR \(\rightarrow\) Data bus
\end{tabular} \\
\hline & & & & & & \multicolumn{1}{|c|}{ Output operation (write) } \\
\hline 0 & 0 & 0 & 1 & 0 & 0 & Data bus \(\rightarrow\) OCW2 \\
0 & 0 & 1 & 1 & 0 & 0 & Data bus \(\rightarrow\) OCW3 \\
0 & 1 & X & 1 & 0 & 0 & Data bus \(\rightarrow\) ICW1 \\
1 & X & X & 1 & 0 & 0 & Data bus \(\rightarrow\) OCW1, ICW2, ICW3, ICW4
\end{tabular}

Fig. 1 The M5L8259AP interfaces to standard system bus.

\section*{Interrupt Sequence}
1. When the CPU is an M5L8080AP or M5L8085AP:
(1) When one or more of the interrupt request inputs are raised high, the corresponding IRR bit(s) for the high-level inputs will be set.
(2) Mask state and priority levels are considered and, if appropriate, the M5L8259AP sends an INT signal to the CPU.
(3) The acknowledgement of the CPU to the INT signal, the CPU issues an INTA pulse to the M5L8259AP.
(4) The ISR bit corresponding to the interrupt request input is set upon receiving an \(\overline{N T A}\) from the CPU, and the corresponding IRR bit is reset. A CALL instruction is released onto the data bus.
(5) A CALL is a 3-byte instruction, so additional INTA pulses are issued to the M5L8259AP from the CPU.
(6) These two \(\overline{\text { INTA }}\) pulses allow the M5L8259AP to release the program address onto the data bus. The low-order 8 -bit vectored address is released at the second INTA pulse and the high-order 8 -bit vectored address is released at the third INTA pulse.
(7) This completes the 3-byte CALL instruction and the interrupt routine will be serviced. The ISR bit is reset at the end of the third INTA pulse in the AEOI mode. In the other modes the ISR bit is not reset until an EOI command is issued.
2. When the CPU is an M5L8086S:
(1) When one or more of the interrupt request inputs are raised high, the corresponding IRR bit(s) for the high-level inputs will be set.
(2) Mask state and priority levels are considered and if appropriated, the M5L8259AP sends an INT signal to the CPU.
(3) As an acknowledgement to the INT signal, the CPU issues an INTA pulse to the M5L8259AP.
(4) The ISR bit corresponding to the interrupt request input is set upon receiving the first \(\overline{\text { INTA }}\) pulse from the CPU, and the corresponding IRR bit is reset. The M5L8259AP does not drive the data bus, and the data bus goes to high-impedance state.
(5) When the second INTA pulse is issued from the CPU an 8 -bit pointer is released onto the data bus.
(6) This completes the interrupt cycle and the interrupt routine will be serviced. The ISR bit is reset at the end of the second INTA pulse in the AEOI mode. In the other modes the ISR bit is not reset until an EOI command is issued from the CPU.
The interrupt request input must be held at high-level until the first INTA pulse is issued. If it is allowed to re-
turn to low-level before the first INTA pulse is issued, an interrupt request in \(\mathbf{I R}_{7}\) is executed. However, in this case the ISR bit is not set.

\section*{Interrupt sequence outputs}

\section*{1. When the CPU is a M5L8080AP or M5L8085AP:}

A CALL instruction is released onto the data bus when the first INTA pulse is issued. The low-order 8 bits of the vectored address are released when the second INTA pulse is issued, and the high-order 8 bits are released when the third INTA pulse is issued. The format of these three outputs is shown in Table 2.

Table 2 Formats of interrupt CALL instruction and vectored address
First \(\overline{\text { INTA }}\) pulse (CALL instruction)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \(\mathrm{D}_{7}\) & \(\mathrm{D}_{6}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{0}\) \\
\hline 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 \\
\hline
\end{tabular}

Second INTA pulse (low-order 8-bit of vectored address)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline If & \multicolumn{8}{|c|}{Interval = 4} \\
\hline & \(\mathrm{D}_{7}\) & \(\mathrm{D}_{6}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{0}\) \\
\hline \(\mathrm{IR}_{7}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & \(A_{5}\) & 1 & 1 & 1 & 0 & 0 \\
\hline \(\mathrm{IR}_{6}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & \(A_{5}\) & 1 & 1 & 0 & 0 & 0 \\
\hline \(\mathrm{IR}_{5}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & \(\mathrm{A}_{5}\) & 1 & 0 & 1 & 0 & 0 \\
\hline \(1 \mathrm{R}_{4}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & \(\mathrm{A}_{5}\) & 1 & 0 & 0 & 0 & 0 \\
\hline \(\mathrm{IR}_{3}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & \(A_{5}\) & 0 & 1 & 1 & 0 & 0 \\
\hline \(\mathrm{IR}_{2}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & \(\mathrm{A}_{5}\) & 0 & 1 & 0 & 0 & 0 \\
\hline \(\mathrm{IR}_{1}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & \(\mathrm{A}_{5}\) & 0 & 0 & 1 & 0 & 0 \\
\hline \(\mathrm{IR}_{0}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & \(\mathrm{A}_{5}\) & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline IR & \multicolumn{8}{|c|}{Interval \(=8\)} \\
\hline & \(\mathrm{D}_{7}\) & \(\mathrm{D}_{6}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{0}\) \\
\hline \(\mathrm{IR}_{7}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & 1 & 1 & 1 & 0 & 0 & 0 \\
\hline \(\mathrm{IR}_{6}\) & \(A_{7}\) & \(\mathrm{A}_{6}\) & 1 & 1 & 0 & 0 & 0 & 0 \\
\hline \(\mathrm{IR}_{5}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & 1 & 0 & 1 & 0 & 0 & 0 \\
\hline \(\mathrm{IR}_{4}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & 1 & 0 & 0 & 0 & 0 & 0 \\
\hline \(\mathrm{IR}_{3}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & 0 & 1 & 1 & 0 & 0 & 0 \\
\hline \(\mathrm{IR}_{2}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & 0 & 1 & 0 & 0 & 0 & 0 \\
\hline \(\mathrm{IR}_{1}\) & \(\mathrm{A}_{7}\) & \(\mathrm{A}_{6}\) & 0 & 0 & 1 & 0 & 0 & 0 \\
\hline \(\mathrm{IR}_{0}\) & \(A_{7}\) & \(\mathrm{A}_{6}\) & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}

Third INTA pulse (high-order 8 bits of vectored address)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \(\mathrm{D}_{7}\) & \(\mathrm{D}_{6}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{0}\) \\
\hline \(\mathrm{~A}_{15}\) & \(\mathrm{~A}_{14}\) & \(\mathrm{~A}_{13}\) & \(\mathrm{~A}_{12}\) & \(\mathrm{~A}_{11}\) & \(\mathrm{~A}_{10}\) & \(\mathrm{~A}_{9}\) & \(\mathrm{~A}_{8}\) \\
\hline
\end{tabular}
2. When the CPU is a M5L8086S:

The data bus goes to a high-impedance state when the first \(\overline{\text { INTA }}\) pulse is issued. Then the pointer \(T_{7} \sim T_{0}\) is released when the next \(\overline{\mathrm{INTA}}\) pulse is issued. The content of the pointer \(\mathrm{T}_{7} \sim \mathrm{~T}_{0}\) is shown in Table 3. The \(\mathrm{T}_{2} \sim \mathrm{~T}_{0}\) are a binary code corresponding to the interrupt request level, \(A_{10} \sim A_{5}\) are unused and ADI mode control is ignored.

Table 3 Contents of interrupt pointer
Second INTA pulse (8-bit pointer)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & \(\mathrm{D}_{7}\) & \(\mathrm{D}_{6}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{0}\) \\
\hline \(\mathrm{IR}_{7}\) & \(\mathrm{~T}_{7}\) & \(\mathrm{~T}_{6}\) & \(\mathrm{~T}_{5}\) & \(\mathrm{~T}_{4}\) & \(\mathrm{~T}_{3}\) & 1 & 1 & 1 \\
\hline \(\mathbf{I R}_{6}\) & \(\mathrm{~T}_{7}\) & \(\mathrm{~T}_{6}\) & \(\mathrm{~T}_{5}\) & \(\mathrm{~T}_{4}\) & \(\mathrm{~T}_{3}\) & 1 & 1 & 0 \\
\hline \(\mathbf{I R}_{5}\) & \(\mathrm{~T}_{7}\) & \(\mathrm{~T}_{6}\) & \(\mathrm{~T}_{5}\) & \(\mathrm{~T}_{4}\) & \(\mathrm{~T}_{3}\) & 1 & 0 & 1 \\
\hline \(\mathbf{I R}_{4}\) & \(\mathrm{~T}_{7}\) & \(\mathrm{~T}_{6}\) & \(\mathrm{~T}_{5}\) & \(\mathrm{~T}_{4}\) & \(\mathrm{~T}_{3}\) & 1 & 0 & 0 \\
\hline \(\mathbf{I R}_{3}\) & \(\mathrm{~T}_{7}\) & \(\mathrm{~T}_{6}\) & \(\mathrm{~T}_{5}\) & \(\mathrm{~T}_{4}\) & \(\mathrm{~T}_{3}\) & 0 & 1 & 1 \\
\hline \(\mathbf{I R}_{\mathbf{2}}\) & \(\mathrm{T}_{7}\) & \(\mathrm{~T}_{6}\) & \(\mathrm{~T}_{5}\) & \(\mathrm{~T}_{4}\) & \(\mathrm{~T}_{3}\) & 0 & 1 & 0 \\
\hline \(\mathbf{I R}_{1}\) & \(\mathrm{~T}_{7}\) & \(\mathrm{~T}_{6}\) & \(\mathrm{~T}_{5}\) & \(\mathrm{~T}_{4}\) & \(\mathrm{~T}_{3}\) & 0 & 0 & 1 \\
\hline \(\mathbf{I R}_{0}\) & \(\mathrm{~T}_{7}\) & \(\mathrm{~T}_{6}\) & \(\mathrm{~T}_{5}\) & \(\mathrm{~T}_{4}\) & \(\mathrm{~T}_{3}\) & 0 & 0 & 0 \\
\hline
\end{tabular}

Interrupt Request Register (IRR), In-service Register (ISR)
As interrupt requests are received at inputs \(I R_{7} \sim I R_{0}\), the corresponding bits of IRR are set and as an interrupt request is serviced the corresponding bit of ISR is set. The IRR is used to store all the interrupt levels which are requesting service, and the ISR is used to store all the interrupt levels which are being serviced. The status of these two registers can be read. These two registers are connected through the priority resolver.

An interrupt request received by \(I R_{n}\) is acknowledged on the leading edge when in the edge triggered mode or it is acknowledged on the level when in the level triggered mode. After that an INT signal is released and the interrupt request signal is latched in the corresponding IRR bit if the high-level is held until the first INTA pulse is issued. It is important to remember that the interrupt request signal must be held at high-level until the first \(\overline{\text { INTA }}\) pulse is issued.

The interrupt request latching in the IRR causes a signal to be sent to the priority resolver unless it is masked out. When the priority resolver receives the signals it selects the highest priority interrupt request latched in IRR. The ISR is set when the first INTA pulse is issued while the corresponding bit of IRR is reset and the other bits of IRR are unaffected.

The bit of ISR that was set is not reset during the interrupt routine, but is reset at the end of the routine by the EOI command (end of interrupt) or by the last INTA pulse in AEOI mode.

\section*{Priority Resolver}

The priority resolver examines all of the interrupt requests set in IRR to determine and selects the highest priority. The ISR bit corresponding to the selected (highest priority) request is set by the \(\overline{\mathrm{INTA}}\) pulse.

\section*{Interrupt Mask Register (IMR)}

The contents of the interrupt mask register are used to mask out (disable) interrupt requests of selected interrupt request pins. Each terminal is independently masked so that masking a high priority interrupt does not influence the lower or higher priority interrupts. Therefore the contents of IMR selectively enable reading.

\section*{Interrupt Request Output (INT)}

The interrupt request output connects directly to the interrupt input of the CPU. The output level is compatible with the input level required for the CPUs.
Interrupt Acknowledge Input (INTA)
The CALL instruction and vectored address are released onto the data bus by the INTA pulse.

\section*{Data Bus Buffer}

The data bus buffer is a 3 -state bidirectional data bus buffer that is used to interface with the system bus. Write commands to the M5L8259AP, CALL instructions, vectored addresses, status information, etc. are transferred through the data bus buffer.

\section*{Read/Write Control Logic}

The read/write control logic is used to control functions such as receiving commands from the CPU and supplying status information to the data bus.

\section*{Chip Select ( \(\overline{\mathrm{CS}}\) )}

The M5L8259AP is selected (enabled) when \(\overline{\mathrm{CS}}\) is at lowlevel, but during interrupt request input or interrupt processing it may be high-level.

\section*{Write Control Input ( \(\overline{W R}\) )}

When \(\overline{W R}\) goes to low-level the M5L8259AP can then write. Read Control Input ( \(\overline{\mathrm{RD}}\) )
When \(\overline{R D}\) goes low status information in the internal register of the M5L8259AP can be read through the data bus.
Address Input ( \(\mathrm{A}_{0}\) )
The address input is normally connected with one of the address lines and is used along with \(\overline{W R}\) and \(\overline{\mathrm{RD}}\) to control write commands and reading status information.

\section*{Cascade Buffer/Comparator}

The cascade buffer/comparator stores or compares identification codes. The three cascade lines are output when the M5L8259AP is a master or input when it is a slave. The identification code on the cascade lines select it as master or slave.

\section*{PROGRAMMABLE INTERRUPT CONTROLLER}

\section*{PROGRAMMING THE M5L8259AP}

The M5L8259AP is programmed through the Initialization Command Word (ICW) and the operational command word (OCW). The following explains the functions of these two commands.

\section*{Initialization Command Words (ICWs)}

The initialization command word is used for the initial setting of the M5L8259AP. There are 4 commands in this group and the following explains the details of these four commands.

\section*{ICW1}

The meaning of the bits of ICW1 is explained in Fig. 3 along with the functions. ICW1 contains vectored address bits \(A_{7} \sim A_{5}\), a flag indicating whether interrupt input is edge triggered or level triggered, CALL address interval, whether a single M5L8259AP or the cascade mode is used, and whether ICW4 is required or not.

Whenever a command is issued with \(A_{0}=0\) and \(D_{4}=1\), this is interpreted as ICW1 and the following will automatically occur.
(a) The interrupt mask register (IMR) is cleared.
(b) The interrupt request input \(I R_{7}\) is assigned the lowest priority.
(c) The identification code for slave mode is set to 7.
(d) The special mask mode is cleared and the status read is set to the interrupt request register (IRR).
(e) When IC4=0 all bits in ICW4 are set to zero.

ICW2
ICW2 contains vectored address bits \(A_{15} \sim A_{8}\) or interrupt type \(T_{7} \sim T_{3}\), and the format is shown in Fig. 3.

ICW3
When SNGL=1 it indicates that only a single M5L8259AP is used in the system, in which case ICW3 is not valid. When SNGL=0, ICW3 is valid and indicates cascade connections with other M5L8259AP devices. In the master mode, a " 1 " is set for each slave.

When the CPU is an M5L8080AP or M5L8085AP the CALL instruction is released from the master at the first INTA pulse and the vectored address is released onto the data bus from the slave at the second and third INTA pulses.

When the CPU is a M5L8086S the master and slave are in high-impedance at the same time and the pointer is released onto the data bus from the slave at the next INTA pulse.

The master mode is specified when \(\overline{\mathrm{SP}} / \overline{\mathrm{EM}}\) pin is highlevel or \(B U F=1\) and \(M / S=1\) in ICW4, and slave mode is specified when \(\overline{S P} / \overline{E M}\) pin is low-level or \(B U F=1\) and \(M / S=0\) in ICW4. In the slave mode, three bits \(I D_{2} \sim I D_{0}\) identify the slave. And then when the slave code released on the cascade lines from the master, matches the assigned ID code, the vectored address is released by it onto the data bus at the next INTA pulse.

\section*{ICW4}

Only when IC4=1 in ICW1 is ICW4 valid. Otherwise all bits are set to zero. When ICW4 is valid it specifies special fully nested mode, buffer mode master/slave, automatic EOI and microprocessor mode. The format of ICW4 is shown in Fig. 3.


Fig. 2 Initialization sequence


Fig. 3 Initialization command word format

M5L8259AP

\section*{Operation Command Words (OCWs)}

The operation command words are used to change the contents of IMR, the priority of interrupt request inputs and the special mask. After the ICW are programmed into the M5L8259AP, the device is ready to accept interrupt requests. There are three types of OCWs; explanation of each follows, and the format of OCWs is shown in Fig. 4.

\section*{OCW1}

The meaning of the bits of OCW1 are explained in Fig. 4
along with their functions. Each bit of IMR can be independently changed (set or reset) by OCW1.
OCW2
The OCW2 is used for issuing EOI commands to the M5L8259AP and for changing the priority of the interrupt request inputs.

\section*{OCW3}

The OCW3 is used for specifying special mask mode, poll mode and status register read.

\section*{OCW1}


OCW2


NON-SPECIFIC EOI
SPECIFIC EOI (RESETS ISR BITS \(\mathrm{L}_{2} \sim \mathrm{~L}_{0}\) )
ROTATE ON NON-SPECIFIC EOI
SETS AUTOMATIC ROTATION FLIP-FLOP
AUTOMATIC ROTATION
RESET AUTOMATIC ROTATION FLIP-FLOP
ROTATE ON SPECIFIC EOI (RESETS ISR BIT \(L_{2} \sim L_{0}\) )
SETS PRIORITY COMMAND (SET LOWEST PRIORITY BIT \(L_{2} \sim L_{0}\) ) \(\}\) SPECIFIC ROTATION
NO OPERATION

OCW3


Fig. 4 Operation command word format

\section*{PROGRAMMABLE INTERRUPT CONTROLLER}

\section*{FUNCTION OF COMMAND}

\section*{Interrupt masks}

The mask register contains a mask for each individual interrupt request. These interrupt masks can be changed by programming using OCW1.

\section*{Special mask mode}

When an interrupt request is acknowledged and the ISR bit corresponding to the interrupt request is not reset by EOI command (which means an interrupt service routine is executing) lower priority interrupt requests are ignored.

In special mask mode interrupt requests received at interrupt request inputs which are masked by OCW1 are disabled, but interrupts at all levels that are not masked are possible. This means that in the mask mode all level of interrupts are possible or individual inputs can be selectively programmed so all interrupts at the selected inputs are disabled. The masks are stored in IMR and special mask is set/reset by executing OCW3.

\section*{Buffered mode}

The buffered mode will structure the M5L8259AP to send an enable signal on \(\overline{S P} / \overline{E N}\) to enable the data bus buffer, when the data bus requires the data bus buffer or when cascading mode is used. In this mode, when data bus output of the M5L8259AP is enabled, the \(\overline{\mathrm{SP}} / \overline{\mathrm{EN}}\) output becomes active. This allows the M5L8259AP to be programmed whether it is a master or a slave by software. The buffered mode is set/reset by executing ICW4.

\section*{Fully nested mode}

The fully nested mode is the mode when no mode is specified and is the usual operational mode. In this mode, the priority of interrupt request terminals is fixed from the lowest \(I R_{7}\) to the highest \(I R_{0}\). When an interrupt request is acknowledged the CALL instruction and vectored address are released onto the data bus. At the same time the ISR bit corresponding to the accepted interrupt request is set. This ISR bit remains set until it is reset by the input of an EOI command or until the trailing edge of last INTA pulse in AEOI mode. While an interrupt service routine is being executed, interrupt requests of same or lower priority are disabled while the bit of ISR remains set. The priorities can be changed by OCW2.

\section*{Special fully nested mode}

The special fully nested mode will be used when cascading is used and this mode will be programmed to the master by ICW4. The special fully nested mode is the same as the fully nested mode with the following two exceptions.
1. When an interrupt from a certain slave is being serviced, this slave is not locked out from the master priority logic. Higher priority interrupts within the slave will be recognized by the master and the master will initiate an interrupt request to the CPU. In general in the
normal fully nested mode, a serviced slave is locked out from the master's priority, and so higher priority interrupts from the same slave are not serviced.
2. When an interrupt from a certain slave is being serviced the software must check ISR to determine if there are additional interrupts requests to be serviced. If the ISR bit is 0 the EOI command may be sent to the master too. But if it is not 0 the EOI command should not be sent to the master.

\section*{Poll mode}

The poll mode is useful when the internal enable flip-flop of the microprocessor is reset, and interrupt input is disabled. Service to the device is achieved by a programmer initiative using a poll command. In the poll mode the M5L8259AP at the next \(\overline{\mathrm{RD}}\) pulse puts 8 bits on the data bus which indicates whether there is an interrupt request and reads the priority level. The format of the information on the data bus is as shown below.


When \(\mathrm{I}=0\) (no interrupt request), \(\mathrm{W}_{2} \sim \mathrm{~W}_{0}\) is 111 . The poll is valid from \(\overline{W R}\) to \(\overline{R D}\) and interrupt is frozen. This mode can be used for processing common service routines for interrupts from more than one line and does not require any \(\overline{\text { INTA }}\) sequence. Poll command is issued by setting \(\mathrm{P}=1\) in OCW3.
End of interrupt (EOI) and specific EOI (SEOI)
An EOI command is required by the M5L8259AP to reset the ISR bit. So an EOI command must be issued to the M5L8259AP before returning from an interrupt service routine.

When AEOI is selected in ICW4, the ISR bit can be reset at the trailing edge of the last INTA pulse. When AEOI is not selected the ISR bit is reset by the EOI command issued to the M5L8259AP before returning from an interrupt service routine. When programmed in the cascade mode the EOI command must be issued to the master once and to corresponding slave once.

There are two forms of EOI command, specific EOI and non-specific EOI. When the M5L8259AP is used in the fully nested mode, the ISR bit being serviced is reset by the EOI command. When the non-specific EOI is issued the M5L8259AP will automatically reset the highest ISR bit of those that are set. Other ISR bits are reset by a specific EOI and the bit to be reset is specified in the EOI by the program. The SEOI is useful in modes other than free nested

\title{
MITSUBISHI LSIs \\ M5L8259AP
}

\section*{PROGRAMMABLE INTERRUPT CONTROLLER}
mode. When the M5L8259AP is in special mask mode ISR bits masked in IMR are not reset by EOI. EOI and SEOI are selected when OCW2 is executed.

\section*{Automatic EOI (AEOI)}

In the AEOI mode the M5L8259AP executes non-specific EOI command automatically at the trailing edge of the last INTA pulse. The AEOI mode is not required within a single M5L8259AP, but it is useful when a nested multilevel interrupt structure is expected. When AEOI=1 in ICW4, the M5L8259AP is put in AEOI mode continuously until reprogrammed in ICW4.

\section*{Automatic rotation}

The automatic rotation mode is used in applications where many interrupt requests of the same level are expected such as multichannel communication systems. In this mode when an interrupt request is serviced, that request is assigned the lowest priority so that if there are other interrupt requests they will have higher priorities. This means that the next request on the interrupt request being serviced must wait until the other interrupt requests are serviced (worst case is waiting for all 7 of the other controllers to be serviced). The priority and serving status are rotated as shown in Fig. 5.


Fig. 5 An example of priority rotation
Automatic rotation mode is selected when \(\mathrm{R}=1, \mathrm{EOI}=1\), \(\mathrm{SL}=0\) in OCW2. The internal priority status is changed by EOI or AEOI commands. The rotation priority A flip-flop is set by \(\mathrm{R}=1, \mathrm{EOI}=0\) and \(\mathrm{SL}=0\) which is useful when the M5L8259AP is used in the AEOI mode.

\section*{Specific rotation}

Specific rotation gives the user versatile capabilities in interrupt controlled operations. It serves in those applications in which a specific device's interrupt priority must be altered. As opposed to automatic rotation which automatically sets priorities, specific rotation is completely user controlled. That is, the user selects the interrupt level that is to receive lowest or highest priority. Priority changes can be executed during an EOI command.

\section*{Level triggered mode/Edge triggered mode}

Selection of level or edge triggered mode of the M5L8259AP is made by ICW1. When using edge triggered mode not only is a transition from low to high required, but the high-level must be held until the first \(\overline{\mathrm{NTA}}\). If the highlevel is not held until the first INTA, the interrupt request will be treated as if it were input on \(1 \mathrm{R}_{7}\), except that the ISR bit is not set. When level triggered mode is used the functions are the same as edge triggered mode except that the transition from low to high is not required to trigger the interrupt request.

In the level triggered mode and using AEOI mode together, if the high-level is held too long the interrupt will occur immediately. To avoid this situation interrupts should be kept disabled until the end of the service routine or until the IR input returns low. In the edge triggered mode this type of mistake is not possible because the interrupt request is edge triggered.

\section*{Reading the M5L8259AP internal status}

The contents of IRR and ISR can be read by the CPU with status read. When an OCW3 is issued to the M5L8259AP and an \(\overline{R D}\) pulse issúed the contents of IRR or ISR can be released onto the data bus. A special command is not required to read the contents of IMR. The contents of IMR can be released onto the data bus by issuing an \(\overline{R D}\) pulse when \(A_{0}=1\). There is no need to issue a read register command every time the IRR or ISR is to be read. Once a read register command is received by the M5L8259AP, it remains valid until it is changed. Remember that the programmer must issue a poll command every time to check whether there is an interrupt request and read the priority level. Polling overrides status read when \(P=1, R R=1\) in OCW3.

\section*{Cascading}

The M5L8259AP can be interconnected in a system of one master with up to eight slaves to handle up to 64 priority levels. A system of three units that can be used with the M5L8080AP or M5L8085AP is shown in Fig. 6.

The master can select a slave by outputting its identification code through the three cascade lines. The INT output of each slave is connected to the master interrupt request inputs. When an interrupt request of one of the slaves is to be serviced the master outputs the identification
code of the slave through the cascade lines, so the slave will release the vectored address on the next \(\overline{\text { INTA }}\) pulse.

The cascade lines of the master are nomally low, and will contain the slave identification code from the trailing edge of the first \(\overline{\text { INTA }}\) pulse to the leading edge of the last INTA pulse. The master and slave can be programmed to work in different modes. ICWs, and EOI commands must be issued twice: once for the master and once for the corresponding slave. Each \(\overline{\mathrm{CS}}\) of the M5L8259AP requires an address decoder.


Fig. 6 Cascading the M5L8259AP


MITSUBISHI LSIs
M5L8259AP

PROGRAMMABLE INTERRUPT CONTROLLER

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{C C}\) & Supply voltage & \multirow{3}{*}{With respect to Vss} & -0.5~7 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & -0.5-7 & V \\
\hline \(V_{0}\) & Output voltage & & -0.5~7 & \(\checkmark\) \\
\hline Pd & Power dissipation & & 1000 & mW \\
\hline Topr & Operating free-air temperature range & & 0~70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-65 \sim 150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=0 \sim-70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(\mathrm{V}_{\mathrm{cc}}\) & Supply voitage & 4.5 & 5 & 5.5 & \(V\) \\
\hline \(\mathrm{V}_{\text {SS }}\) & Supply voltage & & 0 & & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & 2 & & \(\mathrm{V}_{C C}+0.5\) & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Low-level input voltage & \(-0.5\) & & 0.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}, 5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\), unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-ievel output voltage & \(\mathrm{IOH}=-400 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline VOH (INT) & High-level output voltage, interrupt request output & \(\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\) & 3.5 & & & V \\
\hline VoL & Low-level output voltage & \(1 \mathrm{OL}=2.2 \mathrm{~mA}\) & & & 0.45 & V \\
\hline Icc & Supply current from \(V_{\text {cc }}\) & & & & 85 & mA \\
\hline 1 IH & High-level input current & \(\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}\) & \(-10\) & & 10 & \(\mu \mathrm{A}\) \\
\hline IIL & Low-level input current & \(\mathrm{V}_{1}=0 \mathrm{~V}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline loz & Off-state output current & \(V_{S S}=0, V_{1}=0.45 \sim 5.5 \mathrm{~V}\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline IIH(IR) & High-level input current, interrupt request inputs & \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}\) & & & 10 & \(\mu \mathrm{A}\) \\
\hline IIL(IR) & Low-level input current, interrupt request inputs & \(\mathrm{V}_{1}=0 \mathrm{~V}\) & \(-300\) & & & \(\mu \mathrm{A}\) \\
\hline Ci & Output capacitance & \(\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {SS }}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & 10 & pF \\
\hline \(\mathrm{Ci}^{\prime} \mathrm{O}\) & Input/output capacitance & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {SS }}, \mathrm{f}=1 \mathrm{MHz}, 25 \mathrm{mVrms}, \mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & 20 & pF \\
\hline
\end{tabular}

TIMING REQUIREMENTS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{OC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Aiternative symbo!} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(t_{w}(\mathrm{w})\) & Write pulse width & \(\mathrm{t}_{\text {WLWH }}\) & 290 & & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{A}-\mathrm{W})\) & Address setup time before write & \(\mathrm{t}_{\text {AHWL }}\) & 0 & & & ns \\
\hline \(t h(W-A)\) & Address hold time after write & \(t_{\text {WHAX }}\) & 0 & & & ns \\
\hline \(t_{\text {su }}(\mathrm{DQ}-\mathrm{W})\) & Data setup time before write & \(\mathrm{t}_{\text {DVWH }}\) & 240 & & & ns \\
\hline th ( \(W\) - DQ ) & Data hold time after write & \(\mathrm{t}_{\text {WHDX }}\) & 0 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{w}}(\mathrm{R})\) & Read pulse width & \(\mathrm{t}_{\text {RLRH }}\) & 235 & & & ns \\
\hline \(t_{\text {su }}(\mathbf{A}-R)\) & Address setup time before read & \(\mathrm{t}_{\text {AHRL }}\) & 0 & & & ns \\
\hline \(t_{\text {h ( }}(\mathrm{R}-\mathrm{A})\) & Address hold time after read & \(\mathrm{t}_{\text {RHAX }}\) & 0 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{w}}\) (IR) & Interrupt request input width, low-level time, edge triggered mode & \(\mathrm{t}_{\text {JLJH }}\) & 100 & & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (CAS-INTA) & Cascade setup time after INTA (slave) & \(\mathrm{t}_{\text {cVIAL }}\) & 55 & & & ns \\
\hline \(t_{\text {rec }}(\mathrm{W})\) & Write recovery time & \(t_{\text {WHRL }}\) & 190 & & & ns \\
\hline trec(R) & Read recovery time & \(\mathrm{t}_{\text {RHRL }}\) & 160 & & & ns \\
\hline
\end{tabular}

MITSUBISHI LSIs
M5L8259AP

PROGRAMMABLE INTERRUPT CONTROLLER

SWITCHING CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{oV}\), unless otherwise noied)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(t_{\text {PZV }}(\mathrm{R}-\mathrm{DQ})\) & Data output enable time after read & \(\mathrm{t}_{\text {RLDV }}\) & & & 200 & ns \\
\hline \(t \mathrm{PV}\) (R-DQ) & Data output disable time after read & \(\mathrm{t}_{\text {RHDZ }}\) & & & 100 & ns \\
\hline \(t_{P Z V}(A-D Q)\) & Data output enable time after address & \(t_{\text {aHDV }}\) & & & 200 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}\) (R-EN) & Propagation time from read to enable signal output & \(\mathrm{t}_{\text {RLEL }}\) & & & 125 & ns \\
\hline \(t_{\text {PLH }}(R-E N)\) & Propagation time from read to disable signal output & \(t_{\text {RHEH }}\) & & & 150 & ns \\
\hline \(t_{\text {PLH }}\) (IR-INT) & Propagation time from interrupt request input to interrupt request output & \(t_{\text {JHIH }}\) & & & 350 & ns \\
\hline \(\mathrm{t}_{\text {PLV (INTA-GAS) }}\) & Propagation time from \(\mathbb{N T A}\) to cascade output (master) & t IALCV & & & 565 & ns \\
\hline \(\mathrm{t}_{\mathrm{PZV} \text { (CAS-DQ) }}\) & Data output enable time after cascade output (slave) & t cvov & & & 300 & ns \\
\hline
\end{tabular}

Note 1: \(\overline{\operatorname{NTA}} \bar{A}\) signal is considered read signal
\(\overline{\mathrm{CS}}\) signal is considered address signal
Input pulse level \(0.45 \sim 2.4 \mathrm{~V}\)
Input pulse rise time \(\quad 20 \mathrm{~ns}\)
Input pulse fall time 20 ns
Reference level input \(V_{1 H}=2 \mathrm{~V}, V_{I L}=0.8 \mathrm{~V}\)
output \(\mathrm{V}_{\mathrm{OH}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}\)
Load capacitance \(\quad C_{L}=100 \mathrm{pF}\), where \(\overline{\mathrm{SP}} / \overline{\mathrm{EN}}\)
pin is 15 pF
TIMING DIAGRAM
Write Mode
\(\overline{\mathrm{CS}}, \mathrm{A}_{0}\)


\section*{Read Mode}


\section*{Interrupt Sequence}


Other Timing


Note 1 M5L8086S mode
M5L8080AP/M5L8085AP mode
3 M5L8086S mode is in high-impedance state, pointer is released during the next INTA.
When in single M5L8080AP/M5L8085AP mode, data is released by all INTAs. When master, CALL instruc tion is released during the first \(\overline{\text { NTA }}\), high impedance state during the second and third \(\overline{\mathrm{INTA}}\). When slave, high impedance state during the first INTA, vectored address is released during the second and third \(\overline{\mathrm{INTA}}\).

\section*{DESCRIPTION}

The M5L8279P-5 is a programmable keyboard and display interface device that is designed to be used in combination with an 8-bit microprocessor such as the Mitsubishi MELPS 8 CPUs. This device is fabricated with N -channel silicon-gate technology and is packed in a 40-pin DIL package. It needs only single 5 V power supply.

\section*{FEATURES}
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ Parameter } & M5L 8279P-5 \\
\hline Output enable time after read (max) & 200 ns \\
\hline Output enable time after address (max) & 250 ns \\
\hline Clock cycle time (min) & 320 ns \\
\hline
\end{tabular}
- Single 5V power supply
- Keyboard mode
- Sensor mode
- Strobed entry mode
- Internally provided key bounce protection circuit
- Programmable debounce time
- 2-key/N-key rollover
- 8-character keyboard FIFO
- Internally contained \(16 \times 8\)-bit display RAM
- Programmable right and left entry
- Interchangeable with Intel's 8279/8279-5 in pin configuration and electrical characteristics

\section*{APPLICATIONS}
- Microcomputer I/O device
- 64 contact key input device for such items as electronic cash registers
- Dual 8 - or single 16 -alphanumeric display


\section*{FUNCTION}

The total chip, consisting of a keyboard interface and a display interface, can be programmed by eight 8 -bit commands.

The keyboard portion is provided with a 64-bit key debounce buffer and an \(8 \times 8\)-bit FIFO. It operates in any one of the scanned keyboard mode, scanned sensor mode or strobed entry mode.

The display portion is provided with a \(16 \times 8\)-bit display RAM that can be organized into a dual \(16 \times 4\) configuration. Also, an 8 -digit display configuration is possible by means of programming.


PIN DISCRIPTON
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or output & Functions \\
\hline \(\mathrm{DO}_{0} \sim \mathrm{D}_{7}\) & Bidirectional data bus & In/out & All data and commands between the CPU and the chip are transferred through these lines. \\
\hline CLK & Clock input & In & Clock signal from the system which is used to generate internal timing. \\
\hline RESET & Reset input & In & Resets the chip when this signal is high. After the reset it assumes 8 -digit, left-entry, encode display, and 2-key rollover mode, and the prescale value of the clock becomes 31. The display RAM, however, is not cleared. \\
\hline \(\overline{\mathrm{CS}}\) & Chip select input & In & Chip select is enabled when this signal is low. \\
\hline \(A_{0}\) & Control/data select input & In & When this signal is high, it indicates that the signals in and out are either command (in) or status (out). When low, it indicates they are data (in/out). \\
\hline \(\overline{\mathrm{RD}}\) & Read strobe input & In & Functions to control data transfer to the data bus. \\
\hline WR & Write strobe input & In & Functions to control command/data transfer from the data bus. \\
\hline INT & Interrupt request output & Out & When there is any data in the FIFO during the keyboard mode or the strobed mode. this signal turns high-level so as to request interrupt to the CPU. It turns low each time data is read, but if any data remains in the FIFO it will turn high again and request interrupt to the CPU. \\
\hline \(S_{0} \sim S_{3}\) & Scan timing outputs & Out & These signals are used to scan the key switch, the sensor matrix, or the display digit. They can be either decoded or encoded, but it requres an external decoder in the encode mode. Signals \(\mathrm{S}_{0} \sim \mathrm{~S}_{3}\) are all turned to low-level when RESET is high. \\
\hline \(R_{0} \sim R_{7}\) & Return line inputs & In & These are the return lines which are connected with the scan lines through the keys or sensor switches. and are used for 8 -bit input in the strobed entry inode. They are provided with internal pullups to maintain them high until a switch closure pulls one low. They become active at low-level. \\
\hline SHIF T & Shift input & In & In the keyboard mode, the shift input becomes the second highest bit of the key input information and is stored in the FIFO. This input is ignored in the other modes. It is constantly kept at high-level by an internal pull resistor. \\
\hline CNTL & Control input & In & In the keyboard mode, the control input becomes the most significant bit of the key input information and is stored in the FIFO. The signal is active at high-level. In the strobed entry mode, it becomes the strobe signal and stores the return input data in the FIFO at the rising edge of the input. It affects nothing internal in the sensor mode. It is constantly kept at high-level by an internal pullup resistor. \\
\hline \[
\begin{aligned}
& O A_{0} \sim O A_{3} \\
& O B_{0} \sim O B_{3}
\end{aligned}
\] & Display (A) and (B) outputs & Out & These output ports can be used either as a dual 4-bit port or a single 8 -bit port depending on an application, and the contents of the display RAM are output synchronizing with the scan timing signals. These two 4 -bit ports may be blanked independently. Blanking may be activated with either high- or low-level signal by means of clear command. \\
\hline \(\overline{B D}\) & Blanking display output & Out & This signal is used in preventing overlapped display during digit switching. It also may be brought to low-level by display blanking command. \\
\hline
\end{tabular}

\section*{OPERATION}

Of the three operating modes, the keyboard mode is the most common, and allows programmed 2 -key lockout and N -key rollover. Encoded timing signals corresponding with key input are stored in the FIFO through the keydebounce logic, and the debouncing time of the key is also programmable. In the sensor mode, the contents of the \(8 \times 8\) key contacts are constantly stored in the FIFO/ sensor RAM, generating an interrupt signal to the CPU each time there is a change in the contents. In the strobed entry mode, the CNTL input signal is used as a strobe for storing the 8 return line inputs to the FIFO/sensor RAM.

The display portion is provided with a \(16 \times 8\)-bit display RAM that can be organized into a dual \(16 \times 4\)-bit configu-
ration. Also, an 8 -digit display configuration is possible by means of programming. Input to the register can be performed by either left or right entry modes. In the auto increment mode, read and write can be carried out after designating the starting address only.

Both the keyboard and display sections are scanned by common scan timing signals that are derived from the basic clock pulse. This frequency-dividing ratio is changeable by means of programming. There are decode and encode modes for the scanning mode; timing signals that are decoded from the lower 2 bits of the scan counter are output in the decode mode, while the 4-bit binary output from the scan counter is decoded externally in the encode mode.

\title{
MITSUBISHI LSIs \\ M5L 8279P-5
}

\section*{COMMAND DESCRIPTION}

There are eight commands provided for programming the operating modes of the M5L8279P. These commands are sent on the data bus with the signal \(\overline{\mathrm{CS}}\) in low-level and the signal \(A_{0}\) in high-level and are stored in the M5L 8279P at the rising edge of the signal \(\overline{W R}\).

\section*{1. Mode Set Command MSB LSB \\ Code: \begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & \(D\) & \(D\) & \(K\) & \(K\) & \(K\) \\
\hline
\end{tabular}}

DD (Display mode set command)
00 8-8-bit character display-left entry
01 16-8-bit character display-left entry \({ }^{1}\)
10 8-8-bit character display-right entry
11 16-8-bit character display-right entry
KKK (Keyboard mode set command)
000 Encoded display keyboard mode - 2-key lockout \({ }^{1}\)
001 Decoded display keyboard mode - 2-key lockout
010 Encoded display keyboard mode - N-key rollover
011 Decoded display keyboard mode - N-key rollover
100 Encoded display, sensor mode
101 Decoded display, sensor mode
110 Encoded display, strobed entry mode
111 Decoded display, strobed entry mode
Note 1 : Default after reset.

\section*{2. Program Clock Command}
\begin{tabular}{c}
\multicolumn{10}{c}{ MSB } \\
Code: \\
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & \(P\) & \(P\) & \(P\) & \(P\) & \(P\) \\
\hline
\end{tabular}
\end{tabular}

The external clock is divided by the prescaler value PPPPP designated by this command to obtain the basic internal frequency.

When the internal clock is set to 100 kHz , it will give a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The prescale value that can be specified by PPPPP is from 2 to 31. In case PPPPP is 00000 or 00001 , the prescale is set to 2 . Default after a reset pulse is 31 , but the prescale value is not cleared by the clear command.

\section*{3. Read FIFO Command}
\[

\]

This command is used to specify that the following data readout (CS \(\cdot \overline{\mathrm{A}_{0}} \cdot \mathrm{RD}\) ) is from the FIFO. As long as data is to be read from the FIFO, no additional commands are necessary.

AI and AAA are used only in the sensor mode. AAA designates the address of the FIFO to be read, and AI is the auto-increment flag. Turning AI to " 1 " makes the address automatically incremented after the second read operation. This auto-increment bit does not affect the auto-increment of the display RAM.

\section*{4. Read Display RAM Command}
\begin{tabular}{l}
\multicolumn{10}{c}{ MSB } \\
Code : \\
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 1 & 1 & \(A!\) & \(A\) & \(A\) & \(A\) & \(A\) \\
\hline
\end{tabular}
\end{tabular}

This command is used to specify that the following data readout (CS• \(\overline{\mathrm{A}}_{0} \cdot R D\) ) is from the display RAM. As long as data is to be read from the display RAM, no additional commands are necessary.

The data AAAA is the value with which the display RAM read/write counter is set, and it specifies the address of the display RAM to be read or written next.

AI is the auto-increment flag. Turning Al to " 1 " makes the address automatically incremented after the second read/write operation. This auto-increment bit does not affect the auto-increment of FIFO readout in the sensor mode.

\section*{5. Write Display RAM Command}


With this command, following display RAM read/write addressing is achieved without changing the data readout source (FIFO or display RAM). Meaning of AI and AAAA are identical with read display RAM command.
6. Display Write Inhibit/Blanking Command


The IW is a write inhibit bit to the display RAM that corresponds with the output A or B. Inhibit is activated by turning the IW " 1 ".

The BL is used in blanking the out A or B . Blanking is actiyated by turning the BL " 1 ". Setting both BL flags makes the signal \(\overline{\mathrm{BD}}\) low so that it can be used in 8 -bit display mode.

Resetting the flags makes all IW and BL turn " 0 ".

\section*{7. Clear command}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{MBS} & LSB \\
\hline Code : & 1 & 1 & 0 & CD & \(\mathrm{C}_{\mathrm{D}}\) & \(\mathrm{C}_{0}\) & \(\mathrm{C}_{F}\) & \(\mathrm{C}_{\text {A }}\) \\
\hline
\end{tabular}
\(C_{D}\) : Clears the display RAM.
\(C_{D} C_{D} C_{D}\)
\(0 \times \times\) No specific performance
\(10 \times\) Entire contents of the display RAM are turned " 0 ".
110 The contents of the display RAM are turned \(2 \mathrm{OH}\left(00100000=\mathrm{OA}_{3} \mathrm{OA}_{2} \mathrm{OA}_{1} \mathrm{OA}_{0}\right.\) \(\mathrm{OB}_{3} \mathrm{OB}_{2} \mathrm{OB}_{1} \mathrm{OB}_{0}\) ).
111 Entire contents of the display RAM are turned " 1 ".
\(\mathrm{C}_{\mathrm{F}}\) : Clears the status word and resets the interrupt signal (INT).
\(\mathrm{C}_{\mathrm{A}}\) : Clears the display RAM and the status word and resets the interrupt signal (INT).
Clearing condition of the display RAM is determined by the lower 2 bits of the \(C_{D}\).

Clearing the display RAM needs a whole display scan cycle and causes the display-unavailable status (DU) in the status word to be " 1 ". The display RAM is not accessible for the duration of a scan cycle (scan time for 16 digits), even if the display mode was in 8 -digit display mode or a decoded mode.

As both \(C_{F}\) and \(C_{A}\) function to reset the internal keydebounce counter, the key input under counting is ignored, and the internal FIFO counter is reset to make the interrupt signal low-level.
\(\mathrm{C}_{\mathrm{A}}\) resets the internal timing counter, forcing \(\mathrm{S}_{0} \sim \mathrm{~S}_{3}\) to start from \(\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=0000\) after the execution of the command.

\section*{8. End Interrupt/Error Mode Set Command}
\begin{tabular}{l}
\multicolumn{8}{c}{ MSB } \\
Code: \(\quad\)\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & \(E\) & \(X\) & \(X\) & \(x\) & \(x\) \\
\hline
\end{tabular}\(\quad x=\) Don't care
\end{tabular}

In the sensor matrix mode, an interrupt signal is generated at the beginning of the next key scan time to inhibit further writing to the FIFO when there is a change in the sensor switch, but execution of this command makes the interrupt signal released so as to allow writing to the FIFO.

When \(E\) is kept in " 0 ", depression of any sensor makes the second highest bit of the status word " 1 ". When \(E\) is kept in " 1 ", the status is kept " 0 " all the time.

When \(E\) is programmed to " 1 " in the N -key rollover mode, the execution of this command makes the chip operate in special error mode, during which time depression of more than two keys in a key scan time causes an error and sets the second highest bit of the status word " 1 ".

\section*{Status word}


NNN: Indicates the number of characters in the FIFO during the keyboard and strobed entry modes.
F: Indicates that the FIFO is filled up with 8 characters.
The number of characters existing in the FIFO ( \(0 \sim 8\) characters) can be known by means of the bits NNN and F (FNNN \(=0000 \sim\) FNNN \(=1000\) ).
U: Underrun error flag
This flag is set when a master CPU tries to read an empty FIFO.
O: Overrun error flag
This flag is set when another character is strobed into a full FIFO.
The bits \(U\) and \(O\) cannot be cleared by status read. They will be cleared by the clear command.
S/E: Sensor closure/multiple error flag
When " \(111 E X X X X\) " is executed by turning \(E=0\), the bit \(\mathrm{S} / \mathrm{E}\) in the status word is set when there is at least one sensor closure.
When " 111 EXXXX " is executed by turning \(\mathrm{E}=1\) (special error mode), the bit \(\mathrm{S} / \mathrm{E}\) is set when there are more than two key depressions made in a key scan time.
DU: Display unavailable
This flag is set during a whole display scan cycle when a clear display command is executed, and announces that the display RAM is not accessible.
Note: It is necessary to execute the clear command \(\left(C_{F}=1\right)\) to reset the underrun, overrun, ana special error flags.

\section*{CPU INTERFACE}

\section*{1. Command Write}

A command is written on the rising edge of the signal \(\overline{W R}\) with \(\overline{\mathrm{CS}}\) low and \(\mathrm{A}_{0}\) high.

\section*{2. Data Write}

Data is written to the display RAM on the rising edge of the signal \(\overline{W R}\) with \(\overline{\mathrm{CS}}\) and \(\mathrm{A}_{0}\) low.

The address of the display RAM is also incremented on the rising edge of the signal WR if Al is set for the display RAM.

\section*{3. Status Read}

The status word is read when \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{RD}}\) are low and \(\mathrm{A}_{0}\) is high. The status word appears on the data bus as long as the signal \(\overline{R D}\) is low.

\section*{4. Data Read}

Data is read from either the FIFO or the display RAM with \(\overline{C S}=\overline{R D}=0\) and \(A_{0}=1\). The source of the data (FIFO or display RAM) is decided by the latest command (read display or read FIFO). The data read appears on the data bus as long as the signal \(\overline{R D}\) is low.

The trailing edge of the signal \(\overline{\mathrm{RD}}\) increments the address of the FIFO or the display RAM when AI is set. After the reset, data will be read from the FIFO, however.
\begin{tabular}{|c|c|c|c|l|}
\hline\(\overline{\mathrm{CS}}\) & \(\mathrm{A}_{0}\) & \(\overline{\mathrm{RD}}\) & \(\overline{\mathrm{WR}}\) & Operation \\
\hline 0 & 1 & 1 & 0 & Command write \\
\hline 0 & 0 & 1 & 0 & Data write \\
\hline 0 & 1 & 0 & 1 & Status read \\
\hline 0 & 0 & 0 & 1 & Data read \\
\hline 1 & \(\times\) & \(\times\) & \(\times\) & No operation \\
\hline
\end{tabular}

\section*{KEYBOARD INTERFACE}

Keyboard interface is done by the scan timing signals \(\left(S_{0} \sim S_{3}\right)\), the return line inputs ( \(R_{0} \sim R_{7}\) ), the SHIFT and the CNTRL inputs.

In the decoded mode, the low order of two bits of the internal scan counter are decoded and come out on the timing pins ( \(\mathrm{S}_{0} \sim \mathrm{~S}_{3}\) ). In the encoded mode, the four binary bits of the scan counter are directly output on the timing pins, thus a 3 -to- 8 decoder must be employed to generate keyboard scan timing.

The return line inputs \(\left(R_{0} \sim R_{7}\right)\), the SHIFT and the CNTL inputs are pulled up high by internal pullup transistors until a switch closure pulis one low.

The internal key debounce logic works for a 64 -key matrix that is obtained by combining the return line inputs with the scan timing.

For the keyboard interface, M5L8279P-5 has four distinctive modes that allow various kinds of applications. In the following explanation, a "key scan cycle" is the time needed to scan a 64-key matrix, and a "key debounce cycle" needs a duration of two "key scan" cycles. (In the decoded mode 32 keys, unlike 64 keys in the encoded mode, can be employed for a maximum key matrix due to the limit of timing signals. However, both the key scan cycle and the key debounce cycle are the same as in the encoded mode.)

\section*{1. 2-Key Lockout (Scanned Keyboard mode)}

The detection of a new key closure resets the internal debounce counter and starts counting. At the end of a key debounce cycle, the key is checked and entered into the FIFO if it is still down. An entry in the FIFO sets the IRO output high. If any other keys are depressed in a key debounce cycle, the internal key debounce counter is reset each time it encounters a new key. Thus only a single-key depression within a key debounce duration is accepted, but all keys are ignored when more than two keys are depressed at the same time.

Example 1: Accepting two successive key depressions


Note \(2: \uparrow\) : Debounce counter reset
\(\}\) : Key input
Example 2: Overlapped depression of three keys


Note 3 : Only key 2 is acceptable.

\section*{2. N-Key Rollover (Scanned Keyboard Mode)}

Each key depression is treated independently from all others so as to allow overlapped key depression. Detection of a new key depression makes the internal key debounce counter reset and start to count in a same manner as in the case of 2-key rollover. But, in N-key rollover, other key closures are entirely ignored within a key debounce cycle so that depression of any other keys would not reset the key debounce counter. In this way, overlapped key depression is allowed so as to enable the following key input:


The scanned key input signal does not always reflect the actual key depressing action, as the key matrix is scanned by the timing signal.

With N-key rollover, there is a mode provided with which error is caused when there are more than two key inputs in a key scan cycle, which can be programmed by using the end interrupt/error mode set command. In this mode (special error mode), recognition of the above error sets the IRQ signal to " 1 "' and sets the bit \(S / E\) in the status word.

In case two key entries are made separately in more than a debounce cycle, there would be no problem, as key depression is clearly identified. And no problem exists for 2-key lockout, as the both keys are recognized invalid.

\section*{Example of error}


\section*{3. Sensor Matrix Mode}

The key debounce logic is disabled in this mode. As the image of the sensor switch is kept in the FIFO, any change in this status is reported to the CPU by means of the interrupt signal INT. Although a debounce circuit is not used in this mode, it has an advantage in that the CPU is able to know how long and when the sensor was depressed.

In the sensor matrix mode with the bit \(E=0\) of the end interrupt/error mode set command, the second most significant bit of the status word (S/E bit) is set to " 1 " when any sensor switch is depressed.

\section*{4. Strobe Mode}

The data is entered into the FIFO from the return lines \(\left(R_{0} \sim R_{7}\right)\) at the rising edge of a CNTL pulse. The INT goes high while any data exists in the FIFO, in the same manner as in the keyboard mode. The key debounce circuit will not operate.

Formats of data entered into the FIFO in each of the above modes are described in the following

\section*{Keyboard matrix}


\section*{Sensor matrix mode}
MSB LSB
\[
\begin{array}{|l|l|l|l|l|l|l|l|}
\hline R_{7} & R_{6} & R_{5} & R_{4} & R_{3} & R_{2} & R_{1} & R_{0} \\
\hline
\end{array}
\]

CNTL AND SHIFT INPUTS ARE IGNORED

\section*{Strobe mode}
\[
\begin{aligned}
& \text { MSB } \\
& \qquad \begin{array}{|l|l|l|l|l|l|l|l|}
\hline R_{7} & R_{6} & R_{5} & R_{4} & R_{3} & R_{2} & R_{1} & R_{0} \\
\hline
\end{array}
\end{aligned}
\]

CNTL AND SHIFT INPUTS ARE IGNORED

\section*{DISPLAY INTERFACE}

The display interface is done by eight display outputs \(\left(\mathrm{OA}_{0} \sim \mathrm{OA}_{3}, \mathrm{OB}_{0} \sim \mathrm{OB}_{3}\right)\), a blanking signal \((\overline{\mathrm{BD}})\), and scan timing outputs ( \(\mathrm{S}_{0} \sim \mathrm{~S}_{3}\) ).

The relation between the data bus and the display outputs is as shown below:
\begin{tabular}{cccccccc}
\(\mathrm{D}_{7}\) & \(\mathrm{D}_{6}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{0}\) \\
\(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) \\
\(\mathrm{OA}_{3}\) & \(\mathrm{OA}_{2}\) & \(\mathrm{OA}_{1}\) & \(\mathrm{OA}_{0}\) & \(\mathrm{OB}_{3}\) & \(\mathrm{OB}_{2}\) & \(\mathrm{OB}_{1}\) & \(\mathrm{OB}_{0}\)
\end{tabular}

Clearing the display RAM is achieved by the reset signal (9-pin) but requires the execution of the clear command.

The timing diagrams for both the encoded and decoded modes are shown below.

For the encoded mode, a 3 -to- 8 or 4 -to-16 decoder is required, according to whether eight or sixteen digit display used.
(1) Encoded mode

(2) Decoded mode


Note 4: Here \(\mathrm{P}_{\mathrm{w}}\) is \(640 \mu \mathrm{~s}\) if the internal clock frequency is set to 100 kHz .

Timing relations of \(S, \overline{B D}\), and display outputs \(\left(O A_{0} \sim\right.\) \(\mathrm{OA}_{3}, \mathrm{OB}_{0} \sim \mathrm{OB}_{3}\) ) are shown below:


Note 5 : Values of the output data shown in the slantd line areas are decided upon the clear command executed last to become the value of the display RAM after the reset. The values in the slanted areas after reset will go low. In the same manner, the values. \(\mathrm{OA}_{0} \sim O A_{3}\). \(\mathrm{OB}_{0} \sim \mathrm{OB}_{3}\) are dependent on the clear command executed last. When the both \(A\) and \(B\) are blanked, the signal \(\overline{B D}\) will be in low-level.

MITSUBISHI LSIs
M5L 8279P-5

PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

\section*{KEY ENTRY METHODS}

\section*{1. Left Entry}

Address O in the display RAM corresponds to the leftmost position ( \(\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=0000\) ) of a display and address 15 (or address 7 in 8 -character display) to the rightmost position ( \(\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=111\) or \(\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=111\) ). The 17th \((9 t h)\) character is entered back into the leftmost position.


\section*{2. Right Entry}

The first data is entered in the rightmost position \(\left(\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=0000\right.\) in 16-character display) of a display. From the next entry, the display is shifted left one character and the new data is placed in the rightmost position. A display position and a register address as viewed from the CPU change each each time and do not correspond.


Auto-increment mode


Execution of the command 10010101


ENTER NEXT AT LOCATION 5. AUTO-INCREMENT
3rd entry


\title{
MITSUBISHI LSIs \\ M5L 8279P-5
}

PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{C C}\) & Supply voltage & \multirow{3}{*}{With respect to \({ }^{\text {V }}\) SS} & -0.5~7 & V \\
\hline \(V_{1}\) & Input voltage & & \(-0.5 \sim 7\) & V \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & -0.5~7 & V \\
\hline Pd & Maximum power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1000 & mW \\
\hline Topr & Operating free-air temperature range & & 0~70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-60 \sim 150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(T_{a}=0 \sim 70^{\circ} \mathrm{C}\right.\). unless otherwise noted. \()\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{C C}\) & Supply voltage & 4.5 & 5 & 5.5 & V \\
\hline \(V_{\text {SS }}\) & Supply voitage & & 0 & & V \\
\hline \(V_{\text {IH }}(R L)\) & High-level input voltage, for return line inputs & 2.2 & & & \(V\) \\
\hline \(\mathrm{V}_{1 \mathrm{H}}\) & High-level input voltage, all others & 2 & & & V \\
\hline VIL (RL) & Low-level input voltage, for return line inputs & \(V_{S S}-0.5\) & & 1.4 & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage, all others & \(V_{S S}-0.5\) & & 0.8 & \(V\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T_{a}=0 \sim 70 \% \quad \mathrm{~V}_{\mathrm{cc}}=\right.\) (Note 6\() . \mathrm{V}_{s}=0 \mathrm{~V}\), unless otherwise noted) \()\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VOH & High-level output voltage & \(\mathrm{IOH}=-400 \mu \mathrm{~A}\) & 2.4 & & & \(V\) \\
\hline \(\mathrm{VOH}(\mathrm{INT})\) & Low-level output voltage, interrupt request output & \(1 \mathrm{OH}=-300 \mu \mathrm{~A}\) & 3.5 & & & \(V\) \\
\hline VOL & Low-level output voltage & \(\mathrm{I}_{\mathrm{OL}}=2.2 \mathrm{~mA}\) & & & 0.45 & V \\
\hline loc & Supply current from VCC & & & & 120 & mA \\
\hline & Input current, return line inputs, shift input and control & \(V_{1}=V_{C C}\) & & & 10 & \(\mu \mathrm{A}\) \\
\hline & input & \(\mathrm{V}_{1}=0 \mathrm{~V}\) & \(-100\) & & & \(\mu \mathrm{A}\) \\
\hline 1 & Input current, all others & \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}-0 \mathrm{~V}\) & \(-10\) & & 10 & \(\mu \mathrm{A}\) \\
\hline loz & Off-state output current & \(V_{1}=V_{C C}-0 V\) & -10 & & 10 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{Ci}_{\mathrm{i}}\) & Input capacitance & \(V_{1}=V_{C C}\) & 5 & & 10 & pF \\
\hline \(\mathrm{Co}_{0}\) & Output capacitance & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) & 10 & & 20 & pF \\
\hline
\end{tabular}

TIMING REQUIREMENTS \(\left(T_{a}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\right.\) (Note 6\(), \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\). unless otherwise noted.)
Read Cycle
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{C}(\mathrm{R})\) & Read cycle time & \(t_{\text {RCY }}\) & \multirow{4}{*}{(Note 6)} & 1000 & & & ns \\
\hline \(t_{W(R)}\) & Read pulse width & \(t_{\text {RR }}\) & & 250 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{su}}(\mathrm{A}-\mathrm{R})\) & Address setup time before RD & \(t_{\text {AR }}\) & & 0 & & & ns \\
\hline th( \(R-A\) ) & Address setup time after RD & \(t_{\text {RA }}\) & & 0 & & & ns \\
\hline
\end{tabular}

Write Cycle
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{w(w)}\) & Write pulse width & \(t_{\text {w }}\) & \multirow{5}{*}{(Note 6)} & 250 & & & ns \\
\hline \(t_{\text {su }}(A-W)\) & Address setup time before WR & \(t_{\text {aw }}\) & & 0 & & & ns \\
\hline \(\operatorname{th}(W-A)\) & Address hold time after WR & twa & & 0 & & & ns \\
\hline \(t_{\text {su }}(\mathrm{DQ}-\mathrm{W})\) & Data input setup time before WR & \(t_{\text {Dw }}\) & & 150 & & & ns \\
\hline th(w-DQ) & Data input hold time after WR & two & & 0 & & & ns \\
\hline
\end{tabular}

\section*{Other Timings}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{C(\phi)}\) & Clock cycle time & \(\mathrm{t}_{\mathrm{CY}}\) & \multirow{2}{*}{(Note 6)} & 320 & & & ns \\
\hline \(t_{W(\phi)}\) & Clock pulse width & \(\mathrm{t}_{\phi} \mathrm{W}\) & & 120 & & & ns \\
\hline
\end{tabular}

For an internal clock frequency of 100 kHz
- Key scan cycle time:
\(\sim 5.1 \mathrm{~ms}\)
- Single-key scan time:
\(\sim 10.3 \mathrm{~ms}\)
\(80 \mu \mathrm{~s}\)
- Display scan time:
\(\sim 10.3 \mathrm{~ms}\)
\begin{tabular}{lr} 
- Single digit display time: & \(490 \mu \mathrm{~s}\) \\
- Blanking time: & \(150 \mu \mathrm{~s}\) \\
- Internal clock cycle: & \(10 \mu \mathrm{~s}\)
\end{tabular}
- Internal clock cycle:
\(10 \mu \mathrm{~s}\)

Note 6 : Test conditions:
\[
\begin{aligned}
& \text { Input pulse level: } \\
& \text { Input pulse rise time: }
\end{aligned}
\]

Low-level input reference level: 0.8 V

SWITCHING CHARACTERISTICS \(\left(T_{a}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=(\right.\) Note 1\(), \mathrm{V}_{S S}=0 \mathrm{~V}\). unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[b]{2}{*}{Tesi conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{P Z V}(R-D Q)\) & Output enable time after read & \(t_{\text {RD }}\) & \multirow{3}{*}{(Note 7)} & & & 200 & ns \\
\hline \(t_{\text {PZV }}(A-D Q)\) & Output enable time after address & \({ }^{\text {A }}\) AD & & & & 250 & ns \\
\hline \(t_{P V Z}(R-D Q)\) & Output disable time after read & \(\mathrm{t}_{\mathrm{DF}}\) & & 10 & & 100 & ns \\
\hline
\end{tabular}

Note 7 : Test conditions
Input pulse level:
\(\begin{array}{lr}\text { Input pulse level: } & 0.45 \sim 2.4 \mathrm{~V} \\ \text { Input pulse rise time: } & 20 \mathrm{~ns}\end{array}\)
Low-level input reference voltage: \(\quad 0.8 \mathrm{~V}\)
Input pulse fall time: \(\quad 20 \mathrm{~ns}\)
High-level input reference voltage:

High-level output reference voltage: 2 V
Low-level output reference voltage: 0.8 V
\(\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}\)

TIMING DIAGRAM
Read Mode


Write Mode


Clock Input


\section*{APPLICATION EXAMPLE}


Note 8 When using an 8 -bit character display of more than 9 digits for the decoder display, it is necessary to provide a separate decoder (for example \(4 \rightarrow 10\) decoder, \(4 \rightarrow 16\) decoder) and key scan \(3 \rightarrow 8\) decoder. Only \(\mathrm{S}_{\mathbf{0}}, \mathrm{S}_{\mathbf{1}}\) and \(\mathrm{S}_{\mathbf{2}}\) may be used as inputs to the key scan \(3 \rightarrow 8\) decoder.
9: Don't drive the keyboard decoder with the MSB of the scan line

\section*{DESCRIPTION}

The M5W1791-02P is a floppy disk formatter/controller device which accommodates single and double density formats. The device is designed for use with microprocessors or microcomputers. The device is fabricated with the N channel silicon gate ED-MOS technology and is packaged in a 40-pin DIL package.

\section*{FEATURES}
- Single 5V power supply
- Accommodate single and double density formats IBM 3740 single density format IBM system 34 double density format
- Selectable sector length (128,256,512 or 1024 bytes/ sector)
- Side select compare
- Single/multiple sector read or write with automatic sector search
- Selectable track to track stepping time
- Write precompensation
- DMA or programmed data transfers
- Window extension
- Interchangeable with Western Digital's FD1791-02 in function except for \(V_{D D}\) power supply and pin configuration

\section*{APPLICATIONS}
- Single or double density floppy disk drive formatter/ controller
- 8-inch or mini floppy disk interface

\section*{FUNCTION}

The M5W1791-02P is a floppy disk formatter/controller that can be used with most microprocessor or microcom-

puter systems. The hardware of the M5W1791-02P consists of a floppy disk interface, a CPU interface and a PLA control logic. The total chip can be programmed by eleven 8 bit commands. The floppy disk interface portion performs the communication with the floppy disk drive under control of the PLA control logic. The CPU interface portion has five registers - command, dara, status, track and sector register - and communicates with the CPU through the data bus. These functions are also controlled by the PLA.


\section*{PIN DESCRIPTION}
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or output & Functions \\
\hline NU & Non-usable terminal & & NU (pin 1 ) is internally connected to the back gate bias generater, so it must remain open. \\
\hline NC & No internal connection & & NC (pin 40) is not internally connected. \\
\hline RESET & Reset input & Input & Reset input (Active low). The device is reset by this signal and automatically loads 0316 into the command register. The not-ready-status bit is also reset by this signal. When reset input is made to be high, the device executes restore command unless READY is active and the device loads 0116 to the sector register. \\
\hline \(\overline{W R}\) & Write control input & Input & Write signal from a master CPU (Active low). \\
\hline \(\overline{\mathrm{cs}}\) & Chip select input & Input & Chip select (Active low). \\
\hline \(\overline{\mathrm{RD}}\) & Read control input & Input & Read signal from a master CPU (Active low). \\
\hline \(A_{0}, A_{1}\) & Register select input & Input & Register select inputs. These inputs select the register under the control of the \(\overline{\mathrm{RD}}\) and \(\overline{W R}\). \\
\hline \(\overline{D_{0}} \sim \overline{D_{7}}\) & Bidirectional data bus & In/Out & Three-state, inverted bidirectional data bus. \\
\hline CLK & Clock input & Input & Clock input to generate internal timing, 2 MHz for 8 -inch drives, 1 MHz for mini drives. \\
\hline DTRQ & Data request output & Output & DTRQ is an open drain output, so pull up to \(V_{C C}\) by the 10 k resistor. In the disk read mode, DTRO indicates that data is assembled in the data register. In the disk write mode, it indicates that the data register is empty. DTRQ is reset by the read data or write data operation. \\
\hline INTRQ & Interrupt request output & Output & INTRQ is also a open drain output, so pull up to \(V_{\text {CC }}\) by the 10 k resistor. INTRO becomes active at the completion of any command and is reset when the CPU reads the status or writes the command. \\
\hline STEP & Step output & Output & Step pulse output (Active high). \\
\hline DIRC & Direction output & Output & Direction output. High level means the head is stepping in and low level means the head is stepping out. \\
\hline EARLY & Early output & Output & This signal is used for write precompensation. It indicates that the write data pulse should be shifted early. \\
\hline LATE & Late output & Output & This signal is also used for write precompensation. It indicates that the write data pulse should be shifted late. \\
\hline \(\overline{T E S T}\) & Test input & Input & This input is only used for test purposes, so user must tie it to \(V_{\text {CC }}\) or leave it open unless using voice coil actuated motors. \\
\hline HDLT & Head load timing input & input & When the device finds high level on this input, the device assumes that the head is engaged on the media. Active high. \\
\hline RG & Read gate output & Output & This signal shows the external data separator that the synchfield is detected. \\
\hline
\end{tabular}

\section*{MITSUBISH}
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or output & Functions \\
\hline RCLK & Read clock input & Input & This sigrial is internally used for the data window. Phasing relation to raw read data is specified but polarity (RCLK high or low) is not important. \\
\hline \[
\frac{\overline{R A W}}{\overline{R E A D}}
\] & Raw read input & Input & This input signal from the drive shall be low for each recorded flux transition. \\
\hline HDLD & Head load output & Output & This output signal controls the loading of the head of the drive. The head must be loaded on the media by this high-level output. \\
\hline TG43 & TG 43 output & Output & This output is valid only during disk read/write operation and it shows the position of the head. High level on this output indicates that the head is positioned between track 44 to 76 \\
\hline WG & Write gate output & Output & This signal becomes active before disk write operations are to occur. \\
\hline WD & Write data output & Output & This signal consists of data bits and clock bits. It becomes active for every flux transition. Active high. \\
\hline READY & Ready input & Input & This signal shows the device the drive is ready. In the disk read/write operation except for TYPE 1 command operation, lowlevel input terminates current operation and the device generates the INTRQ. In the TYPE 1 command operation, this signal is neglected. Not ready bit in the status register is the inverted form of this input. \\
\hline \(\overline{W F} / \overline{\text { VFOE }}\) & Write fault input/ VFO enable output & In/Out & This is a bidirectional signal. It becomes write fault input when WG is active. In the disk write operation, low level signal on this input terminates the write operation and makes INTRQ active. This signal also appears in the status register as the write fault bit. When WG is inactive, this signal works as VFO enable output. VFOE output is also an open drain type, so pull it up to \(V_{C C}\) and never input active write fault signal while WG is inactive. \\
\hline \(\overline{\text { TR00 }}\) & Track 00 input & Input & This signal indicates that the head is located on the track 00 to the device. Active low. \\
\hline \(\overline{\mathrm{IP}}\) & Index pulse input & Input & This input indicates to the device that an index hole of the diskette has been encountered. \\
\hline \(\overline{\text { WPRT }}\) & Write protect input & Input & Low level signal on this input informs the device that the drive is in the write protected state. Before disk write operations, this signal is sampled and an active low signal will terminate the current command and set INTRQ. The write protect status bit in the status register is also set. \\
\hline \(\overline{\text { DDEN }}\) & Double density mode select input & Input & This input determines the device operation mode. When DDEN \(=0\), double density mode is selected. When \(D D E N=1\), single density mode is selected. \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{C C}\) & Supply voltage & \multirow{3}{*}{With respect to \(\mathrm{V}_{\text {SS }}\)} & -0.5~7 & \(\checkmark\) \\
\hline V ! & Input voltage & & -0.5-7 & \(\checkmark\) \\
\hline \(V_{0}\) & Output voltage & & -0.5-7 & \(\checkmark\) \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 1000 & mW \\
\hline Topr & Operating free-air temperature range & & 0~70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & -65-150 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\), unles otherwis noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Paramter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{\text {cc }}\) & Supply voltage & 4.75 & 5 & 5.25 & \(\checkmark\) \\
\hline \(V_{\text {SS }}\) & Supply voltage & & 0 & & \(\checkmark\) \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & 2 & & & \(\checkmark\) \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & & & 0.8 & \(\checkmark\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\), unless onemise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test condition} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-level output voltage & \(\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\) & 2.4 & & & \(V\) \\
\hline VOL & Low-level output voltage & \(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\) & & & 0.45 & \(\checkmark\) \\
\hline l CC & Supply current & & & & 100 & mA \\
\hline 11 & Input current, other inputs & \(V_{1}=V_{C C} \sim 0 V\) & \(-10\) & & 10 & \(\mu \mathrm{A}\) \\
\hline Ioz & Off-state output current & \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}-0 \mathrm{~V}\) & \(-10\) & & 10 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

TIMING REQUIREMENTS ( \(\mathrm{Ta}=0-70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\), unless orthewise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ. & Max & \\
\hline \begin{tabular}{l}
tsu (A-R) \\
tsu (CS-R)
\end{tabular} & Address setup time before read and chip select & TSET & & 50 & & & ns \\
\hline \[
\begin{aligned}
& \operatorname{th}(R-A) \\
& \operatorname{th}(R-C S)
\end{aligned}
\] & Address hold time after read and chip select & THLD & & 10 & & & ns \\
\hline \(t w(R)\) & Read pulse width & TRE & \(C_{L}=50 \mathrm{pf}\) & 400 & & & ns \\
\hline \begin{tabular}{l}
tsu (A-W) \\
tsu (cs-w)
\end{tabular} & Address setup time before write and chip select & TSET & & 50 & & & ns \\
\hline \[
\begin{array}{ll}
\text { th } & (W-A) \\
\text { th } & (W-C S)
\end{array}
\] & Address hold time after write and chip select & THLD & & 10 & & & ns \\
\hline tw (w) & Write pulse width & TWE & & 350 & & & ns \\
\hline tsu ( DQ -W) & Data setup time before write & TDS & & 250 & & & ns \\
\hline th ( \(\mathrm{W}-\mathrm{DQ}\) ) & Data hold time after write & TDH & & 70 & & & ns \\
\hline tw (RR) & Raw read pulse width & Tpw & (Note 1, 2) & 100 & 200 & & ns \\
\hline tc (RR) & Raw read cycle time & tbc & (Note 3) & & 1500 & 1800 & ns \\
\hline tw (RCLK) & Read clock high-level width & Ta & . Note 4, 5) & 800 & & & ns \\
\hline tw (RCLK) & Read clock low-level width & Tb & (Note 4, 5) & 800 & & & ns \\
\hline tc (RCLK) & Read clock cycle time & Tc & & & 1500 & 1800 & ns \\
\hline th (RCLK-RR) & Read clock hold time before raw read & \(\mathrm{T}_{\mathrm{X} 1}\) & & 40 & & & ns \\
\hline th (RR-RC LK) & Read clock hold time after raw read & T \(\mathrm{x}_{2}\) & (Note 1) & 40 & & & ns \\
\hline \multirow[b]{2}{*}{tw (WD)} & \multirow[b]{2}{*}{Write data pulse width} & \multirow[b]{2}{*}{Twp} & FM & 450 & 500 & 550 & ns \\
\hline & & & MFM & 150 & 200 & 250 & ns \\
\hline tc (WD) & Write data cycle time & Tbc & & & 2,3,4 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{w}}(\phi)\) & Clock high-level pulse width & TCD \({ }_{1}\) & & 230 & 250 & 20000 & ns \\
\hline \(\mathrm{tw}_{( }(\phi)\) & Clock low-level pulse width & TCD 2 & & 200 & 250 & 20000 & ns \\
\hline tw (RESET) & Reset pulse width & TMR & & 50 & & & \(\mu \mathrm{s}\) \\
\hline tw (IP) & Index puise width & TIP & (Note 5) & 10 & & & \(\mu \mathrm{s}\) \\
\hline tw (WF) & Write fault pulse width & TWF & (Note 5) & 10 & & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\), unless otherwise noted )
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbo!} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow[t]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \multirow[b]{2}{*}{tpLH (WG-wD)} & \multirow{2}{*}{Propagation time from write gate to write data} & \multirow{2}{*}{Twg} & FM & & 2 & & \(\mu \mathrm{s}\) \\
\hline & & & MFM & & 1 & & \(\mu \mathrm{s}\) \\
\hline \[
\begin{aligned}
& \text { tpLH (E-WD) } \\
& \text { tPLH(L-WD) }
\end{aligned}
\] & Propagation time from early or late to write data & Ts & MFM & 125 & & & ns \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PHL}}(\mathrm{WD}-E) \\
& \mathrm{t}_{\mathrm{PHL}}(\mathrm{WD}-\mathrm{L})
\end{aligned}
\] & Propagation time from write data to early or late & Th & MFM & 125 & & & ns \\
\hline \multirow{2}{*}{\(t_{\text {PHL }}\) (WD-WG)} & \multirow{2}{*}{Propagation time from write data to write gate} & \multirow{2}{*}{Twf} & FM & & 2 & & \(\mu \mathrm{s}\) \\
\hline & & & MFM & & 1 & & \(\mu \mathrm{s}\) \\
\hline \(\mathrm{t}_{\mathrm{PZV} \text { (R-DQ) }}\) & Output enable time after read & TDACC & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) & & & 350 & ns \\
\hline \(\mathrm{t}_{\mathrm{PVZ}}(\mathrm{R}-\mathrm{DQ})\) & Output disable time after read & TDOH & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) & 50 & & 150 & ns \\
\hline \(\mathrm{t}_{\mathrm{PHL}}\) (R-DRQ) & Propagation time from read to DRQ & TDRR (RD) & & & 400 & 500 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}(\mathrm{R}-\) INTRQ \()\) & Propagation time from read to INTRO & TIRR (RD) & (Note 5) & & 500 & 3000 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}(\mathrm{W}\)-DRQ \()\) & Propagation time from write to DRO & TDRR (WR) & & & 400 & 500 & ns \\
\hline \(\mathrm{t}_{\text {PHL }}\) (W-INTRQ) & Propagation time from write to INTRQ & TIRR (WR) & (Note 5) & & 500 & 3000 & ns \\
\hline \(t_{w}\) (STP) & Step pulse width & TSTP & (Note 5) & 2 or 4 & & & \(\mu \mathrm{s}\) \\
\hline \(t_{\text {PLH(DIR-STP) }}\) & Propagation time from direction to step & TDIR & (Note 5) & 12 & & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Note 1: The pulse of \(\overline{\text { RAW }} \overline{\text { READ }}\) may be any width if pulse is entirely within RCLK When the pulse occurs in the RCLK window. \(\overline{\text { RAW }} \overline{\text { READ }}\) pulse width must be less than 300 ns for MFM mode and 600 ns for FM mode at CLK \(=2 \mathrm{MHz}\). Times double for 1 MHz .
2: 100 ns pulse width is recommended for the \(\overline{\text { RAW }} \overline{\text { READ }}\) pulse in 8 MFM mode.
3: \(\overline{\text { RAW READ }}\) cycle time \(T_{\text {C(RR) }}\) and WD cycle'time \(T_{\text {CWD) }}\) is normally \(2 \mu \mathrm{~S}\) in MFM and \(4 \mu \mathrm{~s}\) in FM . Times double when CLK \(=1 \mathrm{MHz}\).
4: The polarity of RCLK during Raw \(\overline{\text { READ }}\) is not important.
5 : When \(\overline{\mathrm{VFOE}}=1\), RCLK must be low level.
6: Times double when \(C L K=1 \mathrm{MHz}\).


\section*{Write Data}


Write


Note 7: t SERVICE (RD) maximum value; FM: \(27.5 \mu \mathrm{~s}, \mathrm{MFM}: 13.5 \mu \mathrm{~s}\) 8: t SERVICE (WR) maximum value; FM: \(28 \mu \mathrm{~s}\), MFM: \(14 \mu \mathrm{~s}\)

\section*{DESCRIPTION}

The M5L8086S is a 16 -bit parallel microprocessor fabricated using high-speed N -channel silicon-gate ED-MOS techology. It requires a single 5 V power supply and has a maximum basic clock rate of 5 MHz .

The M5L8086S is upward compatible, both in hardware and software, with the M5L8080AP, S and M5L8085AP, S therefore it can replace either of these devices. It has higher performance because of additional and more powerful operation and addressing functions and instructions.

\section*{FEATURES}
- Direct addressing: 1 M byte
- Instruction set upward compatible with that of M5L8080AP, S
- Enlarged powerful addressing: 24 modes
- On chip 16-bit registers: 14 registers
- Arithmetic operations include multiplication and division, signed or unsigned and 8 -bit or 16 -bit operands.
- Basic clock rate:

5 MHz (max.)
- Multi-CPU functions
- Single 5V power supply
- Interchangeable with the Intel 8086 in pin configuration and electrical characteristics

\section*{APPLICATIONS}

Central processing unit for 16 -bit microcomputer and control units


\section*{FUNCTIONS}

The M5L8086S has a minimum and maximum mode, which allows the composition to be selected to match the scale of the system in which it is used. The internal function consists of execution unit (EU) and bus interface unit (BIU). The BIU controls the 6-byte instruction queue, while generating addresses, and decodes instructions to be executed by the EU. Each unit operates asynchronously and can

access the instruction queue.
The pipeline architecture increased the throughput of the system. The ability to select 8 -bit bytes or 16 -bit words by using terminals \(\mathrm{A}_{0}\) and \(\overline{\mathrm{BHE}}\), allows more efficient use of memory. This along with a large direct addressable memory (up to 1 M bytes) makes it practical to process large complicated programs. Two kinds of external interrupt in-
put are provided. The INTR is a maskable interrupt input for the normal interrupt applications, while the NMI is a nonmaskable interrupt for the use of a higher priority interrupt such as power down. In addition to external interrupts, internal interrupts can be initiated by software with the overflow and so on.

\section*{PIN DESCRIPTIONS}

\section*{Pins which have the same functions in minimum or maximum mode}
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or Output & Functional description \\
\hline \(A D_{0} \sim A D_{15}\) & Address and data bas & Input/output & \(A D_{0} \sim A D_{15}\) is used as both an address bus \(\left(A_{0} \sim A_{15}\right)\) and a data bus \(\left(D_{0} \sim D_{15}\right)\). Though time sharing it outputs addresses during \(T_{1}\) state and outputs data during \(T_{2}, T_{3}, T_{w}, T_{4}\) states. \\
\hline \[
\begin{gathered}
A_{19} / S_{6} \\
\vdots \\
A_{16} / S_{3}
\end{gathered}
\] & Address and status & Output & \begin{tabular}{l}
The high-order 4 bits ( \(A_{16} \sim A_{19}\) ) and status \(\left(S_{3} \sim S_{6}\right)\) are output using time sharing techniques. The address bits are output during \(T_{1}\) state and data are output during \(T_{2}, T_{3}, T_{w}, T_{4}\) states. The status bits \(S_{3}\) and \(S_{4}\) determine which segment register is used in the bus cycle as follows: \\
while \(S_{5}\) shows the interrupt enable flag and starts the beginning of a clock cycle. Status bit \(S_{6}\) is aways 0 . .
\end{tabular} \\
\hline \(\overline{\mathrm{BHE}} / \mathrm{S}_{7}\) & Bus high enable and status & Output & \begin{tabular}{l}
Bus high enable ( \(\overline{\mathrm{BHE}}\) ) and status are output using time sharing techniques. Bus high enable is output during \(\mathrm{T}_{1}\) state and status is output during \(T_{2}, T_{3}, T_{w}, T_{4}\) states. \(\overline{B H E}\) along with \(A_{0}\) is used to select byte or word unit processing. The selection is as shown below. \\
This pin goes to low-level during the first clock cycle of an interrupt acknowledge cycle. \(\mathrm{S}_{7}\) is a spare status bit.
\end{tabular} \\
\hline \(\overline{\mathrm{RD}}\) & Read control & Output & An active "L" signal indicates read timing from memory or an I/O port. \\
\hline READY & Ready & Input & Signal indicating data transfer to or from memory and I/O device. When the READY signal is at low level the CPU waits for the signal to go high level. When the signal is at high level the CPU ends the read or write. \\
\hline INTR & Maskable interrupt request & Input & This signal is sampled at the final clock cycle of each instruction for its level. Enable can be masked by software to inhibit interrupts. An interrupt vector of 256 types can be made using an M5L8259A. \\
\hline TEST & Test & Input & The CPU samples this pin while in the wait state. As the result of executing a WAIT instruction this pin is at high level. If the pin is still at high level when sampled the CPU continues to idle until it goes to low level and when that happens the CPU will resume operation. \\
\hline NMI & Non-maskable interrupt request & Input & This signal is sampled during the final clock cycle of an instruction execution cycle. It is used for urgent interrupts such as power down. A type 2 interrupt is generated by this signal. \\
\hline RESET & Reset & Input & This signal is used to initialized the CPU. When used it must be maintained at high level for 4 clock cycles to be effective. \\
\hline CLK & Clock & Input & This signal is used for internal clocking. It is normally attached to the clock output of a M5L8284P or similar device. \\
\hline
\end{tabular}

Pin Description During Minimum Mode
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or output & Functional description \\
\hline \(\mathrm{M} / \overline{10}\) & Data direction control & Output & This pin indicates whether the CPU is accessing memory or an I/O device at the time. \\
\hline \(\overline{W R}\) & Write control & Output & This signal is used for timing when writing data to external memory or I/O device. \\
\hline \(\overline{\text { INTA }}\) & Interrupt acknowledge & Output & This pin is used as the read strobe for the interrupt vector on the data bus during the interrupt acknowledge cycle. \\
\hline ALE & Address latch enable & Output & This signal is the output strobe from the CPIJ for write address. This is output using time sharing techniques to an external latch. \\
\hline DT/ \(/ \bar{R}\) & Data transfer control & Output & This signal indicates the direction of data transfer between the data bus buffer and an external device. \\
\hline \(\overline{\text { DEN }}\) & Data enable & Output & This signal enables the external data bus buffer. \\
\hline HOLD & Hold request & Input & When a hold request is received by the CPU it will enter the hold state and surrender control of the data bus at the end of the current instruction execution cycle. \\
\hline HLDA & Hold acknowledge & Output & This signal shows that the CPU bus accepted a hold request from a peripheral device and that control of the data bus has been surrendered to the peripheral device. \\
\hline
\end{tabular}

Pin Description During Maximum Mode
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or Output & Function description \\
\hline \(\overline{S_{0}} \overline{S_{2}}, \overline{S_{1}}\), & Status & Output & \begin{tabular}{cccl}
\(\overline{S_{2}}\) & \(\overline{S_{1}}\) & \(\overline{S_{0}}\) & \\
0 & 0 & 0 & Interrupt acknowledge \\
0 & 0 & 1 & Read I/O port \\
0 & 1 & 0 & Write I/O port \\
0 & 1 & 1 & Hold \\
1 & 0 & 0 & Instruction fetch \\
1 & 0 & 1 & Read memory \\
1 & 1 & 0 & Write memory \\
1 & 1 & 1 & Passive cycle
\end{tabular} \\
\hline \[
\frac{\overline{\mathrm{RQ}}}{\overline{\mathrm{RQ}} / \overline{\mathrm{GT}}_{0}} / \overline{\mathrm{GT}}_{1}
\] & Request/Grant & Input/output & This pin is used by other local bus masters to input a hold request to the CPU and then used to output acknowiledge. \(\overline{\mathrm{RQ}} / \overline{\mathrm{GT}}_{0}\) has higher priority than \(\overline{\mathrm{RQ}} / \mathrm{GT}_{1}\). \\
\hline \(\overline{\text { LOCK }}\) & Lock request & Output & This signal forbids the use of the system bus by any other system bus masters when the CPU is using the system bus. \\
\hline \(\mathrm{QS}_{1}, \mathrm{QS}_{0}\) & Queue status & Output & The status signal is used for indicating queue operations. \\
\hline
\end{tabular}

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{C C}\) & Supply voitage & \multirow[b]{2}{*}{With respect to GND} & -1.0~7 & V \\
\hline \(V_{1}\) & Input voltage & & \(-1.0 \sim 7\) & V \\
\hline Pd & Maximum power dissipation & Ta \(=25^{\circ} \mathrm{C}\) & 2.5 & W \\
\hline Topr & Operating free-air ambient temperature range & & 0~70 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-65 \sim 150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|l|l|r|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multirow{2}{*}{ Parameter } & \multicolumn{3}{|c|}{ Limits } & \multirow{2}{*}{ Unit } \\
\cline { 3 - 5 } & & Min & Nom & Max & \\
\hline\(V_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5 & 5.5 & V \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 2.0 & & \(\mathrm{~V}_{\mathrm{CC}}+0.5\) & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & -0.5 & & 0.8 & V \\
\hline \(\mathrm{~V}_{\mathrm{IH}(\phi)}\) & High-level clock input voltage & 3.9 & & \(\mathrm{~V}_{\mathrm{CC}}+1.0\) & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}(\phi)}\) & Low-level clock input voltage & -0.5 & & 0.6 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\text {OL }}\) & Low-level output voltage & \(1 \mathrm{OL}=2 \mathrm{~mA}\) & & & 0.45 & V \\
\hline V OH & High-level output voltage & \(\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline 1 co & Supply current & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & & & 340 & mA \\
\hline 1 l I & Input leak current & \(0 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{CC}}\) & & & +10 & \(\mu \mathrm{A}\) \\
\hline ILo & Output leak current & \(0.45 \leqq V_{0} \leqq V_{\text {CC }}\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline Ci & Input capacitance & \(\mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}\) & & & 10 & pF \\
\hline \(\mathrm{C}_{0}\) & Output capacitance & \(\mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}\) & & & 20 & pF \\
\hline
\end{tabular}

TIMING REQUIREMENTS
DURING MINIMUM MODE ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternative symbol} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(\mathrm{t}_{\mathrm{c}(\phi)}\) & Clock cycle time & TCLCL & & 200 & & 500 & ns \\
\hline \(\mathrm{t}_{\mathrm{W}(\phi \mathrm{L})}\) & Clock input low-level pulse width & TCLCH & & \({ }_{\frac{2}{3}} \mathrm{t}_{0}{ }_{(\phi)}{ }^{-15}\) & & & ns \\
\hline \(\mathrm{tw}_{\mathrm{W}}(\phi \mathrm{H})\) & Clock input high-level pulse width & TCHCL & & \(\frac{1}{3} \mathrm{t}_{\mathrm{c}(\phi)}+2\) & & & ns \\
\hline \(\operatorname{tr}_{(\phi)}\) & Clock input rise time & TCH1CH2 & \(\mathrm{V}_{1 \mathrm{~L}}=1.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=3.5 \mathrm{~V}\) & & & 10 & ns \\
\hline \(t_{f}(\phi)\) & Clock input fall time & TCL2CL 1 & \(\mathrm{V}_{1 \mathrm{~L}}=1.0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{H}}=3.5 \mathrm{~V}\) & & & 10 & ns \\
\hline tsu ( DQ - \(\phi\) ) & Data input setup time before clock & TDVCL & & 30 & & & ns \\
\hline th ( \(\phi\)-DQ) & Data input hold time after clock & TCLDZ & & 10 & & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{RDY}\) - \(\phi\) ) & RDY setup time before clock (Note 1,2) & TRIVCL & & 35 & & & ns \\
\hline th ( \(\phi\)-RDY) & RDY hold time after clock (Note 1, 2) & TCLRIX & & 0 & & & ns \\
\hline \(\mathrm{t}_{\text {Su (READY- } \phi \text { ) }}\) & READY setup time before clock & TRYHCH & & \(\frac{2}{3} \mathrm{t}_{\mathrm{c}_{(\phi)}-15}\) & & & ns \\
\hline \(t_{\text {h ( }}\) ( READY) & READY hold time after clock & TCHRYX & & 30 & & & ns \\
\hline \(\mathrm{t}_{\text {Su (READY- } \phi \text { ) }}\) & READY data invalid setup time before clock (Note 3) & TRYLCL & & -8 & & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (HOLD- \(\phi\) ) & HOLD setup time before clock & THVCH & & 35 & & & ns \\
\hline \begin{tabular}{l}
\(\mathrm{t}_{\text {su }}\) (INTR- \(\phi\) ) \\
\(t_{\text {su }}\) (NMI- \(\boldsymbol{\phi}\) ) \\
\(\mathrm{t}_{\text {su }}\) (TEST- \(\phi\) )
\end{tabular} & INTR, NMI, TEST setup time before clock (Note 2) & TINVCH & & 30 & & & ns \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS
DURING MINIMUM MODE ( \(\mathrm{Ta}=0 \sim-70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}+10 \%, \mathrm{C}_{\mathrm{L}}=20-100 \mathrm{pF}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Alternative} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{P X V}(\phi-A)\) & Propagation time, clock to address valid & TCLAV & & 15 & & 110 & ns \\
\hline \(t_{\text {PVX }}(\phi-A)\) & Address hold time after clock & TCLAX & & 10 & & & ns \\
\hline \(t_{P V Z}(\phi-A)\) & Propagation time, clock to address float & TCLAZ & & \(\mathrm{t}_{\mathrm{PV} \times(A \cdot \phi)}\) & & 80 & ns \\
\hline \(\mathrm{t}_{\mathrm{w}}\) (ALE) & Address iatch enable pulse width & TLHLL & & \(\mathrm{t}_{\mathrm{w}(\phi L)}{ }^{-20}\) & & & ns \\
\hline \(t_{\text {PLH }}(\phi-A L E)\) & Propagation time, clock to address latch enable & TCLLH & & & & 80 & ns \\
\hline \(t_{\text {PHL }}(\phi-A L E)\) & Propagation time, clock to address latch enable & TCHLL & & & & 85 & ns \\
\hline \(t\) PVZ (ALE-A) & Propagation time, address latch enable to address float & TLLAZ & & \(t_{w(\phi H)}-10\) & & & \\
\hline \(t_{\text {PXV }}(\phi-\mathrm{DQ})\) & Propagation time, clock to data valid & TCLDV & & 15 & & 110 & ns \\
\hline \(t_{P V Z}(\phi-D Q)\) & Propagation time, clock to data float & TCHDZ & & \(t_{\text {h(A- }}\) ) & & 85 & ns \\
\hline \(\mathrm{t}_{\mathrm{h}}(\overline{W R}-\mathrm{DQ})\) & Data hold time after write & TWHDZ & & \(\mathrm{t}_{\mathrm{w}(\phi)-30}\) & & & ns \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PHL}}(\phi-\mathrm{DEN}) \\
& \mathrm{t}_{\mathrm{PHL}}(\phi-\overline{\mathrm{WR}}) \\
& \mathrm{t}_{\mathrm{PHL}}(\phi-\mathrm{INTA})
\end{aligned}
\] & Propagation time, clock to data enable, clock to write, clock to INTA & TCVCTV & & 10 & & 110 & ns \\
\hline \begin{tabular}{l}
\(t_{\mathrm{PHL}}(\phi-\mathrm{DT} / \overrightarrow{\mathrm{R}})\) \\
\(\mathrm{t}_{\mathrm{PLH}}(\phi-\mathrm{DT} / \overline{\mathrm{R}})\) \\
\(\mathrm{t}_{\mathrm{PHL}}(\phi-\mathrm{M} / \overline{\mathrm{O}})\) \\
\(\mathrm{t}_{\mathrm{PHL}}(\phi-\mathrm{M} / \overline{\mathrm{O}})\)
\end{tabular} & Propagation time, clock to data send and return control signal, clock to data transfer control signal & TCHCTV & & 15 & & 110 & ns \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\text {PLH }}(\phi-\overline{\mathrm{DEN}}) \\
& \mathrm{t}_{\mathrm{PLH}}(\mathrm{D}-\overline{\mathrm{WR}})
\end{aligned}
\] & Propagation time, clock to data enable and write & TCVCTX & & 10 & & 110 & ns \\
\hline \(\mathrm{t}_{\mathrm{PHL}}(\mathrm{A}-\overline{\mathrm{RD}})\) & Propagation time, address float to read & TAZRL & & 0 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{PHL}(\phi-\overline{\mathrm{RD}})}\) & Propagation time, clock to read & TCLRL & & 10 & & 165 & ns \\
\hline \(\mathrm{t}_{\text {PLH }(\phi-\overline{\mathrm{RD}})}\) & Propagation time, clock to read & TCLRH & & 10 & & 150 & ns \\
\hline \(\mathrm{t}_{\mathrm{PZV} \text { ( } \overline{\mathrm{RD}}-\mathrm{A})}\) & Next cycle address propagation time after read & TRHAV & & \({ }^{t_{C(\$)}}{ }^{45}\) & & & ns \\
\hline \(t_{\text {PLH }}(\phi-H L D A)\) & HLDA propagation time after clock. & TCLHAV & & 10 & & 160 & ns \\
\hline
\end{tabular}

Note 1: Signal at M5L8284P is shown for reference.
2: Setup time required to be recognized at next clock
3: Requirement during T2 state

TIMING REQUIREMENTS
DURING MAXIMUM MODE ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Alternative} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(\mathrm{t}_{\mathrm{C}}(\phi)\) & Clock cycle & TCLCL & & 200 & & 500 & ns \\
\hline \(\mathrm{t}_{\mathrm{W}(\phi \mathrm{L})}\) & Clock input low-level pulse width & TCLCH & & \(\frac{2}{3} t_{(\phi)}-15\) & & & ns \\
\hline \(\mathrm{t}_{\mathrm{W}(\phi \mathrm{H})}\) & Clock input high-level pulse width & TCHCL & & \(\frac{1}{3} \mathrm{t}_{\mathrm{c}_{(\phi)}}+2\) & & & ns \\
\hline \(\mathrm{tr}_{( }(\phi)\) & Clock input rise time & TCH1CH2 & \(V_{1 L}=1.0 \mathrm{~V} \quad V_{1 H}=3.5 \mathrm{~V}\) & & & 10 & ns \\
\hline \(\mathrm{t}_{\mathrm{f}}(\phi)\) & Clock input fall time & TCL2CL1 & \(V_{I L}=1.0 \mathrm{~V} \quad \mathrm{~V}_{\text {IH }}=3.5 \mathrm{~V}\) & & & 10 & ns \\
\hline \(\mathrm{t}_{\mathrm{su}}(\mathrm{DQ}-\phi)\) & Data input setup time before clock & TDVCL & & 30 & & & ns \\
\hline \(\mathrm{th}_{\text {( } \phi \text { - } \mathrm{DA} \text { ) }}\) & Data input hold time after clock & TCLDZ & & 10 & & & ns \\
\hline \(\mathrm{t}_{\text {SU }}\) (READY- ) & Ready setup time before clock & TRYHCH & & 35 & & & ns \\
\hline th ( \(\phi\)-READY) & Ready hold time after clock & TCHRYX & & 0 & & & ns \\
\hline \(\mathrm{t}_{\text {SU }}\) (READY- \(\phi\) ) & Ready invalid setup time before clock (Note 6) & TRYLCL & & \(\frac{2}{3} \mathrm{t}_{(\phi)}-15\) & & & ns \\
\hline \(\mathrm{t}_{\text {Su }}\) (RDY- ) & RDY setup time before clock (Note 4, 5) & TRIVGL & & 35 & & & ns \\
\hline th ( \(\phi\)-RDY) & RDY hold time after clock (Note 4,5) & TCLRIX & & 40 & & & ns \\
\hline \begin{tabular}{l}
\(\mathrm{t}_{\text {su }}\) (INTR- \(\phi\) ) \\
\(t_{\text {su }}\) (NMI- \(\phi\) ) \\
\(\mathrm{t}_{\text {su }}\) ( \(\overline{\text { TEST }}-\phi\) )
\end{tabular} & INTRO, NMI, TEST setup time before clock & TINVCH & & 30 & & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\overline{\mathrm{RQ}} / \overline{\mathrm{GT}}-\phi)\) & \(\overline{\mathrm{RQ}} / \overline{\mathrm{GT}}\) setup time before clock & TGVCH & & 30 & & & ns \\
\hline th ( \(\phi\) - \(\overline{\mathrm{RO}}\) ) & \(\overline{\mathrm{RQ}}\) hold time after clock & TCHGX & & 30 & & & ns \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS
MAXIMUM MODE (2) ( \(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}+10 \%, \mathrm{C}_{\mathrm{L}}=20 \sim 100 \mathrm{pF}\), unless othenvise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Alternative} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PHL}}(\phi-\overline{\mathrm{MROC}}) \\
& \mathrm{t}_{\mathrm{PHL}}(\phi-\overline{\mathrm{ORC}}) \\
& \mathrm{t}_{\mathrm{PHL}}(\phi-\overline{\mathrm{AOWC}}) \\
& \mathrm{t}_{\mathrm{PHL}}(\phi-\overline{\mathrm{AMWC}}) \\
& \mathrm{t}_{\mathrm{PHL}}(\phi-\overline{\mathrm{NTA}}) \\
& \mathrm{t}_{\mathrm{PHL}(\phi-\overline{\mathrm{MWTC}})} \\
& \mathrm{t}_{\mathrm{PHL}(\phi-\overline{\mathrm{OWC}})}
\end{aligned}
\] & Propagation time, clock to \(\overline{M R D C}, \overline{\text { IORC, }} \overline{\mathrm{A}} \overline{\mathrm{OWWC}}\) \(\overline{A M W C}, \overline{I N T A}, \overline{M W T C}, \overline{\text { OWC }}\) (Note 4) & TCLML & \(C_{L}=80 \mathrm{pF}\) & 10 & & 35 & ns \\
\hline \begin{tabular}{l}
\(\mathrm{t}_{\text {PLH }}(\phi\) - \(\overline{\mathrm{MRDC}})\) \\
\(\mathrm{t}_{\mathrm{PLH}}(\phi-\overline{\mathrm{ORC}})\) \\
\(\mathrm{t}_{\mathrm{PLH}}(\phi-\overline{\mathrm{AIOWO}})\) \\
\(t_{\text {PLH }}(\phi-\overline{\text { AMWC }})\) \\
\(\mathrm{t}_{\mathrm{PLH}}(\phi-\overline{\mathrm{NTA}})\) \\
\(\mathrm{t}_{\mathrm{PLH}}(\phi-\overline{\mathrm{MWTC}})\) \\
\(\mathrm{t}_{\mathrm{PLH}}(\phi-\overline{\mathrm{OW}} \overline{\mathrm{O}})\)
\end{tabular} & Propagation time, clock to \(\overline{\mathrm{MRDC}}, \overline{\mathrm{ORC}}, \overline{\mathrm{AlOWC}}\), \(\overline{\mathrm{AMWC}}, \overline{\mathrm{INTA}}, \overline{\mathrm{MWTC}}, \overline{\mathrm{OWC}}\) (Note 4) & TCLMH & & 10 & & 35 & ns \\
\hline \(\mathrm{t}_{\text {PVZ (RDY-S }}\) & Propagation time, ROY to status 3~7 float (Note 6) & TRYHSH & & & & 110 & ns \\
\hline \(\mathrm{t}_{\mathrm{PHL}(\phi-\overline{\mathrm{S}})}\) & & TCHSV & & 10 & & 110 & ns \\
\hline \(\mathrm{t}_{\text {PLH }}(\phi-\overline{\mathrm{S}})\) & Propagation time, clock to status 0~2 & TCLSH & & 10 & & 130 & ns \\
\hline \begin{tabular}{l}
\(\mathrm{t}_{\mathrm{PLH}(\phi-\mathrm{QS})}\) \\
\(\mathrm{t}_{\mathrm{PHL}}(\phi-\mathrm{QS})\) \\
\(\mathrm{t}_{\mathrm{PXV}}(\phi-\mathrm{A})\) \\
\({ }^{\mathrm{t}} \mathrm{PHL}(\phi-\overline{\mathrm{LOCK}})\) \\
\(\mathrm{t}_{\mathrm{PLH}}(\phi\) - \(\overline{\mathrm{LOCK}})\)
\end{tabular} & Propagation time, clock to queue status, address lock & TCLAV & & 15 & & 110 & ns \\
\hline \(t_{\text {PVX }}(\phi-\mathrm{A})\) & Propagation time, clock to address & TCLAX & & 10 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{PVZ}}(\phi-\mathrm{A})\) & Propagation time, ciock to address float & TCLAZ & & \(\mathrm{t}_{\mathrm{Pv} \times(\phi) \cdot \mathrm{A})}\) & & 80 & ns \\
\hline \(\mathrm{t}_{\text {PLH ( }}\) ( \(\mathrm{S}-\mathrm{ALE}\) ) & Propagation time, status \(0 \sim 2\) to address latch enable (Note 4) & TSVLH & & & & 15 & ns \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLH}}(\overline{\mathrm{~S}}-\overline{\mathrm{MCE}}) \\
& \mathrm{t}_{\mathrm{PLH}}(\overline{\mathrm{~S}}-\overline{\mathrm{PDEN}})
\end{aligned}
\] & Propagation time, status \(0 \sim 2\) to MCE, \(\overline{\text { PDEM }}\) (Note 4) & TSVMCH & & & & 15 & ns \\
\hline \(t_{\text {PLH ( }}(\phi\)-ALE) & Propagation time, clock to address latch enable (Note 4) & TCLLH & & & & 15 & ns \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLH}(\phi-\overline{\mathrm{MCE}})} \\
& \mathrm{t}_{\mathrm{PLH}(\phi-\overline{\mathrm{PDEN}})}
\end{aligned}
\] & Propagation time, clock to MCE, PDEN (Note 4) & TCLMCH & & & & 15 & ns \\
\hline \(t_{\text {PHL ( }}(\boldsymbol{-}\)-ALE) & Propagation time, clock to address latch enable (Note 4) & TCHLL & & & & 15 & ns \\
\hline \begin{tabular}{l}
\(t_{\text {PHL }}(\phi-M C E)\) \\
\(\mathrm{t}_{\text {PHL }}(\phi-\) PDEN \()\)
\end{tabular} & Propagation time, clock to MCE, \(\overline{\text { PDEN }}\) (Note 4) & TCLMCL & & & & 15 & ns \\
\hline \begin{tabular}{l}
\(\mathrm{t}_{\mathrm{PXV}}(\phi-\mathrm{DQ})\) \\
\(\mathrm{t}_{\mathrm{PXV}(\phi-S)}\)
\end{tabular} & Propagation time, clock to data and status \(3 \sim 7\) valid & TCLDV & & 15 & & 110 & ns \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PVZ}(\phi-\mathrm{DQ})} \\
& \mathrm{t}_{\mathrm{PVZ}(\phi-\mathrm{s})}
\end{aligned}
\] & Propagation time, clock to data and status \(3 \sim 7\) float & TCHDZ & & \(\mathrm{t}_{\mathrm{PV} \times(\phi-A)}\) & & 85 & ns \\
\hline \(\mathrm{t}_{\text {PLLH }}(\boldsymbol{\phi}\) - \(\overline{\mathrm{DEN}})\) & Propagation time, clock to \(\overline{\mathrm{DE}}\) ( (Note 4) & TCVNV & & 5 & & 45 & ns \\
\hline \(t_{\text {PHL }}(\phi\) - \(\overline{\text { DEN }}\) ) & Propagation time, clock to DEN (Note 4) & TCVNX & & 10 & & 45 & ns \\
\hline \(\mathrm{t}_{\mathrm{PHL}}(\mathrm{A}-\overline{\mathrm{R}} \overline{\mathrm{D}})\) & Propagation time, address float to read & TAZRL & & 0 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{PHL}(\phi-\overline{\mathrm{RD}})}\) & Propagation time, clock to read & TCLRL & & 10 & & 165 & ns \\
\hline \(\mathrm{t}_{\text {PLH }}(\phi-\overline{\mathrm{RD}})\) & Prooagation time, clock to read & TCLRH & & 10 & & 150 & ns \\
\hline \(\mathrm{t}_{\mathrm{PZV}}\left(\frac{\dot{R D} \cdot \mathrm{~A}}{}\right.\) ) & Propagation time, invalid read to next address & TRHAV & & \(\mathrm{t}_{\mathrm{c}(\phi)} 45\) & & & ns \\
\hline \(\mathrm{t}_{\text {PHL }}(\phi-\mathrm{DT} / \overline{\mathrm{A}})\) & Propagation time, clock to data S/R control (Note 4) & TCHDTL & & & & 50 & ns \\
\hline \(\mathrm{t}_{\text {PLL }}(\phi-\mathrm{DT} / \overline{\mathrm{R}})\) & Propagation time, clock to data S/R control (Note 4) & TCHDTH & & & & 30 & ns \\
\hline \(\mathrm{t}_{\mathrm{PHL}}(\phi-\overline{\mathrm{GT}})\) & Propagation time, clock to data S/R control (Note 4) & TCLGL & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) & & & 85 & ns \\
\hline \(\mathrm{t}_{\mathrm{PLH}}(\phi-\overline{\mathrm{GT}})\) & Propagation time, clock to data S/R control (Note 4) & TCLGH & \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) & & & 85 & ns \\
\hline
\end{tabular}

Note 4: Signal of M5L8284P is shown for reference.
5: Setup time required to be recognized at next clock.
6: Applies only to \(\mathrm{T}_{3}\) and wait states.
7: Applies only to \(\mathrm{T}_{2}\) states.

MITSUBISHI LEIs
M5L8086S

TIMING DIAGRAM (During Minimum Mode)


During Software Halt \(\left(\overline{D E N}=V_{O L}: \overline{R D}, \overline{W R}, \overline{\text { NITA }}, \bar{D} T / \bar{R}=V_{O H}\right.\), after that a new \(T_{1}\) is started by NMI or INTR)

 the center line indicates floating (highimpedance) state.
9: input signal is entered within the range of \(V_{\mathrm{OL}} \sim V_{\mathrm{OH}}\) unless otherwise noted.
10: When the \(T_{W}\) state is entered the RDY signal is sampled near the end of \(T_{2}, T_{3}\) and \(T_{w}\).
11: Only when the M5L8086S enters a hold acknowledge cycle does the local bus go to a floating state after a write cycle.
12: An interrupt cycle requires 2 clock cycles. The AD bus goes to a floating state during the second cycle of an interrupt.
13. Signals of the M5L8284P are shown for reference:

14: All timing signals are tested at 1.5 V unless otherwise noted.

TIMING DIAGRAM (During Maximum Mode)


During Software Halt ( \(\overline{\mathrm{RD}, \overline{\mathrm{MRDC}}, \overline{\mathrm{IORC}}, \overline{\mathrm{AWMC}}, \overline{\overline{I O W C}}, \overline{\mathrm{INTA}}, \mathrm{DT} / \overline{\mathrm{R}}}=\mathrm{V}_{\mathrm{OH}}, \mathrm{DEN}=\overline{\mathrm{V}}_{\mathrm{OL}}\), TI's follow \(\mathrm{T}_{1}\), \(A D_{15}-A D_{0}\) \(\qquad\) then \(\mathrm{T}_{1}\) is started by NMI or INTR).

\section*{TIMING DIAGRAM}

\section*{Asynchronous Signal Recognition Timing}


\footnotetext{
Note 23: Setup time required for being recognized in
} the next cycle.

Bus Lock Signal Timing (For Maximum Mode Only)


Request/Grant Sequence Timing (For Maximum Mode Only)


Hold Acknowledge Timing (For Minimum Mode Only)


Note 24: \(S_{2}, S_{1}\) and \(S_{0}\) are changed to floating from the states of \((1,1,1)\) at this edge.
25: AD bus, \(\overline{R D}\) and \(\overline{\text { LOCK }}\) are changed to floating at this edge.
26: \(S_{2}, S_{1}\) and \(S_{0}\) of the other master are changed to floating from the states of \((1,1,1)\) at this edge.
27: \(A D\) bus, \(\overline{R D}\) and \(\overline{\mathrm{LOCK}}\) of the other master are changed to floating at this edge.
28: Bus is changed to floating at this edge.

\section*{MACHINE INSTRUCTIONS}


MITSUBISHI LSIs
M5L8086S

16-BIT PARALLEL MICROPROCESSOR
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multirow[b]{2}{*}{Function description} & \multicolumn{9}{|c|}{Flags} \\
\hline Clock cycles & the code & Bus cycles & & 0 & O
F & F & T
F & S & \(\underset{F}{\text { Z }}\) & A
F & \(\stackrel{\mathrm{P}}{\mathrm{F}}\) & C \\
\hline \[
\begin{gathered}
2 \\
8+E A \\
9+E A
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2 \sim 4 \\
2 \sim 4
\end{gathered}
\] & \[
\begin{aligned}
& 0 \\
& 1 \\
& 1
\end{aligned}
\] & \begin{tabular}{ll}
\((r 1) \leftarrow(r 2)\) & \\
\((r 1) \leftarrow(E A 2)\) & \(M O D \neq 11\) \\
\((E A 1) \leftarrow\left(r_{2}\right)\) & \(M O D \neq 11\)
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline \[
\begin{gathered}
4 \\
10+E A
\end{gathered}
\] & \[
\begin{aligned}
& 3-4 \\
& 3-6
\end{aligned}
\] & \begin{tabular}{l}
0 \\
1
\end{tabular} & \begin{tabular}{l}
(r 1) \(\leftarrow D A T A\) \\
(EA1) \(\leftarrow\) DATA
\[
M O D \neq 11
\]
\end{tabular} & X & X & X & X & X & X & X & \(X\) & X \\
\hline 4 & \(2 \sim 3\) & 0 & \((\mathrm{r} 1) \leftarrow \mathrm{DATA}\) & X & X & X & X & X & X & X & X & X \\
\hline 10 & 3 & 1 & \(\left(A_{C C}\right) \leftarrow(A D D R)\) & X & X & X & X & X & X & X & X & X \\
\hline 10 & 3 & 1 & \((A D D R) \leftarrow\left(A_{C C}\right)\) & X & \(x\) & X & X & X & X & X & X & X \\
\hline \[
\begin{gathered}
2 \\
8+E A
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2-4
\end{gathered}
\] & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & When \(\mathrm{SR}=01\) : undefined
\[
\begin{aligned}
& (S E G) \leftarrow(r 2) \\
& (S E G) \leftarrow(E A 2) \quad M O D \neq 11
\end{aligned}
\] & X & X & X & X & X & X & X & X & X \\
\hline \[
\begin{gathered}
2 \\
9+E A
\end{gathered}
\] & \[
\stackrel{2}{2 \sim 4}
\] & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & ```
(r1)}\leftarrow(SEG
(EA1) - (SEG)
\[
M O D \neq 11
\]
``` & X & X & X & X & X & X & X & X & X \\
\hline \[
\begin{gathered}
4 \\
17+E A
\end{gathered}
\] & \[
\stackrel{2}{2 \sim 4}
\] & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
\(\left(r_{1}\right) \longleftrightarrow\left(r_{2}\right)\) \\
\(\left(r_{1}\right) \longleftrightarrow(E A 2)\)
\[
M O D \neq 11
\]
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline 3 & 1 & 0 & \((A X) \longleftrightarrow\left(r^{2}\right)\) & X & X & X & X & X & \(x\) & X & X & \(\times\) \\
\hline 11 & 1 & 1 & \((A L) \leftarrow((B X)+(A L)):(m)\) & X & X & X & X & X & X & X & X & X \\
\hline \[
\begin{gathered}
11 \\
16+\text { EA }
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2-4
\end{gathered}
\] & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& (S P) \leftarrow(S P)-2, \quad((S P)+1:(S P)) \leftarrow(r 1) \\
& (S P) \leftarrow(S P)-2, \quad((S P)+1:(S P)) \leftarrow(E A 1) \quad M O D \neq 11
\end{aligned}
\] & X & X & X & X & X & \(\times\) & X & X & X \\
\hline 10 & 1 & 1 & \((S P) \leftarrow(S P)-2, \quad((S P)+1:(S P)) \leftarrow(\mathrm{r} 1)\) & \(x\) & \(x\) & X & \(x\) & \(x\) & \(x\) & X & X & \(x\) \\
\hline 10 & 1 & 1 & \((S P) \leftarrow(S P)-2 .((S P)+1:(S P)) \leftarrow(S E G)\) When \(S R=01\) : undefined & X & X & X & \(\times\) & X & \(\times\) & X & X & x \\
\hline \[
\begin{gathered}
8 \\
17+\mathrm{EA}
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2 \sim 4
\end{gathered}
\] & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& (r 1) \leftarrow((S P)+1:(S P)), \quad(S P) \leftarrow(S P)+2 \\
& (E A 1) \leftarrow((S P)+1:(S P)),(S P) \leftarrow(S P)+2 \quad M O D \neq 11
\end{aligned}
\] & X & X & X & X & X & X & X & X & X \\
\hline 8 & 1 & 1 & \((\mathrm{r} 1) \leftarrow((\mathrm{SP})+1:(\mathrm{SP}) \mathrm{)},(\mathrm{SP}) \leftarrow(\mathrm{SP})+2\) & \(X\) & X & X & X & X & X & X & X & X \\
\hline 8 & 1 & 1 & (SEG) ¢( (SP) + \(1:(S P)),(S P) \leftarrow(S P)+2\) When \(S R=01:\) undefined & X & X & X & \(x\) & X & X & X & X & X \\
\hline 10 & 2 & 1 & \(\left(A_{C C}\right) \leftarrow\) (Port) & X & X & X & X & X & X & X & X & X \\
\hline 8 & 1 & 1 & \(\left(A_{C C}\right) \leftarrow((D X))\) & X & X & X & x & X & X & X & X & X \\
\hline \[
\begin{gathered}
10 \\
8
\end{gathered}
\] & \[
\begin{aligned}
& 2 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& \text { (Port }) \leftarrow\left(A_{\mathrm{CC}}\right) \\
& ((\mathrm{DX})) \leftarrow\left(\mathrm{A}_{\mathrm{CC}}\right)
\end{aligned}
\] & \(X\)
\(X\)
\(X\) & \[
\begin{aligned}
& X \\
& x
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{X} \\
& \mathrm{X}
\end{aligned}
\] & \[
\begin{aligned}
& x \\
& x
\end{aligned}
\] & \[
\begin{aligned}
& \hline X \\
& X
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{x} \\
& \mathrm{x}
\end{aligned}
\] & \[
\begin{aligned}
& x \\
& x
\end{aligned}
\] & X & \(X\)
\(\times\)
\(\times\) \\
\hline \(2+E A\) & 2-4 & 0 & \begin{tabular}{l}
( r 1 ) -EA 2 \\
When \(M O D=11\) : undefined
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline \(16+\) EA & 2-4 & 2 & \begin{tabular}{l}
\[
(r 1) \leftarrow(E A 2),(D S) \leftarrow(E A 2+2)
\] \\
When \(M O D=11\) : undefined
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline \(16+E A\) & 2-4 & 2 & \begin{tabular}{l}
\[
(r 1)-(E A 2),(E S) \leftarrow(E A 2+2)
\] \\
When \(M O D=11\) : undefined
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline 4 & 1 & 0 & \((\mathrm{AH}) \leftarrow(\mathrm{SF}):(\mathrm{ZF}): \mathrm{X}:(\mathrm{AF}): X:(\mathrm{PF}): \mathrm{X}:(\mathrm{CF})\) & X & \(x\) & X & X & X & X & X & X & X \\
\hline 4 & 1 & 0 & (SF) : (ZF) : \(\mathrm{X}:(\mathrm{AF}): \mathrm{X}:(\mathrm{PF}): \mathrm{X}:(\mathrm{CF}) \leftarrow(\mathrm{AH})\) & \(\times\) & X & X & X & 0 & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & 0 \\
\hline 8 & 1 & 1 & \((\mathrm{FR}) \leftarrow((\mathrm{SP})+1:(\mathrm{SP})),(\mathrm{SP}) \leftarrow(\mathrm{SP})+2\) & 0 & \(\bigcirc\) & \(\bigcirc\) & 0 & 0 & \(\bigcirc\) & & O & 0 \\
\hline 10 & 1 & 1 & \((\mathrm{SP}) \leftarrow(\mathrm{SP})-2,((\mathrm{SP})+1:(\mathrm{SP}) \mathrm{)} \leftarrow(\mathrm{FR})\) & X & X & X & X & \(\times\) & X & X & X & X \\
\hline
\end{tabular}









MACHINE INSTRUCTIONS

\(\qquad\)

\section*{MITSUBISHI LSIs M5L8086S}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Clock cycles} & \multirow[b]{2}{*}{Bytes in the code} & \multirow[b]{2}{*}{Bus cycles} & \multirow[b]{2}{*}{Function description} & \multicolumn{9}{|c|}{Flags} \\
\hline & & & & & F & F & \(\stackrel{T}{\text { F }}\) & \[
\begin{aligned}
& \mathrm{S} \\
& \mathrm{~F}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{Z} \\
& \mathrm{~F}
\end{aligned}
\] & \[
\begin{aligned}
& A \\
& \text { F }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{P} \\
& \mathrm{~F}
\end{aligned}
\] & \(\stackrel{\mathrm{C}}{\mathrm{F}}\) \\
\hline \[
\begin{gathered}
2 \\
8+4 / \mathrm{bit} \\
15+E A \\
20+E A+4 / \mathrm{bit}
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2 \\
2 \sim 4 \\
2 \sim 4
\end{gathered}
\] & \[
\begin{aligned}
& 0 \\
& 0 \\
& 2 \\
& 2
\end{aligned}
\] & ```
When V =0: COUNT }\leftarrow
    if the high-order bit of (EA1/r1)=(CF):(OF)\leftarrow0
    if the high-order bit of (EA1/r 1) # (CF):(OF)<-1
    When V=1: COUNT \leftarrow(CL), (OF) is undefined
    Shift one bit as indicated below and reduce COUNT by 1.
Repeat until COUNT becomes 0.
    OF}
``` & \(\overline{0}\) & \(\times\) & X & X & X & X & X & X & \(\bigcirc\) \\
\hline \[
\begin{gathered}
2 \\
8+4 / \mathrm{bit} \\
15+E A \\
20+E A+4 / \mathrm{bit}
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2 \\
2 \sim 4 \\
2-4
\end{gathered}
\] & \[
\begin{aligned}
& 0 \\
& 0 \\
& 2 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
When \(\mathrm{V}=0\) : COUNT \(\leftarrow 1\) \\
if the high-order bits of (EA \(1 / r 1\) ) are equal : (OF) \(\leftarrow 0\) if the high-order bits of ( \(E A 1 / / 1\) ) are not equal: \((O F) \leftarrow 1\) When \(V=1\) : COUNT \(\leftarrow(C L)\), (OF) is undefined Shift one bit as indicated below and reduce COUNT by 1 . Repeat until COUNT becomes 0 .
\[
0 \rightarrow \square(E A 1 / r 1) \rightarrow \mathrm{CF}
\]
\end{tabular} & & X & X & X & X & X & X & X & \(\bigcirc\) \\
\hline \[
\begin{gathered}
2 \\
8+4 / \mathrm{bit} \\
15+E A \\
20+E A+4 / \mathrm{bit}
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2 \\
2 \sim 4 \\
2 \sim 4
\end{gathered}
\] & \[
\begin{aligned}
& 0 \\
& 0 \\
& 2 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
When \(V=0\) : COUNT \(\leftarrow 1\), (OF) \(\leftarrow 0\) \\
When \(V=1\) : COUNT \(\leftarrow(C L)\). (OF) is undefined \\
Shift one bit as indicated below and reduce COUNT by 1. Repeat until COUNT becomes 0 . \\
(EA1/r1) \\
\(\rightarrow\) \(\square\) CF
\end{tabular} & 0 & X & X & X & X & X & X & X & \(\bigcirc\) \\
\hline \[
\begin{gathered}
2 \\
8+4 / \mathrm{bit} \\
15+E A \\
20+E A+4 / \mathrm{bit}
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2 \\
2-4 \\
2-4
\end{gathered}
\] & \[
\begin{aligned}
& 0 \\
& 0 \\
& 2 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
```

When V = 0: COUNT ¢ !
if the high-order bit of (EA1/r1)=(CF):(OF) \&0
if the high order bit of (EA1/r1) \# (CF):(OF)\&1
When V = 1: COUNT \&(CL),(OF) is undefined
Rotate one bit as indicated below and reduce COUNT by 1.
Repeat until COUNT becomes 0.None

```

 \\
```

(EA1/r 1 )

```
\end{tabular} & & X & X & X & X & X & X & X & 0 \\
\hline \[
\begin{gathered}
2 \\
8+4 / \mathrm{bit} \\
15+E A \\
20+E A+4 / \mathrm{bit}
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2 \\
2 \sim 4 \\
2 \sim 4
\end{gathered}
\] & \[
\begin{aligned}
& 0 \\
& 0 \\
& 2 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
When \(V=0\) : COUNT \(\leftarrow 1\) \\
if the high-order bits of \((E A 1 / r 1)\) are equal : \((O F) \leftarrow 0\) \\
if the high-order bits of (EA1/r1) are not equal: \((O F) \leftarrow 1\) \\
When \(V=1\) : COUNT \(\leftarrow(C L)\). (OF) is undefined \\
Rotate one bit as indicated below and reduce COUNT by 1 . Repeat until COUNT becomes 0 .
\end{tabular} & & X & X & X & \(\times\) & X & X & X & \(\bigcirc\) \\
\hline \[
\begin{gathered}
2 \\
8+4 / \mathrm{bit} \\
15+E A \\
20+E A+4 / \mathrm{bit}
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2 \\
2 \sim 4 \\
2 \sim 4
\end{gathered}
\] & \[
\begin{aligned}
& 0 \\
& 0 \\
& 2 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
When \(\mathrm{V}=0\) : COUNT \(\leftarrow 1\) \\
if the high-order bits of \((E A 1 / r 1)\) are equal: \((O F) \leftarrow 0\) \\
if the high-order bits of (EA1/rt) are not equal: \((\mathrm{OF}) \leftarrow 1\) \\
When \(V=1\) : COUNT \(\leftarrow(C L)\), (OF) is undefined \\
Rotate one bit as indicated below and reduce COUNT by 1. Repeat until COUNT becomes 0 . \\
CF \(\square\) \\
(EA1/r1)
\end{tabular} & & X & X & X & X & X & X & X & \(\bigcirc\) \\
\hline \[
\begin{gathered}
\stackrel{2}{4 / \mathrm{bit}} \\
15+E A \\
20+E A+4 / \mathrm{bit}
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2 \\
2 \sim 4 \\
2 \sim 4
\end{gathered}
\] & \[
\begin{aligned}
& 0 \\
& 0 \\
& 2 \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
When \(V=0:\) COUNT \(\leftarrow 1\) \\
if the high-order bits of \((E A 1 / r 1)\) are equal: \((O F) \leftarrow 0\) \\
if the high-order bits of (EA1/r1) are not equal: \((O F) \leftarrow 1\) \\
When \(V=1\) : COUNT \(\leftarrow(C L)\). (OF) is undefined \\
Rotate one bit as indicated below and reduce COUNT by 1. Repeat until COUNT becomes 0 . \\
(EA1/r1) \\
CF
\end{tabular} & & \(x\) & X & X & X & X & X & \(\times 0\) & \(\bigcirc\) \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Clock cycles (Note 29)} & \multirow[b]{2}{*}{Bytes in the code} & \multirow[b]{2}{*}{\begin{tabular}{l}
Bus cycles \\
(Note 29)
\end{tabular}} & \multirow[b]{2}{*}{Function description} & \multicolumn{9}{|c|}{Flags} \\
\hline & & & & & D & \(\stackrel{1}{\text { F }}\) & \(\stackrel{T}{\text { F }}\) & & & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{~F}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{P} \\
& \mathrm{~F}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~F}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & \begin{tabular}{l}
Register CX becomes a counter. The prefixed instruction is executed and CX is counted down by 1. The execution of the prefixed instruction and counting down of CX is repeated until CX becomes 0 . \\
The instructions SCAS and CMPS, which may alter some flags will not repeat when the value of \(Z \neq(\mathrm{ZF})\)
\end{tabular} & X & X & X & X & & & X & X & \(\times\) \\
\hline \[
\begin{gathered}
18 \\
9+17 / \mathrm{LOOP}
\end{gathered}
\] & 1 & 2/LOOP &  & X & X & X & \(x\) & & & X & X & X \\
\hline \[
9+22 / L O O P
\] & 1 & 2/LOOP & ```
    (SI) = MEM1, (DI) = MEM2
When \(W=0:((S I)) \leftarrow((D)))\)
    if \((D F)=0:(D I) \leftarrow(D I)+1,(S I) \leftarrow(S I)+1\)
    if \((D F)=1:(D \mid) \leftarrow(D)-1,(S I) \leftarrow(S I)-1\)
When \(W=1:((S I+1: S I)) \leftarrow((D|+1: D|)\)
    if \((\mathrm{DF})=0:(\mathrm{DI}) \leftarrow(\mathrm{DI})+2\). \((\mathrm{SI}) \leftarrow(\mathrm{SI})+2\)
    if \((D F)=1:(D I) \leftarrow(D)-2,(S I) \leftarrow(S I)-2\)
``` & & X & X & X & & & & \(\bigcirc\) & \(\bigcirc\) \\
\hline \[
\begin{gathered}
15 \\
9+15 / \mathrm{LOOP}
\end{gathered}
\] & 1 & \[
\begin{gathered}
1 \\
1 / \text { LOOP }
\end{gathered}
\] & \begin{tabular}{rl} 
(DI) & \(=M E M\) \\
When \(W=0:(A L) \leftarrow((D))\) \\
if \((D F)=0:(D) \leftarrow(D I)+1\) \\
if \((D F)=1:(D) \leftarrow(D I)-1\) \\
When \(W=1:(A X) \leftarrow(D I+1: D I)\) ) \\
if \((D F)=0:(D I) \leftarrow(D I)+2\) \\
if \((D F)=1:(D I) \leftarrow(D I)-2\)
\end{tabular} & & X & X & X & & & \(\bigcirc\) & 0 & \(\bigcirc\) \\
\hline \[
\begin{gathered}
12 \\
9+13 / \text { LOOP }
\end{gathered}
\] & 1 & \[
\begin{gathered}
1 \\
1 / \text { LOOP }
\end{gathered}
\] & \((S I)=M E M\)
When \(W=0:(A L) \leftarrow((S I))\)
if \((D F)=0:(S I) \leftarrow(S I)+1\)
if \((D F)=1:(S I) \leftarrow(S I)-1\)
When \(W=1:(A X) \leftarrow((S I+1: S I))\)
if \((D F)=0:(S I) \leftarrow(S I)+2\)
if \((D F)=1:(S I) \leftarrow(S I)-2\) & X & X & X & X & & & X & X & \(\times\) \\
\hline 11
\(9+10 / L O O P\) & 1 & \[
\begin{gathered}
1 \\
1 / \text { LOOP }
\end{gathered}
\] & \begin{tabular}{rl} 
(DI) \()\) & \(=\) MEM \\
When \(W=0:((D I)) \leftarrow(A L)\) \\
if \((D F)\) & \(=0:(D) \leftarrow(D I)+1\) \\
if \((D F)=1:(D)) \leftarrow(D I)-1\) \\
\(W\) hen \(W=1:((D I+1: D I)) \leftarrow(A X)\) \\
if \((D F)\) & \(=0:(D I) \leftarrow(D I)+2\) \\
if \((D F)=1:(D I) \leftarrow(D I)-2\)
\end{tabular} & X & X & X & X & & & X & X & X \\
\hline
\end{tabular}

Note 29:The number of clock and bus cycles depend on the number of time an instruction is repeated.
The numbers shown are the number per loop and to determine the number of cycles the listed figures must be multiplied by the number of times the instruction is repeated.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Clock cycles} & \multirow[b]{2}{*}{Bytes in the code} & \multirow[b]{2}{*}{Bus cycles} & \multirow[b]{2}{*}{Function description} & \multicolumn{9}{|c|}{Flags} \\
\hline & & & & & \({ }^{\circ} \mathrm{D}\) & \[
\begin{aligned}
& 1 \\
& F
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{T} \\
& \mathrm{~F}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{S} \\
& \mathrm{~F}
\end{aligned}
\] & \[
\underset{F}{Z}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{~F}
\end{aligned}
\] & \[
\stackrel{P}{F}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~F}
\end{aligned}
\] \\
\hline 15 & 3 & 0 & Jump within current segment \((D E S T) \leftarrow(I P)+D I S P\) & X & X & X & X & X & X & X & X & \(\times\) \\
\hline 15 & 2 & 0 & Jump within current segment & X & X & X & X & X & X & X & X & x \\
\hline \(18+E A\) & 2~4 & \[
\begin{aligned}
& 1 \\
& 0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { When MOD }=11:(I P) \leftarrow(r 1) \\
& \text { When MOD } \Rightarrow 11:(I P) \leftarrow(E A 1)
\end{aligned}
\] & X & X & \(\times\) & X & X & X & X & X & X \\
\hline 15 & 5 & 0 & Jump to other segment
\[
(I P) \leftarrow \text { Offset, }(C S) \leftarrow \text { Seg }
\] & X & X & X & X & X & X & X & X & \(\times\) \\
\hline \(24+E A\) & 2-4 & 2 & \[
\begin{aligned}
& \text { Jump to other segment } \\
& \text { (IP) } \leftarrow(E A 1 / r 1) \\
& (C S) \leftarrow(E A 1+1 / r 1+1)
\end{aligned}
\] & & X & X & X & X & X & X & x & X \\
\hline 11 & 3 & 1 & Call within current segment
\[
\begin{aligned}
& (S P) \leftarrow(S P)-2 \\
& ((S P)+1:(S P)) \leftarrow(I P) \\
& (I P) \leftarrow(I P)+D I S P
\end{aligned}
\] & X & X & X & X & X & X & X & X & X \\
\hline \(13+E A\) & 2-4 & 2 & Call within current segment
\[
\begin{aligned}
& (S P) \leftarrow(S P)-2 \\
& ((S P)+1:(S P)) \leftarrow(I P) \\
& (I P) \leftarrow(E A 1) /(r 1)
\end{aligned}
\] & X & X & X & X & X & \(\times\) & X & X & X \\
\hline 20 & 5 & 2 & \[
\begin{aligned}
& \text { Call to other segment } \\
& (S P) \leftarrow(S P)-2 \\
& ((S P)+1:(S P)) \leftarrow(C S) \\
& (C S) \leftarrow \text { Segment } \\
& (S P) \leftarrow(S P)-2 \\
& ((S P)+1:(S P)) \leftarrow(I P) \\
& (I P) \leftarrow \text { Offset }
\end{aligned}
\] & X & X & X & X & X & X & X & X & \(\times\) \\
\hline \(29+E A\) & 2~4 & 4 & \[
\begin{aligned}
& \text { Call to other segment } \\
& (S P) \leftarrow(\text { SP })-2 \\
& ((S P)+1:(S P)) \leftarrow(\mathrm{CS}) \\
& (\mathrm{SS}) \leftarrow(\mathrm{EA} 1+2) \\
& (\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \\
& ((\mathrm{SP})+1:(\mathrm{SP})) \leftarrow(\mathrm{P}) \\
& (\mathrm{IP}) \leftarrow(\mathrm{EA} 1)
\end{aligned}
\] & X & X & X & X & X & X & X & X & X \\
\hline 8 & 1 & 1 & Return within current segment
\[
(\mathrm{IP}) \leftarrow((\mathrm{SP})+1:(\mathrm{SP})),(\mathrm{SP}) \leftarrow(\mathrm{SP})+2
\] & X & X & X & X & X & X & X & X & X \\
\hline 12 & 3 & 1 & Return within current segment
\[
(\mathrm{IP}) \leftarrow((\mathrm{SP})+1:(\mathrm{SP})), \quad(\mathrm{SP}) \leftarrow(\mathrm{SP})+\mathrm{DATA}
\] & X & X & X & X & X & X & X & X & X \\
\hline 18 & 1 & 2 & \[
\begin{aligned}
& \text { Return to other segment } \\
& \quad(\mathrm{IP}) \leftarrow((\mathrm{SP})+1:(\mathrm{SP})),(\mathrm{SP}) \leftarrow(\mathrm{SP})+2 \\
& (\mathrm{CS}) \leftarrow((\mathrm{SP})+1:(\mathrm{SP})),(\mathrm{SP}) \leftarrow(\mathrm{SP})+2
\end{aligned}
\] & X & X & X & X & X & X & X & x & x \\
\hline 17 & 3 & 2 & \[
\begin{aligned}
& \text { Return to other segment } \\
& \text { (IP) } \leftarrow((\mathrm{SP})+1:(\mathrm{SP})),(\mathrm{SP}) \leftarrow(\mathrm{SP})+2 \\
& (\mathrm{CS}) \leftarrow((\mathrm{SP})+1:(\mathrm{SP})),(\mathrm{SP}) \leftarrow(\mathrm{SP})+\text { DATA }
\end{aligned}
\] & X & X & X & X & X & X & X & X & X \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Clock cycles} & \multirow[b]{2}{*}{Bytes in the code} & \multirow[b]{2}{*}{Bus cycles} & \multirow[b]{2}{*}{Function description} & \multicolumn{9}{|c|}{Flags} \\
\hline & & & & \(\stackrel{0}{\mathrm{~F}}\) & \[
\begin{aligned}
& \mathrm{D} \\
& \mathrm{~F}
\end{aligned}
\] & \[
\frac{1}{F}
\] & \[
\stackrel{\mathrm{T}}{\mathrm{~F}}
\] & \[
\begin{aligned}
& \mathrm{S} \\
& \mathrm{~F}
\end{aligned}
\] & \[
\underset{F}{z}
\] & \[
\begin{aligned}
& A \\
& F
\end{aligned}
\] & \[
\stackrel{\mathrm{P}}{\mathrm{~F}}
\] & \[
\stackrel{\mathrm{C}}{\mathrm{~F}}
\] \\
\hline 16 & 2 & 0 & When \((Z F)=1:(\mathrm{IP})<(\mathrm{IP})+\) DISP (extends sign bit) & X & \(\times\) & X & X & X & X & X & X & X \\
\hline 4 & 2 & 0 & When \((Z F)=0:(I P) \leftarrow(I P)+2\) (executes the next inst.) & & & & & & & & & \\
\hline 16 & 2 & 0 & When (SF) \(\forall(O F)=1:(\mid P) \leftarrow(\mid P)+\) DISP (extends sign bit) & X & X & X & X & X & X & X & X & \(\times\) \\
\hline 4 & 2 & 0 & When (SF) \(\forall(O F)=0:(1 P) \leftarrow(I P)+2\) (executes the next inst.) & & & & & & & & & \\
\hline 16 & 2 & 0 & When \((S F) \forall(O F) \vee(Z F)=1:(I P) \leftarrow(I P)+\) DISP (extends sign bit) When \((S F) \forall(O F) \vee(Z F)=0:(I P) \leftarrow(I P)+2\) (executes the next inst.) & X & X & X & X & X & X & X & X & X \\
\hline 4 & 2 & 0 & & & & & & & & & & \\
\hline 16 & 2 & 0 & \begin{tabular}{l}
When \((C F)=1:(I P) \leftarrow(I P)+\) DISP (extends sign bit) \\
When \((C F)=0:(I P) \leftarrow(I P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline 16
6 & 2 & 0 & \begin{tabular}{l}
When \((C F) \vee(Z F)=1:(I P) \leftarrow(I P)+D I S P\) (extends sign bit) \\
When \((C F) \vee(Z F)=0:(\mid P) \leftarrow(I P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline 16 & 2 & 0 & \begin{tabular}{l}
When \((P F)=1:(I P) \leftarrow(I P)+D I S P\) (extends sign bit) \\
When \((P F)=0:(\mid P) \leftarrow(I P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & \(\times\) \\
\hline 4 & 2 & 0 & & & & & & & & & & \\
\hline 16
4 & 2 & 0 & \begin{tabular}{l}
When \((O F)=1:(I P) \leftarrow(I P)+\) DISP (extends sign bit) \\
When \(\{O F)=0:(I P) \leftarrow(I P)+2\) (executes the next inst. \()\)
\end{tabular} & X & X & x & X & X & X & X & X & X \\
\hline 16
4 & 2
2 & 0
0 & \begin{tabular}{l}
When \((S F)=1:(I P) \leftarrow(I P)+\) DISP (extends sign bit) \\
When \((S F)=0:(P P) \leftarrow(I P)+2\) (executes the next inst.)
\end{tabular} & x & X & X & X & X & X & x & X & \(\times\) \\
\hline 16
4 & 2
2 & 0 & \begin{tabular}{l}
When \((Z F)=0:(I P) \leftarrow(I P)+\) DISP (extends sign bit) \\
When \((Z F)=1:(I P) \leftarrow(I P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline 16
4 & 2
2 & 0
0 & When (SF) \(\forall(O F)=0:(I P) \leftarrow(I P)+\) DISP (extends sign bit) When \((S F) \forall(O F)=1:(\mid P) \leftarrow(I P)+2\) (executes the next inst.) & X & X & X & X & X & X & X & X & X \\
\hline 16
4 & 2 & 0
0 & When \((S F) \forall(O F) \vee(Z F)=0:(I P) \leftarrow(I P)+\) DISP (extends sign bit) When \((S F) \forall(O F) \vee(Z F)=1:((P) \leftarrow(I P)+2\) (executes the next inst.) & X & X & X & X & X & X & X & X & X \\
\hline 16
4 & 2
2 & 0
0 & \begin{tabular}{l}
When \((C F)=0:(I P) \leftarrow(I P)+\) DISP (extends sign bit) \\
When \((C F)=1:(\mid P) \leftarrow(\mid P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline 16
4 & 2 & 0 & \begin{tabular}{l}
When \((C F) \vee(Z F)=0:(I P) \leftarrow(I P)+D I S P\) (extends sign bit) \\
When \((C F) \vee(Z F)=1:(I P) \leftarrow\langle(P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline 16
4 & 2
2 & 0 & \begin{tabular}{l}
When \((P F)=0:(I P) \leftarrow(I P)+\) DISP (extends sign bit) \\
When \((P F)=1:(\mid P) \leftarrow(I P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline 16
4 & 2 & 0 & \begin{tabular}{l}
When \((O F)=0:(I P) \leftarrow(I P)+\) DISP (extends sign bit) \\
When \((O F)=1:(I P) \leftarrow(I P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & x \\
\hline 16
4 & 2
2 & 0
0 & \begin{tabular}{l}
When \((S F)=0:(I P) \leftarrow(I P)+\) DISP (extends sign bit) \\
When \((S F)=1:(I P) \leftarrow(I P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline 17
5 & 2
2 & 0
0 & \[
\begin{aligned}
& (C X) \leftarrow(C X)-1 \\
& \text { When }(C X)=0:(\mid P) \leftarrow(I P)+D I S P \text { (extends sign bit) } \\
& \text { When }(C X)=1:(\mid P) \leftarrow(I P)+2 \text { (executes the next inst.) }
\end{aligned}
\] & X & X & X & X & X & X & X & X & X \\
\hline 18
6 & 2
2 & 0
0 & \begin{tabular}{l}
(CX) + (CX) -1 \\
When \((Z F)=1\) and \((C X) \neq 0:(I P) \leftarrow(I P)+\) DISP (extends sign bit) \\
When \((Z F)=0\) or \((C X)=0:(\mid P) \leftarrow(I P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline 19
5 & 2
2 & 0 & \begin{tabular}{l}
\((C X)+(C X)-1\) \\
When \((Z F)=0\) and \((C X) \neq 0:(I P) \leftarrow(\mid P)+D I S P\) (extends sign bit) \\
When \((Z F)=1\) or \((C X)=0:(I P) \leftarrow(I P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & X \\
\hline 18
6 & 2
2 & 0 & \begin{tabular}{l}
When \((C X)=0:(I P) \leftarrow(I P)+\) DISP (extends sign bit) \\
When \((C X)=1:(\mid P) \leftarrow(I P)+2\) (executes the next inst.)
\end{tabular} & X & X & X & X & X & X & X & X & x \\
\hline
\end{tabular}


Note 30: The preceding tables are summaries of details of the instructions of the M5L8086S. Basic instructions with variation are shown in brackets "[ ]" in the mnemonic column followed by the variations.
Instructions are from 1 to 6 bytes in length. Details of the first byte are given in the left half of the instruction code column, the second byte in the right half, the third byte below the first, the fourth byte below the second, the fifth byte below the third and the sixth byte below the fourth.
The hexadecimal column shows the value of the first byte of an instruction. When in has a single value the single value is shown. When it has a range of values, the range is shown.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Clock cycles} & \multirow[b]{2}{*}{Bytes in the code} & \multirow[b]{2}{*}{Bus cycles} & \multirow[b]{2}{*}{Function description} & \multicolumn{9}{|c|}{Flags} \\
\hline & & & & \(\stackrel{0}{\mathrm{~F}}\) & \(\stackrel{\text { D }}{ }\) & F & \(\stackrel{\text { T }}{ }\) & S & Z & \(\stackrel{A}{\text { a }}\) & \(\stackrel{P}{\text { F }}\) & \(\stackrel{\mathrm{C}}{\mathrm{F}}\) \\
\hline \[
\begin{aligned}
& 52 \\
& 51
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 5
\end{aligned}
\] & ```
When v = 0: Type = 3
When V = 1: Type = type (0~ 255)
    (SP)\leftarrow(SP)-2, ((SP)+1:(SP))\leftarrowFlag
    (IF)\leftarrow0, (TF)\leftarrow0, (SP)\leftarrow(SP)-2
    ((SP)+1:(SP))\leftarrow(CS), (CS)\leftarrow(type *4+2)
    (SP)\leftarrow(SP)-2,((SP)+1:(SP))\leftarrow(IP) (IP)\leftarrow(type *4)
``` & X & \(\times\) & 0 & 0 & X & X & X & X & X \\
\hline \[
\begin{gathered}
4 \\
53
\end{gathered}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& 5
\end{aligned}
\] & \[
\begin{aligned}
& \text { When }(O F)=0 \text { : No operation } \\
& \text { When (OF) }=1 \text { : } \\
& (S P) \leftarrow(S P)-2,((S P)+1:(S P)) \leftarrow \text { Flag } \\
& (I F) \leftarrow 0,(T F) \leftarrow 0 \\
& (S P) \leftarrow(S P)-2, \quad((S P)+1:(S P)) \leftarrow(C S) \\
& (S S) \leftarrow 12_{16} \\
& (S P) \leftarrow(S P)-2,((S P)+1: \\
& (I P) \leftarrow 10_{16}
\end{aligned}
\] & X & X & 0 & 0 & X & X & X & X & X \\
\hline 24 & 1 & 3 & ```
Return from interrupt routine
    \((\mathrm{P}) \leftarrow((\mathrm{SP})+1:(\mathrm{SP})), \quad(\mathrm{SP}) \leftarrow(\mathrm{SP})+2\)
    \((\mathrm{CS}) \leftarrow((\mathrm{SP})+1:(\mathrm{SP})), \quad(\mathrm{SP}) \leftarrow(\mathrm{SP})+2\)
        ( Flag \() \leftarrow((S P)+1:(S P)),(S P) \leftarrow(S P)+2\)
``` & \(\bigcirc\) & 0 & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & 0 \\
\hline 2 & 1 & 0 & (CF) \(\leftarrow 0\) & X & X & X & X & X & X & X & X & 0 \\
\hline 2 & 1 & 0 & \[
\begin{aligned}
& \text { When }(C F)=0:(C F) \leftarrow 1 \text { (complement } C F) \\
& \text { When }(C F)=1:(C F) \leftarrow 0
\end{aligned}
\] & X & X & X & \(\times\) & X & X & X & X & \(\bigcirc\) \\
\hline 2 & 1 & 0 & (CF) \(\leftarrow 1\) & X & X & X & X & X & X & X & X & 1 \\
\hline 2 & 1 & 0 & (DF) \(\leftarrow 0\) & X & 1 & X & X & X & X & X & X & X \\
\hline 2 & 1 & 0 & (DF) \(\leftarrow 1\) & X & 1 & X & X & X & X & X & X & \(\times\) \\
\hline 2 & 1 & 0 & (IF) \(\leftarrow 0\) & X & \(\times\) & 0 & X & X & X & X & X & X \\
\hline 2 & 1 & 0 & (IF) \(\leftarrow 1\) & X & X & 1 & X & X & X & X & X & X \\
\hline 2 & 1 & 0 & When this instruction is executed the CPU is put in the HALT state. An interrupt or RESET will take the CPU out of the HALT state. & X & X & X & X & X & X & X & X & X \\
\hline 3 & 1 & 0 & The CPU is kept in the wait state until the TEST pin is \(V_{\mathrm{OL}}\). When & X & X & X & X & X & X & X & X & X \\
\hline \[
\begin{gathered}
2 \\
8+E A
\end{gathered}
\] & \[
\begin{gathered}
2 \\
2-4
\end{gathered}
\] & \[
\begin{aligned}
& 0 \\
& 1
\end{aligned}
\] & AAA and BBB are not specified When MOD \(=11\) : No operation When MOD \(\neq 11:(\) DATA BUS \() \leftarrow(E A T)\) & X & X & X & X & X & X & X & X & \(\times\) \\
\hline 2 & 1 & 0 & When this is prefixed to an instruction, during the execution of the instruction a bus lock is output through the LOCK pin. & X & X & X & X & X & X & X & X & \(\times\) \\
\hline 3 & 1 & 0 & NO OPERATION & \(\times\) & X & X & X & X & X & X & X & X \\
\hline
\end{tabular}

\section*{SYMBOLS USED AND THEIR MEANING}
\begin{tabular}{|c|c|c|c|}
\hline Symbol & Contents & Symbol & Contents \\
\hline \(\mathrm{A}_{\mathrm{cc}}\) & Accumulator (AX, AL or AH) & LABEL & Label name \\
\hline ADOR & Memory address & \(\checkmark\) & Inclusive OR \\
\hline data & Immediate data (data which is part of the instruction) & \(\forall\) & Exclusive OR \\
\hline DISP & Displacement & \(\wedge\) & Logical AND \\
\hline d & When \(d=0\) source is REG, destination is EA (R/M) & - & Subtraction \\
\hline & When \(d=1\) source is EA (R/MO. destination is REG & + & Addition \\
\hline EA & Effective aqdress & * & Muttiplication \\
\hline EA1, EA2 & First effective address, second effective address & \(\div\) & Division \\
\hline Port & 1/0 port & \(\leftarrow\) & Direction of data transfer \\
\hline \(\mathrm{r} 1, \mathrm{r} 2\) & First register, second register & \(\leftrightarrow\) & Exchange of data \\
\hline SR & Segment register code & ( ) & Contents of register or memory \\
\hline Seg & Segment register (CS, DS, SS and ES) & v1:v2 & Pair of register or data treated as one unit \\
\hline W & When 0: byte processing When 1: word processing & \(\times\) & Does not affect the flag or instruction \\
\hline -L & Suffix indicating low-order 8 bits & \(\bigcirc\) & Flag may be changed by the instruction \\
\hline - H & Suffix indicating high-order 8 bits & \(\triangle\) & Flag is undefined after execution of the instruction \\
\hline DEST & Transfer address (Destination address) & FR & Flag register \\
\hline
\end{tabular}

\section*{ADDRESSING MODE AND REGISTER}

\section*{1. Instruction Format}


Table 1 EA Determination based on R/M and MOD
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{} & \multicolumn{3}{|c|}{Memory mode} & \multicolumn{2}{|l|}{Register mode} \\
\hline & \multicolumn{3}{|c|}{Calculation for EA (effective address)} & \multicolumn{2}{|c|}{11} \\
\hline & 00 & 01 & 10 & \(W=0\) & \(W=1\) \\
\hline 000 & \((\mathrm{BX})+(\mathrm{SI})\) & \((B X)+(S I)+D 8\) & \((B X)+(S I)+\) D16 & AL & \(A X\) \\
\hline 0 & \((B X)+(D I)\) & \((\mathrm{BX})+(\mathrm{DI})+\mathrm{D8}\) & \((\mathrm{BX})+(\mathrm{DI})+\mathrm{D} 16\) & CL & CX \\
\hline 010 & \((\mathrm{BP})+(\mathrm{SI})\) & \((\mathrm{BP})+(\mathrm{SI})+\mathrm{D} 8\) & \((\mathrm{BP})+(\mathrm{SI})+\mathrm{D} 16\) & DL & DX \\
\hline 011 & \((\mathrm{BP})+(\mathrm{DI})\) & \((\mathrm{BP})+(\mathrm{DI})+\mathrm{D} 8\) & \((\mathrm{BP})+(\mathrm{DI})+\mathrm{D} 16\) & BL & BX \\
\hline 100 & (SI) & (SI)+D8 & \((\mathrm{SI})+\mathrm{D} 16\) & AH & SP \\
\hline 101 & (DI) & (DI) + D8 & (DI) + D16 & CH & BP \\
\hline 110 & Direct address & \((\mathrm{BP})+\mathrm{D8}\) & (BP) + D16 & DH & SI \\
\hline \(\begin{array}{lll}1 & 1 & 1\end{array}\) & (BX) & \((\mathrm{BX})+\mathrm{D8}\) & \((B X)+\) D16 & BH & DI \\
\hline
\end{tabular}

Note 31: D8: 8-bit displacement variable, D16: 16 -bit displacement variable

Table 2 Register code
\begin{tabular}{|ccc|c|c|}
\hline \multicolumn{2}{|c|}{ REG } & \(W=0\) & \(W=1\) \\
\hline 0 & 0 & 0 & AL & AX \\
\hline 0 & 0 & 1 & CL & CX \\
\hline 0 & 1 & 0 & DL & DX \\
\hline 0 & 1 & 1 & BL & BX \\
\hline 1 & 0 & 0 & AH & SP \\
\hline 1 & 0 & 1 & CH & BP \\
\hline 1 & 1 & 0 & DH & SI \\
\hline 1 & 1 & 1 & BH & DI \\
\hline
\end{tabular}

Segment override prefix
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & SR & 1 & 1 & 0 \\
\hline
\end{tabular}

Segment register code
\begin{tabular}{|c|c|c|}
\hline SR & SEG \\
\hline 0 & 0 & ES \\
0 & 1 & CS \\
1 & 0 & SS \\
1 & 1 & DS \\
\hline
\end{tabular}

\section*{2. Effective Address (EA) Calculation Time}
\begin{tabular}{|c|c|c|}
\hline EA configuration & Segment register used & Computing time \\
\hline Displacement only Direct address & DS & 6 (clocks) \\
\hline \begin{tabular}{lc} 
Base or index register & BP \\
\(\mathrm{BX}, \mathrm{SI}, \mathrm{DI}\)
\end{tabular} & \[
\begin{aligned}
& \text { SS } \\
& \text { DS }
\end{aligned}
\] & 5 \\
\hline \begin{tabular}{rr} 
Displacement + base or index register & \((B P+D 8\) or D 16\()\) \\
\((\mathrm{BX}+\mathrm{D} 8\) or \(\mathrm{D} 16, \mathrm{~S} 1+\mathrm{D} 8\) or \(\mathrm{D} 16, \mathrm{D} 1+\mathrm{D} 8\) or D 16\()\)
\end{tabular} & \[
\begin{aligned}
& \hline \text { SS } \\
& \mathrm{DS}
\end{aligned}
\] & 9 \\
\hline \[
\begin{array}{ll}
\text { Base register + index register } & \mathrm{BP}+\mathrm{DI} \\
& \mathrm{BX}+\mathrm{SI} \\
& \mathrm{BP}+\mathrm{SI} \\
& B X+\mathrm{DI}
\end{array}
\] & \[
\begin{aligned}
& \text { SS } \\
& \text { DS } \\
& \text { SS } \\
& \text { DS }
\end{aligned}
\] & 7
8 \\
\hline \begin{tabular}{ll} 
Displacement + base register + index register & \(B P+D I+D 8\) or \(D 16\) \\
& \(B X+S I+D 8\) or \(D 16\) \\
& \(B P+S I+D 8\) or \(D 16\) \\
\(B X+D I+D 8\) or \(D 16\)
\end{tabular} & \[
\begin{aligned}
& \text { SS } \\
& \text { DS } \\
& \text { SS } \\
& \text { DS }
\end{aligned}
\] & 11
12 \\
\hline
\end{tabular}

Note 32: When the segment override prefix is used the segment register used (column 2) is changed to the segment register specified by \(|0| 0|1| S R|1| 1|0|\) and 2 clock cycles must be added to the time (column 3 ) above.

\section*{3. Flag Register}


High-order 8 bits
Low-order 8 bits
Table 3 Flag code and name
\begin{tabular}{ll} 
OF : overflow flag & When an arithmetic overfiow occurs, when 2 operands are exclusive ORed up to the high-order bit and the high-order bit \\
Dit is 1 , OF is set. \\
DF : direction flag & \\
IF : interrupt enable flag & \\
TF : trap flag & When the high-order bit is \(1 . \mathrm{SF}\) is set. \\
SF : sign flag & When the result is zero, ZF is set. \\
ZF : zero flag & When there is a borrow from the low-order 4 bits. AF is set. \\
AF : auxifiary flag & When the number of 1 's in the low-order 8 bits is even, PF is set. \\
PF : parity flag & When a carry is generated from the high-order bit, CF is set. \\
CF : carry flag &
\end{tabular}

8086 INSTRUCTION SET MATRIX
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline \mathrm{D}_{7} \sim \mathrm{D}_{4} \\
\mathrm{Hex}_{3} \text { nodecimat } \\
\mathrm{D}_{3} \text { notation } \\
\sim \mathrm{D}_{0}
\end{array}
\]}} & 0000 & 0001 & 0010 & 0011 & 0100 & 0101 & 0110 & 0111 & 1000 & 1001 & 1010 & 1011 & 1100 & 1101 & 1110 & 1111 \\
\hline & & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 0000 & 0 & \[
\begin{aligned}
& \text { ADD } \\
& \text { b, ear }
\end{aligned}
\] & \[
\begin{aligned}
& A D C \\
& b, \text { ear }
\end{aligned}
\] & \[
\begin{aligned}
& \text { AND } \\
& \text { b, ear }
\end{aligned}
\] & \[
\begin{aligned}
& \text { XOR } \\
& \text { b, ear }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{INC} \\
& \mathrm{AX}
\end{aligned}
\] & \[
\begin{gathered}
\text { PUSH } \\
\text { AX }
\end{gathered}
\] & - & JO & \multirow{4}{*}{\[
\begin{gathered}
\text { See } \\
\text { table } \\
\text { below }
\end{gathered}
\]} & NOP & \[
\begin{gathered}
\mathrm{MOV} \\
\mathrm{AL} \mathrm{~m}
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { MOV } \\
\text { AL }
\end{array}
\] & - & \multirow{4}{*}{See table below} & \begin{tabular}{l}
LOOPNZ \\
/LOOPNE
\end{tabular} & LOCK \\
\hline 0001 & 1 & \[
\begin{array}{|c}
\mathrm{ADD} \\
\mathrm{w}, \text { ear }
\end{array}
\] & \[
\begin{gathered}
\text { ADC } \\
\text { w, ear }
\end{gathered}
\] & \[
\begin{aligned}
& \text { AND } \\
& \text { w, ear }
\end{aligned}
\] & \[
\begin{aligned}
& \text { XOR } \\
& \text { w, ear }
\end{aligned}
\] & \[
\begin{gathered}
\text { INC } \\
C X
\end{gathered}
\] & \[
\left\lvert\, \begin{aligned}
& \text { PUSH } \\
& \text { CX }
\end{aligned}\right.
\] & - & JNO & & \[
\begin{array}{|c|}
\mathrm{XCHG} \\
\mathrm{CX}
\end{array}
\] & \[
\begin{gathered}
\mathrm{MOV} \\
\mathrm{AX} \mathrm{~m}
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { CL↔i }
\end{aligned}
\] & - & & \begin{tabular}{l}
LOOPZ \\
LOOPE
\end{tabular} & - \\
\hline 0010 & 2 & \[
\underset{\mathrm{b}, \mathrm{rea}}{\mathrm{ADDD}}
\] & \[
\underset{\mathrm{b}, \mathrm{rea}}{\mathrm{ADC}}
\] & \[
\begin{aligned}
& \text { AND } \\
& \mathrm{b}, \text { rea }
\end{aligned}
\] & \[
\begin{aligned}
& \text { XOR } \\
& \text { b, rea }
\end{aligned}
\] & \[
\begin{aligned}
& \text { INC } \\
& \text { DX }
\end{aligned}
\] & \[
\begin{gathered}
\text { PUSH } \\
\text { DX }
\end{gathered}
\] & - & JB/ JNAE & & \[
\begin{array}{|c|}
\mathrm{XCHG} \\
\mathrm{DX}
\end{array}
\] & \[
\begin{gathered}
\mathrm{MOV} \\
\mathrm{AL} \leftarrow \mathrm{~m}
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { DL }
\end{aligned}
\] & \[
\left\lvert\, \begin{gathered}
R E T \\
(i+S P)
\end{gathered}\right.
\] & & LOOP & \[
\begin{aligned}
& \text { REP } \\
& z=0
\end{aligned}
\] \\
\hline 0011 & 3 & \[
\begin{array}{|c}
\hline \text { ADD } \\
\text { w, rea }
\end{array}
\] & \[
\begin{gathered}
\text { ADC } \\
w, \text { rea }
\end{gathered}
\] & AND w, rea & \[
\begin{aligned}
& \text { XOR } \\
& \text { w, rea }
\end{aligned}
\] & \[
\begin{aligned}
& \text { INC } \\
& \mathrm{RX}
\end{aligned}
\] & \[
\begin{aligned}
& \text { PUSH } \\
& \text { BX }
\end{aligned}
\] & - & JNB JAE & & \[
\begin{array}{|c}
\mathrm{XCHG} \\
\mathrm{BX}
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { MOV } \\
A X \leftarrow \mathrm{~m}
\end{array}
\] & \[
\begin{gathered}
\mathrm{MOV} \\
\mathrm{BL} \leftarrow \mathrm{i}
\end{gathered}
\] & RET & & JCXZ & \[
\begin{aligned}
& \text { REP } \\
& z=1
\end{aligned}
\] \\
\hline 0100 & 4 & \[
\begin{aligned}
& \text { ADD } \\
& \mathrm{b}, \mathrm{ia}
\end{aligned}
\] & \[
\begin{gathered}
\text { ADC } \\
b, i
\end{gathered}
\] & \[
\begin{gathered}
\text { AND } \\
b, i
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{XOR} \\
\mathrm{~b}, \mathrm{i}
\end{gathered}
\] & \[
\begin{aligned}
& \text { INC } \\
& \text { SP }
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline \text { PUSH } \\
\text { SP }
\end{array}
\] & - & \[
\begin{aligned}
& J E / \\
& J Z
\end{aligned}
\] & \[
\begin{aligned}
& \text { TEST } \\
& \text { b, ea }
\end{aligned}
\] & \[
\begin{array}{|c}
\hline \mathrm{XCHG} \\
\mathrm{SP}
\end{array}
\] & \[
\begin{gathered}
\text { MOVS } \\
\mathrm{b}
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { AHセi }
\end{aligned}
\] & LES & AAM & \(\stackrel{1 N}{\text { b }}\) & HLT \\
\hline 0101 & 5 & \[
\begin{aligned}
& \text { ADD } \\
& \mathrm{w}, \mathrm{ia}
\end{aligned}
\] & \[
\begin{gathered}
A D C \\
w, i
\end{gathered}
\] & AND w, i & \[
\begin{gathered}
\text { XOR } \\
w, i
\end{gathered}
\] & \[
\begin{aligned}
& \text { INC } \\
& B P
\end{aligned}
\] & \[
\begin{gathered}
\text { PUSH } \\
\mathrm{BP}
\end{gathered}
\] & - & \[
\begin{aligned}
& \text { JNE/ } \\
& \text { JNZ }
\end{aligned}
\] & \[
\begin{aligned}
& \text { TEST } \\
& w, \text { ea }
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{XCHG} \\
\mathrm{BP}
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Movs } \\
\mathrm{w}
\end{array}
\] & \[
\begin{array}{|c|}
\mathrm{MOV} \\
\mathrm{CH} \leftarrow \mathrm{i}
\end{array}
\] & LDS & AAD & IN & CMC \\
\hline 0110 & 6 & \[
\begin{array}{|c|}
\hline \text { PUSH } \\
\text { ES }
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { PUSH } \\
\text { SS }
\end{array}
\] & \[
\begin{gathered}
\text { SEG } \\
\text { ES }
\end{gathered}
\] & \[
\begin{gathered}
\text { SEG } \\
\text { SS }
\end{gathered}
\] & \[
\begin{gathered}
\text { INC } \\
\text { SI }
\end{gathered}
\] & \[
\begin{gathered}
\text { PUSH } \\
\text { SI }
\end{gathered}
\] & - & JBE/ JNA & \[
\begin{array}{|c}
\mathrm{XCHG} \\
\mathrm{~b}, \text { ea }
\end{array}
\] & \[
\begin{array}{|c|}
\hline \mathrm{XCHG} \\
\mathrm{SI}
\end{array}
\] & \[
\underset{\mathrm{b}}{\mathrm{CMPS}}
\] & \[
\begin{aligned}
& \mathrm{MOV} \\
& \mathrm{DH} \mathrm{i}
\end{aligned}
\] & MOV
b,ea,i & - & \[
\begin{gathered}
\text { OUT } \\
\mathrm{b}
\end{gathered}
\] & \multirow[b]{2}{*}{See table below} \\
\hline 0111 & 7 & \[
\begin{gathered}
\text { POP } \\
\text { ES }
\end{gathered}
\] & \[
\begin{aligned}
& \text { POP } \\
& \text { SS }
\end{aligned}
\] & DAA & AAA & \[
\begin{gathered}
\text { INC } \\
\text { DI }
\end{gathered}
\] & \[
\begin{array}{|c|}
\text { PUSH } \\
\text { DI }
\end{array}
\] & - & JNBE/ JA & \[
\begin{aligned}
& \text { XCHG } \\
& \text { w, ea }
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline \mathrm{XCHG} \\
\mathrm{DI}
\end{array}
\] & \[
\begin{gathered}
\text { CMPS } \\
\mathrm{w}
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{MOV} \\
& \mathrm{BH} \leftarrow \mathrm{i}
\end{aligned}
\] & MOV w,ea, i & XLAT & \[
\underset{\text { w }}{\text { OUT }}
\] & \\
\hline 1000 & 8 & \[
\begin{aligned}
& \text { OR } \\
& \mathrm{b}, \text { ear }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SBB } \\
& b, \text { ear }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SUB } \\
& \text { b, ear }
\end{aligned}
\] & \[
\begin{aligned}
& \text { CMP } \\
& \text { b, ear }
\end{aligned}
\] & \[
\begin{gathered}
\text { DEC } \\
\text { AX }
\end{gathered}
\] & \[
\begin{aligned}
& \text { POP } \\
& \text { AX }
\end{aligned}
\] & - & JS & MOV b, ear & CBW & \[
\begin{aligned}
& \text { TEST } \\
& \mathrm{b}, \mathrm{i}, \mathrm{a}
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& A X \leftarrow i
\end{aligned}
\] & - & \[
\begin{gathered}
\text { ESC } \\
0
\end{gathered}
\] & \[
\begin{gathered}
\text { CALL } \\
d
\end{gathered}
\] & CLC \\
\hline 1001 & 9 & \[
\begin{aligned}
& \text { OR } \\
& \text { w, ear }
\end{aligned}
\] & \[
\begin{array}{|c}
\text { SBB } \\
\text { w, ear }
\end{array}
\] & \[
\begin{array}{|c}
\text { SUB } \\
\text { w, ear }
\end{array}
\] & \[
\begin{aligned}
& \text { CMP } \\
& \text { w, ear }
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{DEC} \\
\mathrm{CX}
\end{gathered}
\] & \[
\begin{aligned}
& \text { POP } \\
& \text { CX }
\end{aligned}
\] & - & JNS & \[
\begin{aligned}
& \text { Mov } \\
& \text { w, ear }
\end{aligned}
\] & CWD & \[
\begin{array}{l|}
\hline \text { TEST } \\
\text { W, }, \mathrm{a}, \mathrm{a}
\end{array}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{CX} \mathrm{\leftarrow i}
\end{aligned}
\] & - & \[
\begin{gathered}
\text { ESC } \\
1
\end{gathered}
\] & \[
\underset{d}{J M P}
\] & STC \\
\hline 1010 & A & \[
\begin{aligned}
& \mathrm{OR} \\
& \mathrm{~b}, \mathrm{rea}
\end{aligned}
\] & \[
\begin{aligned}
& \text { SBB } \\
& \mathrm{b}, \mathrm{rea}
\end{aligned}
\] & \[
\begin{aligned}
& \text { SUB } \\
& b, r e a
\end{aligned}
\] & \[
\begin{aligned}
& \text { CMP } \\
& \text { b, rea }
\end{aligned}
\] & \[
\begin{gathered}
\text { DEC } \\
\text { DX }
\end{gathered}
\] & \[
D X
\] & - & \[
\begin{aligned}
& \text { JP/ } \\
& \text { JPE }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MOV } \\
& b, \text { rea }
\end{aligned}
\] & \[
\begin{gathered}
\text { CALL } \\
\mathrm{I}, \mathrm{~d}
\end{gathered}
\] & \[
\begin{gathered}
\text { STOS } \\
b
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \mathrm{DX} \leftarrow i
\end{aligned}
\] & \[
\left|\begin{array}{c}
R E T \\
\text { R }, ~(i+S P)
\end{array}\right|
\] & \[
\begin{gathered}
\text { ESC } \\
2
\end{gathered}
\] & \[
\begin{aligned}
& \text { JMP } \\
& \text { I, d }
\end{aligned}
\] & CLI \\
\hline 1011 & B & \[
\begin{gathered}
\text { OR } \\
\text { w, rea }
\end{gathered}
\] & \[
\begin{gathered}
\text { SBB } \\
\text { w, rea }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { SUB } \\
\text { w, rea }
\end{array}
\] & \[
\begin{aligned}
& \text { CMP } \\
& \text { w, rea }
\end{aligned}
\] & \[
\begin{gathered}
\text { DEC } \\
\text { BX }
\end{gathered}
\] & \[
\begin{aligned}
& \text { POP } \\
& \text { BX }
\end{aligned}
\] & - & \[
\begin{gathered}
\text { JNP/ } \\
\text { JPO }
\end{gathered}
\] & \[
\begin{gathered}
\text { MOV } \\
\text { w, rea }
\end{gathered}
\] & WAIT & \[
\begin{gathered}
\text { STOS } \\
w
\end{gathered}
\] & \[
\begin{aligned}
& \text { MOV } \\
& B X \leftarrow i
\end{aligned}
\] & \[
\begin{gathered}
\text { RET } \\
\text { I }
\end{gathered}
\] & \[
\begin{gathered}
\text { ESC } \\
3
\end{gathered}
\] & \[
\begin{aligned}
& \text { JMP } \\
& \text { si,d }
\end{aligned}
\] & STI \\
\hline 1100 & C & \[
\begin{aligned}
& \mathrm{OR} \\
& \mathrm{~b}, \mathrm{i}
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{SBB} \\
\mathrm{~b}, \mathrm{i}
\end{gathered}
\] & \[
\begin{gathered}
\text { SUB } \\
b, i
\end{gathered}
\] & \[
\underset{b, i}{C M P}
\] & \[
\begin{gathered}
\text { DEC } \\
\text { SP }
\end{gathered}
\] & \[
\begin{aligned}
& \text { POP } \\
& \text { SP }
\end{aligned}
\] & - & \[
\begin{aligned}
& \mathrm{JL} / \\
& \text { JNGE }
\end{aligned}
\] & MOV easr & PUSHF & \[
\begin{array}{|c|}
\hline \text { LODS } \\
b
\end{array}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { SP↔i }
\end{aligned}
\] & \[
\begin{gathered}
\text { INT } \\
\text { type } 3
\end{gathered}
\] & \[
{ }_{4}^{\text {ESC }}
\] & \[
\underset{b, v=1}{\mathbb{N}}
\] & OLD \\
\hline 1101 & D & \[
\begin{aligned}
& \mathrm{OR} \\
& \mathrm{w}, \mathrm{i}
\end{aligned}
\] & \[
\begin{gathered}
\text { SBB } \\
w, i
\end{gathered}
\] & \[
\begin{aligned}
& \text { sub } \\
& \mathrm{w}, \mathrm{i}
\end{aligned}
\] & \[
\begin{aligned}
& \text { CMP } \\
& w, i
\end{aligned}
\] & DEC BP & \[
\begin{aligned}
& \text { POP } \\
& \text { BP }
\end{aligned}
\] & - & \[
\begin{aligned}
& \text { JNL/ } \\
& \text { JGE }
\end{aligned}
\] & LEA & POPF & \[
\begin{gathered}
\text { LODS } \\
w
\end{gathered}
\] & \begin{tabular}{l}
MOV \\
BP \(\leftarrow\)
\end{tabular} & \[
\begin{gathered}
\text { INT } \\
(\text { any })
\end{gathered}
\] & \[
\begin{gathered}
\text { ESC } \\
5
\end{gathered}
\] & \[
\underset{w, v=1}{\mathbb{N}}
\] & STD \\
\hline 1110 & E & \[
\begin{array}{|c}
\text { PUSH } \\
\text { OS }
\end{array}
\] & \[
\begin{array}{|l|}
\hline \text { PUSH } \\
\text { DS }
\end{array}
\] & \[
\begin{gathered}
\text { SEG } \\
\text { CS }
\end{gathered}
\] & \[
\begin{gathered}
\text { SEG } \\
\text { DS }
\end{gathered}
\] & \[
\begin{gathered}
\text { DEC } \\
\text { SI }
\end{gathered}
\] & \[
\begin{gathered}
\text { POP } \\
\text { SI }
\end{gathered}
\] & - & JLE / JNG & \[
\begin{gathered}
\text { MOV } \\
\text { srea }
\end{gathered}
\] & SAHF & \[
\begin{array}{|c|}
\hline \text { SCAS } \\
b
\end{array}
\] & \[
\begin{aligned}
& \text { MOV } \\
& \text { SIヶi }
\end{aligned}
\] & INTO & \[
\begin{gathered}
\text { ESC } \\
6
\end{gathered}
\] & \[
\left|\begin{array}{c}
\text { OUT } \\
b, v=1
\end{array}\right|
\] & See \\
\hline 1111 & F & - & \[
\begin{gathered}
\text { POP } \\
\text { DS }
\end{gathered}
\] & DAS & AAS & \[
\begin{gathered}
\text { DEC } \\
\text { DI }
\end{gathered}
\] & \[
\begin{gathered}
\text { POP } \\
\text { DI }
\end{gathered}
\] & - & \[
\begin{gathered}
\text { JNLE } \\
/ J G
\end{gathered}
\] & \[
\begin{aligned}
& \text { POP } \\
& \text { өa }
\end{aligned}
\] & LAHF & \[
\underset{w}{\operatorname{scAS}}
\] & \[
\begin{aligned}
& \mathrm{MOV} \\
& \mathrm{DI} \leftarrow \mathrm{i}
\end{aligned}
\] & IRET & \[
\begin{gathered}
\text { ESC } \\
7
\end{gathered}
\] & \[
\begin{gathered}
\text { OUT } \\
w, v=1
\end{gathered}
\] & below \\
\hline
\end{tabular}

TABLE GROUP INSTRUCTION CODE LIST
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline mod \(\square \mathrm{r} / \mathrm{m}\) & 0000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline immed & ADD & OR & ADC & SBB & AND & SUB & XOR & CMP \\
\hline Shift & ROL & ROR & RCL & RCR & \begin{tabular}{c} 
SHL/ \\
SAL
\end{tabular} & SHR & - & SAR \\
\hline Grp 1 & TEST & - & NOT & NEG & MUL & IMUL & DIV & IDIV \\
\hline Grp 2 & INC & DEC & \begin{tabular}{c} 
CALL \\
id
\end{tabular} & \begin{tabular}{c} 
CALL \\
I, id
\end{tabular} & \begin{tabular}{c} 
J' 1P \\
d
\end{tabular} & \begin{tabular}{c} 
JMP \\
I, id
\end{tabular} & PUSH & - \\
\hline
\end{tabular}

Note 33: Special symbols used only in the "Instruction set matrix" and the "Group Instruction Code List"
\(E A \Rightarrow\) effective address (including register mode), REG \(<\) register
easr: \((E A) \leftarrow(S R)\)
i : immediate data
ia : immediate data and accumulator
id : indirect address
is : immediate srea: \((\mathrm{SR}) \leftarrow(\mathrm{EA})\)
exter sign \(v\) : variable
\(z \quad: z\) bit
1 : segment is included in \(\leftarrow\) : shows direction of transfer. the jump
m : memory

OCTAL LATCH

\section*{DESCRIPTION}

The M5L8282P and M5L8283P are semiconductor integrated circuits consisting of sets of eight 3 -state latches for use with various types of microprocessors.

\section*{FEATURES}
- 3-state, high-fanout output
\(\ldots . . . . . . . . . . . . . . . .\left(I_{\mathrm{OL}}=32 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}\right)\)
- Pin and electrical compatibility with the Intel 8282 and 8283

\section*{APPLICATION}

Data latches for various microcomputer systems

\section*{FUNCTION}

The M5L8282P and M5L8283P are latches with noninverted and inverted outputs, respectively.

When the strobe input STB is high, the data inputs \(\mathrm{DI}_{0}\) \(\sim \mathrm{DI}_{7}\) are passed through the data outputs \(\mathrm{DO}_{0} \sim \mathrm{DO}_{7}\) (M5L8282P) or to the data outputs \(\overline{\mathrm{DO}_{0}} \sim \overline{\mathrm{DO}_{7}}\) (M5L8283P), changes in the \(D I_{0} \sim \mathrm{DI}_{7}\) signals being reflected in the data outputs.

If the STB is changed from high to low, the data \(\mathrm{DI}_{0} \sim\) \(\mathrm{DI}_{7}\) just before the change is latched. If the DI data is changed while STB is low, this change is not reflected in the data outputs.

When \(\overline{O E}\) is made high, all the data outputs go into the high-impedance state, the data latched prior to \(\overline{\mathrm{OE}}\) going high being held.


\title{
MITSUBISHI BIPOLAR DIGITAL ICs M5L8282P/M5L8283P
}

OCTAL LATCH

ABSOLUTE MAXIMUM RATINGS \(\left\langle\mathrm{T}_{\mathrm{a}}=\sim \sim 75^{\circ} \mathrm{C}\right.\), unless otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {cc }}\) & Supply voltage & & \(-0.5 \sim+7\) & V \\
\hline \(V_{1}\) & Input voltage & & \(-0.5 \sim+5.5\) & \(\checkmark\) \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & \(-0.5-V_{C C}\) & V \\
\hline Topr & Operating free-air temperature range & & \(0 \sim+75\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-65 \sim+150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(T_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\), unless otherwise noted \()\)
\begin{tabular}{|l|l|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multicolumn{2}{|c|}{ Parameter } & \multicolumn{3}{c|}{ Limits } & \multirow{2}{*}{ Unit } \\
\cline { 3 - 6 } & \multicolumn{2}{|c|}{} & Min & Nom & Max & \\
\hline\(V_{C C}\) & Supply voltage & 4.5 & 5 & 5.5 & V \\
\hline IOH \(_{\text {OH }}\) & High-level output current & \(V_{O H} \geqq 2.4 \mathrm{~V}\) & 0 & & -5 & mA \\
\hline IOL & Low-level output current & \(V_{O L} \leqq 0.45 \mathrm{~V}\) & 0 & & 32 & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{T}_{\mathrm{a}}=\sim \sim 75^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits'} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & & 2 & & & \(\checkmark\) \\
\hline \(V_{\text {IL }}\) & Low-level input voltage. & & . & & 0.8 & V \\
\hline \(\mathrm{V}_{10}\) & Input clamp voitage & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}, 1_{1 C}=-5 \mathrm{~mA}\) & & & -1 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-level output voltage & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}\) & 2.4 & & & V \\
\hline \(\mathrm{V}_{\text {OL }}\) & Low-level output voltage & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}\) & . & & 0.45 & V \\
\hline 1 OZH & Off-state output current, high-level applied to the output & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=2 \mathrm{~V}, \mathrm{~V}_{0}=5.25 \mathrm{~V}\) & & & 50 & \(\mu \mathrm{A}\) \\
\hline Iozl & Off-state output current, low-level applied to the output & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=2 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}\) & & & -50 & \(\mu \mathrm{A}\) \\
\hline \(I_{\text {IH }}\) & High-level input current & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=5.25 \mathrm{~V}\) & & & 50 & \(\mu \mathrm{A}\) \\
\hline 1 l L & Low-level input current & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=0.45 \mathrm{~V}\) & & & -0.2 & mA \\
\hline 1 CO & Supply current & \(V_{C C}=5.5 \mathrm{~V}\) & & & 160 & mA \\
\hline CIN & Input capacitance & \[
\begin{aligned}
& F=1 \mathrm{MHZ}, V_{B I A S}=2.5 \mathrm{~V} \\
& V_{C C}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}
\end{aligned}
\] & & & 12 & pF \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS \(\left(\mathrm{v}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multirow{3}{*}{Parameter} & \multirow{3}{*}{Alternate symbol} & \multirow{3}{*}{Test conditions} & \multicolumn{3}{|c|}{M5L8282 P} & \multicolumn{3}{|c|}{M5L8283P} & \multirow{3}{*}{Unit} \\
\hline & & & & \multicolumn{3}{|c|}{Limits} & \multicolumn{3}{|c|}{Limits} & \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & \\
\hline \(t_{\text {PLH }}\) \(\mathrm{t}_{\mathrm{PHL}}\) & Propagation time from DI input to DO or DO for low-to-high or high-to-low change & Tivov & \multirow{4}{*}{(Note 2)} & 5 & & 30 & 5 & & 22 & ns \\
\hline \(t_{\text {PLH }}\) \(\mathrm{t}_{\mathrm{PHL}}\) & Propagation time from STB input to DO or \(\overline{\mathrm{DO}}\) for low-to-high and high-to-low change & Tshov & & 10 & & 45 & 10 & & 40 & ns \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PZH}} \\
& \mathrm{t}_{\mathrm{PZL}}
\end{aligned}
\] & Propagation time from \(\overline{O E}\) input to \(D O\) or \(\overline{\text { DO }}\) output when output is enabled & Telov & & 10 & & 30 & 10 & & 30 & ns \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PHZ}} \\
& \mathrm{t}_{\mathrm{PLLZ}}
\end{aligned}
\] & Propagation time from \(\overline{O E}\) input to DO or DO output when the output is disabled & \(\mathrm{T}_{\text {EHOV }}\) & & 5 & & 18 & 5 & & 18 & ns \\
\hline \(t_{r}\) & Output risetime & ToLoh & \[
\begin{aligned}
& \text { From } 0.8 \mathrm{~V} \\
& \text { to } 2 \mathrm{~V}
\end{aligned}
\] & & & 20 & & & 20 & ns \\
\hline \(\mathrm{tf}^{\text {f }}\) & Output fall time & Tohol & From 2 V to 0.8 V & & & 12 & & & 12 & ns \\
\hline
\end{tabular}

TIMING REQUIREMENTS \(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternate symbol} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{\text {w(STBH }}\) & Strobe STB high pulse width & TSHSL & & 15 & & & ns \\
\hline \(t_{\text {su }}\) & Strobe STB setup time for \(\mathrm{Dl}_{0} \sim \mathrm{DI}_{7}\) & TIVSL & & 0 & & & ns \\
\hline th & STB hold time for \(\mathrm{DI}_{0} \sim \mathrm{DI} 7\) & TSLIX & & 25 & & & ns \\
\hline \(t_{r}\) & Input rise time & TILIH & From 0.8 V to 2 V & & & 20 & ns \\
\hline \(\mathrm{tf}_{f}\) & Input falltime & TILIH & From 2V to 0.8 V & & & 12 & ns \\
\hline
\end{tabular}

Note 2. Test Circuit


TIMING DIAGRAM (Reference voltage \(=1.5 \mathrm{~V}\) )


\section*{PRECAUTIONS FOR USE}

Care should be taken to accommodate the glitch that is generated when STB goes from low to high with the output low for the M5L8283P.

OCTAL LATCH

\section*{APPLICATION EXAMPLES}
(1) Use in the maximum mode

(2) Use in the minimum mode

* : Option

Required when the number of devices
driving the bus increases

\title{
MITSUBISHI BIPOLAR DIGITAL ICs \\ M5L8284P
}

\section*{CLOCK GENERATOR AND DRIVER FOR 8086, 8088, 8089 PROCESSORS}

\section*{DESCRIPTION}

The M5L8284P is a semiconductor integrated circuit consisting of a clock generator for use with the 8086 and 8088 16-bit microprocessors.

It has a synchronous delay circuit and synchronous reset circuit capable of controlling two Multibus (Intel trade mark) circuits.

\section*{FEATURES}
- Stable, crystal controlled output frequency
- Synchronous operation of several M5L8284Ps is possible
- External clock input
- By means of an external capacitor and resistance a power-on reset signal can be generated
- Pin and electrical compatibility with the Intel 8284

\section*{APPLICATION}

Clock driver and generators for the 8086 or 8088.

\section*{FUNCTION}

The M5L8284P is a clock generator/driver for the 8086, 8088 or 8089 processors.

Internally the crystal oscillator signal is divided by three to provide the clock output CLK, and by two to provide the peripheral clock output PCLK. In addition, a reset circuit and ready circuit are provided to ensure synchronization to the CLK signal.

The reset input \(\overline{\mathrm{RES}}\) is used to generate the reset output \(\overline{\text { RESET }}\) as the CPU reset signal synced to the CLK signal. \(A\) Schmitt trigger circuit is used at the input side.

Thus, a reset signal can be output at power on by connecting a capacitor and resistor to the \(\overline{\mathrm{RES}}\) input.
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{PIN CONFIGURATION (TOP VIEW)} \\
\hline \[
\begin{gathered}
\text { Clock } \\
\text { SNCCHRONZAINN } \\
\text { INPUT CSYNC } \rightarrow+1
\end{gathered}
\] & \multirow[b]{9}{*}{} & \(18 . \mathrm{V}_{C C}(5 \mathrm{~V})\) \\
\hline CLOCR OUTPUL PCLK & & \(17 . x_{1}\) CrYStal terminal 1 \\
\hline \[
\begin{aligned}
& \text { ADDRESS ENABIE } \\
& \text { INPUT } 1 \\
& \hline \text { AEN 1 }
\end{aligned} \rightarrow 3
\] & & 16) \(\times 2\) Chystal terminal 2 \\
\hline READY INPUT 1 ROY \(1 \rightarrow 4\) & & 15 NC \\
\hline Ready outrut ready - 5 & & 14. \(\leftarrow E F / \begin{aligned} & \text { EXTERNAL } \\ & \text { CLOCK INPUT }\end{aligned}\) \\
\hline READY INPUT 2 RDY \(2 \rightarrow 6\) & &  \\
\hline \[
\begin{array}{ll}
\text { ADDRESS ENABLLE } \\
\text { INNUT } 2
\end{array} \overline{\mathrm{AEN2}} \rightarrow 7
\] & & 12 \(\rightarrow\) OSC osclilator. \\
\hline CLOCK CLK \(\leftarrow 8\) & & 11- - RES RESET InPut \\
\hline (ov) GND 9 & & \(10 \rightarrow\) RESET RESET \\
\hline \multicolumn{3}{|r|}{Outline 18P4 NC: NO CONNECTION} \\
\hline
\end{tabular}

The clock selection input \(F / \bar{C}\) can be used to select the crystal oscillator circuit output or an external clock input as the input for the divide by three circuit.

By using these pins, the M5L8284P output can be used to drive multiple M5L8284P devices.

The clock synchronization input CSYNC is used to operate multiple M5L8284Ps in synchronous.

The ready inputs RDY1 and RDY2 are used to generate the ready output READY. These ready inputs are valid when the address enable inputs \(\overline{\mathrm{AEN} 1}\) or \(\overline{\mathrm{AEN} 2}\) respectively are low.

The PCLK, RESET, and READY signals operate internally synchronized to the CLK signal.


CLOCK GENERATOR AND DRIVER FOR 8086, 8088, 8089 PROCESSORS

PIN DESCRIPTIONS
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or output & Function \\
\hline \(\overline{\text { AEN } 1, ~}\) \(\overline{A E N 2}\) & Address enable input & Input & \begin{tabular}{l}
When \(\overline{\mathrm{AEN}} 1\) and \(\overline{\mathrm{AEN} 2}\) are made low, RDY1 and RDY2 are made effective respectively. By using these two inputs separately, the CPU can be used to access two Multibusses. \\
When not used as a multimaster, \(\overline{\mathrm{A} E N}\) should be set to low. \\
These inputs are active low.
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { RDY } 1, \\
& \text { RDY2 }
\end{aligned}
\] & Bus ready input & Input & \begin{tabular}{l}
These inputs are connected to the signal indicating the completion of data reception from a system bus device or a signal output indicating that data is valid. \\
RDY1 and RDY2 are effective when \(\overline{\mathrm{AEN} 1}\) and \(\overline{\mathrm{AEN} 2}\) are low respectively. \\
These inputs are active high.
\end{tabular} \\
\hline READY & Ready output & Output & \begin{tabular}{l}
The state of RDY appears at this output in synchronization with the CLK output. \\
This is done to synchronize the READY output to the M5L8284P internal CLK because the RDY input changes in an asynchronous fashion with respect to CLK. \\
This pin is normally connected to the CPU ready input and cleared after the required CPU hold time, \(\mathrm{t}_{\mathrm{n}}\).
\end{tabular} \\
\hline \(x_{1}, x_{2}\) & Crystal element terminals & Input & \begin{tabular}{l}
These pins are used to make connections to the crystal. \\
The crystal should have a frequency such that the period is three times the CPU cycle time. The crystal should be chosen in the range \(12 \sim 25 \mathrm{MHz}\) and have as low as possible a series resistance. Care should be taken not to ground these pins.
\end{tabular} \\
\hline F/ \(\bar{C}\) & Clock selection input & Input & When this input is set to low, the CLK, and PCLK outputs are driven from the crystal oscillator output and when it is set to high, they are driven from the EFI input. \\
\hline EFi & External clock input & Input & \begin{tabular}{l}
When \(\mathrm{F} / \overline{\mathrm{C}}\) is high, the signal input at this pin is used to drive CLK and PCLK. \\
The input is a rectangular TTL level signal of frequency such that the period is three times the CPU cycle time.
\end{tabular} \\
\hline CLK & Clock output & Output & \begin{tabular}{l}
This output is connected to the CPU and the clock inputs of the surrounding ICs connected to the local bus. The output waveform is \(1 / 3\) the frequency of the crystal connected to \(X_{1}\) and \(X_{2}\) or the FEI input frequency and has a duty cycle of \(1 / 3\). \\
Since for \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}} \geqq 4.5 \mathrm{~V}\), this output can be directly connected to the CPU clock input.
\end{tabular} \\
\hline PCLK & Peripheral clock output & Output & \begin{tabular}{l}
This output is used as the clock signal for peripheral devices. \\
The output waveform is a \(50 \%\) duty cycle TTL level rectangular waveform having a frequency of \(1 / 2\) the CLK output frequency.
\end{tabular} \\
\hline OSC & Oscillator output & Output & \begin{tabular}{l}
This output is a TTL level crystal oscillator circuit output. \\
The frequency is the same as that of the crystal connected to \(X_{1}\) and \(X_{2}\) but care should be taken as the frequency will be unstable if these pins are left open.
\end{tabular} \\
\hline \(\overline{\text { RES }}\) & Reset input & Input & \begin{tabular}{l}
This active low input is used to generate the reset output signal for the CPU. \\
The input uses a Schmitt trigger circuit so that by connecting a capacitor and resistance, the CPU power-up reset can be generated.
\end{tabular} \\
\hline RESET & Reset output & Output & \begin{tabular}{l}
Connected to the CPU RESET input. \\
The \(\overline{R E S}\) is synchronized to the CLK signal. This output is active high.
\end{tabular} \\
\hline CSYNC & Clock synchronization input & input & \begin{tabular}{l}
For using multiple M5L8284P devices, this input is used as a clock synchronization input. When CSYNC is made high, the internal counter of the M5L8284P is reset and when it is made low it begins operation. \\
CSYNC must be synchronized with EFI. Refer to the Section on using this device.
\end{tabular} \\
\hline
\end{tabular}

ABSOLUTE MAXIMUM RATINGS \(\left(T_{a}=0 \sim 75^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{C C}\) & Supply voltage & & \(-0.5 \sim+7\) & V \\
\hline \(V_{1}\) & Input voltage & & \(-0.5 \sim+5.5\) & \(V\) \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & \(-0.5 \sim+V_{\text {CC }}\) & \(V\) \\
\hline Topr & Operating free-air temperature range & & \(0 \sim+75\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstag & Storage temperature range & & \(-65 \sim+150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(T_{a}=0 \sim 75^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multicolumn{2}{|r|}{\multirow{2}{*}{Parameter}} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Nom & Max & \\
\hline \(V_{C C}\) & \multicolumn{2}{|l|}{Supply voltage} & 4.5 & 5 & 5.5 & V \\
\hline \multirow{2}{*}{1 OH} & \multirow[t]{2}{*}{High-level output current} & CLK \(\quad \mathrm{VOH}_{\mathrm{OH}} \geqq 4 \mathrm{~V}\) & \multirow{2}{*}{0} & & \multirow{2}{*}{-1} & \multirow{2}{*}{mA} \\
\hline & & Other outputs \(\mathrm{VOH}_{\mathrm{OH}} \geqq 2.4 \mathrm{~V}\) & & & & \\
\hline 10 L & Low-level output current & \(\mathrm{V}_{\mathrm{OL}} \leqq 0.45 \mathrm{~V}\) & 0 & & 5 & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T_{a}=0 \sim 75^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Parameter}} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\text {IH }}\)} & \multirow{2}{*}{High-level input voltage} & RES & & 2.6 & & & V \\
\hline & & Other inputs & & 2 & & & V \\
\hline \(V_{\text {IL }}\) & \multicolumn{2}{|l|}{Low-level input voltage} & & & & 0.8 & V \\
\hline \(V_{T}+V_{T}\) - & Hysteresis width & \(\overline{\text { RES }}\) & \(V_{C C}=5 \mathrm{~V}\) & 0.25 & & & \(\checkmark\) \\
\hline \(V_{10}\) & \multicolumn{2}{|l|}{Input clamp voltage} & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}, 1_{1 C}=-5 \mathrm{~mA}\) & & & -1 & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow{2}{*}{High-level output voltage} & CLK & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}\)} & 4 & & & V \\
\hline & & Other outputs & & 2.4 & & & V \\
\hline VoL & \multicolumn{2}{|l|}{Low-level output voltage} & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, 1 \mathrm{OL}=5 \mathrm{~mA}\) & & & 0.45 & V \\
\hline \(I_{\text {IH }}\) & \multicolumn{2}{|l|}{High-level input current} & \(V_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=5.25 \mathrm{~V}\) & & & 50 & \(\mu \mathrm{A}\) \\
\hline 1/L & \multicolumn{2}{|l|}{Low-level input current} & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=0.45 \mathrm{~V}\) & & & -0.5 & mA \\
\hline ICC & \multicolumn{2}{|l|}{Supply current} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\) & & & 140 & mA \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS \(\left(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\right.\), untess otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[b]{2}{*}{Alternate symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline Tc & CLK repetition period & TCLCL & & 125 & & & ns \\
\hline TW(CLKH) & CLK high pulse width & TCHCL & & \((1 / 3 T C)+2\) & & & ns \\
\hline TW(CLKL) & CLK low pulse width & TCLCH & & (2/3TC)- & & & ns \\
\hline \(\mathrm{t}_{\text {TLH }}\) & CLK low-level to high-level transition time & TCH1CH2 & 1V-3.5V & & & 10 & ns \\
\hline \(t_{\text {THL }}\) & CLK high-level to low-level transition time & TCL2CL1 & \(3.5 \mathrm{~V}-1 \mathrm{~V}\) & & & 10 & ns \\
\hline TW (PCLKH) & PCLK high pulse width & TPHPL & \multirow{9}{*}{(Note 5.)} & TC-20 & & & ns \\
\hline Tw(PCLKL) & PCLK low pulse width & TPLPH & & TC-20 & & & ns \\
\hline tdiv & READY invalid time with respect to CLK (Note 1) & TRYLCL & & -8 & & & ns \\
\hline \(t \mathrm{~d} v\) & READY valid time with respect to CLK (Note 2) & TRYHCH & & \multicolumn{2}{|l|}{(2/3TC)-15} & & ns \\
\hline TdHL (CLK-RESET) & High-level to low-level delay time From CLK to RESET & TCLIL & & 40 & & & ns \\
\hline Tolh (CLK-PCLK) & Low-level to high-level delay time From CLK to PCLK & TCLPH & & & & 22 & ns \\
\hline TDHL (CLK-PCLK) & High-level to low-level delay time From CLK to PCLK & TCLPL & & & & 22 & ns \\
\hline Tolh(osc-clk) & Low-level to high-level delay time From OSC to CLK & TOLCH & & -5 & & 12 & ns \\
\hline TDHL (OSC-clk) & High-level to low-level delay time From OSC to CLK & TOLCL & & 2 & & 20 & ns \\
\hline
\end{tabular}

\section*{CLOCK GENERATOR AND DRIVER FOR 8086, 8088, 8089 PROCESSORS}

TIMING REQUIREMENTS \(\left(V_{c c}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[b]{2}{*}{Alternate symbol} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(f\left(x^{\prime}\right.\) tal) max & Crystal frequency & & & 12 & & 25 & MHE \\
\hline tw(EFIH) & EFI high pulse width & TEHEL & \(\mathrm{V}_{1}(90 \%-90 \%)\) & 13 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{W} \text { (EFIL) }}\) & EFI low pulse width & TELEH & \(\mathrm{V}_{1}(10 \%-10 \%)\) & 13 & & & ns \\
\hline TC (FEI) & EFI repetition period (Note 3) & TELEL & \multirow{10}{*}{(Note 5)} & \begin{tabular}{l}
\(t_{\text {w (EFiH) }}\) \\
tw(EFIL)
\end{tabular} & & & ns \\
\hline \({ }^{\text {t }}\) SU (ROY) & RDY1 and RDY2 setup time with respect to CLK & TR1VCL & & 35 & & & ns \\
\hline \(t_{\text {( }}^{\text {(RDY }}\) ) & RDY1 and RDY2 hold time with respect to CLK & TCLR1X & & 0 & & & ns \\
\hline t SU (AEN) & \(\overline{\mathrm{AEN} 1}\) and \(\overline{\mathrm{AEN2}}\) setup time with respect to RDY1 and RDY2 & TA1R1V & & 15 & & & ns \\
\hline \(t_{\text {h (AEN }}\) ) & \(\overline{\mathrm{AEN} 1}\) and \(\overline{\mathrm{AEN} 2}\) hold time with respect to CLK & TCLA \(1 \times\) & & 0 & & & ns \\
\hline \(\mathrm{t}_{\text {Su }}\) (CSYNC) & CSYNC setup time with respect to EFI & TYHEH & & 20 & & & ns \\
\hline \(\mathrm{th}_{\mathrm{n}}\) (CSYNC) & CSCYNC hold time with respect to EFI & TEHYL & & 20 & & & ns \\
\hline \(t_{\text {W }}\) (CSYNC) & CSYNC pulse width & TYHYL & & \(2 \mathrm{~T}_{\text {C (EF) }}\) & & & ns \\
\hline \({ }^{\text {t }}\) SU( \(\overline{\text { RES }}\) ) & \begin{tabular}{l}
\(\overline{\mathrm{RES}}\) setup time with respect to CLK \\
(Note 4)
\end{tabular} & TI1HCL & & 65 & & & ns \\
\hline \(t_{n}(\overline{\text { RES }}\) ) & \(\overline{\text { RES }}\) hold time with respect to CLK (Note 4) & TCLITH & & 20 & & & ns \\
\hline
\end{tabular}

Note 1. Applies to T2 state time
2. Applies to \(T 3\) and \(T W\) state times
3. \(\delta=E F I t_{R}\) ( 5 ns max) \(+E F I t_{F}\) ( 5 ns max)
4. \(\mathrm{t}_{\mathrm{SU}} \overline{(\mathrm{RES})}\) and \(\mathrm{t}_{\mathrm{h}} \overline{(\mathrm{RES})}\) are required only to guarantee the next clock period

Note 5. Test circuit


\section*{CLOCK GENERATOR AND DRIVER FOR 8086, 8088, 8089 PROCESSORS}

\section*{LOAD CIRCUIT}


TIMING DIAGRAM (Reference level \(=1.5 \mathrm{~V}\) )


\section*{APPLICATION NOTES}
(1) Connecting the crystal


The crystal frequency should be chosen such that the period is three times the cycle time of the 8086 or 8088 and when connecting it care should be taken that it is located as close as possible to the M5L8284P.

To ensure stable oscillations, a ceramic capacitor should be placed in series with the crystal at pin \(\mathrm{X}_{2}\). Suitable values of capacitance for \(15 \mathrm{MHz}, 12 \mathrm{MHz}\), and 22 MHz , are \(12 \sim 15 \mathrm{pF}\), 24 pF , and 8 pF respectively.
(2) External clock connections


The maximum frequency of the external clock is 25 MHz and while there is no lower limit on the frequency it should be set at least three times the CPU minimum clock frequency.
(3) Synchronizing using the CSYNC input
- When the EFI input is used


\section*{CLOCK GENERATOR AND DRIVER FOR 8086, 8088, 8089 PROCESSORS}
- When the EFI input is not used

(4) Power-on reset circuit


\section*{PRECAUTIONS FOR USE}

If noise is allowed to enter the XTAL1 and XTAL2 or \(\mathrm{V}_{\mathrm{cc}}\) pins, the oscillator frequency will be pulled off the parallel resident frequency and the stray capacitance between XTAL1 and XTAL2 may cause the circuit to go into relaxation oscillation. To prevent this, care should be given to the following points.
(1) The crystal should be one with a small parallel capacitance.
(2) A capacitor of value 0.01 to \(0.1 \mu \mathrm{~F}\) with good high frequency characteristics should be connected between \(V_{c c}\) and the ground. This capacitor should be mounted as close as possible to the IC.

Since the 8086,8088 and 8089 require a reset pulse over \(50 \mu \mathrm{~s}\) after \(\mathrm{V}_{\mathrm{Cc}}\) reaches 4.5 V upon power up, the capacitor value should be determined by the graph shown below. Note that the time for \(\mathrm{V}_{\mathrm{Cc}}\) to reach 4.5 V has not been considered so that it is necessary to use a value of \(C\) larger than in the power supply used.


\section*{APPLICATION EXAMPLES}
(1) Use in the maximum mode

(2) Use in the minimum mode


\section*{DESCRIPTION}

The M5L8286P and M5L8287P are semiconductor integrated circuits consisting of a set of eight 3 -state output bus transceivers for use with a variety of microprocessor systems.

\section*{FEATURES}
- 3-state, high-fanout outputs \(\left(I_{O L}=16 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}\right.\) for the \(A\) outputs and \(I_{\mathrm{OL}}=32 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}\) for the B outputs)
- Electrical and pin compatibility with the Intel 8286 and 8287

\section*{APPLICATION}

Two-way bus transceivers for microcomputer systems

\section*{FUNCTION}

The M5L8286P and M5L8287P are two-way bus transceivers with non-inverted and inverted outputs respectively.

When the output enable input \(\overline{O E}\) is high, the local bus data pins \(A_{0} \sim A_{7}\) and system data pins \(B_{0} \sim B_{7}\) are both placed in the high-impedance state.

When the output enable input \(\overline{\mathrm{OE}}\) is low, the input and output states are controlled by the transmit input \(T\).

When \(T\) is high, \(A_{0} \sim A_{7}\) are input pins and \(B_{0} \sim B_{7}\) are output pins. When \(T\) is low, \(B_{0} \sim B_{7}\) are input pins and \(A_{0}\) \(\sim A_{7}\) are output pins.



MITSUBISHI BIPOLAR DIGITAL ICs M5L8286P/M5L8287P

OCTAL BUS TRANSCEIVER

FUNCTION TABLES (Note 1)

M5L8286P
\begin{tabular}{|c|c|c|c|}
\hline\(\overline{O E}\) & \(T\) & \(A\) & \(B\) \\
\hline\(L\) & \(L\) & \(O\) & \(I\) \\
\hline\(L\) & \(H\) & \(I\) & 0 \\
\hline\(H\) & \(X\) & \(Z\) & \(Z\) \\
\hline
\end{tabular}

M5L8287P
\begin{tabular}{|c|c|c|c|}
\hline\(\overline{O E}\) & \(T\) & \(A\) & \(B\) \\
\hline\(L\) & \(L\) & \(\bar{O}\) & \(\vdots\) \\
\hline\(L\) & \(H\) & \(I\) & \(\bar{O}\) \\
\hline\(H\) & \(X\) & \(Z\) & \(Z\) \\
\hline
\end{tabular}

Note 1. I: Input pin
\(0, \overline{\mathrm{O}}\) : Output pin (non-inverted for the M5L8286P and inverted for the M5L8287P)
Z : Indicated the high-impedance state ( A and B are separated)
\(X\) : Either high or low

ABSOLUTE MAXIMUM RATINGS \(T_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & & \(-0.5 \sim+7\) & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & \(-0.5-+5.5\) & \(\checkmark\) \\
\hline \(\mathrm{V}_{\mathrm{O}}\) & Output voltage & & \(-0.5-V_{C C}\) & \(\checkmark\) \\
\hline Topr & Operating free-air temperature range & & \(0 \sim+75\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-65 \sim+150\) & C \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \({ }_{\left(\mathrm{T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C} \text {, unless otherwise noted) }\right.}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multicolumn{3}{|c|}{\multirow{2}{*}{Parameter}} & & Limits & & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Nom & Max & \\
\hline \(V_{C C}\) & \multicolumn{3}{|l|}{Supply voitage} & 4.5 & 5 & 5.5 & \(\checkmark\) \\
\hline \multirow[b]{2}{*}{IOH} & \multirow[t]{2}{*}{High-level output current} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}} \geqq 2.4 \mathrm{~V}\)} & A output & 0 & & \(-1\) & mA \\
\hline & & & B output & 0 & & -- 5 & mA \\
\hline \multirow[b]{2}{*}{IOL} & \multirow[t]{2}{*}{Low-level output current} & \multirow[b]{2}{*}{\(\mathrm{V}_{O L} \leqq 0.45 \mathrm{~V}\)} & A output & 0 & & 16 & mA \\
\hline & & & B output & 0 & & 32 & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\tau_{a}=0 \sim 75^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test conditions}} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{1 H}\) & \multicolumn{2}{|l|}{High-level input vol tage} & & & 2 & & & \(\checkmark\) \\
\hline \multirow[b]{2}{*}{\(V_{\text {IL }}\)} & \multirow[b]{2}{*}{Low-level input voltage} & A input & & & & & 0.8 & V \\
\hline & & B input & & & & & 0.9 & \(\checkmark\) \\
\hline VIC & \multicolumn{2}{|l|}{Input clamp voltage} & \multicolumn{2}{|l|}{\(V_{C C}=4.5 \mathrm{~V}, 1_{1 C}=-5 \mathrm{~mA}\)} & & & -1 & V \\
\hline \multirow[b]{2}{*}{VOH} & \multirow[t]{2}{*}{High-level output voltage} & A output & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, 1_{\mathrm{OH}}--1 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline & & B output & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, 1_{\mathrm{OH}}=-5 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\text {OL }}\)} & \multirow[b]{2}{*}{Low-level output voltage} & A output & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V},{ }^{10 \mathrm{~L}}=16 \mathrm{~mA}\)} & & & 0.45 & V \\
\hline & & B output & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=32\) & & & & 0.45 & V \\
\hline \multirow[b]{2}{*}{10ZH} & \multirow[t]{2}{*}{Off-state output current, with high-leve! applied at the output} & A output & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=5.5 \mathrm{~V}, V_{1}=2 \mathrm{~V} \\
& V_{0}=5.25 \mathrm{~V}
\end{aligned}
\]} & \(V_{1}=0.8 \mathrm{~V}\) & & & & \\
\hline & & B output & & \(V_{1}=0.9 \mathrm{~V}\) & & & 50 & \(\mu A\) \\
\hline \multirow[b]{2}{*}{lozl} & \multirow[t]{2}{*}{Off-state output current, with low-level applied the output} & A output & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=5.5 \mathrm{~V}, V_{1}=2 \mathrm{~V} \\
& V_{O}=0.45 \mathrm{~V}
\end{aligned}
\]} & \(V_{1}=0.8 \mathrm{~V}\) & & & & A \\
\hline & & B output & & \(\mathrm{V}_{1}=0.9 \mathrm{~V}\) & & & & ma \\
\hline \(\mathrm{I}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{High-level input current} & \multicolumn{2}{|l|}{\[
V_{C C}=5.5 \mathrm{~V}, V_{1}=5.25 \mathrm{~V}
\]} & & & 50 & \(\mu \mathrm{A}\) \\
\hline \(1 / 12\) & \multicolumn{2}{|l|}{Low-level input current} & \multicolumn{2}{|l|}{\[
V_{C C}=5.5 \mathrm{~V}, V_{1}=0.45 \mathrm{~V}
\]} & & & -0.2 & mA \\
\hline \multirow[t]{2}{*}{100} & \multirow[t]{2}{*}{Supply current} & M5L8286P & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(V_{C C}=5.5 \mathrm{~V}\)}} & & & 160 & mA \\
\hline & & M5 L8287P & & & & & 130 & mA \\
\hline \(\mathrm{C}_{\text {IN }}\) & \multicolumn{2}{|l|}{Input capacitance} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& F=1 \mathrm{MHz}, V_{B I A S}=2.5 \mathrm{~V} \\
& V_{C C}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}
\end{aligned}
\]} & & & 12 & pF \\
\hline
\end{tabular}

\title{
MITSUBISHI BIPOLAR DIGITAL ICs M5L8286P/M5L8287P
}

OCTAL BUS TRANSCEIVER

SWITCHING CHARACTERISTICS \(\left(V_{C C}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Symbol} & \multirow{3}{*}{Parameter} & \multirow{3}{*}{Alternate symbol} & \multirow{3}{*}{Test conditions} & \multicolumn{3}{|c|}{M5L8286P} & \multicolumn{3}{|c|}{M5L8287P} & \multirow{3}{*}{Unit} \\
\hline & & & & \multicolumn{3}{|c|}{Limits} & \multicolumn{3}{|c|}{Limits} & \\
\hline & & & & Min & Typ & Max & Min & Typ & Max & \\
\hline tplh tphl. & Low-level to high-level and high-level and low-level transition time from input \(A\). B to outputs B, A & TIVOV & \multirow{3}{*}{(Note 2)} & 5 & & 30 & 5 & & 22 & ns \\
\hline \[
\begin{aligned}
& \text { tpzH } \\
& \text { tpZL }
\end{aligned}
\] & Output enable time from \(\overline{O E}\) input to \(A\) or \(B\) output & TELOV & & 10 & & 30 & 10 & & 30 & ns \\
\hline \[
\begin{aligned}
& \text { tphz } \\
& \text { tpLZ }
\end{aligned}
\] & Output disable time from \(\overline{\mathrm{OE}}\) input to \(A\) or \(B\) output & TEHOZ & & 5 & & 18 & 5 & & 18 & ns \\
\hline \(\mathrm{tr}_{\mathrm{r}}\) & Output risetime & TOLOH & From 0.8 V to 2 V & & & 20 & & & 20 & ns \\
\hline \(t_{f}\) & Output falitime & TOHOL & \[
\begin{aligned}
& \text { From } 2 \mathrm{~V} \\
& \text { to } 0.8 \mathrm{~V}
\end{aligned}
\] & & & 12 & & & 12 & ns \\
\hline
\end{tabular}

TIMING REQUIREMENTS \(: \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternate symbol} & \multirow[t]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[t]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \({ }^{\text {tsu }}\) & T setup time with respect to \(\overline{O E}\) & T TVFL & & 10 & & & ns \\
\hline \(t_{n}\) & T hold time with respect to \(\overline{O E}\) & TehtV & & 5 & & & ns \\
\hline \(\mathrm{tr}_{r}\) & Input risetime & \(\mathrm{T}_{\text {ILIH }}\) & From 0.8 V to 2 V & & & 20 & ns \\
\hline \(\mathrm{t}_{\text {f }}\) & Input falltime & TLIL & From 2 V to 0.8 V & & & 12 & ns \\
\hline
\end{tabular}

Note 2. Test Circuit


Note 3.
\begin{tabular}{|c|c|c|c|}
\hline TEST ITEM & \(t_{\text {PLH }}, \mathrm{t}_{\text {PHL }}\) & \(t_{\text {PLZ }}, t_{\text {PZ }}\) & \(\mathrm{tPHz} \mathrm{t}_{\text {PZ }} \mathrm{H}\) \\
\hline A OUTPUT LOAD CIRCUIT &  &  &  \\
\hline B OUTPUT LOAD CIRCUIT &  &  &  \\
\hline
\end{tabular}

MITSUBISHI BIPOLAR DIGITAL ICs M5L8286P/M5L8287P

OCTAL BUS TRANSCEIVER

TIMING DIAGRAM (Reference volage \(=1.5 \mathrm{~V}\) )


APPLICATION EXAMPLE


\section*{DESCRIPTION}

The M5L8288P is a semiconductor integrated circuit consisting of a bus controller and bus driver for the 8086 and 8088, 16-bit microprocessors. By using the status signals from the CPU a Multibus (Intel trademark) control signal is generated.

\section*{FEATURES}
- High-fanout outputs

Command output \(\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}\)
Control output \(I_{O L}=16 \mathrm{~mA}, I_{O H}=-1 \mathrm{~mA}\)
- Advanced command outputs ( \(\overline{\mathrm{AIOWC}}\) and \(\overline{\mathrm{AMWC}}\) outputs)
- Pin and electrical compatibility with the Intel 8288

\section*{APPLICATION}

Bus controller and bus driver for maximum mode operation of the 8086 and 8088

\section*{FUNCTION}

The M5L8288P is a bus controller and driver for maximum mode operation of the 8086 and 8088 processors.

The command signals and control signals are decoded by means of the \(\overline{\mathrm{S}_{0}} \sim \overline{\mathrm{~S}_{2}}\) outputs from the CPU and the control signals for I/O devices and memory are output.

The device can be used in the Multimaster mode in which several CPUs acting as masters are connected to one data bus. An input pin for the control signal \(\overline{\mathrm{AEN}}\) from an 8289 bus arbiter is provided.

By using the M5L8288P as a bus controller, a highperformance 16 -bit microcomputer system can be configured.



BUS CONTROLLER FOR 8086, 8088, 8089 PROCESSORS

PIN DESCRIPTIONS
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or output & Functions \\
\hline \(\overline{S_{0}}, \overline{S_{1}}, \overline{S_{2}}\) & Status input & Input & These are connected to the CPU status output \(\overline{S_{0}} \sim \overline{S_{2}}\). The M5L8288P uses these signals to generate the proper timing command signals and control signals. All pins are provided with internal pull-up resistors. \\
\hline CLK & Clock iriput & Input & Used to connect the clock generator M5L8284P clock output CLK. All outputs of the M5L8288P change in synchronization with the clock input. \\
\hline ALE & Address latch enable output & Output & \begin{tabular}{l}
Provides the strobe signal output for the address latches \\
This pin is connected to the STB pin of the M5L8282P or M5L8283P and used to latch the address from the CPU When using any other address latch, the following conditions must be satisfied. \\
1. The enable input must be active high. \\
2. Data reading is always performed while the enable input is high. \\
3. The latching operation is performed as the enable input goes from high to low.
\end{tabular} \\
\hline DEN & Data enable & Output & Provides the data enable signal for the local bus or a data transceiver on the system bus. Operates in active high mode. \\
\hline DT ' \(\bar{R}\) & Data transmit/receive control output & Output & \begin{tabular}{l}
Controls the flow of data between CPU and memory or peripheral I/O devices. \\
When this pin is high, the CPU can write data to the peripheral devices. When it is low, it can read data from the peripheral devices. \\
It is connected to the transmit input T of the M5L8286P or M5L8287P bus transceivers.
\end{tabular} \\
\hline \(\overline{A E N}\) & Address enable input & Input & \begin{tabular}{l}
When the \(I O B\) input is low and the \(\overline{A E N}\) input is set to high, all command outputs are put in the high-impedance state. When the IOB input is high, there is no effect on the \(\overline{I O R C}, \overline{\mathrm{IOWC}}, \overline{\mathrm{AlOWC}}\), and INTA outputs, the command output other than these four going into the high-impedance state. \\
None of the command outputs will go low until at least 115 ns after \(\overline{\text { AEN }}\) transits from high to low.
\end{tabular} \\
\hline CEN & Command enable input & Input & When this pin is set to low, all command outputs and DEN are prohibited by the \(\overline{\text { PDEN }}\) control output (not highimpedance state). When set to high, the above outputs are enabled. \\
\hline 10 B & Input/output bus mode input & Input & When this pin is set to high, the M5L8288P functions in the I/O bus mode, and when set to low it functions in the system bus mode. (The I/O bus mode and system bus mode are described in the functional description) \\
\hline \(\overline{\text { AlOWC }}\) & Advanced I/O write command output & Output & The \(\bar{A}\) IOWC issues an I/O Write Command earlier in the machine cycle to give \(\mathrm{I} / \mathrm{O}\) devices an early indication of a write instruction. Its timing is the same.as a read command signal. Active low. \\
\hline TOWC & I/O write command output & Output & Instructs an I/O device to read the data on the data bus. Active low. \\
\hline \(\overline{\text { IORC }}\) & 1/O read command output & Output & Instructs an I/O device to drive its data onto the data bus. Active low. \\
\hline \(\overline{\text { AMWC }}\) & Advanced write command output & Output & The \(\overline{\overline{A M W C}}\) issues a memory write command earlier in the machine cycle to give memory devices an early indication of a write instruction. Its timing is the same as a read command signal. Active low. \\
\hline \(\overline{\text { MWTC }}\) & Memory write command output & Output & Provides a write instruction to memory for the current data on the bus. Active low. \\
\hline \(\overline{\text { MRDC }}\) & Memory read command output & Output & Provides an output instruction to memory for the present data on the bus. Active low. \\
\hline \(\overline{\text { INTA }}\) & Interrupt acknowledge command output & Output & This output informs an interrupting device that it has accepted the interrupt, outputting a vector address output instruction to the data bus. \(\overline{\mathrm{O} R \overline{\mathrm{C}}}\) operates in the same manner for inter rupt cycles. Active low. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & input or output & Functions \\
\hline MCE/PDEN & Master cascade Enable output/ Peripheral data Enable output & Output & \begin{tabular}{l}
This output pin has two functions. \\
1. When the IOB input is set to iow: \\
The MCE function is enabled. The signal acts as the enable signal which allows a slave PiC (M5L8259AP) to read the cascade address output to the bus by the master PIC during an interrupt sequence. Active high. \\
2. When the IOB input is set to high: \\
The \(\overline{\text { PDEN }}\) function is enabled. This output provides the enable signal to the data bus transceiver connected to the I/O interface bus when an instruction occurs ( \(\overline{\text { IORC, }}, \overline{\text { IOWC }}, \overline{\mathrm{AIOWC}}, \overline{\text { INTA }})\). Operates the same way as DEN with respect to the system bus.
\end{tabular} \\
\hline
\end{tabular}

\section*{FUNCTIONAL DESCRIPTION}

The state of the command outputs and control outputs are determined by the CPU status outputs \(\overline{\mathrm{S}_{0}} \sim \overline{\mathrm{~S}_{2}}\). The table
summarizes the states of the outputs \(\overline{\mathrm{S}_{0}} \sim \overline{\mathrm{~S}_{2}}\) and their corresponding valid command output names.

\section*{STATUS INPUTS AND COMMAND OUTPUTS RELATIONSHIPS}
\begin{tabular}{|c|c|c|c|c|}
\hline \(\overline{S_{2}}\) & \(\overline{S_{1}}\) & \(\mathrm{S}_{0}\) & 8086, 8088 status & Valid command output name \\
\hline L & L & L & Intertupt acknowledge & INTA \\
\hline L & L & H & Data read from an 1/O port & \(\overline{\text { IORC }}\) \\
\hline L & H & L & Data write to an I/O port & \(\overline{\text { IOWC }}\), \(\overline{\text { AIOWC }}\) \\
\hline L & H & H & Halt & - \\
\hline H & L & L & Instruction fetch & \(\overline{M R D C}\) \\
\hline H & L. & H & Read data from memory & \(\overline{\text { MRDC }}\) \\
\hline H & H & L & Write data to memory & \(\overline{\text { MWTC }}\), \(\overline{\text { AMWC }}\) \\
\hline H & H & H & Passive state & - \\
\hline
\end{tabular}

Depending upon whether the M5L8288P is in the I/O bus mode or system bus mode, the command output sequence will vary.

\section*{1. I/O bus mode operation}

When IOB is high, the M5L8288P function in the I/O bus mode.
In the I/O Bus mode all I/O command lines ( \(\overline{\text { IORC }}, \overline{\text { IOWC }}\), \(\overline{\mathrm{AIOWC}}, \overline{\mathrm{INTA}}\) ) are always enabled (i.e., not dependent on \(\overline{\mathrm{AEN}}\) ). When an I/O command is initiated by the processor, the 8288 immediately activates the command lines using \(\overline{P D E N}\) and \(D T / \bar{R}\) to control the \(1 / O\) bus transceiver. The I/O command lines should not be used to control the system bus in this configuration because no arbitration is present. This mode allows one 8288 Bus Controller to handle two external busses. No waiting is involved when the CPU wants to gain access to the I/O bus. Normal memory access requires a "Bus Ready" signal ( \(\overline{A E N}\) LOW) before it will proceed. It is advantageous to use the IOB mode if I/O or peripherals dedicated to one processor exist in a multi-processor system.

\section*{2. System bus mode operation}

When IOB is set to low, the M5L8288P enters the system bus mode. In this mode no command is issued until 115 ns after the \(\overline{\operatorname{AEN}}\) Line is activated (LOW). This mode assumes bus arbitration logic will inform the bus controller (on the \(\overline{\mathrm{AEN}}\) line) when the bus is free for use. Both memory and I/O commands wait for bus arbitration. This mode is used when only one bus exists. Here, both I/O and memory are shared by more than one processor.

\section*{3. \(\overline{\mathrm{AMWC}}\) and \(\overline{\mathrm{AIOWC}}\) outputs}

With respect to the normal write control signals MWTC and \(\overline{\text { IOWC, }}\), the advanced-write command signals \(\overline{\text { AMWC }}\) and \(\overline{\mathrm{AIOWC}}\) transit low one clock cycle earlier and remain low for two clock cycles.

These signals are used with peripheral devices or static. RAM devices which require a long write pulse, so that the CPU does not go into an unnecessarily wait cycle.

ABSOLUTE MAXIMUM RATINGS \(\left(\mathrm{T}_{\mathrm{a}}=\sim \sim 75^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {cc }}\) & Supply voltage & & \(-0.5 \sim+7\) & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & \(-0.5 \sim+5.5\) & \(\checkmark\) \\
\hline \(V_{0}\) & Output voltage & & \(-0.5-V_{C C}\) & \(\checkmark\) \\
\hline Pd & Power dissipation & & 1.5 & W \\
\hline Topr & Operating tree-air temperature range & & 0-75 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-65 \sim+150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(\mathrm{T}_{\mathrm{a}}=\sim \sim 75^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbot} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Parameter}} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Nom & Max & \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & \multicolumn{2}{|l|}{Supply voltage} & 4.5 & 5 & 5.5 & V \\
\hline \multirow{2}{*}{\(\mathrm{IOH}^{\text {O }}\)} & \multirow[t]{2}{*}{High-level output current} & Command outputs & & & -5 & \multirow{2}{*}{mA} \\
\hline & & Control outputs & & & \(-1\) & \\
\hline \multirow[b]{2}{*}{IOL} & \multirow[t]{2}{*}{Low-level output current} & Command outputs & & & 32 & \multirow[b]{2}{*}{mA} \\
\hline & & Control outputs & & & 16 & \\
\hline
\end{tabular}

\section*{}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Parameter}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Test conditions}} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\text {IH }}\) & \multicolumn{2}{|l|}{High-level input voltage} & & & 2 & & & \(V\) \\
\hline \(V_{\text {IL }}\) & \multicolumn{2}{|l|}{Low-level input voltage} & & & & & 0.8 & \(\checkmark\) \\
\hline VIC & \multicolumn{2}{|l|}{Input clamp voltage} & & & & & -1 & V \\
\hline \multirow[b]{2}{*}{VOH} & \multirow{2}{*}{High-level output voltage} & Command outputs & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{1}=2 \mathrm{~V} \\
& V_{1}=0.8 \mathrm{~V}
\end{aligned}
\]} & \(\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}\) & 2.4 & & & \multirow[t]{2}{*}{V} \\
\hline & & Control outputs & & \(1 \mathrm{OH}=-1 \mathrm{~mA}\) & 2.4 & - & & \\
\hline \multirow[b]{2}{*}{\(V_{O L}\)} & \multirow{2}{*}{Low-level output voltage} & Command outputs & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=4.5 \mathrm{~V}, V_{1}=2 \mathrm{~V} \\
& V_{1}=0.8 \mathrm{~V}
\end{aligned}
\]} & \(\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}\) & & & 0.5 & \multirow{2}{*}{V} \\
\hline & & Control outputs & & \(1 \mathrm{OL}=16 \mathrm{~mA}\) & & & 0.5 & \\
\hline \(I_{1 H}\) & \multicolumn{2}{|l|}{High-level input voltage} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{1}=5.5 \mathrm{~V}\)} & & & 50 & \(\mu \mathrm{A}\) \\
\hline IIL & \multicolumn{2}{|l|}{Low-level input voltage} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{i}}=0.45 \mathrm{~V}\)} & & & \(-0.7\) & mA \\
\hline IOZH & \multicolumn{2}{|l|}{Off-state output current with high-level applied to output} & \multicolumn{2}{|l|}{\(V_{C C}=5.5 \mathrm{~V}, V_{0}=5.25 \mathrm{~V}\)} & & & 100 & \(\mu \mathrm{A}\) \\
\hline Iozl & \multicolumn{2}{|l|}{Off-state output current with low-level applied to output} & \multicolumn{2}{|l|}{\(V_{C C}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}\)} & & & \(-100\) & \(\mu \mathrm{A}\) \\
\hline 1 CC & \multicolumn{2}{|l|}{Supply current} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\)} & & & 230 & mA \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS \(\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & Alternate & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{\text {PLH }}\) & Output low-level to high-level propagation time From CLK input to DEN output & \multirow{2}{*}{TCVNV} & \multirow{19}{*}{(Note 1)} & \multirow{2}{*}{5} & & \multirow{2}{*}{45} & \multirow[b]{2}{*}{ns} \\
\hline \(t_{\text {PHL }}\) & Output high-level to low-level propagation time From CLK input to \(\overline{\text { PDEN }}\) output & & & & & & \\
\hline \(t_{\text {PL.H }}\) & Output low-level to high-level propagation time From CLK input to DEN output & \multirow[b]{2}{*}{TCVNX} & & \multirow[b]{2}{*}{10} & & \multirow[b]{2}{*}{45} & \multirow[b]{2}{*}{ns} \\
\hline \(t_{\text {PHL }}\) & Output high-level to low-level propagation time From CLK input to \(\overline{\text { PDEN }}\) output & & & & & & \\
\hline \(t_{\text {PLH }}\) & Output low-level to high-level propagation time From CLK input to ALE output & TCLLH & & & & 20 & ns \\
\hline \(t_{\text {PLH }}\) & Output low-level to high-level propagation time From CLK input to MCE output & TCLMCH & & & & 20 & ns \\
\hline \(t_{\text {PLH }}\) & Output low-level to high-level propagation time From \(\overline{\mathrm{S}_{0}} \sim \overline{\mathrm{~S}_{1}}\) inputs to ALE output & TSVLH & & & & 20 & ns \\
\hline \(t_{\text {PLH }}\) & Output low-level to high-level propagation time From \(\overline{\mathrm{S}_{0}} \sim \overline{\mathrm{~S}_{1}}\) inputs to MCE output & TSVMCH & & & & 20 & ns \\
\hline \(t_{\text {PHL }}\) & Output high-level to low-level propagation time From CLK input to ALE output & TCHLL & & 4 & & 15 & ns \\
\hline \(t_{\text {PHL }}\) & Output high-level to low-level propagation time From CLK input to \(\overline{M R D C}, \overline{I O R C}, \overline{I N T A}\), \(\overline{\mathrm{AMWC}}, \overline{\mathrm{MWTC}}, \overline{\mathrm{AlOWC}}\), and IOWC outputs & TCLML & & 10 & & 35 & ns \\
\hline \(t_{\text {PLH }}\) & Output low-level to high-level propagation time From CLK input to \(\overline{M R D C}, \overline{I O R C}, \overline{I N T A}\), \(\overline{\text { AMWC }}, \overline{M W T C}, \overline{\mathrm{AlOWC}}\), and IOWC outputs & TCLMH & & 10 & & 35 & ns \\
\hline \(t_{\text {PHL }}\) & Output high-level to low-level propagation time From CLK input to DT/伿 output & TCHDTL & & & & 50 & ns \\
\hline \(t_{\text {PLH }}\) & Output low-level to high-level propagation time From CLK input to DT/ \(\bar{R}\) output & TCHDTH & & & & 30 & ns \\
\hline \(t_{\text {PZH }}\) & High-level output enable time From \(\overline{\mathrm{AEN}}\) input to \(\overline{\mathrm{MRDC}}, \overline{\mathrm{IORC}}, \overline{\mathrm{INTA}}\), \(\overline{\text { AMWC, }} \overline{\text { MWTC }}, \overline{\mathrm{AIOWC}}\), and IOWC outputs & TAELCH & & & & 40 & ns \\
\hline \(t_{\text {PHZ }}\) & High-level output disable time From \(\overline{\mathrm{AEN}}\) input to \(\overline{\mathrm{MRDC}}, \overline{\mathrm{IORC}}, \overline{\mathrm{INTA}}\), \(\overline{\mathrm{AMWC}}, \overline{\mathrm{MWTC}}, \overline{\mathrm{A} I O W C}\), and \(\overline{\text { IOWC }}\) outputs & TAEHCZ & & & & 40 & ns \\
\hline \(t_{\text {PHL }}\) & Output high-level to low-level propagation time From \(\overline{A E N}\) input to \(\overline{M R D C}, \overline{\text { IORC, }} \overline{\overline{N T A}}\), \(\overline{\text { AMWC, }} \overline{\text { MWTC. }} \overline{\text { AIOWC }}\), and IOWC outputs & TAELCV & & 115 & & 200 & ns \\
\hline \[
\begin{aligned}
& t_{\text {PLH }} \\
& t_{\text {PHL }}
\end{aligned}
\] & \begin{tabular}{l}
Output low-level to high-level and high-level to low-level propagation time \\
From \(\overline{\text { AEN input to DEN output }}\)
\end{tabular} & TAEVNV & & & & 20 & ns \\
\hline \begin{tabular}{l}
\(t_{\text {PLH }}\) \\
\(t_{\text {PHL }}\)
\end{tabular} & Output low-level to high-level and high-level to low-level propagation time From CEN input to DEN and PDEN outputs & TCEVNV & & & & 25 & ns \\
\hline \begin{tabular}{l}
\(t_{\text {PLH }}\) \\
\(t_{\text {PHL }}\)
\end{tabular} & \begin{tabular}{l}
Output low-level to high-level and high-level to low-level propagation time \\
From CEN input to MRDC, IORC, \(\overline{\mathrm{NTA}}\), \\
\(\widehat{A M W C}, \overline{M W T C}, \overline{A I O W C}\), and \(\overline{\text { IOWC }}\) outputs
\end{tabular} & TCELRH & & 10 & & 35 & ns \\
\hline
\end{tabular}

TIMING REQUIREMENTS \({ }^{\mathrm{V}} \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{a}}=0 \sim 75^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[t]{2}{*}{Alternate symbol} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \(t_{c}\) & Clock CLK cycle time & TCLCL & \multirow[t]{7}{*}{,} & 100 & & & ns \\
\hline \(\mathrm{t}_{\text {w (CLKL) }}\) & Clock CLK low pulse width & TCLCH & & 50 & & & ns \\
\hline \(\mathrm{t}_{\text {w }}\) (CLKH) & Clock CLK high pulse width & TCHCL & & 30 & & & ns \\
\hline \({ }^{\text {t }} \mathrm{su}\left(\overline{S_{0}}-\overline{S_{2}}\right)\) & \(\overline{\mathrm{S}_{0}} \sim \overline{\mathrm{~S}_{2}}\) setup time with respect to T for the \(\mathrm{T}_{1}\) state & TSVCH & & 35 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{h}}\left(\bar{S}_{0}-\bar{S}_{2}\right)\) & \(\overline{S_{0}} \sim \overline{S_{2}}\) hold time with respect to T for the \(\mathrm{T}_{4}\) state & TCHSV & & 10 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{su}}\left(\overline{\mathrm{S}_{0}}-\bar{S}_{2}\right)\) & \(\overline{S_{0}} \sim \overline{S_{2}}\) setup time with respect to \(T\) for the \(T_{3}\) state & TSHCL & & 35 & & & ns \\
\hline \(t_{\mathrm{h}}\left(\bar{S}_{0}-\bar{S}_{2}\right)\) & \(\overline{\mathrm{S}_{0}} \sim \overline{S_{2}}\) hoid time with respect to \(T\) for the \(T_{3}\) state & TCLSH & & 10 & & & ns \\
\hline \(\mathrm{tr}_{\mathrm{r}}\) & Input risetime & TILIH & & & & 20 & ns \\
\hline \(\mathrm{t}_{\mathrm{f}}\) & Input fall time & TIHIL & & & & 12 & ns \\
\hline
\end{tabular}

Note 1. Test Circuit


Note 2.
\begin{tabular}{|c|c|c|c|}
\hline Load circuit & \(t_{\text {PL/ }}{ }_{3}, t_{\text {PHL }}\) & \(t_{P L Z}{ }_{\text {t }}\) & \(t_{\text {PHZ }}, t_{\text {PZ }}\) \\
\hline Command output load circuit &  &  &  \\
\hline Control output load circuit &  & - & — \\
\hline
\end{tabular}

TIMING DIAGRAM
1. Command output timing


Note 3. The address/data bus signals are shown only for reference.
4. The ALE and MCE leading edge occurs in synchronization with the falling edge of CLK or \(\overline{\mathrm{S}_{0}} \sim \overline{\mathrm{~S}_{2}}\), whichever is later.
5. Unless otherwise noted, the timing of all signals is respect to 1.5 V .
2. DEN and PDEN timing

3. \(\overline{\mathrm{AEN}}\) timing


Note 6. CEN must be low or valid prior to \(\mathrm{T}_{2}\) to prevent the command from being generated.

\section*{APPLICATION EXAMPLE}


。

\title{
SPEECH SYNTHESIS LSIs (PARCOR SYSTEM)
}

\section*{SPEECH SYNTHESIZER}

\section*{DESCRIPTION}

The M58817AP is a p-channel MOS speech synthesizer making use of the LPC (PARCOR) method.

By using the device with one type M58818-XXXP device, approximately 100 seconds (maximum) of speech output can be achieved.

The M58819S EPROM is also available for use with the M58817AP.

\section*{FEATURES}
- Single -10V power supply
- May be used with 5 V microcomputers by use of a dual \(-5 \mathrm{~V} /-10 \mathrm{~V}\) supply
- Selectable characteristic parameter compression density Low audio quality:
1.96K-bit/s (max) High audio quality: . . . . . . . . . . . . \(3.92 \mathrm{~K}-\) bit/s (max)
- Male and female voices or sound effects mixed
- Usable with up 16 phrase ROMs
- Direct speaker drive is possible
- By use of just one masked ROM up to 100 seconds of speech output is possible

\section*{APPLICATIONS}

Clocks, educational equipment, toys, electronic cash registers.


\section*{FUNCTION}

The M58817AP is an LPC (PARCOR) speech synthesizer consisting of a microcomputer interface, parameter storage RAM, decoding ROM, interpolation logic, parameter register, excitation circuit, ROM interface, lattice-type digital filter (pipeline multiplier, adder, stack and registers, etc.), D-A converter, timing logic circuitry, and clock oscillator.


\section*{BASIC FUNCTION BLOCKS}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Function } & \multicolumn{1}{|c|}{ Operational description } \\
\hline \begin{tabular}{l} 
Microcomputer \\
interface
\end{tabular} & Signal exchange with an external controller \\
\hline Timing logic & Internal timing control \\
\hline ROM interface & Data exchange with ROM \\
\hline \begin{tabular}{l} 
Parameter storage \\
RAM (48 bits)
\end{tabular} & \begin{tabular}{l} 
Temporary storage of one frame of voice parameters \\
(K-parameter, pitch and amplitude)
\end{tabular} \\
\hline \begin{tabular}{l} 
Decoding ROM \\
(216 \(\times 10\) bits)
\end{tabular} & Decoding of non-linearly coded parameters stored in RAM \\
\hline Interpolation logic & \begin{tabular}{l} 
Linear interpolation of K-parameters, pitch and amplitude \\
every 3.125ms
\end{tabular} \\
\hline Excitation circuit & \begin{tabular}{l} 
Consists of a white noise and pulse generator used to \\
generate voiced and unvoiced sounds
\end{tabular} \\
\hline \begin{tabular}{l} 
Parameter register \\
(110 bits)
\end{tabular} & A register used to iemporarily store linearly interpolated data \\
\hline Digital lattice filter & \begin{tabular}{l} 
A 14-bit 10-stage lattice filter used to control the spectral \\
shape. producing linearly approximated data.
\end{tabular} \\
\hline D-A converter & 8-bit (including sign) D-A converter \\
\hline Clock generator & \begin{tabular}{l} 
Generates a clock by means of an externally connected \\
ceramic element
\end{tabular} \\
\hline
\end{tabular}

\section*{FUNCTIONAL DESCRIPTION}

The M58817AP can be controlled by an external system by means of eight instructions.
1. Addressing instruction: Used to set phrase ROM addresses
2. Indirect addressing instruction:
3. Bit read instruction:
4. Data transmission instruction:
5. Test instruction:
6. Male speaker instruction: Start instruction for voice generation (male)
7. Female speaker Start instruction for voice instruction:
8. Stop instruction: generation (female)

Operation begins with the setting of the phrase ROM address counter to the address specified by an addressing instruction or indirect addressing instruction.

Next, upon generation of a male speech or female speech instruction from the controller, the synthesizer enters the speech start-mode and accesses the phrase ROM every 25 ms to receive one frame of voice characteristic parameters. In response to demands from the synthesizer, parameters are sent to the synthesizer in bit-serial form. For this transmis-

\section*{PIN DISCRIPTION}
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & \[
\left|\begin{array}{c}
\text { Input } \\
\text { or } \\
\text { output }
\end{array}\right|
\] & Function \\
\hline ISYNC & Input sync & Input & Use as a sync signal for commands and data from an external controller \\
\hline \(\phi\) & Clock output & Output & 160 kHz clock output \\
\hline \(2 \phi\) & Clock output & Output & 320 kHz clock output \\
\hline \(X \mathrm{~N}\) & Oscillator input & Input & Used to set the frequency of the internal clock generator by means of an external RC circuit or IF-type ceramic filter connected between X -out and this pin. \\
\hline X OUT & Oscillator output & Output & Output of the internal clock generator ( 640 kHz ) \\
\hline \(\mathrm{T}_{0} \sim \mathrm{~T}_{2}\) & Test pin & Input/ output & Test pin \\
\hline \begin{tabular}{l}
\(\mathrm{AUD}_{1}\) \\
\(\mathrm{AUD}_{2}\)
\end{tabular} & Speech output & Output & Speech output \\
\hline FR & Frame period switching signal & Input & Used to set the frame length, 25 ms when open and 12.5 ms when grounded \\
\hline \[
\begin{aligned}
& C_{0} \\
& C_{1}
\end{aligned}
\] & Control signals & Output & Control of external ROM \\
\hline BUSY & Busy signal & Output & Used to verify the presence of voice output, high during voice output \\
\hline \[
\begin{gathered}
D Q_{0} \sim \\
D Q_{3}
\end{gathered}
\] & Input data bus & Input/ output & Two-way bus used to manage commands and data from an external controlier \\
\hline \[
\begin{gathered}
\mathrm{A}_{0} \sim \\
\mathrm{~A}_{2}
\end{gathered}
\] & Address bus & Output & Used for external memory addresses \\
\hline \(\mathrm{A}_{3} / \mathrm{Q}\) & Address bus/ data bus & Input/ output & Used to accept addresses and data from external memory \\
\hline CNTR & Control signal & Input & Used for external control. When high, the external controller effects a command using the sync signal and the signals \(\mathrm{DQ}_{0}\) through \(\mathrm{DQ}_{3}\). \\
\hline
\end{tabular}
sion, the phrase ROM address counter is automatically incremented with the 8 -bit ROM words converted to serial format.

The transmitted parameters are then expanded and interpolated by the synthesizer, whereupon PARCOR voice generation is performed with a cycle time of \(125 \mu \mathrm{~s}(8 \mathrm{kHz}\) rate), and D-A conversion to analog speech is performed to generate the output speech signal.

At the last frame of speech parameters stored in the phrase ROM, an end-code is written to signify the end of the parameter stream. When this code is detected, speech generation is halted.

To indicate whether speech generation is in progress, a test instruction may be generated or the synthesizer busy signal may be used (high for speech generation).

When a bit read instruction is generated, the 1-bit contents of the address specified by the phrase ROM address counter is sent to the synthesizer's 4-bit shift
buffer, shifting in serial fashion. The address counter is automatically incremented.

The data transmission instruction causes the synthesizer's 4-bit shift buffer contents to be transmitted in parallel. Thus, by using the bit read and data transmission instructions any arbitrary address contents from the phrase ROM may be read.

The STOP instruction can be used to halt speech generation.

TABLE 1. INSTRUCTION CODES
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multicolumn{4}{|c|}{Data bus line DQ} & Transmission direction & \multirow[b]{2}{*}{IDB} \\
\hline & DQ3 & DQ2 & DQ 1 & DQo & \[
\begin{array}{|c:c|}
\hline \text { Controller } & \text { Synthesizer } \\
\hline \mathrm{C} & \mathrm{~S} \\
\hline
\end{array}
\] & \\
\hline Stop & 0 & 0 & 0 & - & - & CIRo \\
\hline Address setting & 0 & 0 & 1 & - & , & \(\mathrm{CIR}_{1}\) \\
\hline Data transmission & 0 & 1 & 0 & - & , & \(\mathrm{CIR}_{2}\) \\
\hline Female speaker & 0 & 1 & 1 & -... & & \(\mathrm{CIR}_{3}\) \\
\hline Bit read & 1 & 0 & 0 & - & \(\mathrm{C} \longrightarrow\) & \(\mathrm{CIR}_{4}\) \\
\hline Male speaker & 1 & 0 & 1 & - & & CIR5 \\
\hline Indirect address & 1 & 1 & 0 & - & & \(\mathrm{CIR}_{6}\) \\
\hline Test & 1 & 1 & 1 & - & & \(\mathrm{CIR}_{7}\) \\
\hline \multicolumn{7}{|c|}{\multirow[t]{3}{*}{Note: \(1 \& 0\) refer to high- and low-level signals "--" indicates a non-defined level IDB refers to the data bus lines}} \\
\hline & & & & & & \\
\hline & & & & & & \\
\hline
\end{tabular}

Addressing is performed by sending address setting instructions to the data bus line DQ, and as shown in Table 2, is achieved in the order from lower bits to higher bits in groups of 4 bits. After the address has been set, for direct addressing the bit read instruction is used while for indirect addressing an indirect address instruction is sent to the data bus line.

\section*{TABLE 2. ADDRESS SETTING}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{ Data bus line DQ } & \multicolumn{2}{c|}{ Transmission direction }
\end{tabular} IDB

Note that \(a_{0}\) and \(a_{17}\) refer to the least significant and most significant bits respectively

When data transmission instructions are sent, the data from the synthesizer's 4 -bit shift buffer is sent to the external controller.

TABLE 3. DATA TRANSMISSION
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{Data bus line DQ} & Transmissio & on direction & IDB \\
\hline \(\mathrm{DQ}_{3}\) & DQ 2 & DQ 1 & DQo & Controller C & Synthesizer S & \\
\hline S3 & S2 & S 1 & So & C & -S & \\
\hline
\end{tabular}
\(\mathrm{S}_{\mathbf{0}}\) : Least significant bit
\(\mathrm{S}_{3}\) : Most significant bit

When a test instruction is generated, a signal is output via the external controller data bus line \(\mathrm{DQ}_{0}\).

\section*{TABLE 4. TEST INSTRUCTION}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{ Data bus line DQ } & \multicolumn{2}{|c|}{ Transmission direction } & IDB \\
\hline \(\mathrm{DQ} 3^{2}\) & DQ 2 & DQ 1 & DQ 0 & \begin{tabular}{c} 
Controller \\
C
\end{tabular} & Synthesizer & \\
\cline { 1 - 6 } & STK \\
\hline & - & - & \((S M)\) & C & S & \\
\hline
\end{tabular}
\(S M=0\) : Non-speech generating mode
: Speech generation
- Non-defined state

\section*{INSTRUCTION EXECUTION TIME}

It is necessary to satisfy the timing conditions for all eight instructions as shown in Fig. 1.


When the CNTR signal is set to high, using the ISYNC signal and the data bus line, synthesizer instructions may be specified to control data transmission and reception. When the CNTR signal is made low, the synthesizer cannot be controlled by the controller, the data bus line being floated.

Fig. 2~9 show the bus line timing relationships and execution times for the eight types of instructions.

In the diagrams codes surrounded by a rectangle represent instructions and the times in which they are generated.


Fig. 2 Stop instruction


Fig. 4 Bit read instruction


Fig. 6 Male speaker instruction


Fig. 3 Test instruction


Fig. 5 Data transmission instruction


Fig. 7 Female speaker instruction


Fig. 8 Direct addressing instruction


Fig. 9 Indirect addressing instruction

\section*{INSTRUCTION SET \\ DEFINITION OF SYMBOLS}

DQ: Interface data bus line
\(D Q_{i}(i=0 \sim 3)\) : \(i\)-th bit of \(D Q\)
a: 18-bit data used for addressing
\(a_{k}(k=0 \sim 17)\) : \(k\)-th bit of \(a\)
A: 18-bit phrase ROM address
\(A_{k}(k=0 \sim 17): k\)-th bit of \(A\)
S: 4-bit shift buffer
\(S_{i}(i=0 \sim 3): i\)-th bit of \(S\)
\(R(A)\) : Contents of ROM at the address specified at \(A\)
\(R_{j}(A):(j=0 \sim 7)\) : Value of the \(i\)-th bit of \(R(A)\)

USING THE INSTRUCTION SET
1. Direct and Indirect Addressing Instruction
(1) Direct addressing


As shown above data is input to the synthesizer from top to bottom in sequence from the external controller.

Function equations: \((A) \longleftarrow\) (3)

\section*{Instruction Description}

This instruction directly sets the phrase ROM address.
By using this instruction, the 1st bit, i.e. \(R_{0}(A)=R_{0}(a)\) of the 8 -bit contents of the phrase ROM at the specified address is specified. Note that the upper order bits \(a_{14} \sim a_{17}\) are specified by the phrase ROM chip select data.

When the contents of the address counter previous to this instruction are known and it is not necessary to change the upper order bits \(a_{14} \sim a_{17}\), the appropriate setting step from 1 to 4 may be eliminated.

After outputting of data \(a_{16}\) and \(a_{17}\), this instruction requires a minimum time of \(24 T_{\phi}\) during which bit read instructions must be output as dummies. \(\mathrm{T}_{\phi}\) is the clock period.

\section*{1. Indirect Address}
Instruction
Code:
\begin{tabular}{ccccc} 
& \(D_{3}\) & \(D Q_{2}\) & \(D Q_{1}\) & \(D Q_{0}\) \\
\hline 0 & 0 & 1 & - \\
\hline\(a_{3}\) & \(a_{2}\) & \(a_{1}\) & \(a_{0}\) \\
\hline 0 & 0 & 1 & - \\
\hline\(a_{7}\) & \(a_{6}\) & \(a_{5}\) & \(a_{4}\) \\
\hline 0 & 0 & 1 & - \\
\hline\(a_{11}\) & \(a_{10}\) & \(a_{9}\) & \(a_{8}\) \\
\hline 0 & 0 & 1 & - \\
\hline\(a_{15}\) & \(a_{14}\) & \(a_{13}\) & \(a_{12}\) \\
\hline 0 & 0 & 1 & - \\
\hline- & - & \(a_{17}\) & \(a_{16}\) \\
\hline 1 & 1 & 0 & - \\
\hline
\end{tabular}

As shown above data is input to the synthesizer starting from the top sequentially.

\section*{Function equations:}
\[
\text { First, }(A) \leftarrow a \text {, where }(A e)=a
\]

Next, \(\quad\left(A_{j}\right) \leftarrow R_{j}(a) \equiv R_{j}\left(\left(A_{E}\right)\right)\) where \(j=0 \sim 7\)
\(\left(A_{8}+j\right) \leftarrow R_{j}(a+1) \equiv R_{j}\left(\left(A_{e}\right)+1\right)\) where \(\mathrm{j}=0 \sim 5\)
\(\left(A_{j}\right)=a_{j}\) where \(j=14 \sim 17\)
Note that the above excludes the case for which \(a_{0} \sim a_{13}\) of ( \(A_{e}\) ) are all ones.

\section*{Instruction Description}

This instruction indirectly specifies the phrase ROM address.

By using this instruction, the first bit, i.e. \(\mathbf{R}_{0}((A))=\) \(R_{0}\) (a), of the 8 -bit phrase ROM contents at the specified address is specified.

First, this instruction sets the address counter A to the address data a. This address is used as ( \(\mathrm{A}_{\mathrm{e}}\) ). Next, the ROM
output \(R_{0}\left(\left(A_{e}\right)\right) \sim R_{7}\left(\left(A_{e}\right)\right)\) at the specified address ( \(A_{e}\) ) is sent to the address counter \(A_{0} \sim A_{7}\), and the ROM output \(R_{0}\left(\left(A_{e}\right)+1\right) \sim R_{5}\left(\left(A_{e}\right)+1\right)\) at the next address from \(a\left(A_{e}\right),\left(A_{e}\right)+1\) is sent to the address counter \(A_{8} \sim A_{13}\). The upper. order 4-bits \(A_{14} \sim A_{17}\) of \(\left(A_{e}\right)\) do not change, however. The value of the set address data a must not be the individual phrase ROM last address.

If the contents of the address counter prior to this instruction are known and there is no necessity to change higher order address bits, the appropriate step 1 through 4 may be eliminated.

After outputting the data \(\mathbf{4}_{16}\) and \(\mathrm{a}_{17}\), this instruction requires a minimum of \(74 \mathrm{~T}_{\phi}\).

\section*{2. Bit Read Instruction \\ Instruction code: \\ \begin{tabular}{|cccc|}
\hline\(D Q_{3}\) & \(D Q_{2}\) & \(D Q_{1}\) & \(D Q_{0}\) \\
\hline 1 & 0 & 0 & - \\
\hline
\end{tabular}}

\section*{Function equations:}
\[
\text { First }\left(\mathrm{S}_{0} \leftarrow\left(\mathrm{~S}_{1}\right)\right.
\]
\[
\left(S_{1}\right) \leftarrow\left(S_{2}\right)
\]
\[
\left(\mathrm{S}_{2}\right) \leftarrow\left(\mathrm{S}_{3}\right)
\]
\[
\left(S_{3}\right) \leftarrow R_{j}((A)) \text { where } j=0 \sim 7 \text { and } j=0 \text { immediately }
\] after the instruction.
Next, \(\mathrm{j} \leftarrow \mathrm{j}+1\) where \(\mathrm{j} \leftarrow 0\) if \(\mathrm{j}=\mathbf{8}\)
\((A) \leftarrow(A)+1\)

\section*{Instruction Description}

This instruction shifts into the 4 -bit shift buffer \(S\) the contents of the phrase ROM. In addition, it acts to initialize the ROM after direct addressing.

By using this instruction, the 1 st bit of the 8 -bit contents of ROM specified by the address counter \(A\) is sent to the 4 -bit shift buffer S . Immediately after execution, \(\mathbf{R}_{\mathbf{0}}\) ( \((A)\) ) is sent, and when this instruction is executed continuously, the address counter is automatically incremented in the sequence \(\mathrm{R}_{0}((A)), R_{1}((A)) \ldots R_{7}((A))\), \(R_{0}((A)+1)\), thereby performing a serial conversion on the ROM data automatically. In addition, the address counter \(A\) is incremented by bits allowing all 16 chips to be addressed.

\section*{3. Data Transmission Instruction \\ Instruction code: \\ \begin{tabular}{|cccc|}
\hline \(\mathrm{DQ}_{3}\) & DQ 2 & DQ 1 & DQ 0 \\
\hline 0 & 1 & 0 & - \\
\hline
\end{tabular}}

Function equations: \(\quad\left(D O_{0}\right) \leftarrow\left(S_{0}\right)\)
\(\left(\mathrm{DQ}_{1}\right) \leftarrow\left(\mathrm{S}_{1}\right)\)
\(\left(\mathrm{DO}_{2}\right) \leftarrow\left(\mathrm{S}_{2}\right)\)
\(\left(\mathrm{DQ}_{3}\right) \leftarrow\left(\mathrm{S}_{3}\right)\)

\section*{Instruction Description}

This instruction outputs to the interface data bus line DQ the 4 -bit contents of the shift buffer S .

By using this instruction, the 4-bit data contents of the phrase ROM can be read externally.

\section*{4. Test Instruction \\ Instruction code: \begin{tabular}{|cccc|}
\hline \(\mathrm{DQ}_{3}\) & \(\mathrm{DQ} Q_{2}\) & \(\mathrm{DQ} Q_{1}\) & DQ 0 \\
\hline 1 & 1 & 1 & - \\
\hline
\end{tabular}}

Function equations: \(\quad\left(\mathrm{DQ}_{0}\right) \leftarrow(S M)\)
\(S M=1\) for speech generation and 0 for non-generation speech, with \(\mathrm{DQ}_{1} \sim \mathrm{DO}_{3}\) non-defined.

\section*{Instruction Description}

This instruction is used to test whether speech generation is being performed and output the result at \(\mathrm{DO}_{0}\).

Use of this instruction allows the speech mode (SM) status to be output as a DC level at the busy pin as well. SM and BUSY are of the same polarity, 1 for periods of speech generation and \(\mathbf{O}\) for non-generation periods.

\section*{5. Speech Instruction}

Instruction code:
\begin{tabular}{|cccc|}
\hline \(\mathrm{DQ}_{3}\) & DQ 2 & DQ 1 & DQ 0 \\
\hline 1 & 0 & 1 & - \\
\multirow{2}{*}{ Male speaker } \\
\cline { 1 - 4 } 0 & 1 & 1 & - \\
Female speaker \\
\hline
\end{tabular}

\section*{Function equations:}
(1) Speech synthesizer \(\leftarrow R_{j}((A))\)
\(\mathrm{j}=0 \sim 7\) and \(\mathrm{j}=0\) directly after an addressing instruction
(2) \(\mathrm{j} \leftarrow \mathrm{j}+1\), however \(\mathrm{j} \leftarrow 0\) if \(\mathrm{j}=8\)
(A) \(\leftarrow(A)+1\)
\((1)\) and (2) are repeated.

\section*{Instruction Description}

These instructions are used to begin and execute speech generation by the speech generating equipment.

Using these instructions, speech characteristic parameters stored in the phrase ROM are sent to the synthesizer continuously at a rate of one frame every 25 ms , the synthesizer processing them with a cycle time of \(125 \mu \mathrm{~s}\). The results of this process are D/A converted every \(125 \mu \mathrm{~s}\) to create the AUD1 and AUD2 speech outputs. At each of AUD1 and AUD2 pins, an analog speech signal is output corresponding to the appropriate sign codes, one being positive and the other negative.

Use of these instructions automatically increments the 18-bit phrase ROM address counter A, and performs a serialization of ROM data.

As the last voice parameter frame in the phrase ROM, an end code is used so that the synthesizer, sending this end code is reset, ending the speech synthesis process cycle and setting the speech mode SM to 0 .

Thus, with the exception of phrase ROM memory capacity, speech of any arbitrary length may be generated.

\section*{6. Stop Inistruction \\ Instruction code:}
\begin{tabular}{|cccc|}
\hline\(D Q_{3}\) & \(D Q_{2}\) & \(D Q_{1}\) & \(D Q_{0}\) \\
\hline 0 & 0 & 0 & - \\
\hline
\end{tabular}

\section*{INSTRUCTION FUNCTION}

This instruction stops the speech output of the synthesizer.

\section*{Instruction Description}

This instruction stops the speech generated by the synthesizer.

By using this instruction, speech generation is halted, and the speech mode SM is reset to 0 .

The phrase ROM program counter is not modified.
Upon power up, it is always required to generate a stop instruction.

\section*{Example}

This example generates female speech by sending the ROM program counter to the first address \(0013 \mathrm{~F}_{16}\).
\begin{tabular}{|cccc|}
\hline\(D Q_{3}\) & DQ 2 & DQ 1 & DQ 0 \\
\hline 0 & 0 & 1 & 0 \\
\hline 1 & 1 & 1 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 0 & 1 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 0 & 0 & 0 \\
\hline 1 & 0 & 0 & 0 \\
\hline 0 & 1 & 1 & 0 \\
\hline
\end{tabular}

Addressing instruction
F
Addressing instruction
3
Addressing instruction

Addressing instruction
0
Addressing instruction
0
Bit read instruction
Female speaker instruction

Data is transferred to the synthesizer (M58817AP) from the controller as shown above. Refer to the Timing Diagram for input timing.

Data Transfer Using the Bit Read Instruction and Indirect Addressing Instruction

(1) Using the bit read instruction

If a bit read instruction is output by the synthesizer, the upper order bit of the address specified by the program counter is transferred to the upper order bit \(\left(\mathrm{DQ}_{3}\right)\) of the synthesizer register. By repetitively sending this instruction, the previously sent bits are shifted towards the lower order bits in the register. Thus, to observe data stored in ROM using the bit read instruction, the data must be stored after doing bit conversion in groups of 4 bits.
(2) Using the indirect addressing instruction

As can be seen in the Figure, the upper order and lower order bits for the contents of ROM and those of the program counter are reversed, requiring care when performing ROM storage operations.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline Vod & Supply voltage & \multirow[b]{2}{*}{With respect to \(\mathrm{V}_{\text {SS }}\)} & 0.3--15 & V \\
\hline \(V_{1}\) & Input voltage & & \(0.3 \sim-15\) & V \\
\hline Pd & Power dissipation & & 700 & mW \\
\hline Topr & Operating temperature & & \(-10 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature & & \(-40 \sim 125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\mathrm{T}_{\mathrm{a}}=-10 \sim 70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline VDD & Supply voltage & \(-11\) & -10 & -9 & V \\
\hline Voo 1 & Supply voltage (Note 1) & \(-11\) & & -4.75 & \(V\) \\
\hline \(V_{\text {SS }}\) & Supply voltage & & 0 & & \(\checkmark\) \\
\hline VIH & High-level input voltage & -1 & & 0 & V \\
\hline \(\mathrm{VIH}_{\text {( }}(\phi)\) & High-level clock input voltage & -1 & & 0 & V \\
\hline VIL & Low-level input voltage & VDD & & -4 & V \\
\hline \(\mathrm{VIL}(\phi)\) & Low-level clock input voltage & VDD & & \(\mathrm{VDD}+2\) & V \\
\hline \(f(\phi)\) & Oscillation frequency & 620 & & 660 & kHz \\
\hline
\end{tabular}

Note 1. \(V_{D D 1}\) is the controller and interface power supply. For single power supply operation \(V_{D D 1}=V_{D D}\).

ELECTRICAL CHARACTERISTICS \(\left(T_{a}=-10 \sim 70^{\circ} \mathrm{C}, V_{D D}=-10 \pm 1 \mathrm{~V}, f(\phi)=640 \pm 20 \mathrm{kHz}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \multirow{2}{*}{VOH1} & \multirow[t]{2}{*}{\begin{tabular}{l}
High-level output voltage for clock output ( \(2 \phi\) ), \\
busy signal, input/output data bus ( \(V_{D D 1}\)-related outputs)
\end{tabular}} & \(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 1}, 10 \mathrm{l}=-50 \mu \mathrm{~A}\) & -1 & & & V \\
\hline & & \(\mathrm{VDD}=-5 \pm 0.25 \mathrm{~V}, 1 \mathrm{OH}=-50 \mu \mathrm{~A}\) & -1 & & & V \\
\hline Voh2 & High-level output voltage for clock output ( \(\phi\) ), control signals, address bus (VD-related outputs) & \(1 \mathrm{OH}=-50 \mu \mathrm{~A}\) & -0.8 & & & V \\
\hline \multirow[b]{2}{*}{Vol1} & \multirow[t]{2}{*}{Low-level output voltage for clock output (2 \(2 \phi\) ), busy signal, input/output data bus ( \(\mathrm{V}_{\mathrm{DD}}\) I-reated outputs)} & \(\mathrm{V}_{D D}=\mathrm{VDD1}, 10 \mathrm{~L}=50 \mu \mathrm{~A}\) & & & -4.5 & V \\
\hline & & \(\mathrm{VDO1}=-5 \pm 0.25 \mathrm{~V}, 10 \mathrm{~L}=50 \mu \mathrm{~A}\) & & & \(\mathrm{V}_{\mathrm{DO1}}+0.6\) & \(\checkmark\) \\
\hline Vol2 & Low-level output voltage for clock output ( \(\phi\) ). control signais, address bus (VD-related outputs) & \(10 \mathrm{~L}=50 \mu \mathrm{~A}\) & & & -5 & V \\
\hline 100 & Supply current & \(V_{D D}=\mathrm{V}_{\text {DD }} 1\), un-loaded output & & & -30 & mA \\
\hline 1 DDI 1 & Supply current & Un-loaded output & & & -1 & mA \\
\hline IdA & Maximum D/A output current & RL \(=100 \Omega\) & & & 30 & mA \\
\hline Ci & Input capacitance & \[
\begin{aligned}
& V_{D D}=V_{D D}:=V_{s s}, \\
& f=1 \mathrm{MHz}, \quad 250 \mathrm{mV} \mathrm{~ms}
\end{aligned}
\] & & 7 & 10 & pF \\
\hline \multirow{2}{*}{1} & Input current, with the exception of the frame period switching input & \(V_{1}=0 \sim V_{D O}\) & & & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline & Input current for the frame period switching input (built-in pull down resistor) & \(V_{1}=0 \sim V_{D D}\) & & & -50 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{APPLICATION EXAMPLES}
(1) Use with M58818-XXXP

(2) Use with an EPROM


\section*{MITSUBISHI}

ELECTRIC

\section*{DESCRIPTION}

The M58818-XXXP is a p-channel MOS phrase ROM having a capacity of 16 K bytes ( 131072 bits), intended for use in storage of speech parameters and other data. The device includes also an 18 -bit address counter/register, an 8 -bit output sense amplifier/buffer, address control circuitry, and read control circuitry.

Used in conjunction with the M58817AP speech synthesizer, up to 100 seconds of speech output can be obtained.

\section*{FEATURES}
- Single -10V power supply
- Stores parameters for up to 100 seconds of speech output
- Large memory capacity (128K bits)
- Built-in 18 -bit address counter/register

PIN CONFIGURATION (TOP VIEW)


\section*{APPLICATIONS}

Clocks, educational equipment, toys, electronic cash registers.

\section*{FUNCTION}

The M58818-XXXP is a \(16 \mathrm{~K} \times 8\)-bit masked ROM consisting of a 14 -bit address counter, address latch, chip select latch, data register, and control logic circuitry.

Addressing is done by means of pins \(\mathrm{A}_{0}\) through \(\mathrm{A}_{3}\) in five steps.


\section*{BASIC FUNCTIONAL BLOCKS}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Function } & \\
\hline Address counter & For continuous addressing of ROM data for output, this 14 -bit pure binary address counter is automatically incremented by 1 \\
\hline Data register & This 8-bit register is used for temporary storage of ROM data \\
\hline Control logic & Provides internal control by means of the control signals \(\mathrm{C}_{0}\) and \(\mathrm{C}_{\mathbf{1}}\) \\
\hline Data memory & \(16 \mathrm{~K} \times 8\) bit masked ROM \\
\hline
\end{tabular}

\section*{PIN DESCRIPTION}
\begin{tabular}{|c|c|c|c|}
\hline Pin & \multicolumn{1}{|c|}{ Name } & \begin{tabular}{c} 
Input or \\
output
\end{tabular} & Input \\
\hline A0- \(A_{2}\) & Address bus & \begin{tabular}{l} 
Input pins for the external input of address into the address counter and chip select latch. This data must be input in five \\
steps.
\end{tabular} \\
\hline\(A_{3} / Q\) & Address bus/data bus & \begin{tabular}{l} 
Input/ \\
output
\end{tabular} & \begin{tabular}{l} 
In the address and chip select data input mode this pin acts as an input pin to accept address and data. This data must be \\
input in five steps. In the data output mode this pin acts as an output pin, outputting ROM data 1 bit at a time in serial \\
fashion. However, for address overflow and when the chip is not selected, this output pin is floating.
\end{tabular} \\
\hline\(\phi\) & Clock input & Input & \begin{tabular}{l} 
Clock input pin \\
\hline\(C_{1}\)
\end{tabular} \\
\hline Control signals & Input & \begin{tabular}{l} 
Determine internal operation status. \\
Input pins for control signals.
\end{tabular} \\
\hline PoG & Power-on clear & Input & \begin{tabular}{l} 
Upon power-on, an internal power-on clear circuit automatically clears the internal status. When this pin is set to high, \\
\(A_{3} / Q\) output is prohibited and the internal states are cleared.
\end{tabular} \\
\hline
\end{tabular}

128K-BIT PHRASE ROM

\section*{FUNCTIONAL DESCRIPTION}

The M58818-XXXP is controlled by the following four instructions.
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multirow[b]{2}{*}{Effect} & \multicolumn{2}{|l|}{Instruction code} \\
\hline & & \(\mathrm{Co}_{0}\) & \(\mathrm{C}_{1}\) \\
\hline Address instruction & Data is loaded into the internal address counter and chip select latch of the M58818-XXXP & 0 & 1 \\
\hline Read instruction & Serially converted data from the ROM is output 1 bit at a time. This may also be used as an addressing instruction capable of directly addressing ROM. & 1 & 0 \\
\hline Indirect addressing instruction & Indirectly sets the address of ROM & 1 & 1 \\
\hline NOP instruction & No operation & 0 & 0 \\
\hline
\end{tabular}

These instructions are described below.

\section*{1. Direct addressing}

The timing is shown in Fig. 1. First, by using the addressing instruction, \(A_{0}, A_{1}, A_{2}\), and \(A_{3} / Q\) inputs are used to read-in in 4-bit parallel format the starting address and chip select data. Then, five addressing instructions are used to completely set the contents of the address counter and chip select latch.

Next, if a read instruction is input, ROM data is read from the address specified by the sequence above.

The read instruction acts as a direct addressing instruction, and 24 clock cycles after the input of the read instruction ROM data is available at the \(A_{3} / Q\) pin. In addition, by inputting a read instruction ROM data can be serially output 1 bit at a time.

The address counter is automatically incremented by 1 every 8 read instructions.


Fig. 1 Direct addressing timing

\section*{2. Indirect addressing}

The timing is shown in Fig. 2. As with direct addressing, an indirect addressing instruction is input after setting of the address.

By using an indirect addressing instruction, ROM data at the address in the address counter is output and shifted into the address counter.

In addition, when two words of ROM data are shifted into the address counter, 74 clock cycles after the input of an indirect addressing instruction the ROM data at the set address is available as an output at the \(\mathrm{A}_{3} / \mathrm{Q}\) pin.

By inputting a read instruction, ROM data can be read 1
bit at a time in serial fashion.
The relationship between the two words of ROM data and the address shifted into the address counter is as follows.

If the address counter address is set to \(\left(00000_{16}\right)\) when an indirect addressing instruction is input, the ROM data at that address \(\left(D_{0} D_{1} \quad D_{2} \quad D_{3} \quad D_{4} \quad D_{5} \quad D_{6} \quad D_{7}\right)_{2}\) and the ROM data at the address incremented \(1\left(00001_{16}\right)\left(D_{0}^{\prime} D_{1}^{\prime} D_{2}^{\prime}\right.\) \(\left.\mathrm{D}_{3}^{\prime} \mathrm{D}_{4}^{\prime} \quad \mathrm{D}_{5}^{\prime} \quad \mathrm{D}_{6}^{\prime} \quad \mathrm{D}^{\prime}{ }_{7}\right)_{2}\) are output and shifted into the address counter, the overall address being set to ( \(\mathrm{D}_{5}^{\prime} \mathrm{D}_{4}^{\prime}\) \(\left.D_{3}^{\prime} D_{2}^{\prime} D_{1}^{\prime} D_{0}^{\prime} D_{7} D_{6} D_{5} D_{4} D_{3} D_{2} D_{1} D_{0}\right)_{2}\).


Fig. 2 Indirect addressing timing

\section*{3. Relationship of phrase ROM contents and address setting}

Up to a maximum of 16 M58818-XXXP phrase ROMs may be connected to a single M58817AP synthesizer. Therefore, since the capacity of a single M58818-XXXP is 16 K bytes ( 131072 bits), it is necessary to be able to address 256 K bytes. That is, an 18 -bit address \(\mathrm{a}_{\mathrm{i}}(\mathrm{i}=0 \sim 17\) ) is required the relationship between \(a_{i}\) and the ROM chip being as follows.
\(a_{17} a_{16} a_{15} a_{14} a_{13} a_{12} a_{11} a_{10} a_{9} a_{8} a_{7} a_{6} a_{5} a_{4} a_{3} a_{2} a_{1} a_{0}\)
\(\stackrel{\text { Chip select }}{*}\)

MITSUBISHI LSIs
M58818-XXXP

128K-BIT PHRASE ROM

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline VDD & Supply voltage & \multirow[b]{2}{*}{With respect to \(V_{\text {SS }}\)} & 0.3~-15 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & 0.3~-15 & \(V\) \\
\hline Pd & Power dissipation & Ta \(=25^{\circ} \mathrm{C}\) & 130 & mW \\
\hline Topr & Operating temperature & & \(-10 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature & & \(-40-125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(T_{\mathrm{a}}=-10 \sim 70^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline VDD & Supply voltage & -11 & \(-10\) & \(-9\) & V \\
\hline Vss & Supply voltage & & 0 & & V \\
\hline VIH & High-level input voltage & \(-1.5\) & & 0 & V \\
\hline VIL & Low-level input voltage & VDD & & \(-4.5\) & \(V\) \\
\hline \(f(\phi)\) & External clock frequency & 155 & 160 & 165 & kHz \\
\hline Cp & Capacitance connected to \(\mathrm{P}_{\mathrm{OC}}\) pin & & 0.1 & & \(\mu \mathrm{F}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{T}_{\mathrm{a}}=-10 \sim \sim 0^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=-10 \mathrm{~V} \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{f}(\mathrm{f})=160 \pm 5 \mathrm{KHz}\right.\), uniess otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VOH & High-level output voltage & \(1 \mathrm{OH}=-0.5 \mathrm{~mA}\) & -0.8 & & & V \\
\hline Vol & Low-level output voltage & \(1 \mathrm{OL}=0.5 \mathrm{~mA}\) & & & -4.5 & \(\checkmark\) \\
\hline 100 & Supply current & Un-loaded output & & & -10 & mA \\
\hline 1 & Input current for all pins except power-on clear & \(V_{1}=0 \sim V_{D D}\) & & & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline 1 & Input current for power-on clear input & \(V_{1}=0 \sim V_{D D}\) & & & -50 & \(\mu \mathrm{A}\) \\
\hline Ci & Input capacitance & \[
\begin{aligned}
& V D D=V s s, \\
& f=1 M H z, \quad 250 \mathrm{mVrms}
\end{aligned}
\] & & 7 & 10 & pF \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS \(\left(T_{a}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=-10 \pm 1 \mathrm{~V},{ }^{\prime}(\phi)=160 \pm 5 \mathrm{kHz}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\operatorname{td}(\phi-Q)\) & Data output delay time & \(C L=100 \mathrm{pF}\) & & & 3 & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

TIMING DIAGRAM


\section*{DESCRIPTION}

The M58819S is a p-channel MOS EPROM interface LSI device capable of addressing 16K bytes of EPROM devices.

The device is housed in a 40 -pin ceramic DIL package.
Speech output is possible by using the M58819S in conjunction with the M58817AP and EPROMs.

\section*{FEATURES}
- Single - 10V power supply
- Extendable to control up to 16 K bytes of EPROM
- Built-in 14-bit address counter

\section*{APPLICATION}

Small-scale speech output devices.

\section*{FUNCTION}

The M58819S is an interface LSI which includes a 14 -bit address counter, chip select latch, control logic circuitry, and a data register. It is usable in conjunction with EPROMs and the M58817AP speech synthesizer.



EPROM INTERFACE

\section*{BASIC FUNCTIONAL BLOCKS}
\begin{tabular}{|c|l|}
\hline Function & \\
\hline Address counter & \begin{tabular}{l} 
This counter is used to specify the address for external EPROMs. When this 14-bit binary counter is used to output continuous \\
addresses for data output, it is automatically incremented by one.
\end{tabular} \\
\hline Data register & This 8-bit register is used for temporary storage of EPROM data \\
\hline Control logic & Provides internal control by means of the control signals \(C_{0}\) and \(C_{1}\) \\
\hline
\end{tabular}

PIN DESCRIPTION
\begin{tabular}{|c|c|c|c|}
\hline Pin & Name & Input or output & Function \\
\hline \(A D_{0} \sim A D_{13}\) & PROM address bus & Output & Output pin which sends the 14 -bit address to the EPROM devices \\
\hline \(A_{0} \sim A_{2}\) & Address bus & Input & input pins for the external input of address into the address counter and data into the chip select latch. This data must be input in five steps. \\
\hline \(A_{3} / \mathrm{Q}\) & Address bus/ data bus & Input/ output & In the address and chip select data input mode this pin acts as an input pin to accept address and data. This data must be input in five steps. In the data output mode this pin acts as an output pin, outputting EPROM data 1 bit at a time in serial fashion. However, for address overflow and when the chip is not selected, this output pin is floating. \\
\hline \(\phi\) & Clock input & Input & Clock input pin \\
\hline \[
\begin{aligned}
& \mathrm{Co} \\
& \mathrm{C}_{1}
\end{aligned}
\] & Control signals & Input & Input pins for the control signals which determine the internal operating states \\
\hline Poc & Power on clear & Input & Upon power-on, an internal power-on clear circuit automatically clears the internal status. When this pin is set to high, \(\mathrm{A}_{3} / \mathrm{Q}\) output is prohibited and the internal states are cleared. \\
\hline \(\mathrm{DO}_{0} \mathrm{D}_{7}\) & PROM data bus & Input & 8-bit parallel input for EPROM data \\
\hline SL & PROM expansion input & Input & Normally the SL pin is set to low, enabling addressing of 16 K bytes of EPROM. For addressing of 32 K bytes of EPROM with two M58819S devices, one of the SL pins is set to high. The chip select data is used to switch between the two devices. \\
\hline
\end{tabular}

\section*{FUNCTIONAL DESCRIPTION}

The M58819S is controlled by the following four instructions.
\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{Instruction} & \multirow[t]{2}{*}{Effect} & \multicolumn{2}{|l|}{Instruction code} \\
\hline & & Co & C 1 \\
\hline Addressing instruction & Data is loaded into the internal address counter and chip select latch of the M58819S. & 0 & 1 \\
\hline Read instruction & Serially converted data from the EPROM is output 1 bit at a time. This may also be used as an addressing instruction capable of directly addressing EPROM' & 1 & 0 \\
\hline Indirect addressing instruction & Indirectly sets the address of EPROM & 1 & 1 \\
\hline NOP instruction & No operation & 0 & 0 \\
\hline
\end{tabular}

These instructions are described below.

\section*{1. Direct addressing}

The timing is shown in Fig. 1. First, by using the addressing instruction, \(A_{0}, A_{1}\), and \(A_{3} / Q\) inputs are used to read-in in 4-bit parallel format the starting address and chip select data. Then, five addressing instructions are used to completely set the contents of the address counter and chip select latch.

Next, if a read instruction is input, EPROM data is read
from the address specified by the sequence above.
The read instruction acts as a direct addressing instruction, and 24 clock cycles after the input of the read instruction EPROM data is available at the \(A_{3} / Q\) pin. In addition, by inputting a read instruction EPROM data can be serially output 1 bit at a time. The address counter is automatically incremented by 1 every 8 read instructions.


Fig. 1 Direct addressing timing

\section*{2. Indirect addressing}

The timing is shown in Fig. 2. As with direct addressing, an indirect addressing instruction is input after setting of the address.

By using an indirect addressing instruction, EPROM data at the address in the address counter is output and shifted into the address counter.

In addition, when two words of ROM data are shifted into the address counter, 74 clock cycles after the input of an indirect addressing instruction the EPROM data at the set address is available as an output at the \(\mathrm{A}_{3} / \mathrm{Q}\) pin. By inputting a read instruction, ROM data can be read 1 bit at
a time in serial fashion.
The relationship between the two words of ROM data and the address shifted into the address counter is as follows.

If the address counter address is set to \(00000_{16}\) when an indirect addressing instruction is input, the EPROM data at that address \(\left(\begin{array}{llllllll}D_{0} & D_{1} & D_{2} & D_{3} & D_{4} & D_{5} & D_{6} & D_{7}\end{array}\right)_{2}\) and the EPROM data at the address incremented \(1(00001)_{16}\left(D_{0}^{\prime}\right.\) \(\left.\mathrm{D}_{1} \mathrm{D}_{2}^{\prime} \mathrm{D}_{3} \mathrm{D}_{4}^{\prime} \mathrm{D}_{5}^{\prime} \mathrm{D}_{6} \mathrm{D}_{7}\right)_{2}\) are output and shifted into the address counter, the overall address being set to ( \(\mathrm{D}_{5}^{\prime} \mathrm{D}_{4}^{\prime} \mathrm{D}_{3}^{\prime}\) \(\left.D_{2}^{\prime} D_{1}^{\prime} D_{0}^{\prime} \quad D_{7} D_{6} \quad D_{5} D_{4} D_{3} D_{2} D_{1} D_{0}\right)_{2}\).


Fig. 2 Indirect addressing timing

\section*{3. Interface addressing}

The M58819S is capable of addressing up to a maximum of 16 K bytes of EPROM. The chip select data is \((0000)_{2}\).

Therefore, it is necessary to be able to specify an 18 -bit address \(a_{i}(i=0 \sim 17)\), the relationship between \(a_{i}\) and the PROM address bus being as follows.


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline VDD & Supply voltage & \multirow[b]{2}{*}{With respect to \(V_{S S}\)} & 0.3--15 & V \\
\hline \(V_{1}\) & Input voltage & & 0.3~-15 & \(V\) \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 180 & mW \\
\hline Topr & Operating temperature & & \(-10-70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature & & \(-40 \sim 125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(T_{\mathrm{a}}=-10 \sim 70^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{\text {DD }}\) & Supply voltage & \(-11\) & & -9 & V \\
\hline VOD 1 & Supply voltage & \(-5.25\) & -5 & \(-4.75\) & V \\
\hline Vss & Supply voltage & & 0 & & V \\
\hline \(\mathrm{V}_{\text {tH }}\) & High-level input voltage & \(-1\) & & 0 & \(\checkmark\) \\
\hline VIL & Low-level input voltage for \(D_{0} \sim D_{7}\) inputs & VDD 1 & & \(-4.3\) & V \\
\hline VIL & Low-level input voltage for \(A_{0} \sim A_{3}, \phi, S L, C_{0}\), and \(C_{1}\) inputs & VDD & & -4.5 & \(\checkmark\) \\
\hline \(f(\phi)\) & External clock frequency & 155 & 160 & 165 & kHz \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T_{\mathrm{a}}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=-10 \pm 1 \mathrm{~V}, \mathrm{~V}_{D D 1}=-5 \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, f(\phi)=160 \pm 5 \mathrm{kHz}\right.\), unless otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VOH 1 & High-level output voltage for Q output & \(1 \mathrm{OH}=0.5 \mathrm{~mA}\) & \(-0.8\) & & & V \\
\hline VOH 2 & High-level output voltage for \(A D_{0} \sim A D_{10}\) output & \multirow{2}{*}{\(1 \mathrm{OL}=0.5 \mathrm{~mA}\)} & -1 & & & \(V\) \\
\hline VOH 3 & High-level output voltage for \(A D_{11} \sim A D_{13}\) outputs & & -1 & & & V \\
\hline VOL1 & Low-level output voltage for Q output & \(1 \mathrm{OL}=0.5 \mathrm{~mA}\) & & & \(-4.5\) & \(V\) \\
\hline VOL2 & Low-level output voltage for \(A D_{0} \sim A D_{10}\) outputs & \(1 \mathrm{OL}=0.1 \mathrm{~mA}\) & & & \(V_{D D 1}+0.6\) & V \\
\hline VOL3 & Low-level output voltage for \(A D_{11} \sim A D_{13}\) outputs & \(10 \mathrm{~L}=0.4 \mathrm{~mA}\) & & & \(V_{D D 1}+0.6\) & \(V\) \\
\hline 1 DD & Supply current & \multirow[t]{2}{*}{Un-loaded output} & & & \(-10\) & mA \\
\hline I DD1 & Supply current & & & & \(-1\) & mA \\
\hline 11 & Input current for all inputs other than \(\mathrm{P}_{\mathrm{OC}}\) & \(V_{1}=0-V_{D D}\) & & & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline 11 & Input current for \(\mathrm{P}_{\text {OC }}\) input & \(V_{1}=0-V_{D D}\) & & & - 50 & \(\mu \mathrm{A}\) \\
\hline Ci & Input capacitance & \(V_{D D}=V_{D D 1}=V_{S S}, f=1 \mathrm{MHz}, 250 \mathrm{mVrms}\) & & 7 & 10 & pF \\
\hline
\end{tabular}

SWITCHING CHARACTERISTICS \(\left(T_{a}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=-10 \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{LD}}=-5 \pm 0.25 \mathrm{~V}, f=160 \pm 5 \mathrm{kHz}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & Parameter & \multicolumn{2}{|c|}{ Test conditions } & \multicolumn{2}{|c|}{ Limits } \\
\cline { 3 - 6 } & & & Min & Typ & Max \\
\hline \(\operatorname{td}(\phi-\mathrm{Q})\) & Data output delay time (Note 1) & \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\) & & & 3 \\
\hline \(\operatorname{td}(\phi-\mathrm{A})\) & Address delay time (Note 2) & \(\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}\) & & \(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Note 1. Applies to pin 9 ( \(V_{D D}\)-related output)
2. Applies to pins \(1,27,28,29,31,32,33,34,35,37,38,39\), and 40 ( \(\mathrm{V}_{\text {LD } 1}\)-related outputs)
timing diagrams


\section*{DESCRIPTION}

The M50110XP and M50115XP are remote-control transmitter circuits manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment and other devices using infrared for transmission. The M50110XP conveys 30 different commands on the basis of a 10 bit PCM code, while the M50115XP conveys 120 different commands. These transmitters are intended to be used in conjunction with an M50111XP, M50116XP or M50117. XP receiver. The \(X\) in each type corresponds to blank, \(A\), \(B\) or \(C\), which are respectively used for audio equipment, TV and VTR, air conditioners and other applications, or video-disk equipment.

\section*{FEATURES}
\begin{tabular}{|c|c|}
\hline Type & Remote-control function \\
\hline M50110XP & 30 \\
\hline M50115XP & 120 \\
\hline
\end{tabular}
- Single power supply
- Wide supply voltage range: \(2.2 \mathrm{~V} \sim 8 \mathrm{~V}\)
- Low power dissipation:

Idle state ( \(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}\) ): 3 mW (typ)
\(3 \mu \mathrm{~W}\) (max)
- Has many functions and various uses
- Low-cost LC or ceramic oscillator used for reference frequency
- Low external component count
- Low transmitter duty cycle for minimal power consumption
- High-speed transmission

\section*{APPLICATION}
- Remote-control transmitter for audio equipment, TV, VTR, air conditioners and video-disk equipment

\section*{FUNCTION}

The M50110XP and M50115XP transmitter circuits for infrared remote-control systems consist of an oscillator, a timing generator, a scanner, a key-in encoder, an instruction decoder, a code modulator and an output buffer. In M50110XP with a \(6 \times 5\) keyboard matrix 30 commands can be transmitted by 10 -bit PCM codes. In M50115XP, with a \(6 \times 5\) keyboard matrix and two data inputs 120 commands can be transmitted. Oscillation is stopped when none of the keys are depressed in order to minimize power consumption.

PIN CONFIGURATIONS (TOP VIEW)


\section*{11}

\section*{BLOCK DIAGRAM}

M50110XP


M50115XP


\section*{FUNCTION}

\section*{Oscillator}

As the oscillator is on chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Fig. 1 and Fig. 2 show examples of typical oscillation circuits.


Fig. 1 An example of an oscillator (using a ceramic resonator)

\(\mathrm{L}: 2.5 \mathrm{mH}\)
\(\mathrm{C}_{\mathrm{LI}}, \mathrm{C}_{\mathrm{LO}}: 90 \mathrm{pF}\)
C: \(0.1 \mu \mathrm{~F}\)

Fig. 2 An example of an oscillator (using an LC network)

Setting the oscillation frequency to 480 kHz (or 455 kHz ) will also set the signal transmission carrier wave to 400 kHz (or 38 kHz ).

Power consumption is minimized by stopping oscillation in the oscillator when none of the keys is depressed.

\section*{Key input and data input}

In the M50110XP, 30 different commands can be sent through a \(6 \times 5\) keyboard matrix, consisting of inputs \(I_{1} \sim I_{6}\) and scanner outputs \(I_{A} \sim I_{E}\). In the M50115XP, 120 different commands can be sent because two data inputs, \(\overline{D_{5}}\) and \(\overline{D_{6}}\), are also used.

Table 2 shows the relationship between the keyboard matrix and the transmission code.

Table 1 Key code, type number and use
\begin{tabular}{|c|c|c|l|l|}
\hline \multicolumn{3}{|c|}{ Key code } & \multirow{2}{*}{ Type number } & \multicolumn{1}{|c|}{ Use } \\
\cline { 1 - 2 }\(K_{0}\) & \(K_{1}\) & \(K_{2}\) & & \\
\hline 0 & 0 & 0 & \begin{tabular}{l} 
M50110P \\
M50115P
\end{tabular} & Remote control for audio equipment \\
\hline 1 & 0 & 0 & \begin{tabular}{l} 
M50110AP \\
M50115AP
\end{tabular} & Remote control for TV and VTR \\
\hline 0 & 1 & 0 & \begin{tabular}{l} 
M50110BP \\
M50115BP
\end{tabular} & \begin{tabular}{l} 
Remote control for air \\
conditioners and other application
\end{tabular} \\
\hline 0 & 0 & 1 & \begin{tabular}{l} 
M50110CP \\
M50115CP
\end{tabular} & \begin{tabular}{l} 
Remote control \\
for video-disk equipment
\end{tabular} \\
\hline
\end{tabular}

Table 2 Relation between the keyboard matrix and the transmission code names
\begin{tabular}{|c|c|c|c|c|c|}
\hline & \(\phi_{A}\) & \(\phi_{B}\) & \(\phi_{C}\) & \(\phi_{D}\) & \(\phi_{E}\) \\
\hline \(\mathrm{I}_{6}\) & \(\mathrm{~A}-1\) & \(\mathrm{~A}-2\) & \(\mathrm{~A}-3\) & \(\mathrm{~A}-4\) & \(\mathrm{~A}-5\) \\
\hline \(\mathrm{I}_{5}\) & \(\mathrm{~A}-6\) & \(\mathrm{~A}-7\) & \(\mathrm{~A}-8\) & \(\mathrm{~A}-9\) & \(\mathrm{~A}-10\) \\
\hline \(\mathrm{I}_{4}\) & \(\mathrm{~A}-11\) & \(\mathrm{~A}-12\) & \(\mathrm{~A}-13\) & \(\mathrm{~A}-14\) & \(\mathrm{~A}-15\) \\
\hline \(\mathrm{I}_{3}\) & \(\mathrm{~B}-0\) & \(\mathrm{~B}-1\) & \(\mathrm{~B}-2\) & \(\mathrm{~B}-3\) & \(\mathrm{~B}-4\) \\
\hline \(\mathrm{I}_{2}\) & \(\mathrm{~B}-5\) & \(\mathrm{~B}-6\) & \(\mathrm{~B}-7\) & \(\mathrm{~B}-8\) & \(\mathrm{~B}-9\) \\
\hline \(\mathrm{I}_{1}\) & \(\mathrm{~B}-10\) & \(\mathrm{~B}-11\) & \(\mathrm{~B}-12\) & \(\mathrm{~B}-13\) & \(\mathrm{~B}-14\) \\
\hline
\end{tabular}

Table 3 Relation between the transmission code names and the transmission codes
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Transmission code name} & \multicolumn{5}{|c|}{Transmission} \\
\hline & \(\mathrm{D}_{0}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{4}\) \\
\hline A-1 & 1 & 0 & 0 & 0 & 0 \\
\hline A-2 & 0 & 1 & 0 & 0 & 0 \\
\hline A-3 & 1 & 1 & 0 & 0 & 0 \\
\hline A-4 & 0 & 0 & 1 & 0 & 0 \\
\hline A -5 & 1 & 0 & 1 & 0 & 0 \\
\hline A-6 & 0 & 1 & 1 & 0 & 0 \\
\hline A-7 & 1 & 1 & 1 & 0 & 0 \\
\hline A-8 & 0 & 0 & 0 & 1 & 0 \\
\hline A-9 & 1 & 0 & 0 & 1 & 0 \\
\hline A -10 & 0 & 1 & 0 & 1 & 0 \\
\hline A -11 & 1 & 1 & 0 & 1 & 0 \\
\hline A-12 & 0 & 0 & 1 & 1 & 0 \\
\hline A -13 & 1 & 0 & 1 & 1 & 0 \\
\hline A -14 & 0 & 1 & 1 & 1 & 0 \\
\hline A-15 & 1 & 1 & 1 & 1 & 0 \\
\hline B-0 & 0 & 0 & 0 & 0 & 1 \\
\hline B-1 & 1 & 0 & 0 & 0 & 1 \\
\hline B-2 & 0 & 1 & 0 & 0 & 1 \\
\hline B-3 & 1 & 1 & 0 & 0 & 1 \\
\hline B-4 & 0 & 0 & 1 & 0 & 1 \\
\hline B-5 & 1 & 0 & 1 & 0 & 1 \\
\hline B-6 & 0 & 1 & 1 & 0 & 1 \\
\hline B-7 & 1 & 1 & 1 & 0 & 1 \\
\hline B-8 & 0 & 0 & 0 & 1 & 1 \\
\hline B-9 & 1 & 0 & 0 & 1 & 1 \\
\hline B-10 & 0 & 1 & 0 & 1 & 1 \\
\hline \(B-11\) & 1 & 1 & 0 & 1 & 1 \\
\hline B-12 & 0 & 0 & 1 & 1 & 1 \\
\hline 8-13 & 1 & 0 & 1 & 1 & 1 \\
\hline \(B-14\) & 0 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

\section*{Transmission Commands}

In the M50110XP, 30 commands can be transmitted by 10 bit PCM codes ( \(\mathrm{K}_{0} \sim \mathrm{~K}_{2}, \mathrm{D}_{0} \sim \mathrm{D}_{6}\) ), and in the M50115XP, 120 commands can be transmitted. The first three bits \(K_{0} \sim\) \(\mathrm{K}_{2}\), which are key codes between transmitters and receivers, correspond to type numbers and uses. Relation between key codes, type numbers and uses of remote control systems is shown in'Table 1.

The next five bits \(D_{0} \sim D_{4}\) correspond to the \(6 \times 5\) keyboard matrix. Relation between transmission codes and their name is shown in Table 2.

The last two bits, \(D_{5}\) and \(D_{6}\), are controlled by the data inputs \(D_{5}\) and \(D_{6}\). When terminal \(D_{5}\) or \(D_{6}\) is open or high level, data code \(D_{5}\) or \(D_{6}\) becomes " 0 ", and when terminal \(D_{5}\) or \(D_{6}\) is low level, code data \(D_{5}\) or \(D_{6}\) becomes " 1 ".

In the M50110XP, the data bits \(D_{5}\) and \(D_{6}\) are fixed in " 0 ." To prevent spurious operation, the codes are designed so that there is no transmission code whose data bits \(D_{0} \sim D_{6}\) are all " 0 " or " 1. "

\section*{Transmission Coding}

When oscillation frequency \(f_{\text {osc }}\) is 480 kHz , transmission of data code is executed as follows: when \(f_{\text {osc }}\) is other than 480 kHz , the period is multiplied by \(480 \mathrm{kHz} / \mathrm{f}_{\text {osc }}\) and its frequency by \(\mathrm{f}_{\text {osc }} / 480 \mathrm{kHz}\).

A single pulse is amplitude-modulated by a carrier of 40 kHz , and the pulse width is 0.25 ms . Therefore a single pulse consists of 10 clock pulses of 40 kHz (see Fig. 3).


Fig. 3 A single pulse modulated onto carrier ( 40 kHz )

Fig. 4 Distinction between the bits " 1 " and " 0 "
The distinction between " 0 ' and " 1 " bits is made by the pulse interval between two pulses, with an 1 ms interval corresponding to " 0 ", and a 2 ms interval representing " 1 " (see Fig. 4).

One command word is composed of 10 bits, that is, of
11 pulses, and it is transmitted in the 24 ms cycle while a matrix switch is depressed (see Fig. 5).


As mentioned above, adopting of this code means that the period during which output is high level (i.e. signal emitting LED is lit) is shorter than in continuous wave transmission. Indeed the LED is on for only half of the 11 -pulse period or 1.375 ms , which is \(5.7 \%\) of the 24 ms entire cycle. This not only saves in total power consumption, but it also improves LED reliability. That is to say, emission can be increased on the same power consumption.


Fig. 5 Synthesis of one word (the code below shows 0001010000 )


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline VDD & Supply voltage & With respect to GND & -0.3-9 & \(\checkmark\) \\
\hline \(V_{1}\) & tnput voltage & & \(\mathrm{V}_{\text {SS }} \leqq \mathrm{V}_{1} \leqq \mathrm{~V}_{\text {DD }}\) & \(\checkmark\) \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & \(V_{S S} \leqq V_{O} \leqq V_{D O}\) & \(V\) \\
\hline Pd & Maximum power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operating free-air temperature range & & \(-30 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-40 \sim 125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline VDD & Supply voltage & 2.2 & & 8 & \(V\) \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & \(0.7 \times V_{D D}\) & & \(V_{\text {DD }}\) & \(V\) \\
\hline VIL & Low-level input voltage & 0 & & \(0.3 \times V_{0 D}\) & V \\
\hline \multirow[b]{2}{*}{fosc} & \multirow[b]{2}{*}{Oscillation frequency} & & 455 & & kHz \\
\hline & & & 480 & & kHz \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=25^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{2}{|r|}{\multirow{2}{*}{Test conditions}} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline VDD & Operational supply voltage & \multicolumn{2}{|l|}{\(\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{OSC}}=455 \mathrm{kHz}\)} & 2.2 & & 8 & \(\checkmark\) \\
\hline \multirow{2}{*}{IDD} & \multirow{2}{*}{Supply voltage during operation} & \multirow{2}{*}{\(\mathrm{f}_{0} \mathrm{SC}=455 \mathrm{kHz}\)} & \(V_{D D}=3 \mathrm{~V}\) & & 0.1 & 0.5 & \(m A\) \\
\hline & & & \(V_{D D}=6 \mathrm{~V}\) & & 0.5 & 2 & mA \\
\hline \multirow{2}{*}{100} & \multirow{2}{*}{Supply voltage during non-operation} & \multicolumn{2}{|l|}{\(V_{D D}=3 \mathrm{~V}\)} & & & 1 & \(\mu \mathrm{A}\) \\
\hline & & \multicolumn{2}{|l|}{\(V_{D D}=8 \mathrm{~V}\)} & & & 5 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{R}_{1}\) & Pull-up resistances, \(\mathrm{I}_{1} \sim \mathrm{I}_{6}\) & & & & 20 & & \(k \Omega\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{I}_{\text {OL }}\)} & \multirow{2}{*}{Low-level output currents, \(\phi_{\text {A }}-\phi_{E}\)} & \multicolumn{2}{|l|}{\(V_{D D}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.9 \mathrm{~V}\)} & 0.18 & 0.6 & & mA \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V}, \mathrm{~V}_{\text {OL }}=1.8 \mathrm{~V}\)} & 0.7 & 3 & & mA \\
\hline \multirow[b]{2}{*}{IOH} & \multirow[b]{2}{*}{High-level output current, OUT} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{O H}=2 \mathrm{~V}\)} & -2 & -5 & & \(m A\) \\
\hline & & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=4 \mathrm{~V}\)} & -8 & \(-16\) & & mA \\
\hline
\end{tabular}

\section*{APPLICATION EXAMPLE (M50115XP)}


\section*{DESCRIPTION}

The M50111XP, M50116XP and M50117XP are remote control receiver circuits manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment and other applications using infrared transmission. The systems can receive \(30 \sim 120\) different 10 -bit PCM code commands by remote control.

The M50111XP, M50116XP and M50117XP are designed for use with an M50110XP or M50115XP transmitter. The \(X\) in each type number corresponds to blank, \(A, B\) or \(C\), which are respectively used for audio equipment, TV and VTR, air conditioner and other applications, or videodisk equipment.
FEATURES
\begin{tabular}{|c|c|c|l|}
\hline \multirow{2}{*}{ Type } & \multicolumn{2}{|c|}{ Remote-control function } & \multirow{2}{*}{ Parallel outputs } \\
\cline { 2 - 3 } & Serial data & Parallel data & \\
\hline M50111XP & 120 & 30 & \(D_{0} \sim D_{3}, \overline{\text { STA }}, \overline{\mathrm{STB}}\) \\
\hline M50116XP & 120 & 60 & \(D_{0} \sim \mathrm{D}_{3}, \overline{\mathrm{STA}} \sim \overline{\mathrm{STD}}\) \\
\hline M50117XP & 120 & 120 & \(\mathrm{D}_{0} \sim \mathrm{D}_{7}, \mathrm{FF}\) \\
\hline
\end{tabular}
- Single power supply
- Wide power supply voltage range: \(4.5 \mathrm{~V} \sim 8 \mathrm{~V}\)
- Low power dissipation
- Low-cost LC or ceramic oscillator used for frequency reference
- Information is transmitted by pulse code modulation
- High speed reception
- Superior noise immunity - instructions are not executed unless the same code is received two or more times in succession
- Single transmission frequency ( 40 kHz or 38 kHz ) for carrier wave
- Many functions and various uses
- Large tolerance in operating frequency between the transmitter and the receiver
- Can be simply connected to a microcomputer

\section*{APPLICATION}
- Remote control receivers for audio equipment, TV, VTR, air conditioners, video-disk equipment and similar devices

\section*{FUNCTION}

The M50111XP, M50116XP and M50117XP receivers for infrared remote control systems consist of an oscillator, a timing generator, a demodulator, an error prevention circuit, a reception state decision circuit, a serial data processor, a shift register, a received signal input circuit, power-on reset circuit and other circuits. The M50111XP, M50116XP and M50117XP are designed to decode and execute instructions after 2 successive receptions of the identical instruction code. This provides positive assurance that noise will not be executed as instructions.

PIN CONFIGURATIONS (TOP VIEW)


With the data outputs \(D_{0} \sim D_{6}\) and the decode outputs \(\overline{\text { STA }} \sim \overline{S T D}\), M50111XP can process 30 different instructions, the M50116XP can process 60 different instructions and the M50117XP can process 120 different instructions. With a serial data output SD, 120 different instructions can be processed by any of the receivers.


\section*{FUNCTION}

\section*{Oscillator}

As the oscillator is on chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Fig. 1 and Fig. 2 show examples of typical oscillation circuit.


Fig. 1 An example of an oscillator (using a ceramic resonator)

\(L: 2.5 \mathrm{mH}\)
\(\mathrm{C}_{\text {LI }}, \mathrm{C}_{\text {LO }}: 90 \mathrm{pF}\)
\(C: 0.1 \mu \mathrm{~F}\)

Fig. 2 An example of an oscillator (using an LC network)
When oscillation frequency \(f_{\text {osc }}\) is 480 kHz , execution is as follows:

\section*{Received Signal Input Circuit and Demodulation Circuit}

The received signal, sensed by the photo detector, is amplified and an integrated signal is supplied through \(\overline{S i}\) to be processed by the received signal input circuit, and then it is sent to the demodulation circuit. In the demodulation circuit, the pulse interval of the signal is analyzed and then converted to a digital code. Fig. 3 shows the relationship between the \(\overline{\mathrm{SI}}\) input wave form, codes and data.


Fig. 3 The relationship between the \(\overline{\text { SII }}\) input wave form, code and data
When the input pulse interval to the \(\overline{\mathrm{SI}}\) input is 3.2 ms or longer, it will be assumed to be the end of a word, but if the interval is finally 50 ms or longer it will be accepted as the end of the command transmission and the device will be put in the idle state. In the idle state, the data outputs \(\mathrm{D}_{0} \sim \mathrm{D}_{6}\) and the reception indication output \(I R\) goes to low-level and the decoder outputs \(\overline{\text { STA }} \sim \overline{S T D}\) go to high-level.

\section*{Misoperation Prevention Circuit}

Any signal whose low-level interval at \(\overline{\mathrm{S} \mid}\) input is less than \(50 \sim 100 \mu\) is not accepted as a transmission signal.

When a pulse interval \(T_{p}\) is less than 0.4 ms , the misoperation prevention circuit resets to idle state to prevent an error. When all data codes \(D_{0} \sim D_{4}\) are supplied as 0 or 1 , it resets to idle state.

\section*{Receive State Check Circuit}

The reception indication output IR becomes high-level after receiving the same transmission code 2 or more times in succession. Therefore reception states of an instruction from the transmitter can be indicated by an LED connected to the output IR.

\section*{Reception Code, Data Output, Decode Output and Flip-flop Output}

Data outputs \(D_{0} \sim D_{6}\) correspond to \(D_{0} \sim D_{6}\) of the transmission codes. When a code is 0 , the data output will be low-level, and when a code is 1 , the data output will be high-level, while decode outputs \(\overline{\text { STA }} \sim \overline{S T D}\) correspond to transmission codes \(D_{4}, D_{5}\) as shown in Table 1. When the transmission codes \(D_{0} \sim D_{6}\) are 1010000, the flip-flop output FF will go to high-level, and when the codes are 0101000, the output FF will go to low-level.

Table 2 shows the relationship between key codes and type numbers, and examples of their use.

Table 1 The relationship between the decode outputs and the transmission codes \(D_{4}, D_{5}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Transmission code } & \multicolumn{5}{|c|}{ Decode output } \\
\hline \(\mathrm{D}_{4}\) & \(\mathrm{D}_{5}\) & \(\overline{\mathrm{STA}}\) & \(\overline{\mathrm{STB}}\) & \(\overline{\mathrm{STC}}\) & \(\overline{\mathrm{STD}}\) \\
\hline 0 & 0 & L & H & H & H \\
\hline 1 & 0 & H & L & H & H \\
\hline 0 & 1 & H & H & L & H \\
\hline 1 & 1 & H & H & H & L \\
\hline
\end{tabular}

Table 2 The relationship between be key codes, types numbers examples of their use
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Key code} & \multirow{2}{*}{Type number} & \multirow{2}{*}{Use} \\
\hline \(\mathrm{K}_{0}\) & \(\mathrm{K}_{1}\) & \(\mathrm{K}_{2}\) & & \\
\hline 0 & 0 & 0 & M50111P M50116P M50117P & Remote control for audio equipment \\
\hline 1 & 0 & 0 & M50111AP M50116AP M50117AP & Remote control for TV, VTR \\
\hline 0 & 1 & 0 & M50111BP M50116BP M50117BP & Remote control for air conditioners and others \\
\hline 0 & 0 & 1 & M50111CP M50116CP M50117CP & Remote control for video-disk equipment \\
\hline
\end{tabular}

\section*{Serial Data Processor}

When an identical code is received twice, the reception indication output IR is turned from low-level to high-level and then after \(6.25 \mu \mathrm{~s}\) delay the interrupt output INT is turned from low-level to high-level (see the timing diagram). When pulses are supplied to the clock input CL for SD while the INT output is high-level, the received data are sent from the serial data output SD. These data are synchronized with the rising edge of the CL input pulses. Thus the contents of the transmission code can be read, if the SD output is decided at the falling edge of the CL input pulses.

The SD output is a three-state output, which is usually in the disabled state (high impedance). After an interrupt output INT goes to high-level, the disabled state is absolved at the first low-to-high transmission of a CL input pulses. And then the data \(D_{0} \sim D_{6}\) is serially sent, and after \(50 \sim\) \(100 \mu \mathrm{~s}\) from the seventh high-to-low transmission of CL input pulses, the SD output is again put in the disabled state and at the same time the INT output goes to lowlevel.

\section*{Power-on Reset Circuit}

Attaching a capacitor to the terminal \(\overline{\mathrm{AC}}\), the power-on reset function can be activated when power supply is applied to the IC. When the \(\overline{A C}\) input is turned to low-level, the data outputs \(D_{0} \sim D_{6}\), the reception indication output IR, the interrupt output INT and the flip-flop output FF go to low-level, the decode outputs \(\overline{\text { STA }} \sim \overline{S T D}\) go to high-level and the serial data output SD is put in disabled state.

\section*{Timing Diagram}


After the INT output becomes high-level, when the received code is not identical to the previously received code before the first fall of the CL input, the INT output is returned to low-level; at the same time the \(\overline{\text { STA }} \sim \overline{\text { STD }}\) outputs become high level and the SD output become a disabled state. After the INT output goes to high-level, when received codes are not identical after the first fall of the CL input, the data \(D_{0} \sim D_{6}\) are sent and then the INT output goes to low-level after \(50 \sim 100 \mu\) s from the seventh fall of CL input pulses and the SD output is put in the disabled state.

The time \(\mathrm{t}_{\mathrm{s}}\) from the rising edge of the INT output to the rising edge of the CL input must be at least \(6.25 \mu \mathrm{~s}\).

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{D D}\) & Supply voltage & With respect to \(\mathrm{V}_{\text {SS }}\) & -0.3-9 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & \(\mathrm{V}_{\text {SS }} \leqq \mathrm{V}_{1} \leqq \mathrm{~V}_{\text {DD }}\) & \(\checkmark\) \\
\hline Vo & Output voltage & & \(\mathrm{V}_{S S} \leqq \mathrm{~V}_{0} \leqq \mathrm{~V}_{\text {DD }}\) & \(\checkmark\) \\
\hline Pd & Maximum power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operating free-air temperature range & & \(-30 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-40 \sim 125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline VOD & Supply voltage & 4.5 & & 8 & \(\checkmark\) \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level inout voltage & \(0.7 \times V_{D D}\) & & VDD & \(\checkmark\) \\
\hline \(V_{\text {IL }}\) & Low-ievel input voltage & 0 & & \(0.3 \times V_{\text {DD }}\) & \(V\) \\
\hline \multirow[b]{2}{*}{fosc} & \multirow{2}{*}{Oscillation frequency} & & 455 & & kHz \\
\hline & & & 480 & & kHz \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=25^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VDD & Operational supply voltage & \(\mathrm{Ta}=-30-70^{\circ} \mathrm{C}, \mathrm{f}_{\text {OSC }}=455 \mathrm{kHz}\) & 4.5 & & 8 & \(\checkmark\) \\
\hline IDD & Supply current from \(V_{D D}\) & \(\mathrm{V}_{\text {DD }}=5 \mathrm{~V}, \mathrm{f}_{\text {OSC }}=455 \mathrm{kHz}\) & & 0.3 & 1.0 & mA \\
\hline 1 OH & High-level output current, SD & \(V_{D D}=4.5 \mathrm{~V}, V_{O H}=2.4 \mathrm{~V}\) & \(-2\) & -6 & & mA \\
\hline \(\mathrm{IOH}^{\text {OH}}\) & High-level output current, INT, IR & \(V_{D D}=4.5 \mathrm{~V}, \mathrm{~V}_{O H}=2.4 \mathrm{~V}\) & --1 & -3 & & mA \\
\hline \(\mathrm{IOH}^{\text {OH}}\) & High-level output current, \(\mathrm{D}_{0} \sim \mathrm{D}_{6}, \overline{\mathrm{STA}} \sim \overline{\mathrm{STD}}, \mathrm{FF}\) & \(\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}\) & \(-0.5\) & \(-1.5\) & & mA \\
\hline lOL & Low-level output current, \(\mathrm{D}_{0} \sim \mathrm{D}_{6}, \overline{S T A} \sim \overline{S T D}, F F, S D, I N T, ~ I R ~\) & \(V_{D D}=4.5 \mathrm{~V}, V_{O L}=0.4 \mathrm{~V}\) & 1.6 & 3.2 & & mA \\
\hline \(\mathrm{R}_{1}\) & Pull-up resistance, \(\overline{\text { SI }}\) & & & 20 & & \(k \Omega\) \\
\hline \(\mathrm{R}_{1}\) & Pull-up resistance, \(\overline{A C}\) & & & 48 & & \(k \Omega\) \\
\hline \(\mathrm{R}_{1}\) & Pull-down resistance, CL & & & 63 & & \(k \Omega\) \\
\hline
\end{tabular}

APPLICATION EXAMPLE (M50111XP)


\section*{DESCRIPTION}

The M50250P is a semiconducter integrated circuit which uses aluminum-gate CMOS technology. It is designed for use as a refrigerator controller and provides compressor and defrosting control as well as a door alarm function.

Commercial power frequencies of \(50 / 60 \mathrm{~Hz}\) can be used as the reference signal.

\section*{FEATURES}
- Excellent noise immunity
- Wide operating voltage range
- Built-in voltage regulating Zener diode
- Low power dissipation
- Defrosting control
- 6-minute compressor stop control
- Compressor startup control
- Door alarm control

\section*{APPLICATIONS}

Refrigerator and compressor control

\section*{FUNCTION}

The M50250P is a refrigerator control IC which uses commercial power frequencies \((50 / 60 \mathrm{~Hz})\) as a reference signal to provide defrost control, compressor 6-minute stop control, compressor startup control, and door alarm control functions.



\section*{FUNCTIONAL DESCRIPTION}

For the purposes of the description below, the times shown apply if a 60 Hz signal is applied to the CK(L) pin. These times are multiplied by 1.2 for a 50 Hz input frequency.

\section*{DEFROST CONTROL}

The amount of time that the temperature control signal input THE is high is counted until the total reaches 7.40 hours, at which time if the defrost bimetal signal input DEF is low, the defrost heater control output RL3 goes high. When the defrost operation is completed, the DEF input goes high and the RL3 output goes low.

In addition, by setting the forced defrost input \(\overline{\mathrm{D}-\mathrm{SW}}\) to low, forced defrosting is performed even if 7.40 hours have not elapsed.

\section*{COMPRESSOR CONTROL}
1) 6-Minute Stop Function

As a protective feature for the compressor, if the compressor is temporarily stopped, a 6 -minute timer operates. Until this 6 -minute time limit is reached, the compressor remains in the stopped condition. However, when power of M50250P is supplied the compressor operates immediately.
2) Startup Control

Whenever power is supplied or the 6-minute timer period elapses, when the temperature control signal input THE is high and the RL3 output is low, the main winding control output RL1 goes high and the compressor operates. At this startup time, if the excessive current detector signal input \(\overline{\text { LOCK }}\) goes low, the auxiliary winding control output RL2 becomes high and the compressor goes into two-phase operation.

When the \(\overline{\text { LOCK }}\) input goes from low to high and the high period lasts for 0.5 seconds (more precisely 0.495 \(\sim 0.5\) seconds), the RL2 output goes from high to low, and the compressor goes into single-phase operation.
3) Excessive Current Detector Signal

When the compressor is started-up, a 10 -second timer is reset, and the clock is started. Within 5 seconds (or more precisely \(4 \sim 5\) s) of this startup, the \(\overline{\text { LOCK }}\) input goes low and the RL2 output goes high whereupon twophase operation begins. The 10 -second timer is again reset and the clock begins running. If the \(\overline{\text { LOCK }}\) input does not remain high for at least 0.5 s, after 5 seconds the 6 -minute stop function operates and the compressor is stopped.

If the \(\overline{\text { LOCK }}\) input goes low within 5 to 10 seconds of the compressor startup, the 6 -minute stop function operates.

If the \(\overline{\text { LOCK }}\) input goes low after more than 10 seconds after the compressor startup, the RL2 output
goes high, the 10 -second timer is reset and the clock begins running. That is, the initial startup condition is restored.

\section*{DOOR ALARM CONTROL}

When either the DF or DR door switch inputs or both the inputs are high for more than 15 seconds (more precisely \(14.9 \sim 14.95\) ), the buzzer alarm control output BZ goes high for 0.15 seconds and until both DF and DR go low, this output alternates between 1.5 seconds low and 0.15 seconds high.

\section*{POWER ON RESET FUNCTION}

By connecting a capacitor to the \(\overline{\operatorname{RESET}}\) pin, an automatic reset can be performed when power is applied to the M50250P.

When this automatic reset operates, the timers and flip-flops controlling the outputs are reset or set appropriately.

However, to ensure proper power on reset operation, the supply voltage \(V_{D D}\) rising edge should be at least 10 ms removed from the rising edge of the \(\overline{\mathrm{RESET}}\) input.

\section*{REGULATED POWER SUPPLY}

An internal Zener diode is used to provide simple regulated power supply. In addition, the Zener diode pin (ZD) is independent of the supply voltage pin ( \(V_{D D}\) ) making it useful as the overall system regulated power supply.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline VDD & Supply voltage & With respect to \(V_{\text {SS }}\) & -0.3-9.5 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & \(\mathrm{V}_{S S} \leqq \mathrm{~V}_{1} \leqq \mathrm{~V}_{\text {D }}\) & \(\checkmark\) \\
\hline Vo & Output voltage & & \(\mathrm{V}_{\text {SS }} \leqq \mathrm{V}_{\mathrm{O}} \leqq \mathrm{V}_{\text {DO }}\) & \(\checkmark\) \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 250 & mW \\
\hline Topr & Operating free-air temperature range & & \(-30-75\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-40-125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbot} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{D D}\) & Supply voltage & 7 & & 9 & V \\
\hline Pd & Zener power dissipation & & & 100 & mW \\
\hline \multirow[b]{2}{*}{\(\mathrm{fin}^{\prime}\)} & \multirow[b]{2}{*}{Input frequency, CK(L)} & & 50 & & Hz \\
\hline & & & 60 & & Hz \\
\hline \(V_{\text {IH }}\) & High-level input voltage, CK(L) & \(0.9 \times V_{\text {DD }}\) & \(V_{D D}\) & \(V_{D D}\) & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage, CK(L) & 0 & 0 & \(0.1 \times V_{D D}\) & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage for inputs other than CK(L) & \(0.7 \times V_{00}\) & \(V_{D D}\) & \(\mathrm{V}_{\text {D }}\) & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage for inputs other than CK(L) & 0 & 0 & \(0.3 \times V_{D D}\) & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(V_{D D}\) & Operating supply voltage & \({ }^{\text {f }} \mathrm{CK}(\mathrm{L})=60 \mathrm{~Hz}, \mathrm{Ta}=-30 \sim 75^{\circ} \mathrm{C}\) & 4.5 & & 9 & \(\checkmark\) \\
\hline \multirow[t]{2}{*}{\(V_{Z D}\)} & \multirow[t]{2}{*}{Zener voltage} & \(1 \mathrm{ZD}=2 \mathrm{~mA}\) & 7 & & 9 & \(\checkmark\) \\
\hline & & \(1 \mathrm{ZD}=10 \mathrm{~mA}\) & 7 & & 9 & \(\checkmark\) \\
\hline 1 ID & Supply current & \begin{tabular}{l}
\(V_{D D}=9 \mathrm{~V}, f_{C K}(L)=60 \mathrm{~Hz}\) \\
Input and outpu: terminals open
\end{tabular} & & & 1 & mA \\
\hline 1 OH & High-level output current & \(\mathrm{V}_{\mathrm{DD}}=7 \mathrm{~V}, \mathrm{~V}_{0}=5 \mathrm{~V}\) & -2 & & & mA \\
\hline 1 OL & Low-level output current & \(\mathrm{V}_{\mathrm{DD}}=7 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V}\) & 2 & & & mA \\
\hline \(\mathrm{R}_{1}\) & Pull-up resistance, inputs other than CK (L) & & & 20 & & k \(\Omega\) \\
\hline
\end{tabular}

TIMING DIAGRAMS

Defrost control


\section*{Forced defrost}


Compressor 6-minute stop function


\section*{Compressor startup}


\section*{Door alarm control}


Receipt of the excessive current detector signal input
(1) When LOCK input goes low within 5 to 10 seconds from startup

(2) When LOCK input goes low after more than 10 seconds after startup

(3) When LOCK input is low for more than 5 seconds after startup (or when lock input goes low 10 seconds after startup)


\section*{APPLICATION EXAMPLE}


\section*{DESCRIPTION}

The M50401P, M50402P, M50403P, M50404P and M50405P comprise a family of CMOS circuits designed for use with quartz crystal oscillator elements in clock applications.
\begin{tabular}{|c|c|c|c|c|}
\hline TYPE & PROCESS & QUARTZ CRYSTAL & MOTOR & ALARM SOUND \\
\hline \begin{tabular}{l} 
M50401P \\
M50402P
\end{tabular} & \begin{tabular}{l} 
SILICON GATE \\
CMOS
\end{tabular} & 4.1943 MHz & 31 ms & \begin{tabular}{l}
\(2048 \times 2 \times 1 \mathrm{~Hz}\) \\
\(2048 \times 8 \times 1 \mathrm{~Hz}\)
\end{tabular} \\
\hline \begin{tabular}{l} 
M50403P \\
M50404P
\end{tabular} & \begin{tabular}{l} 
SILICON GATE \\
CMOS
\end{tabular} & 32.768 kHz & 31 ms & \begin{tabular}{l}
\(2048 \times 2 \times 1 \mathrm{~Hz}\) \\
\(2048 \times 8 \times 1 \mathrm{~Hz}\)
\end{tabular} \\
\hline M50405P & \begin{tabular}{l} 
SILICON GATE \\
CMOS
\end{tabular} & 32.768 kHz & 16 ms & \(2048 \times 16 \times 1 \mathrm{~Hz}\) \\
\hline
\end{tabular}

\section*{FEATURES}
- Low power consumption
\begin{tabular}{l} 
M50401P, M50402F .............. \(25 \mu \mathrm{~A}\) (typ) \\
M50403P, M50404P, M50405P ..... \(2 \mu \mathrm{~A}\) (typ) \\
operating voltage \(\ldots . . . . . . . . . .\). \\
\hline
\end{tabular}

\section*{APPLICATIONS}
- Alarm clocks
- Precision clocks for electronic equipment
- Frequency dividers for electronic equipment

\section*{PIN CONFIGURATION (TOP VIEW)}


\section*{Outline 8P4}

\section*{FUNCTION}

The M50401P, M50402P, M50403P, M50404P and M50405P are CMOS ICs designed for use in crystalcontrolled clocks. They consist of a crystal controlled oscillator, dividers, alarm bell drive output buffer circuit, and motor drive output buffer circuits. They are designed for use with standard \(4,1943 \mathrm{MHz}\) or 32.768 kHz clock reference crystals, and perform the required divisions to drive a stepping motor.


\section*{FUNCTIONAL DESCRIPTION \\ OSCILLATOR CIRCUIT}

A crystal oscillator element is connected between \(X_{\text {IN }}\) (oscillator input) and \(X_{\text {OUT }}\) (oscillator output) pins and capacitors are connected to ground from each of these pins.

\section*{OUTPUT BUFFER CIRCUIT}

The output buffer circuit is an amplifier capable of producing a drive current from the output of the last divider stage. The \(\mathrm{O}_{1}\) output is 1 -second shifted from the \(\mathrm{O}_{2}\) output. By connecting these to a stepping motor, the 1 -second hand steps can be generated.

\section*{ALARM INPUT ( \(\overline{\text { ALI }})\)}

By setting the \(\overline{A L I}\) pin to the value: of \(V_{S S}\), an alarm waveform is output from ALO. In addition, by setting the \(\overline{\mathrm{ALI}}\) pin to an intermediate value, a test state is achieved, and a 2048 Hz signal is continuously output from ALO. If an intermediate level is appiied to \(\overline{A L I}\) while \(X_{I N}\) and \(X_{\text {OUT }}\) are set to \(V_{\text {SS }}\), the last 12 stages of dividers can be fed from the ALO signal.

\section*{ALARM OUTPUT BUFFER CIRCUIT}

The alarm output buffer circuit generates a drive signal for a piezoelectric element or magnetic speaker. The alarm output signals are \(50 \%\) duty cycle \(2048 \mathrm{~Hz}, 2 \mathrm{~Hz}\), and 1 Hz signals for the M50401P and M50403P, and 50\% duty cycle \(2048 \mathrm{~Hz}, 8 \mathrm{~Hz}\), and 1 Hz signals for the M50402P and M50404P. And \(50 \%\) duty cycle \(2048 \mathrm{~Hz}, 16 \mathrm{~Hz}\) and 1 Hz signals for the M50405P.

Table \(1 \mathrm{O}_{1}, \mathrm{O}_{2}\), and ALARM OUT Pin Output Waveforms
Type

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(\mathrm{V}_{\text {DO }}\) & Supply voltage & With respect to \(V_{\text {SS }}\) & \(-0.3 \sim 4\) & \(V\) \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operating temperature & & \(-20 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature & & \(-65-150\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(T_{a}=25^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multicolumn{2}{|c|}{\multirow{2}{*}{Parameter}} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Nom & Max & \\
\hline VDD & Supply voltage & & & 1.5 & & V \\
\hline \(V_{\text {SS }}\) & Supply voltage (GND) & & & 0 & & \(\checkmark\) \\
\hline \multirow{2}{*}{fose} & \multirow{2}{*}{Quartz crystal frequency} & \begin{tabular}{l}
M50401P \\
M50402P
\end{tabular} & & 4.1943 & & MHz \\
\hline & & \begin{tabular}{l}
M50403P \\
M50404P \\
M50405P
\end{tabular} & & 32.768 & & kHz \\
\hline \multirow{2}{*}{\(\mathrm{R}_{0}\)} & \multirow{2}{*}{Quart\% crystal impeoance} & \begin{tabular}{l}
M50401P \\
M50402P
\end{tabular} & & 30 & 60 & \(\Omega\) \\
\hline & & \begin{tabular}{l}
M50403P \\
M50404P \\
M50405P
\end{tabular} & & 20 & & \(k \Omega\) \\
\hline \(\mathrm{CiN}_{\text {IN }}\) & External input capacitor & & & 15 & & pF \\
\hline Cout & External output capacitor & & & 15 & & pF \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T_{\mathrm{a}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=\mathrm{cV}\right.\), unless otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter}} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \multirow{2}{*}{\(V_{D D}\)} & \multirow{2}{*}{Supply voitage} & \[
\begin{aligned}
& \text { M50401P } \\
& \text { M50402P }
\end{aligned}
\] & \(\mathrm{C}_{\text {IN }}=\mathrm{COUUT}=15 \mathrm{pF}, \quad \mathrm{RO}_{0}=30 \Omega\) & 1.1 & 1.5 & 1.8 & V \\
\hline & & \[
\begin{aligned}
& \text { M50403P } \\
& \text { M50404P } \\
& \text { M50405P }
\end{aligned}
\] &  & 1.1 & 1.5 & 1.8 & V \\
\hline \multirow[b]{2}{*}{IDD} & \multirow[b]{2}{*}{Supply current} & \[
\begin{aligned}
& \text { M50401P } \\
& \text { M50402P }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{C}_{\text {IN }}=\mathrm{COUT}=15 \mathrm{pF}, \\
& \mathrm{R}_{\mathrm{O}}=30 \Omega
\end{aligned}
\] & & 25 & 35 & \(\mu \mathrm{A}\) \\
\hline & & \[
\begin{aligned}
& \text { M50403P } \\
& \text { M50404P } \\
& \text { M50405P }
\end{aligned}
\] & \[
\begin{aligned}
& V_{D D}=1.5 \mathrm{~V}, \mathrm{C}_{: \mathrm{N}}=\mathrm{COUT}=15 \mathrm{pF}, \\
& \mathrm{R}_{\mathrm{O}}=20 \mathrm{k} \Omega
\end{aligned}
\] & & 2 & 5 & \(\mu \mathrm{A}\) \\
\hline Ron(P+N) & Motor drive output saturation resist saturation resistance \(+n\)-channel satur & (p-channel on resistance) & \(V_{D O}=1.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=180 \Omega\) & & 55 & 75 & \(\Omega\) \\
\hline \multirow{2}{*}{Ron(al)} & \multicolumn{2}{|l|}{Alarm output saturation resistance ( n -channiel)} & \(\mathrm{V}_{\mathrm{DD}}=1.2 \mathrm{~V}\), lout \(=1 \mathrm{~mA}\) & & 200 & 300 & \(\Omega\) \\
\hline & \multicolumn{2}{|l|}{Alarm output saturation resistance (p-channel)} & \(V_{D D}=1.2 \mathrm{~V}\), lout \(=0.1 \mathrm{~mA}\) & & 1 & 4 & \(k \Omega\) \\
\hline VINH & \multicolumn{2}{|l|}{Input voltage} & \(\overline{\text { ALI }}\) pin & \[
\begin{aligned}
& V_{D D} \\
& -0.15
\end{aligned}
\] & & \(V_{D D}\) & V \\
\hline VINL & \multicolumn{2}{|l|}{Input voltage} & \(\overline{\text { ALI }}\). pin & \(V_{S S}\) & & 0.15 & V \\
\hline \(\mathrm{R}_{\text {AH }}\) & \multicolumn{2}{|l|}{Input pullup resistance} & \(\overline{\text { ALI }}\) pin & 5 & 15 & & \(k \Omega\) \\
\hline \multirow[b]{2}{*}{\(\Delta t / f_{0}\)} & \multirow[b]{2}{*}{Osciliator frequency supply voltage dependence} & \begin{tabular}{l}
M50401P \\
M50402P
\end{tabular} & \multirow[b]{2}{*}{\(\frac{f_{1.2}-f_{1.7}}{f_{1.5}}\) ALO pin} & & & \(\pm 1\) & ppm \\
\hline & & M50403P M50404P M50405P & & & \(\pm 2\) & & ppm \\
\hline
\end{tabular}

\section*{APPLICATION EXAMPLE}


QUARTZ CRYSTAL
4.1943 MHz
\((32,768 \mathrm{kHz})\)

\section*{DESCRIPTION}

The M58412P and M58413P CMOS aluminum-gated LSIs serve 4-digit liquid-crystal display (LCD) digital alarm clocks employing quartz oscillators of 4.2 MHz and 32 kHz respectively.

\section*{FEATURES}
- Low current consumption. Under ordinary conditions, M58412P consumes \(30 \mu \mathrm{~A}\) at an oscillator frequency of 4.2 MHz and \(\mathrm{V}_{\text {ss (1) }}\) level of -1.5 V , while M58413P consumes \(2 \mu \mathrm{~A}\) at 32 kHz and \(\mathrm{V}_{\mathrm{SS} \text { (1) }}\) of -1.5 V .
- The 12 -hour clock-display function shows AM or PM hours and minutes; the 24 -hour system shows hours and minutes alone.
- Separate switches enable independent setting of hours and minutes.
- Five alarm output signals are provided: a continuous alarm-bell signal, intermittent alarm-bell signal, external bell-oscillator-circuit-drive signal, external electronicapparatus switching signal, and 12 min or 120 min DC signal.
- The alarm bell output can continue for up to 12 min .
- A 10 min 'snooze' function is incorporated.
- The LSI causes the whole display to flash on and off when battery voltage drops below the specified level.
- Two LCD mark outputs are provided: alarm and sleep. The display offers immediate indication of the function in current operation.
- The LSIs enable sleep and auto-recording timers to be set at any time during a 59 -minute period. A 120 -minute output mode is also available with auto-recording timers.


\section*{APPLICATIONS}
- Alarm clocks with a 'snooze' function
- Sleep timers
- Travel watches
- Switching timers for electronic apparatus
- Auto-recording timers for audio equipment

\section*{FUNCTION}

Normal clock, alarm clock, 'snooze' timer, sleep timer, electronic-apparatus switching timer, and audio-equipment auto-recording timer functions are provided by the oscillator and frequency divider (4.2 MHz for M58412P and 32 kHz for M58413P).


\section*{OPERATION}

The following figures and tables show the LCD-electrode
arrays on the LCD panel, the segment codes, and the display modes.

An LCD-electrode arrangement and names of segments and marks (12-hour clock display)


Table 1 12-Hour Clock Display
\begin{tabular}{|c|c|c|}
\hline Mode & Display & Meaning of mark display \\
\hline Normal clock ordinary display &  & \(\longrightarrow\) Sleep timer is in operation \\
\hline Alarm &  & \(\rightarrow\) Alarm time is displayed; adjustment possible \\
\hline Sleep-time &  & Sleep time is displayed: adjustment possible Alarm timer is being set \\
\hline
\end{tabular}

\footnotetext{
Note 1. The symbol 兴 indicates a 2 sec on-off flash
}


Table 2 24-Hour Clock Display
\begin{tabular}{|c|c|c|}
\hline Mode & Display & Meaning of mark display \\
\hline Normal display &  & Sleep timer is in operation Alarm timer is being set. \\
\hline Alarm display &  & \(\rightarrow\) Alarm time is displayed; adjustment possible. \\
\hline Sleep-time display &  & \begin{tabular}{l}
Sleep time is displayed: adjustment possible \\
Alarm timer is being set.
\end{tabular} \\
\hline
\end{tabular}

\footnotetext{
Note 1: The symbol 兴 indicates a 2 sec on-off flash.
}

\section*{FUNCTIONS OF INPUT AND OUTPUT PINS}

\section*{Input Pins}

The potential drop to the level of \(\mathrm{V}_{\mathrm{SS}(1)}(-1.5 \mathrm{~V})\) or \(\mathrm{V}_{\mathrm{SS}(2)}\) ( -3 V ) achieved inside the LSI ensures that all the input pins are used in the floating-state condition. The input pins \(A_{1}, A_{2}, A_{3}, S_{1}\), and \(S_{6}\) have the potential of \(V_{S S}(1)\), while all the other input pins have \(V_{S S(2)}\). Signal input requires the use of the \(V_{D D(G N D)}\) level for all input pins.

\section*{\(\mathbf{S}_{1}\) Pin}

Every push of the \(S_{1}\) push-button switch advances 1 minute in normal clock-time adjustment, alarm-time setting and sleep-time setting. Raising to the hour digit is prohibited in this operation. In the normal-clock ordinary-display mode, the \(S_{1}\) pin also serves as a start/stop input pin for the sleep timer. A sleep mark flashing on and off displays the sleep timer's operation. It will disappear when the sleep timer stops operation, or as soon as the time initially set on the sleep timer is reached.

\section*{\(\mathrm{S}_{2}\) Pin}

Every push of the \(S_{2}\) push-button switch advances 1 hour in normal clock-time adjustment and alarm-time setting. in the normal-clock ordinary-display mode, the \(S_{2}\) pin also serves as an input pin to bring the sleep output to the \(V_{S S(1)}\) level. This function makes it possible to switch off a radio or other electronic apparatus before the time initially set on the sleep timer is reached.

\section*{\(\mathrm{S}_{3}\) Pin}

When the \(A_{3}\) pin is held at the \(V_{D D}\) level, a momentary switch should be used to enable the input with the \(S_{3}\)-pin potential to change momentarily to the \(\mathrm{V}_{\mathrm{DD}}\) level. Pushing the \(S_{3}\) switch changes the mode cyclically in the sequence normal-clock ordinary display; alarm-time display (alarmtime setting is possible); and sleep-time display (sleep-time setting is possible). However, when the \(A_{3}\) pin is in the floating state (the inside-LSI potential is -1.5 V ), it is recommended to use a lock switch to retain the \(\mathrm{V}_{\mathrm{DD}}\) level at the \(S_{3}\) pin. While \(S_{3}\)-pin potential is kept at \(V_{D D}\), the alarm-time display mode is effective (alarm-time setting is possible). Disconnecting the \(S_{3}\) pin restores the normalclock ordinary-display mode. The sleep-timer mode cannot be used when the \(A_{3}\) pin is in the floating state. In this case, however, there are convenient applications (for travel watches, etc.) free from the problem of alarm-time lags behind the set time which sometimes arise from the use of momentary switches due to their accidental operation.

\section*{\(\mathrm{S}_{4} \operatorname{Pin}\)}

When the normal-clock normal-display mode of the basic clock is effective, maintaining this pin at the \(V_{D D}\) level causes entry to the normal-clock time-adjustment mode. After time adjustment with the \(S_{1}\) and \(S_{2}\) pins, clock operation starts with the ' 00 ' second of the adjusted time as soon as \(S_{4}\) is disconnected from the \(V_{D D}\) level.

\section*{\(\mathrm{S}_{5}\) Pin}

This pin is used to provide alarm-timer set input. Maintaining this input pin at the \(V_{D D}\) level causes the alarm mark to stay on. When the normal clock time coincides with the alarm time, two types of alarm output, AL. OUT1 and AL. OUT2, generate alarm signals. (The alarm signal with a pulse width of 250 ms is generated only once after the coincidence takes place.) When cancellation of the alarm signal is desired, disconnecting the \(S_{5}\) pin from the \(V_{\text {DD }}\) level causes both the alarm mark and alarm signal to disappear. No alarm signals will be generated when the normal clock time coincides with the alarm time, unless the \(S_{5}\) pin is at the \(V_{D D}\) level.
\(\mathrm{S}_{6}\) Pin
This pin has three functions: 'snooze' timer-setting input, sleep-timer resetting input, and LCD lamp switching at night. When an alarm signal is generated in the normalclock ordinary-display mode, bringing the \(\mathrm{S}_{6}\) potential momentarily to \(V_{D O}\) stops the alarm signal for a moment and generates it again after \(9 \sim 10\) minutes. (The 1 -pulse alarm signal with a 250 ms pulse width cannot be generated again.) The 'snooze' function can be repeated at every signal input made to the \(\mathrm{S}_{6}\) pin. However, it does not operate after an alarm signal has continued for 12 minutes. This function is useful for 'snooze' clocks and other applications.

When no alarm signals are generated in the normal-clock ordinary-display mode, or when the 'snooze' function is not in operation, bringing the \(S_{6}\) potential momentarily to \(V_{D D}\) makes it possible to reset the sleep time to 59 min utes and to make the sleep output level \(V_{\text {DD }}\). This means that when a stereo or other apparatus connected is to be switched off after \(59 \sim 60\) minutes, it is unnecessary to use the 59 minute setting in the sleep-time display mode: It is only necessary to push the \(\mathrm{S}_{6}\) push-button switch and then push the \(S_{1}\)-pin start button, giving great ease of operation. The \(S_{6}\) pin, at a potential level of -1.5 V , also serves as an LCD lamp power terminal at night (See Fig. 1). Care should be taken, however, over the fact that every time the LCD lamp is turned on a 'snooze' timer set input or sleep-timer/ reset input is entered.

Fig. 1 An LCD lamp circuit


VSS(1) \((-1.5 \mathrm{~V})\)

\section*{\(A_{1}\) and \(A_{2}\) Pins}

AL. OUT1 pin alarm output in different modes is generated in accord with a combination of the \(A_{1}\) - and \(A_{2}\)-pin potentials. Table 3 shows four modes and their applications.
Table 3 AL. OUT1 Pin Alarm Output
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{A}_{1}\) & \(A_{2}\) & Output waveform of AL. OUT1 & Main applications \\
\hline N.C. & N.C. &  & Operation of bells. buzzers and other sound sources without oscillator circuits (intermittent sound) \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) & N.C. & \[
\begin{aligned}
& V_{\mathrm{DO}} \\
& V_{S S}(1) \\
& 1 \mathrm{~S}
\end{aligned}
\] & Operation of sound sources with oscillator circuits (intermittent sound) \\
\hline N.C. & \(V_{\text {DD }}\) & \[
\left.\begin{array}{l}
V_{D D} \\
V_{S S(1)}
\end{array}\right\rfloor|||||||||||\mid-\ldots \ldots
\] & Operation of sound sources without oscillation circuits (continuous sound) \\
\hline \(V_{D D}\) & \(V\) DD & \[
\begin{aligned}
& V_{D D} \\
& V_{S S}(1)-25 \\
& \lfloor 250 \mathrm{~ms}
\end{aligned}
\] & Switching of electronic apparatus \\
\hline
\end{tabular}

\section*{\(A_{3} \operatorname{Pin}\)}

This pin controls mode shifts between normal-clock ordina-ry-display mode, alarm-time display mode, and sleep-time display mode by the \(S_{3}\) pin. When the \(A_{3}\) pin is not connected (N.C.), it operates in țe alarm-time display mode so long as the \(S_{3}\) pin is at the \(V_{D D}\) •level. When the \(S_{3}\) pin is disconnected from the \(\mathrm{V}_{\mathrm{DD}}\) contact, the \(\mathrm{S}_{3}\) pin enters the normal-clock ordinary-display mode, but not the sleeptime display mode. When the \(A_{3}\) pin is at the \(V_{D D}\) level, mode shifts occur cyclically in the sequence: normal-clock ordinary display; alarm-time display; sleep-time display; and normal-clock ordinary display, each time the \(S_{3}\) pin is momentarily at the \(V_{D D}\) level.

\section*{12/24 Pin}

Bringing the \(12 / 24\)-hour pin to the \(V_{D D}\) level turns the 12 -hour cycle display into the 24 -hour cycle display.

\section*{\(T_{1}, T_{2}\) and \(T_{3}\) Pins}

The \(T_{3}\) pin is a clock-input pin for high-speed test use. Combinations of \(T_{1}\) and \(T_{2}\) pin potentials control the test mode and options, as shown in Table 4.
Table 4 Test Mode
\begin{tabular}{|c|l|l|}
\hline\(T_{1}\) & \(T_{2}\) & \\
\hline N.C. & N.C. & Normal operation \\
\hline\(V_{D D}\) & N.C. & \begin{tabular}{l} 
Normal-clock ordinary display with the colon kept ON \\
(without colon on-off flash)
\end{tabular} \\
\hline N.C. & \(V_{D D}\) & \begin{tabular}{l} 
The counter is reset and \(12: 00 \mathrm{AM}(0: 00\) for 24-hour cycle) \\
is displayed in the normal-clock ordinary-display mode. Here, \\
the alarm time is \(12: 00\) AM \(0: 00\) for 24 -hour cycle) and the \\
sleep time is 59 minutes.
\end{tabular} \\
\hline\(V_{D D}\) & \(V_{D D}\) & \begin{tabular}{l} 
Carryover from the minute to the hour digits is prohibited. The \\
common output is held at the \(V_{S S}(2)\) level, and the segment \\
and mark output for display is at the \(V_{D D}\) level. High-speed \\
testing is possible.
\end{tabular} \\
\hline
\end{tabular}

\section*{OUTPUT PINS}

\section*{Output Pins for Segments, COM, \(\overline{\text { COM }}\) AL. MARK,} and SL. MARK
The COM output pin common signal has a frequency of 32 Hz . Segments and mark output pins which are not displayed give common signals, while segments and mark output pins displayed give inverse-phase signals of common signals. The \(\overline{\mathrm{COM}}\) output is used for permanently-displayed segments or marks.

\section*{AL. OUT1 (Alarm output 1) Pin}

When the normal-clock ordinary-display time coincides with the alarm time, alarm signals with the waveforms shown in Table 3 are generated at the AL. OUT1 pin for 12 minutes. The 250 ms pulse-width alarm output, however, is given only once after the coincidence.

Coincidence in the alarm-time display mode causes the AL. OUT1 to be given for one minute. When they coincide in the normal-clock time-adjustment mode, continuous alarm signals are generated until the time is advanced.

\section*{AL. OUT2 (Alarm Output 2) Pin}

When both the \(A_{1}\) and \(A_{2}\) pins are at the \(V_{D D}\) level (when the AL. OUT1 is the 250 ms pulse-width alarm output), the AL. OUT2 pin gives a DC output for 110~120 min. In cases of the alarm-time minute digit set to integral multiples of 10 minutes from 10 to 50 min ., a DC output is sent out for 120 min . This signal is useful for controlling electronic apparatus for 2 -hour auto-recording. When both the \(A_{1}\) and \(A_{2}\) pins are at other than the \(V_{D D}\) level, a DC output is given for \(11 \sim 12 \mathrm{~min}\) by the AL. OUT2 pin.

Fig. 2 Alarm output waveforms


\section*{SL. OUT (Sleep Output) Pin}

This pin can be used not only for sleep timers but also for turning on and off radios, TVs, cassette decks, and VTRs. In the normal-clock ordinary-display mode, the SL. OUT pin can be brought to the \(V_{D D}\) level, i.e., the switch-on stage, by starting the sleep timer with the \(S_{1}\) pin, or by bringing the \(S_{6}\) pin potential momentarily to \(V_{D D}\) after 12 minutes' issuance of the alarm signal or when the 'snooze' function is not in operation. As soon as the sleep time becomes 59 minutes in the normal-clock ordinary-display mode (the sleep timer does not display the time elapsed), or by bringing the \(S_{2}\)-pin potential momentarily to \(V_{D D}\) in the normal-clock ordinary-display mode, the switch-off state, i.e., the \(\mathrm{V}_{\mathrm{SS}(1)}\) level, holds. Fig. 3 shows SL. OUT-pin output waveforms: (1) when the switched-off state is entered at the sleep time set; (2) when the timer is stopped after the start of the sleep timer and started again; and (3) when the switched-off state is entered before the sleep time set. Input pins to be used are shown in parentheses. When the sleep output is turned to the \(V_{\text {DD }}\) level by using the \(S_{6}\) pin, this level is maintained unless the sleep timer is started with the \(S_{1}\) pin. Use of the SL. OUT pin as a maximum 60 -minute auto-recording pin requires that both the \(A_{1}\) and \(A_{2}\) pin potentials are set to \(V_{D D}\) and the AL. OUT1 pin is connected with the \(S_{1}\) pin as shown in Fig. 7. In this case, sleep output assumes the \(V_{D D}\) level when the alarm time coiricides with the normal time.

Fig. 3 SL. OUT output waveforms
(1)

(3)

\(V_{D D}\)
\(\mathrm{V}_{\mathrm{SS}}(1)\)

\section*{POWER CIRCUITS}
\(\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}(1)}, \mathrm{V}_{\mathrm{SS}(2)}, C F\), and CT Pins
The electrical power supply is a 1.5 V battery \(\left(=\mathrm{V}_{\mathrm{DD}}\right.\) \(\left.\mathrm{V}_{\mathrm{SS}(1)}\right)\). Use of \(0.1 \mu \mathrm{~F}\) condensers between the CF and CT pins and between the \(\mathrm{V}_{\mathrm{SS}(2)}\) and \(\mathrm{V}_{\mathrm{DD}(\mathrm{GND})}\) pins gives voltage about double the power voltage, making possible direct operation of the LCD.

\section*{BD (Battery Detector) Pin}

By connecting a resistor between the \(B D\) and \(V_{S S(1)}\) pins which has a proper temperature characteristic and a resistance between \(15 \mathrm{k} \Omega\) and \(750 \Omega\), the segments and marks displayed flash on and off in a 2 sec period, a visual reminder of the necessity to replace the battery, when the battery
voltage drops to any specified level in the detectable voltage range of \(V_{D D}=-1.2 \sim-1.5 \mathrm{~V}\). This flashing can be stopped by making the \(S_{6}\) potential momentarily \(V_{D D}\). However, it will start again at the next sampling time (max. one minute later) until the battery is replaced.

\section*{OPERATIONAL METHODS}

Fig. 4 Operation when the \(A_{3}\) Pin is N.C.


Fig. 5 Operation when the \(A_{3}\), pin is at the \(V_{D D}\) level


Note 4 : The symbol 米 shows a 2 sec-period on-off flash.
5 : Lock switches are used in the \(S_{4}\) and \(S_{5}\) pins.

CMOS LCD DIGITAL ALARM CLOCK CIRCUITS

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{S S}(1)\) & Supply voltage & \multirow{4}{*}{\[
\begin{aligned}
V_{D D} & =G N D \\
T_{a} & =25^{\circ} \mathrm{C}
\end{aligned}
\]} & \(0.1 \sim-3\) & V \\
\hline \(\mathrm{V}_{\mathrm{SS}(2)}\) & Supply voltage & & 0.1~-7 & \(\checkmark\) \\
\hline \(V_{1(1)}\) & Input voltage for \(V_{S S}(1)\) supply & & \(V_{S S}(1) \sim V_{D D}\) & \(\checkmark\) \\
\hline \(V_{1(2)}\) & Input voltage for \(V_{S S}(2)\) supply & & \(V_{S S}(2) \sim V_{D D}\) & \(\checkmark\) \\
\hline Topr & Operating free-air ambient temperature range & & -20-65 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-30-80\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{Parameter}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Conditions (Note 6)}} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & & Min & Nom & Max & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\text {SS (1) }}\)} & \multirow[b]{2}{*}{Supply voltage} & M 58412P & \(\mathrm{C}_{\text {IN }}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=10 \mathrm{pF}\) & \(\mathrm{R}_{0}=20 \Omega\) & -1.2 & - 1.5 & -1.9 & \(\checkmark\) \\
\hline & & M 58413 P & \(\mathrm{C}_{\text {IN }}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=30 \mathrm{pF}\) & \(\mathrm{R}_{\mathrm{O}}=30 \mathrm{k} \Omega\) & -1.1 & \(-1.5\) & -2 & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{SS}(2)}\)} & \multirow[t]{2}{*}{Supply voltage} & M 58412P & \(\mathrm{C}_{\text {IN }}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=10 \mathrm{pF}\) & \(\mathrm{R}_{0}=20 \Omega\) & -2.4 & - 3 & -3.8 & V \\
\hline & & M 58413 P & \(\mathrm{C}_{\text {IN }}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=30 \mathrm{pF}\) & \(\mathrm{R}_{0}=30 \mathrm{k} \Omega\) & -2.2 & -3 & -4 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS
\(\left(T_{a}=25^{\circ} \mathrm{C}, V_{D D}=G N D, M 58412 \mathrm{P}: f=4.1943 \mathrm{MHz}, \mathrm{M} 58413 \mathrm{P}: \mathrm{f}=32.768 \mathrm{kHz}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\multirow{2}{*}{Parameter}} & \multirow[t]{2}{*}{Test conditions (Note 6)} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \multirow[b]{2}{*}{100} & \multirow[b]{2}{*}{Supply current from \(V_{D D}\)} & M 58412 P & \[
\begin{aligned}
& V_{S S}(1)=-1.5 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=15 \mathrm{pF}, \mathrm{C}_{\mathrm{OUT}}=10 \mathrm{pF} \\
& \mathrm{C}_{1}=\mathrm{C}_{2}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{O}}=20 \Omega
\end{aligned}
\] & & 30 & 80 & \(\mu \mathrm{A}\) \\
\hline & & M 58413 P & \[
\begin{aligned}
& \mathrm{V}_{S S}(1)=-1.5 \mathrm{~V}, \mathrm{C}_{I N}=15 \mathrm{pF}, \mathrm{C}_{\mathrm{OUT}}=30 \mathrm{pF} \\
& \mathrm{C}_{1}=\mathrm{C}_{2}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{O}}=30 \mathrm{k} \Omega
\end{aligned}
\] & & 2 & 5 & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{\(V_{\text {I }}\) (OSC)} & \multirow[b]{2}{*}{Oscillator input voltage} & M 58412 P & \begin{tabular}{l}
\[
\mathrm{C}_{\mathbb{N}}=15 \mathrm{pF}, \mathrm{C}_{\mathrm{OUT}}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{O}}=20 \Omega
\] \\
within 1 sec of oscillation
\end{tabular} & & & \(-1.2\) & V \\
\hline & & M 58413 P & \begin{tabular}{l}
\[
\mathrm{C}_{\mathrm{IN}}=15 \mathrm{pF}, \mathrm{C}_{\text {OUT }}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{O}}=30 \mathrm{k} \Omega
\] \\
within 5 sec of oscillation
\end{tabular} & & & \(-1.2\) & V \\
\hline IOL(COM) & \multicolumn{2}{|l|}{Low-level output current (common)} & \(\mathrm{V}_{S S}(2)=-3 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OL}}=-2.9 \mathrm{~V}\) & 30 & & & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{IOH}(\mathrm{COM})\) & \multicolumn{2}{|l|}{High-level output current (common)} & \(\mathrm{V}_{\mathrm{SS}(2)}=-3 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OH}}=-0.1 \mathrm{~V}\) & \(-30\) & & & \(\mu \mathrm{A}\) \\
\hline IOL (SEG) & \multicolumn{2}{|l|}{Low-level output current (segment)} & \(\mathrm{V}_{\mathrm{SS}(2)}=-3 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OL}}=-2.9 \mathrm{~V}\) & 5 & & & \(\mu \mathrm{A}\) \\
\hline \(1 \mathrm{OH}(\mathrm{SEG})\) & \multicolumn{2}{|l|}{High-level output current (segment)} & \(\mathrm{VSS}_{\mathrm{SS}}(2)=-3 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{OH}}=-0.1 \mathrm{~V}\) & \(-5\) & & & \(\mu \mathrm{A}\) \\
\hline 1 OL (AL) & \multicolumn{2}{|l|}{Low-level output current (alarm, sleep)} & \(\mathrm{V}_{\mathrm{SS}(1)}=-1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=-1 \mathrm{~V}\) & 100 & & & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{\mathrm{OH}(\mathrm{AL})}\) & \multicolumn{2}{|l|}{High-level output current (alarm, sleep)} & \(\mathrm{V}_{\mathrm{SS}(1)}=-1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=-0.5 \mathrm{~V}\) & \(-100\) & & & \(\mu \mathrm{A}\) \\
\hline 11 L & \multicolumn{2}{|l|}{Low-level input current} & \begin{tabular}{l}
\[
V_{S S}(1)=-3 V, V_{\mathrm{LL}}=-3 \mathrm{~V}
\] \\
except for test input terminals
\end{tabular} & & & \(-0.2\) & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{I}_{1+}\) & \multicolumn{2}{|l|}{High-level input current} & \[
V_{S S(2)}=-3 V, V_{I H}=0 V
\] except for test input terminals & & & 0.2 & \(\mu \mathrm{A}\) \\
\hline \(V_{O(2)}\) & \multicolumn{2}{|l|}{Doubler output voltage} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{SS}(1)}=-1.5 \mathrm{~V}, \mathrm{C}_{1}=\mathrm{C}_{2}=0.1 \mu \mathrm{~F} \\
& \mathrm{I}_{\mathrm{O}}=2 \mu \mathrm{~A}
\end{aligned}
\] & \(-2.8\) & & & V \\
\hline \(V_{1}(\mathrm{BO})\) & \multicolumn{2}{|l|}{Battery detector voltage range} & \(15 \mathrm{k} \Omega \leqq \mathrm{R}_{\mathrm{BD}} \leqq 750 \mathrm{k} \Omega\) & \(-1.2\) & & \(-1.5\) & V \\
\hline
\end{tabular}

\footnotetext{
Note 6 : Ro refers to a crystal impedance.
}

\section*{APPLICATION EXAMPLES}

Fig. 6 An alarm clock with 'snooze' and sleep functions


Fig. 7 An alarm clock with 'snooze' and auto-recording functions


Note 7 : The circuit of Fig. 6 gives intermittent alarm-bell tones.
8 : The circuit of Fig. 7 gives continuous alarm-bell tones.
9: Use of Type M58413P in Fig. 6 and Fig. 7 requires the employment of a 32 kHz quartz oscillator and a \(5 \sim 35 \mathrm{pF}\) variable condenser.

Note 10 : Use is made of AL. OUT2 for \(110 \approx 120\) minute fixed-time auto-recording output and of the SL. OUT pin for maximum \(60^{\prime}\) minute non-fixed-time auto-recording output

\section*{DESCRIPTION}

This family of CMOS circuits is particularly suited for crys-tal-controlled clocks where induction motors or stepping motors are used.
\begin{tabular}{|c|c|c|c|c|}
\hline Type & Process & Crystal oscillator & Motor & Alarm sound \\
\hline \begin{tabular}{c} 
M58435P
\end{tabular} & \begin{tabular}{c} 
Silicon-gate \\
CMOS
\end{tabular} & 4.1943 MHz & \begin{tabular}{c} 
Stepping \\
motor
\end{tabular} & 1024 Hz \\
\hline \begin{tabular}{l} 
M58437 \\
-001 P
\end{tabular} & \begin{tabular}{c} 
Aluminum-gate \\
CMOS
\end{tabular} & 32.768 KHz & \begin{tabular}{c} 
Stepping \\
motor
\end{tabular} & \(4096 \times 8 \times 1 \mathrm{~Hz}\) \\
\hline
\end{tabular}

\section*{FEATURES}
- Low power dissipation:

M58435P:
\(30 \mu \mathrm{~A}\) (typ)
M58437-001P: ............................... \(2 \mu \mathrm{~A}\) (typ)
- Low voltage operation:

M58435P: ...................................... 1.2V (min)
M58437-001P: ..................................1.1V (min)
- Direct drive of ceramic resonator (M58437-001P only)

\section*{APPLICATIONS}
- Crystal-controlled alarm clock
- Precision timepiece for electronic apparatus
- Frequency divider for electronic apparatus

\section*{PIN CONFIGURATION (TOP VIEW)}


Outline 8PI(M58435P)
(M58437-001P)

\section*{FUNCTION}

Circuitry consists of an oscillator, frequency divider, bridgetype driver circuit for an induction motor or a stepping motor (M58435P, M58437-001P), and an alarm bell driver circuit. The oscillator frequency is 32.768 kHz for the M58437-001P and 4.1943 MHz for the other types.


\section*{CMOS ANALOG CLOCK CIRCUITS}

\section*{FUNCTIONAL DESCRIPTION}

\section*{Oscillation Circuit}

This circuit is completed by connecting a crystal between \(\mathrm{XTAL}_{1}\) (oscillation input) and \(\mathrm{XTAL}_{2}\) (oscillation output) and capacitances between both terminals and GND.

\section*{Motor Driver Circuit}

This circuit amplifies motor driving current at the output frequency of the last divider. In M58435P,Outputs OUT \(\mathbf{1}_{1}\) and \(\mathrm{OUT}_{2}\) are always in a mutually reversed phase, while in the M58437-001P, OUT 1 has a wave-form delayed 1 sec from \(\mathrm{OUT}_{2}\). It is realized by continuous movement or stepped movement when the M58434P is connected to an induction motor (M58434), to a stepping motor with series-connected capacitance (M58435P) or a stepping motor (M58437-001P). The size of the capacitance for M58435P is determined by the total current consumption and the required motor torque, and with a \(47 \mu \mathrm{~F}\) capacitor, SUM-2 manganese dry cells will last for about one year.

\section*{Reset Input ( \(\overline{\text { RESET }}\) )}

When the \(\overline{\text { RESET }}\) terminal of the M58435P is held at \(\mathrm{V}_{\text {SS }}\) level, outputs \(\mathrm{OUT}_{1}\) and \(\mathrm{OUT}_{2}\) hold their current states of
that time, and invert \(0.97 \sim 1.0 \mathrm{sec}\) after the reset terminal is released from the \(\mathrm{V}_{\mathrm{SS}}\) level. In the M58436-001P and M58437-001P, OUT \({ }_{1}\) and OUT \(_{2}\) go to the \(V_{S s}\) level, and \(0.97 \sim 1.0 \mathrm{sec}\) after the reset terminal is released from \(V_{S S}\) level, a 31 ms pulse is generated from the output opposite to the one that emitted a 31ms pulse immediately before the reset. If the \(\overline{\operatorname{RESET}}\) terminal is connected with the \(\mathrm{V}_{\mathrm{SS}}\) during the 31 ms pulse, the reset will be started completely after the pulse ends. This prevents inadvertent interruption of complete action of the motor owing to the reset function. The M59434P has no reset function.

\section*{Alarm Output Buffer Circuit}

This circuit consists of an N-channel open-drain MOS transistor and generates a signal to drive a ceramic resonator or magnetic speaker (see p. 10-14). The alarm output is a 1024 Hz signal, with a duty cycle of \(50 \%\) for M5843P and M58435P, and burst signals of \(4096 \mathrm{~Hz}, 8 \mathrm{~Hz}\), and 1 Hz , each of \(50 \%\) duty, for M58437-001P. Direct drive of the ceramic resonator by M58437-001P is possible because of the high alarm output breakdown voltage.

Table 1 Output Waveforms on the OUT1, OUT2, and ALARM OUT terminals
Type

\title{
MITSUBISHI LSIs \\ M58435P \\ M58437-001P
}

CMOS ANALOG CLOCK CIRCUITS

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline VOD & Supply voitage & With respect to VSS & \(-0.3-5\) & \(\checkmark\) \\
\hline Pd & Maximum power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operatıng free-air ambient temperature range & & \(-20-70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-40 \sim 125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(T_{a}=25^{\circ} \mathrm{C}\right.\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multicolumn{2}{|c|}{\multirow{2}{*}{Parameter}} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Nom & Max & \\
\hline VDD & Supply voltage & & & 1.5 & & V \\
\hline \(V_{S S}\) & Supply voltage (GND) & & & 0 & & \(\checkmark\) \\
\hline \multirow[t]{2}{*}{fose} & \multirow[t]{2}{*}{Crystal oscilation frequency} & M58435P & & 4.1943 & & \(-\mathrm{MHz}\) \\
\hline & & M 58437-001P & & 32.768 & & kHz \\
\hline \multirow[t]{2}{*}{\(\mathrm{R}_{0}\)} & \multirow[t]{2}{*}{Crystal impedance of crystal oscillator} & M58435P & & 30 & 60 & \(\Omega\) \\
\hline & & M 58437-001P & & 20 & 30 & \(k \Omega\) \\
\hline CIN & External input capacity & & & 20 & & pF \\
\hline Cout & External output capacity & & & 20 & & pF \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}\right.\). unless otherwise noted)


\title{
MITSUBISHI LSIs \\ M58435P \\ M58437-001P
}

APPLICATION EXAMPLES
(1) Magnetic speaker with M58435P

(2) Ceramic buzzer with M58437-001P

(3) Magnetic speaker with M58437-001P


\section*{DESCRIPTION}

The M58478P, M50121P, and M50122P are semiconductor integrated circuits which use aluminum-gate CMOS technology. The M58478P produces a frequency of \(1 / 59719\) or 1/88672, the M50121P produces a frequency of \(1 / 58239\) or \(1 / 61425\), and the M50122P produces a frequency of \(1 / 86118\) or \(1 / 92077\) of the input frequency.

\section*{FEATURES}
- Usable as a crystal oscillator circuit
- Capable of handling small-amplitude input signals as low as \(0.3 \mathrm{~V}_{\mathrm{pp}}\)
- Frequency-dividing ratio selected through pin N
- Reset function
- Produces a shaped-waveform output of the same frequency as the input signal or oscillation output
- Derives a vertical scanning frequency from TV color subcarrier

\section*{APPLICATION}

Frequency divider for VTR equipment.

\section*{FEATURES}

The M58478P, M50121P, and M50122P have a programmable counter consisting of a 17 -stage binary frequency divider which provides one of two frequency-dividing ratios as selected by the state of the N input.


Table 1 Input versus output frequencies
\begin{tabular}{|c|c|c|c|}
\hline Type & Input frequency ( MHz ) & State of the N input & \begin{tabular}{l}
Output frequency. \\
( Hz )
\end{tabular} \\
\hline \multirow{2}{*}{M58478P} & 3.579545 & H(open) & 59.94 \\
\hline & 4.433618 & L & 50.00 \\
\hline \multirow{2}{*}{M50121P} & \multirow{2}{*}{3.579545} & H(open) & 61.46 \\
\hline & & L & 58.28 \\
\hline \multirow[b]{2}{*}{M50122P} & \multirow{2}{*}{4.433618} & H(open) & 51.48 \\
\hline & & L & 48.15 \\
\hline
\end{tabular}


\section*{FUNCTIONAL DESCRIPTION Crystal Oscillator}

A crystal oscillator is configured by connecting a quartz resonator element between pins OSC IN and OSC OUT, and capacitances \(C_{L 1}\) and \(C_{L 0}\) between the two pins and \(V_{\text {SS }}\) (the feedback resistor included, on the chip). A built-in amplifier at the OSC IN pin enables even small amplitude signals to be input through a coupling capacitor.

\section*{Output Frequency}

The frequency dividing ratio depends on the state of the N input. Table 2 summarizes the frequency dividing ratios and duty cycles as they are related to this N input. An example of a divided trequency output waveform is shown in Fig. 1.

When input N is open (or high):


When input N is low:


Note 1. The frequency-dividing ration in the following cycle is determined by the state of N input in just before the output OUT changes from high to low

Fig. 1 Waveforms of divided-frequency output (for the M58478P)

A shaped-waveform output of the same frequency as the input signal or oscillation frequency is available at the TUNER output.

\section*{Reset Function}

When the RESET input is changed from high to low (edge triggered, active low input), the output OUT changes to low.

\section*{Pull-up Resistance}

There are resistors at the N and \(\overline{\text { RESET }}\) inputs, eliminating the need for external resistors. The standard resistance of the pull-up resistor is \(20 \mathrm{k} \Omega\).

\section*{Frequency Dividing Ratio}

The frequency-dividing ratio is determined by the data input of the programmable counter consisting of a 17 -stage binary divider.

\section*{Special Frequency Dividing Ratios}

It is possible to modify the frequency dividing ratios on special order. By changing one of the manufacturing processes, the data input of the programmable counter consisting of a 17 -stage binary divider can be changed to enable any frequency-dividing ratio from 5 to 131071 (= \(2^{17}-1\) ).

Table 2 Frequency-Dividing Ratios
\begin{tabular}{|c|c|c|c|c|}
\hline Type & State of the \(N\) input & Frequency. dividing ratio & Divided frequency output low-level period & Divided frequency output high-level period \\
\hline \multirow{2}{*}{M58478P} & H & 59719 & 26953 & 32766 \\
\hline & L & 88672 & 55906 & 32766 \\
\hline \multirow[b]{2}{*}{M50121P} & H & 58239 & 25473 & 32766 \\
\hline & L & 61425 & 28659 & 32766 \\
\hline \multirow[b]{2}{*}{M50122P} & H & 86118 & 53352 & 32766 \\
\hline & L & 92077 & 59311 & 32766 \\
\hline
\end{tabular}

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {DD }}\) & Supply voltage & \multirow[b]{2}{*}{With respect to \(V_{S S}\)} & -0.3-9 & V \\
\hline \(V_{1}\) & Input voltage & & \(V_{S S} \leq V_{I} \leq V_{D O}\) & V \\
\hline Pd & Power dissipation & Ta=25 \({ }^{\circ} \mathrm{C}\) & 250 & mW \\
\hline Topr & Operating free-air temperature range & & \(-30-70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-40 \sim 125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(\tau_{\mathrm{a}}-30 \sim 70^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{\text {DD }}\) & Supply voltage & 4.75 & & 8.5 & \(V\) \\
\hline \(V_{S S}\) & Supply voltage & & 0 & & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & \(V_{D D} 0.5\) & & & V \\
\hline VII & Low-level input voltage & & & 0.5 & \(V\) \\
\hline VI & Oscillation input amplitude voitage & 0.3 & & & \(V_{\text {PP }}\) \\
\hline \multirow[b]{2}{*}{f} & Input frequency with input \(N\) open & & 3.58 & 5.5 & MHz \\
\hline & Input frequency with input N low & & 4.43 & 5.5 & MHz \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T_{a}=25^{\circ} \mathrm{C}, \mathrm{V}_{D D}=6.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{f}_{\mathrm{N}}=4.5 \mathrm{MHz}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Paraineter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(V_{\text {DD }}\) & Supply voltage & \(\mathrm{Ta}=-30-70^{\circ} \mathrm{C}\) & 4.75 & & 8.5 & V \\
\hline IDD & Supply current & N and \(\overline{\mathrm{RESET}}\) inputs and outputs open & & & 5 & mA \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & & VOD 0.5 & & & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & & & & 0.5 & V \\
\hline VOH & High-level output voltage & & \(\mathrm{V}_{\text {DD }}-0.5\) & & & V \\
\hline VOL & Low-level output voltage & & & & 0.5 & V \\
\hline \(\mathrm{I}_{\mathrm{OH}}\) & High-level output current & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {SS }}\) & -2 & & & mA \\
\hline 1 OL & Low-level output current & \(V_{0}=V_{\text {DD }}\) & 2 & & & mA \\
\hline \(\mathrm{R}_{1}\) & Pull-up resistance, N and \(\overline{\mathrm{RESET}}\) inputs & & & 20 & & \(k \Omega\) \\
\hline VI & Osciflation input amplitude voltage & \(V_{D D}=4.75 \mathrm{~V}\) & 0.3 & & & VPP \\
\hline f MAX & Maximum operating frequency & \(V \mathrm{VD}=4.75 \mathrm{~V}\) & 5.5 & & & MHz \\
\hline
\end{tabular}

\section*{APPLICATION EXAMPLES}
(1) Crystal Oscillator (with built-in feedback resistance)

(2) External Input Signal Connections


\section*{DESCRIPTION}

The M58479P and M58482P are electronic timer ICs developed by aluminum-gate CMOS technology. Use of these ICs makes possible timer devices without mechanical elements, which have reduced power dissipation, superior reliability, and higher noise immunity. The M58479P is specifically designed for high noise immunity while the M58482P particularly features low power dissipation.

\section*{FEATURES}
- Low power dissipation M58479P: 2 mW (typ), 7.5mW (max)
M58482P: \(200 \mu \mathrm{~W}\) (typ), \(750 \mu \mathrm{~W}\) (max)
- Superior noise immunity
- Single power supply with a zenor diode
- Internal RC oscillator
- Precise oscillation frequency regulating capability
- Extremely broad time-delay range ( \(50 \mathrm{~ms} \sim 4800 \mathrm{~h}\) )
- Time-delay settable to 10,60 , or 600 times fundamental time (1024 times oscillation period)
- M58479P has automatic-reset function during power engagement
- Built-in reset and inhibit functions
- Residual time display possible by adding Mitsubishi's M53290P and M53242P IC

\section*{APPLICATIONS}
- Electronic timer or counter with broad time-delay range ( \(50 \mathrm{~ms} \sim 4800 \mathrm{~h}\) )


\section*{FUNCTION}

These devices make possible extremely long clock performance, by counting pulse signals from the RC oscillator. It has precise oscillation frequency adjustment, automaticreset, reset, and inhibit functions.

There are three outputs. When the time duration is up, OUT1 turns from low to high and OUT2 from high to low. OUT3 can be connected to M53290P and M53242P TTLs for residual time display.


\section*{FUNCTIONAL DESCRIPTION}

\section*{Voltage Regulator}

A zenor diode is on-chip, making it easy to obtain a constant voltage regulator circuit. Since the zenor diode terminal (ZD) is independent of the power terminal ( \(\mathrm{V}_{\mathrm{DD}}\) ), it can be used as a constant voltage power supply for the total system.

\section*{Oscillator}

Oscillation is obtained by connecting an external resistor (feedback resistor \(\mathrm{R}_{\mathrm{Fc}}\) ) between terminals OS1 and OS3 and an external capacitor (oscillation capacitor \(\mathrm{C}_{\mathrm{FC}}\) ) between terminals OS1 and OS2. The values of the external resistor and capacitor can then be changed to vary the oscillation period and thus change the time delay. Oscillation period \(T_{0}\) is obtained by the following equation:
\[
T_{0}=-R_{F C} \cdot C_{F C}\left\{\left|n \frac{V_{T R}}{V_{D D}+V_{B E}}+\right| n \frac{V_{D D}-V_{T R}}{V_{D D}+V_{B E}}\right\} \cdots(1)
\]

Where,
\(R_{F C}\) : Resistance of external resistor
\(\mathrm{C}_{\mathrm{FC}}\) : Capacitance of external capacitor
\(\mathrm{V}_{\mathrm{TR}}\) : Transition voltage of the first inverter in the oscillation circuit
\(V_{D D}\) : Supply voltage
\(V_{B E}\) : Forward rising voltage of the diode in terminal OS1 (0.3~0.7V)

\section*{Automatic-Reset Function}

The M58479Phas a power-supply voltage-detection circuit on-chip, so that the counter is automatically reset by the rising edge of the supply voltage when power is turned on. The reset is then released, making the oscillator ready to function and the counter ready to start counting.

The M58482P can also be provided with the same automatic-reset function by connecting capacitor between terminals \(\overline{\text { RESET }}\) and \(\mathrm{V}_{\text {SS }}\).

\section*{Reset Function}

When the \(\overline{\operatorname{RESET}}\) input turns low ( \(\mathrm{V}_{\text {ss }}\) ), oscillation of the oscillator can be stopped and the counter reset.

\section*{Inhibit Function}

When terminal \(\overline{\text { INH }}\) turns low ( \(\mathrm{V}_{\text {SS }}\) ) while the timer is in action, the oscillation halts. When input INH is turned high or returned to OPEN afterwards, it starts to count residual time.

\section*{Counter}

This counter consists of an 11 -stage \(1 / 2\) frequency divider, a 2 -stage \(1 / 10\) frequency divider and a 1 -stage \(1 / 6\) frequency divider. As shown in the table below, timer duration can be changed by varying the number of pulses counted according to the combination of the input levels on terminals D1 and D2.
\begin{tabular}{|c|c|l|l|c|}
\hline D1 & D2 & \begin{tabular}{c} 
Number of pulses \\
counted
\end{tabular} & \multicolumn{1}{|c|}{ Time delay } & \begin{tabular}{c} 
Typical time \\
delay applied
\end{tabular} \\
\hline H & H & 1024 & \(\mathrm{~T}_{1}\) & 1 min \\
\hline L & H & \(1024 \times 10\) & \(\mathrm{~T}_{1} \times 10\) & 10 min \\
\hline H & L & \(1024 \times 10 \times 6\) & \(\mathrm{~T}_{1} \times 10 \times 6\) & 1 h \\
\hline L & L & \(1024 \times 10 \times 6 \times 10\) & \(\mathrm{~T}_{1} \times 10 \times 6 \times 10\) & 10 h \\
\hline
\end{tabular}

Where, \(T_{1}=T_{0} \times 1024\)
\(T_{0}\) is the value obtained from equation (1)

\section*{Output Circuits}

The chips have three outputs: OUT1 changes from low to high and OUT2 from high to low as soon as the time duration is up. Either can be used to drive a transistor by connecting it to the transistor base. OUT1 can drive a thyristor when connected to the thyristor gate.

OUT3 is an open-drain output with period \(1 / 8\) of the time delay, and can be used to drive a TTL in a separate (5V) power supply line. Thus, if a M53290P counter and a M53242P binary-to-decimal decoder are connected to OUT3, with their output connected to a light-emitting diode, residual time will be displayed on the LED. When not in use, OUT3 should be connected to \(V_{\text {SS }}\).

\section*{Fine Adjustment of Oscillation Period}

A variable resistor can be connected between terminals ADJ and \(\mathrm{V}_{\text {SS }}\), enabling precise adjustment of the period of the oscillator. However, when not used for fine adjustment, ADJ should be connected to \(V_{S S}\).

\title{
MITSUBISHI LSIs \\ M58479P, M58482P
}

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline VDD & Supply voltage & \multirow[b]{2}{*}{With respect to VSS} & \(-0.3-9.5\) & \(V\) \\
\hline \(V 1\) & Input voltage & & \(V S S \leqq V 1 \leqq V D D\) & \(\checkmark\) \\
\hline Pd & Maximum power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 250 & mW \\
\hline Topr & Operating free-air temperature range & & \(-30 \sim 75\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-40-125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=-30-75^{\circ} \mathrm{C}\). unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Parameter}} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Nom & Max & \\
\hline \multirow{2}{*}{\(V_{\text {DO }}\)} & \multirow{2}{*}{Supply voltage} & M58479P & 7.4 & & 9 & V \\
\hline & & M58482P & 3 & & 9 & V \\
\hline IzD & \multicolumn{2}{|l|}{Zenor current} & & & 10 & mA \\
\hline RFC & \multicolumn{2}{|l|}{Feedback resistance} & 0.005 & & 10 & \(\mathrm{M} \Omega\) \\
\hline \(\mathrm{C}_{\text {FO }}\) & \multicolumn{2}{|l|}{Oscillation capacitance} & 0.001 & & 1 & \(\mu \mathrm{F}\) \\
\hline \(\mathrm{R}_{\text {FC }}\) & \multicolumn{2}{|l|}{Resistance for fine-adjustment of oscillation frequency} & 0 & & 100 & \(k \Omega\) \\
\hline \(\mathrm{V}_{\text {IH }}\) & \multicolumn{2}{|l|}{High-level input voitage, \(\overline{\mathrm{RESET}}, \overline{\mathrm{INH}}, \mathrm{D}_{1}, \mathrm{D}_{2}\)} & \(0.7 \times V_{\text {DD }}\) & \(V_{D O}\) & \(\mathrm{V}_{00}\) & V \\
\hline \(V_{\text {IL }}\) & \multicolumn{2}{|l|}{Low-level input voltage, \(\overline{\mathrm{RESET}}, \overline{\mathrm{NH}}, \mathrm{D}_{1}, \mathrm{D}_{2}\)} & 0 & 0 & \(0.3 \times V_{D D}\) & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right.\). unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Parameter}} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \multirow[b]{2}{*}{\(V_{\text {ZD }}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Zenor voltage}} & \(\mathrm{I}_{\mathrm{ZD}}=2 \mathrm{~mA}\) & 7.4 & 8.2 & 9 & V \\
\hline & & & \(\mathrm{I}_{\mathrm{ZD}}=10 \mathrm{~mA}\) & 7.5 & 8.2 & 9 & V \\
\hline \multirow[b]{2}{*}{IDD} & \multirow[t]{2}{*}{Supply current} & M58479P & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{C}_{\mathrm{FC}}=0.01 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FC}}=1 \mathrm{M} \Omega \\
& \mathrm{R}_{\mathrm{ADJ}}=0 \Omega \text {. Input/output open }
\end{aligned}
\] & & 0.25 & 1 & mA \\
\hline & & M58482P & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{C}_{\mathrm{FC}}=0.01 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FC}}=1 \mathrm{M} \Omega \\
& \mathrm{R}_{\mathrm{ADJ}}=0 \Omega, \text { input/output open }
\end{aligned}
\] & & 25 & 100 & \(\mu \mathrm{A}\) \\
\hline \(V_{\text {RE }}\) & Supply voltage at the time of automatic-reset release & M58479P & & 3.1 & & 5.4 & V \\
\hline \(V_{\text {TR }}\) & \multicolumn{2}{|l|}{Transition voltage of first inverter in the oscillator} & \(\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{R}_{\text {ADJ }}=0 \Omega\) & 2.9 & & 4.8 & V \\
\hline \multirow[t]{2}{*}{RI} & \multirow[t]{2}{*}{Pull-up resistance: \(\overline{\text { RESET. }} \begin{aligned} & \text { inputs }\end{aligned}\), D1. D2} & M58479P & & 10 & 20 & 30 & \(\mathrm{k} \Omega\) \\
\hline & & M58482P & & 25 & 50 & 75 & \(\mathrm{k} \Omega\) \\
\hline IOH & \multicolumn{2}{|l|}{High-level output current. OUT1 and OUT2 outputs} & \(\mathrm{V}_{\text {DD }}=7.5 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}\) & 5 & 10 & & mA \\
\hline IOL & \multicolumn{2}{|l|}{Low-level output current. OUT1, OUT2, and OUT3 outputs} & \(\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{~V}_{0}=7.5 \mathrm{~V}\) & 10 & 20 & & mA \\
\hline Iozh & \multicolumn{2}{|l|}{Off-state output current. OUT3 output} & \(\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{VO}_{0}=7.5 \mathrm{~V}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline IOL & \multicolumn{2}{|l|}{Low-level output current: OUT1. OUT2. and OUT3 outputs} & \(\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V}\) & 1.6 & & & mA \\
\hline IOL & Low-level output current, OUT1, OUT2, and OUT3 outputs & M58482P & \(V_{D D}=4.5 \mathrm{~V}, V_{O}=0.4 \mathrm{~V}\) & 1.6 & & & mA \\
\hline \(V_{\text {OL }}\) & \multicolumn{2}{|l|}{Low-level output voltage: OUT1. OUT2, and OUT3 outputs} & \(V_{D D}=7.5 \mathrm{~V}\) & & & 0.1 & V \\
\hline
\end{tabular}

APPLICATION EXAMPLE


\section*{DESCRIPTION}

The M58480P and M58484P are 30 -function remotecontrol transmitter circuits manufactured by aluminumgate CMOS technology for use with in television receivers, audio equipment and the like, using infrared for transmission. They convey 30 different commands on the basis of a 6-bit PCM code. In the M58480P, entry priority is given to the first key pushed, while in the M58484P each key has an assigned priority. These transmitters are intended to be used in conjunction with an M58481, M58485P or M58487P receiver.

\section*{FEATURES}
- Single power supply
- Wide supply voltage range: ............................2.2V 2 V
- Low power dissipation:
Non-operating condition ( \(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}\) )
3nW (typ)
\(3 \mu \mathrm{~W}\) (max)
- On-chip oscillator
- Low-cost LC/L or ceramic oscillator used in determining reference frequency ( 480 kHz or 455 kHz )
- Low external component count
- Low transmitter duty cycle (3.6\%) for minimal power consumption

\section*{APPLICATIONS}
- Remote-control transmitters for TV and other applications

PIN CONFIGURATION (TOP VIEW)


Outline 16P4

\section*{FUNCTION}

The M58480P and M58484P transmitter circuits for infrared remote-control systems consist of an oscillator, a timing generator, a scanner, a key-in encoder, an instruction decoder, a code modulator, and an output buffer. With a \(6 \times 5\) keyboard matrix, 30 commands can be transmitted by 6 -bit PCM code. Oscillation is stopped when none of the keys are depressed, to minimize power consumption.


\title{
MITSUBISHI LSIs \\ M58480P, M58484P
}

30-FUNCTION REMOTE-CONTROL TRANSMITTERS

\section*{FUNCTIONAL DESCRIPTION}

\section*{Oscillator}

As the oscillator is on chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (using a ceramic resonator)


Fig. 2 An example of an oscillator (using an LC network)


Setting the oscillation frequency to 480 kHz (or 455 kHz ) will also set the signal transmission carrier wave to 40 kHz (or 38 kHz ).

Power consumption is minimized by stopping oscillation in the oscillator when none of the keys are depressed.

\section*{Key Input}

Thirty different commands can be input by a \(6 \times 5\) keyboard matrix consisting of inputs \(l_{1} \sim I_{6}\) and scanner outputs \(\phi \mathrm{A} \sim \phi \mathrm{E}\).

In the M58480P, key with first-key entry is given priority, and next-key entry is not allowed unless all keys are released.

In the M58484P, with assigned priority, simultaneous depression of more than two keys makes the key with higher priority effective. Order of key priority for scanner outputs is \(\phi \mathrm{A}, \phi \mathrm{B}, \phi \mathrm{C}, \phi \mathrm{D}\), and \(\phi \mathrm{E}\), and in the same scanner output, \(I_{1}, I_{2}, I_{3}, I_{4}, I_{5}\), and \(I_{6}\).

When more than two keys are depressed at the same time, however, commands may not function due to shortcircuiting among scanner outputs.

Table 1 shows the relationship between the keyboard matrix and the transmission commands.

Table 1 Relation between the keyboard matrix and the transmission commands
\begin{tabular}{|c|c|c|c|c|c|}
\hline Kev input & \(\phi_{\mathrm{E}}\) & \(\phi\) D & \(\phi \mathrm{C}\) & \(\phi_{\mathrm{B}}\) & \(\phi_{\text {A }}\) \\
\hline 11 & CH 1 & CH 2 & CH3 & CH 4 & POWER ON/OFF \\
\hline 12 & CH5 & CH6 & CH 7 & CH 8 & \begin{tabular}{l}
\[
\mathrm{CH}
\] \\
UP
\end{tabular} \\
\hline 13 & CH9 & CH 10 & CH 11 & CH 12 & \begin{tabular}{l}
CH \\
DOWN
\end{tabular} \\
\hline 14 & CH 13 & \(\mathrm{CH14}\) & CH 15 & CH 16 & \[
\begin{aligned}
& \text { VO } \\
& \text { UP }
\end{aligned}
\] \\
\hline 15 & \[
\begin{aligned}
& \text { BR } \\
& \text { UP }
\end{aligned}
\] & \begin{tabular}{l}
BR \\
DOWN
\end{tabular} & \[
\begin{aligned}
& \mathrm{BR} \\
& 1 / 2
\end{aligned}
\] & MUTE & \begin{tabular}{l}
Vo \\
DOWN
\end{tabular} \\
\hline 16 & \[
\begin{aligned}
& \text { CS } \\
& \text { UP }
\end{aligned}
\] & \begin{tabular}{l}
CS \\
DOWN
\end{tabular} & \[
\begin{aligned}
& \text { CS } \\
& 1 / 2
\end{aligned}
\] & CALL & \[
\begin{aligned}
& V 0 \\
& 1 / 3
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{Transmission Commands}

Table 2 shows the 30 commands that can be transmitted by 6 -bit PCM codes ( \(\mathrm{D}_{1} \sim \mathrm{D}_{6}\) ).

The code 000000 is not assigned for preventing error operations.

Table 2 Relation between the commands and the transmission codes
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{Transmission code} & \multirow{2}{*}{Function} & \multirow{2}{*}{Remarks} \\
\hline D 1 & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{6}\) & & \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & CH UP & ) \\
\hline 0 & 1 & 0 & 0 & 0 & 0 & CH DOWN & \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & VO UP & \\
\hline 0 & 0 & 1 & 0 & 0 & 0 & VO DOWN & Analog control \\
\hline 1 & 0 & 1 & 0 & 0 & 0 & BR UP & \\
\hline 0 & 1 & 1 & 0 & 0 & 0 & BR DOWN & \\
\hline 1 & 1 & 1 & 0 & 0 & 0 & CS UP & \\
\hline 0 & 0 & 0 & 1 & 0 & 0 & CS DOWN & \\
\hline 1 & 0 & 0 & 1 & 0 & 0 & MUTE & \\
\hline 0 & 1 & 0 & 1 & 0 & 0 & \(\operatorname{VO}(1 / 3)\) & \\
\hline 1 & 1 & 0 & 1 & 0 & 0 & \(B R(1 / 2)\) & Normalization of analog \\
\hline 0 & 0 & 1 & 1 & 0 & 0 & \(\operatorname{CS}(1 / 2)\) & \\
\hline 1 & 0 & 1 & 1 & 0 & 0 & CALL & \\
\hline 0 & 1 & 1 & 1 & 0 & 0 & POWER ON/OFF & \\
\hline 0 & 0 & 0 & 0 & 1 & 0 & CH 1 & ) \\
\hline 1 & 0 & 0 & 0 & 1 & 0 & CH 2 & \\
\hline 0 & 1 & 0 & 0 & 1 & 0 & CH 3 & \\
\hline 1 & 1 & 0 & 0 & 1 & 0 & CH 4 & \\
\hline 0 & 0 & 1 & 0 & 1 & 0 & CH 5 & \\
\hline 1 & 0 & 1 & 0 & 1 & 0 & CH 6 & \\
\hline 0 & 1 & 1 & 0 & 1 & 0 & CH 7 & Channels selected directly \\
\hline 1 & 1 & 1 & 0 & 1 & 0 & CH 8 & Channels selected directly \\
\hline 0 & 0 & 0 & 1 & 1 & 0 & CH 9 & \\
\hline 1 & 0 & 0 & 1 & 1 & 0 & CH 10 & - \\
\hline 0 & 1 & 0 & 1 & 1 & 0 & CH 11 & \\
\hline 1 & 1 & 0 & 1 & 1 & 0 & CH 12 & \\
\hline 0 & 0 & 1 & 1 & 1 & 0 & CH 13 & \\
\hline 1 & 0 & 1 & 1 & 1 & 0 & CH 14 & \\
\hline 0 & 1 & 1 & 1 & 1 & 0 & CH 15 & \\
\hline 1 & 1 & 1 & 1 & 1 & 0 & CH 16 & J \\
\hline
\end{tabular}

\section*{Transmission Coding}

When oscillation frequency \(f_{\text {Osc }}\) is 480 kHz , transmission of data code is executed as follows: when \(\mathrm{f}_{\mathrm{OS}}\) is other than 480 kHz , period is multiplied by \(480 \mathrm{kHz} / \mathrm{f}\) osc and its frequency by fosc \(/ 480 \mathrm{kHz}\).

A single pulse is amplitude-modulated by a carrier of 40 kHz , and the pulse width is 0.5 ms . Therefore a single pulse consists of 20 clock pulses of 40 kHz (see Fig. 3).

The distinction between " 0 " and " 1 " bits is made by the pulse interval between pulses, with a 2 msec interval corresponding to " 0 ", and a 4 msec interval representing "1" (Fig. 4).

One command word is composed of 6 bits, that is, of 7 pulses, and it is transmitted in the 48 ms cycle while a matrix switch is depressed.

\section*{APPLICATION EXAMPLE}


As mentioned above, adoption of this code means that the period during which output is high (i.e. signal emitting LED is lit) is shorter than in continuous wave transmission. Indeed the LED is on for only half the 7-pulse period or 1.75 ms , which is \(3.6 \%\) of the 48 ms entire cycle. This not only saves in total power consumption, but it also improves LED reliability. Put another way, emission can be increased on the same power consumption.

Fig. 3 A single pulse modulated onto carrier (40kHz)


Fig. 4 Distinction between the bits " 1 " and " 0 "


Fig. 5 Synthesis of one word (the code below shows 010100)


ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {DD }}\) & Supply voltage & With respect to VSS & -0.3~9 & \(V\) \\
\hline \(V_{1}\) & Input voltage & & \(V_{S S} \leqq V_{1} \leqq V_{D D}\) & V \\
\hline \(\mathrm{V}_{0}\) & Output voltage & & \(\mathrm{V}_{\mathrm{SS}} \leqq \mathrm{V}_{\mathrm{O}} \leqq \mathrm{V}_{\mathrm{DO}}\) & \(\checkmark\) \\
\hline Pd & Maximum power dissipation & Ta \(=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operating free-air temperature range & & \(-30 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-40-125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline VDD & Supply voltage & 2.2 & & 8 & \(V\) \\
\hline \multirow[t]{2}{*}{fosc} & \multirow[t]{2}{*}{Oscillation frequency} & & 455 & & kHz \\
\hline & & & 480 & & kHz \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage, \(I_{1} \sim I_{6}\) & \(0.7 \times V_{\text {DD }}\) & \(V_{D D}\) & \(V_{D D}\) & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage, \(1_{1} \sim 1_{6}\) & 0 & 0 & \(0.3 \times \mathrm{VDD}\) & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{Ta}=25^{\circ}\right.\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{2}{|r|}{\multirow{2}{*}{Test conditions}} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline VDD & Operational supply voltage & \multicolumn{2}{|l|}{Ta \(=-30-70^{\circ} \mathrm{C}, \quad\) fosc \(=455 \mathrm{kHz}\)} & 2.2 & & 8 & \(\checkmark\) \\
\hline \multirow[b]{2}{*}{IDD} & \multirow{2}{*}{Supply voltage during operation} & \multirow{2}{*}{\(\mathrm{fosc}^{\text {c }}=455 \mathrm{kHz}\)} & \(\mathrm{V}_{\text {OD }}=3 \mathrm{~V}\) & & 0.1 & 0.5 & mA \\
\hline & & & \(V_{D D}=6 \mathrm{~V}\) & & 0.5 & 2 & mA \\
\hline \multirow[b]{2}{*}{IDD} & \multirow[b]{2}{*}{Supply voltage during non-operation} & \multicolumn{2}{|l|}{\(V_{D D}=3 \mathrm{~V}\)} & & & 1 & \(\mu \mathrm{A}\) \\
\hline & & \multicolumn{2}{|l|}{\(V_{D D}=8 \mathrm{~V}\)} & & & 5 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{R}_{1}\) & Pull-up resistances. \(\mathrm{I}_{1} \sim I_{6}\) & & & & 20 & & \(k \Omega\) \\
\hline \multirow[b]{2}{*}{IOL} & \multirow[t]{2}{*}{Low-level output currents. \(\phi_{\text {A }} \sim \phi_{\mathrm{E}}\)} & \multicolumn{2}{|l|}{\(V_{D D}=3 \mathrm{~V}, V_{0}=3 \mathrm{~V}\)} & 0.2 & 0.5 & & mA \\
\hline & & \multicolumn{2}{|l|}{\(V_{D D}=6 \mathrm{~V}, \mathrm{~V}_{0}=6 \mathrm{~V}\)} & 1 & 2 & & mA \\
\hline \multirow[b]{2}{*}{IOH} & \multirow[b]{2}{*}{High-level output current, OUT} & \multicolumn{2}{|l|}{\(V_{D D}=3 \mathrm{~V}, V_{0}=0 \mathrm{~V}\)} & -5 & \(-10\) & & mA \\
\hline & & \multicolumn{2}{|l|}{\(V_{D D}=6 \mathrm{~V} . \mathrm{V}_{0}=0 \mathrm{~V}\)} & \(-15\) & \(-30\) & & mA \\
\hline
\end{tabular}

\section*{DESCRIPTION}

The M58481P is a 30 -function remote-control receiver circuit manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment, and the like using infrared for transmission. It enables direct control of 16 functions at the receiver.

The M58481P is intended for use with an M58480P or M58484P transmitter.

\section*{FEATURES}
- Single power supply
- Wide supply voltage range: \(4.5 \mathrm{~V} \sim 8 \mathrm{~V}\)
- Low power dissipation
- On-chip oscillator
- Low-cost LC or ceramic oscillator used in determining reference frequency ( 480 kHz or 455 kHz )
- Information is transmitted by pulse code modulation
- Good noise immunity-instructions are not executed unless same code is received three or more times in succession
- Single transmission frequency ( 40 kHz or 38 kHz ) for carrier wave
- 16 TV channels selected directly
- Three analog functions-volume, brightness and color saturation-are independently controlled to 64 stages by three 6 -bit D/A converters.
- 16 commands are controlled at the M58481P receiver as well
- Has large tolerance in operating frequency between the transmitter and the receiver
- Can be connected with an M51231P or equivalent touch-control channel selector.


\section*{APPLICATION}
- Remote-control receiver for TV or other applications

\section*{FUNCTION}

The M58481P is designed to decode and execute instructions after three successive receptions of the identical instruction code, providing a good noise immunity.

Instructions comprise direct selection of 16 channels, channel position high and low, volume high and low, brightness high and low, color saturation high and low, normalization of volume, brightness and color saturation, sound mute on and off, TV main power on and off, and output CALL on and off.

In addition, 16 functional instructions can be entered from the receiver.


\section*{FUNCTIONAL DESCRIPTION}

\section*{Oscillator}

As the oscillator is on-chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (using ceramic resonator)


Fig. 2 An example of an oscillator (using LC network)


\section*{Reception Signal Input Circuit and Demodulation} Circuit
The reception signal caught by the photo detector is amplified in the amplifier and added to the SI, where it is converted into a pulse signal in the input circuit to be sent to the demodulation circuit. In the demodulation circuit, the pulse interval of the pulse signal is judged and then converted into the digital code to be sent to the instruction decoder.

SI is applied as amplified, either through a capacitor coupling (Fig. 3) or directly as a pulse signal (Figs. 4 and 5). A Schmitt trigger circuit is provided in the SI input circuit for preventing spurious operation due to noise.

Fig. 3 SI input waveform (when applied through a capacitor coupling)


Fig. 4 SI input waveform (when applied directly)


Fig. 5 SI input waveform (when applied directly)


\section*{Instruction Decoder}

The instruction decoder starts to function after receiving the same instruction code three or more times in succession from the demodulation circuit.

Table 1 shows the relations between the reception code and instruction function. To prevent spurious operation, there is no code 000000.

Table 1 Relations between reception codes and instructions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{Reception code} & \multirow[b]{2}{*}{Function} & \multirow[b]{2}{*}{Remarks} \\
\hline \(\mathrm{D}_{1}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{6}\) & & \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & CH UP & Channel up \\
\hline 0 & 1 & 0 & 0 & 0 & 0 & CH DOWN & Channel down \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & VO UP & \\
\hline 0 & 0 & 1 & 0 & 0 & 0 & \(V O\) DOWN & \\
\hline 1 & 0 & 1 & 0 & 0 & 0 & BR UP & Analog control \\
\hline 0 & 1 & 1 & 0 & 0 & 0 & BR DOWN & \\
\hline 1 & 1 & 1 & 0 & 0 & 0 & CS UP & \\
\hline 0 & 0 & 0 & 1 & 0 & 0 & CS DOWN & \\
\hline 1 & 0 & 0 & 1 & 0 & 0 & MUTE & Sound mute on/off \\
\hline 0 & 1 & 0 & 1 & 0 & 0 & \(\operatorname{VO}(1 / 3)\) & \\
\hline 1 & 1 & 0 & 1 & 0 & 0 & \(B R(1 / 2)\) & Normalization of analog control \\
\hline 0 & 0 & 1 & 1 & 0 & 0 & \(\operatorname{CS}(1 / 2)\) & \\
\hline 1 & 0 & 1 & 1 & 0 & 0 & CALL & Output CALL on/off \\
\hline 0 & 1 & 1 & 1 & 0 & 0 & POWER ON/OFF & Power on/off \\
\hline 0 & 0 & 0 & 0 & 1 & 0 & CH 1 & \\
\hline 1 & 0 & 0 & 0 & 1 & 0 & CH 2 & \\
\hline 0 & 1 & 0 & 0 & 1 & 0 & CH 3 & \\
\hline 1 & 1 & 0 & 0 & 1 & 0 & CH 4 & \\
\hline 0 & 0 & 1 & 0 & 1 & 0 & CH 5 & \\
\hline 1 & 0 & 1 & 0 & 1 & 0 & CH 6 & \\
\hline 0 & 1 & 1 & 0 & 1 & 0 & CH 7 & \\
\hline 1 & 1 & 1 & 0 & 1 & 0 & CH 8 & \\
\hline 0 & 0 & 0 & 1 & 1 & 0 & CH 9 & Channels selected directly \\
\hline 1 & 0 & 0 & 1 & 1 & 0 & CH 10 & \\
\hline 0 & 1 & 0 & 1 & 1 & 0 & CH 11 & \\
\hline 1 & 1 & 0 & 1 & 1 & 0 & CH 12 & \\
\hline 0 & 0 & 1 & 1 & 1 & 0 & CH 13 & \\
\hline 1 & 0 & 1 & 1 & 1 & 0 & CH 14 & \\
\hline 0 & 1 & 1 & 1 & 1 & 0 & CH 15 & \\
\hline 1 & 1 & 1 & 1 & 1 & 0 & CH 16 & ) \\
\hline
\end{tabular}

\section*{Key Inputs}

16 different instructions can be input by a \(4 \times 4\) keyboard matrix consisting of inputs \(I_{1} \sim I_{6}\) and scanner outputs \(\phi \mathrm{A} \sim \phi \mathrm{E}\). Protection is also available against chattering within 10 ms .

Entry priority is given to the first key depressed, and subsequent key entry is not allowed unless all keys are released. When two or more keys are depressed at the same time, scanner outputs may short-circuit, disabling all functions.

While one of the keys is depressed, instructions from the transmitter are ignored.

Table 2 Relations between keyboard matrix and instructions
\begin{tabular}{|c|c|c|c|c|}
\hline \(\underbrace{\text { Scanner output }}_{\text {Key input }}\) & \(\phi_{0}\) & \(\phi_{C}\) & \(\phi_{B}\) & \(\phi_{A}\) \\
\hline 11 & \[
\begin{aligned}
& \mathrm{CH} \\
& \text { RESET }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{CH} \\
& \text { DOWN }
\end{aligned}
\] & CH UP & POWER ON/OFF \\
\hline \(I_{2}\) & MUTE & vo DOWN & \[
\begin{aligned}
& \text { vo } \\
& \text { up }
\end{aligned}
\] & VO( \(1 / 3\) ) \\
\hline 13 & \[
\begin{aligned}
& \operatorname{VO}(1 / 3) \\
& \operatorname{BR}(1 / 2) \\
& \operatorname{CS}(1 / 2)
\end{aligned}
\] & BR DOWN & BR
UP & \(B R(1 / 2)\) \\
\hline \(I_{4}\) & CALL & cs DOWN & \[
\begin{aligned}
& \text { CS } \\
& \text { UP }
\end{aligned}
\] & CS( \(1 / 2\) ) \\
\hline
\end{tabular}

\section*{Indication of Reception}

As soon as an identical code is received three times, output IR turns from low-level to high-level. Thus reception of an instruction from the transmitter can be indicated by an LED connected to output IR. Table 2 shows the relations between the keyboard matrix and the instructions.

\section*{Analog Outputs (VO, BR, CS)}

As three 6 -bit D/A converters are contained internally, three kinds of analog values can be controlled to 64 stages independently. The D/A converters are pulse-width modulator, the repetition frequency is 1.25 kHz (when \(\mathrm{f}_{\mathrm{OSC}}=\) 480 kHz ) and minimum pulse width is \(12.5 \mu \mathrm{~s}\).

Analog values can be incremented/decremented at a rate of about 1 step \(/ 0.1 \mathrm{sec}\) through the remote control or key input. The time required for increasing the analog value from the minimum to the maximum is about 6.6 seconds (when \(\mathrm{f}_{\mathrm{OSC}}=480 \mathrm{kHz}\) ).

It is also possible to set the analog values to \(1 / 3\) (VO), \(1 / 2\) (BR, CS) of these maximum values by means of the remote control or the key input (normalization).

\section*{Sound Mute}

Sound mute on/off is controlled through the remote control or the key input. When sound mute is on, output VO goes low, and output MUTE goes high.

Sound mute is automatically released from ON when VO is either incremented or decremented by remote control or the key input.

\section*{Channel Control}

It is possible to employ either of two channel-control methods: parallel control by outputs \(\mathrm{P}_{0} \sim \mathrm{P}_{3}\), and serial control by outputs \(\overline{\mathrm{CH} \text { UP }}, \overline{\mathrm{CH}}\) DOWN, and \(\overline{\mathrm{CH}}\) RESET.

In parallel control, a 4-bit address corresponding to a selected channel number appears at output \(P_{0} \sim P_{3}\). Table 3 shows the relation between channel numbers and outputs \(\mathrm{P}_{0} \sim \mathrm{P}_{3}\).

In serial control, a single pulse appears on the output \(\overline{\mathrm{CH}} \mathrm{RESET}\) first, and then the pulses whose number is deducted by one from the selected channel number appear on the output \(\overline{\mathrm{CH} U P}\), as shown in Fig. 6. Up and down

Fig. 6 Timing chart of serially controlled channel selection ( when fosc \(=480 \mathrm{kHz}\) )

channel switching, is controlled by a single pulse appearing at output \(\overline{\mathrm{CH} \text { UP }}\) or \(\overline{\mathrm{CH} \text { DOWN, allowing connection to the }}\) M51231P or equivalent touch-control channel selector IC.

During direct channel selection or up-down channel switching, output VO goes low for \(25 \sim 50 \mathrm{~ms}\).

Table 3 Relations between channel number and address
output \(P_{0} \sim P_{3}\).
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{ Channel number } & \multicolumn{5}{|c|}{ Address outputs } \\
\cline { 2 - 5 } & \(P_{0}\) & \(P_{1}\) & \(P_{2}\) & \(P_{3}\) \\
\hline 1 & 0 & 0 & 0 & 0 \\
2 & 1 & 0 & 0 & 0 \\
3 & 0 & 1 & 0 & 0 \\
4 & 1 & 1 & 0 & 0 \\
5 & 0 & 0 & 1 & 0 \\
6 & 1 & 0 & 1 & 0 \\
7 & 0 & 1 & 1 & 0 \\
8 & 1 & 1 & 1 & 0 \\
10 & 0 & 0 & 0 & 1 \\
11 & 1 & 0 & 0 & 1 \\
12 & 0 & 1 & 0 & 1 \\
13 & 1 & 1 & 0 & 1 \\
14 & 0 & 0 & 1 & 1 \\
15 & 1 & 0 & 1 & 1 \\
16 & 0 & 1 & 1 & 1 \\
\hline
\end{tabular}

\section*{Power On/Off}

The remote control or the key input makes it possible to turn the POWER ON/OFF output from low to high or vice versa, effecting on/off control of the TV set.

While POWER ON/OFF is low, all channel and analog controls through the remote control are disabled, as are all through the keyboard, except CH RESET ( \(\phi \mathrm{D} \sim \mathrm{I}_{1}\) ), VO (1/3), BR (1/2), and CS (1/2) ( \(\left.\phi \mathrm{D} \sim I_{3}\right)\).

\section*{Output CALL}

The output CALL is turned high or low by remote control or the key input. This output effects on/off control of channel number indication or change of receiving modes of multi-channel broadcasting.

\section*{Power-on Reset}

Attaching a capacitor to terminal AC activates the poweron reset function when power is on to the M58481P.

Activation of the power-on reset function sets outputs VO, \(B R\), and CS to \(1 / 3,1 / 2\), and \(1 / 2\), respectively, of their maximum value, turns POWER ON/OFF and CALL outputs low, and turns outputs \(P_{0} \sim P_{3}\) to 0000 .

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {DD }}\) & Supply voltage & With respect to \(V_{S S}\) & -0.3-9 & V \\
\hline \(V_{1}\) & Input voltage & & \(V_{S S} \leqq V_{1} \leqq V_{D D}\) & - \\
\hline \(V_{0}\) & Output voltage & & \(V_{S S} \leqq V_{0} \leqq V_{\text {DD }}\) & - \\
\hline Pd & Maximum power dissipation & Ta \(=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operating free-air temperature range & & \(-30-70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-40 \sim 126\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline VDD & Supply voltage & 4.5 & & 8 & V \\
\hline \multirow[b]{2}{*}{fosc} & \multirow[b]{2}{*}{Oscillation frequency} & & 455 & & kHz \\
\hline & & & 480 & & kHz \\
\hline \(V_{1}\) & Input voltage. SI & 3 & & & \(V_{P-P}\) \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage, \(\mathrm{I}_{1} \sim l_{4}\) & \(0.7 \times V_{\text {DD }}\) & \(V_{\text {DD }}\) & \(\mathrm{V}_{\mathrm{DD}}\) & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Low-level input voltage, \(\mathrm{I}_{1} \sim I_{4}\) & 0 & 0 & \(0.3 \times \mathrm{V}_{\mathrm{DD}}\) & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T_{\mathrm{a}}=25^{\circ} \mathrm{C}\right.\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multirow[t]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VDD & Operating supply voltage & \(\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \quad \mathrm{fosc}=455 \mathrm{kHz}\) & 4.5 & & 8 & V \\
\hline \multirow[b]{2}{*}{IDD} & \multirow{2}{*}{Supply current} & \(V_{D D}=5 \mathrm{~V}, f_{O S C}=455 \mathrm{kHz}\) & & 0.4 & 1 & mA \\
\hline & & \(\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=455 \mathrm{kHz}\) & & 1.5 & 3 & mA \\
\hline \(\mathrm{R}_{1}\) & Puil-up resistors. \(11 \sim 14\) & & & 20 & & \(k \Omega\) \\
\hline IOL & Low-level output currents. \(\phi_{\mathrm{A}} \sim \phi_{\mathrm{D}}\) & \(V_{D D}=8 \mathrm{~V}, V_{O}=8 \mathrm{~V}\) & 3 & & & mA \\
\hline IOL & Low-level output currents. \(\overline{\mathrm{CH}}\) UP, \(\overline{\mathrm{CH} \text { DOWN, }} \overline{\mathrm{CH} \text { RESET }}\) & \(V_{D D}=8 \mathrm{~V}, V_{0}=8 \mathrm{~V}\) & 15 & & & mA \\
\hline 1 OZH & Off-state output currents, \(\overline{\mathrm{CH} ~ U P}, \overline{\mathrm{CH} \text { DOWN, }} \overline{\mathrm{CH}}\) RESET & \(V_{D D}=8 \mathrm{~V}, V_{O}=8 \mathrm{~V}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline IOH & High-level output currents. \(\mathrm{P}_{0} \sim \mathrm{P}_{3}\) & \(V_{D D}=8 \mathrm{~V}, V_{0}=0 \mathrm{~V}\) & \(-0.5\) & & & mA \\
\hline IOL & Low-level output currents, \(\mathrm{P}_{0} \sim \mathrm{P}_{3}\) & \(V_{D D}=8 \mathrm{~V}, V_{O}=8 \mathrm{~V}\) & 15 & & & mA \\
\hline lOH & High-level output currents, VO, BR, CS & \(V_{D D}=8 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}\) & -5 & & & mA \\
\hline IOL & Low-level output currents. VO. BR, CS & \(V_{D D}=8 \mathrm{~V}, V_{O}=8 \mathrm{~V}\) & 10 & & & mA \\
\hline IOH & High-ievel output currents. POWER ON/OFF, CALL, MUTE & \(V_{D D}=8 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}\) & -15 & & & mA \\
\hline IOL & Low-level output currents. POWER ON/OFF, CALL, MUTE & \(V_{D D}=8 \mathrm{~V}, V_{0}=8 \mathrm{~V}\) & 3 & & & mA \\
\hline IOH & High-level output current. IR & \(V_{D D}=8 \mathrm{~V}, V_{O}=0 \mathrm{~V}\) & \(-10\) & & & mA \\
\hline IOL & Low-level output current, IR & \(V_{D D}=8 \mathrm{~V}, V_{O}=8 \mathrm{~V}\) & 3 & & & mA \\
\hline
\end{tabular}

\section*{APPLICATION EXAMPLE}


\section*{DESCRIPTION}

The M58485P is a 29 -function remote-control receiver circuit manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment, and the like using infrared for transmission. It enables direct control of 12 functions at the receiver.

The M58485P is intended for use with an M58480P or M58484P transmitter.

\section*{FEATURES}
- Single power supply
- Wide supply voltage range: \(8 \mathrm{~V} \sim 14 \mathrm{~V}\)
- Low power dissipation
- On-chip oscillator
- Low-cost LC or ceramic oscillator used in determining reference frequency ( 480 kHz or 455 kHz )
- Information is transmitted by pulse code modulation
- Good noise immunity-instructions are not executed unless the same code is received three or more times in succession
- Single transmission frequency ( 40 kHz or 38 kHz ) for carrier wave
- 16 TV channels selected directly
- Three analog functions--volume, brightness, and color saturation-are independently controlled to 64 stages by three 6-bit D/A converters.
- 12 instructions are controlled at the M58485P receiver, as well.
- Has large tolerance in operating frequency between the transmitter and the receiver
- Can be connected with an M51231P or equivalent touch-control channel selector


\section*{APPLICATION}
- Remote-control receiver for TV or other applications

\section*{FUNCTION}

The M58485P is designed to decode and execute instructions after three successive receptions of the identical instruction code, providing a good noise immunity.

Instructions comprise direction selection of 16 channels, channel position high and low, volume high and low, brightness high and low, color saturation high and low, normalization of volume, brightness and color saturation, sound mute on and off, TV main power on and off, and output CALL on and off.

In addition, 12 functional instructions can be entered from the receiver.


\section*{FUNCTIONAL DESCRIPTION}

\section*{Oscillator}

As the oscillator is on-chip, oscillation frequency is easily obtained by connecting an external LC network or a ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (using ceramic resonator)


Fig. 2 An example of an oscillator (using LC network)


\section*{Reception Signal Input Circuit and Demodulation}

\section*{Circuit}

The reception signal caught by the photo detector is amplified in the amplifier and added to the SI, where it is converted into a pulse signal in the input circuit to be sent to the demodulation circuit. In the demodulation circuit, the pulse interval of the pulse signal is judged and then converted into the digital code to be sent to the instruction decoder.

SI is applied as amplified either through a capacitor coupling (Fig. 3) or directly as a pulse signal (Figs. 4 and 5). A Schmitt trigger circuit is provided in the SI input circuit for preventing spurious operation due to noise.

Fig. 3 SI input waveform (when applied through a capaci-


Fig. 4 SI input waveform (when applied directly)


Fig. 5 SI input waveform (when applied directly)


\section*{Instruction Decoder}

The instruction decoder starts to function after receiving the same instruction code three or more times in succession from the demodulation circuit.

Table 1 shows the relations between the reception code and instruction function. To prevent spurious operation, there is no code 000000.

Table 1 Relations between reception codes and instructions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{Reception code} & \multirow[b]{2}{*}{Function} & \multirow[b]{2}{*}{Remarks} \\
\hline \(\mathrm{D}_{1}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{6}\) & & \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & CH UP & Channel up \\
\hline 0 & 1 & 0 & 0 & 0 & 0 & CH DOWN & Channel down \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & VO UP & \\
\hline 0 & 0 & 1 & 0 & 0 & 0 & VO DOWN & \\
\hline 1 & 0 & 1 & 0 & 0 & 0 & BR UP & Analog control \\
\hline 0 & 1 & 1 & 0 & 0 & 0 & BR DOWN & \\
\hline 1 & 1 & 1 & 0 & 0 & 0 & CS UP & \\
\hline 0 & 0 & 0 & 1 & 0 & 0 & CS DOWN & J \\
\hline 1 & 0 & 0 & 1 & 0 & 0 & MUTE & Sound mute on/off \\
\hline 0 & 1 & 0 & 1 & 0 & 0 & \(\mathrm{VO}(1 / 3)\) & \(\}\) Normalization of analog controt \\
\hline 1 & 1 & 0 & 1 & 0 & 0 & \(B R(1 / 2), C S(1 / 2)\) & ¢Normalization of analog control \\
\hline 1 & 0 & 1 & 1 & 0 & 0 & CALL & Output CALL on/off \\
\hline 0 & 1 & 1 & 1 & 0 & 0 & POWER ON/OFF & Power on/off \\
\hline 0 & 0 & 0 & 0 & 1 & 0 & CH 1 & \\
\hline 1 & 0 & 0 & 0 & 1 & 0 & CH 2 & \\
\hline 0 & 1 & 0 & 0 & 1 & 0 & CH 3 & \\
\hline 1 & 1 & 0 & 0 & 1 & 0 & CH 4 & \\
\hline 0 & 0 & 1 & 0 & 1 & 0 & CH 5 & \\
\hline 1 & 0 & 1 & 0 & 1 & 0 & CH 6 & \\
\hline 0 & 1 & 1 & 0 & 1 & 0 & CH 7 & \\
\hline 1 & 1. & 1 & 0 & 1 & 0 & CH 8 & \\
\hline 0 & 0 & 0 & 1 & 1 & 0 & CH 9 & Channels selected directly \\
\hline 1 & 0 & 0 & 1 & 1 & 0 & CH 10 & \\
\hline 0 & 1 & 0 & 1 & 1 & 0 & CH 11 & \\
\hline 1 & 1 & 0 & 1 & 1 & 0 & CH 12 & \\
\hline 0 & 0 & 1 & 1 & 1 & 0 & CH 13 & \\
\hline 1 & 0 & 1 & 1 & 1 & 0 & CH 14 & \\
\hline 0 & 1 & 1 & 1 & 1 & 0 & CH 15 & \\
\hline 1 & 1 & 1 & 1 & 1 & 0 & CH 16 & , \\
\hline
\end{tabular}

\section*{Key Inputs}

It is possible to input 12 different instructions by the \(3 \times 4\) keyboard matrix consisting of inputs \(\mathrm{I}_{0} \sim \mathrm{I}_{3}\) and scanner outputs \(\phi \mathrm{A} \sim \phi \mathrm{D}\). Protection is also available against chattering within 10 ms .

As entry priority is given to each key, depression of more than two keys at the same time makes the key with higher priority effective. For the scanner output, priority is given in the order of \(\phi \mathrm{A}, \phi \mathrm{B}, \phi \mathrm{C}\), and \(\phi \mathrm{D}\), and in the order of \(I_{1}, l_{2}\), and \(I_{3}\) if scanner output is the same. When two or more keys are depressed at the same time, scanner outputs may short-circuit, disabling all functions.

While one of the keys is depressed, instructions from the transmitter are ignored.

Table 2 shows the relations between the keyboard matrix and the commands.

Table 2 Relations between keyboard matrix and instructions
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{l}
Scanner output \\
Key input
\end{tabular} & \(\phi_{\text {D }}\) & \(\phi \mathrm{C}\) & \(\phi_{\text {B }}\) & \(\phi_{A}\) \\
\hline 11 & \[
\begin{aligned}
& \mathrm{CH} \\
& \text { UP }
\end{aligned}
\] & \[
\begin{aligned}
& \text { VO } \\
& \text { UP }
\end{aligned}
\] & \[
\begin{aligned}
& \text { BR } \\
& \text { UP }
\end{aligned}
\] & \[
\begin{aligned}
& \text { CS } \\
& \text { UP }
\end{aligned}
\] \\
\hline \(I_{2}\) & \begin{tabular}{l}
CH \\
DOWN
\end{tabular} & vo DOWN & \[
\begin{aligned}
& \text { BR } \\
& \text { DOWN }
\end{aligned}
\] & CS DOWN \\
\hline 13 & POWER ON/OFF & MUTE & \[
\begin{aligned}
& \operatorname{VO}(1 / 3) \\
& \operatorname{BR}(1 / 2) \\
& \operatorname{cS}(1 / 2)
\end{aligned}
\] & CALL \\
\hline
\end{tabular}

\section*{Indication of Reception}

As soon as an identical code is received three times, the output IR turns from low-level to high-level. Thus reception of a command from the transmitter can be indicated by an LED connected to output IR.

\section*{Analog Outputs (CO, BR, CS)}

As three 6-bit D/A converters are contained internally, three kinds of analog values can be controlled to 64 stages independently. The D/A converters are pulse-width modulator, and the repetition frequency is 1.25 kHz (when \(\mathrm{f}_{\mathrm{OSC}}=\) 480 kHz ) and minimum pulse width is \(12.5 \mu \mathrm{~s}\).

Analog values can be incremented/decremented at a rate of about 1 step \(/ 0.1 \mathrm{sec}\) through the remote control or the key input. The time required for increasing the analog value from the minimum to the maximum is about 6.6 seconds (when \(\mathrm{f}_{\mathrm{OSC}}=480 \mathrm{kHz}\) ).

It is also possible to set the analog values to \(1 / 3\) (VO), \(1 / 2\) ( \(B R, C S\) ) of these maximum values by means of the remote control or the key input (normalization).

\section*{Sound Mute}

Sound mute on/off is controlled through the remote control or the key input. When sound mute is on, output VO goes low, and output MUTE goes high.

Sound mute is automatically released from ON when VO is either incremented or decremented by remote control or the key input.

\section*{Channel Control}

It is possible to employ either of two channel control methods: parallel control by outputs \(P_{0} \sim P_{3}\), and serial control by outputs \(\overline{\mathrm{CH} U P}, \overline{\mathrm{CH} \text { DOWN }}\), and \(\overline{\mathrm{CH} \text { RESET }}\).

In parallel control, a 4-bit address corresponding to a selected channel number appears at output \(P_{0} \sim P_{3}\). Table 3 shows the relations between channel numbers and outputs \(P_{0} \sim P_{3}\).

In serial control, a single pulse appears on the output \(\overline{\mathrm{CH}}\) RESET first, and then the pulses whose number is deducted by one from the selected channel number appear on the output \(\overline{\mathrm{CH} \text { UP }}\), as shown in Fig. 6. Up and down channel switching is controlled by a single pulse appearing at output \(\overline{\mathrm{CH} \text { UP }}\) or \(\overline{\mathrm{CH} D O W N}\), allowing connection to the M51231P or equivalent touch-control channel selector IC.

Table 3 Relations between channel number and address output \(P_{0} \sim P_{3}\).
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{ Channel number } & \multicolumn{4}{|c|}{ Address outputs } \\
\cline { 2 - 5 } & \(P_{0}\) & \(P_{1}\) & \(P_{2}\) & \(P_{3}\) \\
\hline 1 & 0 & 0 & 0 & 0 \\
2 & 1 & 0 & 0 & 0 \\
3 & 0 & 1 & 0 & 0 \\
4 & 1 & 1 & 0 & 0 \\
5 & 0 & 0 & 1 & 0 \\
6 & 1 & 0 & 1 & 0 \\
7 & 0 & 1 & 1 & 0 \\
8 & 1 & 1 & 1 & 1 \\
10 & 0 & 0 & 0 & 1 \\
11 & 1 & 0 & 0 & 1 \\
12 & 0 & 1 & 0 & 1 \\
13 & 1 & 1 & 0 & 1 \\
14 & 0 & 0 & 1 & 1 \\
15 & 1 & 0 & 1 & 1 \\
16 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

Fig. 6 Timing chart of serially controlled channel selection ( when fosc \(=480 \mathrm{kHz}\) )


During direct channel selection or up-down channel switching, output VO goes low for \(25 \sim 50 \mathrm{~ms}\).

Outputs, \(\overline{\mathrm{CH} ~ U P}, \overline{\mathrm{CH}} \mathrm{DOW} \overline{\mathrm{N}}, \overline{\mathrm{CH}}\) RESET , and \(\mathrm{P}_{0} \sim \mathrm{P}_{3}\), are the open-drain type of N -channel transistor.

\section*{Power on/off}

The remote control or the key input makes it possible to turn the POWER ON/OFF output from low to high or vice versa, and it is possible to change the POWER ON/OFF output from low to high by means of the POWER ON input.

While POWER ON/OFF is low, all channel and analog through the keyboard.

\section*{Output CALL}

The output CALL is turned high or low by remote control or the key input. This output effects on/off control of channel number indication or change of receiving modes of multi-channel broadcasting.

\section*{Power-on Reset}

Attaching a capacitor to terminal AC activates the poweron reset function when power is on to the M58485P.

Activation of the power-on reset function sets outputs VO, \(B R\), and CS to \(1 / 3,1 / 2\), and \(1 / 2\), respectively, of their maximum value, turns POWER ON/OFF and CALL outputs low and turns outputs \(\mathrm{P}_{0} \sim \mathrm{P}_{3}\) to 0000 .

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{D D}\) & Supply voltage & With respect to VSS & -0.3~15 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & \(V_{S S} \leqq V_{1} \leqq V_{D D}\) & - \\
\hline \(V_{0}\) & Output voltage & & \(V_{S S} \leqq V_{O} \leqq V_{\text {DD }}\) & - \\
\hline Pd & Maximum power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operating free-air temperature range & & \(-30 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-40 \sim 125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow[t]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V O D\) & Supply voltage & 8 & 12 & 14 & \(\checkmark\) \\
\hline \multirow[t]{2}{*}{fose} & \multirow[t]{2}{*}{Oscillation frequency} & & 455 & & kHz \\
\hline & & & 480 & & kHz \\
\hline \(V_{1}\) & Input voltage & 5 & & & \(V_{p-P}\) \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage, \(I_{1} \sim l_{3}\) & \(0.7 \times V_{\text {DD }}\) & \(V_{\text {DD }}\) & \(V_{\text {DD }}\) & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage, \(I_{1} \sim l_{3}\) & 0 & 0 & \(0.3 \times V_{\text {DO }}\) & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{OD}}=12 \mathrm{~V}\right.\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(V_{D D}\) & Supply voltage & \(\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \quad \mathrm{f}_{\text {OSC }}=455 \mathrm{kHz}\) & 8 & 12 & 14 & \(V\) \\
\hline IOD & Supply current & \(\mathrm{f}_{\text {OSC }}=455 \mathrm{kHz}\) & & 2 & 5 & mA \\
\hline \(\mathrm{R}_{1}\) & Pull-up resistance. \(1_{1} \sim 13\) & & & 20 & & \(k \Omega\) \\
\hline IOL & Low-level output currents. \(\phi\) A \(\sim \phi_{\mathrm{D}}\) & \(V_{0}=12 \mathrm{~V}\) & 5 & & & mA \\
\hline IoL & Low-level output currents, \(\overline{\mathrm{CH}}\) UP, \(\overline{\mathrm{CH}} \mathrm{DOWN}, \overline{\mathrm{CH}} \mathrm{RESET}\) & \(V_{0}=12 \mathrm{~V}\) & 20 & & & mA \\
\hline 1 OZH & Off-state output currents. \(\overline{\mathrm{CH} U P}, \overline{\mathrm{CH}} \mathrm{DOWN}, \overline{\mathrm{CH} \text { RESET }}\) & \(\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline IOL & Low-level output currents, \(\mathrm{P}_{0} \sim \mathrm{P}_{3}\) & \(\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}\) & 20 & & & mA \\
\hline IOZH & Off-state output currents. \(\mathrm{P}_{0} \sim \mathrm{P}_{3}\) & \(V_{0}=12 \mathrm{~V}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline IOH & High-level output currents. VO, BR, CS & \(\mathrm{V}_{0}=0 \mathrm{~V}\) & -7 & & & mA \\
\hline IOL & , Low-level output currents, VO, BR, CS & \(V_{0}=12 \mathrm{~V}\) & 7 & & & mA \\
\hline 1 OH & High-level output currents. POWER ON/OFF, CALL. MUTE & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\) & - 20 & & & mA \\
\hline IOL & Low-level output currents. POWER ON/OFF, CALL. MUTE & \(V_{0}=12 \mathrm{~V}\) & 5 & & & mA \\
\hline IOH & High-level output current, IR & \(\mathrm{V}_{0}=0 \mathrm{~V}\) & -15 & & & mA \\
\hline IOL & Low-level output current, IR & \(\mathrm{V}_{0}=12 \mathrm{~V}\) & 5 & & & mA \\
\hline
\end{tabular}

APPLICATION EXAMPLE


\section*{DESCRIPTION}

The M58486AP is an aluminum gate CMOS integrated circuit. It has a fully automatic search function capable of writing into an EAROM the tuning voltages corresponding to all receivable stations and a sequentially automatic search function which presets any arbitrary channel. Used in conjunction with the M51251P linear sensor and M5G1400P EAROM, it is possible to configure a fully electronic tuning system for use in TVs or VTR equipment.

\section*{FEATURES}
- Fully automatic search and sequentially automatic search functions
- The channel display provides channel position tab display, channel position number display, and actual channel number display
- Automatic bandswitching
- Band skip function
- Digital AFT (Automatic Fine Tuning) function
- Frequency fine adjustment function
- AFT on/off data is memorized in EAROM for each channel position
- Direct connection with a remote controller LSI such as the M58485P or M58487AP
- Direct 16 (or 12 ) channel selection
- Last channel memory function


\section*{APPLICATIONS}

Electronic tuning systems for TVs, VTRs, and other electronic equipment.

\section*{BLOCK DIAGRAM}


\section*{FUNCTION}

The M58486AP voltage synthesizer, when used in conjunction with the M51251P linear sensor and M5G1400P EAROM, enables the configuration of a completely electronic tuning system without the use of any mechanical parts.

The main functions include fully automatic search, sequentially automatic search, direct selection of either 12 or 16 channels, automatic bandswitching, a band skip function, digital AFT (Automatic Fine Tuning), fine tuning, last channel memory, channel position tab display, channel position number display, and actual channel number display functions.

In addition, direct and sequential channel selection from a remote controller as possible.

\section*{FUNCTIONAL DESCRIPTION}

Oscillator Circuit
As the oscillator is on-chip, an oscillator frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Fig. 1 and 2 show typical examples.


Fig. 1 An example of an oscillator (using a ceramic resonator)


Fig. 2 An example of an oscillator (using an LC network)

\section*{Key Inputs}

The M58486AP is provided with scanner outputs \(\phi_{A} \sim \phi_{D}\), key inputs \(I_{1} \sim I_{4}\) and \(K_{1} \sim K_{3}\). 16-channel position selection can be achieved by using the \(4 \times 4\) matrix formed by \(\phi_{A} \sim \phi_{D}\) and \(\mathrm{I}_{1} \sim \mathrm{I}_{4}\). In addition, the \(4 \times 3\) matrix formed by \(\phi_{A} \sim \phi_{D}\) and \(K_{1} \sim K_{3}\) enables the input of 12 commands.

If two or more of the keys are depressed simultaneously,
no commands will be input. However, it is possible to input FAM or CH LOCK in combination with another key.

Table 1 shows the relationships between these matrices and the command functions.

Table 1 Matrix and Command Functions
\begin{tabular}{|c|c|c|c|c|}
\hline & \(\phi_{\mathrm{A}}\) & \(\phi_{\mathrm{B}}\) & \(\phi_{\mathrm{C}}\) & \(\phi_{\mathrm{D}}\) \\
\hline \multirow{2}{*}{\(\mathrm{I}_{1}\)} & CHP & CHP & CHP & CHP \\
& 1 & 5 & 9 & 13 \\
\hline \multirow{2}{*}{\(\mathrm{I}_{2}\)} & CHP & CHP & CHP & CHP \\
& 2 & 6 & 10 & 14 \\
\hline \multirow{2}{*}{\(\mathrm{I}_{3}\)} & CHP & CHP & CHP & CHP \\
& 3 & 7 & 11 & 15 \\
\hline \multirow{2}{*}{\(\mathrm{I}_{4}\)} & CHP & CHP & CHP & CHP \\
& 4 & 8 & 12 & 16 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline\(K\) & \(\phi_{A}\) & \(\phi_{B}\) & \(\phi_{C}\) & \(\phi_{D}\) \\
\hline\(K_{1}\) & U-SEARCH & D/A UP & CHN 10 & CHP-UP \\
\hline\(K_{2}\) & \(V-\) SEARCH & D/A DOWN & CHN 1 & CHP-DOWN \\
\hline\(K_{3}\) & SEARCH & CH LOCK & FAM & STORE \\
\hline
\end{tabular}

\section*{Tuning Voltage Output (D/A OUT)}

As a 14 -bit D-A converter is built into the M58486AP, tuning voltage can be controlled to 16384 stages. The D-A converter is a pulse-width modulator, and the repetition frequency is 28 Hz and the minimum pulse width is \(2.2 \mu \mathrm{~s}\).

By applying this output signal to the electronic tuner through an RC network, the desired tuning frequency can be achieved.
Tuning Control Inputs (UP, DOWN, TIME BASE)
These inputs are required for tuning in the search mode or channel selection mode and are supplied by the M51251P.

As shown in Fig. 3, UP and DOWN inputs are controlled by the AFC signal. The UP input is changed to a high level when the AFC signal exceeds a threshoid voltage \(\left(V_{H}\right)\) and the DOWN input is changed to a high level when the AFC signal falls below a threshold voltage ( \(\mathrm{V}_{\mathrm{L}}\) ).

The TIME BASE input is high when a normal video signal is captured.

AFC
Fig. 3 Relationship of AFC signal to UP and DOWN inputs

\section*{Band Input/Outputs (B1~B3)}

The M58486AP system is provided with three bands. An electronic tuner is controlled by these three band inputs/ outputs and D-A OUT.

As shown in Table 2, these bands correspond to the TV broadcast frequency bands.
\begin{tabular}{|c|c|}
\hline Band & Broadcast frequency band \\
\hline B1 & VHF low band \\
\hline B2 & VHF high band \\
\hline B3 & UHF \\
\hline
\end{tabular}

Three band inputs ( \(B 1 \sim B 3\) ) are provided on the M58486AP, the output corresponding to the currently selected band being high, with all other band outputs low. Thus, by connecting transistor and LED with currents to these outputs a display of the selected band can be implemented.

If a particular band pin is shorted to \(\mathrm{V}_{\mathrm{SS}}\) that band will be skipped during the search (band skip function).

\section*{Search Modes}

The search is the function searching automatically the video signal and writing of the required data into the EAROM.

The search function is controlled by the UP, DOWN, and TIME BASE tuning control inputs. Search functions will be described using Fig. 3, 4, and 5.

When search is begun, as up signal is applied to the 14-bit up/down counter, and the analog output of the D-A converter increases (sweeps).

As shown in Fig. 3 and 4, when the signal reaches a certain point, the UP input changes to high. Next, if the DOWN input goes high within 50 ms after the UP input goes low, the sweep is ended and the digital AFT is enabled. If DOWN doesn't go high within 50 ms , this is taken as an indication that the signal was not a video signal, and the sweep is continued.

Digital AFT is controlled by both the UP and DOWN inputs. When UP is high, the up signal is applied to the up/down counter and the analog output of the D-A converter increases. When DOWN is high, the down signal is applied to the up/down couner and the analog output of the D-A converter decreases. The up/down speed of digital AFT is \(1 / 16\) of the up sweep speed.

Digital AFT is ended after 200 ms , after which the TIME BASE input is examined. If TIME BASE is low, it is taken as an indication that the signal is not a video signal and the sweep operation is restarted. If TIME BASE is high, the signal is taken as a video signal and the required data is written into the EAROM at the specified address. For this operation, the EAROM address is determined by the channel position and the data written is as follows.

Note, however, that for automatic writing of data into EAROM in the search mode, AFT deta is on.
\begin{tabular}{lr} 
14-bit up/down counter data & 14 bits \\
2-digit BCD data of channel number counter & 8 bits \\
Band control binary data & 2 bits \\
AFT on/off control data & 1 bit
\end{tabular}


Fig. 4 UP, DOWN, TIME BASE inputs in the search mode


Fig. 5 A flowchart of the search method


Fig. 6 A flowchart of fully automatic search (SEARCH or V-SEARCH)

\section*{Fully Automatic Search}

Fig. 6 shows the flowchart of the fully automatic search
When SEARCH or V-SEARH key is input, the D-A converter analog output is set to the lower end of B1 and the channel position number and actual channel number are both initialized to 1.

After initialization, search begins and when a video signal is captured, the required data is automatically written into the EAROM, the channel position number and actual channel number being incremented by 1, after which the search is restarted.

In this manner, when tuning voltage goes to the upper end of band B3 or when all 16 (or 12) channel positions are written, the EAROM data corresponding to channel position number 1 (channel position 1 is selected) is read, and the fully automatic search operation is completed. If the upper end of band B3 is reached before all 16 (or 12) channels have been searched, the data at the EAROM addresses corresponding to reset channel position is erased. If these erased channel positions are selected, the D-A converter analog output is set to the lower end of band B1, the actual channel number is set to 0 , and the AFT function is turned off.

When U-SEARCH key is input, the operation is exactly the same as the above described SEARCH or V-SEARCH except that initialization to the lower end of band B3 is performed and the search ends at the upper edge band B2.

Also, during fully automatic search, no key command can be input.

\section*{Sequentially Automatic Search}

For sequentially automatic search, the channel position and actual channel number are the currently selected channel position.

When V-SEARCH key is input, search begins from the current position if the current band is B1 or B2, and from the lower end of band B1 if the current band is B3.

The search begins and when a video signal has been captured, the required data is automatically written into the EAROM, the search mode is cancelled, and the search is completed. When the upper end of the B2 band is reached, the tuning voltage output returns to the lower end of the B1 band and search continues.

When U-SEARCH key is input, search begins at the present location if the current band is B3. If it is B1 or B2, it begins at the lower end of band B3. The search method is exactly the same as for the above described V-SEARCH
except that when the upper end of band B3 is reached, the tuning voltage returns to the lower end of band B3.

When SEARCH key is input, search begins from the current location. For SEARCH, when the upper end of band B3 is reached, the tuning voltage returns to the lower end of band B1.

During sequentially automatic search, pressing channel selector keys cancels the search mode, ending the search and resulting in input of the channel selection command.

\section*{Search Speed}

The tuning voltage rate of change varies between bands and within bands such that the search speed with respect to frequency is virtually constant over the entire range.

Because of the time constant associated with the integration circuit connected to the D/A OUT output, time delays occurs during the sweep. However, to compensate for this when UP and TIME BASE inputs are both high, the search speed is dropped to \(1 / 16\) of the sweep speed.

Table 3 shows the search speed for all bands without this reduced speed mode.

Table 3 Search Speed for Each Band
\begin{tabular}{|c|c|c|c|}
\hline Tuning voltage & B1 & B2 & B3, B4 \\
\hline \(0 \sim 1 / 4\) & 1.16 s & 2.31 s & \multirow{2}{*}{9.22 s} \\
\hline \(1 / 4 \sim 1 / 2\) & 0.58 & 1.16 & \\
\hline \(1 / 2 \sim 1\) & 0.58 & 1.16 & 4.61 \\
\hline Total & 2.32 & 4.63 & 13.83 \\
\hline
\end{tabular}

Note 1. The reference oscillator frequency is 455 kHz .
2. The tuning voltage is given normalized to a value of 1 .

Switching between fully automatic search and sequentially automatic search is accomplished by the FAM command as shown in Table 1. By using a switch, connecting the \(\phi_{\mathrm{C}}\) pin, with the \(\mathrm{K}_{3}\) pin results in fully automatic search while opening this connection results in switching to sequencially automatic search.

If the FAM command is attempted during a search, the command will not immediately be executed. After the search mode has been cancelled it will be input and the appropriate search mode, either fully automatic or automatic sequencial search, will be selected.

VOLTAGE SYNTHESIZER


Fig. 7 Shows the flowchart of sequentially of search.

\section*{Channel Selection Mode}

When either a channel selection key is depressed or a channel selection command is input from a remote control receiver (described below), the data at the EAROM address corresponding to the selected channel position is read.

After the read data is set in the up/down counter, if the AFT control data read is on, 16 down pulses are applied, causing the up/down counter to count down and cause a corresponding output from the D-A converter. This is to enable pull-in at the optimum position of the video signal, using the digital AFT and linear AFT to be descfibed next.

If the AFT control data read is on, after 100 ms digital AFT is enabled. In addition, when 100 ms has elapsed, the AFT output goes high and linear AFT is enabled. When the AFT control data is off, both digital and linear AFT functions are disabled.

Tuning Voltage Fine Adjustment (D-A UP, D-A DOWN)
By pressing the D-A UP and D-A DOWN key, it is possible to adjust the D-A converter analog output (that is the tuning voltage).

After channel selection, pressing the D-A UP or D-A DOWN keys turns AFT off and disables both digital and linear AFT functions. After this, the up or down signals are applied to the up/down counter and the D-A converter analog output changes. The rate of this change is \(1 / 128\) of the sweep speed, allowing sufficient fine adjustment.
When the key is released writing into the EAROM begins. At this time, the AFT on/off data is written as off.

EAROM Input/Output (CLOCK, \(\mathbf{C}_{1}, \mathbf{C}_{2}, \mathrm{C}_{3}\), DATA I/O) This system makes use of an M5G1400P as an EAROM.

To control the M5G1400P, the M58486AP is provided with a reference clock ( \(\sim 14 \mathrm{kHz}\) ) output clock, outputs \(\mathrm{C}_{1}\), \(C_{2}\), and \(C_{3}\) used to specify the mode, and a data input/output DATA I/O.

These inputs and outputs are controlled by the EAROM control circuit. The clock output is fixed at the \(\mathrm{V}_{\mathrm{DD}}\) level at all times except during memory read and write operations.

\section*{AFT Output}

The AFT pin is connected to the AFT on/off pin (pin 15) of the M51251P, and is used to on/off control linear AFT. When the AFT output is high, linear AFT is enabled. When it is low or high impedance (open) linear AFT is disabled. Table 4 summarizes the AFT output for the various states.

Table 4 AFT Outputs for the Various Modes
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ Mode } & AFT output level \\
\hline Search mode (during sweep) & L \\
\hline \begin{tabular}{l} 
Search mode (during the 200ms that digital AFT \\
is enabled)
\end{tabular} & Z \\
\hline Channel selection mode (with linear AFT on) & H \\
\hline Channel selection mode (with linear AFT off) & Z \\
\hline
\end{tabular}

Note 1. 'Z' indicates high-impedance (open)

\section*{Last Channel Memory}

In this system when the power supply is applied, a last channel memory function selects the last channel position that was selected before the power supply was last removed.

This function is controlled by the last channel memory circuit such that when a channel is selected the data for the selected channel position is written into a specified address in the EAROM. Each time a channel is selected the data contents are updated so that the last channel selected before power is removed is always stored. When the power is applied, this data is read from the EAROM and used as the initial channel position selected.
Channel Position Display ( \(\mathbf{P}_{\mathbf{1}} \sim \mathbf{P}_{\mathbf{4}}\) )
By connecting transistors and LEDs to the \(4 \times 4\) matrix formed by the \(P_{1} \sim P_{4}\) and \(\phi_{A} \sim \phi_{D}\) outputs, a 16-channel position display can be configured.

The display repetition frequency is 45 Hz and the duty cycle is \(23.5 \%\). Fig. 8 gives an example of output timings. Note that when not used pins should be connected to \(V_{\text {DD }}\). Channel Number Display ( \(\mathrm{O}_{1} \sim \mathrm{O}_{\mathbf{2}}\) )
The output \(\mathrm{O}_{1} \sim \mathrm{O}_{4}\) provide a two-digit \((0 \sim 99) \mathrm{BCD}\) output of the actual channel number. The upper and lower digits are output under the control of the \(\phi_{\mathrm{D}}\) and \(\phi_{\mathrm{B}}\) scan signals. Thus, by using a BCD seven-segment decoder (for example, the M53247P or equivalent), it is possible to
display the actual channel number using a two-digit seven-segment display. Fig. 9 shows an example of timing for the outputs \(\mathrm{O}_{1} \sim \mathrm{O}_{4}\) used to display the actual channel number.


Fig. 8 Timing example for outputs \(\mathbf{P}_{\mathbf{1}} \sim \mathbf{P}_{\mathbf{4}}\) and \(\phi_{\mathbf{A}} \sim \phi_{\mathrm{D}}\) \((\) channel position \(=7\) )

When the \(\mathrm{O}_{1} \sim \mathrm{O}_{4}\) outputs are used to display the channel position number in binary form the \(\phi_{A}\) and \(\phi_{C}\) scan signals are used for timing of the otuputs. For the channel positions \(1 \sim 16\), the \(\mathrm{O}_{1} \sim \mathrm{O}_{4}\) outputs are \(0 \sim\) 15. Therefore, the channel position number can be displayed using seven-segment display elements. Fig. 9 shows a timing example of the outputs \(\mathrm{O}_{1} \sim \mathrm{O}_{4}\) used to display the channel position number. The outputs \(\mathrm{O}_{1}\) through \(\mathrm{O}_{4}\) use N -channel transistors in open drain configuration. When not used they should be connected to the \(\mathrm{V}_{\mathrm{SS}}\) pin.


11

Fig. 9 Timing example for outputs \(\mathbf{0}_{\mathbf{1}} \sim \mathbf{0}_{\mathbf{4}}\) and \(\phi_{A} \sim \phi_{D}\) (Actual channel number setting line 79 Channel position number 7)

\title{
MITSUBISHI LSIs \\ M58486AP
}

\section*{VOLTAGE SYNTHESIZER}

\section*{Actual Channel Number Control Inputs (CHN 10, CHN 1)}

When CHN 10 key is input, the upper digit of the actual channel number is incremented by 1 , cycling back to 0 after reaching 9 . In the same manner, when CHN 1 key is input, the lower digit is incremented by 1 . Therefore, by using these inputs, the actual channel number can be changed with respect to the channel position, and by using the STORE command described below, the proper corresponding channel numbers can be selected.

\section*{Channel Position Control Inputs (CHP-UP, CHP-DOWN)}

When either CHP-UP or CHP-DOWN key is input, the contents of the address counter are incremented or decremented by 1 , the channel position display changing accordingly. But data is not read from the EAROM, so the D-A converted analog output, band, AFT output and actual channel do not change.

When these commands are input, the channel position is changed, and the STORE command described below is input, data is written into the EAROM at the address corresponding to the displayed channel position. This enables, for example, such copying operations as writing the same data in position 3 as stored in position 1.

\section*{EAROM Write Command (STORE)}

When the STORE command is input, data is written into the EAROM at the address corresponding to the currently displayed channel position. This STORE command is used to change the actual channel number and to perform memory copying operations.

\section*{Audio Control Output (MUTE)}

In the search mode or channel selection mode, the MUTE output changes to a high level, enabling the muting function which lowers the sound level to the minimum level. This output is normally low.

\section*{Power-on reset ( \(\overline{\mathrm{AC}}\) )}

By connecting a capacitor between the \(\overline{\mathrm{AC}}\) pin and the \(\mathrm{V}_{\mathrm{Ss}}\) pin, the power-on reset function is enabled upon applying power to the M58486AP.

When the power-on reset operates, the last channel memory function is enable the channel position selected before the power was removed, is selected.

Remote Control Inputs ( \(\overline{\mathbf{C H} U P}, \overline{\mathrm{CH}} \mathrm{DOWN}, \overline{\mathrm{CH}} \mathrm{RESET})\) If the \(\overline{\mathrm{CH}} \mathrm{UP}, \overline{\mathrm{CH}} \overline{\mathrm{DOWN}}\), and \(\overline{\mathrm{CH} \text { RESET }}\) inputs are connected to the corresponding pins on, for example, a remote control receiver device such as the M58485P or M58487AP, direct remote control of channel selection, channel up, and channel down functions is possible.

\section*{Channel Lock Input (CH LOCK)}

By using the input combination of the key input \(K_{3}\) and the scan signal \(\phi_{\mathrm{B}}\), the CH LOCK command is input. This command prohibits the CHP1 ~ CHP16, CHP-UP, AND CHP-DOWN keys commands as well as the remote control \(\overline{\mathrm{CH}}-\mathrm{UP}, \overline{\mathrm{CH}}\)-DOWN, and \(\overline{\mathrm{CH}}\)-RESET. This command is independent of any other key commands and can be input simultaneously input with any command except the channel selection commands CHP1~CHP16.

\section*{Number of Channels Selection Input (CEX)}

The CEX input is provided with a built-in pull-up resistance and when at the high level (or open), the M58486AP for 16 channels. When it is at the low level the M58486AP accommodates 12 channels.

VOLTAGE SYNTHESIZER

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{D D}\) & Supply voltage & \multirow[b]{3}{*}{With respect to \(V_{S S}\)} & -0.3-15 & V \\
\hline \(V_{1}\) & Input voltage & & \(\mathrm{V}_{S S} \leqq \mathrm{~V}_{1} \leqq \mathrm{~V}_{\text {DD }}\) & V \\
\hline \(V_{0}\) & Output voltage & & \(\mathrm{V}_{S S} \leqq \mathrm{~V}_{\mathrm{O}} \leqq \mathrm{V}_{\mathrm{DD}}\) & \(\checkmark\) \\
\hline Pd & Power dissipation & \(\mathrm{Ta}=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operating temperature & & \(-30 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature & & \(-40-125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS
\begin{tabular}{|l|l|c|c|c|c|}
\hline \multirow{2}{*}{ Symbol } & \multirow{2}{*}{ Parameter } & \multicolumn{3}{|c|}{ Limits } & \multirow{2}{*}{ Unit } \\
\cline { 3 - 4 } & & Min & Typ & Max & \\
\hline\(V_{D D}\) & Supply voltage & 11 & 12 & 13 & \(V\) \\
\hline\(V_{I H}\) & High-level input voltage & \(V_{D D}-3\) & \(V_{D D}\) & \(V_{D D}\) & \(V\) \\
\hline\(V_{I L}\) & Low-level input voltage & 0 & 0 & 3 & \(V\) \\
\hline \multirow{2}{*}{\(f_{\text {OSC }}\)} & \multirow{2}{*}{ Oscillation frequency } & & 455 & & kHz \\
\cline { 3 - 4 } & & & 480 & & kHz \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T a=25^{\circ} \mathrm{C}, \mathrm{V}_{D D}=12 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}\right.\), unless otherwise noted \()\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{\text {D }}\) & Operational supply voltage & \(\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}\), fosc \(=455 \mathrm{kHz}\) & 11 & 12 & 13 & V \\
\hline \({ }^{\text {DD }}\) & Supply current & \(\mathrm{f}_{\mathrm{OSC}}=455 \mathrm{kHz}\) & & 0.5 & 6 & mA \\
\hline \(R_{1}\) & Pull-up resistance , \(\overline{\mathrm{CH}}\) UP \(, \overline{\mathrm{CH}} \mathrm{DOWN}, \overline{\mathrm{CH}}\) RESET, UP, DOWN, TIME BASE, CEX & & & 50 & & \(k \Omega\) \\
\hline \(\mathrm{R}_{1}\) & Pull-up resistance, \(\overline{\mathrm{AC}}\) & & & 100 & & \(k \Omega\) \\
\hline \(\mathrm{R}_{1}\) & Pull-down resistance, \(I_{1} \sim I_{4}, K_{1} \sim K_{3}\) & & & 50 & & \(k \Omega\) \\
\hline \({ }^{10 \mathrm{OH}}\) & High-level output current, \(\phi_{A} \sim \phi_{D}\) & \(\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}\) & -5 & & & mA \\
\hline 1 OH & High-level output current, B1~B3, MUTE & \(\mathrm{V}_{0}=10 \mathrm{~V}\) & -1 & & & mA \\
\hline Iol & Low-level output current, B1~B3, MUTE & \(\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}\) & 2 & & & mA \\
\hline 1 OH & High-level output current, AFT, D/A OUT & \(\mathrm{V}_{0}=10 \mathrm{~V}\) & -1.5 & & & mA \\
\hline Iol & Low-level output current, AFT & \(\mathrm{V}_{0}=2 \mathrm{~V}\) & 1 & & & mA \\
\hline IoL & Low-level output current, D/A OUT & \(\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}\) & 1.5 & & & mA \\
\hline 1 OZH & Off-state output current, AFT & \(\mathrm{V}_{0}=12 \mathrm{~V}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline lozl & Off-state output current, AFT & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline VOH & High-level output voltage, CLOCK, C1~C3 & \(\mathrm{IOH}=-0.5 \mathrm{~mA}\) & 11 & & & V \\
\hline \(\mathrm{V}_{\text {OL }}\) & Low-level output voltage, CLOCK, C 1~C3 & \(\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}\) & & & 2 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-level output voltage, DATA 1/0 & \(\mathrm{I}_{\mathrm{OH}}=-0.2 \mathrm{~mA}\) & 11 & & & V \\
\hline VoL & Low-level output voltage, DATA 1/0 & \(\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}\) & & & 2 & V \\
\hline Iozh & Off-state output current, DATA 1/0 & \(\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline IozL & Off-state output current, DATA I/O & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\) & & & -1 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{V}_{\text {OH }}\) & High-level output voltage, \(\mathrm{P}_{1} \sim \mathrm{P}_{4}\) & \(\mathrm{I}_{\mathrm{OH}}=-40 \mathrm{~mA}\) & 10 & & & V \\
\hline IozL & Off-state output current, \(\mathrm{P}_{1} \sim \mathrm{P}_{4}\) & \(\mathrm{V}_{0}=2 \mathrm{~V}\) & & & 10 & \(\mu \mathrm{A}\) \\
\hline 10L & Low-level output current, \(\mathrm{O}_{1} \sim \mathrm{O}_{4}\) & \(\mathrm{V}_{0}=0.4 \mathrm{~V}\) & 1.6 & & & mA \\
\hline 1 OZH & Off-state output current, \(\mathrm{O}_{1} \sim \mathrm{O}_{4}\) & \(\mathrm{V}_{0}=10 \mathrm{~V}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{APPLICATION EXAMPLE}


\section*{DESCRIPTION}

The M58487AP is a 24 -function remote-control receiver circuit manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment, and the like, using infrared for transmission. It enables direct control of 8 functions at the receiver.

The M58487AP is intended for use with an M58480P or M58484P transmitter.

\section*{FEATURES}
- Wide supply voltage range: \(8 \mathrm{~V} \sim 14 \mathrm{~V}\)
- Single power supply
- Low power dissipation
- On-chip oscillator
- Low-cost LC or ceramic oscillator used in determining the reference frequency ( 480 kHz or 455 kHz )
- Information is transmitted by means of pulse code modulation
- Good noise immunity-instructions are not executed unless same code is received three or more times in succession.
- Single transmission frequency \((40 \mathrm{kHz}\) or 38 kHz\()\) for carrier wave
- 16 TV channels selected directly
- Three analog functions-volume, brightness, and color situration-are independently controlled to 64 stages by three 6-bit D/A converters
- 8 commands are controlled at the M58487AP receiver
- Has large tolerance in operating frequency between the transmitter and the receiver.
- Can be connected with an M51231P or equivalent touch control channel selector IC

\section*{PIN CONFIGURATION (TOP VIEW)}


\section*{FUNCTION}

The M58487AP is designed to decode and execute instructions after three successive receptions of the identical instruction code, providing a good noise immunity.

Instructions comprise direct selection of 16 channels, channel position up and down, volume up and down, brightness up and down, color saturation up and down, normalization of volume, brightness and color saturation, sound mute on and off, TV main power on and off, and output CALL on and off.

In addition, 8 functional instructions can be entered from the receiver side.

\section*{APPLICATION}
- Remote-control receiver for TV or other applications


\section*{FUNCTIONAL DESCRIPTION \\ Oscillator}

As the oscillator is on-chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (when a ceramic resonator is used)


Fig. 2 An example of an oscillator (when a LC network is used)


\section*{Reception Signal Input Circuit and Demodulation Circuit}

The reception signal caught by the photo detector is amplified in the amplifier and added to the SI, where it is converted into a pulse signal in the input circuit to be sent to the demodulation circuit. In the demodulation circuit, the pulse interval of the pulse signal is judged and then converted into the digital code to be sent to the instruction decoder.

SI is applied as amplified, either through a capacitor coupling (Fig. 3) or directly as a pulse signal (Figs. 4 and 5). A Schmitt trigger circuit is provided in the Sl input circuit for preventing spurious operation due to noise.

Fig. 3 SI input waveform (when applied through a capacitor coupling)


Fig. 4 SI input waveform (when applied directly)


Fig. 5 SI input waveform (when applied directly)


\section*{Instruction Decoder}

The instruction decoder starts to function after receiving the same instruction code three or more times in succession from the demodulation circuit.

Table 1 shows the relations between the reception code and instruction function. To prevent spurious operation, there is no code 000000.
Table 1 Relations between reception codes and instructions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{Reception code} & \multirow[b]{2}{*}{Function} & \multirow[b]{2}{*}{Remarks} \\
\hline \(\mathrm{D}_{1}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{6}\) & & \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & CH UP & Channel up \\
\hline 0 & 1 & 0 & 0 & 0 & 0 & CH DOWN & Channel down \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & VO UP & Volume up. \\
\hline 0 & 0 & 1 & 0 & 0 & 0 & VO DOWN & Volume down \\
\hline 1 & 0 & 0 & 1 & 0 & 0 & MUTE & Sound mute on/off \\
\hline 0 & 1 & 0 & 1 & 0 & 0 & \(\mathrm{VO}(1 / 3)\) & Normalization of volume \\
\hline 1 & 0 & 1 & 1 & 0 & 0 & CALL & Output CALL on/off \\
\hline 0 & 1 & 1 & 1 & 0 & 0 & POWER ON/OFF & Power on/off ' \\
\hline 0 & 0 & 0 & 0 & 1 & 0 & CH 1 & \\
\hline 1 & 0 & 0 & 0 & 1 & 0 & CH 2 & \\
\hline 0 & 1 & 0 & 0 & 1 & 0 & CH 3 & \\
\hline 1 & 1 & 0 & 0 & 1 & 0 & CH 4 & \\
\hline 0 & 0 & 1 & 0 & 1 & 0 & CH 5 & \\
\hline 1 & 0 & 1 & 0 & 1 & 0 & CH 6 & \\
\hline 0 & 1 & 1 & 0 & 1 & 0 & CH 7 & \\
\hline 1 & 1 & 1 & 0 & 1 & 0 & CH 8 & Direct channel \\
\hline 0 & 0 & 0 & 1 & 1 & 0 & CH 9 & (selection \\
\hline 1 & 0 & 0 & 1 & 1 & 0 & CH 10 & (Direct access) \\
\hline 0 & 1 & 0 & 1 & 1 & 0 & CH 11 & \\
\hline 1 & 1 & 0 & 1 & 1 & 0 & CH 12 & \\
\hline 0 & 0 & 1 & 1 & 1 & 0 & CH 13 & \\
\hline 1 & 0 & 1 & 1 & 1 & 0 & CH 14 & \\
\hline 0 & 1 & 1 & 1 & 1 & 0 & CH 15 & \\
\hline 1 & 1 & 1 & 1 & 1 & 0 & CH 16 & ) \\
\hline
\end{tabular}

\section*{Key Inputs}

8 different instructions are input by a \(2 \times 4\) keyboard matrix consisting of inputs \(I_{1} \sim I_{2}\) and scanner outputs \(\phi A \sim \phi D\), Protection is also available against chattering within 10 ms .

As entry priority is given to each key, depression of more than two keys at the same time makes the key with higher priority effective. For the scanner output, priority is given in the order of \(\phi \mathrm{A}, \phi \mathrm{B}, \phi \mathrm{C}\), and \(\phi \mathrm{D}\), and \(\mathrm{I}_{1}\) takes precedence over \(\mathrm{I}_{2}\) if the scan output is the same. When two or more keys are depressed at the same time, scanner outputs may short-circuit, disabling all functions.

While one of the keys is depressed, instructions from the transmitter are ignored.

Table 2 shows the relations between the keyboard matrix and the instructions.
Table 2 Relations between keyboard matrix and instructions
\begin{tabular}{|c|c|c|c|c|}
\hline Key input & \begin{tabular}{c} 
Scanner \\
output
\end{tabular} & \(\phi_{D}\) & \(\phi_{\mathrm{C}}\) & \(\phi_{\mathrm{B}}\) \\
\hline \(\mathrm{I}_{1}\) & \begin{tabular}{c} 
POWER \\
ON/OFF
\end{tabular} & VO UP & MUTE & CH UP \\
\hline \(1_{2}\) & CALL & VO DOWN & VO( \(1 / 3)\) & CH DOWN \\
\hline
\end{tabular}

\section*{Indication of Reception}

As soon as an identical code is received three times, output IR turns from low-level to high-level. Thus reception of an instruction from the transmitter can be indicated by an LED connected to the output IR.

\section*{Output VO}

As the 6 -bit D/A converter is contained internally, analog value can be controlled to 64 stages independently. The D/A converter is pulse-width modulator, the reception frequency is 1.25 kHz (when \(\mathrm{f}_{\mathrm{Osc}}=480 \mathrm{kHz}\) ) and minimum pulse width is \(12.5 \mu \mathrm{~s}\).

Analog value can be incremented/decremented at a rate of about \(1 \mathrm{step} / 0.1\) second through the remote control or the key input. The time required for increasing the analog value from the minimum to the maximum is about 6.6 seconds ( when fosc \(=480 \mathrm{kHz}\) ).

It is also possible to set the analog value to \(1 / 3\) of its maximum value by means of the remote control or the key input (normalization).

\section*{Sound Mute}

Sound mute on/off is controlled through the remote control or the key input. When sound mute is on, output VO goes low, and output MUTE goes high.

Sound mute is automatically released from ON when the output VO is either incremented or decremented by remote control or the key input.

\section*{Channel Control}

Channel control is attained through outputs \(\overline{\mathrm{CH}} \mathrm{UP}\), \(\overline{\mathrm{CH}} \overline{\text { DOWN }}\) and \(\overline{\mathrm{CH} \text { RESET. With respect to direct channel }}\) selection by the remote-control operation, a single pulse appears on output \(\overline{\mathrm{CH} \text { RESET first, and then the pulses }}\) whose number is deducted by one from the selected channel appear on the output \(\overline{\mathrm{CH}} \mathrm{UP}\). Up and down channel switching is controlled by presenting a single pulse on the output \(\overline{\mathrm{CH} U P}\) or \(\overline{\mathrm{CH}} \mathrm{DOWN}\). Thus it can be connected with an M51231P or equivalent touch-control channel selector IC.

Fig. 6 Timing chart of channel control (when fosc \(=\) 480kHz)


During direct channel selection, up or down, output VO goes low for \(50 \sim 100 \mathrm{~ms}\).

Outputs, \(\overline{\mathrm{CH} U P}, \overline{\mathrm{CH} \text { DOWN, }}\), and \(\overline{\mathrm{CH} \text { RESET }}\) are the open-drain type of N -channel transistor.

\section*{Power On/Off}

The remote control or the key input makes it possible to turn the POWER ON/OFF output from low to high or vice versa. While the POWER ON/OFF output is low, all channel and analog controls through the remote control are disabled, as are all through the keyboard.

\section*{Output CALL}

The output CALL is turned high or low by remote control or the key input. This output effects on/off control of channel number indication or change of receiving modes of multi-channel broadcasting.

\section*{Power-on Reset}

Attaching a capacitor to terminal AC activates the poweron reset when power is on to the M58487AP.

Activation of the power-on reset function sets output VO to \(1 / 3\) of its maximum value and turns the POWER ON/OFF and CALL outputs to low-level.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {DD }}\) & Supply voltage & With respect to \(\mathrm{V}_{S S}\) & \(-0.3-15\) & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & \(\mathrm{V}_{S S} \leqq \mathrm{~V}_{1} \leqq \mathrm{~V}_{O D}\) & \(\checkmark\) \\
\hline \(V_{0}\) & Output voltage & & \(\mathrm{V}_{S S} \leqq \mathrm{~V}_{O} \leqq \mathrm{~V}_{D D}\) & \(V\) \\
\hline \(\mathrm{Pd}_{\text {d }}\) & Maximum power dissipation & Ta \(=25^{\circ} \mathrm{C}\) & 300 & mW \\
\hline Topr & Operating temperature & & \(-30 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature & & \(-40-125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{RECOMMENDED OPERATING CONDITIONS}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline VDD & Supply voltage & 8 & 12 & 14 & V \\
\hline \multirow[t]{2}{*}{\(\mathrm{f}_{\text {OSC }}\)} & \multirow[t]{2}{*}{Oscillation frequency} & & 455 & & kHz \\
\hline & & & 480 & & kHz \\
\hline \(V_{1}\) & Input voltage, SI & 5 & & & VP-P \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltages, \(l_{1}, l_{2}\) & \(0.7 \times V_{00}\) & V \({ }_{\text {DO }}\) & \(V_{\text {DD }}\) & V \\
\hline \(V_{1 L}\) & Low-level input voltages, \(\mathrm{I}_{1}, \mathrm{I}_{2}\) & 0 & 0 & \(0.3 \times \mathrm{VDD}\) & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(T a=25^{\circ} . V_{D D}=12 \mathrm{~V}\right.\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VDD & Operating supply voltage & \(\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \mathrm{foSC}=455 \mathrm{kHz}\) & 8 & 12 & 14 & V \\
\hline IDD & Supply current & \(\mathrm{fosc}^{\prime}=455 \mathrm{kHz}\) & & 2 & 5 & mA \\
\hline \(\mathrm{R}_{1}\) & Pull-up resistances, \(\mathrm{I}_{1}, \mathrm{I}_{2}\) & & & 20 & & k \(\Omega\) \\
\hline lol & Low-level output currents. \(\phi_{A} \sim \phi_{D}\) & \(\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}\) & 5 & & & mA \\
\hline IOL & Low-level output currents. \(\overline{\mathrm{CH} \text { RESET. }} \overline{\mathrm{CH} \text { UP, }} \overline{\mathrm{CH} \text { DOWN }}\) & \(V_{0}=12 \mathrm{~V}\) & 20 & & & mA \\
\hline IOZH & Off-state output currents. \(\overline{\mathrm{CH} \text { RESET, }} \overline{\mathrm{CH} \text { UP. }} \overline{\mathrm{CH} \text { DOWN }}\) & \(\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}\) & & & 1 & \(\mu \mathrm{A}\) \\
\hline IOH & High-level output current. VO & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\) & \(-7\) & & & mA \\
\hline IOL & Low-level output current. VO & \(V_{0}=12 \mathrm{~V}\) & 7 & & & mA \\
\hline IOH & High-level output currents. POWER ON/OFF, CALL. MUTE & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\) & \(-20\) & & & mA \\
\hline IOL & Low-level output currents. POWER ON/OFF. CALL. MUTE & \(V_{0}=12 \mathrm{~V}\) & 5 & & & mA \\
\hline IOH & High-level output current. IR & \(V_{0}=0 \mathrm{~V}\) & \(-15\) & & & \(\mathrm{m} A\) \\
\hline IOL & Low-level output current, IR & \(V_{0}=12 \mathrm{~V}\) & 5 & & & mA \\
\hline
\end{tabular}

APPLICATION EXAMPLE


\section*{DESCRIPTION}

The PCA8501 is a general-purpose single-board computer that is composed of a memory and an I/O interface around the M5L 8085AP 8-bit microprocessor and fabricated on a single \(125 \times 145 \mathrm{~mm}\) printed circuit board. As it has been designed so compactly in its dimensions, it may be easily attached to the board currently used. There are two types available: the PCA8501G01, which is implemented with the M5L2114LP NMOS RAMs, and the PCA8501G02, is implemented with the M58981S CMOS RAMs.

\section*{FEATURES}
\begin{tabular}{|c|l|}
\hline Type & \multicolumn{1}{c|}{ Contents } \\
\hline PCA8501G01 & \begin{tabular}{l} 
Consists of the single-board computer only. \\
Two M5L2114LP NMOS RAMs are mounted for its RAM. \\
excluding both a battery backup circuit and a wait signal \\
generation circuit, and one M5L 2716K EPROM is attached \\
separately.
\end{tabular} \\
\hline PCA8501G02 & \begin{tabular}{l} 
Consists of the single-board computer only. \\
Two M58981S CMOS RAMs are mounted for its. RAM, in- \\
cluding a battery backup circuit and a wait signal generation \\
circuit. and one M5L2716K EPROM is attached separately.
\end{tabular} \\
\hline
\end{tabular}
- A single-board computer comprised of the CPU, memory, I/O interface and a timer.
- Capacity of EPROM:

4K bytes (max)
- Capacity of RAM: 1 K bytes
- Programmable I/O port:
- Internally contained \(\mathrm{I}^{2} \mathrm{~L}\) timer: One of the following 8 timer outputs can be selected \((1.6 \mu \mathrm{~s}\), and \(0.1,0.2,0.4\), \(0.8,1.6,3.3\) and 6.6 ms ).
- Single 5V power supply
- Compact dimensions (L \(\times W \times H\) ): \(125 \times 145 \times 17 \mathrm{~mm}\)

\section*{APPLICATIONS}
- Personal computers
- Small automatic testing or control equipment
- Data-communication terminal equipment
- Data loggers and data-collection equipment
- Process-control equipment
- Instrument monitoring controllers

\section*{FUNCTION}

The PCA8501 is a highly reliable single-board computer designed around Mitsubishi's M5L8085AP CPU (equivalent to Intel's 8085A) and its LSI family. The 8-bit parallel CPU is fabricated by the N-channel silicon-gate ED-MOS process. The PCA8501 comes with 4 K bytes of electrically programmable read-only memory (EPROM) in the form of two M5L 2716Ks and 1 K bytes of random-access memory in the form of two M5L 2114LPs or two M58981Ss.

For its I/O ports, the PCA8501 contains two M5L 8255AP programmable peripheral interfaces (PPI) providing 8 bits \(\times 6=48\) bits programmable ports.

A timer circuit and a battery backup circuit (which is available only for the PCA850G02) are mounted on the board, allowing timer interrupt and memory backup.


\section*{OPERATIONS}

As soon as the power is applied, the M5L8085A CPU is reset by the power-on reset circuit and starts to execute the program from the address \(0000_{18}\).

The low-order 8 bits of the address are multiplexed with data and sent out through the CPU terminals. They are latched in the address latch circuit so as to compose an address bus with the high-order 8 bits of the address.

If an external extension signal is used, it makes easy the external expansion of memory capacity for both ROMs and RAMs.

Use of CMOS RAMs enables memory backup by means of the battery backup circuit and batteries so that the contents of the RAM are maintained even after the power is turned off.

Either of the ROMs, M5L 2708K ( 1 K bytes) or M5L2716K (2K bytes) can be used by using a jumper socket, but the standard version is arranged for the use of the M5L2716K.

Parallel data can be read/written through the PPIs, and serial data through the SID and SOD of the M5L 8085AP CPU.

As the timer IC is provided on the board, it enables timer interrupt by means of the RST 7.5 or timer output to the external circuit.

\section*{BLOCK DIAGRAM NOTATION}
\begin{tabular}{|c|c|}
\hline Name of block & Function \\
\hline CPU power-on reset & Execution is carried out in accordance with the contents of a program. System reset signal is generated when the power is turned on. \\
\hline Address latch circuit & Latches the low-order 8 -bit address signal on the multiplexed data bus. \\
\hline Address decoder & Decodes the high-order bits of the address, and generates the memory and \(1 / O\) chip select signals. \\
\hline EPROM & Both erasable M5L 2716K and M5L 2708K can be used. \\
\hline RAM & Allows the use of the M58981S CMOS RAMs other than the M5L 2114LPs. which enables battery backup. \\
\hline RAM battery backup circuit & Enable maintaining the contents of the memory by the backup circuit with batteries in use, when the CMOS RAMs are used. \\
\hline I/O port (PPI) & It is a programmable \(1 / O\) interface consisting of 48 -bit \(1 / 0\) signal terminals, corresponding to six 8 -bit \(1 / 0\) ports. \\
\hline Timer & This generates 7 different signals after dividing the clock signal from the CPU, allowing RST 7.5 interrupt by using a jumper wire. \\
\hline Wait signal generation circuit & When the CMOS RAMs are in use, wait signal is generated to wait one clock time. (This feature is not available in the PCA8501G01.) \\
\hline
\end{tabular}

\section*{BLOCK DIAGRAM}


Note 1 : The wait signal generation circuit and the RAM battery backup circuit are not mounted on the PCA8501G01.
2: The M5L 21114LPs are mounted on the PCA8501G01, instead of M58981Ss.

\section*{SPECIFICATIONS}

\section*{Processing Method}

Method: 8-bit parallel operation
CPU: M5L8085AP
Word length:
Instruction: 8, 16, 24 bits
Data: 8 bits
Cycle time:
Basic cycle time: \(1.6 \mu \mathrm{~s}\)
CPU clock frequency:
\(2.4576 \mathrm{MHz} \pm 1 \%\left(\mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right)\)
(Quartz oscillation frequency: \(4.9152 \mathrm{MHz} \pm 1 \%\) )
Memory Address and Memory Capacity
EPROM (M5L2716K)
Memory address:
\#1: \(\quad 0000_{16} \sim 07\) FF \(_{16}\)
\#2: \(\quad 0800_{16} \sim\) OFFF \(_{16}\)
Memory capacity:
\#1: \(\quad 2 \mathrm{~K}\) bytes (An EPROM is fitted to the standard product)
\#2: 2 K bytes (Only a socket is provided on the standard product)
RAM (M5L2114LP \(\times 2\) or M58981S \(\times 2\) )
Memory address: \(4000_{16} \sim 43 F_{16}\)
Memory capacity:
1 K bytes
Externally expandable up to a maximum of 64 K bytes

I/O Address and I/O Capacity
I/O address:
PPI (M5L8255AP)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{1/O port} & Signal description & Address \\
\hline \multirow{4}{*}{\[
\begin{gathered}
\mathrm{PPI} \\
\# 1
\end{gathered}
\]} & PA & PA 10H-PA 17H & 600016 \\
\hline & PB & PB10H~PB17H & 600116 \\
\hline & PC & \(\mathrm{PC} 10 \mathrm{H} \sim \mathrm{PC} 17 \mathrm{H}\) & 600216 \\
\hline & C.W. & Control word & 600316 \\
\hline \multirow{4}{*}{\[
\begin{aligned}
& \text { PP1 } \\
& \# 2
\end{aligned}
\]} & PA & PA20H - PA27H & 700016 \\
\hline & PB & \(\mathrm{PB20H} \sim \mathrm{~PB} 27 \mathrm{H}\) & 700116 \\
\hline & PC & \(\mathrm{PC} 20 \mathrm{H} \sim \mathrm{PC} 27 \mathrm{H}\) & 700216 \\
\hline & C.W. & Control word & 700316 \\
\hline
\end{tabular}

As two PPIs (Programmable Peripheral Interfaces) are provided on the board, the PCA8501 has I/O ports of 48 bits ( 8 -bit \(\times 6\) ) in total.

\section*{Interrupt}

5 Interrupts:
Five interrupts such as TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR are provided. The TRAP has the highest priority, while the INTR has the lowest priority. The RST 7.5 will enable timer interrupt by means of a jumper wire.

\section*{Connectors}

For bus extension (connector J1):
Straight pin header, T-type, 50 pins
For I/O port connection (connector J2):
Angle pin header, L-type, 60 pins
PIN CONFIGURATIONS
Connector J1
\begin{tabular}{|c|c|c|c|}
\hline 12 V & \(V_{D D}{ }^{2}\) & \(1 V_{B B}\) & 5 V \\
\hline & GND 4 & 3 GND & \\
\hline & GND 6 & 5 GND & \\
\hline 5 V & VCC 8 & \(7 \quad \mathrm{VCC}\) & 5 V \\
\hline \multirow[b]{4}{*}{DATA BUS (MSB)} & DB1H \(\rightarrow{ }^{10}\) & \(9 \rightarrow \mathrm{DBOH}\) & (LSB) \\
\hline & DB3H \(\leftrightarrow 12\) & \(11 \leftrightarrow \mathrm{DB2H}\) & data Bus \\
\hline & DB5H \(\leftrightarrow 14\) & \(13 \leftrightarrow\) DB4H & data bus \\
\hline & DB7H \(\leftrightarrow 16\) & \(15 \leftrightarrow\) DB6H & \\
\hline READ CONTROL & RDCL - 18 & \(17 \rightarrow\) STOH & STATUS OUTPUT \\
\hline WRITE CONTROL & WRCL \(\leftarrow 20\) & \(19 \rightarrow\) ST1H & fstaus output \\
\hline \multirow[t]{2}{*}{INTERRUPT ROM EXPANSION} & 1TAL \(\leftarrow 22\) & \(21 \rightarrow 1 \mathrm{OMH}\) & DATA TRANSFER \\
\hline & ROMSL -24 & \(23 \sim\) INTL & REOUEST INPUT \\
\hline READYUTPUT & RDYH \(\rightarrow 26\) & \(25 \leftarrow\) RSIL & RESET INPUT \\
\hline \multirow[t]{2}{*}{ADDRESS EATCH HOLDACKNOWL:} & ALEH -28 & \(27 \rightarrow \mathrm{RSOH}\) & RESET OUTPUT \\
\hline & HLAH \(\leftarrow 30\) & \(29 \rightarrow \mathrm{CLKH}\) & CLOCK OUTPUT \\
\hline \multirow[t]{2}{*}{HOLD INPUT RESTART INTER:
RUPT NPUT} & HLDL \(\rightarrow 32\) & \(31 \rightarrow\) MEMSL & RAM EXPANSION \\
\hline & \(\mathrm{R} 75 \mathrm{~L} \rightarrow 34\) & \(33 \leftarrow\) TRPL & IRAPNTERRUPT \\
\hline & \(\mathrm{AB1H}-36\) & \(35 \rightarrow \mathrm{ABOH}\) & (LSB) \\
\hline & AB3H \(\leftarrow 38\) & \(37 \rightarrow \mathrm{AB2H}\) & \\
\hline & AB5 \(5 \leftarrow 40\) & \(39 \rightarrow \mathrm{AB6H}\) & \\
\hline \multirow[t]{2}{*}{ADDRESS BUS} & AB7H \(\leftarrow 42\) & \(41 \rightarrow \mathrm{AB6H}\) & ADDRESS BUS \\
\hline & AB9H \(\leftarrow 44\) & \(43 \rightarrow \mathrm{AB8H}\) & Adoress bus \\
\hline & ABBH \(\leftarrow 46\) & \(45 \rightarrow\) ABAH & \\
\hline \multirow[b]{2}{*}{(MSB)} & ABDH \(\leftarrow 48\) & \(47 \rightarrow \mathrm{ABCH}\) & \\
\hline & ABFH \(\leftarrow 50\) & \(49 \rightarrow \mathrm{ABEH}\) & \\
\hline
\end{tabular}

Connector J2


MELCS 85/2 SINGLE-BOARD COMPUTER

\section*{Memory and I/O Addresses}

As memory and I/O addresses are fixed in this singleboard computer, it is necessary to designate extra addresses besides those already assigned, if any additional external memory or I/O devices are to be employed. 1/0 Address
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{4}{|c|}{ PPI \# 1} & \multicolumn{4}{c|}{ PPI \# 2 } \\
\cline { 2 - 8 } & Port & Port & Port & C.W. & Port & Port & Port & C.W. \\
A & B & C & & B & C & C. \\
\hline \begin{tabular}{l} 
Memory \\
mapped \\
address
\end{tabular} & \(6000_{16}\) & \(6001_{16}\) & \(6001_{16}\) & 600316 & 700016 & 700116 & 700216 & 700316 \\
\hline
\end{tabular}

The following addresses are inhibited from expanding externally, because there is no perfect redundancy in the decode of the PPIs: \(6000_{16} \sim_{6 F F}^{16}\)
\[
7000_{16} \sim 7 F^{2} F_{16}
\]

\section*{Memory Address Map}


ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline VCC & Supply voltage & \multirow{5}{*}{With respect to GND} & \(0 \sim 7\) & \(\checkmark\) \\
\hline \(V_{B B}\) & Supply voltage & & \(0.3 \sim-15\) & \(\checkmark\) \\
\hline VDD & Supply voltage & & \(-0.3-20\) & V \\
\hline \(V_{1}\) & Input voltage & & 5.5 & \(V\) \\
\hline Vo & Output voltage & & \(0 \sim 5.5\) & \(V\) \\
\hline Topr & Operating free-air ambient temperature range & & \(0 \sim 55\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-30-70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{RECOMMENDED OPERATING CONDITIONS}
( \(\mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}\). unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{C C}\) & Supply voltage & 4.75 & 5 & 5.25 & \(\checkmark\) \\
\hline \(V_{\text {BB }}\) & Supply voltage & -4.75 & -5 & -5.25 & \(\checkmark\) \\
\hline \(V_{\text {DD }}\) & Supply voitage & 11.6 & 12 & 12.6 & \(\checkmark\) \\
\hline \(\mathrm{ViH}_{\text {I }}\) & High-level input voltage & 2 & & & \(\checkmark\) \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & & & 0.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{Ta}_{\mathrm{a}}=0 \sim 55^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%\right.\). unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VOH & High-level output voltage. PA11H P PC27H outputs & \(\mathrm{IOH}^{\prime}=-50 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline VOH & High-level output voltage, \(\mathrm{ABOH} \sim A B 7 \mathrm{H}\) outputs & \(1 O H=-900 \mu \mathrm{~A}\) & 3.65 & & & V \\
\hline VOH & High-level output voltage, AB8H~ABFH outputs & \(\mathrm{IOH}^{\prime}=-300 \mu \mathrm{~A}\) & 2.4 & & & \(\checkmark\) \\
\hline VOH & High-level output voltage, RSOH, HLAH, CLKH and ALEL output & \(1 \mathrm{OH}=-300 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline VOH & High-level output voltage, other outputs & \(\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}\) & 2.4 & & & \(\checkmark\) \\
\hline VOL & Low-level output voltage. PA11H~PC27H outputs & \(1 \mathrm{OL}=1.8 \mathrm{~mA}\) & & & 0 & V \\
\hline VOL & Low-level output voltage, \(A B O H \sim A B 7 \mathrm{H}\) outputs & \(\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}\) & & & 0.5 & V \\
\hline Vol & Low-level output voltage, AB8H~ABFH outputs & \(1 \mathrm{OL}=1.9 \mathrm{~mA}\) & & & 0.45 & V \\
\hline VOL & Low-level output voltage, CLKH and HLAH output & \(\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}\) & & & 0.4 & V \\
\hline VoL & Low-level output voltage. ALEL output & \(\mathrm{I}_{\mathrm{OL}}=0.8 \mathrm{~mA}\) & & & 0.4 & V \\
\hline VOL & Low-level output voltage, other outputs & \(\mathrm{IOL}=1.9 \mathrm{~mA}\) & & & 0.45 & V \\
\hline ICC & \(V_{\text {CC }}\) supply current & & & & 0.9 & A \\
\hline \(f \mathrm{CKL}\) & CPU clock frequency & & 4.866 & 4.9152 & 4.965 & MHz \\
\hline
\end{tabular}

\section*{DESCRIPTION}

The PCA8506 memory and parallel I/O expansion board is designed to be used with the PCA8501 or PCA8540 singleboard computer. Memory, parallel I/O ports, and a timer are assembled on a \(145 \times 125 \mathrm{~mm}\) printed circuit board. The PCA8506 can easily be attached to the PCA8501 or PCA8540 single-board computer by using a bus-extension connector.

\section*{FEATURES}
- Expansion board consisting of memory, parallel I/O ports, and a timer
- Memory capacity: 12 K bytes
(expandable in units of 2 K bytes RAM or 2 K bytes ROM)
- Programmable ports: 48 bits ( 8 bits \(\times 6\) ports)
- Programmable timer: 16 bits \(\times 3\)
- Power supplied from the PCA8501 or PCA8540
- Compact dimensions (LxWxH): \(125 \times 145 \times 17 \mathrm{~mm}\)

\section*{FUNCTION}

The PCA8506 expansion board consists of up to 12 K bytes memory, six 8 -bit parallel I/O ports, along with 316 -bit counters for timer application. The memory can easily be expanded in units of 2 K bytes up to 12 K bytes using any combination of M5L2716K EPROMs or M58725P static RAMs. The parallel I/O ports consist of 2 (programmable peripheral interfaces) (PPIs) each composed of 38 -bit I/O ports. The timer consists of a programmable interval timer (PIT) which has 3 16-bit timer counters.

\section*{APPLICATIONS}
- Personal computer expansion module
- Control equipment module


\section*{OPERATION}

The address bus of the CPU is connected to other boards through the address bus buffer. The data bus is connected to the data input/output pins of memory, I/O, and a timer through the bidirectional data bus buffer. The data bus buffer is in an active state only when an IC device on the board is selected. The buffer is ready for output to external units only when the read signal RDCL from the CPU goes low.

Six 24-pin sockets are provided for memory, which are designed for M5L2716K EPROMs. Since the M5L2716K is compatible with the M58725P except for \(\mathrm{V}_{\mathrm{PP}} / \mathrm{WR}\) (pin 21), if pin 21 is switched on the connector corresponding to a socket, a M58725P static RAM can be used in place of a M5L2716K EPROM in that socket. It is therefore possible to mix ROMs and RAMs in any order desired by the user.

Since addresses have been allocated on the memory map for the 2 paraliel I/O ports and a timer the contents can be read and written in the same way memory is accessed.

All ports of PPIs are initiated to the input mode after the power is turned on, and remain in this mode until a control word is written. As soon as the counter is set by the control word, following the operation mode, the timer will begin to count.

\section*{DIMENSIONS}
(LxW×H) \(125 \times 145 \times 17 \mathrm{~mm}\)

\section*{MEMORY AND I/O ADDRESSING}

Both memory and I/O addresses can select two areas. When this board is added, different address areas from those of the main board should be selected.

\section*{MEMORY MAP}



\section*{SPECIFICATIONS}

\section*{Memory Address and Memory Capacity \\ Memory Address (Note 1) \\ \# \(1: 1000_{16} \sim 17\) FF \(_{16}\) \\ \# \(2: 1800_{16}\) ~1FFF \({ }_{16}\) \\ \# \(3: 2000_{16} \sim 27\) FF \(_{16}\) \\ \# \(4: 2800_{16} \sim 2\) FFF \(_{16}\) \\ \# \(5: 3000_{16}-37\) FF \(_{16}\) \\ \# \(6: 3800_{16} \sim 3\) FFF \(_{16}\) \\ Memory Capacity \\ \#1: 2K bytes (only the socket is supplied) \\ \#2: 2 K bytes (only the socket is supplied) \\ \#3: 2 K bytes (only the socket is supplied) \\ \#4: 2 K bytes (only the socket is supplied) \\ \#5: 2 K bytes (only the socket is supplied) \\ \#6: 2 K bytes (only the socket is supplied)}

Either the M5L2716K EPROM or M58725P RAM can be used in the sockets.

\section*{I/O and Timer Addresses and I/O Capacity}

1/O and timer addresses (Note 1)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Name} & Signal designation & Address \\
\hline \multirow{4}{*}{Port \#1} & PA & PA10H-PA17H & \(5000{ }_{16}\) \\
\hline & PB & PB 10 H - PB17 \({ }^{\text {H }}\) & \(5001{ }_{16}\) \\
\hline & PC & PC10C ~ PC 17 H & 500216 \\
\hline & CW & Control Word & 500316 \\
\hline \multirow{4}{*}{Port \#2} & PA & PA20H P PA27H & . \(5100{ }_{16}\) \\
\hline & PB & PB20H~PB27H & 510116 \\
\hline & PC & \(\mathrm{PC} 20 \mathrm{H} \sim \mathrm{PC} 27 \mathrm{H}\) & 510216 \\
\hline & cW & Control Word & 510316 \\
\hline \multirow{4}{*}{Timer} & COUNTER 0 & Interval timer 0 & 520016 \\
\hline & COUNTER 1 & Interval timer 1 & \(5201{ }_{16}\) \\
\hline & COUNTER 2 & Interval timer 2 & 520216 \\
\hline & cW & Control Word & 520316 \\
\hline
\end{tabular}

Note 1: The address area can be altered by using an inline con-
nector as follows:
Memory \(9000_{16} \sim\) BFFF \(_{16}\)
I/O and timer CXXX \({ }_{16}\)
1/O Capacity
Port \#1 : 8 bits \(\times 3\) ports \(=24\) bits
Port \#2 : 8 bits \(\times 3\) ports \(=24\) bits

\section*{Interface}

Bus : All signals are TTL compatible (fanout LS TTL 1 gate).
I/O and Timer : All signals are TTL compatible.

\section*{Connectors}
1. P1 (for bus) : Straight dıp-type, 50 pins.
2. J1 (for bus) : Straight pin header, T-type, 50 pins.
3. J2 (for I/O): Angle pin header, L-type, 60 pins.

\section*{Power}

5V, 1A maximum (when six M5L2716Ks are loaded).
PIN CONFIGURATION
Connectors P1 and J1
\begin{tabular}{|c|}
\hline \begin{tabular}{l}
 \\
NC: NO CONNECTION
\end{tabular} \\
\hline
\end{tabular}

Connector J2


MELCS 85/2 MEMORY AND PARALLEL I/O EXPANSION BOARD

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline V cc & Supply voltage & \multirow{3}{*}{With respect to GND} & 0~6.5 & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & 5.5 & \(\checkmark\) \\
\hline \(V_{0}\) & Output voltage & & 5.5 & \(\checkmark\) \\
\hline Topr & Operating free-air ambient temperature range & & 0~55 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-30 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(T \mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline VCC & Supply voltage & 4.75 & 5 & 5.25 & \(\checkmark\) \\
\hline \(\mathrm{V}_{1 \mathrm{H}}\) & High-level input voltage & 2 & & & \(\checkmark\) \\
\hline VIL & Low-level input voltage & & & 0.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline V OH & High-level output voltage PA1 \(1 \mathrm{H} \sim \mathrm{PC} 27 \mathrm{H}\) output & \(\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}\) & 2.4 & & , & V \\
\hline VOH & High-level output voltage, IT00~1T02 output & \(\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline VOL & Low-level output voltage, PA11H~PC27H output & \(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\) & & & 0.4 & V \\
\hline VOL & Low-level output voltage, 1700~1T02 output & \(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\) & & & 0.4 & V \\
\hline
\end{tabular}

\section*{DESCRIPTION}

The PCA8507 memory and serial I/O expansion board is designed to be used with the PCA8501 or PCA8540 singleboard computer. Memory, a serial I/O port and a timer are assembled on a \(145 \times 125 \mathrm{~mm}\) printed circuit board. The PCA8507 can easily be attached to the PCA8501 or PCA8540 single-board computer by using a bus-extension connector.

\section*{FEATURES}
- Expansion board consists of memory, a serial I/O and a timer
- Memory capacity: 12K bytes
(expandable in units of 2 K bytes RAM or 2 K bytes ROM)
- Serial I/O port and TTL, RS-232-C interface
- Programmable timer, 16 bits \(\times 3\)
- Power supply from the PCA8501 or PCA8540
- Compact, dimensions (LxWxH): \(125 \times 145 \times 17 \mathrm{~mm}\)

\section*{APPLICATIONS}
- Personal computer expansion module
- Control equipment module
- Data terminal module

\section*{FUNCTION}

The PCA8507 expansion board consists of up to 12 K bytes of memory, serial I/O port, interface for TTL level and RS-232-C output, along with 316 -bit counters for timer application.

The memory can easily be expanded in units of 2 K bytes up to 12 K bytes using any combination of M5L2716K EPROMs and M5825P static RAMs. The serial I/O port consists of a universal synchronous asynchronous receiver transmitter (USART) for changing parallel/serial and formatting the string in the specified format. Interfaces are provided between the USART and the TTL level or RS-232-C output. The interface is selected by a jumper connection. The timer consists of a programmable interval timer (PIT) which has 316 -bit timer counters. One of the timers is used by the USART for controlling the baud rate of serial data transfer.


\section*{OPERATION}

The address bus of the CPU is connected to other boards through the address bus buffer. The data bus is connected to the data input/output pins of memory, I/O, and a timer through the bidirectional data bus buffer. The data bus buffer is in an active state only when an IC device on the board is selected. The buffer is ready for output to external units only when the read signal RDCL from the CPU goes low.

Six 24 -pin sockets are provided for memory, which are designed for M5L2716K EPROMs. Since the M5L2716K is compatible with the M58725P except for \(\mathrm{V}_{\mathrm{Pp}} / \mathrm{WR}\) (pin 21), if pin 21 is switched on the connector corresponding to a socket, an M58725P static RAM can be used in place of an M5L2716K EPROM in that socket. It is therefore possible to mix ROMs and RAMs in any order desired by the user.

Since addresses have been allocated on the memory map for the USART as a serial I/O port and a timer the contents can be read and written in the same way memory is accessed. TTL and standard RS-232-C interfaces are built on the board to interface between the serial I/O port and peripheral devices. Selection of one or the other interface is done by a jumper in the jumper socket. The timer con-
sists of \(3 \mathbf{1 6}\)-bit counters. One of the counters is used as a clock by the USART in setting the baud rate.

\section*{MEMORY MAP}



\section*{SPECIFICATIONS}

Memory Address and Memory Capacity Memory Address (Note 1 ).
\[
\# 1: 1000_{16} \sim 17 \text { FF }_{16}
\]
\# \(2: 1800_{16} \sim\) 1F.FF \(_{16}\)
\# 3: 2000 \({ }_{16}\) ~27FF \({ }_{16}\)
\# \(4: 2800_{16} \sim 2\) FFF \(_{16}\)
\# \(5: 3000_{16} \sim 37\) FF \(_{16}\)
\# \(6: 3800_{16} \sim 3\) FFF \(_{16}\)
Memory Capacity
\#1: 2 K bytes (only the socket is supplied)
\#2: 2 K bytes (only the socket is supplied)
\#3: 2 K bytes (only the socket is supplied)
\#4: 2K bytes (only the socket is supplied)
\#5: 2 K bytes (only the socket is supplied)
\#6: 2K bytes (only the socket is supplied)
Either the M5L2716K EPROM or M58725P RAM can be used in țe sockets.

I/O and Timer Addresses and I/O Capacity
1/O and timer addresses (Note 1)


Note 1 The address area can be altered by using an inline con-
nector as follows:
Memory DOOO \(_{16} \sim\) FFFFF \(_{16}\)
I/O and Timer \(\mathrm{CX} \times \mathrm{X}_{16}\)

\section*{INTERFACE}

Bus : All signals are TTL compatible (fanout LS TTL 1 gate).
Timer : All signals are TTL compatible (fanout TTL 1 gate).
Serial I/O : TTL level or RS-232-C standard interface.

\section*{CONNECTORS}
1. P1 (for bus): Straight dip-type, 50 pins
2. J1 (for bus): Straight pin header, T-type, 50 pins
3. J2 (for I/O): Angle pin header, L-type, 50 pins

\section*{POWER}
\(5 \mathrm{~V}, 1 \mathrm{~A}\) maximum (when six M5L2716Ks are loaded) \(\pm 12 \mathrm{~V}\) (when used as an RS-232-C interface)

PIN CONFIGURATIONS
Connectors P1 and J1


In the above diagram when a name is not shown for a pin, then that pin is not used, only connected to the same pin number of P 1 and J 1 .

\section*{Connector J2}


MELCS 85/2 MEMORY AND SERIAL I/O EXPANSION BOARD

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {Cc }}\) & Supply voltage & \multirow{5}{*}{With respect to GND} & 0-6.5 & \(\checkmark\) \\
\hline \(V\) DD & Supply voltage (plus supply for RS-232-C) & & 15 & \(\checkmark\) \\
\hline \(\mathrm{V}_{\mathrm{BB}}\) & Supply voltage (minus supply for RS-232-C) & & \(-15\) & \(\checkmark\) \\
\hline \(V_{1}\) & Input voltage & & 5.5 & \(\checkmark\) \\
\hline \(V_{0}\) & Output voltage & & 5.5 & V \\
\hline Topr & Operating free-air ambient temperature range & & 0-55 & \(\checkmark\) \\
\hline Tstg & Storage temperature range & & \(-30 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(\mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(\mathrm{V}_{\mathrm{CO}}\) & Supply voltage & 4.75 & 5 & 5.25 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level input voltage & 3 & & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & 0 & & 0.65 & V \\
\hline \(V_{\text {DD }}\) & Supply voltage (plus supply for RS-232-C) & 10.8 & 12 & 13.2 & V \\
\hline \(V_{B B}\) & Supply voltage (minus supply for RS-232-C) & -13.2 & -12 & -10.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{Ta}=0 \sim 55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CO}}=5 \mathrm{~V} \pm 5 \%\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Parameter}} & \multirow[b]{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Typ & Max & \\
\hline \multirow[t]{5}{*}{V OH} & High-level output voltage & DBOB~DB7B & \(\mathrm{IOH}=-3 \mathrm{~mA}\) & 2.4 & & & V \\
\hline & High-level output voltage & AB0B, AB1B & \(\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}\) & 2.4 & & & V \\
\hline & High-level output voltage & ITO1, ITO2 & \(\mathrm{IOH}^{\prime}=-150 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline & High-level output voltage & CS2L - CS6L & \(\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) & 2.7 & & & V \\
\hline & High-level output voltage & TxDRH, DTRRH, RTSRH & \[
\begin{aligned}
& V_{C C+}=10.8 \mathrm{~V}, V_{C C-}=-13.2 \mathrm{~V} \\
& V_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=3 \sim 7 \mathrm{k} \Omega
\end{aligned}
\] & 5 & & & V \\
\hline \multirow[t]{5}{*}{VoL} & Low-level output voltage & DB0B ~ DB7B & \(\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}\) & & & 0.4 & V \\
\hline & Low-level output voltage & AB0B, AB1B & \(\mathrm{IOL}=12 \mathrm{~mA}\) & & & 0.4 & V \\
\hline & Low-level output voltage & ITO1, ITO2 & \(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\) & & & 0.45 & V \\
\hline & Low-level output voltage & CS2L~CS6L & \(\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}\) & & & 0.4 & V \\
\hline & Low-level output voltage & TxDRH, DTRRH, RTSRH & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}+}=10.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}-}=-10.8 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{H}}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=3 \sim 7 \mathrm{k} \Omega
\end{aligned}
\] & & & -5 & V \\
\hline
\end{tabular}

\section*{DESCRIPTION}

The PCA8520 is a voice generating single-board computer. It consists of an 8-bit M5L8085AP microprocessor, memory, I/O interface, voice reproducing IC, and is fabricated on a single \(125 \times 145 \mathrm{~mm}\) printed circuit board. Voice data is first recorded in EPROMs and is changed into voice data through delta modulation system.

\section*{FEATURES}
\begin{tabular}{|c|c|}
\hline Type & Contents \\
\hline PCA 8520G01 & Single-board computer only \\
\hline PCA 8520G 02 & \begin{tabular}{l}
PCA8520G01 single-board computer . \(\qquad\) \\
M5L2716K (007) EPROM for control
\end{tabular} \\
\hline
\end{tabular}
- A single-board computer complete with CPU, memory, I/O interface and voice reproducing IC.
- Storage capacity of the EPROM:
using M5L2716K: 16K bytes (max)
using M5L2732K: 32K bytes (max)
- Storage capacity of the RAM: 256 bytes
- I/O interface: 24 bits (8 bits \(\times 3\) )
- Voice recording time:
using M5L2716K: 9 seconds (max) using M5L2732K: 18 seconds (max)
- Voice maximum output power (at \(\mathrm{V}_{\mathrm{CC} 2}=9 \mathrm{~V}\) ): 1W (typ)
- Compact dimensions (LWH) \(125 \times 145 \times 20 \mathrm{~mm}\)

\section*{APPLICATIONS}
- An alarm device to be used in factories, offices, etc.
- A recorded sales message device
- An audio output information device
- A device to give voice operation instructions
- Numerical value response for measurement instruments and calculators

\section*{FUNCTION}

The PCA8520 is a single-board computer with a voice generating function, and is designed around Mitsubishi's M5L8085AP CPU, its LSI family, and voice reproducing IC. It comes with 16 K bytes (M5L2716K \(\times 8\) ) or 32 K bytes (M5L2732K x 8) of read-only memory and 256 bytes (M5L2112AP) of random-access memory. The


PCA8520 has 1 M5L8255AP programmable peripheral interface (PPI) which offers 24 bits ( 8 bits \(\times 3\) ) of programmable I/O port.

Voice reproducing is performed through an IC for delta demodulation, a low-pass filter, and a power amplifier. Voice data in the ROM can be sent to the voice reproducing circuit by program control, and then output with 1 W of power.

A nine-second message can be output when using 8 M5L2716KS. An eighteen-second message is possible when using 8 M5L2732Ks. Voice data can be output at both syllable- and word-levels, and can be edited under program control.

\section*{OPERATION}

The M5L8085AP CPU executes programs stored in the ROM synchronizing with a quartz ocillator clock. The frequency of this clock is divided by 256 and is supplied to the SID terminal of the CPU and the input of the IC for delta demodulation. The voice can be generated using voice data. This voice data, which is, stored in the ROM, is converted parallel to serial and is sent to the SOD terminal in sequence from the most-significant bit.

The M5L2112AP RAM can be used as a data stack, etc. The M5L8255AP PPI can be used for external data inputs or outputs.

BLOCK DIAGRAM NOTATION
\begin{tabular}{|c|c|}
\hline Name & Function \\
\hline Reset circuit & A system reset signal is generated when power is turned on. \\
\hline Osciliator circuit & The clock is supplied to the CPU and the frequency divider circuit. \\
\hline Frequency divider circuit & The frequency of the oscillator clock is devided by 256 and is supplied to the voice reproducing circuit. \\
\hline CPU & Executes the program \\
\hline Address latch & As the data and low-order address signals are sent from \(A D_{0} \sim A D_{7}\) terminals of the CPU using timesharing technique, only the address signal is latched into the address latch circuit by the ALE timing signal. \\
\hline Jumper socket & M5L2716Ks or M5L2732Ks can be selected by simply changing the jumper wire in the jumper socket. \\
\hline Address decoder & Generates the selection signal of a ROM, RAM, and PPI decoding the high-order bits of the address signal, \\
\hline ROM & Memory to store program and voice data \\
\hline RAM & Memory to store data stack, temporaly data, etc. \\
\hline PPI & Is used for external data inpưts and outputs \\
\hline Voice reproducing circuit & Reproduces voice waveform fram the digital signal which is sent from the SOD terminal of the CPU: \\
\hline Low-pass filter & This filter only passes low-frequency voice signals. \\
\hline Amplifier & Voice signal passed through the low-pass filter is amplified to 1 W . \\
\hline
\end{tabular}


MELCS 85/3 VOICE GENERATING SINGLE-BOARD COMPUTER

\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{Item} & Contents \\
\hline \multicolumn{2}{|l|}{Method} & CVSD Method \\
\hline \multicolumn{2}{|l|}{CPU device} & Mitsubishi M5L8085AP \\
\hline \multicolumn{2}{|l|}{Cycle time} & Basic instruction time \(2.2 \mu \mathrm{~s}\) (at 3.6 MHz crystal oscillator frequency) \\
\hline \multirow{3}{*}{Memory} & \multirow{2}{*}{R O M} & 16 K bytes (max) using M5L2716Ks address \(0000_{16} \sim 3 F F F_{16}\) \\
\hline & & 32K bytes (max) using M5L2732Ks address \(0000_{16} \sim 7\) FFF 16 \\
\hline & R A M & 256 bytes address \(\mathrm{COOO}_{16} \sim \mathrm{COFF}_{16}\) \\
\hline 1/O inter &  & \begin{tabular}{l}
Programmable I/O ports: \\
8 bits \(\times 3\) ports \\
(PPI M5L8255AP) \\
address \(8000_{16} \sim 8003_{16}\)
\end{tabular} \\
\hline Voice rec & g time & \begin{tabular}{l}
9 seconds using M5L2716Ks (max) \\
18, seconds using M5L2732Ks (max)
\end{tabular} \\
\hline Voice max output po & m & \(1 \mathrm{~W}(\mathrm{VCC2}=5 \mathrm{~V}, \mathrm{THD}=10 \% \quad \mathrm{f}=1 \mathrm{kHz})\) \\
\hline Interrupt & & 1 incerrupt, 1 level \\
\hline Auxillary & & MELCS 85/1 microcomputer console voice data unit. \\
\hline Power su & & 5 V (Two power sources: \(\mathrm{V}_{C C 1}, \mathrm{~V}_{C C 2}\) ), \(5 \mathrm{5V}\) \\
\hline Connectors & & \begin{tabular}{ll} 
Angle pin, header type & 50 pins (for the I/O ports) \\
Angle pin, header type & 6 pins (for voice output) \\
Angle pin, header type & 4 pins (for power)
\end{tabular} \\
\hline Physical & sions & \((\mathrm{L} \times W \times \mathrm{H}): 125 \times 145 \times 20 \mathrm{~mm}\) \\
\hline
\end{tabular}

\section*{CONNECTORS}

I/O Ports: (Connector J1)
angle pin header L-type 50 pins
Power: (Connector J2)
angle pin header L-type 4 pins
Voice Output: (Connector J3)
angle pin header L-type 6 pins

\section*{PIN CONFIGURATIONS}

Connector J1
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{\multirow[t]{7}{*}{}} \\
\hline & & & & \\
\hline & & & & \\
\hline & & & & \\
\hline & & & & \\
\hline & & & & \\
\hline & & & & \\
\hline
\end{tabular}

Connector J2


Connector J3


12

\section*{I/O ADDRESS}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{3}{*}{} & \multicolumn{4}{|c|}{ PPI } \\
\cline { 2 - 5 } & Port A & Port B & Port C & C, W \\
\hline 1/O Address & \(80_{16}\) & 8116 & 8216 & \(83_{16}\) \\
\hline
\end{tabular}

\section*{MEMORY ADDRESS MAP}


Note 2: ROM2 is additional storage area when 8 M 5 L 2732 Ks are used.
3: ROM is fully decoded, but RAM and PPI are not.

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline Vccı & Supply voltage & \multirow{5}{*}{With respec to GND} & 0~7 & \(\checkmark\) \\
\hline Vcc2 & Supply voltage & & 0~15 & \(\checkmark\) \\
\hline \(V_{B B}\) & Supply voltage & & \(-15 \sim 0\) & V \\
\hline \(V_{1}\) & Input voltage & & 5.5 & V \\
\hline Vo & Output voltage & & \(0 \sim 5.5\) & \(\checkmark\) \\
\hline Topr & Operational free-air ambient temperature range & & \(0 \sim 55\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-30 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(T a=0-55^{\circ} \mathrm{C}\right.\), unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline VCC 1 & Supply voltage & 4.75 & 5 & 5.25 & V \\
\hline VCC2 & Supply voltage & 4 & 5 & 12 & \(\checkmark\) \\
\hline \(V_{\text {BB }}\) & Supply voltage & \(-18\) & \(-5\) & -4 & \(V\) \\
\hline \(\mathrm{V}_{1 \mathrm{H}}\) & High-level input voltage & 2 & & & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & & & 0.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(T \mathrm{a}=0 \sim 55^{\circ} \mathrm{C}\), unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VOH & High-level output voltage, RESOH, CLKH & \(\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline Vol & Low-level output voltage, RESOH, CLKH & \(1 \mathrm{LL}=2 \mathrm{~mA}\) & & & 0.45 & V \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-level output voltage, PAOH~PC7H & \(\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline VoL & Low-level output voitage, PAOH~PC7H & \(\mathrm{IOL}=1.7 \mathrm{~mA}\) & & & 0.45 & V \\
\hline \(\mathrm{V}_{\mathrm{H}}\) & High-level input voltage, RESIL & & 2.4 & & \[
\begin{aligned}
& V_{C C} \\
& +0.5
\end{aligned}
\] & V \\
\hline VIL & Low-level input voltage, RESIL & & -0.3 & & 0.8 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage, READY, RST75H & & 2.2 & & \[
\begin{aligned}
& V_{C C} \\
& +0.5
\end{aligned}
\] & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Low-level input voltage, READY, REST75H & & \(-0.3\) & & 0.8 & v \\
\hline Po & Voice maximum output power & \[
\begin{aligned}
& \mathrm{THD}=10 \%, f=1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{CC} 2}=9 \mathrm{~V} \\
& \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{Ta}=25^{\circ} \mathrm{C}
\end{aligned}
\] & 0.7 & 1 & & W \\
\hline 1001 & Supply current from \(\mathrm{V}_{\mathrm{CC} 1}\) & When 8 M5L2716K EPROMs are used. & & 450 & 900 & mA \\
\hline 1062 & Supply current from \(\mathrm{V}_{\mathrm{CC} 2}\) & & & & 400 & mA \\
\hline \(\mathrm{I}_{\mathrm{BB}}\) & Supply current from \(V_{B B}\) & & & & 100 & mA \\
\hline
\end{tabular}

\section*{MITSUBISHI MICROCOMPUTERS PCA8540GO 1, G02}

\section*{DESCRIPTION}

The PCA8540 is a single-board computer of the MELPS 85 LSI family. The TV interface is fabricated on a single 125 \(\times 145 \mathrm{~mm}\) printed circuit board. It provides for screen displaying with a resolution of \(256 \times 192\) elements maximum in 2 colors, up to 8 colors in semigraphic 4, or up to 64 ASCII coded characters. A simple connection to the antenna terminal allows it to be used with a home color TV receiver. The PCA8540 also produces composite video signals that can be connected directly to the video monitor.

\section*{FEATURES}
\begin{tabular}{|c|l|}
\hline Type & \multicolumn{1}{c|}{ Function } \\
\hline PCA8540G01 & \begin{tabular}{l} 
For home-use TV \\
with output of NTSC system signals for Japan \\
Channel 1 or 2 \\
Contains no EPROMs \\
Contains only one M58725P for screen memory
\end{tabular} \\
\hline PCA8540G02 & \begin{tabular}{l} 
For video monitor TV \\
with monochrome video monitor signals \\
Contains no EPROMs \\
Contains only one M58725P for screen memory
\end{tabular} \\
\hline
\end{tabular}
- A single-board computer complete with CPU, memory, I/O and TV interface
- Enables up to \(\mathbf{2 5 6}(\mathrm{H}) \times \mathbf{1 9 2}(\mathrm{V})\) elements graphic display on a home color TV receiver (or monochrome video monitor)
- Up to 64 characters can be displayed
- The 64 ASCII characters are stored on an internal character generator ROM and can be displayed together with semigraphics 4 mode
- Provide 9 colors on screen: green, yellow, blue, red, light gray, cyan, magenta, orange and black
- ROM 4K bytes (max) + RAM 256 bytes or ROM 2K bytes + RAM 2.25K bytes
- Programmable I/O port with timer: 22 bits
- Compact: dimensions (LxW×H): \(125 \times 145 \times 20 \mathrm{~mm}\)
- Expandable memory and I/O (using memory I/O expansion board PCA8506 or PCA8507)

\section*{APPLICATIONS}
- TV games
- Personal computer
- Data terminal with graphic capability
- Display terminal for microcomputer systems
- Commercial advertising display
- Slave computer for a MELCS 85/2 system

\section*{FUNCTION}

The PCA8540 is a single-board computer, with color TV display capabilities designed to be compatible with the Mitsubishi M5L8085AP CPU and its LSI family as well as the VDG (video display generator) LSI M5C6847P-1. The PCA8540 comes with 4 K bytes of ROM +256 bytes


\section*{MITSUBISHI MICROCOMPUTERS PCA8540G01, G02}

\section*{MELCS 85/2 COLOR TV DISPLAY SINGLE-BOARD COMPUTER}
of RAM or 2 K bytes of ROM \(+2,304\) bytes of RAM along with 3 I/O ports ( 22 bits). ROM, RAM and I/O are provided by the M5L2716K \(\times 2+\) M5L8155A or M5L2716K + M58725P + M5L8155A.

The TV interface of the G01 system consists of a VDG LSI M5C6847P-1 (TV interface), an M51342P RF modulator IC and 3 M58725P 16K static RAMs which are used for screen display memory. The G02 system has a video amp circuit instead of an M51342P.

As the various display modes can be programmed using an M5C6847P-1, the following can be displayed.
- Character display, pattern stored on internal ROM
- Reverse character display (one character)
- Semigraphies 4 (up to 8 colors)
- Semigraphics 6:(up to 4 colors)
- \(64 \times 644\) colors - \(128 \times 64.2\) colors
- \(128 \times 64.4\) colors - \(128 \times 962\) colors
- \(128 \times 964\) colors - \(128 \times 1922\) colors
- \(128 \times 1924\) colors - \(256 \times 1922\) colors

The PCA8506 and PCA8507 are used, for memory I/O expansion boards, to expand to a maximum of 16 K bytes of ROM or RAM, an RS-232-C serial interface can be used.

\section*{OPERATIONS}

The program for the M5L8085AP CPU is normally stored on 2 M5L2716K EPROMs ( \(2 \times 2 \mathrm{~K}\) bytes) and an M5L8155P RAM ( 256 bytes) but 1 M5L2716K EPROM can be replaced by an M58725P RAM (2K bytes). Data transmission to and from external sources is done through the ports of the M5L8155P.

There is a data buffer between the M5C6847P-1 and the CPU on the address and data bus. This allows the M5C-6847P-1 to operate independently of the CPU when reading information from the M58725P RAM for screen data. It adds synchronous signal before it is output serially to the M51342P TV game modulator. The signal includes the intensity and color signals which are modulated by the M51342P into NTSC system TV signals for channel 1 or 2. The M5C6847P-1's composite video signal can be used for input to the monochrome video monitor.

When the CPU accesses the RAM, addresses \(6000_{16}\) ~ 77FF \({ }_{16}\) for screen data, \(\overline{\text { MS }}\) of the M5C6847P-1 will be at low-level and the address output will be in high-impedance state. During this period the CPU can change the contents of the RAM for screen data. The CPU can also change the display mode of the M5C6847P-1 through the data bus by accessing mode set address \(4800_{16}\).


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|}
\hline Item & Description \\
\hline Method & 8-bit parallel operation \\
\hline CPU Component & Mitsubishi's M5L8085AP (equivalent to the intel 8085A) \\
\hline Cycle time & Basic instruction time \(2.23 \mu\) (at clock frequency 1.79 MHz ) \\
\hline Memory & ```
EPROM
    4 K bytes (M5L2716K \(\times 2\) )
    Address \(0000_{16} \sim 0\) FFF \(_{16}\)
    or 2 K bytes (M5L27i6K \(\times 1\) ) (Note 1)
    Address \(0000_{16} \sim 07 \mathrm{FF}_{16}\)
RAM
    256 bytes (M5L8155P)
    Address \(4000_{16} \sim 40\) FF \({ }_{16}\)
    or 2304 bytes (M5L8155P + M58725P)
    Address \(08000_{16} \sim 0 F F F_{16} \quad\) (Note 1)
                \(4000_{16} \sim 40 \mathrm{FF}_{16}\)
Screen Memory (Note 2)
    6 K bytes (M5872P \(\times 3\) )
    Address \(6000_{16} \sim 77 \mathrm{FF}_{16}\)
``` \\
\hline 1/O & \begin{tabular}{l}
Programmable port \\
22 bits (M5L8155P) \\
Address \(4100_{16} \sim 4105_{16}\) \\
Serial input/output \\
Opens SID, SOD of CPU
\end{tabular} \\
\hline Video output & \begin{tabular}{l}
G01: NTSC system, Japan, channel 1 or 2 \\
G02: Monochrome composite video monitor signal
\end{tabular} \\
\hline Display method & Priority CPU \\
\hline Interrupt & 5-level (INTR, RST55, RST65, RST75, TRAP) \\
\hline Support device & PCA0803 (program checker) can be used PC8500 (portable microcomputer console) can be used. \\
\hline Power supply & \[
\begin{aligned}
& \text { G01: } 5 V \pm 5 \%,-5 V \pm 5 \% \\
& \text { G02: } 5 V \pm 5 \%
\end{aligned}
\] \\
\hline Applicable connector & Straight pin header 50 pins (for bus extension) Angle pin header 50 pins (for I/O port) \\
\hline Physical dimensions & \((\mathrm{L} \times \mathrm{W} \times \mathrm{H}): 125 \times 145 \times 20 \mathrm{~mm}\) \\
\hline
\end{tabular}

Note 1. By switch of ROM/RAM connector.
20.5 K bytes are used for screen data and 5.5 K bytes can be used for data

PIN CONFIGURATIONS
Connector J1


\section*{Connector J2}


Connector J3


\section*{MELCS 85/2 COLOR TV DISPLAY SINGLE-BOARD COMPUTER}

INTERRELATION BETWEEN EACH MODE AND THE SCREEN
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \overline{\mathrm{A}} / \mathrm{S} \\
& \left(\mathrm{D}_{7}\right)
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\left|\begin{array}{l}
\mathrm{NV} \\
\left(\mathrm{D}_{6}\right)
\end{array}\right|
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \bar{A} / G \\
& \left(D_{5}\right)
\end{aligned}
\]} & \multirow[t]{2}{*}{\begin{tabular}{l}
T/E \\
\(\left(D_{4}\right)\)
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { css } \\
& \left(D_{3}\right)
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{GM} 2 \\
& \left(\mathrm{D}_{2}\right)
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { GM } 1 \\
& \left(D_{1}\right)
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { GM } 0 \\
& \left(\mathrm{D}_{0}\right)
\end{aligned}
\]} & \multicolumn{3}{|r|}{Color (Note 5)} & \multirow[b]{2}{*}{Display} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{Data}} & & Memory \\
\hline & & & & & & & & Character & Back. ground & Border & & & & & Mode & (Bytes) \\
\hline \multirow[t]{2}{*}{0} & 0 & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{X} & \multirow[t]{2}{*}{X} & \multirow[t]{2}{*}{X} & Greer & Black & \multirow[t]{2}{*}{Black} & \multirow{4}{*}{\[
\begin{aligned}
& 5 \times 7 \text { Dot } \\
& \text { matrix } \\
& 1 \text { char. }
\end{aligned}
\]} & \multicolumn{3}{|l|}{\(\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}\)} & \multirow{4}{*}{\begin{tabular}{l}
Alpha numeric \\
32 characters \(\times 16\) lines
\end{tabular}} & \multirow{4}{*}{0.5 K} \\
\hline & 1 & & & & & & & Black & Green & & & न产 & & TT1 & & \\
\hline \multirow[b]{2}{*}{0} & 0 & \multirow[t]{2}{*}{0} & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{X} & \multirow[b]{2}{*}{X} & \multirow[b]{2}{*}{X} & Orange & Black & \multirow[t]{2}{*}{Black} & & - & & \(\xrightarrow{\square}\) & & \\
\hline & 1 & & & & & & & Black & Orange & & & & & & & \\
\hline 1 & X & 0 & 0 & X & X & X & X & \multicolumn{2}{|r|}{8 Color (1)} & Black & | \begin{tabular}{|l|l|}
\hline \(\mathrm{D}_{3} \mathrm{D}_{2}\) \\
\hline \(\mathrm{D}_{1} \mathrm{D}_{0}\) \\
\hline
\end{tabular} & \[
\left[\right.
\] & & \[
\square
\] & \begin{tabular}{l}
Semigraphic 4 \\
\(64 \times 32\) picture elements
\end{tabular} & 0.5K \\
\hline X & X & 0 & 1 & 0 & X & X & X & \multicolumn{2}{|r|}{4 Color (2)} & \multirow{2}{*}{Black} & \begin{tabular}{|l|l|}
\hline \(\mathrm{D}_{5}\) & \(\mathrm{D}_{4}\) \\
\hline \(\mathrm{D}_{3}\) \\
\hline
\end{tabular} & & & & & \\
\hline x & x & 0 & 1 & 1 & x & X & x & \multicolumn{2}{|r|}{4 Color (3)} & & \(\mathrm{D}_{1} \mathrm{D}_{0}\) & Color & & minance & & \\
\hline \(x\) & \(x\) & 1 & x & 0 & 0 & 0 & 0 & \multicolumn{2}{|r|}{4 Color (4)} & Green & & & & & \(64 \times 64\) & \\
\hline X & X & 1 & X & 1 & 0 & 0 & 0 & \multicolumn{2}{|r|}{4 Color (5)} & Dark gray & & \[
\begin{gathered}
\underbrace{\mathrm{Color}}_{\mathrm{E}_{3}}
\end{gathered}
\] & & \[
E_{E_{1}} \underbrace{}_{E_{0}}
\] & & \\
\hline X & X & 1 & x & 0 & 0 & 0 & 1 & \multicolumn{2}{|r|}{2 Color (6)} & Green & & & & & \(128 \times 64\) & \\
\hline \(\times\) & X & 1 & X & 1 & 0 & 0 & 1 & \multicolumn{2}{|r|}{2 Color (7)} & Dark gray & \multicolumn{4}{|c|}{Luminance} & & \\
\hline X & X & 1 & x & 0 & 0 & 1 & 0 & \multicolumn{2}{|r|}{4 Color (4)} & Green & & & & & \(128 \times 64\) & \\
\hline x & x & 1 & x & 1 & 0 & 1 & 0 & \multicolumn{2}{|r|}{4 Color (5)} & Dark gray & & \[
\begin{aligned}
& \mathrm{E}_{3} \\
& \text { Color }
\end{aligned}
\] & & \[
E_{1} E_{0}
\] & & \\
\hline X & x & 1 & x & 0 & 0 & 1 & 1 & \multicolumn{2}{|r|}{2 Color (6)} & Green & & & & & \(128 \times 96\) & \\
\hline X & X & 1 & X & 1 & 0 & 1 & 1 & \multicolumn{2}{|r|}{2 Color (7)} & Dark gray & \multicolumn{4}{|c|}{Luminance} & & \\
\hline x & x & 1 & x & 0 & 1 & 0 & 0 & \multicolumn{2}{|r|}{4 Color (4)} & Green & & & & & \(128 \times 96\) & \\
\hline X & X & 1 & X & 1 & 1 & 0 & 0 & \multicolumn{2}{|r|}{4 Color (5)} & Dark gray & & \[
\underbrace{8}_{\mathrm{Color}_{3}^{\mathrm{E}}}
\] & & \[
E_{E_{1}}
\] & & \\
\hline x & x & 1 & x & 0 & 1 & 0 & 1 & \multicolumn{2}{|r|}{2 Color (6)} & Green & \multirow{2}{*}{\(\mathrm{D}_{7} \sim D_{0}\)} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Luminance}} & \multirow{2}{*}{\[
\begin{gathered}
128 \times 192 \\
\text { Graphic }
\end{gathered}
\]} & \multirow{2}{*}{3K} \\
\hline X & X & 1 & X & 1 & 1 & 0 & 1 & \multicolumn{2}{|r|}{2 Color (7)} & Dark gray & & & & & & \\
\hline X & X & 1 & x & 0 & 1 & 1 & 0 & \multicolumn{2}{|r|}{4 Color (4)} & Green & \multirow{2}{*}{\(E_{3}-E_{0}\)} & & & & \(128 \times 192\) & \\
\hline X & X & 1 & X & 1 & 1 & 1 & 0 & \multicolumn{2}{|r|}{4 Color (5)} & Dark gray & & \[
\begin{gathered}
\mathrm{E}_{3} \\
\mathrm{Color}
\end{gathered}
\] & & \[
\overbrace{E_{1}} \underbrace{}_{E_{0}}
\] & & \\
\hline \(x\) & x & 1 & X & 0 & 1 & 1 & 1 & \multicolumn{2}{|r|}{2 Color (6)} & Green & \multirow{2}{*}{D \(\mathrm{D}_{7}-D_{0}\)} & & & \[
1 \quad 1
\] & \(256 \times 192\) & \\
\hline X & X & 1 & x & 1 & 1 & 1 & 1 & \multicolumn{2}{|r|}{2 Color (7)} & Dark gray & & \multicolumn{3}{|l|}{Luminance} & & \\
\hline
\end{tabular}

4. When \(I / E\left(D_{4}\right)=0, \bar{A} / S\) is determined by \(D_{7}\), of data \((1=\) Semigraphics 4 mode, \(0=\) Character mode)

5 Details regarding color are on the next page.

\section*{COLOR DETAILS}


\section*{MEMORY ADDRESS MAP}


\section*{MEMORY CAPACITY AND I/O EXPANSION}

The capacity of the PCA8540 can be easily expanded by the addition of other boards such as the PCA8506 or PCA8507.

PCA8506 (ROM, RAM and Parallel I/O Extension)
- Memory capacity . . . . . . . . . . . . 12K bytes (Note 6)
- Programmable ports 48 bits . . . . . . . . . . 8 bits \(\times 6\)
- Programmable timers . . . . . . . . . . . . . . . . 16 bits x 3
- Small size, dimensions (LxWxH) . . . . 145x \(125 \times 17 \mathrm{~mm}\)

PCA8507 (ROM, RAM and Serial I/O Extension)
- Memory capacity \(\qquad\) 12K bytes (Note 6)
- Serial port (RS-232-C or TTL Level) . . . . . . . . 1 port
- Programmable timers . . . . . . . . . . . . . . . . 16 bits \(\times 3\)
- Small size, dimensions (LxWxH) . . . . 145x125x17 mm

Note 6: The memory can easily be expanded in units of 2 K bytes up to 12 K bytes using any combination of M5L2716K EPROMs and M58725P static RAMs.

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline Vcc & Supply voltage & \multirow{3}{*}{With respect to GND} & 0-7 & V \\
\hline \(V_{\text {BB }}\) & Supply voltage & & 0.3--6.5 & V \\
\hline \(V_{1}\) & Input voltage & & 5.5 & \(\checkmark\) \\
\hline Topr & Operational free-air ambient tempera ture range & & 5-40 & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature range & & \(-10 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS ( \(T \mathrm{a}=5 \sim 40^{\circ} \mathrm{C}\), unless othewisis noted.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline \(V_{\text {cc }}\) & Supply voltage & 4.75 & 5 & 5.25 & \(V\) \\
\hline \(V_{\text {BB }}\) & Supply voltage & \(-5.25\) & -5 & \(-4.75\) & \(V\) \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & 2 & & & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & & & 0.8 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}+5 \%, \mathrm{~V}_{B B}=-5 \mathrm{~V}+5 \%, \mathrm{Ta}=25^{\circ} \mathrm{C}\), unless otherwise noted.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multirow{2}{*}{Test conditions} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & & Min & Typ & Max & \\
\hline VOH & High-level output voltage, \(\mathrm{PAOH} \sim\) PC5H & \(\mathrm{IOH}^{\text {O }}=-50 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline VOH & High-level output voltage, ABOH~AB7H & \(\mathrm{IOH}^{\prime}=-900 \mu \mathrm{~A}\) & 3.65 & & & V \\
\hline VOH & High-level output voltage, AB8H~ABFH & \(1 \mathrm{IOH}^{=}=-300 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline V OH & High-level output voltage, RSOH, CLKH, HLAH, ALEL & \(\mathrm{I}_{\mathrm{OH}}=-300 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline VOH & High-level output, other outputs & \(\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) & 2.4 & & & V \\
\hline \(\mathrm{VOL}_{\text {O}}\) & Low-level output voltage, PAOH PC5H & \(\mathrm{l}_{\mathrm{OL}}=1.8 \mathrm{~mA}\) & & & 0.4 & V \\
\hline VOL & Low-level output voltage, \(\mathrm{ABOH} \sim A B 7 \mathrm{H}\) & \(1 \mathrm{OL}=16 \mathrm{~mA}\) & & & 0.5 & V \\
\hline VoL & Low-level output voltage, AB8H~ABFH & \(\mathrm{I}_{\mathrm{OL}}=1.9 \mathrm{~mA}\) & & & 0.45 & V \\
\hline VOL & Low-level output voltage, CLKH, ALEL & \(\mathrm{IOL}=8 \mathrm{~mA}\) & & & 0.4 & V \\
\hline VoL & Low-level output, other outputs & \(1 \mathrm{OL}=1.9 \mathrm{~mA}\) & & & 0.4 & V \\
\hline Icc & Supply current from \(V_{\text {cc }}\) & When 2 EPROMs are loaded. & & 0.6 & 1.3 & A \\
\hline \(I_{\text {bs }}\) & Supply current from \(V_{B B}\) & When 2 EPROMs are loaded. & & 0.05 & 0.2 & A \\
\hline folk & CPU clock frequency & & & 1.79 & & MHz \\
\hline \(\mathrm{f}_{\mathrm{CH} 1}\) & RF output frequency 1 & & & 91.25 & & MHz \\
\hline fCH & RF output frequency 2 & & & 97.25 & & MHz \\
\hline fsub & Color sub-carrier frequency & & & 3.579545 & & MHz \\
\hline
\end{tabular}

> MITSUBISHI MICROCOMPUTERS PCA7002G01, G02

MELCS 70/2 SPEECH SYNTHESIZER SINGLE-BOARD COMPUTER

\section*{DESCRIPTION}

The PCA7002 consists of a controller (single-chip microcomputer) and speech synthesizing LSI housed on a compact \(125 \times 145 \mathrm{~mm}\) printed circuit board, capable of generating speech output. Using the PARCOR method, previously analyzed data is stored in EPROM memory and used as the voice data basis for speech synthesis.

Two versions of the single-board computer are available, the PCA7002G02 consisting of a controller and EPROM, and the PCA7002G01 consisting of the basic board alone without a controller and EPROM.
\begin{tabular}{|c|l|}
\hline Type & \multicolumn{1}{|c|}{ Configuration } \\
\hline PCA 7002G01 & Board only. No instruction manual supulied. (Note 1) \\
\hline PCA 7002G02 & \begin{tabular}{l} 
The basic board plus a speech sample stored in a single \\
M5L2732K and the standard program stored in a single \\
M5L8049-005P. \\
In addition, an instruction manual is provided. (Note 2)
\end{tabular} \\
\hline
\end{tabular}

Note 1. The PCA7002G01 controller and speech data memory section consists of IC sockets only. However, the synthesizer and other speech output circuits are provided.
2. The PCA7002G02 is provided with the following sample voice in Japanese (female speaker).
(1) This is the Mitsubishi Electric Corporation.
(2) This voice has been synthesized with the use of the Single.chip synthesizer.
(3) Welcome.
(4) May I help you?
(5) Please wait a moment.

\section*{FEATURES}
- Single-board computer capable of PARCOR system speech generating using LSI devices.
- Speech data memory . . . . . . . . . . . . . 16K bytes (max)
- Speech recording time .................... 100s (max)
- Speech output power .................... 5.5W (max)
- Small package .......... 125(W)×145(L)×30(H) mm

\section*{APPLICATIONS}

Clocks, control equipment, vending machines, bus annunciators, copying machines, alarm devices.

\section*{FUNCTION}

The PCA7002 is a speech generating and output singleboard computer consisting of a controller, speech synthesizer LSI, speech data memory, filter, and amplifier circuits. An M5L8048-XXXP 8-bit single-chip controller can be used, and while an M5L8049-XXXP or M5L8748S may be used, an M5L8049-005P which contains the standard program has been provided.

An M5L2716K or M5L2732K may be used as a speech data memory and four M5L2732K devices will allow 60 to 100 seconds of speech output.

In addition, a filter and amplifier circuits are provided on the printed circuit board as well, enabling a maximum speech output power of 5.5 W .


\section*{MELCS \(70 / 2\) SPEECH SYNTHESIZER SINGLE-BOARD COMPUTER}

\section*{FUNCTIONAL DESCRIPTION}

The M58817AP may be controlled by using the following eight instructions which are set up using four data bus lines \(\left(\mathrm{DQ}_{0} \sim \mathrm{DQ}_{3}\right)\) and one strobe line (ISYNC).
1. Addressing instruction: Used to set phrase ROM addresses
2. Indirect addressing instruction:
3. Bit read instruction:
4. Data transmission instruction:
5. Test instruction:
6. Male speaker instruction:
7. Female speaker instruction:
8. Stop instruction:

Output the contents of the 4-bit shift buffer
Test whether speech generation has been completed
Start instruction for voice generation (male)
Start instruction for voice generation (female)
Halts the generation of

Speech synthesis
Dater read

OPERATION OF BASIC BLOCKS
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Name } & \multicolumn{1}{c|}{ Function } \\
\hline Controller & Provides speech processing in accordance with the program \\
\hline Power-on reset & \begin{tabular}{l} 
Performs data transfer and speech generation under \\
the control of the controller
\end{tabular} \\
\hline Synthesizer & \begin{tabular}{l} 
Reads speech data from the speech data memory and \\
sends it to the synthesizer
\end{tabular} \\
\hline Jumper socket & Set to specify M5L2716K or M5L2732K devices interface power-on \\
\hline Decoder & \begin{tabular}{l} 
Outputs the speech data memory selection signaL.based \\
on the address signals output by the EPROM interface
\end{tabular} \\
\hline Speech data memory & Memory used to store speech data \\
\hline Filter & \begin{tabular}{l} 
Eliminates high-frequency noise components from the \\
speech output of the synthesizer
\end{tabular} \\
\hline Amplifier & \begin{tabular}{l} 
Provides power amplification to an output of 5.5W, \\
maximum, of the speech signal from the filter
\end{tabular} \\
\hline
\end{tabular}


In accordance with the above instructions, the controller reads speech generation instructions for the synthesizer and data from the speech data memory.

The diagram below illustrates the flow of speech synthesis instructions and data. speech
synt


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|}
\hline Parameter & Specification \\
\hline Control method & 8-bit parallel processing \\
\hline Control LSI & M5L8048-XXXP, M5L8049-XXXP, and M5L8748K (the PCA7002G02 includes an M5L8049-005P containing the standard program) \\
\hline Cycle time & Basic cycle \(4.19 \mu \mathrm{~s}\) ( 3.579545 MHz crystal) \\
\hline Speech synthesis method & PARCOR \\
\hline Speech synthesis LSI & M58817AP \\
\hline Speech data memory & 16K-byte, maximum (M5L2732K×4) Addressable \(00000_{16} \sim 03 F F_{16}\) 8K-byte, maximum (M5L2716K×4) Addressable 00000~01FFF16 \\
\hline Data rate & \begin{tabular}{l}
\(1.96 \mathrm{~K} \mathrm{bit/s}\) (maximum) \\
\(3.92 \mathrm{~K} \mathrm{bit} / \mathrm{s}\) (maximum) \\
(Selectable by means of on-board jumpers)
\end{tabular} \\
\hline Speech synthesis output time & \begin{tabular}{l}
60 seconds (minimum) using 1.96 K bit/s transfer rate (Mernory capacity/1960) \\
30 seconds (minimum) using 3.92 K bit/s transfer rate (Memory capacity/3920)
\end{tabular} \\
\hline Speech output power & \begin{tabular}{l}
5.5 W ( \(4 \Omega\) speaker) \\
2.75 W ( \(8 \Omega\) speaker)
\end{tabular} \\
\hline Interrupt & 1 factor, 1 level \\
\hline Power supply & \begin{tabular}{l}
\(+5 \mathrm{~V} \pm 5 \%,-5 \mathrm{~V} \pm 5 \%\) \\
When using an M5L8049-005P controller and four M5L2732K data memories: \\
800 mA (maximum) @+5V \\
270 mA (maximum) @-5V
\end{tabular} \\
\hline Connectors & \begin{tabular}{l}
50-pin angled-pin header (I/O port) \\
4-pin angled-pin header (power supply) \\
4-pin angled-pin header (speech output)
\end{tabular} \\
\hline Dimensions & \(125(\mathrm{~W}) \times 145(\mathrm{~L}) \times 30(\mathrm{H}) \mathrm{mm}\) \\
\hline
\end{tabular}

PIN CONFIGURATIONS
Connector J1
\begin{tabular}{|c|c|c|}
\hline \(\mathrm{V}_{\text {CC }}\) & 21 & \(\mathrm{V}_{\text {Cc }}\) \\
\hline GND & 43 & GND \\
\hline \(V_{B B}\) & 5 & \(V_{B B}\) \\
\hline ISCH \(\rightarrow\) & \(8 \quad 7\) & \(\leftrightarrow \mathrm{DOH}\) \\
\hline \(\mathrm{BSYH} \leftarrow\) & \(10 \quad 9\) & \(\leftrightarrow \mathrm{D} 1 \mathrm{H}\) \\
\hline SCTH \(\rightarrow\) & \(12 \quad 11\) & \(\leftrightarrow \mathrm{D} 2 \mathrm{H}\) \\
\hline CLKH \(\leftarrow\) & \(14 \quad 13\) & \(\leftrightarrow\) D3H \\
\hline N.U. & \(16 \quad 15\) & \(\leftarrow\) RSIL \\
\hline INTL \(\rightarrow\) & \(18 \quad 17\) & N.U. \\
\hline SRST \(\rightarrow\) & \(20 \quad 19\) & N.U. \\
\hline (Note 1) N.U. & \(22 \quad 21\) & \(\leftarrow\) IRST \\
\hline \(\mathrm{P} 11 \mathrm{H} \rightarrow\) & \(24 \leq 23\) & \(\leftrightarrow \mathrm{P} 10 \mathrm{H}\) \\
\hline P13H \(\leftrightarrow\) & 26 25 & \(\rightarrow \mathrm{P} 12 \mathrm{H}\) \\
\hline \(\mathrm{P} 15 \mathrm{H} \leftrightarrow\) & \(28 \quad 27\) & \(\leftrightarrow \mathrm{P} 14 \mathrm{H}\) \\
\hline \(\mathrm{P} 17 \mathrm{H} \leftrightarrow\) & 3029 & \(\leftrightarrow \mathrm{P} 16 \mathrm{H}\) \\
\hline \(\mathrm{P} 21 \mathrm{H} \leftrightarrow\) & 3231 & \(\rightarrow \mathrm{P} 20 \mathrm{H}\) \\
\hline \(\mathrm{P} 23 \mathrm{H} \rightarrow\) & \(34 \quad 33\) & \(\leftrightarrow \mathrm{P} 22 \mathrm{H}\) \\
\hline \(\mathrm{P} 25 \mathrm{H} \leftrightarrow\) & \(36 \quad 35\) & \(\leftrightarrow \mathrm{P} 24 \mathrm{H}\) \\
\hline DB4H \(\rightarrow\) & \(38 \quad 37\) & \(\leftrightarrow \mathrm{P} 26 \mathrm{H}\) \\
\hline DB6H \(\rightarrow\) & \(40 \quad 39\) & \(\leftrightarrow \mathrm{DB5H}\) \\
\hline (Note 2) N.C. & \[
42
\]
\[
41
\] & \(\leftrightarrow \mathrm{DB} 7 \mathrm{H}\) \\
\hline \(\mathrm{T} 1 \mathrm{H} \leftrightarrow\) & \(44 \quad 43\) & \(\leftrightarrow \mathrm{TOH}\) \\
\hline \(V_{\text {BB }}\) & \(46 \quad 45\) & \(\checkmark\) BB \\
\hline GND & \(48 \quad 47\) & GND \\
\hline \(V_{C C}\) & \(50 \quad 49\) & \(V_{C C}\) \\
\hline \multicolumn{3}{|l|}{Note 1. NU: Non-usable} \\
\hline \multicolumn{3}{|l|}{2. NC: No connection} \\
\hline \multicolumn{3}{|l|}{3. Pin numbers conform to silk-secreened numbers on the printed circuit board.} \\
\hline
\end{tabular}

Connector J2


Connector J3


\section*{SPEECH DATA MEMORY MAP}

Using M5L2716K


Using M5L2732K


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline VGC & Supply voltage & \multirow{3}{*}{With respect to the GND} & \(-0.3 \sim 7\) & V \\
\hline \(V_{B B}\) & Supply voltage & & \(V_{C C}+0.3 \sim V_{C C}-15\) & V \\
\hline \(V_{1}\) & Input voltage & & \(-0.3 \sim 7\) & V \\
\hline Topr & Operating temperature & & \(0 \sim 70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Tstg & Storage temperature & & \(-40 \sim 125\) & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline VCC & Supply vol tage & 4.75 & 5 & 5.25 & \(V\) \\
\hline VBB & Supply voltage & \(-4.75\) & -5 & \(-5.25\) & \(\checkmark\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS ( \(\mathrm{T}_{\mathrm{a}}=0 \sim 55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\), unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow{2}{*}{Unit} \\
\hline & & Min & Typ & Max & \\
\hline \(\mathrm{V}_{1} \mathrm{H}\) & RSIL & 3.8 & & Vcc & V \\
\hline \(\mathrm{V}_{1} \mathrm{H}\) & INTL, PIOH \(\sim\) P26H, DB4H~DB7H, TOH, TIH & 2 & & \(V_{\text {cc }}\) & V \\
\hline VIH & DOH ~D3H, ISCH, SCTH & 4.0 & & \(V_{\text {cc }}\) & V \\
\hline VIL & Inputs other than DOH \(\sim\) D3H, ISCH, and SCTH & \(-0.3\) & & 0.8 & V \\
\hline \(V_{\text {IL }}\) & DOH~D3H, ISCH, SCTH & \(-0.3\) & & 1 & V \\
\hline VOH & \(\mathrm{DB} 4 \mathrm{H} \sim \mathrm{DB} 7 \mathrm{H}\left(\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\right)\) & 2.4 & & & V \\
\hline VOH & \(\mathrm{PIOH} \sim \mathrm{P} 26 \mathrm{H}, \mathrm{TOH}, \mathrm{TIH}\left(\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}\right)\) & 2.4 & & & V \\
\hline VOH & \(\mathrm{DOH} \sim \mathrm{D} 3 \mathrm{H}, \mathrm{BSYH}, \mathrm{CLKH}\left(\mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}\right)\) & 4.0 & & & V \\
\hline VOL & \(\mathrm{DB} 4 \mathrm{H} \sim \mathrm{DB} 7 \mathrm{H}\left(1 \mathrm{OL}^{2}=2 \mathrm{~mA}\right)\) & & & 0.45 & V \\
\hline VOL & \(\mathrm{P} O \mathrm{H} \sim \mathrm{P} 26 \mathrm{H}, \mathrm{TOH}, \mathrm{TIH}\left(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\right)\) & & & 0.45 & V \\
\hline VOL & \(\mathrm{DOH} \sim \mathrm{D} 3 \mathrm{H}, \mathrm{BSYH}, \mathrm{CLKH}(\mathrm{IOL}=50 \mu \mathrm{~A})\) & & & 0.6 & \(V\) \\
\hline 1 cc & \multirow[t]{2}{*}{With one M5L8049-005P and four M5L2732K devices mounted} & & 500 & 800 & mA \\
\hline 18 B & & & 200 & 270 & mA \\
\hline
\end{tabular}

\section*{DESCRIPTION}

The PCA0803 program checker is simple to use, and is suitable for testing the functioning of equipment that employs the PCA0801 single-board computer and the PCA0802 memory and I/O expansion board without requiring any extra software monitor program.

The PCA0803 program checker is useful both in design evaluation and system troubleshooting in field mainte-

\section*{nance.}

\section*{FEATURES}
- Single-step function: After halting the CPU at any designated address, allows step-by-step execution of the program instructions in successive single machine cycles.
- Breakpoint function: Halts the CPU at any designated address. Program execution can then be started from this address.
- Memory read/write function: Enables data to be read or written from/to any desired memory location.
- Reset function: Can reset the M5L 8080AP CPU.
- Complete with bus cable: A special bus cable, approx. 800 mm long, is provided for connection.
- Supply voltage: \(5 \mathrm{~V} \pm 5 \%\)
- Supply current: 0.6A (typ)
- Compact dimensions ( \(\mathrm{L} \times \mathrm{W} \times \mathrm{H}\) ): \(170 \times 200 \times 27 \mathrm{~mm}\) APPLICATIONS
- For design and evaluation of MELCS 8/2 and MELCS

\section*{FUNCTION}

Software and hardware debugging can be readily achieved by simply connecting the PCA0803 program checker to the equipment tested. Because the PCA0803 is a hardware device, it does not require any extra software monitor programs. The PCA0803 program checker is capable of performing single-step program execution, breakpoint operation, CPU resetting, and memory read/write operations.
 85/2 Board Computer application systems.

Mitsubishi PCA0803 program checker


\title{
MITSUBISHI MICROCOMPUTERS PCA0803
}

\section*{FUNCTION}

\section*{1. Display Panel}

The display panel indicates the operating status of the address bus, data bus and control signals.

\section*{2. Address/Data Switches}

The ADDRESS/DATA switches are used in setting the address and data for the designated RAM area.

\section*{3. H/L Address Set Switch}

The H/L ADDRESS SET switch is used in latching the address to the address/data latch circuit. The address is latched to the address/data latch circuit in two operations, the most significant 8 bits and then the least significant 8 bits.

\section*{4. Data Set Key}

This key is used for data setting.

\section*{5. MEM Read/MEM Write Keys}

These keys are used in reading or writing data from/to the designated memory location.

\section*{6. \({ }^{`}\) Manu/Auto Selection Switch}

In the AUTO position, the system executes sequential program instructions. In single-step or breakpoint operation, this switch should be set to the MANU position.
7. Single Step/Breakpoint Selection Switch

In the SINGLE STEP position, depression of the STEP key causes step-by-step execution of the program instructions during successive single machine cycles. When the switch is set to the BREAKPOINT position, the program execution halts at the designated address.

\section*{8. Step Key}

Each time this key is depressed, it executes one program step.

\section*{9. Reset Key}

This key resets the M5L8080AP CPU. The program counter is cleared to ' 0 ', and both the data bus and the address bus are kept in the floating state.
10. Model Selection Circuit

This circuit receives various signals from each of the operational switches and sends out selected signals corresponding to the mode assigned.


ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|c|c|c|}
\hline Symbol & Parameter & Conditions & Limits & Unit \\
\hline \(V_{\text {cc }}\) & Supply voltage & & 7 & V \\
\hline \(V_{1}\) & Input voltage & & 5.5 & \(\checkmark\) \\
\hline Topr & Operating free-air ambient temperature range & & 0-55 & \({ }^{\circ}\) \\
\hline Tstg & Storage temperature range & & \(-30-70\) & \({ }^{\circ}\) \\
\hline
\end{tabular}

RECOMMENDED OPERATING CONDITIONS \(\left(T a=0 \sim 55^{\circ}\right.\). unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Symbol} & \multirow{2}{*}{Parameter} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & \\
\hline Vcc & Supply voltage & 4.75 & 5 & 5.25 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & 3 & & Vcc & V \\
\hline VIL & Low-level input voltage & 0 & & 0.65 & V \\
\hline
\end{tabular}

\section*{DEBUGGING MACHINE}

\section*{DESCRIPTION}

The PC4000 is a debugging machine for use with single-chip microcomputers. It is intended for use as a general purpose debugging machine for support of single-chip microcomputer hardware and software.

\section*{FEATURES}
- Usable for RAM-based program debugging
- Connectable to the user system via a DIL socket or connector
- Built-in EPROM \((2716,2732)\) writer function
- Uses serial data transfer for two-way data transfer with the host machine (e.g. PC9000 cross assembier machine)
- Usable with a variety of single-chip microcomputers by simply replacing a single board
- Print out of internal memory contents is possible by means of an external printer
- Easy-to-carry-about in its compact case, provided with an angle stand

\section*{CONFIGURATION}

The PC4000, as shown in the block diagram, consists of the following hardware elements.
(1) M5L 8085AP monitor CPU
(2) Serial data input/output interface circuit
(3) EPROM writer circuit
(4) Program RAM (10 bits \(\times 4 \mathrm{~K}\) )
(5) Keyboard and LED display circuits
(6) Power supply

The PC4000 is used in conjunction with a dedicated board which allows interface of the PC4000 with the object microcomputer under development. The dedicated board insertion access window is located on the right side of the PC4000. In addition, each dedicated board stores the control program for the monitor CPU. Therefore, when the microcomputer type is changed, the PC4000 can be modified to suit the new type by merely changing the single dedicated board.

\section*{APPLICATIONS}

Hardware and software development and program debugging for single-chip microcomputer systems.


\section*{FUNCTIONAL DESCRIPTION}

Object programs developed on such devices as the PC9000 cross assembler machine are sent to the PC4000 via the serial input/output interface. The serial data transmission rate can be selected from 1200 bps to 9600 bps and the interface is a 20 mA current loop type. The transmission format is Intel-compatible hexadecimal.

The data in the program memory is executed by the evaluation CPU on the dedicated board. In addition, this
memory contents can be written into 2716 or 2732 EPROM devices or data can be read out of such devices via a 24-pin DIL socket.

The keyboard consists of 12 function keys and 16 numerical keys as well as a single entry key. The LED display is an 8 -digit display of 7 -segment LED elements used to display data for reference while processing is performed.

\section*{BLOCK DIAGRAM}


\section*{DEBUGGING MACHINE}

\section*{KEY FUNCTIONS (BASIC FUNCTIONS ONLY)}
\begin{tabular}{|c|l|l|}
\hline Symbol & \multicolumn{1}{|c|}{ Name } & \multicolumn{1}{c|}{ Function } \\
\hline SEND & Data transmit key & \begin{tabular}{l} 
Converts program memory data to seriat \\
data and transmits to an external device
\end{tabular} \\
\hline RCV & Data receive key & \begin{tabular}{l} 
Receives serial data and writes this data \\
into program memory
\end{tabular} \\
\hline PROG & \begin{tabular}{l} 
(EPROM) \\
Program key
\end{tabular} & \begin{tabular}{l} 
(EPROM) \\
Load key
\end{tabular} \\
\hline PRT & Print key program memory data into the
\end{tabular}

SPECIFICATIONS
\begin{tabular}{|c|c|}
\hline Item & Specification \\
\hline Method & The system is used with a dedicated board which includes the evaluation chip to perform in-circuit emulation \\
\hline Applicable microcomputers & \begin{tabular}{l}
\[
\begin{aligned}
& \text { M58840-XXXP } \\
& \text { M58494-XXXP } \\
& \text { M58496-XXXP } \\
& \text { M5L8048-XXXP } \\
& \text { M5L8049-XXXP }
\end{aligned}
\] \\
and all other Mitsubishi single-chip microcomputers
\end{tabular} \\
\hline Program RAM & Built-in, \(4 \mathrm{~K} \times 10\) bits ( 250 ns access time) \\
\hline Control CPU & M5 L8085AP \\
\hline Built-in EPROM writer circuit & Usable with 2716 or 2732 devices \\
\hline Display & 7 -segment LED, 8 digits \\
\hline Input & \begin{tabular}{l}
Key switches: Commands: 12 keys \\
Numerical: 16 keys \\
Entry: 1 key
\end{tabular} \\
\hline Interface & \begin{tabular}{l}
(1) 20 mA current loop serial input/output interface 4800bps, full deplex, one line (Selectable from 1200 to 9600 bps ) \\
(2) Centronix-compatible parallel interface, one line
\end{tabular} \\
\hline Monitor function & \begin{tabular}{l}
Monitor programs for the appropriate object microcomputers are written into the two M5L2732K devices mounted on the dedicated board. \\
Basic Functions \\
- Transfer of RAM data with an external system \\
- Read and write of EPROM data \\
- Verification/correction of the built-in program memory (RAM) contents \\
- Execution and halt at any arbitrary program address \\
- Single-step execution of programs \\
- Verification/correction of internal registers, memory, flags
\end{tabular} \\
\hline User system connection & Input/output connections to the dedicated board by means of a cable \\
\hline Dimensions & \(364 \times 257 \times 85 \mathrm{~mm}\) (excluding handle and key switch tops \\
\hline Power supply & AC 100 V 100 VA \\
\hline Operating temperature & \(5-40^{\circ} \mathrm{C}\) \\
\hline Storage temperature & \(-20-60^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}


\section*{SPEECH SYNTHESIS EVALUATION UNIT}

\section*{DESCRIPTION}

The PC7000 is a device intended for use in evaluating speech synthesized from voice data by the PARCOR method under uniform conditions and enables complete evaluation of Mitsubishi speech synthesis products.

\section*{FEATURES}
- Enables speech synthesis in response to keyed-in information
- Allows free selection of the number of repetitions of speech
- Enables up to a maximum of seven speeches to be continuously generated in response to one keyed input
- Spacing between words is freely settable
- Up to four words may be generated continuously with the programmed spacing
- EPROM data modification may be used to easily change the above programmed sequences
- Built-in power supply and speaker allow immediate use
- A line output is provided for test listening by means of external filters, amplifiers and speakers
- An external switch may be used to easily switch between male and female speakers
- An external switch may be used to select low or high bit rate

\section*{FUNCTION}

The PC7000 includes a 16 -key panel which allows programmed voice sequences to be called up from EPROM memory. In response to a single key up to eight voice instruction steps may be specified, enabling the generation of up to seven words continuously, four words continuously at the specified interval and the generation of repetitions of the entire sequence. The EPROM may be removed by means of a window provided on the PC7000.

Because the PC7000 is provided with a built-in power supply, audio amplifier, and speaker, it can be powered from the commercial power source and used for test listening immediately. In addition, a line output is provided for use with other amplifiers and speakers making connections with other audio equipment simple.

\section*{SPECIFICATIONS}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Item } & \multicolumn{1}{|c|}{ Specification } \\
\hline \begin{tabular}{l} 
Speech generation \\
section
\end{tabular} & Low passfilter, highpass filter, main amplifier \\
\hline Keyboard section & 16 input keys (0~F) \\
\hline \begin{tabular}{ll} 
Volume control & Controls output volume \\
\hline \begin{tabular}{l} 
Speech output \\
power
\end{tabular} & 1 W (Max) \\
\hline Line output & Output before and after filtering \\
\hline Speaker & \(12 c m\) single cone, \(8 \Omega\) \\
\hline EPROM & \begin{tabular}{l} 
M5L2716K or M5L2732K (the EPROM may be removed from \\
the PC7000 by means of an access window)
\end{tabular} \\
\hline External switches & \begin{tabular}{l} 
(1) Male/female speaker switch \\
(2) Low-high bit rate switch \\
(3) \(2716 / 2732\) EPROM switch
\end{tabular} \\
\hline
\end{tabular} \\
\hline
\end{tabular}


\section*{SOFTWARE}

The PC7000 has a configuration similar to the PCA7002 single-board computer, and uses the same M5L8049-005P CPU as does the PCA7002. On the PCA7002, corresponding to the speech input to the 18 ports, speech is generated in accordance with speech sequences and speech addresses previously recorded in EPROM, whereas in the PC7000, of the 18 ports 1 through 16 correspond to the keyboard
inputs 0 through \(F\). Therefore, it is necessary to store in the PC7000 EPROM addresses \(0000_{16}\) through \(007 F_{16}\) voice sequences which correspond to the keyboard 0 through \(F\).

For details of the method of writing voice sequence data and starting addresses, refer to the manual for the PCA7002.

\section*{BLOCK DIAGRAM}
\begin{tabular}{|c|c|c|c|}
\hline\(C\) & \(D\) & \(E\) & \(F\) \\
\hline 8 & 9 & \(A\) & \(B\) \\
\hline 4 & 5 & 6 & 7 \\
\hline 0 & 1 & 2 & 3 \\
\hline
\end{tabular}


MALE/FEMALE SPEAKER SWITCH

2716/2732 EPROM SWITCH


\section*{DESCRIPTION}

The PC8500 portable microcomputer console is a microcomputer system embodying the PCA8502 board computer. Not only it does operate as a general-purpose microcomputer, but it also can be used as a debugging system, in which the M5L 8085AP MELPS 858 -bit microprocessor (identical with Intel's 8085A) is used. The PCA8503 is a buffer module that interfaces the debugged system with the PC8500 through an IC socket of the M5L8085AP, S, when the PC8500 is used as a debugging system.

\section*{FEATURES}
- Can be used as a debugging system in which a microprocessor identical with the M5L 8085AP is used.
- Interfacing of the PC8500 with the debugged system through an IC socket of the microprocessor on the debugging system.
- The PCA8503 is provided for the interface.
- Feasible to use the PC8500 as a customized unit by adding an optional board to the general-purpose microcomputer PC8500.
- The 24 -key keyboard and the eight 7 -segment LED display are furnished as input/output devices.
- Contains a circuit for a system typewriter on the board.
- The PC8500 is housed in a portable carrying case.

MELCS 85/1 SYSTEM CONFIGURATION


\section*{APPLICATIONS}
- Debugging unit

Hardware and software development of a system in which an 8-bit microprocessor identical with the M5L 8085A is used.
Testing for board computer.
Maintenance and inspection systems that use a board computer.
- General-purpose microcomputer

Application system that is customized by the user (e.g. PROM writer, data logger, board checking system, etc).


\section*{FUNCTION}

The PC8500 is composed of the board computer PCA8502 and the power supply unit, as shown in the block diagram. The functions of the PCA8502 comprise the following hardware functional blocks:
(1) CPU
(2) Program memory
(3) RAM
(4) Keyboard display interface
(5) Parallel I/O interface
(6) Serial I/O interface
(7) Special logical circuit designed for the debugging system
The PCA8502 offers 1 K bytes of EPROM and 4 K bytes of RAM and also releases the M5L8255AP PPI (8-bit \(\times\) 3 programmable I/O ports) for a parallel I/O interface.

Program monitoring is provided by a monitor that controls the keyboard and the LED display of the PCA8502 and a monitor that controls the system typewriter

The PCA8503 is a buffer module employed in interfacing the PC8500 (PCA8502) with a user system (debugged board), as shown in the block diagram, and supplied as an optional board.


PCA8502 BLOCK DIAGRAM


\section*{MITSUBISHI \\ ELECTRIC}

HOW TO OPERATE THE PANEL


1 RES (RESET)
Resets the I/O controllers of the system, including the CPU, and the CPU enters the WAIT state.
2 MON CALL (MONITOR CALL)
With this switch, the control of the CPU is removed to the monitor area. As this switch was depressed following the depression of the "RES" switch, the CPU enters the monitor command request state after executing the monitor program.
3 RST 0 (RESTART 0)
As this switch was depressed after depressing the "RES" switch, it makes the CPU perform from the address \(\mathrm{O}_{16}\).
4 MEN EN (MEMORY ENABLE)
Depression of this switch enables the pseudo program memory, and the RAM address provided in the system is changed to the area of \(0000_{16} \sim\) OFFF \(_{16}\) superseding the ROM area. While it is disabled, it can be used as an ordinary RAM that will have addresses designated by the mini-switches provided in the system.

5 Software control keyboard
This keyboard consists of 24 2-key rollover scanning keys, and is used for entering commands for the monitor program. It can also serve as a user-specified input device, when a user's programı is prepared for it.
67 -segment LED display
It is composed of 8 pieces of 7 -segment LEDs and used as an output device for the monitor. It can also serve as a user-specified output device when a user's program is prepared for it.
7 Status indicating LEDs
The MEN EN indicator LED displays the state of the pseudo program memory; it indicates that the pseudo program is enabled when the LED is on.

The HOLD indicator LED shows that the CPU is in the HOLD state.

The TRAPMK indicator LED lights to show that the TRAP interrupt signal is being masked. It remains lit as long as the monitor program is in execution or the command designating TRAP interrupt is valid.

SPECIFICATIONS OF THE PCA8502


\section*{SYSTEM ADDRESS AREAS}

Among the address areas used by the system, the memory addresses \(0000_{16} \sim \mathrm{EFFF}_{16}\) and the \(\mathrm{I} / \mathrm{O}\) device addresses \(00_{16} \sim E F_{16}\) are all released for the user, and the rest of the areas are used by the system. So the user should stay within the prescribed areas.

Furthermore, the RAM area released for the user may be switched over of its address in the unit of 4 K bytes using the mini-switches.

MEMORY ADDRESS AREA


\section*{PSEUDO PROGRAM MEMORY}

Among the address areas in the user's system, it is possible to substitute the area \(0000_{16} \sim\) OFFF \(_{16}\) with the RAM within the system.

Substitution is enabled by depressing the \(\begin{gathered}\text { MEM } \\ \text { EN }\end{gathered}\) key, which allows the RAM to access the area \(0000_{16} \sim\) \(\mathrm{OFFF}_{16}\), enabling the execution of a user's program, and altering the contents of the RAM.

\section*{OPTIONAL BOARD}

It allows expansion of the system as the bus lines of the CPU are extended to the connector \(J_{3}\).

It allows addition of one extra board whose size is about \(140 \times 310 \mathrm{~mm}\) as an optional board with which a userspecified device may be obtained by preparing it with the user's own design.

SYSTEM-USED
F000~FFFF 16

I/O ADDRESS AREA



\section*{CROSS ASSEMBLER MACHINE}

\section*{DESCRIPTION}

The PC9000 is a cross assembler machine. It is capable of converting programs for the Mitsubishi single-chip microcomputers written in assembler language to machine language. In addition, it can perform such debugging functions as disassembly and act as an EPROM writer.

\section*{FEATURES}
- Input of the source program from the keyboard
- An efficient screen editor allows editing of source programs
- Program dump and load to the mini-floppy disk
- Object data write/read for 2708, 2716 and 2732 EPROM devices
- Listing using a Centronix-compatible printer is possible
- Data transmission is possible to the PC4000 debugging machine
- Usable with all types of Mitsubishi single-chip microcomputers
- Compact, desk-top design

\section*{APPLICATION}

Software development support for Mitsubishi single-chip microcomputers.

\section*{FUNCTION}

The PC9000 as shown in the configuration diagram consists of the following hardware
(1) Control CPU and bootstrap ROM
(2) 48 K byte RAM
(3) 2 K byte display screen RAM
(4) 9 -inch CRT display circuit
(5) EPROM writer circuit
(6) ASCII keyboard
(7) Hardcopy output by means of an internal mini-printer circuit or an external printer interface circuit
(8) Floppy disk controller (two mini floppy disk drives)
(9) Parallel input/output interface circuit (two lines)
(10) Power supply

An M5L8085AP is used as the control CPU. The keyboard, CRT, mini-floppy disk drives, and printer interfaces are connected by means of a bus line. The keyboard is used for input of commands to the monitor and source program data verification. The 9 -inch green CRT display screen is capable of displaying 24 lines of 80 characters. As a printer a 20 column mini-printer is built-in to the PC9000 in addition to the ability to use an 80 column printer having Centronix compatibility via an interface which is available. The built-in mini-printer may be used to output

the disassembly results while the external printer may be used to output the assembly listing as well as disassembly listing.

\section*{FUNCTIONAL DESCRIPTION}

The PC9000 contains the assembler, disassembler, source editor, and EPROM writer functions required for software support of microcomputers. These functions are summarized in the Table.
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Function } & \multicolumn{1}{c|}{ Effect } & \multicolumn{1}{c|}{ Applicable devices } \\
\hline Assemble & \begin{tabular}{l} 
Source input: keyboard \\
output: printer, EPROM, data transfer (with debugging \\
unit)
\end{tabular} & \begin{tabular}{l} 
All 4-bit single-chip PMOS, and CMOS microcomputers \\
M5L8048, M5L8049 and M5L8041A 8-bit single-chip \\
microcomputers
\end{tabular} \\
\hline Disassemble & \begin{tabular}{l} 
Disassembly of the specified file \\
Output: 20 column printer, external printer
\end{tabular} & Same as above \\
\hline Source editor & \begin{tabular}{l} 
Deletion, insertion, modification, character search, and \\
screen editing
\end{tabular} & Same as above \\
\hline PROM writer & EPROM erase check, write, verification, read & M5L2708K, M5L2716K, M5L2732K \\
\hline
\end{tabular}

PC9000 CONFIGURATION


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|}
\hline Item & Specification \\
\hline Structure & Desktop-type, single cabinet \\
\hline CPU & Mitsubishi M5L8085AP ( 2.45 MHz clock) \\
\hline IC memory & 2 K byte ROM (bootstrap area), 48 K -byte DRAM, 2 K -byte VRAM \\
\hline Memory device & Mini floppy disk \(\times 2\) drives, double-sided, double-density \\
\hline Display & 9 -inch green CRT display, 80 lines \(\times 25\) characters \\
\hline Keyboard & Modified ASCII specifications, 2-key lockout \\
\hline Dedicated printer & \(5 \times 7\) dot Matrix thermal printer, 20 columns. 2 lines/s. Paper width: 60 mm . \\
\hline Printer interface & \begin{tabular}{l}
Centronix, parallel interface \\
Interface connector: 36 -pin DDK Amphenol
\end{tabular} \\
\hline Serial input/output interface & 20 mA current loop (2 lines) \\
\hline Data transfer format & MELPS 85 Hexadecimal (equivalent to Intel Hexadecimal) \\
\hline Applicable microcomputers & \begin{tabular}{l}
MELPS 8-48 (M5L8048-XXXP, M5L8049-XXXP and others) \\
MELPS 4 (M58840-XXXP and others) \\
MELPS 41 (M58494-XXXP) \\
MELPS 42 (M58496-XXXP and others)
\end{tabular} \\
\hline Outer dimensions and weight & Desk top-type \(470(\mathrm{~W}) \times 290(\mathrm{H}) \times 490\) (D) , 17kg \\
\hline Power supply & AC \(100 \mathrm{~V} \pm 10 \% \quad 50 / 60 \mathrm{~Hz}\) \\
\hline
\end{tabular}

\section*{KEYBOARD ARRANGEMENT}


\section*{MELPS 4 DEDICATED BOARD}

\section*{DESCRIPTION}

The dedicated MELPS 4 PCA4001 board is for use with the PC4000 debugging machine for the M58840-XXXP and M58841-XXXSP single-chip 4-bit microcomputers and is used by inserting the board in the PC4000 cabinet.

\section*{FEATURES}
- Connection to user's systems by a flat cable
- Single-step operation and breakpoint operation capability from the PC4000 debugging machine keyboard. Debugging functions such as confirmation of internal register contents
- Can be used with external and internal clocks

\section*{APPLICATIONS}

The development of hardware, and software for systems using the MELPS 4 (M58840-XXXP, M58841-XXXSP) single-chip microcomputers.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4001 consists of the following hardware:
(1) Evaluation chip (M58842S) and peripheral circuitry
(2) EPROM with the PC4000 monitor program
(3) Single-step and breakpoint control circuit
(4) Program memory interface circuit
(5) Input/output buffer/latch circuit

The board and the user's systems can be connected by means of an accessory cable.

\section*{FUNCTION}

The debugging machine PC4000 operates as a debugging machine for MELPS 4 microcomputers using the monitor program contents of a ROM mounted on the dedicated board. The evaluation chip (M58842S) loaded on the board executes program stored in the program memory in the PC4000 debugging machine.

The internal status of the evaluation chip is read out under monitor CPU control when single-step operation and breakpoint operation are halted.


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Applicable microcomputers} & M58840-XXXP, M58841-XXXSP \\
\hline \multirow[t]{2}{*}{Clock frequency} & Package & 600 kHz \\
\hline & Variable range & \(300 \sim 600 \mathrm{kHz}\) \\
\hline \multicolumn{2}{|l|}{Applicable debugging machine} & PC4000 (connected by a car tridge connector) \\
\hline \multicolumn{2}{|l|}{Power supply} & Supplied by the PC4000 \\
\hline \multicolumn{2}{|l|}{Connection to user's systems} & By an accessory cable \\
\hline \multicolumn{2}{|l|}{Debugging functions (contents of monitor EPROM)} & \begin{tabular}{l}
- Program execution from any address and halt \\
- Single-step operation \\
- Data writing to EPROM and reading \\
- Confirmation and change of the contents of program RAM \\
- Serial data transfer to an external device \\
- Confirmation and change of the RAM in the evaluation chip and the contents of the following registers and flags \\
- Program counter \\
- Data pointer \\
- Accumulator \\
- B register \\
- \(\mathrm{H} / \mathrm{L}\) registers
\end{tabular} \\
\hline
\end{tabular}

\section*{DESCRIPTION}

The PCA4003 is a dedicated MELPS 4 board for use with the PC4000 debugging machine for the M58843-XXXP 4-bit single-chip microcomputers and is used by inserting the board in the PC4000 cabinet.

\section*{FEATURES}
- Connection to user's system by a flat cable
- Single-step operation and breakpoint operation capability from the PC4000 debugging machine keyboard. Debugging functions such as confirmation of internal register contents.
- Can be used with external and internal clocks

\section*{APPLICATIONS}

The development of hardware and software for systems using the MELPS 4 (M58843-XXXP) single-chip microcomputers.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4003 consists of the following hardware.
(1) Evaluation chip (M58842S) and peripheral circuitry
(2) EPROM with the PC4000 monitor program
(3) Single-step and breakpoint control circuit
(4) Program memory interface circuit
(5) Input/output buffer/latch circuit

The board and user system can be connected by means of an accessory cable.

\section*{FUNCTION}

The debugging machine PC4000 operates as a debugging machine for MELPS 4 microcomputers using the monitor program contents of a ROM mounted on the dedicated board. The evaluation chip (M58842S) loaded on the board executes the program stored in the program memory in the PC4000 debugging machine.

The internal status of the evaluation chip is read out under monitor CPU control when single-step operation and breakpoint operation are halted.


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Applicablemicrocomputers} & M58843-XXXP \\
\hline \multirow[t]{2}{*}{Clock frequency} & Package & 455 kHz \\
\hline & Variable range & \(300 \sim 600 \mathrm{kHz}\) \\
\hline \multicolumn{2}{|l|}{Applicable debugging machine} & PC4000 (connected by a card edge connector) \\
\hline \multicolumn{2}{|l|}{Power supply} & Supplied by the PC4000 \\
\hline \multicolumn{2}{|l|}{Connection to user's system} & By an accessory cable \\
\hline \multicolumn{2}{|l|}{Debugging functions
\[
\binom{\text { contents of monitor }}{\text { EPROM }}
\]} & \begin{tabular}{l}
- Program execution from any address and halt \\
- Single-step operation \\
- Data writing to EPROM and reading \\
- Confirmation and change of the contents of program RAM \\
- Serial data transfer to an external device \\
- Confirmation and modification of the RAM data in the evaluation chip and verification and modification of the following registers and flags: \\
- Program counter \\
- Data pointer \\
- Accumulator \\
- B register \\
- \(H / L\) registers
\end{tabular} \\
\hline
\end{tabular}

\section*{DESCRIPTION}

The PCA4004 is a dedicated MELPS 4 board for use with the PC4000 debugging machine for the M58844-XXXSP 4-bit single-chip microcomputers and is used by inserting the board in the PC4000 cabinet.

\section*{FEATURES}
- Connection to user's system by a flat cable
- Single-step operation and breakpoint operation capability from the PC4000 debugging machine keyboard. Debugging functions such as confirmation of internal register contents.
- Can be used with external and internal clocks

\section*{APPLICATIONS}

The development of hardware and software for system using the MELPS 4(M58844-XXXSP) single-chip microcomputers.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4004 consists of the following hardware.
(1) Evaluation chip (M58842S) and peripheral circuitry
(2) EPROM with the PC4000 monitor program
(3) Single-step and breakpoint control circuit
(4) Program memory interface circuit
(5) Input/output buffer/latch circuit

The board and user system can be connected by means of an accessory cable.

\section*{FUNCTION}

The debugging machine PC4000 operates as a debugging machine for MELPS 4 microcomputers using the monitor program contents of a ROM mounted on the dedicated board. The evaluation chip (M58842S) loaded on the board executes the program stored in the program memory in the PC4000 debugging machine.

The internal status of the evaluation chip is read out under monitor CPU control when single-step operation and breakpoint operation are halted.


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Applicable microcomputers} & M58844-XXXSP \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Clock \\
frequency
\end{tabular}} & Package & 455 kHz \\
\hline & Variable \(_{\text {range }}\) & \(300-600 \mathrm{kHz}\) \\
\hline \multicolumn{2}{|l|}{Applicable debugging machine} & PC4000 (connected by a card edge connector) \\
\hline \multicolumn{2}{|l|}{Power supply} & Supplied by the PC4000 \\
\hline \multicolumn{2}{|l|}{Connection to user's system} & By an accessory cable \\
\hline \multicolumn{2}{|l|}{Debugging functions (contents of monitor EPROM)} & \begin{tabular}{l}
- Program execution from any address and halt \\
- Single-step operation \\
- Data writing to EPROM and reading \\
- Confirmation and change of the contents of program RAM \\
- Serial data transfer to an external device \\
- Confirmation and modification of the RAM data in the evaluation chip and verification and modification of the following registers and flags: \\
- Program counter \\
- Data pointer \\
- Accumulator \\
- B register \\
- \(\mathrm{H} / \mathrm{L}\) registers
\end{tabular} \\
\hline
\end{tabular}

\section*{MITSUBISHI MICROCOMPUTERS \\ PCA4005}

\section*{MELPS 4 DEDICATED BOARD}

\section*{DESCRIPTION}

The PCA4005 is a dedicated MELPS 4 board for use with the PC4000 debugging machine for the M58845-XXXSP 4-bit single-chip microcomputers and is used by inserting the board in the PC4000 cabinet.

\section*{FEATURES}
- Connection to user's system by a flat cable
- Single-step operation and breakpoint operation capability from the PC4000 debugging machine keyboard. Debugging functions such as confirmation of internal register contents.
- Can be used with external and internal clocks

\section*{APPLICATIONS}

The development of hardware and software for systems using the MELPS 4 (M58845-XXXSP) single-chip microcomputers.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4005 consists of the following hardware.
(1) Evaluation chip (M58845-000SP) and peripheral circuitry
(2) EPROM with the PC4000 monitor program
(3) Single-step and breakpoint control circuit
(4) Program memory interface circuit
(5) Input/output buffer/latch circuit

The PC4000 is connected to this board using a card edge connector and this board is connected to the user system by means of an accessory cable.

\section*{FUNCTION}

The debugging machine PC4000 operates as a debugging machine for the M58845-XXXSP using the contents of the monitor ROM mounted on the dedicated board. The evaluation chip (M58845-000SP) loaded on the board executes the program stored in the program memory in the PC4000 debugging machine.


\section*{SPECIFICATIONS}
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Item } & \multicolumn{1}{c|}{ Specification } \\
\hline Applicable microcomputers & M58845-XXXSP \\
\hline \begin{tabular}{l} 
Clock \\
frequency
\end{tabular} & \multicolumn{1}{|c|}{ Package } & 455 kHz \\
\cline { 2 - 3 } & \begin{tabular}{l} 
Variable \\
range
\end{tabular} & \(300 \sim 600 \mathrm{kHz}\) \\
\hline \begin{tabular}{l} 
Applicable debugging \\
machine
\end{tabular} & PC4000 (connected by a card edge connector) \\
\hline Power supply & \begin{tabular}{l} 
Supplied by the PC4000 when inserted into debugg- \\
ing machine
\end{tabular} \\
\hline \begin{tabular}{l} 
Connection to \\
user's system
\end{tabular} & \begin{tabular}{l} 
By an accessory cable
\end{tabular} \\
\hline \begin{tabular}{l} 
Debugging functions \\
(contents of monitor \\
EPROM)
\end{tabular} & \begin{tabular}{l} 
- Program execution from any address and halt \\
- Data writing to EPROM and reading \\
- Confirmation and change of the contents of pro- \\
gram RAM
\end{tabular} \\
\hline
\end{tabular}

\section*{MELPS 41 DEDICATED BOARD}

\section*{DESCRIPTION}

The PCA4011 is a dedicated MELPS 41 board for use with the PC4000 debugging machine for the M58494-XXXP 4 -bit single-chip microcomputers and is used by inserting the board in the PC4000 cabinet.

\section*{FEATURES}
- Connection to user's system by a flat cable
- Single-step operation and breakpoint operation capability from the PC4000 debugging machine keyboard. Debugging functions such as confirmation of internal register contents.
- Can be used with external and internal clocks

\section*{APPLICATIONS}

The development of hardware and software for systems using the MELPS 41. (M58494-XXXP) single-chip microcomputers.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4011 consists of the following hardware:
(1) Evaluation chip (M58494-000P) and peripheral circuitry
(2) ROM with the PC4000 monitor program
(3) Single-step and breakpoint control circuit
(4) Program memory interface circuit
(5) Input/output buffer/latch circuit

The PC4000 is connected to this board using a card edge connector and this board is connected to the user system by means of an accessory cable.

\section*{FUNCTION}

The debugging machine PC4000 operates as a debugging machine for the MELPS 41 using the contents of the monitor ROM mounted on the dedicated board. The evaluation chip (M58494-000P) loaded on the board executes the program stored in the program memory in the PC4000 debugging machine.

The internal status of the evaluation chip is read out under monitor CPU control when single-step operation and breakpoint operation are halted.


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|l|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Applicablemicrocomputers} & M58494-XXXP \\
\hline \multirow[t]{2}{*}{Clock frequency} & Package & 250 kHz \\
\hline & Variable range & 100~350kHz (externally connected) \\
\hline \multicolumn{2}{|l|}{Applicable debugging machine} & PC4000 (connected by a card edge connector) \\
\hline \multicolumn{2}{|l|}{Power supply} & Supplied by the PC4000 \\
\hline \multicolumn{2}{|l|}{Connection to user's system} & By an accessory cable \\
\hline \multicolumn{2}{|l|}{Debugging functions (contents of monitor EPROM)} & \begin{tabular}{l}
- Program execution from any address and halt \\
- Data writing to EPROM and reading \\
- Confirmation and change of the contents of program RAM \\
- Serial data transfer to an external device \\
- Confirmation and modification of the RAM data in the evaluation chip (M58494-000P) and the contents of the following registers and flags: \\
- Program counter \\
- S register \\
- Data pointer \\
- Tregister \\
- Stack pointer \\
- CY flag \\
- Accumulator \\
- B register \\
- Q register \\
- R register
\end{tabular} \\
\hline
\end{tabular}

\section*{MELPS 42 DEDICATED BOARD}

\section*{DESCRIPTION}

The PCA4012 is a dedicated MELPS 42 board for use with the PC4000 debugging machine for the M58496-XXXP 4-bit single-chip microcomputers and is used by inserting the board in the PC4000 cabinet.

\section*{FEATURES}
- Connection to user's system by flat cables
- Single-step operation and breakpoint operation capability from the PC4000 debugging machine keyboard. Debugging functions such as confirmation of internal register contents.
- Can be used with external and internal clocks

\section*{APPLICATIONS}

The development of hardware and software for systems using the MELPS 42 (M58496-XXXP) single-chip microcomputers.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4012 consists of the following hardware:
-(1) Evaluation chip (M58496-000P) and peripheral circuitry
(2) ROM with the PC4000 monitor program
(3) Single-step and breakpoint control circuit
(4) Program memory interface circuit
(5) Input/output buffer/latch circuit

The PC4000 is connected to this board using a card edge connector and this board is connected to the user system by means of an accessory cable.

\section*{FUNCTION}

The debugging machine PC4000 operates as a debugging machine for the MELPS 42 using the contents of the monitor ROM mounted on the dedicated board. The evaluation chip (M58496-000P) loaded on the board executes the program stored in the program memory in the PC4000 debugging machine.

The internal status of the evaluation chip is read out under monitor CPU control when single-step operation and breakpoint operation are halted.


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Applicablemicrocomputers} & M58496-XXXP \\
\hline \multirow[t]{2}{*}{Clock frequency} & Package & 4.194304 MHz \\
\hline & Variable
range & \(2 \sim 4.2 \mathrm{MHz}\) \\
\hline \multicolumn{2}{|l|}{Applicable debugging machine} & \begin{tabular}{l}
PC4000 \\
(connected by a card edge connector)
\end{tabular} \\
\hline \multicolumn{2}{|l|}{Power supply} & Supplied from the PC4000 when inserted into the debugging machine \\
\hline \multicolumn{2}{|l|}{Connection to user's system} & By an accessory cable \\
\hline \multicolumn{2}{|l|}{Debugging functions
\[
\binom{\text { contents of monitor }}{\text { EPROM }}
\]} & \begin{tabular}{l}
- Program execution from any address and halt \\
- Single-step operation \\
- Data writing to EPROM and reading \\
- Confirmation and change of the contents of program RAM \\
- Serial data transfer to an external device \\
- Confirmation and change of the RAM in the evaluation chip (M58496-000P) and the contents of the following registers and flags: \\
- Data pointer \\
- Accumulator \\
- Bregister \\
- CY flag
\end{tabular} \\
\hline
\end{tabular}

\section*{DESCRIPTION}

The PCA4014 is a dedicated MELPS 42 board for use with the PC4000 debugging machine for the M58497-XXXP 4-bit single-chip microcomputers and is used by inserting the board in the PC4000 cabinet.

\section*{FEATURES}
- Connection to user's system by flat cables.
- Single-step operation and breakpoint operation capability from the PC4000 debugging machine keyboard. Debugging frunctions such as confirmation of internal register contents.
- Can be used with external and internal clocks.

\section*{APPLICATIONS}

The development of hardware and software for systems using the MELPS 42 (M58497-XXXP) single-chip microcomputers.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA-4014 consists of the following hardware:
(1) Evaluation chip (M59497-000P) and peripheral circuitry
(2) EPROM with the PC4000 minotor program
(3) Single-step and breakpoint control circuit
(4) Program memory interface circuit
(5) Input/output buffer/latch circuit

The PC4000 is connected to this board using a card edge connector and this board is connected to the user system by means of an accessory cable.

\section*{FUNCTION}

The debugging machine PC4000 operates as a debugging machine for the MELPS 42 using the contents of the monitor ROM mounted on the dedicated board. The evaluation chip (M58497-000P) loaded on the board executes the program stored in the program memory in the PC4000 debugging machine.

The internal status of the evaluation chip is read out under monitor CPU control when single-step operation and breakpoint operation are halted.


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Applicable microcomputers} & M58497-XXXP \\
\hline \multirow[t]{2}{*}{Clock frequency} & Package & 480 KHz \\
\hline & Variable range & \(2 \sim 4.2 \mathrm{MHz} \quad 32 \mathrm{KHz}\) \\
\hline \multicolumn{2}{|l|}{Applicable debugging machine} & \begin{tabular}{l}
PC4000 \\
(connected by a card edge connector)
\end{tabular} \\
\hline \multicolumn{2}{|l|}{Power supply} & Supplied from the PC4000 when insweted into the debugging machine \\
\hline \multicolumn{2}{|l|}{Connector to user's system} & By an accessory cable \\
\hline \multicolumn{2}{|l|}{Debugging functions (contents of monitor EPROM)} & \begin{tabular}{l}
- Program execution from any address and halt \\
- Single-step operation \\
- Data writing to EPROMA and reading \\
- Confirmation and change of the contents of program RAM \\
- Serial data transfer to an external device \\
- Confirmation and change of the RAM in the evaluation chip (M58497.000P) and the contents of the foilowing registers and flags. \\
- Data pointer \\
- Accumulator \\
- B register \\
- CY flag
\end{tabular} \\
\hline
\end{tabular}

\section*{MELPS 8-48 DEDICATED BOARD}

\section*{DESCRIPTION}

The PCA8400 is a dedicated MELPS \(8-48\) board for use with the PC4000 debugging machine for the 8 -bit singlechip microcomputers and is used by inserting the board in the PC4000 cabinet.

\section*{FEATURES}
- Connection to user's system by means of a 40-pin DIL plug
- Control circuits and connectors for the M5L8748S writing adaptor (PC4100)

\section*{APPLICATIONS}

The development of hardware and software for systems using the MELPS 8-48 8-bit single-chip microcomputers.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA8400 consists of the following hardware:
(1) Evaluation chip (M5L8039P-6) and peripheral circuitry
(2) ROM with the PC4000 monitor program
(3) Single-step and breakpoint control circuit
(4) Program memory interface circuit
(5) Input/output buffer/latch circuit

The PC4000 is connected to this board using a card edge connector and this board is connected to the user system by means of an accessory cable.

\section*{FUNCTION}

The debugging machine PC4000 operates as a debugging machine for the MELPS 8-48 using the contents of the monitor ROM mounted on the dedicated board. The evaluation chip (M5L8039P-6) loaded on the board executes the program stored in the program memory in the PC4000 debugging machine.

The internal status of the evaluation chip is read out under monitor CPU control when single-step operation and breakpoint operation are halted.

An interface and connector to enable connection to the M5L8748S writing adaptor PC4100 has been provided, allowing programs to be written and read from the M5L8748S.


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Applicable microcomputers} & \[
\begin{aligned}
& \text { M5L } 8048-\times X X P \\
& \text { M5 L8049-XXXP } \\
& \text { M5L8748S (FC4100) } \\
& \text { M5L8039P-6 }
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{Clock frequency} & Package & 6. 144 MHz \\
\hline & Variable range & 1-6.144MHz (By changing the oscillator crystal) \\
\hline \multicolumn{2}{|l|}{Applicable debugging machine} & PC4000 (connected by a card edge connector) \\
\hline \multicolumn{2}{|l|}{Power supply} & Supplied from the PC4000 when inserted into the debugging machine \\
\hline \multicolumn{2}{|l|}{Connection to user's system} & By an accessory cable \\
\hline \multicolumn{2}{|l|}{Debugging functions (contents of monitor EPROM)} & \begin{tabular}{l}
- Program execution from any address and halt \\
- Data writing to EPROM and reading \\
- Confirmation and change of the contents ofprogram RAM \\
- Serial data transfer to an external device \\
- Confirmation and modification of the RAM data in the evaluation chip \\
- (M5L8039P-6) and the contents of the following registers and flags: \\
- Program counter \\
- Accumulator \\
- PSW
\end{tabular} \\
\hline Other & & By connecting the PC4100, read and write operations to the M5L8748S can be performed. \\
\hline
\end{tabular}

\section*{DESCRIPTION}

The PC4100 is a programming adaptor for use in writing a program developed on a MELPS 8-48 dedicated PCA8400 board in a PC4000 debugging machine into the internal EPROM of the M5L8748S single-chip microcomputer.

\section*{FEATURES}
- Interfaced to the PC4000 debugging machine and MELPS 8-48 board by means of a connector.
- A protective circuit prevents misinsertion of the device to be writtin into

\section*{SPECIFICATIONS}
\begin{tabular}{|c|l|}
\hline \multicolumn{1}{|c|}{ Item } & \multicolumn{1}{|c|}{ Specification } \\
\hline Applicable microcomputer & M5 L8748S \\
\hline Matching boards & \begin{tabular}{l} 
PCA8400 (ME LPS 8-48 dedicated board) \\
(Connected by a flat cable)
\end{tabular} \\
\hline Power supply & \begin{tabular}{l} 
Supplied from the PC4000 debugging machine when \\
connected to the PCA8400
\end{tabular} \\
\hline Connector & \begin{tabular}{l} 
Textool zero insertion force 40-pin socket
\end{tabular} \\
\hline Misinsertion protection & \begin{tabular}{l} 
Power supply is switched on and off by means of a \\
read relay
\end{tabular} \\
\hline Outer dimension & \begin{tabular}{l}
200 \\
\hline
\end{tabular} \\
\hline
\end{tabular}
- No external power supplv is required

\section*{APPLICATIONS}

Data writing into the M5L8748S


\title{
MITSUBISHI MICROCOMPUTERS \\ PCA4301
}

\section*{MELPS 4 EVALUATION BOARD}

\section*{DESCRIPTION}

The PCA4301 evaluation board is used as an evaluation board for MELPS 4 4-bit single-chip microcomputers.

When used in the external ROM mode, this board consists of the evaluation chip (M58842S) and the program EPROM (M5L2716K), possessing equivalent functions to the masked ROM M58840-XXXP and M58841-XXXSP. When creating the mask for a developed program, this board is suitable for program verification and running tests.

\section*{FEATURES}
- Board computer equivalent to the M58840-XXXP and M58841-XXXSP
- Simple program modification using an EPROM
- Connection to user's system by means of a cable
- Built-in clock generator

\section*{APPLICATIONS}

Program and applications equipment development for MELPS 4 4-bit single-chip microcomputers.

\section*{FUNCTIONS}

The evaluation chip (M58842S) outputs the value of the program counter, and reads and executes the instruction stored in the appropriate EPROM address.

It is possible to have this board emulate the operation of a single-chip microcomputer.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4301 consists of the following hardware.
(1) Evaluation chip and peripheral circuitry
(2) Program EPROM socket
(3) EPROM power supply circuit

The board and user system can be connected by means of an accessory cable.

\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Type} & 4-bit parallel processor \\
\hline \multicolumn{2}{|l|}{CPU} & Mitsubishi Electric M58842S \\
\hline \multicolumn{2}{|l|}{Cycle time} & \(10 \mu \mathrm{~s}\) (when using a CF600k Hz) \\
\hline \multirow{2}{*}{Memory} & EPROM \((\mathrm{H})\) & 2K byte Upper order 1 bit (M5L2716K) \\
\hline & ERROM(L) & 2 K byte Lower order 8 bits (M5L2716K) \\
\hline \multicolumn{2}{|l|}{Built-in clock} & \[
\begin{array}{ll}
\text { CR } & 300 \sim 600 \mathrm{kHz} \\
\text { CF } & 600 \mathrm{kHz}
\end{array}
\] \\
\hline \multicolumn{2}{|l|}{Interrupts} & 1 level, 1 factor \\
\hline \multicolumn{2}{|l|}{Connector used} & 50-pin straight header \\
\hline \multicolumn{2}{|l|}{Supporting devices} & PC 4000 (single-chip microcomputer debugging machine) with PCA 4001 (M58840-XXXP board) mounted \\
\hline \multicolumn{2}{|l|}{Power supply} & \begin{tabular}{l}
- \(-15 \mathrm{~V} \pm 10 \%\) (single supply) \\
- Power supply current: 250 mA (max) (during execution a NOP instruction)
\end{tabular} \\
\hline \multicolumn{2}{|l|}{Outer dimensions} & 106.7 (L) \(\times 125(\mathrm{~W}) \times 15(\mathrm{H}) \mathrm{mm}\) \\
\hline
\end{tabular}


\section*{MELPS 4 EVALUATION BOARD}

\section*{DESCRIPTION}

The PCA4303 evaluation board is used as an evaluation board for MELPS 4 4-bit single-chip microcomputers.

When used in the external ROM mode, this board consists of the evaluation chip (M58842S) and the program EPROM (M5L2716K) possessing equivalent functions to the masked ROM M58843-XXXP. When creating the mask for a developed program, this board is suitable for program verification and running tests.

\section*{FEATURES}
- Board computer equivalent to the M58843-XXXP
- Simple program modification using an EPROM
- Connection to user's system by means of a cable
- Built-in clock generator

\section*{APPLICATIONS}

Program and applications equipment development for MELPS 4 4-bit single-chip microcomputers.

\section*{FUNCTION}

The evaluation chip (M58842S) outputs the value of the program counter, and reads and executes the instruction stored in the appropriate EPROM address.

It is possible to have this board emulate the operation of a single-chip microcomputer.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4303 consists of the following hardware.
(1) Evaluation chip and peripheral circuitry
(2) Program EPROM socket
(3) EPROM power supply circuit

The board and user system can be connected by means of an accessory cable.

\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Type} & 4-bit parallel processor \\
\hline \multicolumn{2}{|l|}{CPU} & Mitsubishi Electric 1.158842.S \\
\hline \multicolumn{2}{|l|}{Cycle time} & \(10 \mu \mathrm{~s}\) (when using a CF600k Hz) \\
\hline \multirow{2}{*}{Memory} & EPROM(H) & 2 K byte Upper order 1 bit (M5L2616K) \\
\hline & ERROM(L) & 2 K byte Lower order 8 bits (M5L2716K) \\
\hline \multicolumn{2}{|l|}{Built-in clock} & \[
\begin{aligned}
& \text { CR } \quad 300 \sim 600 \mathrm{kHz} \\
& \text { CF } 600 \mathrm{kHz}
\end{aligned}
\] \\
\hline \multicolumn{2}{|l|}{Interrupts} & 1 level, 1 factor \\
\hline \multicolumn{2}{|l|}{Connector used} & 50-pin straight header \\
\hline \multicolumn{2}{|l|}{Supporting devices} & PC 4000 (single-chip microcomputer debugging machine) with PCA4003 (M 58843-XXXP board) mounted \\
\hline \multicolumn{2}{|l|}{Power supply} & \begin{tabular}{l}
- - \(15 \mathrm{~V} \pm \because 0 \%\) (single supply) \\
- Power supply current: 250 mA (max) (during execution an NOP instruction)
\end{tabular} \\
\hline \multicolumn{2}{|l|}{Outer dimensions} & \(106.7(\mathrm{~L}) \times 125(\mathrm{~W}) \times 15(\mathrm{H}) \mathrm{mm}\) \\
\hline
\end{tabular}


\section*{MITSUBISHI MICROCOMPUTERS \\ PCA 4304}

\section*{MELPS 4 EVALUATION BOARD}

\section*{DESCRIPTION}

The PCA4304 evaluation board is used as an evaluation board for MELPS 4 4-bit single-chip microcomputers.

When used in the external ROM mode, this board consists of the evaluation chip (M58842S) and the program EPROM (M5L2716K), possessing equivalent functions to the masked ROM M58844-XXXSP. When creating the mask for a developed program, this board is suitable for program verification and running tests.

\section*{FEATURES}
- Board computer equivalent to the M58844-XXXSP
- Simple program modification using an EPROM
- Connection to user's system by means of a cable
- Built-in clock generator

\section*{APPLICATIONS}

Program and applications equipment development for MELPS 4 4-bit single-chip microcomputers.

\section*{FUNCTION}

The evaluation chip (M58842S) outputs the value of the program counter, and reads and executes the instruction stored in the appropriate EPROM address.

It is possible to have this board emulate the operation of a single-chip microcomputer.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4304 consists of the following hardware.
(1) Evaluation chip and peripheral circuitry
(2) Program EPROM socket
(3) EPROM power supply circuit

The board and user system can be corınected by means of an accessory cable.

\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Type} & 4-bit parallel processor \\
\hline \multicolumn{2}{|l|}{CPU} & Mitsubishi Electric M58842S \\
\hline \multicolumn{2}{|l|}{Cycle time} & \(10 \mu \mathrm{~s}\) (when using a CF600kHz) \\
\hline \multirow{2}{*}{Memory} & EPROM \((\mathrm{H})\) & 2K byte Upper order 1 bit (M5L2616K) \\
\hline & ERROM(L) & 2 K byte Lower order 8 bits (M5L2716K) \\
\hline \multicolumn{2}{|l|}{Built-in clock} & \[
\begin{aligned}
& \text { CR } 300 \sim 600 \mathrm{kHz} \\
& \text { CF } 600 \mathrm{kHz}
\end{aligned}
\] \\
\hline \multicolumn{2}{|l|}{Interrupts} & 1 level, 1 factor \\
\hline \multicolumn{2}{|l|}{Connector used} & 50-pin straight header \\
\hline \multicolumn{2}{|l|}{Supporting devices} & PC 4000 (single-chip microconputer debugging machine) with PCA 4004 (M58844-XXX SP dedicated board) mounted \\
\hline \multicolumn{2}{|l|}{Power supply} & \begin{tabular}{l}
- \(-15 \mathrm{~V} \pm 10 \%\) (single supply) \\
- Power supply cuirent: 250 mA (max) (during execution an NOP instruction)
\end{tabular} \\
\hline \multicolumn{2}{|l|}{Outer dimensions} & \(106.7(\mathrm{~L}) \times 125(\mathrm{~W}) \times 15(\mathrm{H}) \mathrm{mm}\) \\
\hline
\end{tabular}


\section*{DESCRIPTION}

The PCA4305 evaluation board is used as an evaluation board for MELPS 4 4-bit single-chip microcomputers.

When used in the external ROM mode, this board consists of the evaluation chip (M58845-000SP) and the program EPROM (M5L2716K), possessing equivalent functions to the masked ROM M58845-XXXSP. When creating the mask for a developed program, this board is suitable for program verification and running tests.

\section*{FEATURES}
- Board computer equivalent to the M58845-XXXSP
- Simple program modification using an EPROM
- Connection to user's system by means of a cable
- Built-in clock generator

\section*{APPLICATIONS}

Program and applications equipment development for MELPS 4 4-bit single-chip microcomputers.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4305 consists of the following hardware.
(1) Evaluation chip and peripheral circuitry
(2) Program EPROM socket
(3) EPROM power supply circuit

The board and user system can be connected by means of an accessory cable.

\section*{FUNCTION}

The evaluation chip (M58845-000SP) outputs the value of the program counter, and reads and executes the instruction stored in the appropriate EPROM address.

It is possible to have this board emulate the operation of a single-chip microcomputer.


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Item} & \multicolumn{2}{|r|}{Specification} \\
\hline \multicolumn{2}{|l|}{Type} & \multicolumn{2}{|l|}{4-bit parallel processor} \\
\hline \multicolumn{2}{|l|}{CPU} & \multicolumn{2}{|l|}{M58845-000SP} \\
\hline \multicolumn{2}{|l|}{Cycle time} & \multicolumn{2}{|l|}{Built-in 455 kHz clock} \\
\hline \multicolumn{2}{|l|}{Mernory} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Program memory: 2048 words \(\times 9\) bits (M5L2716K \(\times 2\) ) \\
Data memory: 128 words \(\times 4\) bits (Built-in M58845-XXXSP)
\end{tabular}} \\
\hline \multirow{7}{*}{1/0} & K & Analog input & 1 bit \(\times 8\) \\
\hline & \multirow{2}{*}{S} & Output & 8 bits \(\times 1\) \\
\hline & & Input & 4 bits \(\times 2\) \\
\hline & \multirow{2}{*}{D} & Output & 1 bit \(\times 12\) \\
\hline & & Sense input & 1 bit \(\times 12\) \\
\hline & \multirow{2}{*}{F} & Output & 4 bits \(\times 1\) \\
\hline & & Input & 4 bits \(\times 1\) \\
\hline \multicolumn{2}{|l|}{A-D converter} & \multicolumn{2}{|l|}{Built-in, \(\pm 3\) LSB \(\pm\) accuracy} \\
\hline \multicolumn{2}{|l|}{Touchkey interface} & \multicolumn{2}{|l|}{Built-in} \\
\hline \multicolumn{2}{|l|}{Subroutine nesting} & \multicolumn{2}{|l|}{3 levels (including 1 level of interrupt)} \\
\hline \multicolumn{2}{|l|}{Clock generator} & \multicolumn{2}{|l|}{Built-in (ceramic filter or RC circuit)} \\
\hline \multicolumn{2}{|l|}{Timers} & \multicolumn{2}{|l|}{2} \\
\hline \multicolumn{2}{|l|}{Interrupts} & \multicolumn{2}{|l|}{INT pin} \\
\hline \multicolumn{2}{|l|}{Power supply} & \multicolumn{2}{|l|}{\(-15 \mathrm{~V} \pm 5 \%, 500 \mathrm{~mA}\) ( \(\max\) )} \\
\hline \multicolumn{2}{|l|}{Connector used} & \multicolumn{2}{|l|}{68 conductor ( 34 each side) card-edge connector} \\
\hline \multicolumn{2}{|l|}{Outer dimensions} & \multicolumn{2}{|l|}{190 (L) \(\times 180\) (W) \(\times 20(\mathrm{H}) \mathrm{mm}\)} \\
\hline
\end{tabular}

\section*{DESCRIPTION}

The PCA4101 evaluation board is used as an evaluation board for MELPS 41 4-bit single-chip microcomputers.

When used in the external ROM mode, this board consists of the evaluation chip (M58494-000P) and the program EPROM (M5L2716K), possessing equivalent functions to the masked ROM M58494-XXXP. When creating the mask for a developed program, this board is suitable for program verification and running tests.

\section*{FEATURES}
- Board computer equivalent to the M58494-XXXP
- Simple program modification using an EPROM
- Connection to user's system by means of a cable
- Built-in clock generator

\section*{APPLICATIONS}

Program and applications equipment development for MELPS 41 4-bit single-chip microcomputers.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4101 consists of the following hardvjare.
(1) Evaluation chip and peripheral circuitry
(2) Address data latch circuit
(3) Timing generator
(4) Program EPROM socket
(5) Port input/output latch buffers

The board and user system can be connected by means of an accessory cable.

\section*{FUNCTION}

The evaluation chip (M58494-000P) performs time division of part of the port contents, outputs the value of the program counter, and reads in instructions from the EPROM and executes them. Port output buffer and latch control timing is derived from either an internal or an external clock generator. This board is usable to emulate the operation of the single-chip microcomputer.


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Type} & 4-bit parallel processor \\
\hline \multicolumn{2}{|l|}{Evaluation chip} & M58494-000P \\
\hline \multirow[t]{2}{*}{Clock frequency} & Internal & 250 kHz \\
\hline & Range & 100~350kHz \\
\hline \multicolumn{2}{|l|}{Memory} & \begin{tabular}{l}
Program memory: 4 K words \(\times 10\) bits (M5L2716K \(\times 4\) ) \\
Data memory: Internal: \(32 \times 4\) bits \\
External: 1024 words \(\times 4\) bits
\end{tabular} \\
\hline \multicolumn{2}{|l|}{1/0} & \begin{tabular}{l}
Input/output ports: for a total of 20 lines
\[
R_{0} \sim R_{7}, Q_{0} \sim Q_{7}, D_{0} \sim D_{3}
\] \\
Output ports: for a total of 32 lines
\[
A_{0} \sim A_{11}, U_{0} \sim U_{3}, S_{0} \sim S_{7}, T_{0} \sim T_{7}
\]
\end{tabular} \\
\hline \multicolumn{2}{|l|}{Interrupts} & \begin{tabular}{l}
\(\mathrm{INT}_{\mathrm{A}}\) \\
\(\mathrm{INT}_{\mathrm{B}}\) \\
Timer
\end{tabular} \\
\hline \multicolumn{2}{|l|}{Power supply} & \(5 \mathrm{~V} \pm 5 \%\) \\
\hline \multicolumn{2}{|l|}{Connector used} & Two 50-pin angled headers \\
\hline
\end{tabular}

\section*{MELPS 42 EVALUATION BOARD}

\section*{DESCRIPTION}

The PCA4201 evaluation board is used as an evaluation board for MELPS 42 4-bit single-chip microcomputers.

When used in the external ROM mode, this board consists of the evaluation chip (M58496-000P) and the program EPROM (M5L2716K), possessing equivalent functions to the masked ROM M58496-XXXP. When creating the mask for a developed program, this board is suitable for program verification and running tests.

\section*{FEATURES}
- Board computer equivalent to the M58496-XXXP
- Simple program modification using an EPROM
- Connection to user's system by means of a cables
- Built-in clock generator

\section*{APPLICATIONS}

Program and applications equipment development for MELPS 42 4-bit single-chip microcomputers.

\section*{FUNCTION}

The evaluation chip (M58496-000P) performs time division of part of the port contents, outputs the value of the program counter, and readsin instructions from the EPROM and executes them. Port output buffer and latch control timing is derived from either an internal or an external clock generator. This board is usable to emulate the operation of the single-chip microcomputer.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA4201 consists of the following hardware.
(1) Evaluation chip and peripheral circuitry
(2) Address data latch circuit
(3) Timing generator
(4) Program EPROM socket
(5) Port/output latch

The board and user system can be connected by means of accessory cables.


SPECIFICATIONS
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{Item} & Specification \\
\hline \multicolumn{2}{|l|}{Type} & 4-bit parallel processor \\
\hline \multicolumn{2}{|l|}{Evaluation chip} & M58496-000P \\
\hline \multirow[t]{2}{*}{Clock frequency} & Internal & 4. 19 MHz \\
\hline & Range & \(2-4.2 \mathrm{MHz}\) \\
\hline \multicolumn{2}{|l|}{Memory} & \begin{tabular}{l}
Program memory: 2 K words \(\times 10\) bits (M5L2716K \(\times 2\) ) \\
Data memory: 128 words \(\times 4\) bits
\end{tabular} \\
\hline \multicolumn{2}{|c|}{1/0} &  \\
\hline \multicolumn{2}{|l|}{Interrupts} & INT \({ }_{\text {A }},{ }^{\prime N} T_{\text {B }}\), clock interrupt \\
\hline \multicolumn{2}{|l|}{Power supply} & \(5 \vee \pm 10 \%\) \\
\hline \multicolumn{2}{|l|}{Connector used} & Two 50-pin angled headers \\
\hline
\end{tabular}

\section*{MELPS 42 EVALUATION BOARD}

\section*{DESCRIPTION}

The PCA4202 evaluation board is used as an evaluation board for MELPS 42 4-bit single-chip microcomputers.

When used in the external ROM mode, this board consists of the evaluation chip (M58497-000P) and the program EPROM (M5L2716K), prossessing equivalent functions to the masked ROM M58497-XXXP. When creating the mask for a developed program, this board is suitable for program verification and running tests.

\section*{FEATURES}
- Board computer equivalent to the M58497-XXXP
- Simple program modification using an EPROM
- Connection to user's system by means of flat cables
- Built-in clock generator

\section*{APPLICATIONS}

Program and applications equipment development for MELPS 42 4-bit single-chip microcomputers.

\section*{FUNCTION}

The evaluation chio (M58497-000P) performs time division of part of the port contents, outputs the value of the program counter, and reads in instructions from the EPROM and executes them. Port output buffer and latch control timing is derived from either an internal or an external clock generator. This board is usable to emulate the operation of the single-chip microcomputer.

\section*{CONFIGURATION}

As can be seen in the Block Diagram, the PCA4201 consist of the following hardware.
(1) Evaluation chip and peripheral circuitry
(2) Address data latach circuit
(3) Timing generator
(4) Program EPROM socket
(5) Port input/output latch buffers

The board and user system can be connected by means of an accessory cable.


\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Item} & \multicolumn{2}{|l|}{Specification} \\
\hline \multicolumn{2}{|l|}{Type} & \multicolumn{2}{|l|}{4-bit parallel processor} \\
\hline \multicolumn{2}{|l|}{Evaluation chip} & \multicolumn{2}{|l|}{M58497-000P} \\
\hline \multirow[t]{2}{*}{Clock frequency} & Package & \multicolumn{2}{|l|}{480 KHz} \\
\hline & Divider & \multicolumn{2}{|l|}{32 KHz} \\
\hline \multicolumn{2}{|l|}{Memory} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Program meory: \(2 K\) words \(\times 10\) bits
\[
(\text { M5L2 } 2716 K \times 2)
\] \\
Data memory: 128 words \(\times 4\) bits
\end{tabular}} \\
\hline \multicolumn{2}{|c|}{1/0} & \begin{tabular}{ll} 
Dedicated \(L C D\) & \(L C_{0} \sim L C_{25}\) \\
ports & \(C O M_{0} \sim C O M\) \\
Input/output & \(\mathrm{K}_{0} \sim \mathrm{~K}_{3}\) \\
ports & \(\mathrm{S}_{0} \sim \mathrm{~S}_{3}\) \\
Output ports & \(\mathrm{F}_{0} \sim \mathrm{~F}_{7}\) \\
& \(\mathrm{D}_{0} \sim \mathrm{D}_{10}\) \\
& \(\mathrm{P}_{0}, \mathrm{P}_{1}\)
\end{tabular} & \[
\left\{\begin{array}{l}
\text { Total of } \\
28 \text { lines } \\
\text { Total of } \\
8 \text { lines } \\
\\
\text { Total of } \\
21 \text { lines }
\end{array}\right.
\] \\
\hline \multicolumn{2}{|l|}{Interrupts} & \multicolumn{2}{|l|}{INTA, INT \({ }_{\text {B }}\), clock interrupt} \\
\hline \multicolumn{2}{|l|}{Power supply} & \multicolumn{2}{|l|}{\(5 \mathrm{~V} \pm 10 \%\)} \\
\hline \multicolumn{2}{|l|}{Connector used} & \multicolumn{2}{|l|}{Two 50-pin angled headers} \\
\hline
\end{tabular}

\section*{DESCRIPTION}

The PCA8402 evaluation board is used as an evaluation board for MELPS 8-48 8-bit single-chip microcomputers.

This board consists basically of the external ROM chip (M5L8039P-6) and EPROM (M5L2716K), possessing equivalent functions to the masked ROM M5L8048-XXXP and M5L8049-XXXP. When creating the mask for a developed program, this board is suitable for program verification and running tests.

\section*{FEATURES}
- Board computer equivalent to the M5L8048-XXXP and M5L8049-XXXP
- Simple program modification using an EPROM
- Connection to user's system socket by means of a 40-pin DIL plug
- Built-in clock generator

\section*{APPLICATIONS}

Program and applications equipment development for MELPS 8-48 8-bit single-chip microcomputers.

\section*{FUNCTION}

The evaluation chip (M5L8039P-6) outputs the value of the program counter and reads in instructions from ERROM and executes them.

The board is equivalent in operation to a single-chip microcomputer.

\section*{CONFIGURATION}

As can be seen in the block diagram, the PCA8402 consists of the following hardware:
(1) Evaluation chip and peripheral circuitry
(2) Program EPROM socket
(3) EPROM power supply circuit

The board and user system can be connected by means of an accessory cable.

\section*{SPECIFICATIONS}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Item } & \multicolumn{1}{|c|}{ Specification } \\
\hline Type & 80bit parallel processor \\
\hline CPU & M5L8039P-6 (equivalent to Intel 8039-6) \\
\hline Cycle time & Clock supplied by user system (maximum 6MHz) \\
\hline Memory & \begin{tabular}{l} 
Program memory: 2K bytes (M5L27.16K) \\
Data memory: 128 bytes (built-in M5L8039P-6)
\end{tabular} \\
\hline I/O & \begin{tabular}{l} 
8-bit parallel port \(\times 3\) \\
Test pin \(\times 2\)
\end{tabular} \\
\hline Interrupts & INT pin \\
\hline Power supply & \(5 \mathrm{~V} \pm 5 \%, 500 \mathrm{~mA}(\) max) \\
\hline Connector used & \(40-\) pin DIL IC socket \\
\hline Outer dimensions & \(60(\mathrm{~L}) \times 65(\mathrm{~W}) \times 30(\mathrm{H}) \mathrm{mm}\) \\
\hline
\end{tabular}


\section*{SOFTWARE CODES}

Software products for Mitsubishi's MELPS microprocessors are designated by the following alphanumeric codes.

\section*{1. PROGRAMS}

Example: \(\qquad\)
ind of microprocessor
A: MELPS 8/85 8-bit parallel CPU
C: Single-chip 8-bit microcomputer
B: Single-chip 4-bit microcomputer
Z: General
Operation system
For host computer systems
2: For target computer systems
Kind of program
AP: Application program SB: Subroutine
AS: Assembler
CR: Control program
DP: Diagnostic program
OS: operation system
Identifying serial number

SM: Simulator
SP: Service program
TL: Compiler
TS: Test program

\section*{2. MANUALS AND SUPPORT MATERIALS}

Example:

: Mitsubishi MELPS microprocessor software
Kind of microprocessor
A: MELPS 8/85 8-bit parallel CPU C: Single-chip 8-bit
B: Single-chip 4-bit microcomputer
Z: General
anguage
E: English
M: Japanese
Kind of Material
HR: Hardware manual
PS : Program manual
SH: Consumables
SR : Software manual or operating manual
SS: Software support materials
Identifying serial number
Availability
A: Unrestricted
Year of issue-last digit, starting from \(1976=6\)
Month of issue
1: January
9: September
X: October
Y: November
Z: December
Fully revised edition
A: First
B: Second
etc.
Partial revision (advance of full revision resets to 0 )

\title{
MITSUBISHI LSIs \\ MELPS 4/41 SOFTWARE
}

AVAILABLE MATERIALS

\section*{HOST PROGRAMS}
\begin{tabular}{|c|c|c|c|}
\hline - Program & Program code number & \[
\begin{gathered}
\text { Normal } \\
\text { shipping media_ }
\end{gathered}
\] & Source language \\
\hline MELPS 4 Cross Assembler-MELCOM 70 & GBIAS0001 & Magnetic tape & FORTRAN (part in assembler) \\
\hline MELPS 4 Cross Assembler-MELCOM 7000 or COSMO 700 & GBIAS0002 & Magnetic tape & FORTRAN \\
\hline MELPS 4 Simulator-MELCOM 70 & GBISM0001 & Magnetic tape & FORTRAN (part in assembler) \\
\hline MELPS 4 Paper-Tape Generation Program for PROM WritersMELCOM 70 & GBISP0001 & Magnetic tape & FORTRAN (part in assembler) \\
\hline MELPS 4 Paper-Tape Generation Program for PROM WritersMELCOM 7000 and COSMO 700 & GBISP0002 & Magnetic tape & FORTRAN (part in assembler) \\
\hline MELPS 41 Cross Assembler-MELCOM 70 & GBIAS0003 & Magnetic tape & FORTRAN (part in assembler) \\
\hline MELPS 41 Simulator-MELCOM 70 & GBISM0002 & Magnetic tape & FORTRAN (part in assembler) \\
\hline MELPS 41 Paper-Tape Generation Program for PROM WritersMELCOM 70 & GBISP0003 & Magnetic tape & FORTRAN (part in assembler) \\
\hline MELPS 42 Cross Assembler-MELCOM 70 & GBIAS0010 & Magnetic tape & FORTRAN (part in assembler) \\
\hline MELPS 42 Simulator-MELCOM 70 & GBISM0006 & Magnetic tape & FORTRAN (part in assembler) \\
\hline MELPS 42 Paper-tape Generation Program for PROM Writers-MELCOM 70 & GBISP0006 & Magnetic tape & FORTRAN (part in assembler) \\
\hline
\end{tabular}


\section*{MELPS 4 CROSS ASSEMBLER MANUALS}
\begin{tabular}{|l|l|l|}
\hline MELPS 4 Assembler Language Manual & GBM - SR00-01A \\
\hline MELPS 4 Cross Assembler Manual-MELCOM 70 & GBM - SR00-02A \\
\hline MELPS 4 Cross Assembler Operating Manual-MELCOM 70 & GBM -SR00-03A \\
\hline
\end{tabular}

\section*{MELPS 4 SIMULATOR MANUALS}
\begin{tabular}{|l|c|c|}
\hline MELPS 4 Simulator Manual-MELCOM 70 & GBM - SR00-04A \\
\hline MELPS 4 Simulator Operating Manual-MELCOM 70 & GBM - SR00-05A & 102 \\
\hline
\end{tabular}

MELPS 4 PAPER-TAPE GENERATION PROGRAM MANUALS FOR PROM WRITERS
\begin{tabular}{|l|c|c|}
\hline MELPS 4 Paper-Tape Generation Program Manual for PROM Writers-MELCOM 70 . & GBM - SR00-06A & 17 \\
\hline MELPS 4 Paper-Tape Generation Program Operating Manual for PROM Writers-MELCOM 70 & GBM - SR00-07A & 8 \\
\hline
\end{tabular}

\section*{MELPS 4 HANDBOOK}
\begin{tabular}{|l|l|l|}
\hline MITSUBISHI MELPS 4 Single-Chip 4-Bit Microcomputer Handbook-Support Software (Note 1) & GBM-SR10-01A & \\
\hline
\end{tabular}

Note 1: Includes contents of all above manuals concerning MELPS 4 software
MELPS 41 CROSS ASSEMBLER MANUALS
\begin{tabular}{|l|c|c|}
\hline MELPS 41 Assembly Language Manual & GBM-SR00-08A & \\
\hline MELPS 41 Cross Assembler Manual-MELCOM 70 & GBM - SR00-09A \\
\hline MELPS 41 Cross Assembler Operating Manual-MELCOM 70 & GBM - SR00-10A \\
\hline
\end{tabular}

\section*{MELPS 41 SIMULATOR MANUALS}
\begin{tabular}{|l|c|c|}
\hline MELPS 41 Simulator Manual & GBM - SR00-11A & 93 \\
\hline MELPS 41 Simulator Operating Manual & GBM - SR00-12A & 9 \\
\hline
\end{tabular}

MELPS 41 PAPER-TAPE GENERATION PROGRAM MANUALS FOR PROM WRITERS
\begin{tabular}{|l|c|c|}
\hline MEL’'S 41 Paper-Tape Generation Program Manual for PROM Writers- MELCOM 70 & GBM - SR00 - 13A & 8 \\
\hline MELPS 41 Paper-Tape Generation Program Operating Manual for PROM Writers-MELCOM 70 & GBM -SR00-14A & 11 \\
\hline
\end{tabular}

\section*{MELPS 42 SIMULATOR MANUALS}

MELPS 42 PAPER-TAPE GENERATION PROGRAM MANUALS FOR PROM WRITERS
\begin{tabular}{|l|c|c|}
\hline MELPS 42 Paper-Tape Generation Program Manual for PROM Writers-MELCOM 70 & GBM-SR00-33A & 21 \\
\hline
\end{tabular}

MELPS 4/41 software is the name used to designate a software series provided by Mitsubishi for development application programs for equipment in which single-chip microcomputers are used.

MELPS 4/41 software is used as a tool to develop application programs, and comprises all the programs -assembly, PROM programming and mask makingnecessary to the manufacture of single-chip microcomputers.

MELPS 4/41 SOFTWARE CONFIGURATION
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{5}{*}{} &  &  &  \\
\hline & \multirow[t]{4}{*}{\begin{tabular}{l}
Translates a symbolic source program written in assembly language and produces as output an object program in machine language. \\
There are many kinds of control data and instruction codes and other functions can be changed easily. \\
In MELPS 41, the coding format of is free and a number of input media can be used to input the source program.
\end{tabular}} & \multirow[t]{4}{*}{\begin{tabular}{l}
Executes and checks a user's program on the pseudo CPU of the host computer. This allows more efficient program debugging and provides more extensive checking than can be accomplished by hardware. \\
Both MELPS 4 and MELPS 41 simulators feature: \\
- Many flexible control commands \\
- Trace output. halt table and deleting \\
- Interrupt operations capable of cyclic interruptions \\
-Assignment of \(1 / O\) ports and data \\
The MELPS 41 simulator also has: \\
- Reverse assembler \\
- Setting execution time count \\
- Assignment of memory protect region
\end{tabular}} & \begin{tabular}{l}
Translates assembler binary object programs and outputs paper tape in hexadecimal form. \\
Generates paper tape for PROM writers of
\end{tabular} \\
\hline & & & fkurant chipmicrocomputet \\
\hline & & & M58840-XXXP and M58494-XXXP single-chip 4 -bit microcomputers can be automatically programmed to customer's specifications. The plotter instructions for automatic mask production and the program to test the production ROMs are automatically generated from the object program provided by the customer. \\
\hline & & & \\
\hline
\end{tabular}

The user can develop his application programs using MELPS 4/41 software as follows:

The cross assembler is used for object-program generation, and the simulator is used for program debugging. When the application program is finalized, the paper-tape generation program for PROM writers is used to generate a paper tape for the PROM writer.
1. EPROM: Newly developed application programs are programmed in EPROMs, using the PROM writer; then
these EPROMs are ready to be installed in sockets of an evaluation breadboard computer or other singlechin microcomouter.
2. Mask-programmable single-chip microcomputer: Mitsubishi Electric has developed a system to produce a mask-programmable single-chip microcomputer to the user's specifications. The object program can be in the PROM-writer format of either Minato Electronics or Takeda Riken

PROGRAM DEVELOPMENT


Note 1 : With MELPS 41, paper-tape can also be used for source program input.

AVAILABLE MATERIALS


\section*{HOST PROGRAMS}
\begin{tabular}{|l|l|l|l|}
\hline MELPS 8/85 PL/ \(\mu \mu\) Cross Compiler-MELCOM 7000 (B-version) & GA1TL0100 & Magnetic tape & FORTRAN IV \\
\hline MELPS 8/85 Cross Assembler-MELCOM 70 (A-version) & GA1AS0100 & Magnetic tape & FORTRAN IV (part in assembler) \\
\hline MELPS 8/85 Simulator-MELCOM 70 (B-version) & GA1SM0100 & Magnetic tape & FORTRAN IV (part in assembler) \\
\hline MELPS 8/85 Paper Tape Generation Program for PROM Writers-MELPS 70 & GA1SP0100 & Magnetic tape & FORTRAN IV (part in assembler) \\
\hline MELPS 8-48Cross Assembler-MELCOM 70 (A-verison) & & Magnetic tape & FORTRAN IV (part in assembler) \\
\hline
\end{tabular}

\section*{TARGET PROGRAMS}
\begin{tabular}{|l|l|l|l|}
\hline MELPS 8/85 Self assembler & GA2AS0100 & Paper tape & MELPS 8/85 assembler \\
\hline MELPS 8/85 Editor & GA2SP0103 & Paper tape & MELPS 8/85 assembler \\
\hline MELPS 8 BOM-PTS Basic Operating Monitor & GA2OS0100 & Paper tape & MELPS 8/85 assembler \\
\hline MELPS 8 BOM-B Basic Operating Monitor & GA20S0101 & Paper tape & MELPS 8/85 assembler \\
\hline MELPS 8/85 Subroutine 1: Integer Arithmetic Operations & GA2SB0100 & Paper tape & MELPS 8/85 assembler \\
\hline
\end{tabular}


MELPS \(\mathbf{8 / 8 5}\) PL/I \(\mu\) CROSS COMPILER MANUALS
\begin{tabular}{|l|c|c|}
\hline MELPS 8/85 PL// \(\mu\) Compier Summary (B-version) & GAM-SR00-07A & 74 \\
\hline MELPS 8/85 PL/ \(\mu\) Compiler Language Manual (B-version) & GAM-SR00-08A & 80 \\
\hline MELPS 8/85 PL/ \(\mu\) Cross Compiler Operating Manual (B-version) & GAM-SR00-09A & 52 \\
\hline MELPS \(8 / 85\) PL/ \(\mu\) Cross Compiler Operating Manual-MELCOM 7000 & GAM-SR00-10A & \\
\hline
\end{tabular}

MELPS 8/85 CROSS ASSEMBLER MANUALS
\begin{tabular}{|l|c|c|}
\hline MELPS 8/85 Assembly Language Manual (A-version) & GAM-SR00-01A & 90 \\
\hline MELPS \(8 / 85\) Cross Assembler Operating Manual (A-version) & GAM-SR00-02A & 40 \\
\hline MELPS 8/85 Cross Assembler and Simulator Operating Manual-MELCOM 7000 & GAM-SR00-04A & 16 \\
\hline
\end{tabular}

MELPS 8/85 SIMULATOR MANUAL
MELPS 8/85 Simulator Operating Manual (B-version)
GAM-SROO-03A \(\quad 40\)

MELPS 8/85 SELF ASSEMBLER MANUALS
\begin{tabular}{|l|c|c|}
\hline MELPS \(8 / 85\) Self Assembly Language Manual (B-version) & GAM-SR00-25A & 84 \\
\hline MELPS \(8 / 85\) Self Assembler Manual-PTS & GAM-SR00-19A & 22 \\
\hline MELPS \(8 / 85\) Self Assembler Operating Manual & GAM-SR00-24A & 32 \\
\hline
\end{tabular}

MELPS EDITOR MANUALS
\begin{tabular}{|l|c|c|}
\hline MELPS Editor Manual-PTS & GAM-SROO-26A \\
\hline MELPS Editor Operating Manual-PTS & GAM-SR00-27A \\
\hline
\end{tabular}

\section*{MELPS 8 BASIC OPERATING MONITOR MANUALS}
\begin{tabular}{|l|l|c|}
\hline MELPS 8 BOM-PTS Basic Operating Monitor Manual & GAM-SR00-18A & 18 \\
\hline MELPS 8 BOM-B Basic Operating Monitor Manual & GAM-SR00-23A & 14 \\
\hline
\end{tabular}

\section*{MELPS 8/85 SUBROUTINE MANUALS}

MELPS 8/85 Subroutine 1 (Integer Arithmetic Operations) Manua
GAM-SR00-17A \(\quad 18\)

PAPER-TAPE GENERATION PROGRAM MANUAL FOR PROM WRITERS
\begin{tabular}{|l|c|c|}
\hline Paper-Tape Generation Program Manual for PROM Writers-MELCOM 70 & GAM-SR00-32A & 32 \\
\hline
\end{tabular}
MELPS 8-48 CROSS ASSEMBLER MANUALS
\begin{tabular}{|l|c|c|}
\hline MELPS 8-48 Assembly Language Manual (A-version) & GCM-SR00-01A & 148 \\
\hline MELPS 8-48 Cross Assembler Manual (A-version) & GCM-SR00-02A & 24 \\
\hline MELPS 8-48 Cross Assembler Operating Manual-MELCOM 70 & GCM-SR00-03A & 5 \\
\hline
\end{tabular}

\title{
MITSUBISHI LSIs \\ MELPS 8/85 SOFTWARE
}

MELPS 8/85 software is the name used to designate a software series provided by Mitsubishi for developing application programs or operating systems for equipment in which MELPS 8/85 CPUs are used.

MELPS \(8 / 85\) software is divided into two parts. The first is that used as a tool to develop application programs, and
the second is that used as a part of application programs for MELPS 8/85 CPUs. MELPS \(8 / 85\) software can also be divided into two classifications: the first, host programs, which are developed to run on a host computer; and the second, target programs, which are developed to rùn on a MELPS 8/85 microcomputer.

\section*{SOFTWARE CONFIGURATION}


\title{
MITSUBISHI LSIs \\ MELPS 8/85 SOFTWARE
}

The user can develop his application programs using MELPS 8/85 software in any of three ways.
1. On a host computer: the MELPS \(8 / 85\) cross compiler or cross assembler is used for object-program generation, and the simulator is used for program debugging.
2. On a microcomputer: the MELPS \(8 / 85\) assembler is used for object-program generation, and the microcomputer is used for execution and implementation of programs.
3. On a combination of host computer and microcomputer: object programs are produced by the MELPS 8/85 cross compiler and/or the MELPS 8/85 cross assembler on a host computer. The object programs are debugged and implemented on a MELPS 8/85 microcomputer under control of the basic operating monitor.

The user can develop MELPS 8/85 programs using general-purpose subroutines for functions such as arithmetic
operations, input/output control and logical operations.
Full utilization of these subroutines can facilitate program development, debugging and implementation. The final media of a developed program can be any of the following:
1. Paper tape: There are four basic forms of object programs on paper-tape: MELPS 8/85 binary, simple (IPL) binary, hexadecimal and BNPF. Object programs on paper tape are stored in RAMs and are loaded by the appropriate loader.
2. PROM: The developed program is programmed in a PROM using the PROM writer; then this PROM is installed in the appropriate PROM socket of the microcomputer.
3. Mask ROM: Mitsubishi Electric is ready to produce a mask ROM to a user's specifications. The object program can be in MELPS \(8 / 85\) binary, hexadecimal or BNPF form.

PROGRAM DEVELOPMENT


\section*{DESCRIPTION}

The MELPS 4 cross assembler has been prepared for the development of application programs suitable for equipment using the M58840-XXXP, M58841-XXXSP, M58842S, M58843-XXXP, M58844-XXXSP, M58846-XXXSP and M58847-XXXSP single-schip 4-bit microcomputer.

This cross assembler not only provides many pseudo instructions, control commands, and control data for improving programming efficiency, but it also provides program versatility for changing instruction codes and functions.

\section*{FEATURES OF THE CROSS ASSEMBLER}
- 21 types of control data
- Instruction codes and functions easily changed
- Catalogs the control data in disk storage
- Constants can also be expressed in non-decimal notations
- Expandability using pseudo instructions
- Printouts available from the tables and cross-reference lists
- Execution computer: MELCOM 70 (memory capacity more than 24 K words, monitor BDOS)
- Implementation language: FORTRAN IV (parts are written in assembly language)

\section*{FEATURES OF THE ASSEMBLY LANGUAGE}
- 6 pseudo instructions
- 10 simulator control commands
- 68 machine instructions
- Decimal numbers can be used to define the constants of the machine instruction operand field.

\section*{INPUT/OUTPUT MEDIA}
\begin{tabular}{ll} 
- Source input & \begin{tabular}{l} 
: Punched cards and magnetic \\
disk
\end{tabular} \\
- Control data input & \begin{tabular}{l} 
: Punched cards and magnetic \\
disk
\end{tabular} \\
& \\
- Control data command : Punched cards \\
- Execution command & : System typewriter keyboard \\
- Object output & : Magnetic disk \\
- Output lists & : Line printer
\end{tabular}

\section*{FUNCTION}

This cross assembler converts source programs written in the MELPS 4 assembly language to machine instruction codes that are filed in disk storage in the form of binary absolute object codes.

The MELPS 4 cross assembler is a 2-pass translator that provides data and control command analysis along with cataloging functions.

Modifying the number of bits in an instruction code and setting mnemonic tables and numeric tables to constants can easily be accomplished by means of the control data. In this way, programming versatility is provided for changing functions, allowing the user free selection in defining the mnemonics of the machine instructions, etc.

The standard version of the MELPS 4 assembly language has 7 assembler control commands (see Table 1). In addition 6 pseudo instructions and 10 system simulator control commands (Table 2) can all be used in the source language program.


\section*{CROSS ASSEMBLER}

\section*{CROSS ASSEMBLER}

This cross assembler facilitates assembly by the use of the control commands shown in Table 1. Basically, it only requires the source program and control commands input by punched cards with control data being utilized only when necessary. All input is stored and filed in disk storage. The control data is processed by the control command analyzing processor, and the symbol table is created in pass 1. This is followed by pass 2 , where each instruction is converted to machine language, while control data, labels and the assembly list are printed out as specified by the control commands. On the assembly list, the control commands, sequence numbers, location numbers and addresses are printed out, along with error and warning messages, followed by the ROM page list and the cross-reference list.

\section*{OBJECT LANGUAGE}

The object file is composed of a name section and a text section.

The name section is filed on sector 0 of the object file and stores overall information such as the total number of instructions in the text section, control data, file name, source program file name, size of a single page and the module name.

The text section contains the data that controlled the conversion of the source program to instruction codes and other related data necessary for execution by the simulator.

\section*{ASSEMBLY LANGUAGE}

The assembly language that the MELPS 4 cross assembler accepts consists of machine instructions and pseudo instructions.

\section*{1. Machine Instructions}

There are 68 basic machine instructions. These are converted to their corresponding machine codes and then assembled into an object program. For the mnemonics, instruction codes and their functional descriptions, please refer to the data sheet provided for the M58840-XXXP single-chip 4-bit microcomputer.

\section*{2. Pseudo Instructions}

Although the pseudo instructions are written in the source program together with machine instructions, they are not converted to instruction codes but are used to control the assembler and the simulator. The instruction codes will be written in the ROM.

The system simulation control instructions are among the pseudo instructions along with assembler-control instructions, numeric symbols defining instructions and listcontrol instructions. The pseudo instructions are shown in Table 2.

Table 1 Assembler control commands
\begin{tabular}{|c|c|c|}
\hline Command & Format & Function \\
\hline Execution start & \(/ / / 1 \mathbf{R U N}\) & Starts execution of the cross assembler \\
\hline Execution end & \(/ / /\) END & Terminates execution of the cross assembler \\
\hline Inout/output function assignment & \[
/ / / \text { ASMB4, } \mathbf{x}, \mathbf{y}, \quad \mathbf{z}
\] & Assignment of assembly execution and control data and assembly listings \\
\hline Control data & \(1 / /\) CDISK, \(\times \times \times \times \times\) & Assignment of the control file name (max. 6 characters) \\
\hline File
assignment Source program & \(/ / / \mathbf{S D I S K}, \times \times \times \times \times\) & Assignment of the source program file name (max. 6 characters) \\
\hline control Object & \(/ / / \mathbf{B D I S K}, \mathbf{X} \times \times \times \times\) & Assignment of the object file name (max. 6 characters) \\
\hline Input/output device assignment & / // INPUT, \(\mathbf{x}, \mathbf{y}\) & Assignment of input device for the control data and source program
\[
\begin{array}{ll}
\mathbf{x}=\binom{\mathbf{C}}{\mathbf{D}} & \mathbf{x}: \text { Control data input } \\
\mathbf{y}=\binom{\mathbf{C}}{\mathbf{D}} & \mathbf{C}: \text { Source program input } \\
& \mathbf{D}: \text { Disk input }
\end{array}
\] \\
\hline
\end{tabular}

Table 2 Pseudo instructions
\begin{tabular}{|c|c|c|c|}
\hline Classification & Mnemonic & Instruction & Function \\
\hline \multirow{4}{*}{Assembler control instructions} & TTL & Program titie declaration & Declares the program title \\
\hline & PAGE & Program counter paging & Sets the counter to the top address of the next page \\
\hline & ORG & Program counter setting & Sets the counter to the top address of the program \\
\hline & END & End declaration & Declares the end of the program \\
\hline Symbol value equivalence instruction & EQU & Symbol value setting & Sets a numeral value to the specific numeral symbol \\
\hline List control instruction & EJE & Page eject declaration & Advances the printout form to the next page during output \\
\hline \multirow{10}{*}{System simulator control instructions} & SIN & Data input & Reads the input data \\
\hline & RIN & Mode cancellation & Cancels "**" mode input \\
\hline & SDIS & Display content printout & Prints out the contents of the display \\
\hline & RDIS & SDIS presetting & Enables execution of the SDIS instruction \\
\hline & SSC & Step counter selection & Seiects the step counters \\
\hline & RSC & SSC presetting & Enables execution of the SSC instruction \\
\hline & WSC & Step counter content printout & Prints out the contents of the step counters \\
\hline & RWSC & WSC presetting & Enables execution of the WSC instruction \\
\hline & SINT & Terminal input & Starts input from the terminal assigned \\
\hline & RINT & SINT presetting & Validates execution of the SINT instruction \\
\hline
\end{tabular}

Note 1. Validation refers to the execution of one command before another to enable its function. For example, to execute the SSC instruction the RSC instruction must be executed first.

\section*{3. Language Format}

The following format should be used in coding programs in this cross assembler.

The single-line statement is composed of the label, instruction, operand, comment, and identification fields. The format of the source statement is fixed as indicated in Fig. 1. Although the constant is usually a decimal number, it may be expressed by hexadecimal notation and other nation when defined by pseudo instructions and control data.

An asterisk ( \({ }^{*}\) ) in the first column of a line indicates that the entire statement is used as a comment field.

The following are valid characters for use in statements:
Alphabetics:
\[
\text { Numerics: } \quad 0 \sim 9
\]
\[
\begin{aligned}
& A \sim Z \\
& 0 \sim 9 \\
& ;=, \nabla \text { @ } \$+ \\
& >\text { ? (space) }
\end{aligned}
\]
\[
\text { Special characters: } \quad ;=, \nabla @ \$+-^{*} /!\&() . \# \%<
\]

Fig. 1 Source statement format

(1) Label field

The value of the program counter at that time is set to the label. The number of characters used for a label is limited to a maximum of 6 , and any of the alphanumerics and special characters specified above can be used. However, an asterisk (*) cannot be used in the first column of the label field.

\section*{(2) Instruction field}

Mnemonic codes are written in this field, left-justified. For pseudo instructions, any of the mnemonics among the assembler-control instructions, numeric symbol definition instructions, list-control instructions, and system simulator control instrúctions may be used.
(3) Operand field

Parameters of the instruction are specified in this field. This field contains the label, defined symbol, or numerical value. The operand is stated from the 14th column, left-justified.
(4) Comment field

Whenever the operand is followed by more than one space to the end of the statement, the successive columns may be used for comments.
(5) Identification field

The use of this field is optional. Many find it convenient to use this field for a sequential identification card number.

\section*{ASSEMBLY LIST FORMAT}

A source program prepared and assembled in the format indicated in the preceding paragraph may produce source, symbol table, cross reference, and ROM page list printouts. The format of an assembly list produced as an exampie is shown in Fig. 2. Please note that pages, locations, and object codes are indicated in hexadecimal notation.

\section*{MESSAGE FORMAT}

Error and warning messages are printed out on the assemble list. In the case of errors, the message is printed out under the respective statement in the following format:

\section*{\$ \$ \$ \$ \$ \$ \$ RROR \(\quad \times \times \times \mathbf{R}\)}
where " \(\mathbf{x} \mathbf{x} \mathbf{x}\) " indicates the type of error by a numerical code.

In the case of warnings, the following message is printed between SEO (sequential number) and LOC (location number):
* Wx * (where " \(\mathbf{x}\) " indicates the degree of warning)

In addition the total numbers of errors and warnings are printed on the last line of the assembly list. The crossreference list, however, will not be produced when any errors are indicated.

Fig. 2 Assembly list format
Title specification statement


\section*{Example of an assembly list}

An actual example of an assembly list, for an assembly made with the MELPS 4 cross assembler, is shown in Fig. 3.

Fig. 3 Example of an assembly list

\(\qquad\)

(1) The program name is declared as "EXAMPLE PROGRAM \({ }^{\prime \prime}\)
(2) It shows that the start of the program was set to page 0 address \(O\) by means of the program counter setting instruction.
(3) An asterisk (*) in the first column indicates that the entire statement is a comment.
(4) Numeric value 13 (decimal number) is assigned to the symbol DIGMAX by means of the symbol value equivalence instruction.
(5) The label XCGO2 is assigned by means of the BM instruction during the assembly process, and calls the subroutine starting at page 14 address 00 .
(6) The label XCG13 is assigned by means of the BM instruction during the assembly process, and calls the subroutine starting at page 14 address 01 .
(7) The label XCG23 is assigned by means of the BM instruction during the assembly process. and calls the subroutine starting at page 14 address 07 .
(8) This whole statement line is used as a comment fieid.
(9) The numerical value 0 is loaded in register \(X\) of the data pointer and 13 (decimal number) in register \(Y\) by means of the LXY instruction. As written. the results of this LXY instruction are nullified by the results of the following LXY instruction.
(10) The numerical value 1 is loaded in register \(X\) of the data pointer and 13 (decimal number) in register \(Y\) by means of the LXY instruction.
(11) The BM instruction in this case assigns the branch address of the label LBL4 to address O 2 of page 14

\title{
MITSUBISHI MICROCOMPUTERS \\ MELPS 4 SOFTWARE
}

\section*{SIMULATOR}

\section*{DESCRIPTION}

The MELPS 4 simulator software has been prepared for facilitating program debugging for application programs suitable to equipment using single-chip 4-bit microcomputers. It also allows a significant saving of programdevelopment time.

With this simulator, each instruction of the microcomputer is executed on a host computer just as though the program were being executed on an actual microcomputer system. This allows confirmation that the operations and sequences of a program are correct before the microcomputer system is built. Various control commands such as traces and halt tables are available for use during program development. The program, which was assembled and stored in disk storage by the MELPS 4 cross assembler, can then use this simulator to simulate its execution. The results of the simulation are printed out along with other helpful information for verification and debugging of a program under development.

\section*{FEATURES}
- Trace and halt tables
- 20 control commands
- 10 control instructions that can be used along with pseudo instructions during source-program preparation
- Selective printout of input data for verification
- Selection of display digits (1~12 digits)
- Indication of each register, I/O port and memory file, etc

\section*{INPUT/OUTPUT MEDIA}
- Object input:
- Control commands:
- Execution commands:
- Trace dump:
- Simulation
- Messages:

\section*{APPLICATIONS}
- In conjunction with the MELPS 4 cross assembler as a tool for developing application programs for 4-bit microcomputers
- Especially useful for debugging programs prepared for the M58840-XXXP

\section*{FUNCTIONS}

Various control commands are provided by the MELPS 4 simulator to help determine if the program is operating properly according to original specifications. These control commands can set operating conditions and halt program
process, while indicating the system status, CPU state, and memory contents.

This simulator has 20 control commands, including trace dump, trace and halt tables, clear, printout of tables, set registers or stack pointers and carry flags, selective printout of input data, input/output of paper tape, etc. that may be used to facilitate debugging.

It also has 10 simulator-control pseudo instructions that may be assigned during the preparation of the source program.


\section*{Simulator}

Binary object codes stored in the disk file (BDISK), generated by the MELPS 4 cross assembler, are processed in this program according to the conditions given by the control commands, and the result can be selectively printed out on the line printer or the system typewriter. Input and control data can be input through the card reader or the keyboard depending on the mode selected.

\section*{input data format}

Input data format of the simulator is shown below:
\(X X Y Y \sqcup n_{1} n_{1} n_{1} n_{1} n_{1} \sqcup n_{2} n_{2} n_{2} n_{2} n_{2}\)
where, " \(X X^{\prime \prime}\) (or \({ }^{*}, \$\) ) indicates the input symbol, and "YY" (or \(\cdot .,{ }^{* *}\). ON, OFF) the input mode symbol.
" \(n_{1} n_{1} n_{1} n_{1} n_{1}\) " the analog value (digital) under on-state.
" \(n_{2} n_{2} n_{2} n_{2} n_{2}\) " the analog value (digital) under off-state.

\section*{Control command input format}

Normally, the control commands are expressed in the following format, but its relation with control commands is described in Table 1.
///XXu(parameter)
where, " XX " indicates the mnemonic of the control command.

There are two input modes: type-in mode or batch mode. But the simulator start ST command should be entered from the keyboard.

PROGRAM ORDERING INFORMATION
\begin{tabular}{|c|c|cll|}
\hline Program name & Ordering number & & Software manuals included & \\
\hline MELPS 4 simulator & GB1SM 0001 & \begin{tabular}{l} 
MELPS 4 Simulator Manual \\
MELPS 4 Simulator Operating Manual
\end{tabular} & GBM-S10-01A〈93AO〉
\end{tabular}

Table 1 Simulator control commands
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l} 
Functional \\
classification
\end{tabular}}} & \multicolumn{2}{|l|}{Control commands} & \multirow{2}{*}{Functions} \\
\hline & & Action & Mnemonic & \\
\hline \multirow[t]{4}{*}{} & Start condition setup & Starts simulation & ST & Designates the control command input device and the simulation result output device and assigns control data output. \\
\hline & Load program & Loads the object program & LO & Loads the absolute object program \\
\hline & Command input reassignment & Reassigns the control command input & CM & Changes the command input device to another device \\
\hline & Finish simulation & Stops simulation & FN & Terminates the program execution, and control is returned to the monitor. \\
\hline \multirow{16}{*}{} & \multirow{3}{*}{Trace} & Trace region assignment started & TS & Assigns trace regions where the contents of the program counter, registers. and memory file will be printed out while being executed \\
\hline & & Trace region assignment discontinued & TD & Discontinues trace region assignment. \\
\hline & & Printout of the trace table & PT & Prints out the trace table \\
\hline & \multirow{3}{*}{Halt} & Halt-point assignment started & HS & Assigns halt points by page number, address and times of execution \\
\hline & & Halt-point assignment discontinued & HD & Discontinues halt-point assignment \\
\hline & & Printout of the halt-point table. & PH & Prints out the halt-point table \\
\hline & \multirow{2}{*}{Data setup} & Initialization of the program counter, registers. memory file, etc & MM & Sets the initial data to the program counter. registers. I/O ports. memory file. etc. \\
\hline & & Resets of the program counter, registers, memory file, etc. & CL & Resets the program counter. registers. I/O ports. memory file. etc. \\
\hline & Data printout & Printout of the data in the program counter. register, memory file. etc & DM & Dumps the contents of the program counter, registers. \(1 / \mathrm{O}\) ports. memory file. etc. \\
\hline & \multirow{2}{*}{Dump table} & Dumps the trace and halt-point tables. & DT & Outputs the contents of the trace and halt-point tables on paper tape. \\
\hline & & Reads the trace and halt-point tables & RT & Inputs the data of the trace and halt-point tables from paper tape. \\
\hline & \multirow{3}{*}{Data input} & Printout of the input data & PK & Prints out the contents of the periodical input data while the program is in execution. \\
\hline & & Release of input data printout & NK & Releases printout of the contents of the periodical input data while the program is in execution \\
\hline & & Device assignment for data input & DV & Assigns the input device for the input data \\
\hline & \multirow{2}{*}{Program start} & Continuance of program execution & RN & Starts to execute the program without changing the contents of the program counter. registers. I/O ports. memory file. etc \\
\hline & & Program execution & RS & Starts to execute the program after initializing the contents of the program counter. registers, I/O ports. memory file. etc. \\
\hline
\end{tabular}

\section*{APPLICATION EXAMPLE}

Once the command ST and its parameter are typed in through the system typewriter keyboard, successive commands may be entered through punched cards or the system typewriter keyboard. The command input device may be changed at any time by using the CM command.

Simulation is started on the object file in the disk storage that was stored there, after assembling, by the MELPS 4 cross assembler. When the MELCOM 70 is used, the simulator program should be called by the command EXEC SIML4 to start simulating operation.

The following commands must be assigned when tracing and executing the simulated program. Assignment of the input and printer devices, along with selection of the desired list printout, is entered by the ST command in the format ST, X, Y, Z. Here \(X\) represents the input device ( S for the system typewriter and C for the card reader). Y represents the output device on which the simulation result is printed out ( \(L\) for the line printer device and \(S\) for the system typewriter and \(W\) for both). Z represents the
need for the control data list output (L to output the control data list and N for omitting output).

The stored object program (BDISK file) is loaded by the simulator with the LO command in the format: LO file name.

The CL and MM commands should be used when initialization is required. When the program counter, registers, I/O ports, and memory file are to be cancelled, the command CL may be used. The format of the MM command is:
MM XXXX = nnnn

It is used in setting initial values. XXXX represents the symbol or numerical figure by which the program counter, registers, I/O ports or memory files are designated. And nnnn represents a parameter to be given.

Entry of the HS command:
HS pp: aa, nnnn
will make the machine halt at address aa of page pp after that instruction has been executed nnnn times.

Entry of the TS command:
TS \(p_{1} p_{1}: a_{1} a_{1}, p_{2} p_{2}: a_{2} a_{2}[, R][, M]\)

\title{
MITSUBISHI MICROCOMPUTERS \\ MELPS 4 SOFTWARE
}

\section*{SIMULATOR}
sets flags to make a trace effective from address \(a_{1} a_{1}\) of page \(p_{1} p_{1}\) to address \(a_{2} a_{2}\) of page \(p_{2} p_{2}\). \(R\) designates the output of the contents of the registers and \(M\) the memory file.

When the DM command is executed, the contents of each register and memory file at the time are printed out.

Program execution is commenced with the RS or RN command and continues until a location is reached that has been designated by the parameter of an HS command to print out its result. The RS command designates a start after cancelling the contents of the program counter, registers, I/O ports and memory file.

The assignment of the trace region is discontinued with the TD command, and the halt-point assignment with the HD command. The trace table is printed out with the PT
command, and halt-point table with the command PH , whenever required. Paper-tape dump and input of the trace and halt-point table is assigned with the DT and RT commands. To set up for input data, there are the PK command, which prints out the contents during the execution of selected data input, and the NK command, which discontinues printing. For the assignment of the input device, the DV command is provided.

Besides the above commands, 10 simulator-control pseudo instructions are used during source-program preparation and during simulation.

A typical example of the use of the MELPS 4 simulator control commands is shown in Table 2, and the results of a simulation example of the assembled program of Fig. 1, is shown in Fig. 2.

Table 2 Example of the use of simulator control commands
\begin{tabular}{|c|c|}
\hline A typical example of control commands & Function of the control command and its parameter(s) \\
\hline ST S,L,N & To start simulation, the \(1 / 0\) are assigned and control data is omitted or output. In this example, command input is assigned to the system typewriter, printout is assigned to the line pririter, and the list of the control data is omitted. \\
\hline LO BFILE & The file stored in the disk (BDISK) whose fite name is BFiLE is loaded. \\
\hline CL & The program counter, registers, 1/O ports and file memory are cleared and set to intial values. \\
\hline HS 0:5, 2 & This assigns a halt-point in this example it will halt after the second execution of the instruction in address 5 of page 0 . \\
\hline TS 0:1, E: F,R. & This command designates a trace from address 1 of page 0 to address \(F\) of page \(E\). and orders display of the contents of the program counter. registers, and \(I / O\) ports after completing tracing \\
\hline PT & This command prints out the trace-dump table. Assignments made by TS commands can be verified by this command. \\
\hline PH & This command prints out the halt-point table. Assignments made by HS commands can be verified by this command. \\
\hline MM \(0,1=2\) & The contents of column 1 of the memory file \(\mathrm{F}_{0}\) are set to 2 \\
\hline DM & The contents of the program counter. registers. I/O ports and memory file at the time this command is executed are printed out. \\
\hline RN & Program is started without changing the contents of the program counter, registers, l/O ports and memory file \\
\hline
\end{tabular}

Fig. 1 Example of assembled program
EXAMPLE PROGRAM P. 1


Fig. 2 Example of simulation results
EXAMPLE PROGRAM ..... (2)
CONTROL DATA FILE=CFILE

SOURCE FILE=SFILE
OBJECT FILE=OFILE
///CL ..... (3)
///MM PROG \(=0: 0\) ..... (4)
///TS 0:0,0:4,R,M ..... (5)
/1/HS 0:4,1 ..... (6)
///TD ..... (7)
/1/TS U:0,0:S,R,M(8)
///PT ..... (9)
*** TRACE DUMí TAble ***
NO. 1 --- 00:00 00:05 R,M
///DM
*** DUATB OF MEMORY ***
\(\left.\begin{array}{ll}C P S=0 \quad A C C=0 & C Y 1=0 \quad D P 1 Z, X, Y=0,0,0 \\ C Y 2=0 & D P 2 Z, X, Y=0,0,0\end{array}\right\}\) ..... (12)
PORT. \(\left.\begin{array}{lll}J O-E=000300000000000 & D O-A & =00000000000 \\ E O-7=00000000 & S O-7 & =00000000\end{array}\right\}\) ..... (13)
INT \(=0\) INTEF \(=0\) INTHL \(=11\) ..... (1)
REG.


///RN ..... (17)
\(1 / / D M\) ..... (18)
*** DUMi CF MEMORY ***
\(P C=00: 0:\) INST. 00:04 \(=\) NOP \(\quad\) SKO \(=00: 00\) SK1 \(=00: 00\) SK2 \(=00: 00\)
\(C P S=0 \quad A C C=1 \quad C Y 1=0 \quad 0 P 1 Z, X, Y=0,2, F\)\(C Y 2=0 \quad O P 2 Z, X, Y=0,0,0\)
PORT. J O-E \(=000000,100000000\) D O-A \(=00000000000\)
\(\begin{array}{lll}E O-7=00000000 & S 0-7=00000000\end{array}\)
INT \(=0\) JNTEF \(=0\) JNTHL \(=H\)
REG. \(B=0 \quad H=0000 L=0000 \mathrm{C}=0\)
\begin{tabular}{llllllllllllllll} 
& \(F\) & \(E\) & \(D\) & \(C\) & \(B\) & \(A\) & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline
\end{tabular}\(\quad 0 \quad 1\)
///FN(21)
(1) The file stored in the BDISK whose file name is OFILE is loaded.
(2) The program title that was declared at the time of source program preparation is printed out.
(3) The contents of the program counter. stack pointer, registers. I/O ports and memory file are cancelled and set to initial conditions.
(4) The contents of address 0 of page 0 of the object program is printed out on the system typewriter by means of the data setup command in order to allow alteration in the program code and to identify correct loading of the program.
(5) Tracing is directed from address 0 of page 0 to address 4 of page 0 and the contents of the registers are displayed.
(6) This assigns a halt after once executing the program in address 4 of page 0 .
(7) Tracing designation in step (5) is discontinued by releasing the trace-region assignment.
(8) A new trace region is assigned. In this example. tracing is directed from address 0 of page 0 to address 5 of page 0 , and the contents of the registers and memory file are to be printed out.
(9) The trace table is printed out in order to confirm that the trace has been registered correctly.
(10) This prints out the contents, in their initial states. of the program counter, registers, stack pointer, I/O ports and memory file
(11) The contents of the program counter, stack pointer. etc. are printed out.
(12) The contents of CPS, (either one of a pair of the data pointers or the carry is selected). ACC (accumulator). CY1 and CY2 (carry). DP1 and DP2 (data pointer), Z (file assignment) and \(Y\) (digit designation in the file) are printed out.
(13) This indicates each bit in the contents of the ports \(D\) and \(S\) and the registers \(J\) and \(E\).
(14) This indicates the contents of the interrupt request INT. interrupt acknowledge flag INTEF and the condition given for the INTHL.
(15) This indicates the contents of the registers, B. H. L and C. respectively.
(16) The contents of the memory file before the execution of the program are printed.
(17) The program execution is started, and trace is carried out in accordance with the assignment given at step (8) and continues to indicate the contents of registers and memory file and then to halt at the halt point designated in step (6)
(18) The DM command is entered to print the contents of registers, etc., at the time the execution is terminated
(19) This shows that each file in \(F_{0}\) and \(F_{2}\) is exchanged with \(F_{1}\) and \(F_{3}\) after executing the program shown in Fig. 1.
(20) The simulation is now terminated, and control has returned to the monitor

\section*{DESCRIPTION}

MELPS 4 PROM writer paper tape generation programs are used to convert the absolute binary object program generated by the MELPS 4 cross assembler into another format that can be used in a PROM writer. The program is output on paper tape in the new format.

With this program, a binary object program can easily be converted to hexadecimal object format that can be programmed directly into a PROM. It can produce paper tapes that meet the requirements for various types of PROMs and PROM writers because of its functional versatility.

\section*{FEATURES}
- Outputs the binary object program in the disk storage to paper tape in hexadecimal format
- Paper tape output can be partitioned with a simple control command
- May be used in conjunction with the MELPS 4 cross assembler
- Execution computer: MELCOM 70 Minicomputer (memory capacity more than 16 K words, monitor BDOS)
- Programming language: FORTRAN IV (parts are written in assembly language)

\section*{INPUT/OUTPUT MEDIA}
- Input:

Cartridge disk storage
- Output: Paper tape (ASCII code, even parity)
- Control command input: Through the keyboard of the system typewriter
- Messages: System typewriter printout

\section*{APPLICATIONS}
- For preparing programs for 1 K words \(\times 8\)-bit EPROMs (M5L2708S), etc., which are to be programmed by PROM writers supplied by Takeda Riken or Minato Electronics.

\section*{FUNCTION}

This program is used for converting the absolute binary object format programs generated by the MELPS 4 cross assembler to hexadecimal object format compatible with the PROM writers manufactured by Takeda Riken (T310) and Minato Electronics (model 1830 and 1802). The papertape output is partioned in accordance with PROM capacity (number of bytes).


PROGRAM ORDERING INFORMATION
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Program name } & Ordering number & Program and software manuals included \\
\hline \begin{tabular}{l} 
MELPS 4 \\
paper tape generation program for PROM writer
\end{tabular} & GBISP0001 & MELPS 4 paper tape generation program for PROM writer manual \\
MELPS 4 paper tape generation program for operating manual GBM-SR10-01A〈93A0 & \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS \\ MELPS 4 SOFTWARE
}

\section*{PROGRAM PROCESSING}

The program has conversion routines for Takeda Riken's and Minato Electronics' PROM writer. Select \(T_{1}\) mode (for Takeda Riken's PROM writer) or \(\mathrm{M}_{1}\) mode (for Minato Electronics' PROM writer) through the system typewriter keyboard. Then the object program is converted to paper tape compatible with the selected PROM writer. When a (BDISK file) file name is called, a paper tape is output for the PROM writer. When a number of programs are to be converted from the same file, successive calls can be made until all the programs are converted. Termination of the job is directed with the E command, and control is then returned to the monitor.

The object file consists of name and text segments. The data to be converted is contained in the text segment. Instruction codes stored after sector 1 of the disk that correspond to machine instructions are converted to hexadecimal codes and output to paper tape.

\section*{Example of Hexadecimal Paper Tape Format}

This program can generate paper tapes for Takeda Riken's PROM writer and Minato Electronics' PROM writer. Examples of both formats are shown in Figs. 1 and 2.

\section*{Example of Object Conversion}

The program at present can output 1 K -word units of paper tape up to a total of 4 K words. An example is shown in Fig. 3.

\section*{Error Processing}

When an error is encountered during object conversion, a message will be printed out in the following format:

\section*{\$ \$ \$ \$ \$ \$ xXx \$}
where, XXX indicates the error code.

Fig. 3 Example of object conversion


Fig. 1 Example of hexadecimal paper tape format of Takeda Riken


Fig. 2 Example of hexadecimal paper tape format of Minato Electronics


\section*{DESCRIPTION}

The MELPS 41 cross assembler has been prepared for the development of application programs suitable to equipment using the M58494-XXXP single-chip 4-bit CMOS microcomputer.

This cross assembler allows coding in free formats for improved programming efficiency and permits the use of various input media. It also provides program versatility for changing instruction codes and functions thanks to the control commands and control data employed.

\section*{FEATURES}

Of the Cross Assembler
- Free-format coding.
- Various source-input media available
- Instruction codes and functions easily changed
- Catalogues the control data in disk storage
- Constants can also be expressed in non-decimal formats
- Numerical formula in the operand field can be processed
- Printouts available from the tables and cross-reference lists
- Execution computer: MELCOM 70 (memory capacity more than 24 K -words, monitor BDOS)
- Implementation language: FORTRAN IV (parts are written in assembler language)
Of the Assembly Language
- 9 pseudo instructions
- 1 macro instruction
- 93 machine instructions
- The constants of the machine-instruction operand field can be defined using decimal numbers.

\section*{INPUT/OUTPUT MEDIA}
- Source input

Punched cards, punched tapes, magnetic disk, and magnetic tape
Punched cards, punched tapes and magnetic disk
- Control-data command: Punched cards and systemtypewriter keyboard
- Object output: Magnetic disk and punched
- Output lists:

\section*{tapes}

Line printer and system typewriter

\section*{FUNCTION}

This cross assembler converts source programs written in the MELPS 41 assembly language to machine instruction codes, which are filed in disk storage in the form of binary absolute object codes.

The MELPS 41 cross assembler is a 2 -pass translator that provides data and control command analysis along with cataloging functions.

Modifying the number of bits in an instruction code and setting mnemonic tables and numeric tables to constants can easily be accomplished by means of the control data. In this way, programming versatility is provided for changing functions, allowing the user free selection in defining the mnemonics of the machine instructions, etc. Codes corresponding to the MELPS 41 mnemonics are displayed in a 10-bit form.

The MELPS 41 assembler language has 9 assembler

\section*{THE PROCESSING SYSTEM}


PROGRAM ORDERING INFORMATION
\begin{tabular}{|c|c|c|}
\hline Program name & Ordering number & Program and software manuals included \\
\hline MELPS 41 cross assembler & & MB1AS0003
\end{tabular}
control commands listed in Table 1 and 9 pseudo instruc tions (see Table 2).

\section*{CROSS ASSEMBLER}

This cross assembler facilitates assembly by using the commands listed in Table 1. The source program and control data can be input by punched cards, punched tapes, magnetic tapes and magnetic disks. The control data can also be input by using these types of media. It is very convenient to prepare standard control data and store it in the magnetic disk if it rarely needs changes. The control data is processed by the control-command analyzing processor, and the symbol table is created in pass 1 . This is followed by pass 2 , where each instruction is converted to machine language, while control data, labels and assembly lists are printed out as specified by the control commands. In this case, the object codes in the assembly list are displayed in hexadecimal form. The control commands sequence numbers, location numbers for all pages, locations of the pages to be jumped to, and source statements are printed out. In addition, error and warning messages are displayed, followed by the output of ROM-page and cross-reference lists.

\section*{OBJECT LANGUAGE}

The disk object file is composed of a name section and a text section. In the case of punched tapes, the file consists of a name section, text section and an end-of-tape section.

The name section of a disk object file is filed on sector 0 , and stores information such as the total number of instructions in the text section and control data.
Table 1 Assembler control commands

The text section is filed from sector 1, and contains the data that controlled the conversion of the source program into instruction codes and other related data necessary for execution by the simulator.

\section*{ASSEMBLEY LANGUAGE}

The assembly language that the MELPS 41 cross assembler accepts consists of machine instructios, pseudo instructions, and macro instructions.

\section*{1. Machine Instructions}

There are 93 basic machine instructions. These are converted to their corresponding machine codes and then assembled into an object program. For the mnemonics, instruction codes and their functional descriptions, please refer to the machine-instruction list of the M58494-XXXP.

\section*{2. Pseudo Instructions}

Although the pseudo instructions are written in the source program together with machine instructions, they are not converted to instruction codes but are used to control the assembler. The instruction codes will be written in the ROM.

The pseudo instructions include assembler-control numeric-symbol defining, list-control, and memory-address setting instructions.

\section*{3. Macro Instructions}

These instructions give one-word expressions for combined used of several machine instructions. When internal or external memory-address setting is to be carried out by using 'LXx,' 'LYy,' and 'LZz' RAM address instructions, for instance, the macro instruction (LZXY symbol) can be used instead.
\begin{tabular}{|c|c|c|c|}
\hline & Command & Format & Function \\
\hline \multicolumn{2}{|l|}{Input/output function assignment} & ///ASM41, X, Y, U, Z & \begin{tabular}{l}
Assignment of assembly execution, object output, and control-data and assembly listings \\

\end{tabular} \\
\hline \multicolumn{2}{|l|}{Input-device assignment control} & ///INPUT, X, Y, Z & Assignment of input devices for the control data and source program and of magnetic-tape codes,
\[
\begin{aligned}
& X=\left(\begin{array}{l}
C \\
D \\
P \\
N
\end{array}\right) \begin{array}{ll}
X: \text { Designation of control-data input } \\
P: \text { Purd reader } & D: \text { Disk } \\
N: \text { No input } & Y=\left(\begin{array}{l}
C \\
D \\
P \\
M
\end{array}\right) \quad Y: \text { Designation of source- } \\
Z=\binom{A}{E} \begin{array}{l}
\text { program input } \\
A: \text { Code assignment } \\
A: \text { MSCII code }
\end{array} \\
\end{array} . \begin{array}{l}
E: \text { EBCDIC code }
\end{array}
\end{aligned}
\] \\
\hline \multicolumn{2}{|l|}{Output-device assignment control} & ///OUTPUT, X,Y & Assignment of object-output device and character selection for the single output-list line
\[
X=\binom{D}{P} \begin{aligned}
& X: \text { Designation of object-output device } \\
& D: \text { Disk } \\
& P: \text { Punched tape }
\end{aligned} \quad\binom{C}{\text { Blank }} \begin{aligned}
& Y: \begin{array}{l}
\text { Designation of the no. of } \\
\text { characters in a line }
\end{array} \\
& C: 80 \text { characters Blank: } 120 \text { charac }
\end{aligned}
\] \\
\hline \multirow{3}{*}{File assignment control} & Control date & ///CDISK, \(\times \times \times \times \times X\) & Assignment of the control-data file name (max. 6 characters) \\
\hline & Program & ///SDISK, XXXXXX & Assignment of the source-program file name (max. 6 characters) \\
\hline & Object & ///BDISK, \(\mathbf{X X X X X X}\) & Assignment of the oject file name (max. 6 characters) \\
\hline \multicolumn{2}{|r|}{Date assignment control} & ///CDATE, YY, MM, DD & Assignment of the year. month and day YY: Year (2 digit) MM: Month (2 digit) DD: Day (2 digit) \\
\hline \multicolumn{2}{|r|}{Execution-start control} & ///RUN & Starts execution of the cross assembler \\
\hline \multicolumn{2}{|r|}{Execution-end control} & ///END & Terminates execution of the cross assembler \\
\hline
\end{tabular}

Table 2 Pseudo instructions
\begin{tabular}{|c|c|c|c|}
\hline Classification & Mnemonic & Instruction & Function \\
\hline \multirow{5}{*}{\begin{tabular}{l}
Assembler- \\
control instructions
\end{tabular}} & TTL & Program title declaration & Declares the program title \\
\hline & ORG & Program counter setting & Sets the counter to the top address of the following program. \\
\hline & PAGE & Program counter paging & Sets the counter to the top address of the next page \\
\hline & PAUSE & Assembly pausing & Stons the assembly for a short time (effective only for pass 1 eyeculion: \\
\hline & END & End declaration & Declares the end of the program \\
\hline Symbol value equi valence insiruction & EQU & Symbol vatue suting & Sets a predetermined value to a specific numeral symbe! \\
\hline L. st-cons: instranero & EJE & Page eject deciaration & Advances the printout form to the rext page duringoitput \\
\hline \multirow[t]{2}{*}{Memon indress setting} & INTM & Internal-memory-address setting & Sets the internal memory address to the specifitd symbol \\
\hline & EXTM & External-memory-address setting & Sets the external-memory address to the spectioa cumbe \\
\hline
\end{tabular}

Table 3 Macro instructions
\begin{tabular}{|c|c|}
\hline Instruction & \multicolumn{1}{c|}{ Function } \\
\hline\(L Z X Y \ell \pm n^{\prime}\) & \begin{tabular}{l} 
(1) When the \(\ell\) is set by the INTM instruction, expansion is \\
made into \(L X x\) and LYy instructions \\
(2) When the \(\ell\) is set by the EXTM instruction, expansion is \\
made into \(L Z z\). \(L X x\) and LYy instructions
\end{tabular} \\
\hline
\end{tabular}

Note 1 : \(\ell\) is specified by the INTM or EXTM instruction: symbol \(n\) is hexadecimal and \(0 \leqq n \leqq 4095\)

\section*{4. Language Format}

The following format should be used in coding programs in this cross assembler.

The single-line statement of the source program is composed of the label, instruction, operand, comment, and identification fields. Format of the source statement is free, as indicated in Fig. 1. Although the constant is usually a decimal number, it may be expressed by hexadecimal notation when defined by pseudo instructions and control data.

The following are valid characters for use in statements.
\begin{tabular}{ll} 
Alphabetics: & \(\mathrm{A} \sim \mathrm{Z}\) \\
Numerics: & \(0 \sim 9\) \\
Special characters: & \(;=, \nabla @ \$+-^{*} /!\&() . \# \%\) \\
& \(<>\) ? (blank)
\end{tabular}

\section*{(1) Label field}

The value of the program counter at that time is set to the label. Any of the alphanumerics and special characters specified above can be used. The character: (colon) is placed at the rear end of the label field.

However, an asterisk (*) cannot be used in the first column of the label field.
(2) Instruction field

Mnemonic codes are written in this field. In addition to the machine instructions, use can be made of pseudo instructions such as the assembler-control, numericsymbol definition, list-control, and memory-address setting instructions.

\section*{(3) Operand field}

Parameters of the instruction are specified in this field. The field contains the label, defined symbol, or numerical value. It is usually necessary to leave a blank of one character or more behind the instruction.
(4) Comment field

This field is used for writing notes for the statement and is not converted to an object in the process of changing the source statement into its corresponding object.
Writing an asterisk(*) in the first column of the source statement enables the whole statement to be used as a comment.

Whenever the instruction or operand field is followed by more than one space, the successive characters may be regarded as comments.

\section*{(5) Identification field}

The use of this field is optional. Many operators find it convenient to use it for the sequential identification card number.

Fig. 1 Source statement format


\footnotetext{
Note 2: A colon (:) is placed behind the label.
}

\section*{ASSEMBLY LIST FORMAT}

A source program coded and assembled in the format indicated in the preceding paragraph may produce as-sembly-list, symbol-table-list, cross-reference-list, and ROM-page-list printouts. The format of an assembly list produced as an example is shown in Fig. 2. Please note that pages, addresses, locations, and object codes are indicated in hexadecimal notation.

\section*{MESSAGE FORMAT}

Error and warning messages are printed out on the assembly list. In the case of errors, the message is printed out under the respective statement in the following format:
\$\$\$\$\$\$ ERROR \(\sqcup \times \times x \sqcup \$ \sqcup \quad\) (Error message)
where ' \(x x x\) ' indicates the type of error by a numerical code. The total number of errors is printed on the last line of the assembly list. The cross-reference list, however, will not be produced when any error is indicated.

Fig. 2 Example of an assembly list

(1) The program name is declared as "MELPS 41 EXAMPLE PROGRAM."
(2) An asterisk (*) in the first column indicates that the entire statement is a comment.
(3) Numeric value 10 (decimal number) is assigned to the symbol A by means of the symbol-value equivalence instruction.
(4) The value \(Z: X: Y=2: 0: 0\) is assigned to the symbol REG 1 by means of the external-memory address-setting instruction
(5) The value \(X: Y: 1: 0\) is assigned to the symbol REG 2 by means of the internal-memory address-setting instruction
(6) The following program is assigned to address 10 (hexadecimal number) of page 0 by means of the program-counter setting instruction.
(7) The numerical value 10 (decimal number) assigned to the symbol \(A\) is loaded in register \(A\)
(8) The numerical value 1 is loaded in the page register.
(9) The value assigned to symbol REG 1 is expanded in \(L Z\). \(L X\) and \(L Y\) instructions.
(10) The label INTEX is assigned by means of the BM instruction during assembly process and calls the subroutine starting at page 1 address 3 .
(11) The value assigned to symbol REG2 is expanded in LX and LY instructions.
(12) The label EXTIN is assigned by means of the BM instruction during assembly process and calls the subroutine starting at page 1 address 0 .
(13) The program-counter page number is advanced to that of the next page.

\section*{DESCRIPTION}

The MELPS 41 simulator software has been prepared for facilitating program debugging of application programs suitable to equipment using the M58494-XXXP CMOS single-chip 4-bit microcomputer or microprocessors. It also allows a significant saving of program-development time.

With this simulator, each instruction of the microcomputer is executed just as though the program were being executed on an actual microcomputer system. This allows confirmation that the operations and sequences of a program are correct from a software point of view before the microcomputer system is built. Simulations using various simulator control commands are possible, and the results of the simulations are printed out along with other helpful information for verification and debugging of the program under development.

\section*{FEATURES}
- An ample 26 control commands
- Production and deletion of trace and halt tables are possible
- Interruption-generation setting and periodical interruption are possible
- I/O port -setting function
- Data-setting function
- Execution-time counting function
- Reverse assembly is possible
- Memory-protection area-setting function
- Execution computer: MELCOM 70 (memory: 24Kwords or larger)
- Implementation language: FORTRAN IV (parts are written in assembler language)

\section*{INPUT/OUTPUT MEDIA}
\begin{tabular}{ll} 
- Object input: & \begin{tabular}{l} 
Cartridge-disk storages, punched \\
tapes
\end{tabular} \\
- Control commands: & \begin{tabular}{l} 
Punched cards and system-type- \\
writer keyboard
\end{tabular} \\
- Intermediate results: & \begin{tabular}{l} 
Punched tapes
\end{tabular} \\
- Simulation results: & \begin{tabular}{l} 
Line printers and system type- \\
writers
\end{tabular} \\
- Messages: & \begin{tabular}{l} 
Line printers and system type- \\
writers
\end{tabular}
\end{tabular}

\section*{APPLICATIONS}

In conjunction with the MELPS 41 cross assembler as a series of tools for developing application programs for single-chip 4-bit microcomputers. Especially useful for debugging programs prepared for the M58494-XXXP CMOS microcomputer.


\section*{FUNCTION}

Various simulator control commands are provided by the MELPS 41 simulator to help determine if the program is operating properly according to original specifications. These control commands can set operating conditions and halt program processes, while indicating the system status, CPU state and memory contents in a trace mode. Inter-ruption-generation setting is also possible.

This simulator allows the production and deletion of trace and halt tables, table printouts, and the setting and printed indication of registers, stack pointers, carry flags, memories, and I/O ports. The 26 control commands can also be used for interruption generation, timer setting and reverse assembly.

\section*{SIMULATOR}

Binary object codes stored in the disk file (BDISK), generated by the MELPS 41 cross assembler, are processed in this program, and a simulation is carried out according to the conditions given by the simulator control commands. The results of the simulation can be selectively displayed on a line printer or system typewriter. It is also possible to output or input intermediate results by means of punched tapes.

The simulator control commands are classified into (1) simulator control instructions for starting and ending simulations, loading and saving programs, and changing I/O devices, and (2) execution-control instructions for controlling simulation-execution status.

\section*{Control-Command Input Format}
\(/ / / X X_{\sqcup}\) (parameter)
XX: Specified by a 2 -character symbol ( 26 kinds).
Parameter: A required parameter can be selected from those which have been defined in the control

PROGRAM ORDERING INFORMATION
\begin{tabular}{|c|c|c|}
\hline Program name & Ordering number & Software manuals included \\
\hline MELPS 41 simulator & GB1SM0002 & MELPS 41 Simulator Manual \\
MELPS 41 Simulator Operating Manual \\
\hline
\end{tabular}

Table 1 Simulator control commands
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Function
classification}} & \multicolumn{2}{|l|}{Control commands} & \multirow[b]{2}{*}{Functions} \\
\hline & & Action & Mnemonic & \\
\hline & Simulator start-up & Specification of simulation-start conditions & ST & Designates the control-command input devices and the simulation-result output device. and sets them to start status. \\
\hline \multirow{4}{*}{} & Execution-program setting & Execution-program loadıng & LO & Loads the absolute object program (designates input-device fiile name). \\
\hline & Program saving & Execution-program saving & SV & Outputs intermediate results of the program content. register. port. F/F. Timer. and memory in punched tape. \\
\hline & Designation of simulation output device & Selection of command-input and simulationresult output devices & DV & Designates the command-input device and simulation-result output device by using the device symbol. \\
\hline & Simulator termination & Simulation-termination designation & FN & Terminates the program execution. and control is returned to the monitor \\
\hline \multirow{21}{*}{} & \multirow[t]{3}{*}{Trace} & Trace-region assignment started & HS & Sets starting and termination addresses to the trace region, traces, and executes while printing out the contents of the registers, ports, timer and memory as specified. \\
\hline & & Trace-region assignment discontinued & TD & Discontınues trace-region assignment by table-number designation. \\
\hline & & Printout of the trace table & PT & Prints out the trace table. \\
\hline & \multirow{3}{*}{Halt} & Halt-point assignment started & HS & Assigns hait points by page number, address and times of execution. \\
\hline & & Halt-point assignment discontinued & HD & Discontinues halt-point assignment. \\
\hline & & Printout of the halt-point table & PH & Prints out the halt-point table \\
\hline & \multirow{2}{*}{Data setting} & Initialization of the program counter, registers. memory, file, etc. & MM & Sets the initial data to the program counter. registers. I/O ports. memory file, etc. \\
\hline & & Reset of the program counter. registers. memory file. etc & CL & Resets the program counter, registers, I/O ports, memory file, etc. \\
\hline & Data printout & Printout of the data in the program counter, registers. ports. flıp-flop devices. memory. timer, etc. & DM & Dumps the contents of the program counter, registers. I/O ports. memory. flip-flop device. timer. etc. \\
\hline & \multirow[t]{2}{*}{Port control} & Input-port control & IN & Controls the input-port data read-in device and the input port by print-mode designation. \\
\hline & & Export-port control & OT & Designates an output device for the data obtained from the output port. \\
\hline & \multirow{3}{*}{Interruption} & Interruption-generation assignment started & IT & Sets interruption conditions such as interruption type, interruption generation. head address, and generation cycle number. \\
\hline & & Interruption-generation assignment discontinue & ed. ID & Deletes the interruption-generation table. \\
\hline & & Printout of the interruption-generation table & PI & Prints out the interruption-generation table. \\
\hline & Execution step time & Execution-timer setting and printout & TI & Sets the execution timer and prints out the number of execution steps. \\
\hline & \multirow{3}{*}{Memory protection} & Memory-protection-region assignment started & PS & Designates the kind of memory, starting and termination addresses of the protected region, and inhibits write-in steps. \\
\hline & & Memory-protection-region assignment & PD & Discontinues the memory-protection assignment by the memory-protection table \\
\hline & & Printout of the memory-protection region & PP & Dumps the contents of the memory-protection table. \\
\hline & \multirow{2}{*}{Execution start} & Program-execution start-up & RN & Starts simulation execution. Termination by executing the halt point and the execution-limit step number. \\
\hline & & Program execution & GO & Starts simulation execution. Termination by halt-point execution. Trace-region assignment is invalid here. \\
\hline & Reverse assembly & Reverse assembly control & PA & Reverse-assembles the specified region and prints out the source list \\
\hline
\end{tabular}
command. A comma (, ) is used to divide one parameter from another.
The following are parameter-configuration examples: reserved word, address indication, numerical-value setting, numerical-value indication, and time setting.

\section*{1. Reserved word}

This symbol is classified according to its function in the simulator, and specifies a predetermined character symbol, program counter (PC), memory, register, and port.
\[
/ / / M M \sqcup \text { REGS } A=9
\]

\section*{2. Address indication}

Address indications for the internal memory, external memory and ROM are possible.
///DM \(\perp\) EXTM, 0:1:E, 0:A:5 External memory address indication
///DMuINTM, 0:0, 1:0 Internal memory address indication
///MM \(\cup P R O G, O F: 23\)
ROM address indication

\section*{3. Numerical value setting}

A numerical value is set for each function parameter.
\(/ / / M M \sqcup F F L G, C Y=1\)

\section*{4. Numerical value indication}

Decimal or hexadecimal notation is used.
\(/ / / M_{\perp}\) TIME, T1 = E

\section*{5. Time setting}

The specified time is set.
```

///TI $\lrcorner$ SET, 8: 15:3

```
(Note : This parameter means \(8 \mathrm{~ms}, 15,3 \mu \mathrm{sec}\).)

\title{
MITSUBISHI MICROCOMPUTERS MELPS 41 SOFTWARE
}

\section*{SIMULATOR}

\section*{APPLICATION EXAMPLES}

Once the command ST (this is used for specifying simu-lation-start conditions) and its parameter are typed in through the system-typewriter keyboard, successive commands may enter through punched cards or the systemtypewriter keyboard. It is also possible to designate command-input and result-printer devices by setting the DV-command parameter.

Simulation is started on the object file in the disk storage that was stored there, after assembling, by the MELPS 41 cross assembler. When the MELCOM 70 is used, the simulator program should be called by the command //EXEC SSIM41 to start simulating operation. The following are examples of command assignment in the case of tracing and execution during system-application program simulation.

Assignment of the input and printer devices is entered by the ST command in the format STLX, Y , where X represents the input device ( \(S\) for the system typewriter, and C for the card reader; no designation equals the S designation in effect), and \(Y\) represents the output device on which the simulation result is printed out (L for the line printer and S for the system typewriter; no designation equals the \(L\) designation in effect).

The stored object program (BDISK file) is loaded by the simulator with the LO command in the format \(\mathrm{LO}_{5}\) file name. The CL command should be used for clearing the initial values and the MM command for setting initial values.

When the program counter, registers, \(1 / O\) ports and memory file are to be cancelled, the command CL may be used. The MM command in the format of \(M M \sqcup X X X X, n n n n\)
can be used for setting their values. Here XXXX represents the symbol or numerical figure by which the program counter, registers, I/O ports or memory files are designated, while nnnn represents a parameter to be assigned.

Designating the halt command HS PP: aa nnnn will make the machine halt at address aa of page PP after that instruction has been executed nnnn times.

Entry of the TS command
\(T S \cup P_{1} P_{1}: a_{1} a_{1}, p_{2} p_{2}: a_{22}, R, P, I . X_{1}: Y_{1}, X_{2}: Y_{2}\left(, E, Z_{1}:\right.\) \(\left.X_{1}: Y_{1}, Z_{2}: X_{2}: Y_{2}\right)\)
makes possible the assignment that a trace is to be carried out from address \(a_{1} a_{1}\) of page \(p_{1} p_{1}\) to address \(a_{2} a_{2}\) of page \(p_{2} p_{2}\). Here \(R\) designates the output of the contents of the registers and \(F / F\) print; \(P\) designates the ports and timer print; and \(I\) and \(E\) respectively designate print modes for the internal and external memories.

When the DM command is executed, the contents of each register, port, flip-flop device, memory, timer, and program counter are printed out.

Interruption can be carried out by the IT, ID and PI commands. The IT command designates the kind of interruption, the head address of interruption generation, and the number of generation cycles. ID discontinues the inter-ruption-generation assignment, and PI effects interruptiongeneration table prinouts.

The TI command can be used for execution timer setting and printouts. The PS, PD and PP commands are provided for memory protection. PS designates the memory-protec-tion-region assignment, PD discontinues the memory-protection-region assignment in accordance with the memory-protection table number, and PP prints out the contents of the memory-protection-region.

Table 2 Examples of the use of simulator control commands
\begin{tabular}{|c|c|}
\hline Application exmaples of control command & Function of the conrol command and its parameters \\
\hline ///ST \(\sqcup \mathbf{S}, \mathbf{L}\) & To start simulation, the command-input and simulation-result printout devices are assigned. In this example. command input \(S\) is assigned to the system typewriter, and printout \(L\) to the line printer. \\
\hline ///LO \({ }^{\text {d, BFILE }}\) & The file stored in the disk (BDISK) whose file name is BFILE is loaded \\
\hline ///CLLINTM, 0:0, 0:F & The designated internal memory is cleared from digit 0 to digit F of the O file. \\
\hline ///HS 5:F, 2 & This assigns a halt point: in this example it will halt after the second execution of the instruction in address \(F\) of page 5 \\
\hline ///TS O \(^{\text {: 5, E:F, R, P }}\) & This command designates a trace from address 5 of page 0 to address \(F\) of page \(E\). and orders display of the contents of each register, flip-flop device, port and timer after completing tracing. \\
\hline ///IT \(\cup\) INTA, O:F, 5 & This effects the generation of interruption A starting at address F of page 0 and after every 5 steps after that. \\
\hline ///PT INTA, O:F, 5 & This command prints out the trace table. Assignments made by TS commands can be verified by this command. \\
\hline ///PH & This command prints out the hatt-point table. Assignments made by HS commands can be verified by this command. \\
\hline ///MMLPPORT, \(\mathbf{Q}=\mathbf{A 5}\) & This sets A5 to port Q. \\
\hline \[
\begin{array}{cl}
/ / / M M \perp I N T M, & 0: 0 \\
0: 0 & 0=1 \\
0: 1 & 0= \\
\hline
\end{array}
\] & This command changes the value O in digit 0 of file 0 to 1 . \\
\hline ///DM & The contents of the program counter. registers. I/O ports. flip-flop devices. memory, and timer at the time this command is executed are printed out \\
\hline ///RN 50 & This starts the execution of simulation, which is stopped when the halt-point address is reached or when the number of execution steps reaches 50 . \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS MELPS 41 SOFTWARE
}

Fig. 1 Example of simulation results


Execution is started by the RN and GO commands, and it is continued to the point specified by the HS parameter. In the case of RN the machine is stopped by executing the limit-step number and the IDLE instruction. In the case of GO, termination is effected after the execution of the IDLE instruction, and the trace-region assignment becomes invalid.

The assignment of the trace region is discontinued with the TD command, and the halt-point assignment with the HD command. The trace table is printed out with the PT command, and halt-point table with the command PH , whenever required.

The \(I N\) and OT commands can be used for I/O-port control. The DV command is provided for designating devices for command input and sim-ulation-result printout.
Application examples of the use of the MELPS 41 simulator control commands are listed in Table 2, and the results of a simulation example are shown in Fig. 1.
(1) The operation start-up of the MELPS 41 simulator is designated At this time. it is specified that the control command is to be input through the system typewriter and the results of simulation output on the line printer.
(2) The program is loaded from the file BFILE of the disk
(3) Data is set from the 0:0 of the internal memory.

The value 0 of the memory \(0: 0\) is set to 1
The value 0 of the memory \(0: 1\) is set to 2 .
The assignment is ended without changing the value 0 of memory \(0: 2\).
(4) Data is set from 2:1:0 of the external memory The value 0 of the memory 2:1:0 is set to A 亿hexadecimal number)
The assignment is ended without changing the value 0 of memory 2:1:1.
(5) The address inside the program-counter page is set to 10 (decimal number)
(6) Tracing of the region from address 16 of page 0 to address 17 of page \(O\) is designated, and the contents of the region from 2:0:0 to 2:1:F of the external memory are printed out.
(7) When address 16 of page 0 is executed, the contents of the flip-flop device and register are printed out.
(8) With the halt point set to address 1 A of page 0 , termination after a single execution is specified.
(9) The contents of the registers and flip-flop device are printed. out.
(10) The trace-region table is printed out
(11) The halt-point table is printed out.
(12) The execution counter is initialized
(13) The program execution is started. Trace is carried out in accordance with the assignment given by steps (6) and accordance with the assignment is terminated at the halt point designated by step (8). Otherwise. termination is entered when 100 steps are executed.
(14) The contents of the external memory before transferring the contents of the internal memory to it are printed.
(15) This shows that the 16 -digit data from 0:0 to \(0: F\) in the internal memory have been transferred to the region 2:0:02:0:F of the external memory.
(16) The contents of the internal memory before transferring the contents of the external memory to it are printed.
(17) This shows that 16 -digit data from 2:1:0 to 2:1:F in the external memory have been transferred to the region 1:0-1:F,
(18) The number of steps executed and the execution time are printed.

\section*{DESCRIPTION}

The MELPS 41 PROM writer paper-tape generation program is used to convert the absolute binary object programs generated by the MELPS 41 cross assembler into another format that can be used in a PROM writer. The program is output on paper tape in the new format. This program also allows converting paper tapes in hexadecimal form into binary objects.

With the MELPS 41 program, a binary object program can easily be converted to hexadecimal object format that can be programmed directly into an EPROM. It can produce paper tapes that meet the requirements for various types of EPROMs and PROM writers because of its functional versatility.

\section*{FEATURES}
- Outputs the binary object program in the disk storage to paper tapes in hexadecimal format
- Converts hexadecimal-form paper tapes into binary objects
- Comparison function
- Outputs PROM-writer format selectively
- Paper-tape output can be partitioned with a simple control command
- May be used in conjunction with the MELPS 41 cross assembler
- Execution computer: MELCOM 70 minicomputer (memory capacity, more than 16 K -words; monitor, BDOS)
- Programming language: FORTRAN IV (parts are written in assembly language)

\section*{INPUT/OUTPUT MEDIA}
- Input: Cartridge-disk units, paper tapes (ASCII code, even parity)
- Output: Paper tapes (ASCII code, even parity), car-tridge-disk units
- Control-command outputs: Through system-typewriter keyboard
- Message: System-typewriter printout

\section*{APPLICATIONS}

For preparing programs for EPROMs (M5L2708K, S M5L 2716K, etc.) that are to be programmed by PROM writers supplied by Takeda Riken (T310) or Minato Electronics (Models 1830 and 1802).

\section*{FUNCTION}

This program is used for converting the absolute binary object programs that were generated by the MELPS 41 cross assembler in the disk area to a hexadecimal object format compatible with Minato Electronics Models 1830

and 1802 and Takeda Riken (T310). The paper-tape output is partitioned in accordance with EPROM capacity (number of bytes). The program also permits the processing of hexadecimal-format object paper tapes for input conversion and storage in the disk in a binary object format. Outputs on paper tapes are also available.

\section*{PROGRAM PROCESSING}

The program has routines for selectively converting binary objects processed with the MELPS 41 cross assembler into paper tapes for Takeda Riken's and Minato Electronics' PROM writers.

Object conversion can be carried out by designating the input and output modes. For example, select BD mode for input and TI mode for output (for Takeda Riken's PROM writer) or BD mode for input and MI mode for output (for Minato Electronics' PROM writer) through the systemtypewriter keyboard. Then the object program is converted to paper tapes compatible with the selected PROM writer only by calling the object file (BDISK file) into which it is to be converted and then putting in the number of papertape outputs. By putting the paper tapes after conversion into the disk of file 1 when the original data are in file 2, their contents can be compared with each other. The filecomparison function allows easy checking of the validity of the converted paper tapes.

It is also possible to input hexadecimal-format paper tapes, to store them in the disk as a binary-object file, and to output them on paper tapes. In this case, the binaryobject paper tapes are composed of name, text and end segments. After completion of the conversion, control can be returned to the monitor by the EN command.
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Program name } & Ordering number & Program and software manuals included \\
\hline \begin{tabular}{l} 
MELPS 41 \\
Paper-tape generation program for PROM writers
\end{tabular} & GB1SP0003 & MELPS 41 paper-tape generation program for PROM writer manual \\
MELPS 41 paper-tape generation program for PROM writer operating manual
\end{tabular}

The object disk file consists of name and text segments. The data to be converted is contained in the text segment. Instruction codes stored after section 1 of the disk that correspond to the machine instructions are converted into hexadecimal codes and output to paper tapes.

\section*{Example of Hexadecimal Tape Output}

This program can generate paper tapes for Minato Electronics' and Takeda Riken's PROM writers. It can output 8 paper tapes in 1 K -byte units at maximum. Examples are shown in Figs. 1-3.

\section*{Example of Object Conversion}

This program can output 1 K -word units of paper tape up to a total of 8 K -words. Fig. 4 shows an example in which conversion is made from an absolute binary object (disk) to paper tape.

Fig. 4 Example of object conversion


\section*{Error Processing}

When an error is encountered during object conversion, an error message will be printed out in the following format:
\$ \$ \$ \$ \$ \$ ERROR \(\downarrow \mathbf{x} \times \mathbf{x}\) \$
where XXX indicates the error code.

Fig. 1 Example of hexadecimal paper-tape output


Fig. 2 Example of hexadecimal paper-tape format of Takeda Riken
-Bit 0~7 Data Format

-Bit \(8 \sim 9\) Data Format


Fig. 3 Example of hexadecimal paper-tape format of Minato Electronics
-Bit 0~7 Data Format

-Bit 8~9 Data Format


\author{
CROSS ASSEMBLER
}

\section*{DESCRIPTION}

The MELPS 42 cross assembler has been prepared for the development of application programs suitable for equipment using the M58496-XXXP single-chip 4-bit microcomputer.

This cross assembler not only provides many pseudo instructions, control commands, and control data for improving programming efficiency, but it also provides program versatility for changing instruction codes and functions.

\section*{FEATURES OF THE CROSS ASSEMBLER}
- 3 types of control data
- Instruction codes and functions easily changed
- Catalogs the control data in disk storage
- Constants can also be expressed in non-decimal notations
- Printouts available from the tables and cross-reference lists
- Execution computer: MELCOM 70 (memory capacity more than 24 K words, monitor BDOS)
- Implementation language: FORTRAN IV (parts are written in assembly language)

\section*{FEATURES OF THE ASSEMBLY LANGUAGE}
- 6 pseudo instructions
- 77 machine instructions
- Decimal numbers can be used to define the constants of the machine instruction operand field.

\section*{INPUT/OUTPUT MEDIA}
- Source input
: Punched cards and magnetic disk
- Control data input : Punched cards and magnetic disk
- Control data command : Punched cards
- Execution command
: System typewriter keyboard
- Object output
: Magnetic disk
- Output lists
: Line printer

\section*{FUNCTION}

This cross assembler converts source programs written in the MELPS 42 assembly language to machine instruction codes that are filed in disk storage in the form of binary absolute object codes.

The MELPS 42 cross assembler is a 2-pass translator that provides data and control command analysis along with cataloging functions.

Modifying the instruction code and setting mnemonic tables and numeric tables to constants can easily be accomplished by means of the control data. In this way, programming versatility is provided for changing functions, allowing the user free selection in defining the mnemonics of the machine instructions, etc.

The standard version of the MELPS 42 assembly language has 7 assembler control commands (see Table 1). In addition 6 pseudo instructions (Table 2) can be used in the source language program.
\begin{tabular}{|c|c|c|}
\hline Program name & Ordering number & Program and software manuals included \\
\hline MELPS 42 cross assembler & GBIAS0010 & MELPS 42 Cross Assembler Manual \\
\hline
\end{tabular}

\section*{MITSUBISHI MICROCOMPUTERS MELPS 42 SOFTWARE}

\section*{CROSS ASSEMBLER}

This cross assembler facilitates assembly by the use of the control commands shown in Table 1. Basically, it requires only the source program and control commands input by punched cards with control data being utilized only when necessary. All input is stored and filed in disk storage. The control data is processed by the control command analyzing processor, and the symbol table is created in pass 1. This is followed by pass 2 , where each instruction is converted to machine language, while control data, labels and the assembly list are printed out as specified by the control commands. On the assembly list, the control commands, sequence numbers, location numbers and addresses are printed out, along with error and warning messages, followed by the ROM page list and the cross-reference list.

\section*{OBJECT LANGUAGE}

The object file is composed of a name section and a text section.

The name section is filed on sector 0 of the object file and stores overall information such as the total number of instructions in the text section, control data, file name, source program file name, size of a single page and the module name.

The text section contains the data that controlled the conversion of the source program to instruction codes and other related data necessary for execution by the simulator.

\section*{ASSEMBLY LANGUAGE}

The assembly language that the MELPS 42 cross assembler accepts consists of machine instructions and pseudo instructions.

\section*{1. Machine Instructions}

There are 77 basic machine instructions. These are converted to their corresponding machine codes and then assembled into an object program. For the mnemonics, instruction codes and their functional descriptions, please refer to the data sheet provided for the M58496-XXXP single-chip 4-bit microcomputer.

\section*{2. Pseudo Instructions}

Although the pseudo instructions are written in the source program together with machine instructions, they are not converted to instruction codes but are used to control the assembler. The instruction codes will be written in the ROM.

The assembler-control instructions, numeric symbols defining instructions and list control instructions are among the pseudo instructions.

The pseudo instructions are shown in Table 2.

Table 1 Assembler control commands
\begin{tabular}{|c|c|c|}
\hline Command & Format & Function \\
\hline Execution start & \(/ / / \mathbf{R U N}\) & Starts execution of the cross assembler \\
\hline Execution end & \(/ / /\) END & Terminates execution of the cross assembler \\
\hline Input/output function assignment & \(/ / /\) ASMB4, \(\mathrm{x}, \mathrm{y}, \mathrm{z}\) & Assignment of assembly execution and control data and assembly listings \\
\hline Control data & /// CDISK, \(\times \times \times \times \times\) & Assignment of the control file name (max. 6 characters) \\
\hline File
assignment Source program & / / / SDISK, \(\times \times \times \times \times\) & Assignment of the source program file name (max. 6 characters) \\
\hline control \({ }^{\text {Object }}\) & / / / B DISK, \(\mathbf{X} \times \mathbf{X} \times \mathbf{X}\) & Assignment of the object file name (max. 6 characters) \\
\hline Input/output device assignment & \(/ / / \mathbf{N P U T}, x, y\) & Assignment of input device for the control data and source program
\[
\begin{array}{ll}
\mathbf{x}=\left(\begin{array}{l}
\mathbf{C} \\
\mathbf{D} \\
\mathbf{N}
\end{array}\right) & \mathbf{x}: \text { Control data input } \\
\mathbf{y}=\left(\begin{array}{l}
\mathbf{C} \\
\mathbf{D} \\
\mathbf{N}
\end{array}\right) & \mathbf{y} \text { : Source program input } \\
\mathbf{C}: \text { Punched card input } \\
\mathbf{D}: \text { Disk input } \\
\mathbf{N}: \text { Control data no input }
\end{array}
\] \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS \\ MELPS 42 SOFTWARE
}

\section*{CROSS ASSEMBLER}

Table 2 Pseudo instructions
\begin{tabular}{|l|l|l|l|}
\hline \multicolumn{1}{|c|}{ Classification } & Mnemonic & \multicolumn{1}{|c|}{ Instruction } & \\
\hline \multirow{3}{*}{\begin{tabular}{c} 
Assembler control \\
instruction
\end{tabular}} & TTL & Program title declaration & Declares the program title \\
\cline { 2 - 4 } & PAGE & Program counter paging & Sets the counter to the top address of the next page \\
\cline { 2 - 4 } & ORG & Program counter setting & Sets the counter to the top address of the program \\
\cline { 2 - 4 } & END & End declaration & Declares the end of the program \\
\hline \begin{tabular}{c} 
Symbol value equiv- \\
alence instruction
\end{tabular} & EQU & Symbol value setting & Sets a numeral value to the specific numeral symbol \\
\hline List control instruction & EJE & Page eject declaration & Advances the printout form to the next page during output \\
\hline
\end{tabular}

\section*{3. Language Format}

The following format should be used in coding programs in this cross assembler.

The single-line statement is composed of the label, instruction, operand, comment, and identification fields. The format of the source statement is fixed as indicated in Fig. 1. Although the constant is usually a decimal number, it may be expressed by hexadecimal notation when defined by pseudo instructions.

An asterisk \(\left({ }^{*}\right)\) in the first column of a line indicates that the entire statement is used as a comment field.

The following are valid characters for use in statements:
Alphabetics: A~Z
Numberics: 0~9
Special characters: ; \(=\), \(@ \$+-* /\) ! \& ().
\[
\# \%<>\text { ? (space) }
\]


Fig. 1 Source statement format

\section*{(1) Label field}

The value of the program counter at that time is set to the label. The number of characters used for a label is limited to a maximum of 6 , and any of the alphanumerics and special characters specified above can be used. However, an asterisk (*) cannot be used in the first column of the label fieid.
(2) Instruction field

Mnemonic codes are written in this field, left-justified. For pseudo instructions, any of the mnemonics among the assembler-control instructions, numeric symbol definition instructions and list-control instructions may be used.
(3) Operand field

Parameters of the instruction are specified in this field. This field contains the label, defined symbol, or numerical value. The operand is stated from the 14th column, left-justified.
(4) Comment field

Whenever the operand is followed by more than one space to the end of the statement, the successive columns may be used for comments.
(5) Identification field

The use of this field is optional. Many find it convenient to use this field for a sequential identification card number.

\title{
MITSUBISHI MICROCOMPUTERS \\ MELPS 42 SOFTWARE
}

CROSS ASSEMBLER

\section*{ASSEMBLY LIST FORMAT}

A source program prepared and assembled in the format indicated in the preceding paragraph may produce source, symbol table, cross reference, and ROM page list printouts. The format of an assembly list produced as an example is shown in Fig. 2. Please note that pages, locations, and object codes are indicated in hexadecimal notation.

\section*{MESSAGE FORMAT}

Error and warning messages are printed out on the assembly list. In the case of errors, the message is printed out under the respective statement in the following format.

\section*{\$ \$ \$ \$ \$ \$ \$ RRROR xxx\$}
where " \(\mathbf{x} \mathbf{x} \mathbf{x}\) " indicates the type of error by a numerical code.

In the case of warnings, the following message is printed between SEQ (sequential number) and LOC (location number):
* Wx * (where " x " indicates the degree of warning)

In addition the total number of errors and warnings are printed on the last line of the assembly list. The crossreference list, however, will not be produced when any errors are indicated.


Fig. 2 Assembly list format

\section*{Example of an assembly list}

An actual example of an assembly list for an assembly made with the MELPS 42 cross assembler is shown in Fig. 3.
(1) The program name is declared as "EXAMPLE PROGRAM \({ }^{\prime \prime}\)
(2) It shows that the start of the program was set to page 0 address 0 by means of the program counter setting instruction.
(3) An asterisk (*) in the first column indicates that the entire statement is a comment
(4) Numeric value 13 (decimal number) is assigned to the symbol DIGMAX by means of the symbol value equivalence instruction.

(5) The label XCG02 is assigned by means of the BM instruction during the assembly process, and calis the subroutine starting at page 14 address 00 .
(6) The label XCG13 is assigned by means of the BM instruction during the assembly process, and calls the subroutine starting at page 14 address 01
(7) The label XCG23 is assigned by means of the BM instruction during the assembly process, and calls the subroutine starting at page 14 address 07 .
(8) This whole statement line is used as a comment field.
(9) The numerical value 0 is loaded in register \(X\) of the data pointer and 13 (decimal number) in register \(Y\) by means of the LXY instruction. As written, the results of this LXY instruction are nullified by the results of the following LXY instruction.
(10) The numerical value 1 is loaded in register \(X\) of the data pointer and 13 (decimal number) in register \(Y\) by means of the LXY instruction.
(11) The BM instruction in this case assigns the branch address of the label LBL4 to address 02 of page 1.4.

\section*{PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS}

\section*{DESCRIPTION}

MELPS 42 PROM writer paper-tape generation programs are used to convert the absolute binary object program generated by the MELPS 42 cross assembler into another format that can be used in a PROM writer. The program is output on paper tape in the new format.

With this program, a binary object program can easily be converted to hexadecimal object format that can be programmed directly into a PROM. It can produce paper tapes that meet the requirements of Takeda Riken's and Minato Electronics' PROM writers.

\section*{FEATURES}
- Outputs the binary object program in the disk storage to paper tape in hexadecimal format
- Paper-tape output can be partitioned with a simple control command
- May be used in conjunction with the MELPS 42 cross assembler
- Execution computer: MELCOM 70 Minicomputer (memory capacity more than 16 K words, monitor BDOS)
- Programming language: FORTRAN IV (parts are written in assembly language)

\section*{INPUT/OUTPUT MEDIA}
- Input
- Output
- Control command input : Through the keyboard of the system typewriter
- Messages : System typewriter printout

\section*{APPLICATIONS}

For preparing programs for 1 K words X 8 -bit EPROMs (M5L2708K, S), etc., which are to be programmed by PROM writers supplied by Takeda Riken or Minato Electronics.

\section*{FUNCTION}

This program is used for converting the absolute binary object format programs generated by the MELPS 42 cross assembler to hexadecimal object format compatible with the PROM writers manufactured by Takeda Riken (T310) and Minato Electronics (model 1830 and 1802). The papertape output is partitioned in accordance with PROM capacity (number of bytes).


\title{
MITSUBISHI MICROCOMPUTERS MELPS 42 SOFTWARE
}

\section*{PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS}

\section*{PROGRAM PROCESSING}

The program has conversion routines for Takeda Riken's and Minato Electronics' PROM writers. Select \(T_{1}\) mode (for Takeda Riken's PROM writer) or \(\mathrm{M}_{1}\) mode (for Minato Electronics' PROM writer) through the system typewriter keyboard. Then the object program is converted to paper tape compatible with the selected PROM writer. When a (BDISK file) file name is called, a paper tape is output for the PROM writer. When a number of programs are to be converted from.the same file, successive calls can be made until all the programs are converted. Termination of the job is directed with the E command, and control is then returned to the monitor.

The object file consists of name and text segments. The data to be converted is contained in the text segment. Instruction codes, stored after sector 1 of the disk, that corresponds to machine instructions are converted to hexadecimal codes and output to paper tape.

\section*{Example of Hexadecimal Paper-Tape Format}

This program can generate paper tapes for Takeda Riken's PROM writer or Minato Electronics' PROM writer. Examples of both formats are shown in Figs. 1 and 2.

\section*{Example of Object Conversion}

The program at present can output 1 K -word units of paper tape up to a total of 4 K words. An example is shown in Fig. 3.

\section*{Error Processing}

When an error is encountered during object conversion, a message will be printed out in the following format:

\section*{\(\mathbf{\$ \$ \$ \$ \$ \$ \$ x \times x}\)}
where, XXX indicates the error code.


Fig. 3 Example of object conversion


Fig. 1 Example of hexadecimal paper-tape format of Takeda Riken


Fig. 2 Example of hexadecimal paper-tape format of Minato Electronics

\author{
CROSS ASSEMBLER
}

\section*{DESCRIPTION}

The MELPS 8-48 cross assembler has been prepared for aiding the development of application programs suitable for equipment using the M5L8041-XXXP, M5L8048-XXXP and'M5L8049-XXXP MITSUBISHI single-chip 8-bit micro computers.

This cross assembler allows conversion of source programs written in the MELPS 8-48 assembler language by using a host computer into objects in the MELPS 8 binary language.

The assembler language has machine pseudo and macro instructions. The full equipment of pseudo instructions and control commands ensures high programming and debugging efficiency. Coding can be carried out in a free format.

\section*{FEATURES OF THE CROSS ASSEMBLER}
- Flexibility in assembler-language changing
- Various input/output media available
- Free-format coding
- A symbol table is output as part of the object code.
- Executed on a MELCOM 70 minicomputer (with 24 K words of memory capacity or more, BDOS monitor)
- FORTRAN IV programming language (with some assembler language)

\section*{FEATURES OF THE ASSEMBLER LANGUAGE}
- 10 pseudo instructions
- 6 Macro instructions
- Numerical formula used
- Character constants and strings used

- In addition to decimal notation as the standard format, binary, octal and hexadecimal notations can be used
- Machine-instruction compatibility with Intel Corporation's cross assembler

\section*{INPUT/OUTPUT MEDIA}
- Source input:

Punched cards, punched tapes, magnetic tapes, magnetic disks
- Control-command input: Punched cards
- Object code output : Magnetic disk

\section*{FUNCTION}

This cross assembler converts source programs written in the MELPS 8-48 assembler language to machine-instruction codes, which are output as absolute objects.

The MELPS \(8-48\) cross assembler functions in two phases: control-command analyzing phase and assembly phase (intermediate-language-generation and listing phases).

The assembly-control commands listed in Table 1 are available. They cover use for execution start-up, termination assignment, I/O assignment, file assignment, link control and relocation assignment.

This cross assembler permits the use of the machineinstruction codes applicable to Intel's Models 8041, 8048 and 8049 and of the 10 pseudo instructions listed in Table 3.

\section*{CROSS ASSEMBLER}

With various control commands and pseudo instructions, the MELPS \(8-48\) cross assembler ensures easy program debugging.

Source programs can be input by means of punched cards, punched tapes, magnetic tapes, and magnetic disks. When the control commands are read in, parameters to control assembly processing are generated by designating the assembly-control command.

In the assembly-processing stage, the source program is read in, and the intermediate language is generated in phase 1. This intermediate language and the source program are stored in the disk, and the absolute object is then produced. That can be output on punched tape, magnetic tape, magnetic disk or other media as specified.

\section*{PROGRAM ORDERING INFORMATION}
\begin{tabular}{|c|c|c|}
\hline Program name & \multicolumn{1}{c|}{ Ordering No } & \multicolumn{1}{c|}{ Program and software manuals included } \\
\hline MELPS-8-48 cross assembler & & \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8-48 SOFTWARE
}

\section*{CROSS ASSEMBLER}

\section*{CROSS-ASSEMBLER OBJECT LANGUAGE}

The objects produced by this cross assembler basically consist of name, symbol and text sections. An end section is placed at the rear end of an object. Fig. 1 shows the object-module configuration. Each name section is placed at the head of each object module, and serves for recording information such as the name of the object module, ROM/ RAM information, and the number of symbols. The symbol sections are used to record information concerning the numeric symbols (labels) written in the source program. The text sections have data on the conversion of the source program to the instruction code. The end section specifies the termination of one object program.

\section*{ASSEMBLY LANGUAGE}

Machine instructions pseudo and macro instructions can be used in the MELPS 8-48 cross assembler.

\section*{1. Machine Instructions}

A total of 96 basic machine instructions are available. They are converted to their corresponding machine codes and then assembled into an object program. A classification of these instructions is given in Table 2.

For the mnemonics, instruction codes and their functions, please refer to the data sheet provided for the singlechip 8-bit microcomputers M5L 8041-XXXP, M5L8048XXXP and M5L8049-XXXP.

\section*{2. Pseudo Instructions}

Although the pseudo instructions are written in the source program together with machine instructions, they control the cross-assembler execution during assembly processing. That is, they are not converted into instruction codes to be written in the ROM but are used to control the assembler.

These instructions include those used for assembly control, numeric-symbol and memory-content definition, area securing, and list control. Table 3 lists the pseudo instructions.

\section*{3. Macro Instructions}

These instructions consist of groups of several machine language instructions or simple instructions used to specify parameters. They consist of the 6 instructions MACRO, LOCAL, REPT, IRP, IRPC, and ENDM.

Fig. 1 Object-module configuration


Table 1 Control Commands and their Functions
\begin{tabular}{|c|c|c|}
\hline Command & Format & Function \\
\hline Execution-start control & ///RUN & Starts execution of the cross assembler in accordance with the command designated. \\
\hline Execution-end control & ///END & Terminates execution of the cross assembler. \\
\hline Mode designation & ///ASMB48, X, Y, Z & \begin{tabular}{l}
Specification of the processor for which assembly js to be performed and the ROM size \\
MM: Mode designation \\
\(M M=48 \quad 8048\) mode (including 8049) \\
\(M M=41 \quad 8041\) mode \\
X : Maximum ROM size designation \\
\(X=1 \sim 4\) for \(1 \sim 4 \mathrm{~K}\) byte
\end{tabular} \\
\hline Output option designation & ///OPTIN, XX, XX & \begin{tabular}{l}
Selection of assembly listing, reference listing, and symbol listing for the object code including number of characters per line (same as ///OPTIN, LS, XL. when abbreviated) \\
XX: Output option selection \\
\(X X=\) LS Assembly listing output \\
\(X X=X L \quad\) Reference listing output \\
\(X X=\) SO Symbol object file output \\
\(X X=P L \quad 80\) characters per line ( 132 maximum when no specifications made)
\end{tabular} \\
\hline Source input device designation & ///INPUT, X \(¢(\mathrm{Y})\) ] & \begin{tabular}{l}
Source input device designation (sames as ///INPUT, C when abbreviated) \\
\(X\) : Source program input device \\
\(\mathrm{X}=\mathrm{C} \quad\) Paper card \\
\(\mathrm{X}=\mathrm{D} \quad\) Magnetic disk \\
\(\mathrm{X}=\mathrm{P} \quad\) Paper tape \\
\(\mathrm{X}=\mathrm{M} \quad\) Magnetic tape \\
Y: Magnetic tape character code (abbreviated as ASCII code)
\[
\begin{array}{ll}
Y=A & \text { ASCII code } \\
Y=E & E B C D E C \text { code }
\end{array}
\]
\end{tabular} \\
\hline \multirow{3}{*}{File designation} & ///MDISK, XXXXX & Macro source working file name (maximum of 5 characters) \\
\hline & ///SDISK, xxxxx & Source program file name (maximum of 5 characters) \\
\hline & ///BDISK, XXXXX & Absolute object program file name (maximum of 5 characters) \\
\hline
\end{tabular}

\section*{CROSS ASSEMBLER}

\section*{4. Language Format}

The following free format should be used in coding programs in this cross assembler.

The single-line statement of the source program is composed of label, instruction, operand, comment, and identification fields. The format of the source statement is free, as shown in Fig. 2, allowing easy coding and punching without the fear of dislocated columns. The following characters can be used in statements.
- Alphanumeric \(\qquad\) A~Z
- Numerics 0~9
- Special Characters
 \#\% < > ? (blank)

Table 2 A Classification of Machine Instructions
\begin{tabular}{|c|l|}
\hline \begin{tabular}{c} 
Function \\
classification
\end{tabular} & \multicolumn{1}{c|}{\(\quad\) Functions of the instruction } \\
\hline \begin{tabular}{c} 
Data-transfer \\
instruction
\end{tabular} & \begin{tabular}{l} 
Direct data setting \\
Between registers \\
Between memories and registers
\end{tabular} \\
\hline \begin{tabular}{c} 
Adding logic \\
operation
\end{tabular} & \begin{tabular}{l} 
Addition. AND. OR, EXOR logic operations. \\
Accumulator increase and decrease, clear and rotation shift. \\
decimal correction
\end{tabular} \\
\hline \begin{tabular}{c} 
Register increase \\
and decrease
\end{tabular} & \begin{tabular}{l} 
Register increment, register decrement data-memory \\
increment
\end{tabular} \\
\hline Flag control & \begin{tabular}{l} 
Carry clear, carry correction, clear-flag 0, 1 and flag 0. 1 \\
correction
\end{tabular} \\
\hline Subroutine control & \begin{tabular}{l} 
Subroutine jump, return from subroutine return and status \\
restore
\end{tabular} \\
\hline Interruption control & \begin{tabular}{l} 
External interruption possible \\
External interruption prohibited \\
Register-bank and memory-bank selection \\
Clock-output marble
\end{tabular} \\
\hline Inmers & \begin{tabular}{l} 
Between port and accumulator \\
Port and immediate-data OR and AND \\
Control
\end{tabular} \\
\hline Between bus and accumulator \\
Bus and immediate-data OR and AND \\
Between expander port and accumulator \\
Expander-port and accumulator OR and AND
\end{tabular}

Fig. 2 Source-Statement Format


\section*{1. Label field}

The value of the program counter at that time is set to the label. The number of characters used for a label is limited to a maximum of 6 . The character : is placed at the back of this field. However, a semicolon (;) cannot be used in the first column of the label field.
2. Instruction field

Mnemonic codes of the machine and pseudo instructions are written in this field.
3. Operand field

Arguments (formula, data, parameters, etc.) for the instructions are written in this field. The label, defined symbol, formula, or numerical value is contained within it.
4. Comment field

This field is used for writing notes for the statement and is not converted to an object. Placing a semicolon (;) in the first column makes the whole statement a comment. When a semicolon (;) is placed halfway through the statement, the section after the semicolon is regarded as a comment.

Table 3 Pseudo Instructions
\begin{tabular}{|c|c|l|}
\hline Classification & Item & Mnemonic \\
\hline \multirow{4}{*}{\begin{tabular}{c} 
Assembler-control \\
instructions
\end{tabular}} & NAM & Program-name declaration instruction \\
\cline { 2 - 3 } & ORG & Program-counter setting instruction \\
\cline { 2 - 3 } & EOT & \\
\cline { 2 - 3 } & END & End-declaration instruction \\
\hline \multirow{3}{*}{\begin{tabular}{c} 
Numeric-symbol and \\
memory-content definition \\
instructions
\end{tabular}} & SET & \\
\cline { 2 - 3 } & EQU & Numeric-symbol definition instruction \\
\hline \multirow{3}{*}{\begin{tabular}{c} 
Region-securing \\
instruction
\end{tabular}} & DW & Data-setting instruction \\
\hline \begin{tabular}{c} 
List-control \\
instruction
\end{tabular} & DS & Address-setting instruction \\
\hline
\end{tabular}

\section*{Table 4 Macro Instructions}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Instruction } & \multicolumn{1}{|c|}{ Description } \\
\hline Macro & Macro symbol definition instruction \\
\hline ENDM & End instruction for a macro definition \\
\hline LOCAL & Symbol replacement instruction \\
\hline REPT & Repeat instruction \\
\hline IRP & Infinite repeat instruction \\
\hline IRPC & Direct number infinite repeat instruction \\
\hline
\end{tabular}

Table 5 Expression Formats for Numeric Values, Character Constants and Formulae
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{Item} & Expression \\
\hline \multirow{4}{*}{Numeric values} & Binary & - \\
\hline & Octai & nQ \\
\hline & Decimal & n \\
\hline & Hexadecimal & nH \\
\hline \multirow{3}{*}{Character constants} & A (1-byte) & * \({ }^{\text {a }}\) \\
\hline & AB (2-byte) & *AB" \\
\hline & \(A^{\prime}\) B (3-byte) & " \({ }^{\prime \prime}\) B" \\
\hline \multirow{2}{*}{Formulae} & 4 Arithmetic-rule operations & \(+,-, *\) \\
\hline & Logic formula & - \\
\hline Others & Program counter & \$ \\
\hline
\end{tabular}

\section*{5. Identification field}

The use of this field is optional. Many operators find it convenient to use it for the sequential identification card number.

\section*{CODING FORMAT}

Programs written in the MELPS 8-48 assembler language can be coded in free formats.

General formats for using the control commands and program coding for this cross assembler are described below, together with a citation of a few examples.

\section*{1. Control Commands}
1. Control-command general format

\(\mathbf{X Y Z}\) : Assembly-control-command symbols
P1, P2, P3 \(\cdots \ldots \ldots \ldots\) : Assembly-control parameters

\section*{2. Example of assembly control}


\section*{2. MELPS 8/48 Assembler-Language Program}

\section*{1. General format of program coding}


LABEL: …… A colon (:) is always placed behind the label name.
MNEM........... Instruction symbol (mnemonic)
OPE \(\cdots \cdots \cdots \cdots\) Operand ( 1 or more blanks must always be included.)
;COMM ......... Comment (A semicolon (:) is always placed at the head)
SEO. ........... Sequential No. (columns 73-80)

\section*{2. Example of program}
\begin{tabular}{|c|c|c|c|c|}
\hline LABEL & \multicolumn{4}{|c|}{statement} \\
\hline 2,3/4/5 & \multicolumn{4}{|l|}{} \\
\hline & & & & \\
\hline *** & \multicolumn{3}{|l|}{} & \\
\hline *, D & \multicolumn{3}{|l|}{\(M A, L\)} & \\
\hline & \multicolumn{4}{|l|}{NAM , EXXA, M} \\
\hline & ROM, M- & \multicolumn{3}{|l|}{} \\
\hline & EQ, \(\mathbf{U}_{1}\), 1,0 & \multicolumn{3}{|l|}{111111:111-11111:111} \\
\hline & \multirow[t]{2}{*}{} & & & \\
\hline & & & \multicolumn{2}{|l|}{11111111:111} \\
\hline & \multicolumn{2}{|l|}{\(\mathbf{O R}_{1} \mathbf{G}_{1} \mathbf{5 , 0} \mathbf{0}, \mathbf{H}_{1} \ldots \ldots \ldots\)} & \multicolumn{2}{|l|}{-} \\
\hline & \multicolumn{2}{|l|}{MO, \(\mathbf{V}_{1}, \mathbf{R}, \mathbf{O}, \#_{1} \mathbf{X}_{1} \ldots \ldots\)} & & \\
\hline & \multicolumn{2}{|l|}{} & & \\
\hline & \(\mathrm{MO}, \mathrm{V}_{1} \mathrm{R}, 2\) & \multicolumn{3}{|l|}{} \\
\hline & \(\mathbf{C}_{1} L_{1} \mathbf{R}_{1} \mathbf{C}_{1}\) & \multicolumn{3}{|l|}{} \\
\hline \(\mathbf{B}_{1} \mathbf{R}_{1}\) & MO, V \({ }_{1} A_{1}\), & \multicolumn{3}{|l|}{\(@_{1} \mathbf{R} \mathbf{O}_{1}\)} \\
\hline & AD, D, C A & , @, \(\mathbf{R}, 1 \ldots\) & & \\
\hline & \(\mathrm{D}_{\mathbf{D}, \mathbf{A}_{1}, \mathbf{A}_{1} \cdot}\) & \multicolumn{3}{|l|}{(1)} \\
\hline & MO, V @ \(\mathbf{R O}^{\text {a }}\) & \(0_{1}, A_{1} \cdots \cdots\) & \multirow{3}{*}{} & \\
\hline & IN, \(\mathbf{C}_{\text {- }} \mathbf{R}, 0\) & \multirow[t]{2}{*}{} & & \\
\hline & \(\mathrm{I}_{1}{\mathrm{~N}, \mathrm{C}_{1}}^{1} \mathbf{R}, 1\) & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} \\
\hline & \(\mathrm{D}_{\mathbf{J}, \mathrm{N}, \mathrm{Z}} \mathrm{R} 2\) & & & \\
\hline & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathbf{O}, \mathbf{U}, \mathbf{T} \mathbf{L}_{1}, \mathbf{P} \\
& \mathbf{E}, \mathbf{N}, \mathbf{D}_{\boldsymbol{l}}
\end{aligned}
\]} & \multirow[t]{2}{*}{\[
\mathbf{1}_{1}, A_{i}
\]} & \multicolumn{2}{|l|}{\[
\frac{(3)-1}{}
\]} \\
\hline & & & H & -18 \\
\hline & & & & \\
\hline & & & & \\
\hline
\end{tabular}
(1) The lines having a semicolon (:) in the first column are regarded as comments.
(2) The program name is declared as "EXAM" by the NAM pseudo instruction.
(3) The following lines are regarded as a ROM region.
(4) The decimal numbers 10,50, and 10 are assigned respectively to symbols \(\mathrm{X}, \mathrm{Y}\), and CNT.
(5) The program start address is address 500 in hexadecimal notation.
(6) The values \#X, \#Y, and \#CNT are respectively put into registers RO. R1, and R2.
(7) The carry is cleared
(8) The contents of label BR memory at RO (at the address to be jumped to: the colon (:) shows a label) are put into accumulator \(A\).
(9) The contents of the carry and data memory at R1 are added to each other. and put into the accumulafor.
(10) The accumulator contents are decimal-corrected
(11) The accumulator contents (decimal-corrected results of the addition) are put into the memory data at RO.
(12) The contents of registers RO and R1 are incremented.
(13) Register R2 is decremented and if the contents are not 0 (zero). branching to BR follows. If 0 . execution proceeds to next step
(14) The contents of the accumulator are output in port 1
(15) The end of program is declared.

\title{
MITSUBISHI MICROCOMPUTERS \\ MELPS 8-48 SOFTWARE
}

\section*{PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS}

\section*{DESCRIPTION}

This program is used to convert absolute binary object formatted programs, which are produced by the MELPS \(8-48\) cross assembler, into other language formats and then produce a paper tape that can be used as input for a PROM writer.

The functional configuration of this program offers automatic conversion of object programs from one format to another format as well as comparison processing. In addition, it provides extensions suitable to various applications.

\section*{FEATURES}
- It selectively produces partitioned, punched paper tapes with simple control commands.
- It converts MELPS 8 binary object programs stored on disks into various hexadecimal formats on paper tape.
- It converts various hexadecimal-format paper tapes into MELPS 8 hexadecimal format.
- Comparison-matching control functions for MELPS 8 hexadecimal format paper tape as well as other formats.
- Output of various block sizes as specified by the block size (i.e., paper-tape partition) parameter.
- Sorting capability to put files in address sequence.
- Execution computer: MELCOM 70 minicomputer (memory capacity: more than 24 K -words; program: about 5,000 steps).
- Implementation language: FORTRAN IV (parts are written in assembler language).

\section*{INPUT/OUTPUT MEDIA}
- Conversion of MELPS 8 binary to hexademimal paper tapes

Input: cartridge disk units
Output: paper tapes (even-parity ASCII code)
- Conversion of other hexadecimal paper tapes to MELPS 8 hexadecimal paper tapes

Input: paper tapes in other hexadecimal,format (even-parity ASCII code)
Output: paper tapes in MELPS 8 hexadecimal format (even-parity ASCII code)
- Comparison of MELPS 8 hexadecimal with other hexadecimal paper-tape formats and self comparison

Input: paper tapes (even-parity ASCII code)
Output: printed on system typewriter
- Control-command input

Through system-typewriter keyboard

\section*{APPLICATIONS}

Programs are applicable to the M5L2708K and -S (1Kword by 8 -bit), M5L 2716K (2K-word by 8-bit), and other similar ROMs when prepared by a PROM writer produced by Takeda Riken, Minato Electronics, Pro-log, and Data I/O.

\section*{FUNCTION}

This program converts absolute binary object programs (abbreviated MELPS 8 binary), created in the disk area by the MELPS \(8-48\) cross assembler, into hexadecimal object programs. These hexadecimal object programs can be used to program PROMs on PROM writers produced by Takeda Riken (T310), Minato Electronics (Type 1830), Pro-log Ltd. (Series 90), and Data I/O (abbreviated hereafter as Takeda, Minato, Pro-log, and Data I/O). This program also converts absolute binary object programs into the MELPS 8 hexadecimal format and creates paper tapes with blocks of suitable size. The program can also convert paper tapes of Takeda, Minato, Pro-log and Data I/O into MELPS 8 hexadecimal format and compare the object paper tapes.


\section*{PROGRAM ORDERING INFORMATION}
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Program } & Program code no. & \multicolumn{1}{c|}{ Program and software manuals included } \\
\hline \begin{tabular}{l} 
Paper-tape preparation program for \\
MELPS 8/48 PROM writers
\end{tabular} & GA1SP0110 & \begin{tabular}{l} 
Paper-Tape Preparation Program for \\
MELPS 8/48 PROM Writers Manual
\end{tabular} \\
\hline
\end{tabular}

\section*{PAPER-TAPE PROCESSING}

The program provides for both conversion and comparison of various object programs. Table 1 shows a summary of the conversion processing indicating various combinations of object programs and media that the program is capable
of processing. Table 2 shows a summary of the comparison processing indicating the various combinations of object programs and media that the program is capable of processing. Examples of all the object conversions listed in Table 1 are illustrated in Fig. 1.

Table 1 Object conversions
\begin{tabular}{|c|c|c|}
\hline Paper tape block size & \begin{tabular}{c} 
Conversion processing for each company's \\
PROM writer
\end{tabular} & \begin{tabular}{c} 
Hexadecimal paper tapes for PROM writers that \\
can be converted from MELPS 8 binary (on disk)
\end{tabular} \\
\hline 256 bytes & Data I/O. Pro-log. Takeda & \begin{tabular}{c} 
Hexadecimal paper tapes for PROM writer that can be \\
converted into MELPS 8 hexadecimal paper tape
\end{tabular} \\
\hline 1024 bytes & Data //O. Pro-log. Takeda. Minato, TDA-80 & \begin{tabular}{c} 
Conversion from eight blocks of Data \(1 / \mathrm{O}\). Pro-log \\
or Takeda to one 2048-byte block
\end{tabular} \\
\hline 2048 bytes & MELPS 8 hexadecimal (for mask ROM) & \begin{tabular}{c} 
Conversion from one block of Data \\
Takeda or Minato to one 1024- or 2048-byte block
\end{tabular} \\
\hline
\end{tabular}

Table 2 Comparison processing of object paper tapes
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Objects compared \\
Comparison
\end{tabular}} & \multicolumn{2}{|c|}{MELPS 8 hexadecimal} & \multicolumn{2}{|c|}{Comparison object} \\
\hline & Object & Media & Object & Media \\
\hline MELPS 8 hexadecimal self comparison & MELPS 8 absolute hexadecimal & \begin{tabular}{l}
Paper tape \\
-1 024-byte block \\
2048-byte block
\end{tabular} & MELPS 8 absolute hexadecimal & \begin{tabular}{l}
Paper tape \\
-1 024-byte block \\
2048-byte block
\end{tabular} \\
\hline Comparison of.MELPS 8 hexadecimal with Minato hexadecimal & MELPS 8 absolute hexadecimal & \begin{tabular}{l}
Paper tape \\
-1 024-byte block \\
2048-byte block
\end{tabular} & Hexadecimal for Minate & \begin{tabular}{l}
Paper tape \\
- 1 024-byte block \\
- Two 2048-byte blocks
\end{tabular} \\
\hline Comparison of MELPS 8 hexadecimal with Takeda hexadecimal & MELPS 8 absolute hexadecimal & \begin{tabular}{l}
Paper tape \\
-1 024-byte block \\
-2048-byte block
\end{tabular} & Hexadecimal for Takeda & \begin{tabular}{l}
Paper tape \\
- Eight 256 -byte blocks \\
-One 1024 -byte block \\
- Two 1024 -byte blocks
\end{tabular} \\
\hline Comparison of MELPS 8 hexadecimal with Pro-log hexadecimal & MELPS 8 absolute hexadecimal & \begin{tabular}{l}
Paper tape \\
-2048-byte block
\end{tabular} & Hexadecimal for Pro-log & \begin{tabular}{l}
Paper tape \\
- Eight 256 -byte blocks \\
- Two 1 024-byte blocks
\end{tabular} \\
\hline Comparison of MELPS 8 hexadecimal with Data I/O hexadecimal & MELPS 8 absolute hexadecimal & \begin{tabular}{l}
Paper tape \\
-2048-byte block
\end{tabular} & Hexadecimal for Data 1/O & \begin{tabular}{l}
Paper tape \\
- Eight 256 -byte blocks \\
- Two 1024 -byte blocks
\end{tabular} \\
\hline
\end{tabular}

Fig. 1 Medium conversion
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{CONVERSION FROM MELPS 8 BINARY (ON DISK)} \\
\hline -256-BYTE BLOCKS &  & - 2048-BYTE BLOCKS \\
\hline \multicolumn{3}{|l|}{CONVERSION TO MELPS 8 HEXADECIMAL} \\
\hline -256-BYTE BLOCKS & -1 024-BYTE BLOCKS & \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 SOFTWARE
}

\section*{PL/1 \(\mu\) CROSS COMPILER}

\section*{DESCRIPTION}

This cross compiler is supplied on magnetic tape to users of MELPS 8/85 CPUs. It is written in FORTRAN IV for execution of the MELCOM 7000 and can be easily run on other host computers with a FORTRAN IV compiler.

The PL// \(\mu\) language gives MELPS 8/85 microcomputer users the same advantages that users of mini and large computer systems have with the high level programming languages that are currently available. It has the same language structure as PL/I and has been designed to take advantage of the system architecture of the microprocessor. System designers can use PL/I \(\mu\) to quickly and easily implement new applications. In addition, programs written in PL/I \(\mu\) are self-documenting; so they can be easily changed and maintained. \(\mathrm{PL} / / \mu\) is recognized as one of the best suited languages for programming microcomputer applications because the user retains the control and efficiency of an assembly language.

\section*{FEATURES}

Of the PL/I \(\mu\) Cross Compiler
- Conditional compile with preprocessor
- Inline assembly
- Source program editing at compile time
- Assignment of programs to ROM or RAM regions
- Generates a relocatable object program
- Linking function
- Easily understood error messages
- Flexibility in input/output media
- Execution computer: MELCOM 7000 (UTS/VS)
- Implementation computer:MELPS 8/85 microcomputer
- Implementation language: FORTRAN IV

Of the \(\mathrm{PL} / \mathrm{I} \mu\) Language
- Bit operations
- Three-level structure
- One-dimensional arrays
- Allocation of variables to specified absolute addresses
- Multi-entry function
- Interrupt function

\section*{FUNCTION}
\(\mathrm{PL} / \mathrm{I} \mu\) has a preprocessor that allows user to modify programs under development at compile time through the use of conditional compile, exchange, exclude and include functions. A program is divided into fixed and variable segments, and these segments are automatically assigned to the appropriate memory (RAM or ROM) during compiling. The link editor can link up to 20 object programs (files).

Fig. 1 PL/I \(\mu\) cross compiler processing system


\section*{PROGRAM ORDERING INFORMATION}
\begin{tabular}{|c|c|c|c|}
\hline Program name & Ordering number & Program and software manuals included & \\
\hline MELPS 8/85 PL/I \(\mu\) cross compiler & GAITL0110 & \begin{tabular}{l}
Source Program \\
MELPS 8/85 PL// \(\mu\) Compiler Summary Manual (C-version) \\
MELPS 8/85 PL// \(\mu\) Compiler Language Manual (C-version) \\
MELPS \(8 / 85 \mathrm{PL} / / \mu\) Cross Compiler Operating Manual (C-version) \\
MELPS \(8 / 85\) MELCOM 7000 PL/I \(\mu\) Cross Compiler Operating Manual
\end{tabular} & GAM-SR00-07A GAM-SR00-08A GAM-SR00-09A GAM-SR00-10A \\
\hline
\end{tabular}

\section*{MANUALS}
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ Manual name } & Manual number \\
\hline MELPS 8/85 PL// \(\mu\) Compiler Summary Manual (C-version) & GAM-SR00-07A \\
\hline MELPS 8/85 PL/l \(\mu\) Compiler Language Manual (C-version) & GAM-SR00-08A \\
\hline MELPS 8/85 PL/I \(\mu\) Cross Compiler Operating Manual (C-version) & GAM-SR00-09A \\
\hline MELPS 8/85 Assembly Language Manual (A-version) & GAM-SR00-34A \\
\hline MELPS 8/85 Cross Assembler Operating Manual (A-version) & \\
\hline MELPS 8/85 Simulator Operating Manual (B-version) & GAM-SR00-02A \\
\hline MELPS 8 Hardware Manual & GAM-SR00-35A \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 SOFTWARE
}

\author{
PL/ \(1 \mu\) CROSS COMPILER
}

\section*{OPERATIONS}

Users of \(\mathrm{PL} / \mathrm{I} \mu\) will find it flexible and easy to use because of its many special features such as the preprocessor, the link editor and the memory manager.

The preprocessor has 10 statements that can be used at compile time to edit a \(\mathrm{PL} / / \mu\) source program. These can generate, exchange or delete program text, as well as modify definitions, references and macro instructions.

The link editor is able to link up to 20 object programs that have been generated by MELPS \(8 / 85\) software. The memory manager divides PL// \(\mu\) programs into fixed and variable segments and assigns the segments to the appropriate memory. A fixed segment is assigned to a non-write area (ROM) while a variable segment is assigned to a write area (RAM) during compiling; at the same time, the starting address of each segment is recorded for linking (see Fig. 2).

Fig. 2 Linking of two programs


\section*{PL/I \(\mu\) LANGUAGE}

The \(\mathrm{PL} / / \mu\) language is a subset of the popular \(\mathrm{PL} / \mathrm{I}\) language with the addition of special functions to take advantage of the microprocessor's architecture. The main features of the \(\mathrm{PL} / \mathrm{I} \mu\) language are as follows:

\section*{Easy to Read and Write}

The statements are written in free format and are independent of columns and lines. The statements are formatted in natural language. It is easy to express, read and understand the programs. Programs written in PL/I \(\mu\) are selfdocumenting.

\section*{Block-Structured Language}

Programs written in PL/I \(\mu\) consist of one or more blocks that are called procedures. A procedure (block) can be thought of as a subroutine. The block structure of \(\mathrm{PL} / / \mu\) simplifies modular programming. Each procedure can be conceptually simple and therefore easy to formulate and debug.

\section*{BASIC LANGUAGE SPECIFICATIONS}

\section*{1. Statements}

The basic unit of the PL// \(\mu\) language is called a statement. A procedure (block) is composed of one or more statements, and a program is composed of one or more
procedures. The statements are categorized as follows:

Statements - Procedure definition:
- Declaration:
- Condition:
- Non-condition:

PROCEDURE statement DECLARATIVE statement IF statement Assignment statement, DO group, and others

The last character of a statement must be a semicolon (i). A statement may have a label (identifier) that is the name of the statement.
Example EXAMPLE:X=Y+Z;

\section*{2. Identifiers}
\(\mathrm{PL} / / \mu\) identifiers are used to name variables, procedures, macro instructions and statements. An identifier may be up to 31 characters in length, and the first character must be an @, ? or alphabetic ( \(\mathrm{A} \sim \mathrm{Z}\) ) character. The remaining 30 characters may be alphanumeric ( \(A \sim Z, 0 \sim 9\) ), @ or ?.

Reserved words may not be used as identifiers in the \(\mathrm{PL} / 1 \mu\) language.

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 SOFTWARE
}

PL/ \(1 \mu\) CROSS COMPILER

\section*{3. Data Elements}

The PL/I \(\mu\) data elements represent constants or variables ( \(1 \sim 16\) bits in length), arrays ( 1 dimension) and 3 -level structure. Constants can be expressed in several different
ways in PL/l \(\mu\). PL/ \(/ \mu\) accepts constants in binary, octal, decimal and hexadecimal bases and character strings (ASCII or ISO code).

\section*{Example of a PL/I \(\mu\) program}

(1). Comments are preceded by '/*' and followed by " \(/\) '.
(2). The initial value of a type declared variable 'FOREVER' is 1 .
(3). DO-WHILE group.
(4). The device number of an input instruction is expressed using a number.
(5). DO-CASE group.
(6). 08 H used in the output instruction indicates a hexadecimal number of value \(08_{16}\).

LANGUAGE SPECIFICATIONS
\begin{tabular}{|c|c|}
\hline Item & Specification \\
\hline Character set & \begin{tabular}{l}
55-character set \\
Alphabetic: \(\mathbf{A \sim Z}\), Currency unit ( \(\mathbf{\$}\) ), Numeric: \(\mathbf{0 \sim 9}\) \\
Special: \(=+-* /\), : ; 〈 〉 \% ' () ( \(n\) ? (blank)
\end{tabular} \\
\hline Comments & / * */ \\
\hline Identifiers & 31 or less alphanumeric characters \\
\hline Reserved words & \begin{tabular}{l}
IF DO GO TO OR BY ON EOF END XOR AND NOT MOD HALT THEN ELSE \\
CASE CALL GOTO DATA \\
BYTE PLUS MAIN LABEL \\
BASED MINUS WHILE \\
ENTRY ENABLE RETURN \\
BINARY DISABLE DECLARE \\
ADDRESS INITIAL \\
ALIGNED OPTIONS \\
INTERNAL EXTERNAL \\
RELOCATE GENERATE INTERRUPT \\
PROCEDURE LITERALLY \\
UNALIGNED
\end{tabular} \\
\hline Constant types & Binary. octal, decimal, hexadecimal character string \\
\hline Variable declaration option & \begin{tabular}{l}
B I NARY (n) \(1 \leqq n \leqq 15\), BIT(m) \(1 \leqq m \leqq 16\) \\
LABEL INITIAL BASED DATA BYTE ADDRESS \\
EXTERNAL INTERNAL ALIGNED UNALIGNED
\end{tabular} \\
\hline Operators & \[
\begin{aligned}
& \text { * } / \text { MOD }+- \text { PLUS MINUS } \\
& \langle\langle=\langle \rangle\rangle=\rangle \\
& \text { NOT AND OR XOR }
\end{aligned}
\] \\
\hline Arrays & One-dimensional. \(1 \sim 255\) elements \\
\hline Structures & Three-level. array structure \\
\hline Expressions & Arithmetical expression, logical expression. structured expression \\
\hline Statements & Insert statement, GOTO statement, IF statement, CALL statement, GENERATE statement, RETURN statement, HALT statement, DECLARE statement, ON statement, PROCEDURE statement, DO group, ENTRY statement, NULL statement, RELOCATE statement, ENABLE statement, DISABLE statement, \\
\hline DO group & DO WHILE, repeat DO, DO CASE \\
\hline Library functions & TIME MEMORY SHL SHR ROL ROR INPUT OUTPUT DEC HIGH LOW LENGTH LAST CARRY ZERO SIGN PARITY \\
\hline Preprocessor statements & \% insert statement, \%ACT I VATE statement, \%DEACTIVATE statement, \%E ND statement, \%E X C L UDE statement, \%GOT O statement, \% I F statement, \%I NCLUDE statement, \%MACROstatement, \%NU L L statement \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 SOFTWARE
}

\section*{DESCRIPTION}

A pseudo CPU and a pseudo memory are modeled in the host computer by the simulator, and programs in the pseudo memory are executed by the pseudo CPU to debug and test programs.

The simulator contains a powerful set of 26 control commands for efficient program debugging.

\section*{FEATURES}
- Set of 26 powerful control commands
- Batch and conversational processing
- Symbolic addressing
- Execution time calculations
- Intermediate results saved in specified format
- Binary, octal, decimal and hexadecimal numbers are selectable
- Assignment of program segments to ROM or RAM region
- Memory protection
- Interrupt function
- Flexibility in input/output media
- Continuous processing of input/output data
- Execution minicomputer: MELCOM 70 (memory capacity more than 24 K words, monitor BDOS)
- Programming language: FORTRAN IV (parts are written in assembly language)

\section*{FUNCTION}

The trace command function assigns a specific trace region so that it traces only the specified program steps. Execution of the simulation can be halted by a breakpoint that can be assigned to any tocation. Program debugging efficiency can be expected to increase by the use of these functions.

Memory protect and ROM regions are simulated. This means the simulator will not allow writing in a ROM region and will not allow either reading or writing in a memory protect region. Therefore, the program under simulation is completely simulated, including the state of the memory in the object computer system.

\section*{Input/output media}
- Object program input:
- Control command input: Punched card and keyboard
- Simulation intermediate Magnetic tape and magnetic results output: disk
- Simulation result output: List
- Input/output data: Punched card, keyboard, paper tape and magnetic tape

SIMULATOR PROCESSING SYSTEM


\section*{PROGRAM ORDERING INFORMATION}
\begin{tabular}{|c|c|l|}
\hline \multicolumn{1}{|c|}{ Program name } & Ordering number & \multicolumn{1}{c|}{ Program and software manuals included } \\
\hline MELPS 8/85 simulator (B-version) & GA1SM0110 & \begin{tabular}{l} 
Source Program \\
MELPS 8/85 Simulator Operating Manual (B-version) \\
MELPS 8/85 Cross Assembler \& Simulator Operating Manual (on MELCOM 70) GAM-SR00 -04A
\end{tabular} \\
\hline
\end{tabular}

MANUALS
\begin{tabular}{|l|c|}
\hline & Manual name \\
\hline MELPS 8/85 Assembly Language Manual (A-version) & Manual number \\
\hline MELPS \(8 / 85\) Cross Assembler Operating Manual (A-version) & GAM-SR00-34A \\
\hline MELPS \(8 / 85\) Simulator Operating Manual (B-version) & GAM-SR00-02A \\
\hline MELPS 8 Hardware Manual & GAM-HR00-01A \\
\hline
\end{tabular}

\section*{CROSS ASSEMBLER FUNCTIONS}

The control commands and pseudo instructions in this cross assembler give the user flexibility and improve the efficiency of programming. The cross assembler allows linking, multi-assembly and conditional assembly.

The control commands are shown in Table 1, and the features and their limitations are shown in Table 2.

Table 1 List of control commands
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Classification} & Controt command name & Mnemonic \\
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Assembler control}} & .Execution start & RUN \\
\hline & & End & END \\
\hline \multirow{7}{*}{} & \multirow{4}{*}{Assembly control command} & Input/output assignment & A SMB8 \\
\hline & & Block assignment & BLOCK \\
\hline & & \multirow{3}{*}{File assignment} & SDISK \\
\hline & & & ODISK \\
\hline & \multirow{3}{*}{Link control command} & & BDISK \\
\hline & & Link assignment & LINKG \\
\hline & & Link location assignment & LKLOC \\
\hline
\end{tabular}

Table 2 Cross assembler features and their limitations
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Features } & \multicolumn{1}{c|}{ Limitations } \\
\hline Relocatable object programs & Maximum 20 programs on the disk \\
\hline Link editor & \\
\hline \begin{tabular}{l} 
Program segmented to non-write \\
area (ROM) and write area (RAM)
\end{tabular} & \\
\hline Multi-assembly & Maximum 9999 programs \\
\hline Conditional assembly & Maximum 20 blocks \\
\hline Flexibility in I/O media selection & Card. disk. paper tape. magnetic tape \\
\hline
\end{tabular}

\section*{1. Multi-Assembly}

Many programs can be batch-assembled in one run.


\section*{2. Conditional Assembly}

Only the designated blocks of a source program are assembled.


\section*{3. Linking of ROM/RAM Regions}

ROM and RAM regions are linked separately.


CROSS-ASSEMBLER OBJECT PROGRAM
The cross-assembler object program is composed of many object modules, and each module is composed of a name, a symbolic part and a text part. A final part ends each object program.

The symbolic part contains the symbolic name corresponding to symbols. It is possible to program using symbolic names because each module contains a symbolic part.

The object is composed of an 8 -bit binary code, and one byte of the instruction code is expressed with one character ( 8 bits).

Fig. 1 Structure of object modules within an object program


\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 SOFTWARE
}

CROSS ASSEMBLER

\section*{ASSEMBLY LANGUAGE FUNCTIONS}

The assembly language consists of mnemonic instructions (each corresponding to a machine language instruction), pseudo instructions and macro instructions.

Pseudo instructions are executed by the cross assembler when a source program is being assembled, and they modify the object program. Macro instructions are converted to small segments of machine instructions that are then inserted in the object program. These inserted segments execute the functions of the macro instruction.

Algebraic expressions, alphanumeric constants, character strings, octal numbers, decimal numbers, hexadecimal numbers and symbols may be used as an operand in instructions.

\section*{1. Machine Instructions}

There are 78 basic machine instructions. These are converted to their corresponding machine language instructions and then inserted in the object program.

A summary of the machine instructions is given in Table 3.

Table 3 Summary of machine instructions
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Classification } & \multicolumn{1}{c|}{ Instruction functions } \\
\hline Data transfer instructions & \begin{tabular}{l} 
Direct data set \\
Between registers \\
Between memory and registers
\end{tabular} \\
\hline \begin{tabular}{l} 
Addition, subtraction, logical \\
operations and compare \\
instructions
\end{tabular} & \begin{tabular}{l} 
Addition, subtraction, comparing and logical oper- \\
ations using the accumulator together with reg- \\
isters, memory or carry flag
\end{tabular} \\
\hline \begin{tabular}{l} 
Increment and decrement \\
instructions
\end{tabular} & \begin{tabular}{l} 
Registers, register pairs and memory incremented \\
or decremented
\end{tabular} \\
\hline Circulate and shift instructions & Circulate or shift the accumulator's contents \\
\hline Accumulator adjust instructions & Complement, decimal adjust \\
\hline Carry instructions & Complement, set \\
\hline Jump instructions & \begin{tabular}{l} 
Unconditional jump \\
Conditional jump
\end{tabular} \\
\hline Subroutine call instructions & \begin{tabular}{l} 
Unconditional subroutine call \\
Conditional subroutine call
\end{tabular} \\
\hline Return instructions & \begin{tabular}{l} 
Unconditional return \\
Conditional return
\end{tabular} \\
\hline Input/output control instructions & Input and output control \\
\hline Interrupt control instructions & \begin{tabular}{l} 
Enable interrupts \\
Disable interrupts
\end{tabular} \\
\hline Stack operation instructions & \begin{tabular}{l} 
Saves the contents of registers \\
Restores the contents of registers
\end{tabular} \\
\hline Others & \begin{tabular}{l} 
CPU halt \\
No operation.
\end{tabular} \\
\hline
\end{tabular}

\section*{2. Pseudo Instructions}

Pseudo instructions control the execution of the cross assembler while source programs are being assembled. They are not assembled as instructions in the object programs. As shown in Table 4, there are 13 pseudo instructions.

Table 4 List of pseudo instructions
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Classification } & \multicolumn{1}{|c|}{ Mnemonic } & \multicolumn{1}{c|}{ Name } \\
\hline Assembler control & N A M & Program name declaration \\
instructions & OR G & Program counter setting \\
& R OM & ROM region declaration \\
& R AM & RAM region declaration \\
& B L K & Block declaration \\
& E N D & End declaration \\
\hline \begin{tabular}{l} 
Link symbol assignment \\
instructions
\end{tabular} & E N T & Entry name declaration \\
& EXT & External reference symbol declaration \\
\hline Memory contents & E QU & Value symbol setting \\
definition instructions & D E F* & Data setting \\
& D A D R & Address setting \\
\hline & & \\
\hline Storage allocation instructions & B S S** & Storage allocation \\
\hline List control instructions & E J E & Page eject declaration \\
\hline
\end{tabular}
* DEF and DADR pseudo instructions set the data or the address in the memory location where the instruction is. See Fig. 2.
* *BSS pseudo instruction sets the program counter to the value of the operand.

Fig. 2 Example of DEF and DADR pseudo instructions


\section*{3. Macro Instructions}

Macro instructions are converted to object program segments in machine language that executes the macro instruction functions. The following two macro instructions are included in this cross assembler.

Table 5 Macro instructions
\begin{tabular}{|c|c|c|}
\hline Instructions & Name & Corresponding statement \\
\hline \(\mathbf{G E ~ T} \mathbf{i}, \mathbf{j}\) & Data input instruction & \(\mathbf{I N} \quad \mathbf{n}\) \\
\hline \(\mathbf{P U T} \mathbf{~} \mathbf{j}, \mathbf{j}\) & Data output instruction & \(\mathbf{O U T} \mathbf{n}\) \\
\hline
\end{tabular}
where


\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 SOFTWARE
}

CROSS ASSEMBLER

\section*{CODING EXAMPLES}

Examples of coding using control commands and the assembler language of the cross assembler follow.

\section*{1. Control Commands}
1. Control commands are in the following general form:

2. Two source programs are read in from the card reader, and the assembly lists are printed.

3. Four object programs (files) F11, F12, F13 and F14 on the disk are linked together, and a relocatable object program is generated and filed in RF11 on the disk.


\section*{2. Assembly Language}
1. A statement is of the following general form:


where \(\llcorner\) indicates a blank, and [] defines a field that is optional.
2. This example evaluates the data in address INDATA against the table at address TA01. It then jumps to the appropriate processing program according to the evaluation. The first address of the corresponding processing program is located at address SENS.
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|r|}{} \\
\hline & * & & & \\
\hline \multicolumn{2}{|r|}{*, ****} & X,A,MP, L, & OF CODIN, \({ }_{\text {a }}\) ** & (1) \\
\hline \multicolumn{2}{|r|}{\(*_{1}\)} & & & \\
\hline \multicolumn{2}{|r|}{} & NAM & \multirow[t]{2}{*}{} & \\
\hline \multicolumn{2}{|r|}{} & \(\mathrm{E}_{1} \mathbf{X}, \mathrm{~T}_{1}\) & & \\
\hline & & E, X, & \(\mathbf{T}, \mathbf{A}, \mathbf{B}, \mathbf{4}, \mathbf{T}, \mathbf{A} \mathbf{B}, \mathbf{5}, \mathbf{,}, \mathbf{A}, \mathbf{B} \mathbf{6}\) & \\
\hline & & E, N, \({ }_{1}\) & MA, IN & --14 \\
\hline & & R, OM, & - & \\
\hline \multirow[b]{5}{*}{} & MA, IN & E, QU & & \\
\hline & & LX \(\mathrm{I}_{1}\) & H, , T, A, O, \({ }_{\text {, }}\) & \\
\hline & & MV, & C, 0 & \\
\hline & & M, VI & B, 6, \({ }_{\text {c }}\) & \\
\hline & & L, D.A & I,NDA, TA & \\
\hline \multirow{7}{*}{15} & L,0,OP, 1 & CM, \(\mathrm{P}_{\text {- }}\) & M & \\
\hline & & J, Z & L,O,OP 2 & \\
\hline & & \({ }_{1} \mathrm{~N} \mathrm{X}_{1}\) & \(\mathrm{H}_{1}\) & \\
\hline & & I, NR & C & \\
\hline & & D, C. \(\mathrm{R}_{1}\) & \(\mathbf{B}_{1}\) & \\
\hline & & J,N, \({ }_{\text {, }}\) & *-7, 7, & \(\cdots\) \\
\hline & & J.MP & \multirow[t]{2}{*}{1,0,0,0 ER, \({ }^{\text {, }}\), S, H, OR, I} & \\
\hline & * & & & \\
\hline & L,0,OP 2 & MV, 1 & H, \(\mathbf{O}\) & \\
\hline & & MOV & L,, C & \\
\hline & & L, X 1 , & B, SE, \({ }^{\text {d }}\) & \\
\hline \multirow[t]{3}{*}{} & & D,A, \({ }_{\text {d }}\) & \(\mathrm{H}_{1}\) & \\
\hline & & D, A, \(\mathrm{D}_{1}\) & & \\
\hline & & P.C.H,L & & \\
\hline & * & & & \\
\hline & & RAM \({ }^{\text {, }}\) & - \(-\cdots \cdots\) & - 11 \\
\hline & I N, DA, T, A & DE, \(\mathrm{F}_{1}\) & 4,5\#, \#, & \\
\hline & & & & \\
\hline & & R,OM \({ }_{\text {L }}\) & & \\
\hline & T, A, 0, 1, & D, E, F &  & \\
\hline & SE,NS & D,A, D, \(\mathbf{R}_{1}\) & T, A, B, 1, _... & , \\
\hline \multirow[t]{6}{*}{} & & D, A, D, \(\mathbf{R}_{1}\) & T, AB, 2 . & \\
\hline & & DA, \(\mathrm{D}_{1}\) & T, AB, \(3,1, A_{1}, B_{1} \mathbf{4}\) & \\
\hline & & DA, \(\mathrm{D}_{1}\) & T, AB, 5, TAB, \(\mathbf{C}_{1}\) & \\
\hline & * & & -1, & \\
\hline & & EN, \({ }_{1}\) & & \\
\hline & & & & \\
\hline
\end{tabular}
(1) An asterisk in the first column indicates that the entire statement is a comment.
(2) The program name is declared as 'PROM'.
(3) The external programs referenced by this program are declared.
(4) The external programs that reference this program are declared.
(5) The program segment from here to the next RAM pseudo instruction is regarded as a ROM region.
(6) The symbol MAIN refers to the value in the program location counter at this source program statement.
(7) Locations can be referred to by symbols.
(8) Octal numbers can be used.
(9) Expressions can be used in the operand field.
(10) The statement following a blank after an operand field is a comment.
(11) Declares the start of a RAM region.
(12) Hexadecimal numbers can be used.
(13) Character constants in ASCII code can be used.
(14) The address of symbol TAB 1 is set to the location of address SENS and SENS+1.

\section*{DESCRIPTION}

This cross assembler is used to convert source programs in assembly language to object programs in MELPS 8/85 format (8-bit binary format) on a host computer. The assembly language consists of mnemonic instructions (each mnemonic instruction corresponds to a machine language instruction), pseudo instructions and macro instructions. It is obvious that the assembly language makes programming and modification of programs easy. The pseudo instructions and control commands in this cross assembler give the user flexibility and improve programming efficiency.

\section*{FEATURES}

\section*{Of the Cross Assembler}
- Generates a relocatable object program
- Linking function
- Multi-assembly
- Conditional assembly
- Flexibility in input/output media
- Output of symbolic table of the object program
- Execution computer: MELCOM 70 (memory capacity more than 24 K words, monitor BDOS)
CROSS ASSEMBLER PROCESSING SYSTEM
- Implementation language: FORTRAN IV (parts are written in assembly language)

Of the Assembly Language
- 13 pseudo instructions
- Algebraic expressions
- Character constants and strings
- Octal, decimal and hexadecimal numbers
- The mnemonic codes of the machine instructions are the same as Intel's

\section*{INPUT/OUTPUT MEDIA}
- Source input: Punched card, paper tape, magnetic tape and magnetic disk
- Object input: Magnetic disk
- Control command input: Punched card
- Object output: Paper tape, magnetic tape and magnetic disk


PROGRAM ORDERING INFORMATION
\begin{tabular}{|l|c|l|}
\hline Program name & \multicolumn{1}{|c|}{ Ordering number } & \multicolumn{1}{|c|}{ Program and software manuals included } \\
\hline MELPS 8/85 cross assembler & GA1AO110 & \begin{tabular}{l} 
Source Program \\
MELPS 8/85 Assembly Language Manual (A-version) \\
MELPS 8/85 Cross Assembler Operating Manual (A-version) \\
MELPS 8/85 Cross Assembler \& Simulator Operating Manual (on MELCOM 70)
\end{tabular} \\
\hline
\end{tabular}

\section*{MANUALS}
\begin{tabular}{|l|c|}
\hline & \multicolumn{1}{|c|}{ Manual name } \\
\hline MELPS 8/85 Assembly Language Manual (A-version) & Manual number \\
\hline MELPS 8/85 Cross Assembler Operating Manual (A-version) & GRM-SR00-34A \\
\hline MELPS 8/85 Simulator Operating Manual (B-version) & GAM-SR00-02A \\
\hline MELPS 8 Hardware Manual & GAM-SR00-35A \\
\hline
\end{tabular}

\section*{METHOD OF CODING CONTROL COMMANDS}

The input formats for control commands are shown in Fig. 1.
Fig. 1 Input formats for control commands
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Column no. & 1 & & \multicolumn{3}{|l|}{} & 72 & 73 & & 80 \\
\hline Contents & Blank & Command & Blank & Parameter list & Blank & Comment & & Sequence numbe & \\
\hline No. of columns & 1 or more columns & The number of characters in the command & 1 or more columns & The number of characters in the parameter list & 1 or more columns & Free & & 8 columns & \\
\hline Remarks & & & \multicolumn{4}{|l|}{The command, parameter list and comment must be less than 73 columns.} & \multicolumn{3}{|l|}{Not required if the command is typed in from the system typewriter} \\
\hline
\end{tabular}

\section*{CONTROL COMMANDS}

The simulator includes 26 control commands as shown in Table 1.

Table 1 List of control commands and their functions
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{Control commands} & \multirow{2}{*}{Comments} \\
\hline & & Action & Mnemonic command & \\
\hline \multirow[t]{4}{*}{} & Start & \begin{tabular}{l}
Start simulation \\
Reinitialize
\end{tabular} & \begin{tabular}{l}
START \\
REINIT
\end{tabular} & \begin{tabular}{l}
Starts simulation and designates the input unit for control commands. \\
Sets the state to the same state it was after the START command execution was completed.
\end{tabular} \\
\hline & End & End simulation: & END & Returns to the monitor when executed during simulation. \\
\hline & Program loading or saving intermediate results & \begin{tabular}{l}
Load object program \\
Save intermediate results
\end{tabular} & \[
\begin{aligned}
& \text { LOAD } \\
& \text { SAVE }
\end{aligned}
\] & \begin{tabular}{l}
The absolute object program or the saved intermediate partialily executed program is loaded. \\
All information such as executed commands. contents of registers and flags. and so forth, are saved in external memory.
\end{tabular} \\
\hline & Changing control command input unit & \begin{tabular}{l}
Changes to card reader \\
Changes to system typewriter
\end{tabular} & \begin{tabular}{l}
BATCH \\
TYPE
\end{tabular} & \begin{tabular}{l}
The command input unit is changed to the card reader. \\
The command input unit is changed to the system typewriter.
\end{tabular} \\
\hline \multirow{9}{*}{\[
\begin{aligned}
& \text { n } \\
& 0 \\
& e \\
& e \\
& E \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& E \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\]} & Start & \begin{tabular}{l}
Starts execution of the object program \\
Starts execution of the object program
\end{tabular} & \begin{tabular}{l}
GO \\
RUN
\end{tabular} & \begin{tabular}{l}
The stop point can be designated by either an address or the number of instructions to be executed. \\
Continces execution until a HLT instruction is encountered.
\end{tabular} \\
\hline & Stop & \begin{tabular}{l}
Assigns a breakpoint \\
Releases an assigned breakpoint I \\
Steps
\end{tabular} & \begin{tabular}{l}
BREAK \\
NOBREAK \\
STEP
\end{tabular} & \begin{tabular}{l}
A breakpoint is assigned by an address or a range. \\
A breakpoint assigned is released. \\
Breakpoints are assigned after every specified number of machine instructions.
\end{tabular} \\
\hline & Assigning memory regions & \begin{tabular}{l}
Assigns a ROM region \\
Releases an assigned ROM region Assigns a memory protection region \\
Releases an assigned memory protect region
\end{tabular} & ROM NOROM PROT NOPROT & \begin{tabular}{l}
It is declared that region assigned with this command is the ROM region. \\
The assigned ROM region is released. \\
A memory protect (unaccessible) region is assigned. \\
An assigned memory protect region is released.
\end{tabular} \\
\hline & Trace & \begin{tabular}{l}
Assigns a trace region \\
Releases an assigned trace region
\end{tabular} & \begin{tabular}{l}
TRACE \\
NOTRACE
\end{tabular} & \begin{tabular}{l}
Printing out the contents of registers, the program counter and flip-flops along with the executed instruction codes while executing the instructions in a trace region. \\
The assigned trace region is released.
\end{tabular} \\
\hline & & Set data & SET & Registers, stack pointers, program counter, flag flip-flops. I/O ports and the contents of memory are set. \\
\hline & & Interrupt & I NTER & If interrupt is enabled, within 3 -byte instruction associated with this command is executed. \\
\hline & Counts th & number of cycles & TIME & Counts the total number of cycles of the machine instructions executed before this command is encountered. \\
\hline & Printing out & \begin{tabular}{l}
Assigns a base \\
Prints out
\end{tabular} & \begin{tabular}{l}
BASE \\
DISPLAY
\end{tabular} & \begin{tabular}{l}
A base for printing is assigned. \\
The contents of registers, stack pointers, program counter, flag flip-flops, I/O ports, and memory are printed according to the assigned base.
\end{tabular} \\
\hline & \multicolumn{2}{|r|}{Conversion of values} & CON V & The current program counter or the assigned value is printed out in binary. octal. decimal or hexadecimal. \\
\hline \[
\begin{array}{|r|}
\hline 0 \\
\hline 0 \\
\hline \\
\hline
\end{array}
\] & Input/output simulation & Input simulated Output simulated & \[
\begin{aligned}
& I P \\
& O P
\end{aligned}
\] & \begin{tabular}{l}
Defines an input string for a machine instruction \(\mathbb{N}\). \\
Defines an output string for a machine instruction OUT
\end{tabular} \\
\hline
\end{tabular}

\footnotetext{
Note 1 : The underlined part of the mnemonic command can be used as a short mnemonic.
2 : The control command 'START' is the first command, and its input unit must be the card reader.
}

\section*{EXAMPLE OF SIMULATION}

The program shown in Fig. 2 is simulated using the control command in the sequence shown in Table 4. The program in Fig. 2 is named 'CON102'. It converts a decimal integer ( \(0 \sim 65,535\) ) to a binary number.

The decimal number to be converted is stored in addresses DED1~DED5 in ASCII code, and the converted result is stored in addresses BID and BID+1 (see Table 2). Further, if characters other than \(0 \sim 9\) are found in addresses DED1~DED5, the A register is set to ' 1 ' as an error flag; and if the converted result is more than 65,535 , the carry flip-flop is set to ' 1 ' as an error flag.

The simulation is executed in three segments as follows:
1. The test values are set in memory addresses DED1~ DED5.
2. The program is executed.
3. The simulator confirms that the contents of addresses BID and BID+1 are the correct value for the conversion of data in addresses DED1 (address 9113)~DED5 (address 9117). At the same time, it confirms that the contents of register A and the carry flip-flop are correct.
Fig. 2 Assembly listing of the objective program "CON102"

The objective program listing is shown in Fig. 2, and explanations of the simulation control commands using this example are shown in Table 4.

Table 2 Memory location and contents
\begin{tabular}{|c|c|c|}
\hline Address & Contents & Explanation of contents \\
\hline DED1 & a & \multirow{5}{*}{The 5-digit decimal integer is \(a \times 10^{4}+b \times 10^{3}+c\) \(\times 10^{2}+d \times 10+e\) and \(a, b, c, d\) and \(e\) are set in ASCII code.} \\
\hline DED2 & b & \\
\hline DED3 & c & \\
\hline DED4 & d & \\
\hline DED5 & e & \\
\hline BID & \multirow[t]{2}{*}{Converted results} & \multirow[t]{2}{*}{Low-order 8 bits are stored in BID and high-order 8 bits in \(B 1 D+1\).} \\
\hline BID + 1 & & \\
\hline
\end{tabular}

Table 3 Error flags for conversion
\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Number to \\
be converted
\end{tabular}} & \multicolumn{2}{|c|}{ Error and no error display } & \multirow{2}{*}{ Converted result } \\
\hline & A register & Carry flip-flop & \\
\hline Integer \(0 \sim 65.535\) & 0 & 0 & Correct \\
\hline \begin{tabular}{c} 
More than 65,535
\end{tabular} & 0 & 1 & Not correct \\
\hline \begin{tabular}{c} 
Character other than \\
decimal digits
\end{tabular} & 1 & 0 & Not converted \\
\hline
\end{tabular}

Note 3 Overflow is displayed by being carry flip-flop as 1, and error is so A resister
as 1 .
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{12}{|l|}{**CROSS ASSEMBLER OF 8 -BIT MICROPROCESSOR} \\
\hline 0001* & & & * & & & 0033 & 2365 & 3 A9A23 & COOO3 & LDA & DED 2 \\
\hline 0002 * & & CON1 02 & * & & & 0034 & 2368 & D630 & & SUI & 48 \\
\hline 0003 * & & & * & & & 0035 & 236 A & 11 E 803 & & LXI & D, 1000 \\
\hline 0004 & 2328 & & & ORG & 9000 & 0036 & 236 D & CA7523 & CO103 & JZ & COOO4 \\
\hline 0005 & 2328 & 219923 & CON 102 & LXI & \(\mathrm{H}^{\prime}, \mathrm{DE}\) D 1 & 0037 & 2370 & 19 & & DAD & D \\
\hline 0006 & 232 B & 0605 & & MVI & B, 5 & 0038 & 2371 & 3D & & DCR & A \\
\hline 0007 & 232 D & 7 E & C0100 & MOV & A, M & 0039 & 2372 & C36D23 & & JMP & CO103 \\
\hline 0008 & 232 E & FE3B & & CPI & 48 & 0040 & 2375 & 3 A9923 & COOO4 & LDA & DED 1 \\
\hline 0009 & 2330 & DA9423 & & JC & ER & 0041 & 2378 & FE3 7 & & CPI & 37 \# \\
\hline 0010 & 2333 & FE3B & & CPI & 59 & 0042 & 237 A & D29023 & & JNC & OV \\
\hline 0011 & 2335 & D29423 & & JNC & ER & 0043 & 237 D & D630 & & SUI & 48 \\
\hline 0012 & 2338 & 23 & & INX & H & 0044 & 237 F & 111027 & & LXI & D, 10000 \\
\hline 0013 & 2339 & 05 & & DCR & B & 0045 & 2382 & CABA23 & CO104 & JZ & COOO5 \\
\hline 0014 & 233 A & C22C23 & D2 3 & JN2 & C0100 & 0046 & 2385 & 19 & & DAD & D \\
\hline 0015 & 333 D & 3A9D23 & C0000 & LDA & DED 5 & 0047 & 2386 & 3D & & DCR & A \\
\hline 0016 & 2340 & D630 & & SUI & 48 & 0048 & 2387 & C38223 & & JMP & CO104 \\
\hline 0017 & 2342 & 2600 & & MVI & H, 0 & 0049 & 238 A & 229 E23 & C0005 & SHLD & BID \\
\hline 0018 & 2344 & 6 F & & MOV & L, A & 0050 & 238 D & C39723 & & JMP & COOO6 \\
\hline 0019 & 2345 & 3 A9C23 & c0001 & LDA & DED 4 & 0051 & 2390 & 37 & OV & STC & \\
\hline 0020 & 2348 & D630 & & SUI & 48 & 0052 & 2391 & C39723 & & JMP & C0006 \\
\hline 0021 & 234 A & 110 AOO & & LXI & D, 10 & 0053 & 2394 & 3E01 & ER & MVI & A, 11 \\
\hline 0022 & 234 D & CA5523 & C0101 & J Z & COOO2 & 0054 & 2396 & A 7 & & ANA & A \\
\hline 0023 & 2350 & 19 & & DAD & D & 0055 & 2397 & 00 & c0006 & NOP & \\
\hline 0024 & 2351 & 3 D & & DCR & A & 0056 & 2398 & 76 & & HLT & \\
\hline 0025 & 2352 & C34D23 & & JMP & C0101 & 0057 & 2399 & 00 & DED 1 & DEF & 0 \\
\hline 0026 & 2355 & 3A9B23 & c0002 & LDA & DED3 & 0058 & 239 A & 00 & DED 2 & DEF & 0 \\
\hline 0027 & 2358 & D630 & & SUI & 48 & 0059 & 239 B & 00 & DED3 & DEF & 0 \\
\hline 0028 & 235 A & 116400 & & LXI & D, 100 & 0060 & 239 C & 00 & DED4 & DEF & 0 \\
\hline 0029 & 235 D & CA65 5 & CO102 & JZ & COOO3 & 0061 & 239 D & 00 & DED5 & DEF & 0 \\
\hline 0030 & 2360 & 19 & & DAD & D & 0062 & 239 E & 0000 & BID & DADR & \\
\hline 0031 & 2361 & 3D & & DCR & A & 0063 & 2328 & & & END & \\
\hline 0032 & 2362 & C35D23 & & JMP & CO102 & & & & & & \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS \\ MELPS 8/85 SOFTWARE
}

Table 4 Example of the use of simulation control commands
\begin{tabular}{|c|c|}
\hline START M7O,CARD & MELCOM 70 is used as the host computer, and the input unit for the control commands is select ed to be the card reader. \\
\hline LOAD START, 5 & The object program is input from the paper-tape reader (device number 5). \\
\hline SET CPU SP=10000 PC=9000 & The slack puinter is sel to the value 10.000 , and the prograrn counter is set to the value 9.000 . \\
\hline \begin{tabular}{l}
SET MEMORY,DED1 \(=31\) \# \\
SE M, DED2:DED5=32\#,33\#,35\#,37\#
\end{tabular} & Data is set in memory. 31\# is stored in location DED1, 32\# in DED2, 33\# in DED2 \(+1,35\) \# in DED2 +2 , and 37 \# in DED5. \\
\hline BREAK COOO2, COOO3, COOO4, COOO5 & Breakpoints are assigned. \\
\hline DISPLAY CPU,SP, PC & Displays the contents of the stack pointer (SP) and the program counter (PC) for confirmation. \\
\hline D M, DED1: DED5 & Confirms whether or not the correct value is set in memory. Here, D is the abbreviated command for DISPLAY and M for MEMORY. \\
\hline GO * & The program is executed until the machine instruction HLT is encountered, printing out the contents of the PC and SP registers and flip-flops at each breakpoint that was assigned by BREAK above. \\
\hline D M, 9119:9120 (@) & Confirms whether the conversion is correct or not, displaying the result of the conversion in binary form. It can also be confirmed by finding the change of the contents of registers H and L in the list that is printed out during execution. \\
\hline T I ME & The number of cycles executed is counted. \\
\hline NOBR COOO2, \(\mathrm{COOO3}, \mathrm{COOO4,COOO5}\) & The breakpoints assigned with BREAK are released. \\
\hline \[
\begin{array}{|ll}
\hline S & M, D E D 1=36 \# \\
S & M, D E D 2: D E D 5=35 \# \\
S & M, D E D 4=43 \# \\
\hline
\end{array}
\] & 36\# is set in address DED1. 35\# in addresses DED2 ~ DED5 and 43\# in address DED4. \\
\hline S CP, PC=9000 & 9.000 is set in the program counter. \\
\hline GO & Executes until a HLT instruction is encountered. \\
\hline D M, 9113:9120 & The data and the result are printed in the hexadecimal because the BASE command is not used. In this case. including a character other than \(0 \sim 9\) confirms whether or not a ' 1 ' is set in the A register after execution. \\
\hline SAVE 2, SAV1 & Intermediate results are saved in file SAV1 of the disk. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline START M70,C & MELCOM 70 is used as the host computer, and the input unit for the control commands is selected to be the card reader. \\
\hline LO CONT, 2 , SAV1 TYPE & The intermediate results that were saved are loaded from the disk. The file name is 'SAV1'. The input unit for control commands is changed from the card reader to the keyboard. \\
\hline S CUP, SP=10000, PC=9000 & The program counter and the stack pointer are set. \\
\hline S M, DED1: DED5=37\#, \(35 \#\) & 37\# is set in address DED1, 35\# in DED1 + 1, 37\# in DED \(1+2,35 \#\) in DED \(1+3\) and 37\# in DED5. \\
\hline GO & Executes until a HLT instruction is encountered. Confirms whether or not a ' 1 ' is set in the carry flip-flop because the data exceeded 65,535 . \\
\hline S CPU, PC=9000 & The start address is set. \\
\hline S M, DED1: DED5=30\# & 30|\# is set in addresses DED1~ DED5. \\
\hline GO & Executes until an HLT instruction is encountered. \\
\hline D M, 9113:9120 & Confirms the conversion result. \\
\hline S CPU, PC=9000 & The start address is set. \\
\hline \[
\begin{aligned}
& S \quad M, 9113=36 \# \\
& S \quad M, 9115=35
\end{aligned}
\] & 36\# is set in address 9113, 35\# in address 9115. \\
\hline GO & Execution starts. Executes until an HLT instruction is encountered. \\
\hline D M, 9113:9120 & Confirms the conversion result. \\
\hline END & Declares the end of simulation. \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 SOFTWARE
}

\section*{PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS}

\section*{DESCRIPTION}

This program is used to convert absolute binary object formatted programs, which are produced by the MELPS 8/85 cross-assembler, into other language formats and then produce a paper tape that can be used as input for a PROM writer.

The functional configuration of this program provides for automatic conversion of object programs from one format to another format. In addition, it provides extensions suitable to various applications.

\section*{FEATURES}
- Producing, selectively, punched paper tapes with simple control commands
- Converting MELPS 8 binary object programs stored on disks into various hexadecimal formats on paper tape
- Converting various hexadecimal formatted paper tapes into MELPS 8 hexadecimal format
- Matching control functions for MELPS 8 hexadecimal formatted paper tape as well as other formats
- Output of various block sizes as specified by the blocksize parameter
- Sorting capability to put files in address sequence
- Executing computer is a MELCOM 70 minicomputer
- Implementation language: FORTRAN IV (parts are written in assembler language)

\section*{INPUT/OUTPUT MEDIA}
- Converts MELPS 8 binary to hexadecimal paper tape.

Input: cartridge disk
Output: paper tape (even-parity ASCII code)
- Converts other hexadecimal paper tapes to MELPS 8
hexadecimal paper tapes.
Input: Paper tape in other hexadecimal format (even-parity ASCII code)
Output: Paper tape in MELPS 8 hexadecimal format (even-parity ASCII code)
- Compares MELPS 8 hexadecimal with other hexadecimal paper-tape formats.

Input: Paper tape (even-parity ASCII code)
Output: Printed on system typewriter.
- Inputs system commands.

Input using the keyboard of the system typewriter

\section*{APPLICATIONS}
- Programs are applicable to the M58563S (256-word by 8 -bit), M5L 2708K, S (1024-word by 8-bit, M5L 2716 K (2048-word by 8 -bit) or other similar ROMs when being programmed by a PROM writer made by Data I/O, Prolog, Takeda or Minato Electronics.

\section*{FUNCTION}

This program converts absolute binary object programs (abbreviated MELPS 8 binary), created on the disk by the MELPS 8/85 cross assembler, into hexadecimal object programs. These hexadecimal object programs can be used to program PROMs on PROM writers such as those made by Data I/O, the Series 90 made by Pro-log Ltd., the T-310 made by Takeda Riken and the 1830 made by Minato Electronics (abbreviated elsewhere to Data I/O, Pro-log, Takeda and Minato). This program also converts absolute binary object programs into MELPS 8 hexadecimal format and creates a paper tape with blocks of suitable size. The program can also convert paper tapes of Data I/O, Pro-log, Takeda and Minato into MELPS 8 hexadecimal format and compare the functions of each.


\section*{PROGRAM ORDERING INFORMATION}
\begin{tabular}{|c|c|lc|}
\hline Program & Program code number & \multicolumn{1}{c|}{ Program and software manuals included } \\
\hline \begin{tabular}{l} 
Paper tape preparation program \\
for PROM writers
\end{tabular} & GA 1SP0100 & \begin{tabular}{l} 
Paper-Tape Preparation Program \\
for PROM Writers Manual
\end{tabular} & GAM-SR00-32A \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 SOFTWARE
}

PAPER-TAPE GENERATION PROGRAM FOR PROM WRITERS

\section*{PAPER-TAPE PROCESSING SYSTEMS FOR PROM WRITERS}

The program provides for both conversion and comparison of various object programs. Table 1 shows a summary of the conversion processing indicating various combinations of object programs and media that the program is capable
of processing. Table 2 shows a summary of the comparison processing indicating the various combinations of object programs and media that the program is capable of processing. Examples of all the object conversions listed in Table 1 are illustrated in Fig. 1.

Table 1 Object conversions
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
Conversion processing for each company's PROM writer \\
Paper tape block size
\end{tabular} & Hexadecimal paper tapes for PROM writers that can be converted from MELPS binary (on disk) & Hexadecimal paper tapes for PROM writers that can be converted into MELPS 8 hexadecimal paper tape \\
\hline 256 bytes & Data 1/O. Pro-log. Takeda. & Conversion from eight blocks of Data I/O, Pro-log or Takeda to one 2048-byte block \\
\hline 1024 bytes & MELPS 8 hexadecimal (for mask ROM). Data I/O. Pro-log. Takeda, Minato & Conversion from one block of Data I/O. Pro-log. Takeda or Minato to one 1024 -byte block or two blocks to 2048 -byte block \\
\hline 2048 bytes & MELPS 8 hexadecimal. Takeda, Minato (for mask ROM) & Conversion from one block Takeda. Minato to 2048-byte block \\
\hline
\end{tabular}

Table 2 Comparison processing of object paper tapes
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Comparison Objects compared} & \multicolumn{2}{|c|}{MELPS 8 hexadecimal} & \multicolumn{2}{|c|}{Comparison object} \\
\hline & Object & Media & Object & Media \\
\hline MELPS 8 hexadecimal self comparison & MELPS 8 absolute hexadecimal & Paper tape
- 024 -byte block
2048-byte block & MELPS 8 absolute hexadecimal & Paper tape -1024-byte block -2048-byte block \\
\hline Comparison of MELPS 8 hexadecimal with Minato & MELPS 8 absolute hexadecimal & Paper tape
1024-byte block
2048-byte block & Hexadecimal for Minato & \begin{tabular}{l}
Paper tape \\
-1024-byte block \\
-2048-byte block
\end{tabular} \\
\hline Comparison of MELPS 8 hexadecimal with Takeda & MELPS 8 absolute hexadecimal & \begin{tabular}{l}
Paper tape \\
-1024-byte block \\
-2048-byte block
\end{tabular} & Hexadecimal for Takeda & \begin{tabular}{l}
Paper tape \\
- eight 256 -byte blocks \\
-two 1024-byte blocks \\
-2048-byte block
\end{tabular} \\
\hline Comparison of MELPS 8 hexadecimal with Pro-log & MELPS 8 absolute hexadecimal & \begin{tabular}{l}
Paper tape \\
-1024-byte block \\
-2048-byte block
\end{tabular} & Hexadecimal for Pro-log & \begin{tabular}{l}
Paper tape \\
- eight 256 -byte blocks \\
-two 1024 -byte blocks \\
-2048-byte block
\end{tabular} \\
\hline Comparison of MELPS 8 hexadecimal with Data \(1 / 0\) & MELPS 8 absolute hexadecimal & \begin{tabular}{l}
Paper tape \\
-1024-byte block \\
-2048-byte block
\end{tabular} & Hexadecimal for Data 1/O & \begin{tabular}{l}
Paper tape \\
- eight 256 -byte blocks \\
- two 1024-byte blocks \\
-2048-byte block
\end{tabular} \\
\hline
\end{tabular}

Fig. 1 Medium conversion
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{CONVERSION FROM MELPS 8 BINARY (ON DISK)} \\
\hline  &  & - 2048-BYTE BLOCKS \\
\hline \multicolumn{3}{|l|}{CONVERSION TO MELPS 8 HEXADECIMAL} \\
\hline  &  & 2048-BYTE BLOCKS \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 SOFTWARE
}

\section*{SELF ASSEMBLER}

\section*{DESCRIPTION}

The MELPS \(8 / 85\) self assembler is a target program that has been prepared for the development of application programs suitable to microcomputers using the MELPS 8/85 CPU and devices utilizing microprocessors.

The PTS-A version of the MELPS \(8 / 85\) self assembler requires fewer control commands than the cross assembler, and is capable of assembly, even without a host minicomputer, using an inexpensive debug machine.

The coding for this self assembler is easy, since input data in the MELPS \(8 / 85\) self assembler language ( \(B\) version) may be handled in free format.

\section*{FEATURES}

Of the Self Assembler
- May be used on either 3-pass or 2-pass system
- Source input may be in free format
- Source input may be prepared either with paper tape or from the keyboard
- The number of symbols can be increased in accordance with memory capacity expansion
- The execution computer is the MELCS \(8 / 1\) and MELCS 85/1 debug machine (with memory more than 8 K -bytes and using the BOM-PTS monitor)
- The MELPS 8/85 assembler language (A-version) is used as the implementation language
Of the Self Assembler Language
- 8 pseudo instructions
- Algebraic expressions
- Character constants
- Octal, decimal, and hexadecimal numbers
- The mnemonic codes of the machine instructions are the same as those for the MELPS \(8 / 85\) cross assembler and Intel's.

\section*{INPUT/OUTPUT MEDIA}
- Source input:

Keyboard or paper tape
- Control command input: Keyboard
- Object output: Paper tape or debug machine memory
- Program supply media: Paper tape (object)

\section*{FUNCTION}

This self assembler converts source programs written in the MELPS \(8 / 85\) self assembly language ( \(B\)-version) into absolute objects in the MELPS 8 binary format utilizing the debug machine.

This self assembler can handle 4 control commands for input device assignment, object output device assignment, assembly execution control, and end designation control, and can use both machine and pseudo instructions. The machine instructions, in one-to-one correspondence with machine language, consist of 80 basic instructions (the same as the MELPS \(8 / 85\) cross assembler) that are to be subject to object conversion. The pseudo instructions are divided into assembly control, data setting and storage allocation instructions, and consist of eight instructions.

\section*{SELF ASSEMBLER PROGRAM PROCESSING SYSTEM}


\section*{PROGRAM ORDERING INFORMATION}
\begin{tabular}{|c|l|l|}
\hline Program name & Ordering number & Program and software manuals included \\
\hline MELPS 8/85 self assembler & & Self Assembly Language Manual (B-version) \\
\hline & GA2AS0100 & Self Assembler Manual (PTS-A-version) \\
\hline
\end{tabular}

MANUALS
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Manual name } & Manual number \\
\hline MELPS 8 Editor Manual (PTS-A-version) & GAM-SR00-26A \\
\hline MELPS 8 Editor Operating Manual (PTS-A-version) & GAM-SR00-27A \\
\hline MELPS 8 Basic Operating Monitor (BOM-B) Manual & GAM-SR00-23A \\
\hline MELPS 8 Basic Operating Monitor (BOM-PTS) Manual & GAM-SR00-18A \\
\hline MELPS 8 Hardware Manual & GAM-HR00-01A \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 SOFTWARE
}

SELF ASSEMBLER

This self assembler facilitates assembly by the use of the control commands shown in Table 1. The assembly consists of the creation of the symbol table in pass 1 , where source programs are read from the keyboard or paper tapes, the creation of the assembly list in pass 2, where source programs are read from paper tapes and each instruction is converted into machine language, and the output of absolute objects in pass 3.

\section*{SELF ASSEMBLER OBJECT LANGUAGE}

The cross assembler is composed of many object modules, and each module is composed of a name part, a symbolic part, a text part and a final part. This self assembler outputs only the text part and the final part in response to the object output control command.

\section*{ASSEMBLY LANGUAGE FUNCTIONS}

The assembly language that this self assembler accepts consists of the following machine instructions and pseudo instructions.

\section*{1. Machine Instructions}

There are 80 basic machine instructions. These are con-
verted to their corresponding machine codes and then inserted in the object program. The mnemonic and all the other instructions are the same as for the MELPS \(8 / 85\) cross assembler; for these please refer to the Cross Assembler Manual.

\section*{2. Pseudo Instructions}

The pesudo instructions that this self assembler accepts consist of ORG, NAM, PAUS, and END as assembler-control instructions; EQU, DB, and DW as data-setting instructions; and DS as storage allocation instruction. These instructions are summarized in Table 2.

\section*{3. Language Format}

The Self Assembler Language Manual (B-version) is applicable to the language formats for the MELPS \(8 / 85\) self assembler; these are equivalent to those for the MELPS \(8 / 85\) cross assembler, with some restrictions, and may be handled in a similar manner. In the source program, a statement starts with CR (carriage return) and ends with CR (carriage return), consisting of label, command, operand, comment, and identification fields.

Table 1 List of control commands for the self assembler
\begin{tabular}{|c|c|c|}
\hline Functional classification & Mnemonic & Function \\
\hline Input device assignment command & \(/ / / \mathbf{S P} \quad\binom{\mathbf{S T}}{\mathbf{S K}}\) & \begin{tabular}{l}
Input device assignment for pass 1 \\
ST : Paper tape reader \\
SK : Keyboard
\end{tabular} \\
\hline Object output device assignment & \(/ / / \mathbf{O B} \sqcup\binom{\) ST }{\(\mathbf{D M}}\). & \begin{tabular}{l}
Object output device assignment \\
ST : Paper tape punch DM: Debug machine memory
\end{tabular} \\
\hline Assembly execution control & \begin{tabular}{l}
\[
\begin{gathered}
/ / / \mathbf{O P} \sqcup\left(\begin{array}{c}
\mathbf{L} \mathbf{S} \\
\mathbf{L} \\
\mathbf{C} \\
\mathbf{L} \\
\text { None }
\end{array}\right) \\
\text { (1) } \left.\begin{array}{c}
\text { (2) } \mathbf{N} \\
\text { None }
\end{array}\right] .
\end{gathered}
\] \\
(1) Listing control \\
(2) Object output control
\end{tabular} & \begin{tabular}{l}
Assembly execution start assignment and control of source listing and of object output \\
(1) Listing control \\
LS: Source listing needed \\
LC: Commentless condensed listing needed \\
LE : Listing of error statements only needed \\
None: Source listing unnecessary \\
(2) Object output control \\
AN : Output of absolute objects without symbol parts \\
None : No object output
\end{tabular} \\
\hline End designation control command & ///ED. & End of assembly execution designated \\
\hline
\end{tabular}

Table 2 List of pseudo instructions
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
Functional \\
classification
\end{tabular} & \begin{tabular}{l} 
Instruction \\
mnemonic \\
symbol
\end{tabular} & \multicolumn{1}{|c|}{ Name of instruction } \\
\hline \multirow{4}{*}{\begin{tabular}{l} 
Assembly-control \\
instructions
\end{tabular}} & OR G & Program counter setting \\
\cline { 2 - 3 } & N A M & Program name declaration \\
\cline { 2 - 3 } & P A U S & Assemble stop \\
\hline \multirow{3}{*}{ Data-setting instructions } & E N D & End declaration \\
\hline & E Q U & Value symbol setting \\
\cline { 2 - 3 } & D B & Data setting \\
\hline \begin{tabular}{l} 
Storage allocation \\
iristruction
\end{tabular} & D W & Address setting \\
\hline
\end{tabular}

Table 3 Labels, characters, numerals, and expressions
\begin{tabular}{|c|c|c|}
\hline Sort & Item & Symbol \\
\hline \multirow{4}{*}{Label} & Label expression & L : \\
\hline & Initial characters for labels & A \(\sim \mathbf{Z}\), @, ? \\
\hline & Characters, except the initial ones, for labels & \(A \sim Z, ~(1) ?, 0 \sim 9\) \\
\hline & Number of label characters & From one to five(e.g L A BL1:) \\
\hline \multirow{3}{*}{Character constant} & A 1 byte & , A \({ }^{\text {V }}\) \\
\hline & AB 2 bytes & \(\nabla A B \nabla\) \\
\hline & A P B 3 bytes &  \\
\hline \multirow{3}{*}{Numeral} & Octal number & ก 0 \\
\hline & Decimai number & n \\
\hline & Hexadecimal number & n H \\
\hline \multirow{4}{*}{Expression} & Add & \(+\) \\
\hline & Subtract & - \\
\hline & Multiply & * \\
\hline & Divide & / \\
\hline \multirow{2}{*}{Others} & Program counter & \$ \\
\hline & Operational order & From left to right \\
\hline
\end{tabular}

\title{
MITSUBISHI MICROCOMPUTERS \\ MELPS 8/85 SOFTWARE
}

SELF ASSEMBLER

A comment is preceded by a semicolon (;). Since the format is free, any column may be used if the delimiters are properly placed. (Note that the printout for columns 35~72 and 81 and over are neglected.)

Table 3 summarizes the labels, characters, numerals, and expressions, etc.

\section*{1. Label field}

One~five characters may be used. Only A~Z, @, and ? may be used as the first character and A~Z, @, ?, and \(0 \sim 9\) may be used as the remaining characters. A colon is to be added at the end of the character string.
\[
\begin{array}{ll}
\text { Label example } & \text { L1:MOV A, B } \\
& \text { LABL5: } \\
& \text { @ABCD: } \\
& \text { A123?: } \\
& \text { ?ABO1: }
\end{array}
\]

\section*{2. Instruction field}

Instruction mnemonic codes are placed in this field. Machine instructions are formed with the same codes as in the MELPS 8/85 cross assembler. The pseudo instructions available are, ORG, NAM, PAUS, and END as assembler-control instructions; EQU, DB, and DW as data-setting instructions; and DS as storage allocation instruction.

\section*{3. Operand field}

Operands 1 and 2, the first and second operands of the instruction parameters, may be written. When both the operands 1 and 2 are necessary, a comma as a delimiter should be written.

Octal, decimal, and hexadecimal numbers may be used as numerals, formats such as \({ }^{\nabla} A \nabla{ }^{\nabla} A B^{\nabla}, \nabla^{\nabla} \nabla^{\nabla} B^{\nabla}\), etc. as character constants, expressions combined with operators ( \(+,-, *, /\) ) as expressions, and \(\$\) as the program counter.
4. Comment field

A line preceded by a semicolon (;) and a character string following a semicolon (;) placed at the end of a command or at an arbitrary position along a line are regarded as comments.
Comment examples; THIS LINE IS COMMENT ; COMMENT
;
LI: MOV A, B;COMMENT;ABC

\section*{5. Identification field}

The field is composed of the characters in columns 73~ 80 or from 1 to 8 characters following !. This field is placed at the end of one statement and may be omitted.

Fig. 1 Source program format


Note: Mark - denotes space.

Fig. 2 Assemble list format


\section*{FORMATS FOR SOURCE PROGRAM AND ASSEMBLE LIST}

The coding of source programs is in free format like that shown in Fig. 1.

The format of assemble lists is shown in Fig. 2 and an example of the list is given in Fig. 3.

\section*{OBJECT TAPE FORMAT}

The object program which is generated in pass 3 is an absolute object program in MELPS 8 binary format.

\section*{ASSEMBLE EXAMPLES}

Examples of execution of passes 1, 2, and 3 are given in Fig. 4 for paper-tape input and in Fig. 5 for keyboard input.

\section*{ERROR MESSAGE FORMAT}

Error messages are divided into two types: one for control commands and the other for assemble.

Errors for control commands \(\cdots * \mathbf{Q} *\)
Errors for assemble \(\cdots\) ? ப* \(\mathbf{x} * \quad \mathbf{x}\) : Error code

Fig. 3 Example of assemble list
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & 6 & \(11 \quad 16\) & \multicolumn{3}{|l|}{618} & 51 & 53 \\
\hline 0001 & & & su & Brou & INE (1) & ..........mult & AT -02000 \\
\hline 0002 & & & ; & & & & AT -02020 \\
\hline 0003 & & & ; & * & DATA & (A)........MULT & AT-02030 \\
\hline 0004 & & & ; & & & (B) \(\cdots \cdots \cdots\) MULT & AT-02040 \\
\hline 0005 & & & ; & * & RESULT & (H) (L) \(\cdots\)...PROD & AT -02060 \\
\hline 0006 & & & & & & & AT-02070 \\
\hline 0007 & 0000 & OE08 & L@001: & MVI & C, 8 & & AT-02080 \\
\hline 0008 & 0002 & 210000 & & LXI & H, 0 & & AT -02090 \\
\hline 0009 & 0005 & 110000 & & LXI & D, 0 & & AT-02100 \\
\hline 0010 & 0008 & 57 & & MOV & D, A & & AT-02110 \\
\hline 0011 & & & & & & & AT-02120 \\
\hline 0012 & 0009 & 7 A & L@002: & MOV & A, D & & AT-02130 \\
\hline 0013 & 000A & OF & & RRC & & RI G & AT-02140 \\
\hline 0014 & 0008 & 57 & & MOV & D, A & & AT-02150 \\
\hline 0015 & 000c & 7 C & & MOV & A, H & & AT-02160 \\
\hline 0016 & 000D & D2 1100 & & JNC & L@003 & & AT-02170 \\
\hline 0017 & 0010 & 80 & & ADD & B ; & (A) & AT-02180 \\
\hline 0018 & & & & & & & AT-02190 \\
\hline 0019 & 0011 & 1 F & L@003: & RAR & & R-S & AT-02200 \\
\hline 0020 & 0012 & 67 & & MOV & H, A & & AT-02210 \\
\hline 0021 & 0013 & 7 D & & MOV & A, L & (A) & AT-02220 \\
\hline 0022 & 0014 & 1 F & & RAR & & \(\mathrm{R} \cdot \mathrm{S}\) & AT-02230 \\
\hline 0023 & 0015 & 6 F & & MOV & L, A & & AT-02240 \\
\hline 0024 & & & ; & & & & AT-02250 \\
\hline 0025 & 0016 & 79 & & MOV & A, C ; & (A) & AT-02260 \\
\hline 0026 & 0017 & D601 & & SUI & & (A) & AT - 02270 \\
\hline 0027 & 0019 & 4 F & & MOV & C, A & & AT-02280 \\
\hline 0028 & 001 A & C20900 & & JNZ & L@002 & & AT-02290 \\
\hline 0029 & 001 D & 7 A & & MOV & A, D & & AT -02300 \\
\hline 0030 & 001 E & C9 & & REt & & & AT-02310 \\
\hline 0031 & & & ; & & & & AT-02320 \\
\hline 0032 & 0000 & & & END & & & AT-03330 \\
\hline
\end{tabular}

Fig. 4 Paper tape input


Fig. 5 Keybord input


\section*{MITSUBISHI MICROCOMPUTERS MELPS SOFTWARE}

\section*{DESCRIPTION}

The MELPS editor program was developed to make modifications of programs at the source language level easy. This design feature also makes it a useful tool in program development for microcomputers and microprocessors.

\section*{FEATURES}
- Fifteen easy-to-use control commands
- Convenient loading from the keyboard or by paper tape
- Variable work area to match the application requirements
- Versatile input control
- Easy-to-use buffer-pointer control
- Flexible output control
- Data editing made easy
- String command is possible
- The repetition function of commands shortens input commands
- Editor complete control
- The command format is similar to that used in the MELCOM 70 editor
- Debugging and execution are done on a MELCS \(8 / 1\) and

MELCS 85/1 (memory 8K-bytes, monitor BOM-PTS)
- The programming language is MELPS assembler (A version).

\section*{INPUT/OUTPUT MEDIA}
\(\begin{array}{ll}\text { - Programs for editing: } & \text { Keyboard or paper tape } \\ \text { - Control commands input: } & \text { Keyboard } \\ \text { - Output after editing: } & \text { Printer or paper tape }\end{array}\)

\section*{FUNCTION}

The MELPS editor loads text from paper tape or keyboard into the work area where the text is modified and edited. Control commands for the editor are entered through the keyboard. The edited text is punched out on paper tape, and at the same time the copy can be printed.

The powerful control commands are divided into five functions as shown in Table 1. There are a total of 15 easy-to-use control commands. One instruction can delete, insert or replace from one character to a number of lines. This is facilitated by the flexible control provided for the buffer pointer. The edited results can be punched on paper tape and printed simultaneously.
\begin{tabular}{|l}
\hline MELPS Editor \\
Processing System
\end{tabular}


\section*{PROGRAM ORDERING INFORMATION}
\begin{tabular}{|c|c|l|}
\hline Program & \multicolumn{1}{|c|}{ Ordering number } & \multicolumn{1}{c|}{ Program and software manuals included } \\
\hline MELPS 8 Editor & GA2SP0103 & MELPS Editor Manual (PTS-A version) \\
\hline
\end{tabular}

\section*{MANUALS}
\begin{tabular}{|c|c|}
\hline Manual name & Manual number \\
\hline MELPS 8 Self Assembler Language Manual (B-version) & GAM-SR00-25A \\
\hline MELPS 8 Self Assembler Manual (PTS-A version) & GAM-SR00-19A \\
\hline MELPS 8 Self Assembler Operating Manual (PTS-A version) & GAM-SR00-24A \\
\hline MELPS 8 Basic Operating Monitor (BOM-B) Manual & GAM-SR00-23A \\
\hline MELPS 8 Basic Operating Monitor (BOM-PTS) Manual & GAM-SR00-18A \\
\hline MELPS 8 Hardware Manual & GAM-HRO0-01A \\
\hline
\end{tabular}

\section*{FUNCTIONAL OPERATIONS}

The MELPS editor is designed to increase the effectiveness of modifying, editing, and debugging programs. There are five groups of control functions: input control, bufferpointer control, output control, data-editing control and editor end control. There are a total of fifteen control commands listed in Table 1. An explanation of the action of each control command is also given in Table 1. The general format of a control command for input is shown in Fig. 1.
1. String commands

The control commands can be used independently or they can be combined into a string as shown in the example that follows.

\section*{///BP\$5 T W \$ 2 C P \$ 3 D L \$ R P A \$ B \$ \$}
2. Command repetition

The format for repetition of a command is as follows:
\(\mathrm{n}<\) command string <command string \(<\cdots<\cdots \ggg\)

Where \(n\) is a decimal number and \(|n| \leqq 255\), if \(n\) is negative, it is converted to a positive number. The command string between <and> will be repeated \(n\) times. Repetition command nesting of <and> is limited to eight levels.

An example of command formats and how they can be stringed follows. The contents of the work area before and after execution are also shown in Fig. 2.

Fig. 1 General format of input commands
\begin{tabular}{|llll|}
\hline & \(/ / / 2\)
\end{tabular}

Fig. 2 Typical editor command
```

An editor command

```


Before the above command is executed and the modifications are made.
\begin{tabular}{llll} 
PUSH & (1) PUSH H
\end{tabular}

MVI D, 1 (2) MVI D, 10 (2)
MOV E, A (3) SHLD XY (4)
SHLD XY (4) POP D;C (7)
POP D (5)
(1) Not modifying
(2) Replace 1 with 10 .
(3) Delete one line (MOV E.A)
(4) Not modifying
(5) Search the string for the data (POP D) and set the buffer pointer to the end location of the data
Insert the assigned string \((: C)\) in the work area starting at the location indicated by the buffer pointer

Table 1 Editor control commands and an explanation of their actions
\begin{tabular}{|c|c|c|c|}
\hline Control function & Control command & Mnemonic & Action \\
\hline Input control & Source load & L D & Assign the input device for text load and load text. \\
\hline \multirow{4}{*}{Buffer-pointer control} & Buffer-pointer initial setting & B P & Set the buffer pointer to the first address of the work area. \\
\hline & Buffer-pointer character setting & C P & Move the buffer pointer n characters. \\
\hline & Buffer-pointer line setting & LP & Move the buffer pointer \(n\) lines. \\
\hline & Buffer-pointer end setting & EP & Move the buffer pointer to the end of the work area. \\
\hline \multirow{4}{*}{Output control} & Print typewriter & TW & Print \(n\) lines. \\
\hline & Line punch & \(\mathbf{P N}\) & Punch \(n\) lines from the first line of the work area. \\
\hline & Purch work area & P P & Punch all the contents of the work area. \\
\hline & Punch sprocket holes & PS & Punch sprocket holes for \(n\) bytes. \\
\hline \multirow{5}{*}{Data-editing control} & Delete character & DC & Delete n characters. \\
\hline & Find and buffer-pointer setting & FP & Search the string for the data and set the buffer pointer to the end location of the data. \\
\hline & Replace & R P & Locate data to be replaced and replace with the new data. \\
\hline & Delete line & D L & Delete n lines. \\
\hline & Insert & I N & Insert the assigned string in the work area starting at the location indicated by the buffer pointer. \\
\hline Editor end control & End & EN & End of editor processing \\
\hline
\end{tabular}

\section*{MITSUBISHI MICROCOMPUTERS \\ MELPS 8 BOM-PTS}

\section*{BASIC OPERATING MONITOR-PAPER-TAPE SYSTEM}

\section*{DESCRIPTION}

The BOM-PTS basic operating monitor was developed for microcomputers that use the M5L8080A 8-bit parallel CPU. It controls execution and debugging of the user's program. The BOM-PTS has a program capacity of 7.5 K bytes and drives the system typewriter (Casio Typuter, Model 500 or 501) as its I/O unit.

\section*{FEATURES}
- Has 3 macro instructions and 22 monitor commands
- Provides trace, snapshot, and address halt commands for effective program development and debugging
- Has pseudo I/O and PROM write functions

\section*{FUNCTION}

The BOM-PTS 22 monitor commands and 3 macro instructions provide the following functions:
1. Program execution control
2. Program loading
3. Memory punching
4. Program debugging (trace, snapshot, and halt commands)
5. I/O control and pseudo I/O processing
6. Memory and register data display, and data alteration
7. PROM writing function

\section*{Starting BOM-PTS Execution}

When the BOM start switch on the panel of the debugging machine MELCS \(8 / 1\) is turned on, the following message is printed out. After the printout, monitor commands can be entered.

BOM-PTS AOO 'READY' //
Hardware Limitations
1. Memory Configuration

Memory locations in tine ROM are:
\({\mathrm{E} 000_{16}}^{\sim}\) FCFF \(_{16}\)
In addition to the ROM, the following 78 bytes of RAM area are required: \(\mathrm{FOOO}_{16} \sim\) EDFF \(_{16}\)
2. Input/Output Device Addresses
\begin{tabular}{llll} 
PTR, for keyboard input: & \(7 B_{16}\) & (IN & \(7 B \#)\) \\
PTP, for printout: & \(7 B_{16}\) & (OUT & \(7 B \#)\) \\
Status input: & \(7 B_{16}\) & (IN & \(7 B \#\) )
\end{tabular}

The structure of the status bits is as follows:



\section*{PROGRAM ORDERING INFORMATION}
\begin{tabular}{|c|c|l|}
\hline Program name & Ordering number & \multicolumn{1}{c|}{ Program and software manuals included } \\
\hline MELPS 8 basic operatimg monitor \\
(BOM-PTS) & GA2OS0100 & \begin{tabular}{l} 
Source program. Object program \\
Basic Operating Monitor Manual (BOM-PTS)
\end{tabular} \\
\hline
\end{tabular}

\section*{MANUALS}
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ Manual name } & Manual number \\
\hline MELPS 8 Basic Operating Monitor Manual (BOM-B version) & GAM-SR00-23A \\
\hline MELPS 8/85 Self-Assembler Language Manual (B version) & GAM-SR00-25A \\
\hline MELPS 8/85 Self-Assembler Manual (PTS-A version) & GAM-SR00-19A \\
\hline MELPS 8/85 Self-Assembler Operating Manual (PTS-A version) & GAM-SR00-24A \\
\hline MELPS 8 Hardware Manual & GAM-HR00-01A \\
\hline
\end{tabular}

MONITOR COMMANDS AND MACRO INSTRUCTIONS FOR BOM-PTS


\section*{MITSUBISHI MICROCOMPUTERS \\ MELPS 8 BOM-B}

BASIC OPERATING MONITOR-BASIC SYSTEM

\section*{DESCRIPTION}

The MELPS 8 BOM-B basic operating monitor was developed for microcomputers that use the M5L8080A 8 -bit parallel CPU. It controls execution and debugging of the user's program. It is contained in 2 K -bytes of memory and drives the system typewriter (Casio Typuter Model 500 ) as its I/O unit.

\section*{FEATURES}
- Available as a standard mask ROM (M58731-001S) It can also be programmed into a ROM for a microcomputer configuration that incorporates program debugging functions.
- Has 3 macro instructions and 9 monitor commands
- Allows addition of user's monitor commands
- Cannot be destroyed by a user's program

\section*{FUNCTION}

The 9 monitor commands and 3 macro instructions provide the following functions:
1. Program execution control
2. Program loading
3. Memory punching
4. Program debugging
5. I/O control

\section*{Starting BOM-B Program Execution}

When program execution is started at address \(6800_{16}\), the following message is printed out.
//MELPS 8 BOM-B AO1 //
After the printout, monitor commands can be entered.

\section*{Hardware Limitations}
1. Memory Configuration

Memory locations in the ROM are: \(6800_{16} \sim 6\) FFF \(_{16}\)
In addition to the ROM, the following 78 bytes of RAM area are required:
\[
3 \mathrm{~F}_{20} \mathrm{~A}_{16} \sim 3 \mathrm{FCD} \mathrm{D}_{16}
\]
2. Input/Output Device Addresses PTR, for keyboard input: 7B 16 \(_{6}\) (In 7B\#) PTP, for printout: \(\quad 7 \mathrm{~B}_{16}\) (OUT 7B\#)
Status input: \(\quad 7 \mathrm{~B}_{16}\) (IN 7B\#)

The structure of the status bits is as follows:

(True when bit is 1)


PROGRAM ORDERING INFORMATION
\begin{tabular}{|cc|c|cc|}
\hline \multicolumn{2}{|c|}{ Program name } & Ordering number & \multicolumn{1}{c|}{ Program and software manuals included } \\
\hline MELPS 8 basic operating monitor & (BOM-B) & GA2OS0101 & \begin{tabular}{l} 
Source program. Object program \\
Basic Operating Monitor Manual (BOM-B version)
\end{tabular} & GAM-SR00-23A
\end{tabular}

\section*{MANUALS}
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Manual name } & Manual number \\
\hline MELPS 8 Basic Operating Monitor Manual (BOM-B version) & GAM-SR00-18A \\
\hline MELPS 8/85 Self-Assembler Language Manual (B version) & GAM-SR00-25A \\
\hline MELPS 8/85 Self-Assembler Manual (PTS-A version) & GAM-SR00-19A \\
\hline MELPS 8/85 Self-Assembler Operating Manual (PTS-A version) & \\
\hline MELPS 8 Hardware Manual & GAM-SR00-24A \\
\hline
\end{tabular}

BASIC OPERATING MONITOR-BASIC SYSTEM

Monitor commands and macro instructions for BOM-B.
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{Name} & Function & Command designation and parameter input format or calling sequence & Parameter \\
\hline & G & Change start address & \[
/ / \underline{\mathrm{G}} \quad[\operatorname{para1(4)} \quad[\operatorname{para2(4)]\mathrm {CR}LF}
\] & \begin{tabular}{l}
para 1 (4): Start address \\
para2(4): Change start address
\end{tabular} \\
\hline & R & Restart of program & // R \(\mathrm{CRLF}^{\text {chen }}\) & - \\
\hline & L & MELPS 8 binary loader & //LLCRLF & - \\
\hline & H & MELPS 8 hexadecimal loader & // \(\underline{H}^{C R L F}\) & \\
\hline \multirow[t]{5}{*}{Commands} & T & Punch MELPS 8 binary text block of the memory data & // Tpara1(4), para 2 (4) CR LF & para1(4): First address para2(4): End address \\
\hline & E & Punch MELPS 8 binary end block & // E[paral(4)]CRLF & para 1 (4): Start address \\
\hline & P & Print hexadecimal test block of the memory data & // Ppara1 (4), para2 (4) CR LF & :para 1 (4): First address para2(4): End address \\
\hline & S & Substitute memory & ///S paral(4)CRLF & para1 (4): Change address \\
\hline & M & Print and modify register data in hexadecimal format & // MCRLF & -- \\
\hline \multirow{3}{*}{Macro instruction} & EXIT & End of program & CALL 6806\# & \\
\hline & PAUSE & Pause program execution & CALL 6803 \# & \\
\hline & EXIO & Input/output control & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
Note 1 : para \(\mathrm{n}(\mathrm{m})\) : This designation shows the nth parameter in a command (operator input or monitor printout), and also shows it to be a hexadecimal parameter (0, 1, 2, 3, 4, 5, 6, 7. 8. 9. A. B, C, D, E, F) of which the significant digits are \(1 \sim \mathrm{~m}\). If the length exceeds m . the least significant digits are valid. \\
2 : \(\qquad\) (underline): Indicates input by an operator. \\
3 : [ ] (blocking): Indicates input by an operator that can be omitted. \\
4 : \#: Indicates a hexadecimal number in assembler language.
\end{tabular}} & & \\
\hline
\end{tabular}

\section*{HOW TO IMPLEMENT USER'S OWN MONITOR COMMANDS}

It is feasible to implement new monitor commands, which are prepared by a user for his own need, by correcting four bytes ( \(3 F C 7_{16} \sim 3 F C A_{16}\) ) of the record in the RAM. The user's monitor commands are then added as follows:
1. Set the data in " \(4 \mathrm{~B}_{16}\) " to SYMBOL.
2. Set the data in " \(\mathrm{C} 3_{16}\) " to \(\mathrm{SYMBOL}+1\).
3. Set the starting address of the user's monitor command processing routine (YCR) low-order into SYMBOL +2 and high-order into SYMBOL +3 .
4. Then a symbol parameter analysis routine and command processing routine are prepared as required for the user's command.
5. Command symbols used for the user's monitor commands should not be identical with any of the 9 command symbols used in BOM-B.
6. Both command symbol and parameter errors are checked in the YCR, and a jump is executed to address \(68 \mathrm{F9}_{18}\), where the error processing routine of the BOM\(B\) is residing, when an error is found. A question mark (?) will be printed out in case an error is found.
7. The last step of the YCR must be a jumped to address \(6901_{16}\), where the monitor command termination processing routine is stored.

PROCESS FLOW OF USER'S MONITOR COMMANDS


\title{
MITSUBISHI LSIs MEMORY DEVELOPMENT APPROACHES
}

\section*{1. LARGE-SCALE SEMICONDUCTOR MEMORY DEVELOPMENT APPROACHES}

\section*{Introduction}

The IC age which began in 1965 progressed into the 1970's to see the beginning of a full-swing push towards LSI and in 1978 to the advent of VLSI, the 64K-bit RAM. Going into the 1980 's, the 64 K -bit RAM is being used practically in systems, and in February 1980 two announcements of 256K-bit RAM development in Japan were made at the International Solid State Circuit Conference (ISSCC) held at San Francisco. The VLSI Joint Research Laboratory has pointed out the possibility of megabit memories, a development which may materialize in the form of a 1M-bit RAM by the mid \(80^{\prime} \mathrm{s}\).

The ever-increasing level of integration in MOS memory devices has been supported by three areas of advancements.
- Circuit engineering advancements
- Process accuracy and micro-process advancements
- Increase in chip size

Using the ISSCC report material as a basis we will examine some practical approaches to the development of megabit memory devices and some of the problems involved in this effort.
Approaches to Megabit Memory Development
Table 1.1 summarizes some typical approaches that have been proposed for the developmerit of megabit memory. As is clear from this outline, areas for potential study include improvements in cell structure and development of methods to overcome the presence of failed bits in large-scale memories as well as the obvious aim of development of smaller and smaller memory cells.

Table 1.1 Approaches to Megabit Memory Development
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & \multirow{2}{*}{Approach} & \multicolumn{2}{|l|}{Prototype results} & \multirow{2}{*}{Description} & \multirow{2}{*}{Announced by} & \multirow{2}{*}{Year Month} \\
\hline & & Capacity (bits) & Chip size & & & \\
\hline \multirow[b]{2}{*}{\[
\begin{aligned}
& \stackrel{甘}{3} \\
& \hline 0
\end{aligned}
\]} & Micro-process & \[
\begin{aligned}
& 256 k \\
& 256 k
\end{aligned}
\] & \[
\left\{\begin{array}{l}
4.8 \times 8.6 \mathrm{~mm} \\
5.8 \times 5.8 \mathrm{~mm}
\end{array}\right.
\] & Single 5 V operation 1 transistor and 1 CMOS to form the cells. \(\mathrm{L}=1.5 \mu \mathrm{~m}\) Same as above Leff \(=1.2 \mu \mathrm{~m}\), molybdenum gate with spare cell. & \begin{tabular}{l}
NTIS \\
NTT
\end{tabular} & \[
\begin{array}{ll}
80 & 2 \\
80 & 2
\end{array}
\] \\
\hline & New structure & \begin{tabular}{l}
0.5 M \\
64k \\
64k \\
64k
\end{tabular} & \[
\left\lvert\, \begin{aligned}
& (10 \times 10 \mathrm{~mm}) \\
& 24 \mathrm{~mm}^{2} \\
& 25.2 \mathrm{~mm}^{2} \\
& 30 \mathrm{~mm}^{2}
\end{aligned}\right.
\] & \begin{tabular}{l}
Same as above, OSA (quadruply self-aligned), \(\mathrm{L}=2 \mu \mathrm{~m}\) \\
Same as above, 3-layer polysilicon \\
Same as above, VMOS, \(L \geqslant 4 \mu \mathrm{~m}\) \\
MOS 1 transistor, 1 capacitor bipolar configuration, 8 K -word \(\times 8\) bits
\end{tabular} & Joint Research Laboratory NS Siemens IBM & \[
\begin{array}{ll}
80 & 2 \\
79 & 2 \\
79 & 2 \\
30 & 2
\end{array}
\] \\
\hline \multirow[t]{2}{*}{2
0
0
0
0
0
0} & Failed bit saving & \begin{tabular}{l}
4 M \\
64k
\end{tabular} & \(4.3 \times 9.4 \mathrm{~mm}\) & \begin{tabular}{l}
Masked PROM using the full wafer \\
With spare decoder \\
Partial (half-good)
\end{tabular} & \begin{tabular}{l}
NTT \\
Bell Labs \\
Teradyne
\end{tabular} & \[
\begin{array}{ll}
80 & 2 \\
79 & 2 \\
80 & 1
\end{array}
\] \\
\hline & Redundancy & \begin{tabular}{l}
1 M \\
64k
\end{tabular} & & RAM using full wafer, \(2 \times 32 \mathrm{~K}\)-word \(\times 20\) bits with 2 spare bits 3 -layer connections, Al gate, 8 -bit register built-in & NTT IBM & \[
\begin{array}{ll}
79 & 2 \\
80 & 2
\end{array}
\] \\
\hline
\end{tabular}
*Forecast value

\section*{Memory Cell Structure Overview}

The remarkable progress that has been made in the development of highly integrated MOS memories has centered around the development of static devices using structural elements of six, four, three, and finally two elements and ultimately the transition to dynamic devices with improvements in the surrounding circuitry and the development of micro-patterns as well as the use of larger and larger chips. From the standpoint of the number of cells used in large-scale memories, since the development of two-element cells using one MOS transistor and one MOS capacitor, devices have progressed from the originally developed 4 K dynamic RAM through 16K, 64K, and today 256K RAM devices. Several proposals have been made for a 1 -element memory cell, placing the megabit memory within the realm of possibility. We will discuss here several examples of 1 -element and 2 -element cells and the approach to fabrication of megabit memories.

\section*{1. Polysilicon Bit Line Cells}

To increase the read voltage for 2-element cells, the ratio of
the MOS capacitance to the bit line floating capacitance must be made as high as possible in a small area. Another reason for making the MOS capacitance as high as possible is the reduction of soft errors caused by minute amounts of a particles included inside the package material. For this reason, polysilicon has been replacing \(\mathrm{n}^{+}\)defused material for the fabrication of bit lines. Fig. 1.1 illustrates the example of a Mostek 64K RAM. By making the second polysilicon layer (POLY II) the bit line, the activated region area is most effectively used and the MOS capacitor value is increased while the bit line floating capacitance is decreased. Fabricating the bit line from polysilicon is an effective means of reducing soft error rates as well (in the depletion layer between \(n^{+}\)bit line region and \(p\) substrate, electrons generated by a particles coliect in the bit lines and generate noise but this is of a decreased level). The process for this type of cell is characterized by a reduced resistivity for the polysilicon layer and the fabrication of a burried contact between the polysilicon bit line and the \(\mathrm{n}^{+}\)fused layer.

\title{
MITSUBISHI LSIs \\ MEMORY DEVELOPMENT APPROACHES
}


Fig. 1.1 Diffused bit line (a), and polysilicon bit line (b)

\section*{2. Hi-C RAM Cell}

For 2-element cells the junction capacitance associated with and parallel to the MOS capacitor can be used effectively to form a Hi-C RAM cell. Fig. 1.2 (a) illustrates a conventional cell in which the sum of the MOS capacitance \(\mathrm{C}_{\mathrm{Ox}}\) formed by the inverted layer and storage gate and the junction capacitance \(C_{D}\) formed by the inverted layer and the \(p\) substrate is used as the capacitance for data storage. In conventional dynamic RAMs, the p-type impurity density is \(1 \sim 2 \times 10^{15} / \mathrm{cm}^{2}\) so that \(C_{D}\) is \(\ll C_{O \times}\) and so \(C_{D}\) is ignored. In the \(\mathrm{Hi}-\mathrm{C}\) cell illustrated in Fig. 1.2 (b), a \(\mathrm{n}^{+}-\mathrm{p}^{+}-\mathrm{p}\) junction is formed just below the storage gate so that the spreading of the depletion layer between the \(\mathrm{n}^{+}\)region and \(p\) substrate is reduced, increasing the value of \(C_{D}\). A simple approximation expression for \(C_{D}\) is given below.
\[
C_{D}=\sqrt{\frac{\epsilon_{S i} \cdot q \cdot N_{A}}{2\left(V_{S}+\left|V_{B B}\right|\right)}}
\]

In this expression, \(\epsilon_{\mathrm{Si}}\) is the dielectric constant for silicon, \(q\) is the charge of an electron, \(N_{A}\) is the impurity density of the p-type semiconductor, \(\mathrm{V}_{\mathrm{S}}\) is the potential of the \(\mathrm{n}^{+}\)region, and \(\mathrm{V}_{B B}\) is the potential of the p-type substrate. For the \(\mathrm{Hi}-\mathrm{C}\) cell, the value of \(\mathrm{N}_{\mathrm{A}}\) is made large. For a storage gate oxide layer 50 nm , the ion implant of impurities required for the formation of a \(\mathrm{p}^{+}\)region is 1 x \(10^{13} / \mathrm{cm}^{2}\) making the expected value of ( \(\mathrm{C}_{\mathrm{OC}}=\mathrm{C}_{\mathrm{D}}\) )/C \(\mathrm{C}_{\mathrm{Ox}}\) 1.63 (actual measurements have shown this to be 1.67). In this manner, using the same area, the data storage capacitance is increased more than \(60 \%\) allowing the bias potential to be made equal to the ground potential. In previously used cell structures, to form the inverted layer it was necessary to provide a bias voltage, \(\mathrm{V}_{\mathrm{DD}}\). For this
reason, variations in the value of \(\mathrm{V}_{D D}\) created the danger of read errors. With the Hi-C cell structure this danger is completely eliminated. One process difficulty arises however in that the Hi-C region may not self-align with the storage gate and transfer gate.


Fig. 1.2 Conventional cell (a), and Hi-C RAM cell (b) cross-sections

\section*{3. 3-Layer Polysilicon Cell}

While the \(\mathrm{Hi}-\mathrm{C}\) cell is improved by correction of the internal vertical structure of the substrate, the 3-layer polysilicon cell and stacked capacitor RAM cell (STC RAM) represent the approach of correction of the vertical structure of the surface of the substrate. Fig. 1.3 illustrates the cross-section of a National Semiconductor 3 -layer polysilicon cell. The capacitance formed by Poly 1 and Poly 2 is used for data storage, while Poly 1 is connected through a burried contact to the source of the self-aligned transfer gate formed by Poly 3 . Poly 2 is biased to ground potential. The 3-layer polycell features a data storage capacitance formed by a polysilicon to polysilicon structure and an \(\mathrm{n}^{+}-\mathrm{p}\) junction capacitance \(C_{D}\) formed by a very small surface area (in the example shown in Fig. 1.3, the \(\mathrm{n}^{+}\)- p junction takes up only \(1 / 15\) of the total storage node surface area). For this reason, the leakage current is small, enabling good data hold properties, while reducing \(\alpha\) particle related soft error rates. The process is characterized by the necessity to fabricate a third polysilicon layer, reduce the resistance of the polysilicon material, and fabricate the burried contact.

\title{
MITSUBISHI LSIs MEMORY DEVELOPMENT APPROACHES
}


Fig. 1.3 3-Layer polysilicon cell example

\section*{4. VMOS RAM Cell}

Semiconductor technology has focused on the use of silicon in a planar structure. VMOS technology has been developed however to increase the level of integration by means of forming vertical channels. VMOS uses anisotropic etching to form V -shaped grooves in the silicon surface, forming a channel along the wall of the grooves. Fig. 1.4 illustrates the cross section structure of a dynamic RAM cell introduced recently by AMI. In the VMOS cell, the junction capacitance formed by the burried \(\mathrm{n}^{+}\)region and the \(\mathrm{p}^{+}\)substrate is used for data storage. A \(\mathrm{p}^{-}\)layer is epitaxially grown on the \(p\) region of the \(p^{+}\)substrate surface by means of autodoping of impurity atoms. The \(p\) region along the surface of the V -shaped groove forms the \(\mathrm{n}^{+}\)drain (bit line), \(\mathrm{n}^{+}\)source (junction data storage capacitance), metal gate (word line) which form the VMOS transistor and determines its effective channel length. As is clear from the figure, the data storage capacitance is included in the area of the VMOS transistor (transfer gate), so that the level of integration is double that of a planar-type 2 -element cell device. Siemens has produced a prototype of a VMOS 64 K RAM ( \(4 \mu \mathrm{~m}\) grid device), the cell area being \(215 \mu \mathrm{~m}^{2}\) and the chip area being \(25.2 \mathrm{~mm}^{2}\). VMOS technology was first used to produce static circuits as well as dynamic memory and EPROM. However, the gates formed are susceptible to voltage breakdown and formation of the V -shaped groove caused process difficulties.


Fig. 1.4 VMOS dynamic RAM cell cross-section

\section*{5. Stacked Capacitor RAM Cell}

To form 2-element cells, the data storage capacitance can be implemented as a MOS capacitor, MIS capacitor (using for example silicon nitride, \(\mathrm{Si}_{3} \mathrm{~N}_{4}\), as a dielectric), or the junction capacitance. Fig. 1.5 shows the example of an MIS capacitor being used. The capacitor is formed by a layer of tantalum ( Ta ) and a layer of molybdenum ( Mo ) between which is a layer of tantalum oxide \(\left(\mathrm{Ta}_{2} \mathrm{O}_{5}\right)\). The dielectric coefficient of \(\mathrm{Ta}_{2} \mathrm{O}_{5}\) being 22, much higher than that of silicon at 3.9, enables a very small cell area to be used to store a large electric charge. The transfer gate is formed by the shallow junction between the gate polysilicon and source drain and the deep \(\mathrm{n}^{+}\)region and contact hole which form a quadruply self-aligned (OSA)-MOST, enabling an improvement in level of integration. For devices designed on a \(2 \mu \mathrm{~m}\) grid, the space required for a 512 K -bit and 1 M -bit RAM is \(4.8 \times 9.5\) and \(9.2 \times 9.5 \mathrm{~mm}\) respectively, placing megabit memory devices in the realm of possibility at last. The device process involves heretofore undeveloped technologies such as those required to process \(\mathrm{Ta}, \mathrm{Ta}_{2} \mathrm{O}_{5}\) and Mo, placing some stumbling blocks in the way of development of this new technology. As with other techniques, however, the common problem of lowering the resistivity of polysilicon exists.


Fig. 1.5 Stacked capacitor top view (a), and cross-section (b)

\section*{6. CCRAM (Charge Coupled RAM) Cell}

With the exception of the VMOS cell which makes use of the junction capacitance only for data storage, 2-element cells require three lines; storage gate, bit, and word lines. The allowance of space for these three lines results in a lowering of space usage efficiency. To overcome this disadvantage, the CCRAM cell uses one gate for both the storage gate and transfer gate functions. Fig. 1.6 (a) shows an example of the cross-section structure of a CCRAM cell, illustrating the shallow \(\mathrm{n}^{+}\)and relatively deep \(\mathrm{p}^{+}\)regions directly under the storage gate resembling a \(\mathrm{Hi}-\mathrm{C}\) region in the silicon substrate surface. The \(\mathrm{n}^{+}\)region is designed to shift the flat band voltage \(V_{F B}\) so as to separate the transfer gate and \(\mathrm{n}^{+}\)bit lines by the stored data (or potential void) with the transfer gate (word line) off and data stored. When the transfer gate is turned on (for read or write), the potential directly below the gate becomes more positive than the potential on the surface directly below the storage gate (due to the \(\mathrm{p}^{+}\)region of the storage gate), so that electrons freely flow in the bit line (Fig. 1.6 (b)). This operation is exactly the same as previously developed 2-element cells. Process problems, similar to those of the \(\mathrm{Hi}-\mathrm{C}\) cell, include the self-alignment of the \(\mathrm{n}^{+}-\mathrm{p}^{+}\)regions, the setting of the flat band voltage, and operating margin sensitivity to process parameter variations.


Fig. 1.6 CCRAM cell cross-section (a), and surface potential (b)

\section*{7. MCM (Merged Charge Memory) Cell}

Whereas the CCRAM cell makes use of a combined storage gate and transfer gate, the MCM cell is one in which the bit line and storage gates are combined. In the structure shown in Fig. 1.7, the charge representing data is stored in the form of minority carriers in the potential void directly below the intersection of the word line and BSS (bit storage/sense) line. Depending upon whether the write data is zero or one, the DSS line potential \(V_{B H}\) will be set to a high value (forming a deep potential void) or a middle value of \(\mathrm{V}_{\mathrm{BH}} / 2\) (forming a shallow potential void). By setting the word line potential to approximately \(\mathrm{V}_{\mathrm{BH}} / 2\), the charge from the \(\mathrm{n}^{+}\)diffused line is stored as a zero or a one in the potential void. The holding of zero and one data from thereon with BSS line potential as \(\mathrm{V}_{\mathrm{BH}}\) is done with the potential void filled either half way or virtually empty, For reading, the BSS line is floated, and the \(\mathrm{n}^{+}\)diffused line is set to ground potential. The word line is then set from a negative potential (the potential for data hold) to a value of \(\mathrm{V}_{\mathrm{BH}} / 2\). The charge flowing out of the \(\mathrm{n}^{+}\)diffused line fills its potential void, while reading is done by means of a source follower circuit used to output as one or zero the voltage drop caused by the BSS line capacitor junction corresponding to the originally empty void. For this structural reason, the MCM cell has no contact hole and does not necessitate the alignment of pn junctions, such that if \(W\) is the minimum line width, the surface area for one cell becomes approximately \(4 W^{2}\) as the theoretically smallest value. Difficulties arise however from the fact that the charge per unit area is low, the ratio of BSS line to storage capacitance is large, and the pitch is narrow, creating problems in the implementation of sense amplifier and decoding circuits (at present, sense circuits fitting within a 2 W pitch have not been devised).


Fig. 1.7 MCM cell conceptual diagram

\title{
MITSUBISHI LSIs MEMORY DEVELOPMENT APPROACHES
}

\section*{8. Taper Isolated RAM Cell}

The cell previously described are combinational forms using basically two elements to store one piece of data and requiring one transfer gate. Texas Instruments have developed the taper isolated dynamic gain (TIDG) RAM in which the threshold levels for one and zero of a single MOS transistor have been changed, eliminating the requirements for a capacitor for writing and hold. Operation is similar to dynamic RAM, with reading done by detection of differences in current drive capabilities of the transistor caused by threshold value differences in comparison with fixed charge reading used with previously developed cells. Fig. 1.8 shows the equivalent circuit for a TIDG cell as well as the cross-section cut in the channel width direction and the surface potential. The \(p\) and \(n\) implanted levels and diffusion depth are chosen such that a potential higher than that directly below the gate oxide layer is formed in the taper between the thick oxide layer and the thin gate oxide layer, so that a potential barrier is formed as shown in Fig. 1.8. The result of this is that, directly below the gate, sufficient holes accumulate to form a channel (low threshold level) or that the majority of holes are driven out such that a channel does not form (high threshold level), data storage being determined as one or zero depending on which situation exists. Data writing (zero) is performed by driving holes out of the substrate and channel stop regions by applying a high potential to the gate and low potential to the source and drain. Because this type of cell requires only one polysilicon layer, it is thought to have great applications in the implementation of megabit scale memories. Variations in characteristics, however, are seen to be difficult to control.


Fig. 1.8 Equivalent circuit (a) and cross-section (b) of the Texas Instruments TIDG cell

\section*{9. Mostek ROM Cell}

While it is not a dynamic RAM cell, the 64K ROM cell of the Mostek Company is of some interest. Fig. 1.9 shows the top view of the device. The transistor threshold is programmed as either high or low level. The column line is high-level for the standby state, and changes to a virtual ground for the decoded condition, outputing the precharge bit line potential as is or at a lower level as data. This cell and the associated circuit configuration was announced at the ISSCC simultaneously as an EPROM application by Motorola, Mostek, and Texas Instruments. For the EPROM application, a floating gate is fabricated at the upper part of the transistor shown in Fig. 1.9. This cell structure and surrounding circuit configuration is usable in such applications as the previously described taper isolated cell and is expected to yield advancements in that area.


Fig. 1.9 Mostek 64K ROM cell

\section*{Saving Failed Bits}

As a separate but related field to memory cell structure, the saving of failed memory bits is being studied and several methods have been attempted. One method, developed by device users, results in the effective usage of a device within which several failed bits or even one half of the entire device has been detected to be bad. The other relies on the provision of spare bits to form a redundant backup system for failed bits. Here we will discuss several examples of the latter method.

\section*{1. Bell Laboratories - Fault Tolerant 64 K RAM}

This method relies on the external creation of shorts and open circuits between spare bits and failed bits. The Bell Laboratories example consists of the use of a laser to open circuits by cutting the polysilicon material. The addresses of failed bits detected during a wafer test are recorded. A decoding circuit is then used to process addresses. Fig. 1.10 shows a possible laser program decoding circuit. The laser is used to cut the polysilicon links which are imbedded below the passivation layer. The decoding circuit is used to select the spare bit lines. The laser is programmed such that the stage subsequent to the selected line output is clamped to a low level. Since this method relies on laser cutting, it presents some practical difficulties. The Mostek method to be discussed next eliminates these difficulties by electrically saving the failed bits and is expected to be a useful technique for the future.


Fig. 1.10 Bell Laboratories failed bit saving decoder circuit

\section*{2. Mostek Example - 5V 64K EPROM}

Mostek applies failed bit saving techniques to EPROM devices. To improve yield, 8 K of spare cells, spare column decoder, spare column selector, spare sense amplifier, and spare data input buffer are provided in addition to the 64 K -bits of memory cells. When a failed bit is detected during a wafer test, the \(\overline{\mathrm{CE}}\) input is driven at 25 V , the result of which is that (see Fig. 1.11) RPR becomes 25 V and \(\overline{\text { RPR }}\) goes from 5 V to 0 V . Transistor \(\mathrm{Q}_{1}\) turns on, and the polysilicon resistance \(R\) is cut by the voltage \(V_{P P}=25 \mathrm{~V}\). In this way, the repair buffer selects the spare matrix. The advantage of this method is, of. course, that the entire process is handled electrically.

Another example of electrical saving of failed bits was disclosed by Japan Telephone and Telegraph. In this example a failed bit is detected during the wafer test and the connection to the spare decoder corresponding to this address is made by forming a short circuit by destroying a polysilicon p-n junction. These examples are methods that can be used to increase yield of complete 64 K and 256 K devices. Another technique which might be used is that which provides the device with an onboard correction circuit which can save the device from even soft errors. Whichever technique is adopted, it is clear that technological breakthroughs are going to be necessary if progress in large-scale memory development is to continue.


Fig. 1.11 Mostek EPROM failed bit saving method

\section*{Summary}

As can be seen, various approaches are being attempted to the development of megabit memory devices, including study in the area of effective usage of such devices, device structure, and recovery from soft errors, all of which is progressing in spite of inherent process limitations. By the year 2000 it is expected that 4M-bit devices with access times of \(1 \mu \mathrm{~s}\) will be producible in an area of \(4 \mathrm{~cm}^{2}\). To provide this new technology required by our modern society, the semiconductor industry will have to mobilize its circuit device and process technologies in a concerted effort.

\section*{MITSUBISHI LSIs 16K-BIT DYNAMIC RAM}
(M5K4116P, S)

\section*{2. 16K-BIT DYNAMIC RAM}

\subsection*{2.1 M5K4116P,S TECHNOLOGY}

\section*{INTRODUCTION}

The M5K4116P, S are 16384 -word by 1-bit dynamic RAMs, fabricated using the n-channel silicon-gate MOS process, and ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and single-transistor dynamic storage cells provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address input permits both a reduction in pins to the standard 16 -pin package configuration and an increase in system densities.

Table 2 compares the M5K4116P, S 16 384-bit dynamic RAM with a 4096-bit static RAM.

Table 2.1 Comparison of the \(\mathbf{1 6 , 3 8 4}\) bit dynamic RAM and 4K static RAM
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Device } & 16 K dynamic RAM & \begin{tabular}{c} 
(Note 1) \\
Characteristics
\end{tabular} \\
\hline Total power & 462 mW max & 440 mW max \\
\hline Power/bit & \(28.2 \mu \mathrm{~W}\) & \(107.4 \mu \mathrm{~W}\) \\
\hline Speed & \(\mathrm{t}_{\mathrm{a}}=150 \mathrm{~ns}\) & \(\mathrm{t}_{\mathrm{a}}=200 \mathrm{~ns}\) \\
\hline Powerx speed/bit & 4.23 pJ & 21.5 pJ \\
\hline
\end{tabular}

Note 1: M5L2114P-2
As can be seen, the power \(\times\) speed per bit of the 16 K dynamic RAM is 4.23 pJ , only \(1 / 5\) that of the 4 K static RAM.


Fig. 2.1 Pin configuration (top view)

Table 2.2 compares that the requirements of the two RAM types when a 16 K -byte memory system is constructed.

Table 2.2 Requirements for a 16 K -byte memory system
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Device } & \begin{tabular}{l} 
Number \\
of RAMS
\end{tabular} & Voltage & Current & \begin{tabular}{l} 
Over-all \\
power
\end{tabular} & \begin{tabular}{l} 
Relative \\
power
\end{tabular} & \begin{tabular}{l} 
Relative \\
size
\end{tabular} \\
\hline \begin{tabular}{l} 
4K-bit \\
static RAM
\end{tabular} & 32 & 5 V & \(@ 2.56 \mathrm{~A}\) & 12.8 W & 1 & 1 \\
\hline \begin{tabular}{l} 
16K-bit \\
dynamic \\
RAM
\end{tabular} & 8 & \begin{tabular}{c}
5 V \\
12 V \\
-5 V
\end{tabular} & \begin{tabular}{l}
\(@ 0.28 \mathrm{~A}\) \\
\(@ 2 \mathrm{~mA}\)
\end{tabular} & 3.37 W & 0.26 & 0.25 \\
\hline
\end{tabular}
* Current from \(V_{C C}\) is neglected because \(V_{C C}\) is only connected to output buffer.

Fig. 2.2 Block diagram


\section*{FUNCTION}

In addition to normal read, write, and read-modify-write operations, the M5K4116P, S provide a number of other functions, e.g., page-mode, \(\overline{\text { RAS-only refresh, and delayed- }}\) write. The input conditions for each are shown in Table 2.3

If you interchange address pins as shown in Fig. 2.3, you can get a sequential location map for the 16,384 memory bits.

Table 2.3 Input conditions for each mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Operation} & \multicolumn{6}{|c|}{Input} & Output & \multirow[b]{2}{*}{\begin{tabular}{l}
Re- \\
fresh
\end{tabular}} & \multirow[b]{2}{*}{Remarks} \\
\hline & \(\overline{\text { RAS }}\) & \(\overline{\mathrm{CAS}}\) & R/W & \(\mathrm{D}_{\text {IN }}\) & Row
adơress & Column address & D OUT & & \\
\hline Read & ACT & ACT & NAC & DNC & APD & APD & VLD & YES & \multirow[t]{3}{*}{Page mode is identical except refresh is NO.} \\
\hline Write & ACT & ACT & ACT & VLD & APD & \(A P D\) & OPN & YES & \\
\hline Read-mondifywrite & ACT & ACT & ACT & VLD & APD & APD & VLD & YES & \\
\hline \begin{tabular}{l}
\[
\overline{\mathrm{RA} \bar{S}} \text {-only }
\] \\
refresh
\end{tabular} & ACT & NAC & DNC & DNC & APD & DNC & OPN & YES & \\
\hline Standby & NAC & DNC & DNC & DNC & DNC & DNC & OPN & NO & \\
\hline
\end{tabular}


Fig. 2.3 Method for converting sequential address

\section*{N-CHANNEL DOUBLE-LAYER POLY SILICON GATE MOS PROCESS}

In order to fabricate the M5K 4116P, S series, single transistor memory cells and the N -channel double-layer polysilicon gate MOS process are used. There is no diffusion area between switching transistor \(Q\) and the data-storage
memory capacitor because of the use of the double polysilicon gate MOS process, so that the memory cell area is reduced by \(75 \%\) from that of the previous process.


Fig. 2.5 Memory cell structure


Fig. 2.6 Water manufacturing process

\section*{SUMMARY OF OPERATIONS}

\section*{Addressing}

To select one of the 16384 memory cells in the M5K 4116P, S, the 14 -bit address signal must be multiplexed into 7 address signals, which are then latched into the on-chip latch by two externally applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ( \(\overline{\mathrm{RAS}}\) ) latches the 7 row address bits; next, the negative-going edge of the column-address-strobe pulse ( \(\overline{\mathrm{CAS}}\) ) latches the 7 column-address bits. Timing of the \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\) clocks can be selected by either of the following two methods.


Fig. 2.7 Address multiplex
1. The delay time from \(\overline{\operatorname{RAS}}\) to \(\overline{\text { CAS }} \mathrm{t}_{\mathrm{d} \text { (RAS-cAS) }}\) is set between the minimum and maximum values of the limits. In this case, the internal \(\overline{\mathrm{CAS}}\) control signals are inhibited until almost \(t_{d(R A S-C A S) m a x ~(' g a t e d ~}^{C^{\prime} S^{\prime}}\) operation). The external \(\overline{\mathrm{CAS}}\) signal can be applied with a margin not affecting the on-chip circuit operations (e.g. access time), and the address inputs can easily be changed from row address to column address. This interval is called the 'multiplex time'. Eq. 1 gives the multiplex time.
\(\left.\mathrm{t}_{\text {MUX }}=\mathrm{t}_{\mathrm{d}(\text { RAS-CAS }}\right)^{-\mathrm{t}_{\mathrm{T}}-\mathrm{t}_{\mathrm{h}} \text { (RAS-RA) }}{ }^{-\mathrm{t}_{\text {SU }}}\) (CA-CAS)
In the next conditions, the multiplex time ( \(\mathrm{t}_{\text {MUX }}\) ) is maximized.
\[
\begin{aligned}
& t_{d}(R A S-C A S)=\max \\
& t_{h}(R A S-R A)=\min \\
& t_{s u}(C A-C A S)=\min
\end{aligned}
\]

Table 4 shows the maximum multiplex time in the case where the access time is not greater than \(\mathrm{t}_{\mathrm{a} \text { (RAS)MAX }}\).

Table 2.4 Maximum multiplex time
\begin{tabular}{|c|c|c|c|c|}
\hline Type number & \(t_{\text {MUX }}\) & \(t_{d \text { (RAS-CAS) }}\) & \(\mathrm{t}_{\text {(RAS-RA) }}\) & \(\mathrm{t}_{\text {su (CA-CAS }}\) \\
\hline M5K4116P, S-2 & 35 ns & 50 ns & 20 ns & -10 ns \\
\hline M5K4116P, S-3 & 45 ns & 65 ns & 25 ns & -10 ns \\
\hline M5K4116P, S-4 & 55 ns & 85 ns & 35 ns & -10 ns \\
\hline
\end{tabular}

Note 3: \(\mathrm{t} T=5 \mathrm{~ns}\)
2. The delay time \(\mathrm{t}_{\mathrm{d} \text { (RAS-CAS) }}\) is set greater than the maximum value of the limits. In this case the internal inhibition of CAS has already been released, so that the internal \(\overline{C A S}\) control signals are controlied by the externally applied \(\overline{\mathrm{CAS}}\), which also controls the access time.


Fig. 2.8 Read access time vs delay time

\section*{Data Input}

Data to be written into a selected cell is strobed by the later of the two negative transitions R/W input and CAS input. Thus, when the R/W input makes its negative transition prior to the \(\overline{\mathrm{CAS}}\) input (early write), the data input is strobed by the \(\overline{C A S}\), and the negative transition of the \(\overline{\mathrm{CAS}}\) is set as the reference point for setup and hold times. In the read-write or read-modify-write cycles, however, when the. \(R / W\) input makes its negative transition after the \(\overline{\mathrm{CAS}}\), the R/W negative transition is set as the reference point for set-up and hold times.

\section*{Data Output Control}


Fig. 2.9 Read cycle

\title{
MITSUBISHI LSIs 16K-BIT DYNAMIC RAM
}
(M5K4116P, S)

The output of the M5K4116P, S is in the high-impedance state when the \(\overline{\mathrm{CAS}}\) is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until the \(\overline{\mathrm{CAS}}\) goes high, irrespective of the condition of the \(\overline{\mathrm{RAS}}\) (to a maximum of \(10 \mu \mathrm{~s}\) ).

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.


Fig. 2.10 Write cycle

Table 2.5 Output state in write cycle
\begin{tabular}{|l|l|}
\hline Operation mode & Output state \\
\hline Early write & High impedance \\
\hline Read-write, read-modify-write & Data valid \\
\hline Others & Unspecified \\
\hline
\end{tabular}

These output conditions of the M5K 4116P, S, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the \(\overline{\mathrm{CAS}}\) pulse in a read cycle, offer capabilities for a number of applications, such as the following.

\section*{1. Common I/O Operation}

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

\section*{2. Data Output Hold}

The data output can be held between read cycles, without lengthening the cycle time, until the next cycle commences. This enables extremely flexible clock-timing settings for \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\).

\section*{3. Two Methods of Chip Selection}

Since the output is not latched, the \(\overline{\mathrm{CAS}}\) is not required to maintain the output of selected chips in the matrix in a high-impedance state. This means that the \(\overline{\mathrm{CAS}}\) and/or the \(\overline{\text { RAS }}\) can both be decoded for chip selection.

\section*{4. Extended-Page Boundary}

By decoding \(\overline{\mathrm{CAS}}\), the page boundary can be extended beyond the 128 column locations on a single chip. In this case, the \(\overline{\mathrm{RAS}}\) must be applied to all devices.

\section*{Page-Mode Operation}

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of the \(\overline{R A S}\) because once the row address has been strobed, the \(\overline{\mathrm{RAS}}\) is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing access and cycle times.

\section*{Refresh}

Refreshing of the dynamic cell matrix is accomplished by performing a memory operation at each of the 128 rowaddress locations within a 2 ms time interval. Any normal memory cycle will perform the refreshing, and the \(\overline{R A S}\) only refresh offers a significant reduction in operating power.

\section*{Power Dissipation}

Most of the circuitry in the M5K 4116P, S is dynamic, and most of the power is dissipated when the addresses are strobed. Both the \(\overline{\mathrm{RAS}}\) and the \(\overline{\mathrm{CAS}}\) are decoded and applied to the M5K 4116P, S as chip-select in the memory system, but if the \(\overline{\text { RAS }}\) is decoded, all unselected devices go into stand-by independent of the \(\overline{\mathrm{CA}} \overline{\mathrm{S}}\) condition, minimizing system power dissipation.

\section*{Stand-By Current-Refresh Only}

The \(I_{\text {DDSB }}\) (stand-by current of \(V_{D D}\) ) and the (stand-by current of \(\mathrm{V}_{\mathrm{BB}}\) ) are calculated by the following equations.
\[
\begin{aligned}
& \text { 1. } \begin{array}{l}
\overline{R A S} / \overline{C A S} \text { refresh } \\
I_{D D S B}=I_{D D 1(A V)} \times\left\{128 \times \frac{t_{C}}{t_{C(R E F)}}\right\}+ \\
I_{D D 2} \times\left\{1-\left(128 \times \frac{t_{C}}{t_{C(R E F)}}\right)\right\} \ldots . \text { Eq. } 2 \\
I_{B B S B}=I_{B B 1(A V)} \times\left\{128 \times \frac{t_{C}}{t_{C}(R E F)}\right\}+ \\
I_{B B 2} \times\left\{1-\left(128 \times \frac{t_{C}}{t_{C(R E F)}}\right)\right\} \ldots . \text { Eq. } 3 \\
\text { Assuming that } t_{C}=375 \mathrm{~ns}, I_{D D 1(A V)}=35 \mathrm{~mA}, \\
I_{B B 1(A V)}=200 \mu A, I_{D D 2}=1.5 \mathrm{~mA}, \\
I_{B B 2}=100 \mu A, t_{C(R E F)}=2 \mathrm{~ms}, \\
\text { we can obtain following results: } \\
I_{D D S B}=35 m A \times 0.024+1.5 m A \times 0.976=2.3 \mathrm{~mA} \\
I_{B B S B}=200 \mu A \times 0.024+100 \mu A \times 0.976=102 \mu A
\end{array}
\end{aligned}
\]
(M5K4116P, S)


Fig. 2.11 Distribution of average \(I_{D D}\)
2. \(\overline{\text { RAS-only refresh }}\)
\[
\begin{aligned}
& \mathrm{I}_{\mathrm{DDSB}}=I_{\mathrm{DD} 3(\mathrm{AV})} \times\left\{128 \times \frac{\mathrm{t}_{\mathrm{C}}}{\mathrm{t}_{\mathrm{C}(\mathrm{REF})}}\right\}+ \\
& \mathrm{I}_{\mathrm{DD} 2} \times\left\{1-\left(128 \times \frac{\mathrm{t}_{\mathrm{C}}}{\mathrm{t}_{\mathrm{C}(\mathrm{REF})}}\right)\right\} \ldots . \text { Eq. } 4 \\
& I_{\mathrm{BBSB}}= I_{\mathrm{BB}(\mathrm{AV})} \times\left\{128 \times \frac{\mathrm{t}_{\mathrm{C}}}{\mathrm{t}_{\mathrm{t}(\mathrm{REF})}}\right\}+ \\
& \mathrm{I}_{\mathrm{BB} 2} \times\left\{1-\left(128 \times \frac{\mathrm{t}_{\mathrm{C}}}{\mathrm{t}_{\mathrm{C}(\mathrm{REF})}}\right)\right\} \ldots . \text { Eq. } 5
\end{aligned}
\]

Assuming that \(I_{D D 3}(A V)=27 m A, I_{B B 3(A V)}=200 \mu A\), we obtain the following results:
\(I_{\text {DDSB }}=27 \mathrm{~mA} \times 0.024+1.5 \mathrm{~mA} \times 0.0976=2.1 \mathrm{~mA}\)
\(I_{\text {BBSB }}=200 \mu \mathrm{~A} \times 0.024+100 \mu \mathrm{~A} \times 0.0976=102 \mu \mathrm{~A}\)
Stand-by current is about 2.1 mA . Therefore, by using low-power refresh and external circuits, it is possible to use a battery back-up system.


Fig. 2.12 Distribution of stand-by IDD

\section*{Power Supplies}

Although the M5K4116P, S require no particular powersupply sequencing so long as the devices are used within the limits of the absolute maximum ratings, it is recommended that the \(\mathrm{V}_{\mathrm{BB}}\) supply be applied first and removed last. \(\mathrm{V}_{\mathrm{BB}}\) should never be more positive than \(V_{S S}\) when power is applied to \(\mathrm{V}_{\mathrm{DD}}\). Generally, when \(\mathrm{V}_{\mathrm{DD}}\) is applied and \(\mathrm{V}_{\mathrm{BB}}\) is not applied, stand-by current is larger than that in the normal state. Table 6 shows this effect.

Some eight dummy cycles are necessary after power is applied to the device before memory operation is achieved. Dummy cycles must be executed by the \(\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}\) refresh cycles or \(\overline{\text { RAS }}\)-only refresh cycles.

Table 2.6 Change of stand-by current
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Device \\
Condition
\end{tabular}} & \multicolumn{2}{|c|}{\# 1} & \multicolumn{2}{|c|}{\# 2} & \multicolumn{2}{|c|}{\# 3} & \multicolumn{2}{|c|}{\# 4} & \multirow{2}{*}{Unit} \\
\hline & IDD1(AV) & IDD2 & \(\mathrm{I}_{\mathrm{DD1} 1(\mathrm{AV})}\) & \({ }^{1} \mathrm{DD2}\) & 1 DD1(AV) & IDD2 & IDD1(AV) & \(\mathrm{I}_{\mathrm{DO} 2}\) & \\
\hline \(V_{B B}=-5 \mathrm{~V}\) & 25.3 & 0.71 & 26.0 & 0.73 & 25.9 & 0.69 & 24.9 & 0.72 & mA \\
\hline \(V_{\mathrm{BB}}=0 \mathrm{~V}\) & 28.0 & 0.76 & 28.8 & 0.78 & 28.7 & 0.74 & 27.6 & 0.76 & mA \\
\hline Change \(+\%\) & +10.7 & \(+7.0\) & \(+10.8\) & +6.8 & \(+10.8\) & +7.2 & \(+10.8\) & \(+5.6\) & \(\%\) \\
\hline
\end{tabular}

\section*{MITSUBISHI LSIs 16K-BIT DYNAMIC RAM}
(M5K4116P, S)

\subsection*{2.2 16K-BIT DYNAMIC RAM APPLICATION}

\section*{APPLICATIONS FOR DYNAMIC RAM}

Dynamic RAM (Ramdom-Access Memory)s can be very effective components in the implementation of reliable, highperformance, low-cost memory systems. However, these devices have several requirements that should be considered.

\section*{Bit-Cell Structure}

First, consider the dynamic memory bit cell, which is quite unlike the cell of a static RAM. Fig. 2.13 shows a typical single-transistor memory bit cell. The bit cell consists of a transistor and a capacitor that constitute a "sample and hold" circuit.


Fig. 2.13 Single-transistor memory bit cell

During the write operation, the selected word line is brought to an active state (high). This causes the bit cell transistor \(\mathrm{Q}_{1}\) to turn "On" and the data that is placed on the bit line is stored in the capacitor \(C_{1}\). The stored data is retained even if transistor \(\mathrm{Q}_{1}\) turns "Off".

During the read operation, the selected line is brought to an active state (high) again, and the capacitor voltage is placed on the bit line. At this time, the read-out data is amplified and rewritten on the capacitor internally.

Because of the theory governing dynamic memory storage, capacitor charge in the cell will gradually leak off, and the stored data will be lost.

For example, a 1 nA leakage current discharging a 1 pF capacitor results in a voltage change of 1 V per ms. The storage time of M5K4116P, \(S\) is shown in Fig. 2.14. If data is to be retained for longer than the self-discharge time of the cell storage capacitor, typically 2 ms , the data must be sensed before it is lost and then restored to its original voltage level.


Fig. 2.14 Storage time vs. ambient temperature

\section*{Refresh}

Thus one can see that the refresh function is a very important requirement for a charge-storage memory, i.e., a dynamic RAM. The dynamic memory controller must assure that every bit cell is refreshed periodically enough to maintain data integrity. The refresh interval is specified by the vendor, and a typical requirement is that each bit cell be refreshed every 2 ms .

The M5K4116P, S are 16 384-bit memories constructed with 128 rows and 128 columns. All columns in a single row in an array are refreshed simultaneously. This means that the user must supply 128 refresh cycles each 2 ms .

In order to supply the refresh row address, a refresh counter ( 7 bits) is required and is incremented after each refresh cycle. A "two inputs to one output" multiplexer is also used to multiplex either the system-supplied memory address or the refresh counter-supplied address onto the dynamic memory row address inputs.

\section*{Refresh Techniques}

In most memory systems it is difficult to guarantee that normal memory operations will cause all the rows within a memory to be sensed within the specified refresh interval. For this reason, most dynamic memory systems have special circuitry that will cause all rows of memory cells to be sensed within the 2 ms interval.

There are three commonly used techniques for refreshing the memories. The first is "burst mode refresh" where all memory accesses are inhibited for a fixed period of time while all rows are continuously accessed. This mode is shown in Fig. 2.15 (a). The second is "cycle steal mode," where a single memory cycle is periodically stolen from the processor in order to refresh a single row. This mode is shown in Fig. 2.15 (b). The third is called "invisible or trans-

MITSUBISHI LSIs 16K-BIT DYNAMIC RAM
(M5K4116P, S)
parent mode," where refresh cycles are introduced at the times when the memory is not being accessed and thus. refresh is invisible to the processor. (The processor sees no delay due to the refresh function.) This mode is shown in Fig. 2.15 (c). The memory cycle of the invisible refresh mode is generally longer than that of the first or second method because single memory access continues after single memory access.


\section*{Design Example}

In designing dynamic memory systems, it is important to decide whether the memory refresh will be synchronous with the processor or asynchronous. In synchronous refresh, the designer uses a system clock to trigger the refresh logic. In asynchronous refresh, however, the designer must provide for a local timer to trigger the refresh and memory access arbiter.

This example illustrates the asynchronous refresh method which is more popular than the synchronous refresh in of interfacing dynamic RAMs to microprocessors. The memory controller block diagram is shown in Fig. 2.16. There are two controllers which access the memory. One is the microprocessor, and the other is refresh timer which requests a memory refresh every \(15.6 \mu \mathrm{~s}\) (MAX). The memory access arbiter decides to which request the memory cycle is allocated. If the two controllers generate the request simultaneously, the arbiter allocates the memory cycle to the refresh timer.

Memory timing logic generates the memory clock timing (i.e. \(\overline{\mathrm{RAS}}, \overline{\mathrm{C}} \overline{\mathrm{AS}}, \mathrm{R} / W\) ) in accodance with the memory cycles. This timing is shown in Fig. 2.18. Three multiplexers are used in the circuit of Fig. 2.17. In the normal memory cycle, the row address (ADR0 ~ADR6) or column address (ADR7~ADRD) is multiplexed by MPXCNT and \(\overline{C P U}\) \(\overline{\text { ADREN. In }}\) the refresh cycle, the refresh address is present at MAO~MA6, which is gated by REFADREN.

The refresh controller in Fig. 2.17 is also used in 64 K dynamic RAM applications by changing the refresh address counter and microprocessor address multiplexer.

Fig. 2.15 Refresh techniques


Fig. 2.16 Memory controller block diagram

Fig. 2.17 Refresh controlier logic
MITSUBISHI LSIs
1.6K-BIT DYNAMIC RAM

MITSUBISHI LSIs
(M5K4116P, S)


Fig. 2.18 Example of memory timing


\title{
MITSUBISHI LSIs \\ 16K-BIT DYNAMIC RAM
}
(M5K4116P, S)

\section*{Power Distribution and Decoupling Techniques}

It should always be remembered that dynamic memories, while appearing to be rather simple digital devices, are in fact highly complex analog systems. They include differential sensing amplifiers that must detect deci volt signals buried in noise and must operate in tens of nanoseconds. For these reasons, the designer should respect the complexity involved and take the steps necessary to ensure a trouble-free design.

The layout of dynamic memories is of special importance. Typical \(I_{D D}, I_{B B}\) and \(I_{S S}\) current waveforms for the M5K4116P. S are shown in our data sheets. Distribution and decoupling techniques must be used to suppress these noises, which can cause data loss.

The layout should have an effectively gridded powersupply distribution network to supply adequate current and to minimize inductive effects. The distribution of circuit grounding is most important in reducing ground noise and inductive effects, and to provide a ground plane for the signal lines. An example of the power grid of the M5K 4116P, S is shown in Fig. 2.20, in which the decoupling capacitors are not shown.

In order to increase the effectiveness of the power grid, decoupling capacitors should be used. The capacitors required fall into two categories. The first consists of capacitors of small size and low inductance such as monolithic and other ceramic capacitors, which are adequate for suppression of transient noise. The second type consists of larger bulk capacitors used to prevent power supply drop. These also should be included within the memory array for good distribution.

The decoupling capacitors used in the memory array should be of a type that exhibits good high-frequency characteristics. It is recommended that a \(0.1 \mu \mathrm{~F}\) ceramic capacitor be connected between \(\mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\mathrm{SS}}\) at every other device in the memory array. It is also recommended that a \(0.1 \mu \mathrm{~F}\) ceramic capacitor be connected between \(\mathrm{V}_{\mathrm{BB}}\) and \(\mathrm{V}_{\mathrm{SS}}\) at every other device in the array, preferably the devices alternate to the \(V_{D D}\) decoupling. Decoupling of the \(\mathrm{V}_{\mathrm{cc}}\) is fairly noncritical. The capacitors are connected at the top and bottom of each column of memories.

In addition to the ceramic capacitor, it is recommended that a \(2 \sim 5 \mu \mathrm{~F}\) tantalum or equivalent capacitor be connected between \(V_{D D}\) and \(V_{S S}\) adjacent to the array for each group of 16 memory devices. Use of a slightly smallervalue bulk capacitor is also recommended between \(V_{B B}\) and \(V_{\text {SS }}\). An example of capacitor placement is shown in Fig. 2.21.


Fig. 2.20 Suggested power grid for M5K41116P, S


Fig. 2.2 Effective capacitor placement for the M5K4116P, S

\section*{Signal Lines Effects}

By carefully laying out the circuit to minimize signal path length, one can reduce effects due to the transmission-line properties of the PC board. However, this may not be sufficient. It is necessary to add a series-terminating resistor to the output of the clock driver in order to match line impedances and damp out reflections caused by mismatching between the driver's source impedance and the characteristic impedance of the line.

In order to avoid to cross talk problems, all signal lines should be kept as short as possible. This implies that the signal drivers and receivers should be physically close to the memory array.

\title{
MITSUBISHI LSIs 64K-BIT DYNAMIC RAM
}

\author{
(M5K4164S, M5K4164NS)
}

\section*{3. 64K-BIT DYNAMIC RAM}

\subsection*{3.1 Technology}

Since the introduction of the IK RAM in 1970, the development of dynamic RAM devices has progressed at a rate which has seen capacities multiplied by four in approximately two years, the latest stage of development being the 64 K RAM.

Today's modern RAM devices take the user into consideration, and 64 K dynamic RAMs which operate off a single 5 V power supply are common.

We will describe here the new technology which made possible the development of a highly integrated, highperformance 64 K RAM (Type M5K4164S) which operates from a single 5 V supply.

Fig. 3.1 shows the cross-section of the cell structure with Table 3.1 summarizing a comparison of the basic parameters of the device with the 16K RAM.

\section*{Cell Structure and Process Technology}

The M5K4164S 64K RAM makes use of the same two-level n -channel polysilicon gate process and one-transistor cell structure used in the triple power supply 16K RAM (M5K4116 P/S) which has been used in large quantities.

To achieve a high-density RAM, the masks are manufactured using electron beam technology.

In addition, the geometries on several critical levels of the M5K4164S are 2.5 to \(3.0 \mu \mathrm{~m}\), necessitating the use of positive photo-resist (for resolution and delineation control) as well as dry-plasma processing at these critical levels.


Fig. 3.1 Hi-C structure memory cell cross-section
Table 3.1 Main Parameters
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Parameter } & 16 K RAM & 64 K RAM \\
\hline Memory cell area & \(350 \mu \mathrm{~m}^{2}\) & \(200 \mu \mathrm{~m}^{2}\) \\
\hline Chip area & \(16.3 \mathrm{~mm}^{2}\) & \(31.3 \mathrm{~mm}^{2}\) \\
\hline Effective channel length & \(4 \mu \mathrm{~m}\) & \(2 \mu \mathrm{~m}\) \\
\hline Gate oxide thickness & \(850 \AA\) & \(430 \AA\) \\
\hline Diffused layer depth & \(1.0 \mu \mathrm{~m}\) & \(0.5 \mu \mathrm{~m}\) \\
\hline Diffused layer with & \(4.0 \mu \mathrm{~m}\) & \(3.0 \mu \mathrm{~m}\) \\
\hline Aluminum width & \(4.0 \mu \mathrm{~m}\) & \(3.0 \mu \mathrm{~m}\) \\
\hline
\end{tabular}

\section*{Substrate Bias Circuit}

In order to facilitate the operation from a single 5 V supply, the M5K4164S makes use of an on-chip substarate bias circuit. This bias circuit consists of a ring oscillator, driver circuit, charge pump circuit, and decoupling capacitors. The circuit supplies a bias to the substrate of approximately -3.5 V for \(\mathrm{V}_{\mathrm{Cc}}=5 \mathrm{~V}\) (Refer to Fig. 3.2).

The substrate bias circuit has the following functions.
1. It prevents destruction of storage data and disturbance of bipolar transistor operation caused by input undershoot which causes an injection of electrons from the input terminals to the substrate.
2. A reduction in the capacitance of the pn junction formed by the substrate and internal circuit nodes enables an increase in circuit operation speed.
3. The transistor threshold voltage ( \(\mathrm{V}_{\mathrm{TH}}\) ) modulation due to a bias substrate is reduced, resulting in increased circuit operating speed and stability.


Fig. 3.2 Substrate bias circuit
As shown in Fig. 3.3, the substrate bias for high values of \(V_{\mathrm{cc}}\) is lower than for the standby mode due to the effect of increased impact ionization current. Adequate margin, however, is maintained against a value of \(V_{I L} \min\) of -2 V .

\section*{Reduced Power Consumption and Noise}

For operation from a 5 V supply, it is necessary to reduce the transistor threshold voltage, \(\mathrm{V}_{\mathrm{TH}}\). This however invites error operation due to noise. For this reason, circuits required to operate from low voltages only make use of transistors with a low \(\mathrm{V}_{\mathrm{TH}}\), while those requiring noise immunity are implemented with transistors having a high value of \(\mathrm{V}_{\mathrm{TH}}\). This scheme insures stable operation.

To lower the peak circuit current, a significant problem in memory system design, and provide for high speed operation, the ratioless driver circuit shown in Fig. 3.4 was used.

With this circuit, the current flowing in transistors \(\mathrm{Q}_{1}\) and \(\mathrm{Q}_{2}\) for changes in the output waveform is practically zero.


Fig. 3.3 Substrate bias vs supply voltage


Fig. 3.4 Driver circuit

POWER SUPPLY CURRENT VS
TIME MANUFACTURER
\(V_{C C}=5.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\)


TIME t 50ns/DIVISION
\(\overline{\text { RAS }}\)
\(\overline{\mathrm{CAS}}\)
coc (mA)


TIME t 50ns/DIVISION
Fig. 3.5 Peak current waveforms

\section*{Soft Error Reduction}

Reduced pattern sizes and lower supply voltages for 64 K RAM devices which result in smaller storage charges result in a higher susceptibility to alpha particles caused soft errors.

These soft errors are caused by alpha particles from minute amounts of uranium and thorium which are present in the IC package and decay. These particles cause the formation of electron-hole pairs in the substrate which collect on the surface and can destroy data.

All floating nodes of dynamic circuits are susceptible to such radiation caused errors and for RAM operation, errors can occur when such phenomena occur in the memory cells and bit lines (including the sense amplifier).

To prevent such soft errors, three approaches are possible.
1. Increase the stored charge in the memory cells.
2. Increase the sense amplifier sensitivity and the bit line signal level.
3. Prevent alpha particles from reaching the chip circuits.

As described below the M5K4164S makes use of these techniques to reduce the effects of alpha radiation.

\title{
MITSUBISHI LSIs 64K-BIT DYNAMIC RAM
}

\section*{Bootstrapped Word Line Voltage}

Designs of 64K dynamic RAM devices which must operate on 5 V supplies must strive to write data into memory with the voltage \(\mathrm{V}_{\mathrm{cc}}\) as well as increase the charge stored in the memory cells in order to reduce the effects of soft errors. This in effect means raising the word line voltage to above the value of \(\mathrm{V}_{\mathrm{CC}}+\mathrm{V}_{\mathrm{TH}}\) for write and read operations.

Previously this increase in voltage was accomplished by means of the coupling capacitance between the word line and the delay circuit. However, the increased capacitance resulted in a slow risetime of the word line voltage to \(\mathrm{V}_{\mathrm{Cc}}\), as well as increased power consumption. To eliminate these problems a circuit design such as that shown in Fig. 3.6 is used. The transistor \(\mathrm{Q}_{2}\) is kept off until the word line voltage reaches \(\mathrm{V}_{\mathrm{Cc}}\). This has the word line charge capacity. \(\mathrm{C}_{2}\) is then charged by means of transistor \(\mathrm{O}_{3}\) after which \(\mathrm{Q}_{2}\) is turned on to connect the word line and \(\mathrm{C}_{2}\). The use of this circuit enables increase of the word line voltage without sacrificing operating speed and power consumption, thereby cutting soft error rates by \(90 \%\).


Fig. 3.6 Bootstrapped word line voltage generation circuit

\section*{High Capacity (Hi-C) Memory Cell}

The increase of memory cell stored charge requires an increase in the memory cell capacitance \(C_{S}\). Limited chip area, however, places restrictions on the size of the memory cell itself. For this reason the \(\mathrm{Hi}-\mathrm{C}\) structure shown in Fig. 3.1 was used. This cell structure makes use of the normal silicon oxide layer and the \(\mathrm{p}^{+}\)and \(\mathrm{n}^{+}\)junction capacitance. The process for Hi-C memory cell structure requires two additional ion implantation steps and involved the risk of deterioration of the refresh time, an important characteristic of a dynamic RAM device. By selecting the ion implantation level properly, the junction capacitance can be increased without deterioration in the refresh time characteristic. For \(\mathrm{Hi}-\mathrm{C}\) structured cells, a portion of the minority carriers formed in the \(\mathrm{p}^{+}\)layer are recombined, resulting in an effective reduction in soft errors. Such ion implantation
has achieved a 30\% increase in the memory cell capacitance and a reduction in soft error rate to \(1 / 12\) of the error rate of a normally structured cell, as shown in Fig. 3.7.


Fig. 3.7 Soft error rate dependency on supply voltage (VCc)

\section*{Sense Amplifier Circuit}

Increasing the sensitivity of the sense amplifier circuit is another effective method of reducing soft errors. Fig. 3.8 shows part of the sense amplifier circuit used by Mitsubishi Electric. High sensitivity with respect to the control signals \(\phi_{1}, \phi_{2}\), and \(\phi_{3}\) plays an important role in this amplifiers operation. After the data read from the memory cell is passed to the sense amplifier, the \(\phi_{3}\) signal is controlled to separate the bit line and cut off the noise that is present on the bit line when sensing begins. Smooth sensing begins with the signal \(\phi_{1}\) applied so that the minute potential difference is amplified. Next, \(\phi_{2}\) is applied and amplified at high speed. By careful adjustment of the timing of the three control signals \(\phi_{1}, \phi_{2}\), and \(\phi_{3}\), detection of potential differences as low as 30 mV can be achieved without sacrificing speed in this sense amplifier circuit.


Fig. 3.8 Sense amplifier circuit

\section*{128 Refresh Method}

When the sense amplifiers sensitivity (offset) and other factors are considered, it is clear that it is important to maximize the read voltage applied from the memory cell to the bit line. The electrical charge, Q , read from the memory cell determines the voltage change \(\Delta \mathrm{V}\) by the following relationship.
\[
\left.\Delta V \approx Q / C_{B}\left(\text { for } C_{B}\right\rangle C_{S}\right)
\]
where \(C_{B}\) is the bit line and \(C_{S}\) is the memory cell capacitance.
From this relationship it is seen that to make \(\Delta V\) large \(C_{B}\) must be made small. To satisfy this condition the 128 refresh method is used to implement a single bit line with 64 memory cells, a technique which reduces the length of the bit line. Fig. 3.9 shows the chip layout. The memory cells are broken into \(64 \times 256\) bit units which are narrow, long blocks. The column decoders are located in three blocks totalling 256 decoders at the end of the bit line.

Using this arrangement, the bit line capacitance can be minimized.


Fig. 3.9 M5K4164S Chip arrangement

Chip Coating
In addition to circuit and device structure improvements aimed at reducing soft errors, the design goal of \(10^{-6} /\) (device hours) required further improvements. The effective range of travel of 5 MeV alpha particles in organic resin is a quite short \(30 \sim 50 \mu \mathrm{~m}\), enabling almost all alpha particles to be shut out by coating the silicon chip surface with such a resin to a thickness of about \(40 \mu \mathrm{~m}\).

When this is done, however, alpha particles emitted from the coating material itself cause errors, making material selection critical. The polyimide resin chosen exhibits an alpha radiation level of \(0.005 \alpha /\left(\mathrm{cm}^{2} \cdot\right.\) hour ), below the measurement sensitivity of an ion chamber. This is low enough that the resulting alpha particle generation level is \(1 / 10\) or less that of the package material itself.

Before ceiling the package, this material is coated to a depth of \(40 \mu \mathrm{~m}\) resulting in at least an expected \(90 \%\) reduction in alpha particles over non-coated chips.

System evaluations of the M5K4164S treated in such a manner indicate that \(10^{-7} /\) (device hours) for soft error has been achieved.

\title{
MITSUBISHI LSIs 64K-BIT DYNAMIC RAM
}
(M5K4164S, M5K4164NS)

\subsection*{3.2 Functional Description}

\section*{Introduction}

The M5K4164S is a 64 K -bit dynamic RAM which operates off a single 5 V supply and has a refresh function built in by means of pin 1. It can be used in a wide range of applications from large mainframes to microcomputers.

This section presents a functional description of the M5K4164S and examines how it can be used in design of a memory system.

\section*{Block Diagram}

Fig. 3.10 shows the block diagram of the M5K4164S. To preserve the refresh cycle used for 16 k dynamic RAM devices, two 32k (two 32k [128 rows (refresh address) x 256 columns] blocks were arranged one on top of the other.

In the center of each block is located 256 sense amplifiers making a total of 512 amplifiers in all.

On one end of each of these two array blocks, is located one row of row decoder.
To prevent crosstalk between the column address lines and bit lines, the column decoder are located at the ends of the bit lines on the opposite side from the sense amplifiers. A total of three rows of column decoders are used.

The central column decoder is used commonly by the two blocks.

\section*{Memory Cell}

As show in Fig. 3.11, the memory cell consists of one transistor and one capacitor. Data is stored as a one or zero depending upon the amount of electrical charge stored in the capacitor through the transistor \(\mathbf{Q}\).

Because leakage current would result in the stored charge of the cell being reduced with time, the data must be refreshed within 2 ms .


Fig. 3.11 Memory cell


Fig. 3.10 Block diagram

\section*{Clock Timing}

The M5K4164S has four clock inputs; \(\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{W}}, \overline{\mathrm{REF}}\). Among these, \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\) are the basic clock inputs for the memory operation. The \(\overline{\mathrm{RAS}}\) input is generally used for memory cell data amplification and refresh operation while the \(\overline{\mathrm{CAS}}\) is used for data read and write operations only.

To enable the design of a memory system with a large timing margin, it is necessary to know the timing relationships between these two clock inputs and the internal clock signals generated by these clocks.

Fig. 3.13 shows the timing parameters of the \(\overline{\mathrm{RAS}}\) and \(\overline{\text { CAS }}\) clocks while Fig. 3.14 and 3.15 show their relationships to the internal clock timing.

For read or write operations, \(\overline{\text { RAS }}\) goes low after which the falling edge of \(\overline{\mathrm{CAS}}\) initiates the cycle.

After the read or write is completed, both signals return to a high level and the precharging operation is performed for the next cycle.

For this timing relationship to work, the external \(\overline{\mathrm{RAS}}\) clock must follow the changes of the internally generated \(\overline{\mathrm{RAS}}\) clock. To simplify the setting of the timing relationships of the external \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\) clocks, the internal \(\overline{\mathrm{CAS}}\) clock is controlled by the external \(\overline{\mathrm{RAS}}\) clock.


Fig. 3.12 Internal clock generator of \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\)


Fig. \(3.13 \overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}\) timing

\section*{(1) \(\overline{\text { CAS }}\) Falling Edge Timing (Fig. 3.14)}

The memory system design must be such that the falling edge timing of \(\overline{\mathrm{CAS}}\) does not critically affect the access time. In other words as shown by the solid line in Fig. 3.14, the internal \(\phi_{\text {CAS }}\) phase is prevented by the delay phase \(\phi_{1}\) from approaching \(t_{d(R A S-C A S)}\) max. This type of operation is referred to as gated CAS.

This gated \(\overline{\text { CAS }}\) feature permits \(\overline{\mathrm{CAS}}\) to be activated at anytime between the minimum and maximam value of \(t_{d(R A S-C A S)}\) without affecting access time \(\left[\mathrm{t}_{\mathrm{a}(\mathrm{RAS})}\right]\).

For gated \(\overline{\mathrm{CAS}}\) operation, if the generation of internal clock phase \(\phi_{\text {CAS }}\) is delayed, the effective pulse width of \(\phi_{\text {CAS }}\) is reduced. For this reason, the rising edge of \(\overline{\mathrm{CAS}}\) is specified by \(t_{h}\) (RAS-CAS) which is reference to \(\overline{\text { RAS }}\) rather that \(t_{w(C A S L)}\). This applies to the column address, \(\bar{W}\) and \(D\) inputs hold time as well.

As shown by the dotted line in Fig. 3.14, if \(\overline{\mathrm{CAS}}\) falls to a low level after \(t_{d(R A S-C A S)}\) max, the \(\phi_{C A S}\) phase is generated upon the falling edge of \(\overline{\mathrm{CAS}}\).

The minimum and maximum values of \(t_{d(R A S-C A S)}\), the delay time \(\overline{\mathrm{RAS}}\) to \(\overline{\mathrm{CAS}}\), are specified for the M5K4164S. Operation within the \(\mathrm{t}_{\mathrm{d}(\mathrm{RAS} \text {-CAS) }}\) max limit ensures that the access time for the device is guaranteed. This value may be exceeded without causing data storage or reading errors but the access time will be increased.


Fig. 3.14 The timing relationship of \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\) falling edges to internal clock signals (gated \(\overline{C A S}\) operation)

\section*{(2) \(\overline{\mathrm{CAS}}\) Rising Edge Timing (Fig. 3.15)}

As shown in Fig. 3.15, the internally generated \(\overline{\mathrm{CAS}}\) circuit precharge signal \(\phi_{\overline{\text { CAS }}}\) is generated with a timing that is related to the relationship between \(\overline{\mathrm{RAS}}\) and the \(\overline{\mathrm{CAS}}\) rising edge.

For a \(\overline{\mathrm{CAS}}\) rising edge occurring before the \(\overline{\mathrm{RAS}}\) rising edge, \(\phi_{\overline{\text { CAS }}}\) is generated with the \(\overline{\mathrm{CAS}}\) rising edge as a reference point (as shown in Fig. 3.15 as a solid line). If however the \(\overline{\mathrm{CAS}}\) rising edge occurs after that of \(\overline{\mathrm{RAS}}\), \(\phi \overline{\mathrm{CAS}}\) is generated with the \(\overline{\mathrm{RAS}}\) rising edge as a reference (shown as dotted line in Fig. 3.15).

However, the data in the output buffer is cleared upon the occurrence of the rising edge of \(\overline{\mathrm{CAS}}\) regardless of the state of \(\overline{\text { RAS. }}\). The required pulse width for clear is \(\mathrm{t}_{\mathrm{w}}\) (CASH).

In this manner, the output data can be maintained for a long period while the internal precharge width is made large.

As described above, if the \(\overline{\mathrm{CAS}}\) rising edge occurs after that of \(\overline{\mathrm{RAS}}\), the internal \(\overline{\mathrm{CAS}}\) pulse width becomes not \(t_{w(C A S L)}\) but \(t_{h(C A S-R A S)}\). Consideration should be given to this point in system design.


Fig. 3.15 Relationship of \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\) rising edges to internal clock timing

\title{
MITSUBISHI LSIs 64K-BIT DYNAMIC RAM
}
(M5K \(\_164 S\), M5K4164NS)

\section*{Address Timing}

Addressing of any one of the 65,536 memory cells of the M5K4164S requires the internal latching of two 8-bit multiplexed address ( \(A_{0}\) to \(A_{7}\) ) by means of clocks \(\overline{\text { RAS }}\) and \(\overline{\text { CAS }}\). First, the row address is latched by the falling edge of \(\overline{\mathrm{RAS}}\). This selects 512 memory cells from the total of 65,536 memory cells. Fig. 3.16 shows the timing relationships for this operation.


Fig. 3.16 Row address latching timing
The setup time \(t_{\text {su (RA-RAS) }}\) and hold time \(t_{\text {( }}\) (RAS-RA) are specified with the \(\overline{\mathrm{RAS}}\) falling edge as a reference point.

The falling edge of \(\overline{\mathrm{CAS}}\) latches the column address. This selects one cell from among the 512 cells selected by \(\overline{\text { RAS }}\). Fig. 3.17 shows the timing relationships for this operation. The setup time \(\mathrm{t}_{\text {su }}(C A-C A S)\) and the hold time \(\mathrm{t}_{\mathrm{h}}(\mathrm{CAS}-C A)\) are specified with the falling edge of \(\overline{\mathrm{CAS}}\) as a reference, while the hold time \(t_{n}\) (RAS-CA) is specified with the falling edge of \(\overline{\mathrm{RAS}}\) as a reference point.


Fig. 3.17 Column address latching timing
For these operations two timing parameters must be considered. One is the column address setup time \(\mathrm{t}_{\text {su }}\) (CA-CAS) which is specified as minus 5 ns , minimum. This means that the column address may be input anytime up to 5 ns after the \(\overline{\mathrm{CAS}}\) falling edge.

The other parameter is the column address hold time \(t_{h(R A S-C A)}\). For the previously described gated CAS operation, if \(\overline{R A S}\) to \(\overline{C A S}\) delay time \(t_{d(R A S-C A S)}\) is set between the specified minimum and maximum values, the time from \(\overline{R A S}, t_{h(R A S-C A)}\) and time from \(\overline{C A S}\), \(t_{h}\) (CAS-CA) must both be satisfied as the column address hold time. This applies to both the \(\bar{W}\) and \(D\) signals to be described later.

The time required to switch from row address to column address is referred to as the multiplex time ( \(\mathrm{t}_{\text {mux }}\) ). This timing is shown in Fig. 3.18.


Fig. 3.18 Address multiplex timing
The multiplex time \(\mathrm{t}_{\text {mux }}\) is given by the following expression:
\(t_{\text {mux }}=t_{d(R A S-C A S)}-t_{T}-t_{h(R A S-R A)}-t_{s u(C A-C A S)} \ldots(1)\)
As long as the access time, \(\mathrm{t}_{\mathrm{a}(\mathrm{RAS})}\) from \(\overline{\mathrm{RAS}}\) does not exceed the maximum value, the following expression determines the maximurn value of \(\mathrm{t}_{\text {mux }}\) is achieved by the following conditions.
\(\mathrm{t}_{\mathrm{d}(\mathrm{RAS}-\mathrm{CAS})}=\) maximum
\(\mathrm{t}_{\mathrm{a}(\mathrm{RAS}-\mathrm{RA})}=\) minimum
\(\mathrm{t}_{\mathrm{su}(\mathrm{CA}-C A S)}=\) minimum

Table 3.2 shows actual values of \(\mathrm{t}_{\text {mux }}\) maximum for \(\mathrm{t}_{\boldsymbol{T}}=\) \(5 n s\).

Table 3.2 Maximum Multiplex Time
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter Device & tmux max & \(\mathrm{t}_{\mathrm{d}}\) (RAS-CAS) & th (RAS-RA) & tsu (CA-CAS) \\
\hline M5K4164S & 55 ns & 75 ns & 20 ns & \(-5 \mathrm{~ns}\) \\
\hline \[
\begin{array}{r}
\hline \text { M5K 4164S } \\
-20 \\
\hline
\end{array}
\] & 75 ns & 100ns & 25 ns & \(-5 \mathrm{~ns}\) \\
\hline
\end{tabular}

If the timing is set to satisfy the above described, operation is guaranteed for both read and write functions. To simplify the following description, the timing parameters for address inputs has been eliminated unless absolutely required.

\title{
MITSUBISHI LSIs 64K-BIT DYNAMIC RAM
}

\section*{Read Cycle}

Fig. 3.19 shows the timing parameters for the read cycle.


Fig. 3.19 Read cycle timing

In this read cycle, \(\overline{\text { RAS }}\) and \(\overline{\mathrm{CAS}}\) are made active, and the \(\bar{W}\) input is set to a high level. The setup time, \(\mathrm{t}_{\text {su(R-CAS) }}\) before \(\overline{\mathrm{CAS}}\), resulting in output of the data stored in the memory cell at pin Q . The time for the falling edge of \(\overline{\text { RAS }}\) and \(\overline{\mathrm{CAS}}\) to the output is defined as the \(\overline{\mathrm{RAS}}\) access time \(t_{a(R A S)}\) and the \(\overline{C A S}\) access time \(t_{a(C A S)}\) respectively.

The \(\overline{\mathrm{RAS}}\) access time depends on the \(\overline{\mathrm{RAS}}\) to \(\overline{\mathrm{CAS}}\) delay time, \(t_{d(R A S-c A S)}\). The relationship for the \(t_{a(R A S)}\) and \(t_{d \text { (RAS-CAS) }}\) is shown in Fig. 3.19.

As can be seen from this figure, by setting \(t_{d(R A S-C A S)}\) before \(t_{d}\) for gated \(\overline{C A S}\) operation, \(t_{a(R A S)}\) does not depend on the value of \(t_{d}\) (RAS-CAS) and is constant.

For \(t_{d(R A S-c A S)}\) set after \(t_{d}, t_{a(R A S)}\) depends upon the value of \(t_{d}\) (RAS-CAS). For this condition, \(t_{a(R A S)}\) is given by the following expression.
\(t_{a(\text { RAS })}=t_{d(\text { RAS }-C A S)}+t_{a(C A S)}\)
Equation (2) expresses only the electrical characteristics of the RAM device, the guaranteed access time being given by the following expression.

\(\mathrm{t}_{\mathrm{a}(\mathrm{RAS})} \leqq \mathrm{t}_{\mathrm{d}(\mathrm{RAS}-\mathrm{CAS})} \max +\mathrm{t}_{\mathrm{a}(\mathrm{CAS})} \max\)
In equation (3), for a value of \(t_{d(R A S-C A S)}\) greater than the maximum value, \(t_{a(R A S)}\) increases by the increased amount only.

During a read operation when the output is active, inputs \(\overline{R A S}\) and \(\bar{W}\) have no effect on the output. Only raising \(\overline{\text { CAS }}\) to a high level will put the output in the high-impedance state.

The time from the rising edge of \(\overline{\mathrm{CAS}}\) until the output goes into the high-impedance state is defined as the output disable time ( \(\mathrm{t}_{\mathrm{dis}(\mathrm{CAS})}\) ). This time, \(\mathrm{t}_{\mathrm{dis}(\mathrm{CAS})}\) is the period for the RAM output to go to the open state and should be distinguished from that time the output states to go to \(\mathrm{V}_{\mathrm{OH}}\) and \(\mathrm{V}_{\mathrm{OL}}\).

The read cycle parameters \(t_{h(C A S-R)}\) and \(t_{h(R A S-R)}\) determine the read cycle ending time. Operation is guaranteed if either of these parameters are satisfied.

\section*{Write Cycle}

Three types of write cycles are specified; early write, read write and read modify write.

\section*{(1) Early Write Cycle}

Fig. 3.21 Illustrates the timing relationship for this cycle.
This cycle is selected for applications such as I/O common applications in which the output is held at high impedance during the writing of data into the memory cell.

This cycle is executed by causirg the \(\bar{W}\) input to fall before \(\overline{\text { CAS }}\).

The \(\bar{W}\) and \(D\) inputs are latched by \(\overline{C A} \bar{S}\), then the writing of data is executed, the \(\bar{W}\) and \(D\) input timing parameters \(t_{s u}(w-C A S), t_{s u}(D-C A S), t_{h(C A S-w)}\), and \(t_{h(C A S-D)}\) are determined by the falling edge of \(\overline{\mathrm{CAS}}\) as a reference point.

Two points here are worthy of consideration. First is the write pulse setup time \(\mathrm{t}_{\mathrm{su}}(\mathrm{W}\)-CAS). This parameter is specified as minus 10 ns , minimum.

The significance of this is that \(\bar{W}\) input may occur anytime within after 10 ns of the falling ege \(\overline{\mathrm{CAS}}\).

However, should the \(\bar{W}\) input falling edge occur after \(\overline{\mathrm{CAS}}\), the rising edge of \(\bar{W}\) is determined not by \(\mathrm{t}_{\mathrm{h}}\) (CAS-W), but by \(\mathrm{t}_{\mathrm{w}}(\mathrm{w})\).

The other point for consideration is setting \(t_{d \text { (RAS-CAS) }}\) between the minimum and maximum values. For this condition, gated \(\overline{\mathrm{CAS}}\) operation requires that as hold time the time from \(\overline{\text { RAS }}\) for the \(\bar{W}\) and \(D\) input, \(\left.t_{h(R A S-} w\right)\) and \(t_{s(R A S-D)}\) and time from CAS, \(t_{h(C A S-w)}\) and \(t_{h(C A S-D)}\) both must be satisfied.

Fig. 3.20 Dependency of \(t_{\text {a (RAS) }}\) on \(t_{d(R A S-C A S)}\)

\title{
MITSUBISHI LSIs 64K-BIT DYNAMIC RAM
}
(M5K4164S, M5K4164NS)


Fig. 3.21 Early write cycle timing

\section*{(2) Read Write Cycle Timing}

This cycle is used in applications where data is to be read out of memory while new data is being written into a memory cell.

The timing parameters for this read write cycle are shown in Fig. 3.22.

For this type of cycle, the \(\bar{W}\) input signal falls after \(t_{d(R A S-w)}\) min and \(t_{d(C A S-w)}\) min.

The data read timing is the same as the read cycle. Since the read data is latched into an output buffer, \(\bar{W}\) input can
be made active without disabling the output.
Since the \(D\) input is latched by the falling edge of the \(\bar{W}\) input, the \(\bar{W}\) input falling edge is determined as a reference point for the \(D\) input setup time \(t_{\text {su ( } D-W \text { ) }}\) and hold time \(t_{h}(w-D)\).

Date is written into the memory cell between the time the \(\bar{W}\) input signal falls and \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\) rise. This time is specified as \(t_{h}(W\)-RAS \()\) and \(t_{h}(W-C A S)\) and both of these must be satisfied.


Fig. 3.22 Read write cycle timing

\title{
MITSUBISHI LSIs 64K-BIT DYNAMIC RAM
}

\section*{(3) Read Modify Write Cycle}

This cycle is used in applications such as ECC (see section on ECC) on which memory cell data is read and verified for correctness, the correct data being written into the cell if an error is detected. Fig. 3.23 shows the timing parameters of the read modify write cycle.

The RAM operation is the same as the previously described read write cycle except that after the data is read, data is written so the cycle is slightly extended.

The minimum time for the read modify write cycle is given by the following expression.
\[
\begin{align*}
\mathrm{t}_{\text {CRMW }} \min = & \mathrm{t}_{\mathrm{a}(\mathrm{RAS})} \max +\mathrm{t}_{\text {MOD }}+\mathrm{t}_{\mathrm{h}(\mathrm{~W}-\mathrm{RAS})} \min \\
& +\mathrm{t}_{\mathrm{W}(\mathrm{RASH})} \min +3 \mathrm{t}_{\mathrm{T}} \tag{4}
\end{align*}
\]

In equation (4), \(\mathrm{t}_{\mathrm{MOD}}\) is the time required for incorrect data to be rewritten correctly, and is a function of system design. In the device specifications \(\mathrm{t}_{\mathrm{CR}} \mathrm{MW} \mathbf{m}\) in is specified for \(\mathrm{t}_{\mathrm{MOD}}=0\).

As previously described, the M5K4164S write cycle mode is determined by the \(\bar{W}\) input falling edge timing. This falling edge timing does not limit the operation of the RAM but merely controls the output state. If the \(\bar{W}\) input falling edge does not satisfy the conditions described for the three write modes, data will be written but the output state will be indeterminate.


Fig. 3.23 Read modify write cycle timing

\section*{Page Mode Timing}

Page mode operation is successive memory operations at multiple column locations within the same row address.

As with normal operation, page mode operation can be carried out in the read, early write, read write or read modify write modes. The timing parameters particular to the page mode of operation are shown in Fig. 3.23. The other parameters are the same as for normal cycles.


Fig. 3.24 Page mode cycle timing
To perform page mode read and write operations, the \(\overline{R A S}\) low-level pulse width, \(\mathrm{t}_{\text {W(RASL) }}\) must be increased, the maximum value being \(10 \mu \mathrm{~s}\). The high-level \(\overline{\mathrm{CAS}}\) pulse width, \(t_{\text {W(CASH) }}\) is specified separately for the normal mode cycle and page mode. For the page mode, the pulse width must be increased. For details refer to the specifications.

For page mode operation the hold time \(t_{\text {h (CAS-RAS) }}\) must be satisfied for even the last cycle, as shown in Fig. 3.24. This applies to \(\bar{W}\) as well.

\section*{Refresh}

Referring to the block diagram of Fig. 3.10, for each \(\overline{\text { RAS }}\) cycle, one word line is selected for each of the upper and lower blocks, enabling access to 512 memory cells. Next,
the 512 sense amplifiers operate to amplify and refresh the cell data. Address signal \(A_{7}\) (Row) has no connection with this refresh operation since it is used as a block select address for data read and write operations.

\section*{\(\overline{\text { RAS }}\) Only Refresh Timing}
\(\overline{\mathrm{RAS}}\) only refresh is performed by setting \(\overline{\mathrm{CAS}}\) to high which sets the output to high-impedance while refresh is performed.

Both distributed and burst mode refresh can be performed.

Fig. 3.25 shows the timing parameters for \(\overline{\text { RAS }}\) only refresh operation.


Fig. 3.25 \(\overline{\mathrm{RAS}}\) only refresh timing

\section*{Hidden Refresh Timing}

Hidden refresh is accomplished by setting CAS to low after a read cycle to hold the data in the valid state while refresh is performed.

Both distributed and burst mode refresh are possible. Fig. 3.26 shows the timing parameters for hidden refresh operations.


Fig. 3.26 Hidden refresh timing
Data latched in the output buffer by the read cycle is refreshed during the hidden refresh cycles by \(\overline{\mathrm{RAS}}\). Therefore output data is held indefinitely as long as hidden re-
freshing is continued.
Timing design is simplified because the \(\bar{W}\) may be changed in any state during hidden refreshing.
(M5K4164S, M5K4164NS)

\section*{Refresh Operations Using Pin 1}

To simplify the refresh operation, a function absolutely essential to dynamic RAM operation, two special refresh functions easier to use than the conventional \(\overline{\text { RAS }}\) clock refresh have been provided.

These functions are automatic refresh and self refresh.
These special functions are implemented by an on-chip refresh counter, address multiplexer, and timer, along with the associated control circuitry. The following is an operational description of these circuits.

\section*{(1) Refresh Control Circuit}

Fig. 3.27, is a block diagram of the refresh circuit which makes use of Pin 1. The control circuit controls not only the refresh counter, address multiplexer and timer as shown in Fig. 3.26, but \(\overline{\text { RAS }}\) and \(\overline{\text { CAS }}\) circuits as well.

Pin 1 refreshing is controlled externally by the \(\overline{R E F}\) input and internally by the \(\overline{\operatorname{RAS}}\) signal which is generated by the refresh control circuit.

During pin 1 refresh operations, the \(\overline{\text { CAS }}\) circuit with the exclusion of the output buffer is inhibited to prevent data writing and reading.


Fig. 3.27 Refresh circuit block diagram
(M5K4164S, M5K4164NS)

\section*{(2) Refresh Counter Circuit}

The M5K4164S on-chip refresh counter consists of a 7-bit toggle-type counter, the individual counter output being used as the refresh address bit.

For automatic refresh operations, the refresh counter counts up synchronized to the internal clock signal \(\phi_{W}\) which is synchronized in turn to the \(\overline{\operatorname{REF}}\) input, \(128 \overline{\mathrm{REF}}\) pulses required to cycle to the original state. For self refresh operation, the refresh counter is free-running with a period of from 12 to \(16 \mu \mathrm{~s}\), counting up in synchronous to the refresh request signal REFREQ (described afterwards). A complete cycle and return to the original state requiring that the \(\overline{R E F}\) input be held low for \(16 \mu \mathrm{~s} \times 128=2 \mathrm{~ms}\).

The above described counting operation is performed approximately in synchronous with the refresh operation completion. The output of the refresh counter, \(\mathrm{Q}_{0}\) to \(\mathrm{Q}_{6}\) (refresh address) is held until the next refresh cycle, forming the address for the next cycle.

The refresh counter outputs are initialized by approximately 8 dummy cycles of \(\overline{\mathrm{RAS}}, \overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}\), or \(\overline{\mathrm{REF}}\). Therefore, no special initialization is required for this refresh counter.

However, the contents of the counter, that is the toggle counter flip-flop states, cannot be reset or preset externally during power up or dummy cycles.

For this reason, using both normal \(\overline{\mathrm{RAS}}\) and pin 1 refresh will cause the specified refresh time to be exceeded, and therefore should be avoided.

\section*{(3) Address Multiplexer}

Fig. 3.28 shows the M5K4164S onchip address multiplexer.
The address multiplexer consists of two MOS transistors at the address buffer inputs and the associated control signals (MUX, \(\overline{M U X}\) ).

During a normal cycle, \(\overline{M U X}\) is high and MUX is low, so that only the external address \(A_{0}\) to \(A_{6}\) is input.

For pin 1 refresh operations, \(\overline{M U X}\) is low and MUX is high so that the refresh counter output signals \(\mathrm{Q}_{0}\) to \(\mathrm{Q}_{6}\) only are input to the address buffer.


Fig. 3.28 Refresh address counter and multiplexer circuits

\title{
MITSUBISHI LSIs \\ 64K-BIT DYNAMIC RAM
}
(M5K4164S, M5K4164NS)

\section*{(4) Timer Circuit}

Fig. 3.29 shows the timer circuit block diagram while Fig. 3.30 illustrates its timing.

In the circuit of Fig. 3.29, the oscillator provides the substrate bias as well. The other circuits are active when \(\overline{R E F}\) is low.

When \(\overline{R E F}\) goes low, transistor \(\mathrm{Q}_{1}\) turns on, \(\mathrm{Q}_{2}\) turns off and the charge stored in \(\mathrm{C}_{2}\) passes through the rectifying circuit \(C_{2}\) and \(Q_{1}\) to discharge upon the falling edge of the oscillator output signal. The charge for one cycle of the oscillator output is proportional to the ratio of the capacitance of \(\mathrm{C}_{1}\) and \(\mathrm{C}_{2}\).

The ratio of \(\mathrm{C}_{1}\) to \(\mathrm{C}_{2}\) is chosen such that the voltage across \(C_{2}\) for an oscillator repetition period of 12 to \(16 \mu \mathrm{~s}\) is approximately equal to the threshold voltage of the next gate. When the \(C_{2}\) voltage reaches \(V_{T H}\), the refresh request signal REFREQ goes active, causing the RAM refresh operation similar to the autoamtic refresh external signal \(\overline{\mathrm{REF}}\). When \(\mathrm{C}_{2}\) is charged by REFREQ, REFREQ goes low, causing a repetition of the above described timer operation.

As long as the \(\overline{\operatorname{REF}}\) signal is kept low, this operation will automatically continue refreshing all memory cells every 2 ms.

\section*{Automatic Refresh Timing}

Automatic refresh is accomplished in the same manner as \(\overline{\text { RAS }}\) only refresh but without providing the refresh address data.

Fig. 3.31 shows the timing of the automatic refresh operation.

Automatic refresh begins when \(\overline{\mathrm{REF}}\) is set to low \(t_{W(R A S H)}\) after \(\overline{\text { RAS goes high. }}\)

Shortly after the refresh cycle begins the internal \(\overline{\text { RAS }}\) signal begins to operate to strobe the refresh counter


Fig. 3.29 Timer circuit block diagram


Fig. 3.30 Timer circuit timing
output and perform the refresh.
The \(\overline{R E F}\) input is internally latched. When the refresh operation is complete an internal refresh complete signal causes the chip to be precharged. Therefore, it is not necessary to use the \(\overline{\operatorname{REF}}\) input to determine the precharge time greatly simplifying the timing design of \(\overline{R E F}\).

It is also possible to perform hidden refreshing by holding the \(\overline{\text { CAS }}\) input low after a read cycle. The timing is very similar to the \(\overline{\mathrm{RAS}}\) hidden refresh operation timing.


Fig. 3.31 Automatic refresh timing
(M5K4164S, M5K4164NS)


Fig. 3.32 Self refresh timing
For details refer to the specifications.

\section*{Self Refresh Timing}

Self refresh is generally used for battery backup of memory contents.

Fig. 3.32 shows the self refresh timing relationships from which it can be seen that they are quite similar to those of automatic refresh. Self refresh begins when \(\overline{R E F}\) is set to low \(\mathrm{t}_{\mathrm{W}(\mathrm{RASH})}\) after \(\overline{\mathrm{RAS}}\) is set to high.

Shortly after the beginning of the refresh cycle, the internal \(\overline{R A S}\) signal begins to operate to strobe the refresh counter and perform the refresh operation.

As long as \(\overline{\mathrm{RAS}}\) is high and \(\overline{\mathrm{REF}}\) is low, the RAM will be automatically refreshed. This operation is repeated with a period of from 12 to \(16 \mu \mathrm{~s}\). After 2 ms , the refresh counter has gone through all of the row address, refreshing all of the memory cells. Self refresh ends when \(\overline{\operatorname{REF}}\) is set to high but setting \(\overline{\mathrm{REF}}\) to high may not terminate the internal operation of the circuit (refer to Fig. 3.30) so that one cycle time of \(t_{d(R E F-R A S)}\) is required between setting \(\overline{\mathrm{REF}}\) to high and \(\overline{\mathrm{RAS}}\) to low.

As with automatic refresh, hidden refreshing is possible. For details refer to the specifications.

\section*{Notes on the Use of Pin 1}

When pin 1 is not to be used to refresh the chip, it should be handled in the following manner.
(1) Since pin 1 refresh is inhibited by setting the REF input to high, the input should be set between \(\mathrm{V}_{1 H}\) \(\min\) and \(V_{1 H}\) max. (The pin 1 input leakage current for \(V_{1 \mathrm{~N}}=6.5 \mathrm{~V}\) is guaranteed to be below \(10 \mu \mathrm{~A}\).)
(2) When the above method is not possible, pin 1 should be left open. Since as shown in Fig. 3.33 as MOS transistor is used to connect a pull-up resistor between the input terminals and \(V_{c c}\), the terminal will be held to a high level ( \(\mathrm{V}_{\mathrm{cc}}\) ) when left open.
However, when the input is set low in order to perform a refresh operation, a current flows from \(\mathrm{V}_{\mathrm{cc}}\) to the input terminal. This resistance is made a very high value (approximately \(3 \mathrm{M} \Omega\) ) in order to guarantee the specified leakage current of \(10 \mu \mathrm{~A}\) maximum for \(\mathrm{V}_{\text {IN }}=\) OV.
This high resistance results in pin 1 being susceptible to the effects of external noise so that if pin 1 is to be left open, such noise should be considered carefully.


Fig. 3.33 \(\overline{\mathrm{REF}}\) input equivalent circuit

\subsection*{3.3 M5K4164S Bit Map}

\section*{Introduction}

To facilitate the generation of worst-case pattern checking and the optimization of test sequences, it is necessary to know the internal topology of a memory device. This section will examine the internal topology of the M5K4164S.

\section*{Memory Array}

Fig. 3.34 shows the dual in-line package as viewed from above with pin 1 to the upper right. It illustrates the memory cell layout.

The row decoder are located to the left of the memory cells while the colum decoder are located parallel to the cells.

\section*{Address Decoder}

Fig. 3.35 shows the address decoder. To optimize pattern layout, the decoder is arranged as shown in Fig. 3.35. For this reason, with \(A_{0}\) (row) as the least significant bit and \(\mathrm{A}_{7}\) (column) as the most significant bit, sequential binary addresses will not address adjacent cells in order.


Fig. 3.34 Memory array location


\title{
MITSUBISHI LSIs 64K-BIT DYNAMIC RAM
}

For the arrangement of Fig. 3.35, Table 3.3 shows the addresses that will be accessed for sequentially incremented binary addresses if \(A_{6}\) (row) is the least significant bit and \(A_{0}\) (column) is the most significant bit.

\section*{Bit Topology}

For the purposes of simplified explanation, we have assumed thus far that the memory cells are located in an orderly fashion in a matrix. For actual devices, however, techniques required to increase the density on the chip dictate that an arrangement such as shown in Fig. 3.36 is used.

For this reason, this layout must be considered carefully when designing tests which detect interference between adjacent cells.

\section*{Data Polarity}

Because the sense amplifiers are located in the center of the bit lines of the M5K4164S, half of the data matrix is stored in inverted form. While this has absolutely no effect on actual operation, it must be considered if a test is to be devised which will test all cells in the charged state. This bit inversion pattern is given in Table 3.4.


Fig. 3.36 Simplified internal bit topology

Table 3.3 Address Coding
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Cell No} & \multicolumn{8}{|c|}{Column} & \multicolumn{8}{|c|}{Row} \\
\hline & \multicolumn{3}{|l|}{(MSB)} & \(\mathrm{A}_{3}\) & \(\mathrm{A}_{2}\) & \(\mathrm{A}_{1}\) & \(A_{6}\) & \(A_{7}\) & & \(\mathrm{A}_{0}\) & \(\mathrm{A}_{5}\) & \(\mathrm{A}_{4}\) & \(\mathrm{A}_{3}\) & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& (\mathrm{LSB}) \\
& \mathrm{A}_{1} \mathrm{~A}_{6}
\end{aligned}
\]} \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
\hline 32767 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline 65535 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

Table 3.4 Data Polarity Arrangement
\begin{tabular}{|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { A7 } \\
& \text { (row) }
\end{aligned}
\] & \[
\begin{aligned}
& \text { A0 } \\
& \text { (row) }
\end{aligned}
\] & \begin{tabular}{l}
Input \\
data
\end{tabular} & Memory cell. data & Output data \\
\hline \multirow{4}{*}{0} & \multirow{2}{*}{0} & 1 & 1 & 1 \\
\hline & & 0 & 0 & 0 \\
\hline & \multirow{2}{*}{1} & 1 & 0 & 1 \\
\hline & & 0 & 1 & 0 \\
\hline \multirow{4}{*}{1} & \multirow{2}{*}{0} & 1 & 0 & 1 \\
\hline & & 0 & 1 & 0 \\
\hline & \multirow{2}{*}{1} & 1 & 1 & 1 \\
\hline & & 0 & 0 & 0 \\
\hline & & &  & \\
\hline
\end{tabular}

\title{
MITSUBISHI LSIs 64K-BIT DYNAMIC RAM
}

\subsection*{3.4 Memory System Design Considerations}

New memory systems designs are making use of dynamic RAM, static RAM, EPROM and other semiconductor memory devices. All of these devices have some general design considerations in common. This application note will examine some of the delicate timing considerations involved in the design of a dynamic RAM board.

\section*{Power Distribution}

Fig. 3.37 shows the current waveform of an M5K4164S dynamic RAM. Note that when \(\overline{\operatorname{RAS}}\) and \(\overline{\mathrm{CAS}}\) go low, the row or column address latch and buffer are charged, and that when \(\overline{\text { RAS }}\) and \(\overline{\text { CAS }}\) go high, the row or column address latch and buffer are precharged, resulting in a transient current waveform. The 60 to 80 mA current pulse of approximate width 50 ns and a risetime of \(5 \sim 10 \mathrm{~ns}\) represents the risetime which is observed at 50 ns per division. With rise and fall times of this magnitude harmonic noise components above 10 MHz are generated. It is therefore necessary when designing the board power distribution to suppress such noise and provide the device with a clean supply voltage. Decoupling capacitors should be used which are capable of charging a small loop. For a \(0.1 \mu \mathrm{~F}\) capacitor value used with a 250 ns cycle RAM, the spike voltage is given by the following expression.
\[
v=\frac{1}{c} \int i d t=\frac{80 \mathrm{~mA}}{0.1 \mu \mathrm{~F}} \times 50 \mathrm{~ns}=40 \mathrm{mV}
\]

This yields an acceptable value of spike voltage.
It is recommended that ceramic capacitors with good high frequency characteristics are used as the decoupling capacitors in memory arrays. The decoupling capacitor is connected between the memory \(\mathrm{V}_{\mathrm{cc}}\) and the ground with as short a lead dressing as possible. In addition, as bulk decoupling a solid tantalum capacitor is required. This type of capacitor has a better transient response than other large value capacitors and can be used with one capacitor per 16memory devices between \(\mathrm{V}_{\mathrm{Cc}}\) and the ground.

The power supply traces for a memory array should be made as wide as possible and it is recommended that they be arranged in a grid. Fig. 3.39 shows an example of such an arrangement.

As another method, the use of multi-layer boards is possible, and is an effective method in simplifying power distribution.

Fig. 3.38 (a) shows the lumped constant equivalent circuit for a PC board. \(L_{S}\) and \(R_{S}\) represent the PC board inductance and resistance respectively. If we let the \(L_{s}\) and \(\mathrm{R}_{\mathrm{S}}\) of a 10 mil wide 2 -ounce copper pattern be \(10 \mathrm{nH} / \mathrm{inch}\) and \(4 \mathrm{~m} \Omega /\) inch, then the generated spike voltage is given by the following expression.
\[
\begin{aligned}
& L_{S} \cdot \frac{\mathrm{di}}{\mathrm{dt}}=10 \mathrm{nH} \times \frac{80 \mathrm{~mA}}{50 \mathrm{nS}}=16 \mathrm{mV} \\
& R_{\mathrm{S}} I=4 \mathrm{~m} \Omega \times 80 \mathrm{~mA}=0.32 \mathrm{mV}
\end{aligned}
\]

Since the effect of the series resistance \(\mathbf{R}_{\mathbf{S}}\) compared to that of the series inductance is very small, it may be neglected. The series resistance of \(L_{s}\) is frequency dependent, increasing with increasing frequencies.

To reduce the level of the spike voltage, as shown in Fig. 3.38 (a), a decoupling capacitor is used to decrease the series resistance. This is done by shortening the PC board current loop.


Fig. 3.37 Supply current vs time \(\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}\) cycle \(\overline{\text { RAS }}\) only cycle


Fig. 3.38 (a) PC board trace equivalent circuit


Fig. 3.38(b) PC board trace equivalent circuit with decoupling capacitors

\title{
MITSUBISHI LSIs 64K-BIT DYNAMIC RAM
}

\author{
(M5K4164S, M5K4164NS)
}


Fig. 3.39 Gridded power distribution and decoupling capacitors

\section*{Signal Distribution}

The next most important consideration in the design of a memory system is the design of memory signal (address, data, and control signals) distribution.

For the case of the M5K4164S dynamic RAM, two types of chip enable signals exist; \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\). If these are to be driven by TTL circuits, it is very important to keep the driving TTL device as close as possible to the RAM array. This minimizes the transmission line impedance mismatch between the RAM array loaded line and the TTL driver. Another technique is the use of a damping resistor located close to the driver. The value of this resistor is selected to provide a good waveform at the RAM input, the usual values being in the range 10 to \(51 \Omega\). This technique brings the output impedance of the driver close to the line impedance which minimizes waveform overshoot and undershoot.

To eliminate crosstalk from \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\), the \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}\) signal lines should be kept at \(90^{\circ}\) to the traces for other signals. If this is impossible, they should be kept as far as possible from traces of other signals. In addition the address and data signal traces should be kept as short as possible.

\section*{Logical Considerations}

For memory systems with critical timing, it is necessary to consider the propergation delay to surrounding ICs. To minimize signal delay, gate selection and the use of the same IC package for related signals are effective in reducing the difference in delays between signals. To reduce the capacitive loading on drivers, it is necessary to limit the number of drivers per memory array. For \(\overline{\mathrm{RAS}}\) and \(\overline{\mathrm{CAS}}, 8\) memory/drivers and for address 16 memories/driver are recommended.

\subsection*{3.5 M5K4164S Refresh Methods}

\section*{Introduction}

The refreshing of the M5K4164S cell matrix requires the refreshing of 128 row addresses at least every 2 ms . In addition to the previously available \(\overline{\mathrm{RAS}}\)-only refresh

\section*{Automatic Refresh}

Automatic refresh begins after \(\overline{\mathrm{RAS}}\) precharge ( \(\overline{\mathrm{RAS}}=\mathrm{V}_{1 H}\) ) upon setting \(\overline{\mathrm{RAF}}\) (pin 1) to low. This method is quite similar to the \(\overline{\text { RAS-only }}\) refresh with the refresh address
method, the M5K4164S provides \(\overline{\operatorname{REF}}\) (pin 1) automatic refreshing, and self-refreshing. This section will cover the application of \(\overline{\mathrm{REF}}\) refresh operations.
counter output present as a 7 -bit word for automatic refreshing, the refresh counter being automatically incremented at the end of the refresh cycle. Fig. 3.40 shows the automatic refresh timing.


Fig. 3.40 Automatic Refresh Timing

Automatic refresh has many advantages over the \(\overline{\text { RAS }}\) only refresh method generally used previously. As shown in Fig. 3.41, \(\overline{R A S}\)-only refresh generally requires logic circuitry. This consists of the row-address, column-address and
refresh address multiplexer and refresh address counter. With automatic refresh, the dotted area shown in Fig. 3.41 may be eliminated.


Fig. 3.41 Address multiplexer and refresh address counter

By decoding \(\overline{\mathrm{RAS}}\), one bank of a complex memory system may be selected, while for \(\overline{\text { RAS-only refresh } \overline{\text { RAS }} \text { is }}\) fed to all portions of the memory requiring the decoder as shown in Fig. 3.42 (a). With automatic refresh, \(\overline{\text { RAS }}\) is used


Fig. 3.42 (a) \(\overline{\mathrm{RAS}}\) decoder in \(\overline{\mathrm{RAS}}\)-only refresh
during the memory cycle and \(\overline{\mathrm{REF}}\) for the refresh cycle independently so that the game shown in Fig. 3.42 (b) can be eliminated.


Fig. 3.42 (b) \(\overline{\mathrm{RAS}}\) decoder using \(\overline{\mathrm{REF}}\) pin

\title{
MITSUBISHI LSIs 64K-BIT DYNAMIC RAM
}
(M5K4164S, M5K4164NS)

Another feature of automatic refresh is that the timing of the refresh controller is simplified. The timing for \(\overline{\text { RAS }}\)-only refresh and automatic refresh is shown in Fig. 3.43 (a) and Fig. 3.43 (b) respectively.


Fig. 3.43 (a) \(\overline{\text { RAS-only refresh timing }}\)


Fig. 3.43 (b) Automatic refresh timing

For \(\overline{\text { RAS-only, the controller disables the address multi- }}\) plexer upon entering the memory cycle while it enables the refresh counter output. Next, after a delay time of \(\mathrm{t}_{1}\)
(required because of the address buffer delay time and row address setup time \(t_{\text {su }}(\) RA-RAS )), \(\overline{R A S}\) is set to low. The refresh cycle ends at the time \(t_{2}\) that RAS is precharging.

In contrast to this, the automatic refresh controller sets \(\overline{\mathrm{REF}}\) to low simultaneously with the beginning of the refresh cycle, and after the \(\overline{\text { RAS }}\) precharge time \(t_{3}\), the refresh cycle ends. For this reason, there is no necessity to consider the settling time for address selection.

\section*{Self Refresh}

Self refresh, similar to automatic refresh, sets \(\overline{\mathrm{REF}}\) low after \(\overline{\text { RAS }}\) precharge occurs, beginning the internal refresh cycle. This method of refresh ignores all other inputs as long as \(\overline{R A S}\) is high and \(\overline{R E F}\) is low, making use of an internal timer to automatically refresh the row addresses every \(12 \sim 16 \mu\) s which enables all cells to be refreshed within 2 ms . The rising edge of \(\overline{\mathrm{REF}}\) terminates the refresh operation and after one cycle ( \(\left.\mathrm{t}_{\mathrm{d}(\text { (REF-RAS })}\right)\) a normal read-write cycle is entered. Fig. 5 shows the timing for the self refresh cycle. Self refresh is an extremely effective method of providing memory backup by means of a secondary power supply. As shown in Fig. 3.44, most of the required functions are implemented within the chip for the \(\overline{R A S}\)-only refresh with a simplified external circuit. This results in low power consumption and a long life for the secondary power supply.

As described above, self refresh may not be used in the RAS only refresh mode. In designs using two refresh counters (internal and external) which operate independentry, guaranteeing the refresh ( 2 ms ) time is difficult.


Fig. 3.44 Self-Refresh Timing


Fig. 3.45 Typical dynamic RAM system with battery back up

\section*{Design Example}

The design example shows the increased effectiveness of \(\overline{\mathrm{REF}}\) (pin 1) refresh when the M5K4164S is used as the memory for a microprocessor. This design example illustrates the interface between the M5K4164S and the microprocessor.

When using \(\overline{\operatorname{REF}}\) for the microprocessor memory in interface, two methods are possible. One is asynchronous refresh and the other involves synchronously refreshing the memory. The former technique is not affected by the microprocessor status (i.e. reset, wait state, \(\overline{\mathrm{DMA}}\), and cpu
clock). However, control logic is somewhat complex. While the second method makes use of simple control logic, the microprocessor must satisfy the refresh operation timing conditions.

Fig. 3.46 through 3.48 show the block diagram, schematic diagram, and timing diagram for the asynchronous refresh example. For this example, the refresh cycle counter refresh request ( \(\overline{\text { EFFREO}}\) ) starts the refresh cycle independently of the microprocessor operation. The arbiter determines whether the microprocessor (RAMREQ) or refresh cycle counter (REFREO) has access to the RAM.


Fig. 3.46 Block diagram of the design example

Fig. 3.47 Design example of microprocessor interface (Ansynchronous)


Fig. 3.48 Memory and refresh timing (Anshronous)

A bootstrap ROM, commonly used in this type of memory system, is shown in the example. This is used to load the initial program of a RAM-based system into RAM
from disk, for system initialization. In this example, the SOD (Serial Output Data) of the M5L8085AP is used to select either the bootstrap ROM or RAM as shown in Fig. 3.49.


Fig. 3.49 Start-up procedure of the memory overlaped system

Fig. \(3-50\) and 3.51 show the schematic diagram and timing for the synchronous refresh example. In this example a Z80 microprocessor is used with synchronous refresh. As shown in Fig. 3.51, after the Z80 fetch instruction, the refresh operation is performed ( \(T_{3}\) and \(T_{4}\) state).

In this manner refresh is performed synchronously with microprocessor operation. As mentioned previously, this type of operation involves a variety of limitations which must be considered carefully when designing such a system. (i.e. wait state, DMA, reset and CPU clock cycle)


Fig. 3.50 Design example of microprocessor interface (Synchronous)


Fig. 3.51 Op code fetch and refresh timing

\section*{4. STATIC RAM}

\subsection*{4.1 M58725P Technology}

\section*{M58725P Features}

The M58725P is a 2 K by 8 -bit static RAM making use of the latest \(n\)-channel MOS technology. Beginning with the 256 bit p-channel RAM, this technology has progressed at a rate which has seen the bit capacity quadruple in 3 to 4 years and the M58725P is the latest stage of development of this technology. A high-resistivity polysilicon material is used to lower power consumption and a chip select feature is used to implement a power cut function as the major features of the new device in addition to an overall improvement in performance. Fig. 4.1 shows the progress that has been made in the field of static RAMs, using the product of per bit power consumption and access time as an index of performance. From this the significant progress that has been made with these devices in recent years becomes apparent.


Fig. 4.1 Performance improvements in MOS RAMs

\section*{Memory Cell Structure}

Fig. 4.2 shows the memory cell structure which consists of six elements; four transistors and two resistors. These resistors are implemented by means of a high-resistivity polysilicon which has enabled a significant reduction of power consumption within the memory cell. The holding current in a static RAM is basically that current which is required to cancel the p-n junction leakage current, an extremely small current. However, in previous devices the implementation of high resistances has been difficult, resulting in unnecessarily large power consumption. The M58725P using a two-layer polysilicon process has implemented this resistance by making the resistance of the second layer high (approximately \(100 \mathrm{M} \Omega\) ), thereby also resulting in a reduction in cell area.


Fig. 4.2 Memory cell structures

\section*{Power Cutting with the Chip Select Signal}

In order to take full advantage of the inherently low power memory cells of the M58725P, a chip select signal ( \(\bar{S}\) ) is used to provide a power cutting function. In the standby mode the power consumption to the peripheral circuitry is almost completely eliminated, leaving a very small part of the consumption of the peripheral circuit and the inherently low consumption of the memory cells. As shown in Fig. 4.3, when \(S\) is made high the power consumption is \(1 / 10\) of the normal level. This feature is particularly effective in lowering overall consumption in systems which use several RAM devices.

When the \(\overline{\mathrm{S}}\) signal changes levels, the circuit current changes rapidly so that decoupling capacitors in the power supply line are recommended to prevent noise generation.


Fig. 4.3 Power cutting feature

\section*{\(\overline{O E}\) Signal}

The output enable signal \(\overline{\mathrm{OE}}\) controls the output for use on two-way buses to prevent several devices from bus contention. For writing, this signal is made high, thereby disabling the output. The output is enabled by setting it low as for reading operations. When using the M58725P

\section*{FUNCTIONAL DESCRIPTION}

\section*{Read Operations}

Fig. 4.4 shows the timing relationships for read operations. The section at (a) illustrates the access time from address selection. Since the M58725P is a completely asynchronous device, reading data at the DQ outputs requires only that the address be selected with the \(\overline{\mathrm{OE}}\) input low. If the setting of \(\overline{\mathrm{OE}}\) is late, the access time will depend on the timing of the falling edge of the \(\overline{\mathrm{OE}}\) signal. If it is sufficiently fast, the access time will be determined by the time \(t_{a}(A)\).
with the 8085,8086 or similar microprocessors, the CPU \(\overline{\mathrm{RD}}\) signal can be connected to the \(\overline{\mathrm{OE}}\) input to effectively prevent bus contention. Another method does not rely on use of the \(\overline{\mathrm{OE}}\) signal. Refer to the section on writing operations for details.


Fig. 4.4 Read cycle timing

\author{
(M58725P, M5L2114LP)
}

\section*{Write Operations}

Fig. 4.5 illustrates the timing relationships for write operations. The data at the DQ inputs will be written into memory upon the rising edge of either W or S but this data should be kept stable in the period between \(t_{s u}\) (D) and \(t_{h}\) (D). To prevent bus contention before the data to be written is applied, the input \(\overline{\mathrm{OE}}\) should be set to high. If the \(\overline{\mathrm{OE}}\) signal is not used, the falling edge of the \(\bar{W}\) signal must
be made simultaneous with or earlier than the falling edge of the \(\overline{\mathrm{S}}\) signal. This will keep the DQ pins in the highimpedance state and prevent bus contention. For use with the 8085,8086 or similar processors, the \(\overline{\mathrm{S}}\) signal can be gated with the \(\overline{W R}\) and \(\overline{R D}\) signals to achieve this effect. This is required to prevent data from being written into the address of the cycle previous to \(t_{s u}(A)\) or following \(t_{w r}\).
(a) WRITE CYCLE 1 ( \(\bar{W}\) CONTROL MODE)

(b) WRITE CYCLE 2 (S̄ CONTROL MODE)


Fig. 4.5 Write cycle timing
(M58725P, M5L2114LP)

\subsection*{4.2 Static RAM Application}

Mainframe memories tend to be large in bit capacity of various word widths. Microprocessor memories, in contrast, are typically smaller in size with a fixed word width of 8 or 16 bits. Static RAM, which do not require special refresh or

\section*{M5L2114L}

When using a static RAM like the M5L2114 which has common input/output and no \(\overline{\mathrm{OE}}\) (output Enable), the problem of bus contention should be considered. Fig. 4.6 shows the decoding technique for the M5L2114L.

Controlling the chip select with the READ or WRITE
timing circuitry, are suitable for microprocessor application which demands low cost and ease of use in a 4 - or 8 -bit memory organization.
command prevents the M5L2114L from driving against the transceiver prior to the command. The limitations of this method are access time to read or write and a limitation of \(\overline{\mathrm{CS}}\) to write setup and hold time. The timing diagram is shown in Fig. 4.7.


Fig. 4.6 M5L2114 decoding example


Fig. 4.7 M5L2114L timing diagram

\section*{M58725}

The \(2 \mathrm{~K} \times 8\) bit M58725 is more suitable for microprocessor applications, because the pin configuration of the M58725 is similar to that of the M5L2716K EPROM and the M58725 has byte memory organization. Fig. 4.8 shows an example of the M58725 interfaced to an 8085A microprocessor. RAM (M58725) or EPROM (M5L2716K) can be selected respectively by eight jumper switches. The interchangeability makes the system flexible and is convenient at the development stage of a microprocessor system which needs to use RAM.

\section*{1/O loading}

There is capacitive loading at each memory's \(1 / O\) pins and signal path line of the print current board. If many memories are used on a common bus, this loading prevents the guaranteeing of AC characteristics. For example, the M5L2114L has drive capacity of 2.1 mA under capacitive loading of 100 pF to guarantee the specified AC characteristics. A separate bus technique such as shown in Fig. 4.6 should be used in these cases.


Fig. 4.8 Mixed EPROM and RAM application

\title{
MITSUBISHI LSIs CMOS STATIC RAM
}

\section*{5. CMOS STATIC RAM}

\subsection*{5.1 M58981P Technology}

\section*{Introduction}

Since the low power consumption of CMOS RAM can be utilized to implement a battery backed-up non-volatile memory, the demand for these devices is increasing for use in equipment such as electronic cash registers and point-ofsales equipment. The M58981P was designed as a 4 K -bit CMOS RAM to fill this demand. It utilizes silicon gate CMOS technology to achieve high speed and high density. The M58981P is an asynchronous CMOS RAM configured in 1,024 -word by 4 -bit words. It is pin-compatible with the Mitsubishi Electric M5L2114LP n-channel 4K static RAM and the Intel 2114. An advanced micro-pattern process has enabled the formation of 26,000 devices in an area of \(20 \mathrm{~mm}^{2}\), packaged in an 18 -pin DIL plastic package.

\section*{Memory Cell}

The memory cell used in the M58981P is shown in Fig. 5.1. It consists of a CMOS circuit (with n-channel transfer gate) of 6 transistors.

\section*{Circuit Configuration and Operation}

Fig. 5.2 shows the block diagram of the M58981P, with the timing diagram shown in Fig. 5.3.

\section*{(1) Write Operations}

The address signals \(A_{0} \sim A_{9}\) select the address and when the \(\mathrm{R} / \mathrm{W}\) signal goes low, the I/O data at that time is written into memory. The write operation is performed during the overlap time when \(\overline{\mathrm{CS}}\) and \(\mathrm{R} / \mathrm{W}\) are low. When the I/O pin is in the output mode, care should be taken to prevent the data output from causing bus contention.

\section*{(2) Read Operations}

The address is specified by the \(A_{0} \sim A_{9}\) signals. When the R/W signal goes high, the data from the specified address appears at the I/O pin.

\section*{(3) \(\overline{\mathrm{CS}}\) Signal}

The chip select signal \(\overline{\mathrm{CS}}\) ) selects the chip when set to low, and removes the chip from the bus when set to high. The output is floating enabling wired-OR connection with other chips. When the \(\overline{\mathrm{CS}}\) signal is high, no current flows in the input buffer (refer to block diagram). All word lines become low, and all memory cells are "unselected", the DC current flowing between \(\mathrm{V}_{\mathrm{CC}}\) and ground falling to a very low leakage current level. This is the standby condition, one of the major features of a CMOS RAM.
(4) Power Down Operation

Data hold can be accomplished with \(\mathrm{V}_{\mathrm{cc}}\) to 2 V or greater. \(\overline{\mathrm{CS}}\) is made common with \(\mathrm{V}_{\mathrm{CC}}\) for ( \(2 \mathrm{~V} \sim 2.2 \mathrm{~V}\) power down) or greater than 2.2 V (power down greater than 2.2 V ) to hold memory contents.


Fig. 5.1 Memory cell circuit


Fig. 5.2 Block diagram


Fig. 5.3 Timing diagram

\title{
MITSUBISHI LSIs CMOS STATIC RAM
}
(M58981P, M5L5101LP-1)
TYPICAL CHARACTERISTICS


HIGH-LEVEL OUTPUT CURRENT VS HIGH-LEVEL OUTPUT VOLTAGE


HIGH-LEVEL OUTPUT VOLTAGE \(V_{O H}(V)\)

SUPPLY CURRENT VS SUPPLY VOLTAGE


SUPPLY VOLTAGE VCC (V)

ADDRESS ACCESS TIME VS LOAD CAPACITANCE


LOAD CAPACITANCE CL. ( pF )

LOW-LEVEL OUTPUT CURRENT VS LOW-LEVEL OUTPUT VOLTAGE


LOW-LEVEL OUTPUT VOLTAGE Vol (V)

POWER-DOWN SUPPLY CURRENT VS AMBIENT TEMPERATURE


AMBIENT TEMPERATURE Ta ( \({ }^{\circ} \mathrm{C}\) )

\title{
MITSUBISHI LSIs CMOS STATIC RAM
}
(M58981P, M5L5101LP-1)

STANDBY SUPPLY CURRENT VS SUPPLY VOLTAGE


\section*{Memory Map}

Fig. 5.4 shows the M58981P memory map.


Fig. 5.4 Memory map

\section*{MITSUBISHI}

\title{
MITSUBISHI LSIs CMOS STATIC RAM
}

\subsection*{5.2 CMOS STATIC RAM APPLICATIONS}

\section*{INTRODUCTION}

Mitsubishi M5L 5101LP and M58981P are static RAMs that are fabricated with a CMOS technology. The M5L 5101LP is organized as 256 words of 4 bits, and the M58981P is organized as 1024 words of 4 bits. They are fully TTLcompatible, and use only a single 5 V supply voltage Vcc .

The purpose of this application note is to describe the various circuit techniques for battery-supported nonvolatile memory systems. Electrical characteristics for the two RAMs can be found on the previous pages.

\section*{NON-VOLATILE MEMORY SYSTEM}

We can relatively easily design a large non-volatile memory system with little additional interface logic by using CMOS RAMs. The block diagram of a basic computer system that uses CMOS RAMs is shown in Fig. 5.5, and the power supply on-off timing of the system are shown in Fig. 5.6. It is usually necessary to have advanced warning that AC power has been lost. This warning signal produced by the power-fail-detect circuit interrupts the processor, which stores the volatile data in the non-volatile area (CMOS RAMs) before the system's DC source drops. And after the RAMs have been protected, their \(\mathrm{V}_{\mathrm{CC}}\) power source is replaced by \(\mathrm{V}_{\mathrm{BAT}}\), as shown in Fig. 5.6.


Fig. 5.5 Non-volatile memory system


Fig. 5.6 Power on-off timing

\section*{EXAMPLE OF CMOS NON-VOLATILE MEMORY SYSTEM}

\section*{Power-Failure Detection}

The power-fail-detect circuit watches a separate power supply point to provide an advanced warning of power failure. As described before, this warning signal (power fail) can interrupt the processor or merely protect the CMOS RAMs.

Fig. 5.7 is a simplified diagram of the power-fail-detect circuit. This shows that the power failure is detected from the secondary transformer output, which is not regulated. The Zener-diode voltage and RC time constant should be well selected to prevent AC power failure from shutting down the memory system.


Fig. 5.7 Power-fail-detect circuit

\section*{Power-Switching Circuit}

The power-switching circuit replaces the main source \(\mathrm{V}_{\mathrm{CC}}\) by the back-up power source \(\mathrm{V}_{\mathrm{BAT}}\) when \(\mathrm{V}_{\mathrm{CC}}\) drops, and replaces the \(\mathrm{V}_{\text {BAT }}\) by the \(\mathrm{V}_{\mathrm{CC}}\) when the \(\mathrm{V}_{\mathrm{CC}}\) voltage rises enough to enable normal operation.

Two types of power-switching circuit are shown in Fig 5.8 and Fig. 5.9. The diode-coupled circuit in Fig. 5.8 requires the main \(D C\) supply \(V_{C C}\) to be above the required \(V_{B A C}\) voltage by the amount of drop through the diode (about \(0.6 \sim 0.7 \mathrm{~V}\) ). Fig. 5.9 shows a transistor-coupled circuit, which has better performance than the circuit in Fig. 4. In this case it is recommended to use a transistor with low collector-base saturation for Q1.


Fig. 5.8 Diode-coupled switching circuit


Fig. 5.9 Transistor-coupled switching circuit

\title{
MITSUBISHI LSIs CMOS STATIC RAM
}
(M58981P, M5L5101LP-1)

\section*{TYPICAL APPLICATION CIRCUIT}

\section*{An Example of M5L5101LP-1 Application}

An example of a 1 K -byte non-volatile M5L5101LP-1 memory system is shown in Fig. 5.10. In this case, the memoryprotect signal is detected from the voltage of power source Vcc. But it is better to watch the unregulated voltage (see Fig. 5.7) to produce the memory-protect signal that protects RAMs at the time when \(V_{c c}\) is dropping or rising as shown in Fig. 5.6. The CE2 pin is used for decoding the RAM array. When the RAMs are not selected (i.e. CE2 = low-level), they enter a stand-by mode, and the power supply current is extremely low.


Fig. 5.10 Example of M5L5101LP

\title{
MITSUBISHI LSIs CMOS STATIC RAM
}

\section*{An Example of M58981P}

The M58981P is a CMOS RAM which is fully pin compatible with M5L2114LP is organized as 1024 words of 4 bits. The M58981P has two control inputs, \(\overline{C S}\) and R/W. The \(\overline{\mathrm{CS}}\) can control normal memory operation and stand-by operation. When the RAM is in the stand-by mode (i.e. \(\overline{C S}\) \(\geq 2.2 \mathrm{~V}\) ), the power supply current is extremely low.

Fig. 5.11 shows the memory signal timings at the time when \(A C\) power turns on and off. An example of 4 K -byte non-volatile memory system using M58981P is shown in Fig. 5.12.


Fig. 5.11 Power on-off timing (M58981P)


Fig. 5.12 Example of M58981P

\section*{Other Recommendations}
1. Nickel-cadmium batteries are available for the memory back-up power source because of its rechargeable operation and wide variety of capacities, sizes and styles. For details, see related articles.
2. In order to decrease the DC power-source impedance, decoupling capacitors whose leak currents are small should be used. It is also necessary to use \(0.01 \sim 0.1 \mu \mathrm{~F}\) monolithic-type capacitors and \(2 \sim 5 \mu \mathrm{~F}\) tantalum types effectively.
3. When CMOS gates are used for decoding logic as shown in Fig. 5.10 and Fig. 5.12, it should be carefully ascertained that the propagation time of CMOS gates does not exceed the access time of memory, and also that' the stand-by voltage of the gates does not drop below 3 V . (It is possible to reduce the propagation time of CMOS gate using high-speed CMOS gate version TC4OHXXX series.)

W甘y ગII甘IS SOWO
Fig. 5.13 Schematic diagram of 16K byte CMOS RAM board

\section*{Design example of *MULTI-BUS board}

Design example of CMOS RAM board is shown in Fig. 5.13, and the block diagram is shown in Fig. 5.14.
This board is compatible with the proposed IEEE 796 bus standard, called *MULTIBUS


Fig. 5.14 CMOS RAM Board Block Diagram
* MULTIBUS is trademark of Intel corp.

\section*{6. EPROM}

\subsection*{6.1 EPROM Technology INTRODUCTION}

With their ability to be electrically programmed and erased with ultraviolet light, EPROM (Erasable and Programinable Read Only Memory) devices have achieved high popularity for their ease-of-use and are retaining their position as the target for memory development.

Although the EPROM was originally developed for use as a microprocessor system debugging ROM, the device has undergone significant improvements in density, reliability, and basic process technology as well as cost per bit which have extended its usefulness beyond microprocessors into such equipment as cash registers, point-of-sale equipment, household appliances, entertainment equipment, and a variety of other fields. Since the introduction by Mitsubishi Electric of a p-channel 2K-bit EPROM, the development of \(n\)-channel devices has enabled remarkable improvements in access time, and density in the form of an 8 K -bit device. The development of devices operable from a single power supply greatly improved ease-of-use of the 16 K - and 32 K -bit devices which were to follow. This section will briefly outline the progress made in EPROM technology including a description of circuit configuration and notes on applications.

\section*{The Structure and Basic Operation of a Memory Transistor} As shown in Fig. 6.1, increasing EPROM capacity has been accompanied by changes in the memory transistor structure. The 2 K -bit device made use of a P -channel MOS transistor to form an insulated single-layer polysilicon floating gate. In contrast to this, devices of 8 K -bit capacity and greater make use of \(n\)-channel transistors and two-layer gate structure with a control gate to which a voltage may be applied placed over the floating gate. A capacitance between the control gate and the floating gate form an acceleration field for electron injection to the floating gate. Programming is performed in the following manner. For programming operations a high voltage is applied to the drain and control gate. By virtue of the control gate, capacitance between control gate and floating gate a channel is formed between the source and drain through which a current flows. As a result, for high drain voltages current induced breakdown occurs. The hot-electrons produced as a result of this breakdown phenomena exceed the high energy barrier and are injected into the floating gate. By imparting a voltage to these injected electrons the control gate can have higher threshold voltage than before injection (refer to Fig. 6.2), and the read voltage may be applied to the control gate while maintaining an open circuit. This ends the write operation. This applies to the memory transistors used in presently available EPROM devices of 8 K -bit capacity and over. Fig. 6.3 shows the programming characteristics (dependency of the threshold value on the write pulse width) for 16 K - and 32 K -bit memory transistors.

The injected charge is located on the floating gate which is surrounded by a \(1,000 \AA\) thick silicon oxide layer of good insulating characteristics, and is therefore retained for a long period. It is the retention of this charge which holds the written data. A significant feature of two-layer gate structure is the associated increase in density. As shown in Fig. 6.1, whereas in the single-layer gate an additional row selection transistor is required, the two-layer memory transistor eliminates this necessity by having the control gate serve two functions.


Fig. 6.1 Memory transistor construction


Fig. 6.2 Variation in memory transistor threshold voltage \(\left(\mathrm{V}_{\mathrm{GO}}\right.\) : Read gate voltage, both vertical and horizontal scales are arbitrary)

The introduction of 8 K - and 16 K -bit devices and greater was accompanied by improvements of control gate structure. As shown in Fig. 6.1, whereas for the 8 K -bit device the side of the folating gate is completely covered by the control gate, this is not true of devices of 16 K -bit capacity and greater. It should be noted that while significant improvements in overall capacity has been made, chip size remains essentially unchanged, the 16 K -bit chip size being merely \(8.2 \%\) greater than that for the 8 K -bit device.

Erasing is done by exposing the device to ultraviolet light. The electrons on the floating gate receive the ultraviolet energy, pass through the oxide layer and escape. The transmittivity of ultraviolet radiation from a low pressure mercury lamp through polysilicon is low compared to silicon oxide. For this reason, the ultraviolet energy reaching the floating gate of 16 K -bit and greater memory devices using transistors without polysilicon sides is larger than the 8 K -bit structure. This results in shorter erase times for 16K-bit devices and over. Fig. 6.4 illustrates the change in threshold value by exposure of ultraviolet energy.


Fig. 6.3 Dependency of \(\mathrm{V}_{\mathrm{TH}}\) on write pulse width ( 16 K -bit and 32 K -bit)


Fig. 6.4 Variation in \(V_{T H}\) with erasure time


Fig. 6.5 EPROM Block diagram

\section*{EPROM Circuit Configuration and Characteristics Circuit Configuration}

Fig. 6.5 shows the block diagram of an ultraviolet light erasable EPROM. Currently available devices are configured in 8-bit words with the memory cells arranged in eight blocks. Input and output is performed in parallel by means of the signal lines \(D_{0} \sim D_{7}\) connected to these eight blocks. The address signals are divided into column decoder inputs and row decoder inputs. For a 32 K -bit EPROM, the \(\mathrm{A}_{0} \sim\) \(A_{3}\) (four lines) address signals are input to the column decoder while the \(A_{4} \sim A_{11}\) (eight lines) address signals are input to the row decoder, the memory being arranged as a matrix of \(2^{4}(=16)\) columns by \(2^{8}(=256)\) rows.

After decoding, the column signals are input to the column selection transistor gate which is connected to the memory cell drain. Finally, the decoder row inputs are connected to the memory control gates. Sense amplifiers and data input/output buffers used in read and program operations are connected to the drains (data lines) of the memory cells controlled by the column selector transistors. Almost all of the chip area is taken up by the memory cells, address circuits, decoders, and data circuits, the remaining area being allotted to the important control circuits.

These control circuits consist of the chip enable and output enable circuits. The former controls the power down operation or programming operations. The latter circuit controls the enabling or disabling of the output signal by means of the OEsignal. 16 K -bit devices and over are provided with these two select/unselect control circuits. The two line control method is very effective for ORconnecting of multiple devices. If only one signal were allowed to control chip select and unselect, cases could arise where one chip is enabled for output before the previous chip goes into the floating state.

As shown in Fig. 6.6, this results in excessive current flowing and the generation of power supply noise. In addition, data on the bus is unstable before and after address changes. This condition is called "the bus contention problem" and can be eliminated by using the \(\overline{C E}\) as the chip enable and \(\overline{\mathrm{OE}}\) as the output enable signal in a two-line control mode.
EPROM Operation, Characteristics, and Application Notes. The basic operations possible with an EPROM are programming, read, and erase. These operations will be discussed with respect to 16 K - and 32 K -bit devices along with some precautions for use. Table 1 summarizes a comparison of the characteristics of EPROM devices currently available.

\section*{(1) Programming Operations}

The normal state of all cells for an EPROM device when shipped or after erasure is " 1 ", programming operations change the memory cell contents to 0 . Programming operations are performed in groups of 8 bits (one word). After applying the programming voltage to the programming pin and selecting the program mode, the address data is set up. Next, a programming pulse of the required width is input. The active state of this pulse depends on the device (for instance, for 16 K -bit devices the pulse is active high while for 32 K -bit devices it is active low), so that care should be taken when generating this pulse. Although it is often thought that the higher the programming voltage and the wider the programming pulse, the more effective the programming operation will be, the device characteristics dictate that the best programming will be achieved by setting these values to the central specification values. In particular, the maximum allowable voltage for programming that may be applied to the Vpp pin is 26 V . Care must be taken that the \(V\) pp supply doesn't overshoot the 26 -volt maximum specification. Programming for both 16 K - and 32 K -bit devices can be performed in any arbitrary order, further simplifying the programming operation.


Table 6.1 Comparison of Available EPROM Devices
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{c} 
MEMORY \\
CAPACITY \\
(BITS)
\end{tabular} & \begin{tabular}{c}
2 K \\
\((256 \times 8)\)
\end{tabular} & \begin{tabular}{c}
3 K \\
\((1024 \times 8)\)
\end{tabular} & \begin{tabular}{c}
16 K \\
\((2048 \times 8)\)
\end{tabular} & \begin{tabular}{c}
32 K \\
\((4096 \times 8)\)
\end{tabular} \\
\hline TYPE & M5L 1702 AS & M 5 L 2708 K & M 5 L 2716 K & M 5 L 2732 K \\
\hline \begin{tabular}{c} 
CHANNEL \\
TYPE
\end{tabular} & p & n & n & n \\
\hline \begin{tabular}{c} 
CHIP AREA
\end{tabular} & \(14.2 \mathrm{~mm}^{2}\) & \(17.8 \mathrm{~mm}^{2}\) & \(19.3 \mathrm{~mm}^{2}\) & \(22.5 \mathrm{~mm}^{2}\) \\
\hline \begin{tabular}{c} 
ADDRESS \\
ACCESS \\
TIME (MAX)
\end{tabular} & 1000 ns & 450 ns & 450 ns & 450 ns \\
\hline \begin{tabular}{c} 
POWER \\
DISSIPATION \\
(MAX)
\end{tabular} & 600 mW & 800 mW & 525 mW & 787 mW \\
\hline \begin{tabular}{c} 
POWER \\
DISSPATION \\
PER BIT
\end{tabular} & 0.3 mW & \begin{tabular}{c} 
\\
\hline \begin{tabular}{c} 
SUPPLY \\
VOLTAGES
\end{tabular}
\end{tabular}\(+5,1 \mathrm{~mW}\) & 0.03 mW & 0.02 mW \\
\hline
\end{tabular}


Fig. 6.7 Read timing diagram

\section*{(2) Read Operation}

The read mode is enabled by lowering the program voltage and using the chip enable signal to select the chip, and the output control signal to enable the output of the memory contents at the selected address. The chip enable signal serves also as the power down signal, enabling an extreme limitation on power consumption for the non-selected periods. Access time is specified in terms of chip enable, address, and output enable access times, the power down feature making the chip enable access time generally the longest. Operating conditions and output timing should be carefully considered as high temperatures and excessive output loads have an adverse affect on access time. Fig. 6.7 shows the read timing for 16 K -bit and 32 K -bit devices with Fig. 6.8 and Fig. 6.9 giving the chip enable access time dependency on temperature and load capacitance.

Fig. 6.6 Fighting for an OR-connected bus

EPROM


Fig. 6.8 2716 Chip select access time temperature characteristics example


Fig. 6.9 2716 Chip select access time load capacitance dependency

\section*{(3) Erasure}

Erasure is performed by exposing the chip to ultraviolet light. Fig. 6.4 shows the change in memory transistor threshold value with relationship to ultraviolet radiation. The erasure time should be selected to allow for variations in the memory transistor characteristics. Fig. 6.10 shows the relationship between the ultraviolet radiation time and the number of bits erased. Verification of erasure by means of a PROM should not be assumed to indicate that the EPROM is sufficiently erased. While the required erasure time depends upon factors such as the type and condition of the lamp used and the distance to the device being erased, the actual erasure procedure should be continued for a period of five times the time required to erase all cells as verified by a PROM programmer. Generally, for 16 K and 32 K -bit EPROMs, the erasure time for a GL-10 lamp 2.5 cm away from the device is between 15 and 20 minutes.

The erasure characteristics for 8 K -bit EPROMs differs from those for 16 K -bit and greater capacity for structural reasons, with the differences extending to the degree of influence of sunlight and fluorescent lighting on the inadvertent erasure of data. To prevent such long term ambient radiation from affecting electrical characteristics, the use of a seal to cut out such radiation for normal use is required.


Fig. 6.10 Erasure characteristics example for 2716 and 2732

\subsection*{6.2 APPLICATION OF EPROMS}

\section*{EPROM control functions}

EPROM control functions are provided to simplify interface and allow full utilization of performance. A new generation of dual-control function EPROMs has become popular which has both a chip enable ( \(\overline{(C E)}\) and an output enable ( \(\overline{\mathrm{OE}}\) ) control input.
\(\overline{\mathrm{CE}}\) (Chip Enable, active low)
The falling edge of \(\overline{\mathrm{CE}}\) activates the address input buffers and latches the address in preparation for the address decoders and the sense amplifiers to perform their function. This acts also as a power control function, allowing the device to enter a low-power standby mode when the \(\overline{C E}\) input is disabled.

\section*{\(\overline{\mathrm{OE}}\) (Output Enable, active low)}

OE controls the device's output buffer, and is used to avoid bus contention since the device's output can be turned on and off directly by the processor. The \(\overline{\mathrm{CE}}\) and \(\overline{\mathrm{OE}}\) control functions are ANDed inside the device. This means that only the simultaneous application of \(\overline{\mathrm{CE}}\) and \(\overline{\mathrm{OE}}\) will activate the output of the device. (When either of \(\overline{\mathrm{CE}}\) or \(\overline{\mathrm{O}} \overline{\mathrm{E}}\)
is not active, the output buffer of the device goes into the high-impedence state.)

\section*{Microprocessor interface}

As described above, EPROMs can be interfaced easily to microprocessors using the \(\overline{\mathrm{CE}}\) and \(\overline{\mathrm{OE}}\) functions. A typical example is shown in Fig. 6.11. The address from the microprocessor is decoded by the bipolar PROM which generates the primary decoded signal \(\overline{\mathrm{CE}}\). Next, read memory command from the microprocessor enables \(\overline{\mathrm{OE}}\). This decoding method makes possible a substantial power saving.

\section*{EPROM package compatibility and design technique}

As the density of EPROMs increase, more address pins will be needed for higher density devices. But the EPROM family has similar pin configurations maintain which keeps the compatibility with each memory size devices. The pinouts of the family are shown in Fig. 6.12 which have different signals at the dotted pinouts only. It may seem as though the 28 -pin package is not compatible with the 24 pin devices, but the lower 24 pins are indential to the 24pin package of 2716 or 2732 as shown in Fig. 6.12.


Fig. 6.11 Microprocessor-EPROM interface example

\section*{15}

The pinouts of the EPROM family enable the memory design to support \(2 \mathrm{~K}-\), \(4 \mathrm{~K}-\), and 8 K -byte EPROMs, which require some techniques of address decoding and print circuit board layout. Fig. 6.11 shows now the EPROM family may be connected to the very popular M5L8085A microprocessor. The high-order microprocessor address
bits are fed to a \(256 \times 4\) bipołar PROM for address spatial decoding. The PROM allows the address space to be redefined at any time so that various EPROMs can be used. The jumpers W1 and W2 are used to define the type of EPROM according to the table in Fig. 6.11. The address map of the PROM is shown in Table 6.2.
\begin{tabular}{|c|c|c|}
\hline 2764 & \multirow{3}{*}{2732} & \multirow{3}{*}{2716} \\
\hline VPP & & \\
\hline \(\mathrm{A}_{12}\) & & \\
\hline \(A_{7}\) & \(\mathrm{A}_{7}\) & \(A_{7}\) \\
\hline \(\mathrm{A}_{6}\) & \(\mathrm{A}_{6}\) & \(A_{6}\) \\
\hline \(A_{5}\) & \(\mathrm{A}_{5}\) & \(\mathrm{A}_{5}\) \\
\hline \(\mathrm{A}_{4}\) & \(\mathrm{A}_{4}\) & \(\mathrm{A}_{4}\) \\
\hline \(\mathrm{A}_{3}\) & \(\mathrm{A}_{3}\) & \(A_{3}\) \\
\hline \(A_{2}\) & \(A_{2}\) & \(\mathrm{A}_{2}\) \\
\hline \(\mathrm{A}_{1}\) & \(\mathrm{A}_{1}\) & \(A_{1}\) \\
\hline \(\mathrm{A}_{0}\) & \(\mathrm{A}_{0}\) & \(A_{0}\) \\
\hline \(\mathrm{D}_{0}\) & \(\mathrm{D}_{0}\) & \(\mathrm{D}_{0}\) \\
\hline \(\mathrm{D}_{1}\) & D1 & \(\mathrm{D}_{1}\) \\
\hline \(\mathrm{D}_{2}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{2}\) \\
\hline GND & GND & GND \\
\hline
\end{tabular}

\begin{tabular}{|l|l|l|}
\hline \multirow{3}{*}{2716} & & \\
\hline & \multirow{2}{*}{2732} & 2764 \\
\cline { 3 - 3 } & & \(V_{C C}\) \\
\cline { 3 - 3 } & & \(\overline{P G M}\) \\
\hline\(V_{C C}\) & \(V_{C C}\) & \(N C\) \\
\hline\(A_{8}\) & \(A_{8}\) & \(A_{8}\) \\
\hline\(A_{9}\) & \(A_{9}\) & \(A_{9}\) \\
\hline\(V_{P P}\) & \(A_{11}\) & \(A_{11}\) \\
\hline\(\overline{O E}\) & \(\overline{O E} / V_{P P}\) & \(\overline{O E}\) \\
\hline\(A_{10}\) & \(A_{10}\) & \(A_{10}\) \\
\hline\(\overline{C E}\) & \(\overline{C E}\) & \(\overline{C E}\) \\
\hline\(D_{7}\) & \(D_{7}\) & \(D_{7}\) \\
\hline\(D_{6}\) & \(D_{6}\) & \(D_{6}\) \\
\hline\(D_{5}\) & \(D_{5}\) & \(D_{5}\) \\
\hline\(D_{4}\) & \(D_{4}\) & \(D_{4}\) \\
\hline\(D_{3}\) & \(D_{3}\) & \(D_{3}\) \\
\hline
\end{tabular}

Fig. 6.12 EPROM Family pinouts

Table 6.2 PROM Address Map
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
Input signal \\
Decoder address
\end{tabular}} & \multirow[b]{2}{*}{GND} & \multirow[b]{2}{*}{W 2-2} & \multirow[b]{2}{*}{W 2-1} & \multicolumn{5}{|c|}{Microprocessor's address} & \multicolumn{4}{|c|}{\multirow[b]{2}{*}{Decoder outputs}} \\
\hline & & & & \(\mathrm{A}_{15}\) & \(\mathrm{A}_{14}\) & \(\mathrm{A}_{13}\) & \(\mathrm{A}_{12}\) & \(A_{11}\) & & & & \\
\hline & \(\mathrm{A}_{7}\) & \(A_{6}\) & \(\mathrm{A}_{5}\) & \(\mathrm{A}_{4}\) & \(\mathrm{A}_{3}\) & \(\mathrm{A}_{2}\) & \(\mathrm{A}_{1}\) & \(\mathrm{A}_{0}\) & \(\mathrm{O}_{1}\) & \(\mathrm{O}_{2}\) & \(\mathrm{O}_{3}\) & \(\mathrm{O}_{4}\) \\
\hline \multirow{4}{*}{2716 mode} & \multirow[t]{4}{*}{0} & \multirow[t]{4}{*}{0} & \multirow[t]{4}{*}{0} & \multirow[t]{4}{*}{\(\triangle\)} & \multirow[t]{4}{*}{\(\triangle\)} & \multirow[t]{4}{*}{\(\triangle\)} & 0 & 0 & 0 & 1 & 1 & 1 \\
\hline & & & & & & & 0 & 1 & 1 & 0 & 1 & 1 \\
\hline & & & & & & & 1 & 0 & 1 & 1 & 0 & 1 \\
\hline & & & & & & & 1 & 1 & 1 & 1 & 1 & 0 \\
\hline \multirow{4}{*}{2732 mode} & \multirow[t]{4}{*}{0} & \multirow[t]{4}{*}{0} & \multirow[t]{4}{*}{1} & \multirow[t]{4}{*}{\(\triangle\)} & \multirow[t]{4}{*}{\(\triangle\)} & 0 & 0 & * & 0 & 1 & 1 & 1 \\
\hline & & & & & & 0 & 1 & * & 1 & 0 & 1 & 1 \\
\hline & & & & & & 1 & 0 & * & 1 & 1 & 0 & 1 \\
\hline & & & & & & 1 & 1 & * & 1 & 1 & 1 & 0 \\
\hline \multirow{4}{*}{2764 mode} & \multirow[t]{4}{*}{0} & \multirow[t]{4}{*}{1} & \multirow[t]{4}{*}{0} & \multirow[t]{4}{*}{\(\triangle\)} & 0 & 0 & * & * & 0 & 1 & 1 & 1 \\
\hline & & & & & 0 & 1 & * & * & 1 & 0 & 1 & 1 \\
\hline & & & & & 1 & 0 & * & * & 1 & 1 & 0 & 1 \\
\hline & & & & & 1 & 1 & * & * & 1 & 1 & 1 & 0 \\
\hline \multirow{3}{*}{Not used} & \multirow[t]{3}{*}{\[
\begin{aligned}
& 0 \\
& \downarrow \\
& 1
\end{aligned}
\]} & \multirow[t]{3}{*}{\[
\begin{aligned}
& 1 \\
& \downarrow \\
& 1
\end{aligned}
\]} & \multirow[t]{3}{*}{\[
\begin{aligned}
& 1 \\
& \downarrow \\
& 1
\end{aligned}
\]} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \downarrow \\
& 1
\end{aligned}
\]} & \multirow[t]{3}{*}{\[
\begin{aligned}
& * \\
& \psi \\
& 1
\end{aligned}
\]} & * & * & * & 1 & 1 & 1 & 1 \\
\hline & & & & & & \[
\downarrow
\] & \[
\downarrow
\] & \[
\downarrow
\] & & & & \\
\hline & & & & & & 1 & 1 & & & & & \\
\hline
\end{tabular}

\footnotetext{
Note: * indicates 0 or \(1 \wedge\) indicates 0 or 1 which defines the EPROM's page address
}

\section*{Functional description of M5L8041A-006P}

\section*{General}

M5L8041A-006P is a slave computer LSI which is designed for EPROM writer control using a mask-programmed M5L8041A-XXXP. The operation mode of the PRPG is defined by the master microprocessor. So it is programmed by the system's software as an I/O peripheral.

\section*{Command description}

There are 7 commands provided for programming the PRPG. These commands are sent on the data bus with the signal \(\overline{C S}\) at low and the signal \(A_{0}\) at high and are stored in the PRPG at the rising edge of the signal \(\overline{W R}\).
The summary of PRPG's commands and status is shown in Table 6.3.

\section*{PRPG Timing and interfacing}

PRPG's operation timing are triggored by the commands are shown Table 6.3. There are two operation modes, 2716 mode and 2732 mode, whose timing are shown in Fig. 6.13 and Fig. 6.14.

\section*{Application for EPROM writer}

\section*{Introduction}

M5L8041A-006P is one of the applications for EPROM writer controller which can interface to microprocessors (e.g. 8080A, 8085A, 8086). EPROM writer design is simplified by using M5L8041A-006P.
Features of the M5L8041A-006P;
- EPROM write controll for the 2716 or 2732
- Fully compatible with Mitsubishi microprocessors
- Reduces the master microprocessor's program for EPROM writing.

\section*{PRPG interface and timing}

An example of PRPG interfacing is shown in Fig. 6.15. Using the PRPG, the design of the EPROM writer is simplified. M5L8243P is used for the port expander of PRPG.

PRPG's operational timing is managed by the commands shown in Table. 6.3. There are two operation modes (i.e., 2716 and 2732 mode) whose timing is shown in Fig. 6.13 and Fig. 6.14 respectively. If the mode set command is not equal to the hardware switch to select 2716 or 2732 in the Fig. 6.15 , the mode will not be set and the FAIL LED will light.

\section*{Design example of EPROM/RAM board}

Fig. 6.16 presents the design example of EPROM/RAM board which is fully compatible with the proposed \(I E^{3}\). P796 bus standard. The M5L2716K, M5L2732K or M5L2764K can be used in this board, and also \(2 \mathrm{~K} \times 8\) bit of RAM (M58725 P) can be mixed with M5L2716K.

Table 6.3 M5L8041A-006P (PRPG) Function Table


\section*{ \\ NOMdE}


Fig. 6.13 2716 Programming timing


Fig. 6.14 2732 Programming timing

OIצIO373
IHSIGNSIN

Fig. 6.15 Design example of PRPG.
(M5L2716K, M5L2732K, M5L2764K)
MITSUBISHI LSIs


Fig. 6.16 Design example of EPROM/RAM board (1/2)
(Yャ9LZาSW'YzعLZาSw 'Y9I LZ7SW)
G


WOXd3
sIS7 IHSIansilw

\section*{7. Error Detecting and Correcting}

\section*{1. Introduction}

The reliability of semiconductor memory devices is extremely high, so that for normal operation performance can be guaranteed without the use of special correcting circuits. However, for applications requiring even greater reliability, or in which the large number of ICs used in the system causes a reduction of the overall MTBF, some form of data error correction is requried. This section will examine errors in memory devices and techiniques for detecting and correcting them.

\section*{2. Error Checking Concept and the Redundancy Code}

A code which can be used for error checking consists of the following code of added bits to the normal data word.


Fig. 7.1 Error check code format
The first \(M\) bits represent data, and will be referred to as the data word. The remaining \(K\) bits are not directly related to data. and are called redundancy bits or the redundancy word. The combination of these two portions form a N bits total word. Such a combination of a data word and a redundancy word is known as a redundancy code.

As an example, let us take the case of \(M=2\) and \(K=1\). As shown in Table 7.1, there are four possible combinations of data word.

Table 7.1 Redundancy Code Example
\begin{tabular}{|cc|c|}
\hline \multicolumn{2}{|c|}{\(D W\)} & \(R W\) \\
\hline\(D_{1}\) & \(D_{0}\) & \(R_{0}\) \\
\hline 0 & 0 & 0 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 0 \\
\hline
\end{tabular}

DW : data word
RW : redandancy word

To this data word is added a redundancy word as shown in Table 7.1, the redundancy bit \(\mathrm{R}_{0}\) being given by the following expression.
\[
\begin{aligned}
& R_{0}=D_{0} \oplus D_{2} \ldots \ldots \ldots \ldots \ldots \ldots \ldots(1) \\
& \text { where } \oplus \text { is the exclusive-OR operator }
\end{aligned}
\]

Next, let us consider the case for which one of the bits is different, that is, the case of a single bit error. Since the word has three bits, for each word there are three possible error words making a total of 12 possible error words. This is summarized in Table 7.2.

Table 7.2 Valid Word and Error Word Combinations
\begin{tabular}{|ccc|ccc|ccc|ccc|}
\hline \multicolumn{2}{|c|}{ Valid word } & \multicolumn{9}{|c|}{ Error words } \\
\hline 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\
0 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\
1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 \\
1 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

Table 7.3 Decimal Notation Valid and Error Words
\begin{tabular}{|c|c|c|c|}
\hline Valid word & \multicolumn{3}{|c|}{ Error words } \\
\hline 0 & 1 & 2 & 4 \\
3 & 2 & 1 & 7 \\
5 & 4 & 7 & 1 \\
6 & 7 & 4 & 2 \\
\hline
\end{tabular}

From Table 7.2 and Table 7.3 we see the following
(1) The set of valid words contains no error words.
(2) Any valid word differs from other valid words by not less than two bits.
Basically the above two statements are the same. Specifically, valid words differ from each other in not less than two bits so that single bit errors are not found in valid data. In this manner error check is to detect a (h-1) bit error by making valid words differ from each other by \(h\) bits to select proper redundancy words. (Seleting thus the set of valid words which does not include error words differing not less than ( \(\mathrm{h}-1\) ) bits, so we can distinguish these error words from valid words.) The value \(h\) for such an error check code is known as the Hamming distance. When this relationship is expressed in set theory notation we have the representation of Fig. 7.2.


Fig. 7.2 Parity codes classification
Next let us examine the error word. For the error words shown in Table 7.3, the difference from the valid word is in order across the row the first bit, the second bit, and finally third bit. While the same word exists for the error words of any particular row, it is impossible to know which row a particular error word belongs to or phrased differently, although the fact that the word is an error word is determinable, which bit is in error must be known or else the code cannot be used to correct the error. This type of error check is known as error detection.

\section*{MITSUBISHI LSIs ERROR DETECTING AND CORRECTING}

As the next example, let us take the case where \(\mathrm{M}=1\) and \(K=2\). For this example the data words are shown in Table 7.4 and it can be seen that there are only two types of data words with the redundancy word determined by equation (2).

Table 7.4 Error Correcting Code Example
\begin{tabular}{|c|cc|}
\hline\(D W\) & \multicolumn{2}{|c|}{\(R W\)} \\
\hline\(D_{0}\) & \(K_{1}\) & \(K_{0}\) \\
\hline 0 & 0 & 0 \\
1 & 1 & 1 \\
\hline
\end{tabular}
\[
\begin{equation*}
K_{0}=K_{1}=D_{0} \tag{2}
\end{equation*}
\]

If as in the previous example, we consider a single bit error word, we can derive Table 7.5 and Table 7.6 as shown below.

Table 7.5 Single Bit Error Word Combinations
\begin{tabular}{|ccc|ccc|ccc|ccc|}
\hline \multicolumn{3}{|c|}{ Valid word } & \multicolumn{9}{|c|}{ Error words } \\
\hline 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\
1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 \\
\hline
\end{tabular}

Table 7.6 Decimal Notation Single Bit Error Words
\begin{tabular}{|c|c|c|c|}
\hline Valid word & \multicolumn{3}{|c|}{ Error words } \\
\hline 0 & 1 & 2 & 4 \\
7 & 6 & 5 & 3 \\
\hline
\end{tabular}

As can be seen from the table, this time there is no ambiguity in the error words. Therefore, the valid word can be obtained merely by looking at the error word. For example, if the word were 001,010 , or 100 , the valid data would be clearly 000 . However, if the error word were 110, 101, or 011, the original valid word would have been 111. Approaching this differently, let us assume that the word is 001 or 110 . Since the error word has the \(K_{0}\) bit different, reversing the differing bit turns 001 into 000 and 110 into 111 which are the valid data words. The same procedure applies to the other error words which are possible.

In this manner, a redundancy word is used to eliminate ambiguities in the error word and enable the derivation of the valid word by examining the error word. This procedure is known as error correction. Expressed in terms of set theory symbols we have the relationships shown in Fig.7.3


Fig. 7.3 Error correction code relationships

An actual circuit implementation of such an error correction code would involve determining whether the word belonged to \(W, R^{1}, R^{2}\), or \(R^{3}\). If the word was found to belong to the R set, the error correction procedure involves simply inverting the bit corresponding to the error word set.

\section*{3, Parity}

As discussed in the previous section, some error check techniques involve error words which have duplication and can only be used to detect errors. One particular type of error detection scheme used to detect single bit errors is called parity. The parity error detection method uses a redundancy word one bit long ( \(\mathrm{R}_{0}\) ) regardless of the length of the data word. \(\mathrm{R}_{0}\) is derived in the following manner.
\[
\begin{equation*}
R_{0}=D_{0} \oplus D_{1} \oplus D_{2} \oplus \quad \ldots \oplus D_{m-1} \tag{3}
\end{equation*}
\]
or
\[
\begin{equation*}
R_{0}=\overline{D_{0} \oplus D_{1} \oplus D_{2} \oplus \quad \ldots \oplus D_{m-1}} . \tag{4}
\end{equation*}
\]

The single bit derived in equation (3) represents the number of 1's in the total word is even and is termed even parity while equation (4) is referred to as odd parity.

Fig. 7.4 shows the example of an 8 -bit data word, using an M74LS280P (SN74LS280) as the parity generator. The M74LS280P has \(\Sigma_{\mathrm{E}}\) and \(\Sigma_{0}\) as parity outputs and inputs A through I. The input to output relationship being defined by the following expressions.


Fig. 7.4 Parity circuit example
\[
\begin{align*}
& \Sigma_{E}=A \oplus B \oplus C \oplus D \oplus E \oplus F \oplus \mathbf{A} \oplus H \oplus 1  \tag{5}\\
& \Sigma_{O}=A \oplus B \oplus C \oplus D \oplus E \oplus F \oplus G \oplus H \oplus \text { (5) } \tag{6}
\end{align*}
\]

For write operations, since G1 makes the I input 0 , the parity bit \(R_{O R}\) is written into memory with a value given by the following expression.
\[
\begin{align*}
& R_{0 W}=\Sigma_{0 W}=D_{0 W} \oplus D_{1 W} \oplus \cdots \cdots \cdots \oplus D_{1 W}  \tag{7}\\
& \text { where } D_{0 W} \sim D_{7 W} \text { is the write data }
\end{align*}
\]

Next, for read operations, all of the read data (including parity) is input to the M74LS280P. Therefore the output is given by the following expression.
\[
\begin{equation*}
\Sigma_{O R}=D_{O R} \oplus D_{1 R} \oplus \cdots \cdots \cdots \oplus D_{7 R} \oplus R_{O R} \tag{8}
\end{equation*}
\]

If no errors are present in \(D_{0 r} \sim D_{7 R}\), then they become equal to \(D_{0 w} \sim D_{7 W}\) and \(R_{0 W}\), equation (8) replacing (7).
\[
\begin{equation*}
\Sigma_{O R}=R_{O R}+R_{O R}=0 \tag{9}
\end{equation*}
\]

The JK flip-flop does not change states at the rising edge of CAS. If, however, there is any single bit error in \(D_{0 R} \sim D_{7 R}\) or \(R_{0 R}\), the following expression is derived from equation (7).
\[
\begin{equation*}
\mathrm{R}_{\mathrm{OR}}=\overline{\mathrm{D}_{\mathrm{OR}} \oplus \mathrm{D}_{1 R} \oplus \cdots \cdots \cdots \oplus \mathrm{D}_{7 \mathrm{R}}} \tag{10}
\end{equation*}
\]

When this is substituted for equation (8), we have the following.
\[
\begin{equation*}
\Sigma_{O R}=\bar{R}_{O R}+R_{O R}=1 \tag{11}
\end{equation*}
\]

Upon the rising edge of \(\overline{\mathrm{CAS}}\), the JK flip-flop output goes to 1 indicating the presence of an error.

\section*{4. Single-Bit Error Correction}

The detection and reversal (correction) of a single bit error is referred to as single-bit error correction (SEC). For SEC to be possible the Hamming distance for the total word must be a minimum of 3 -bits and the following equation must be satisfied. Examples of allowable values of \(M\) are given in Table 7.7.
\[
\begin{align*}
& 2^{K}-1 \geqq N \\
& \text { where } N=M+K \tag{12}
\end{align*}
\]

SEC is an extension of the parity concept. For instance, let us take the case of \(M=16\). From the Table we see that \(K=5\) from which. \(N=16+5=21\). In single-bit error correction, each bit of the redundancy word is given a

Table 7.7 Allowable \(M\) values
\begin{tabular}{|c|c|}
\hline\(K\) & \(\leqq M \quad \leqq\) \\
\hline 4 & \(4 \sim 11\) \\
5 & \(12 \sim 26\) \\
6 & \(27 \sim 57\) \\
7 & \(58 \sim 120\) \\
8 & \(121 \sim 245\) \\
\hline
\end{tabular}
check bit weight, from which the location of the error bit can be determined. To implement this scheme a 21 -bit total word is generated.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Bit number} & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline \multicolumn{2}{|l|}{Data word} & \(\mathrm{D}_{15}\) & D14 & \(\mathrm{D}_{13}\) & \(\mathrm{D}_{12}\) & \(\mathrm{D}_{11}\) & & \(\mathrm{D}_{10}\) & D9 & \(\mathrm{D}_{8}\) & \(\mathrm{D}_{7}\) & \(\mathrm{D}_{6}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{4}\) & & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & & D0 & & \\
\hline \multicolumn{2}{|l|}{Redandancy word} & \multicolumn{11}{|c|}{\(R_{4}\)} & \multicolumn{5}{|c|}{\(\mathrm{R}_{3}\)} & \multicolumn{3}{|c|}{\(\mathrm{R}_{2}\)} & \(\mathrm{R}_{1}\) & \(R_{0}\) \\
\hline \multirow{5}{*}{Weight of redundancy bit} & \(\mathrm{R}_{0}\) & \multirow[t]{2}{*}{\(\times\)} & \multirow[t]{4}{*}{\[
\times
\]} & \(\times\) & & \(\times\) & & \(\times\) & & \(\times\) & & \(\times\) & & \(\times\) & & \(\times\) & & \(\times\) & & \(\times\) & & \(\times\) \\
\hline & \(\mathrm{R}_{1}\) & & & \(\times\) & \(\times\) & & & \(\times\) & \(\times\) & & & \(\times\) & \(\times\) & & & \(\times\) & \(\times\) & & & \(\times\) & \(\times\) & \\
\hline & \(\mathrm{R}_{2}\) & \multirow[t]{2}{*}{\(\times\)} & & & & & & \(\times\) & \(\times\) & \(\times\) & \(\times\) & & & & & \(\times\) & \(\times\) & \(\times\) & \(\times\) & & & \\
\hline & \(\mathrm{R}_{3}\) & & & & & & & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & & & & & & & \\
\hline & \(\mathrm{R}_{4}\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & & & & & & & & & & & & & & & \\
\hline
\end{tabular}

Fig. 7.5 SEC Weighting

Whereas for parity the \(R_{0}\) has the weight for all bits, SEC, as shown in Fig. 7.5, assigns weights ( 2 bits) \(R_{0} \sim R_{4}\) in a binary coded fashion. Specifically the weights are given in equations (13) through (17) below.
\[
\begin{align*}
R_{0}= & D_{0} \oplus D_{1} \oplus D_{3} \oplus D_{4} \oplus D_{6} \oplus D_{8} \oplus D_{10} \oplus D_{11} \\
& \oplus D_{13} \oplus D_{13} \oplus D_{15}  \tag{13}\\
R_{1}= & D_{0} \oplus D_{2} \oplus D_{3} \oplus D_{5} \oplus D_{6} \oplus D_{9} \oplus D_{10} \oplus D_{12} \\
& \oplus D_{13}  \tag{14}\\
R_{2}= & D_{1} \oplus D_{2} \oplus D_{3} \oplus D_{7} \oplus D_{8} \oplus D_{9} \oplus D_{10} \oplus D_{14} \\
& \oplus D_{15}  \tag{15}\\
R_{3}= & D_{4} \oplus D_{5} \oplus D_{6} \oplus D_{7} \oplus D_{8} \oplus D_{9} \oplus D_{10}  \tag{16}\\
R_{4}= & D_{11} \oplus D_{12} \oplus D_{13} \oplus D_{14} \oplus D_{15}
\end{align*}
\]

In this manner the redundancy bits \(\mathrm{R}_{0}\) through \(\mathrm{R}_{4}\) are generated and written into memory along with the data bits \(D_{0}\) to \(D_{15}\). For read operations, \(\Sigma_{\text {ORO }} \sim \Sigma_{0 R 4}\) are examined as was explained for parity checking. Should there be no errors, \(\Sigma_{\text {ORO }}=\Sigma_{\text {OR1 }}=\Sigma_{0 R 2}=\Sigma_{\text {OR3 }}=\Sigma_{0 R 4}=0\). Let us assume that a single-bit error occurs, for instance at the 11th bit ( \(\mathrm{D}_{\mathrm{w}}\) ). \(\mathrm{R}_{0}, \mathrm{R}_{1}\), and \(\mathrm{R}_{3}\) are used as check bits for the 11th bit so that from equation (13) through (17) we have \(\Sigma_{\text {ORO }}=\Sigma_{\text {OR } 1}=\Sigma_{\text {OR } 3}=1\) and \(\Sigma_{\text {OR } 2}=\Sigma_{\text {OR } 4}=0\).
\[
\begin{array}{ccccc}
\Sigma_{\mathrm{ORO}} & \Sigma_{\mathrm{OR} 1} & \Sigma_{\mathrm{OR} 2} & \Sigma_{\mathrm{OR} 3} & \Sigma_{\mathrm{OR} 4} \\
0 & 1 & 0 & 1 & 1
\end{array} \rightarrow \text { decimal } 11
\]

This indicates the presence of an error at the 11 th bit. Therefore, the error can be corrected by merely reversing this bit (to 1 if it were 0 and 0 if it were 1) to obtain correct data. In a similar manner, if an error occurs at other bits the position will be indicated in binary code by \(\Sigma_{\text {ORO }} \sim \Sigma_{\text {OR4 }}\), allowing reversal of the bit after decoding of the position. These \(\Sigma_{\text {ORO }}\) through \(\Sigma_{0 R 4}\) are known as the syndromes.

While we have examined single-bit error correction, for a variety of reasons actual systems make use of double error detection and single-bit error correction.

\section*{5. Single-Bit Error Correction/Double-Bit Error Detection} The correction of 1-bit errors and detection of 2-bit errors is known as single-bit error correction/double-bit error detection (SEC-DED). To implement such a SEC-DED scheme, the total word Hamming distance must be at least 4 -bits and the following equation must be satisfied. Table 7.8 gives examples of \(K\) and \(M\) values.
\[
\begin{align*}
& 2^{K-1}-1 \geqq N \\
& \text { where } N=M+K \tag{18}
\end{align*}
\]

In SEC, weights are assigned so that the syndrome bits \(R_{0} \sim R_{K-1}\) are expressed in binary code to indicate directly the position of the error bit. In SEC-DED however, for a

Tabie 7.8 Allowable M values
\begin{tabular}{|c|c|}
\hline\(K\) & \(\leqq M \leqq\) \\
\hline 4 & \(1 \sim 3\) \\
5 & \(4 \sim 10\) \\
6 & \(11 \sim 25\) \\
7 & \(26 \sim 56\) \\
8 & \(57 \sim 119\) \\
\hline
\end{tabular}
number of reasons, the weighting is assigned as shown in Fig. 7.6 For this reason, decoding of the syndrome is required for error position determination.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Bit number} & 22 & 21 & 20 & 19 & 18 & 17 & 16 & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & . 5 & 4 & 3 & 2 & 1 \\
\hline \multicolumn{2}{|l|}{Data word} & D15 & \(\mathrm{D}_{14}\) & \(\mathrm{D}_{13}\) & \(\mathrm{D}_{12}\) & D11 & \(\mathrm{D}_{10}\) & \(\mathrm{D}_{9}\) & \(\mathrm{D}_{8}\) & \(\mathrm{D}_{7}\) & \(\mathrm{D}_{6}\) & \(\mathrm{D}_{5}\) & D4 & \(D_{3}\) & \(\mathrm{D}_{2}\) & D1 & \(\mathrm{D}_{0}\) & & & & & & \\
\hline \multicolumn{2}{|l|}{Redundancy word} & & & & & & & & - & & & & & & & & & \(\mathrm{R}_{0}\) & \(\mathrm{R}_{1}\) & \(\mathrm{R}_{2}\) & \(\mathrm{R}_{3}\) & \(\mathrm{R}_{4}\) & \(\mathrm{R}_{5}\) \\
\hline \multirow{6}{*}{Weight of redundancy bit} & \(\mathrm{R}_{0}\) & \(\times\) & & & & \(\times\) & \(\times\) & \(\times\) & & \(\times\) & & \(\times\) & & & \(\times\) & & \(\times\) & \(\times\) & & & & & \\
\hline & \(\mathrm{R}_{1}\) & & \(\times\) & \(\times\) & & & & \(\times\) & \(\times\) & & \(\times\) & & \(\times\) & & & \(\times\) & \(\times\) & & \(\times\) & & & & \\
\hline & \(\mathrm{R}_{2}\) & \(\times\) & \(\times\) & & \(\times\) & & \(\times\) & & \(\times\) & & & & & \(\times\) & \(\times\) & \(\times\) & & & & \(\times\) & & & \\
\hline & \(\mathrm{R}_{3}\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & & & & \(x\) & & \(\times\) & \(\times\) & \(\times\) & & & & & & & \(\times\) & & \\
\hline & \(\mathrm{R}_{4}\) & & & \(\times\) & \(\times\) & \({ }^{\prime} \times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & & & & & & & & & & & \(\times\) & \\
\hline & \(\mathrm{R}_{5}\) & & & & & & & & & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & \(\times\) & & & & & & \(\times\) \\
\hline
\end{tabular}

Fig. 7.6 SEC-DED Weighting
\[
\begin{align*}
& R_{0}=D_{0} \oplus D_{2} \oplus D_{5} \oplus D_{7} \oplus D_{9} \oplus D_{10} \oplus D_{11} \oplus D_{15} \ldots(19) \\
& R_{1}=D_{0} \oplus D_{1} \oplus D_{4} \oplus D_{6} \oplus D_{8} \oplus D_{9} \oplus D_{13} \oplus D_{14} \ldots(20) \\
& R_{2}=D_{1} \oplus D_{2} \oplus D_{3} \oplus D_{8} \oplus D_{10} \oplus D_{12} \oplus D_{14} \oplus D_{15} \ldots(21) \\
& R_{3}=D_{3} \oplus D_{4} \oplus D_{5} \oplus D_{11} \oplus D_{12} \oplus D_{13} \oplus D_{14} \oplus D_{15} \ldots(22)^{*} \\
& R_{4}=D_{6} \oplus D_{7} \oplus D_{8} \oplus D_{9} \oplus D_{10} \oplus D_{11} \oplus D_{12} \oplus D_{13} \ldots(23) \\
& R_{5}=D_{0} \oplus D_{1} \oplus D_{2} \oplus D_{3} \oplus D_{4} \oplus D_{5} \oplus D_{6} \oplus D_{7} \quad \ldots \text { (24) } \tag{24}
\end{align*}
\]

From equations (19) through (24) we have the following expression.
\[
\begin{align*}
& C_{D}=R_{0} \oplus R_{1} \oplus R_{2} \oplus R_{3} \oplus R_{4} \oplus R_{5} \\
& =D_{0} \oplus D_{1} \oplus D_{2} \oplus D_{3} \oplus D_{4} \oplus D_{5} \oplus D_{6} \oplus D_{7} \oplus D_{8} \\
& \quad \oplus D_{9} \oplus D_{10} \oplus D_{11} \oplus D_{12} \oplus D_{13} \oplus D_{14} \oplus D_{15} \quad \ldots \tag{25}
\end{align*}
\]

The righthand side of equation (25) is the same as the righthand side of the parity expression. Therefore, for read operations, examination of \(C_{D R}\) is given by the following.
\[
\mathrm{C}_{\mathrm{DR}}=\Sigma_{\mathrm{ORO}} \oplus \Sigma_{\mathrm{OR} 1} \oplus \Sigma_{\mathrm{OR} 2} \oplus \Sigma_{\mathrm{OR} 3} \oplus \Sigma_{\mathrm{OR} 4} \oplus \Sigma_{\mathrm{OR5}}
\]

Examination of this value indicates whether or not a 2 -bit error is present (the parity can only indicate whether the number of error bits is odd or even. Therefore it is ineffective for more than 2-bits of error. In contrast to this, the SEC-DED scheme provides a no error/1-bit error syndrome detection capability which detects an even number of error bits as a 2-bit error).

Table 7.9 Summary of error types
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \(\Sigma_{\text {Off }}\) & \(\Sigma_{04}\) & \(\Sigma_{03}\) & \(\Sigma_{\text {OR2 }}\) & \(\Sigma_{\text {OR1 }}\) & \(\Sigma_{\text {OR0 }}\) & \(\mathrm{CoR}^{\text {d }}\) & Remark \\
\hline 1 & 0 & 0 & 0 & 0 & 0 & 0 & No error \\
\hline 0 & 1 & 0 & 0 & 0 & 0 & 1 & RR5 error \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 1 & \(\mathrm{R}_{\text {R4 } 4 \text { error }}\) \\
\hline 0 & 0 & 1 & 0 & 0 & 0 & 1 & \(\mathrm{R}_{\text {R }}\) error \\
\hline 0 & , & 0 & 1 & 0 & & 1 & \(\mathrm{R}_{\text {R2 }}\) error \\
\hline 0 & 0 & 0 & 0 & 1 & 0 & 1 & \(\mathrm{R}_{\mathrm{R} 1}\) error \\
\hline 0 & 0 & 0 & 0 & 0 & 1 & 1 & \(\mathrm{R}_{\text {Ro }}\) error \\
\hline 1 & 0 & 0 & 0 & 1 & 1 & , & D \(\mathrm{D}_{\text {o }}\) error \\
\hline 1 & 0 & 0 & 1 & 1 & 0 & , & \(\mathrm{D}_{\mathrm{R} 1}\) error \\
\hline 1 & 0 & 0 & 1 & 0 & 1 & 1 & \(\mathrm{D}_{\mathrm{R} 2}\) error \\
\hline 1 & 0 & 1 & 1 & 0 & 0 & 1 & \(\mathrm{D}_{\mathrm{R} 3}\) error \\
\hline 1 & 0 & 1 & 0 & 1 & 0 & 1 & \(\mathrm{D}_{\mathrm{R} 4}\) error \\
\hline 1 & 0 & 1 & 0 & 0 & 1 & , & \(\mathrm{D}_{\mathrm{R} 5}\) error \\
\hline 1 & 1 & 0 & 0 & 1 & 0 & 1 & \(\mathrm{D}_{\mathrm{Rt}}\) error \\
\hline 1 & 1 & 0 & 0 & 0 & 1 & 1 & DR7 error \\
\hline 0 & 1 & 0 & 1 & 1 & 0 & 1 & Dr8 error \\
\hline 0 & 1 & 0 & 0 & , & 1 & 1 & \(\mathrm{D}_{\mathrm{Rg} \text { error }}\) \\
\hline 0 & 1 & 0 & 1 & 0 & 1 & 1 & \(\mathrm{D}_{\text {R } 10}\) error \\
\hline 0 & 1 & 1 & 0 & 0 & 1 & 1 & \(\mathrm{D}_{\mathrm{R} 11}\) error \\
\hline 0 & 1 & 1 & 1 & 0 & 0 & 1 & \(\mathrm{D}_{\mathrm{R} 12}\) error \\
\hline 0 & 1 & 1 & 0 & \[
1
\] & 0 & 1 & \(\mathrm{D}_{\text {R13 error }}\) \\
\hline 0 & 0 & 1 & 1 & 1 & 0 & , & \(\mathrm{D}_{\text {R } 14 \text { error }}\) \\
\hline 0 & 0 & 1 & 1 & 0 & \[
1
\] & 1 & \(\mathrm{D}_{\mathrm{R} 15}\) error \\
\hline \multicolumn{7}{|l|}{Varies depending upon the error bit (all zeroes cannot occur)} & 2 biss error \\
\hline
\end{tabular}

Table 7.9 shows a summary of read error detection for various types of errors.

Table 7.9 applies to errors of 2 bits or less.
Fig. 7.7 is the circuit implementation for the expressions of equation (19) through (25). In actual systems, the detection of an error results in data being latched and corrected, whereupon it is rewritten into memory and the
control circuits for these operations would be required as well.

The decoding of \(\Sigma_{\text {ORO }}\) through \(\Sigma_{\text {OR5 }}\) by the SN74S138 and SN74S02 is shown in the following Table 7.10.

Table \(7.10 \quad \Sigma_{\text {ORO }} \sim \Sigma_{\text {OR5 }}\) Decoding
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \(\Sigma_{\text {OR } 5}\) & \(\Sigma_{\text {OR4 }}\) & \(\Sigma\) OR3 & \(\Sigma_{\text {OR2 }}\) & \(\Sigma_{\text {OR } 1}\) & \(\Sigma_{\text {ORO }}\) & \[
\underset{\substack{\sum \text { OR3 } \\ \text { Octal }}}{\sum_{\text {OR5 }}}
\] & \[
\begin{gathered}
\sum \text { ORO } \sim \sum_{\text {Octal }} \text { OR2 } \\
\hline
\end{gathered}
\] & Data word \\
\hline 1 & 0 & 0 & 0 & 1 & 1 & 4 & 3 & \(\mathrm{D}_{0}\) \\
\hline 1 & 0 & 0 & 1 & 1 & 0 & 4 & 6 & \(\mathrm{D}_{1}\) \\
\hline \(\cdot 1\) & 0 & 0 & 1 & 0 & 1 & 4 & 5 & \(\mathrm{D}_{2}\) \\
\hline 1 & 0 & 1 & 1 & 0 & 0 & 5 & 4 & \(\mathrm{D}_{3}\) \\
\hline 1 & 0 & 1 & 0 & 1 & 0 & 5 & 2 & \(\mathrm{D}_{4}\) \\
\hline 1 & 0 & 1 & 0 & 0 & 1 & 5 & 1 & \(\mathrm{D}_{5}\) \\
\hline 1 & 1 & 0 & 0 & 1 & 0 & 6 & 2 & \(\mathrm{D}_{6}\) \\
\hline 1 & 1 & 0 & 0 & 0 & 1 & 6 & 1 & \(\mathrm{D}_{7}\) \\
\hline 0 & 1 & 0 & 1 & 1 & 0 & 2 & 6 & \(\mathrm{D}_{8}\) \\
\hline 0 & 1 & 0 & 0 & 1 & 1 & 2 & 3 & \(\mathrm{D}_{9}\) \\
\hline 0 & 1 & 0 & 1 & 0 & 1 & 2 & 5 & \(\mathrm{D}_{10}\) \\
\hline 0 & 1 & 1 & 0 & 0 & 1 & 3 & 1 & \(\mathrm{D}_{11}\) \\
\hline 0 & 1 & 1 & 1 & 0 & 0 & 3 & 4 & \(\mathrm{D}_{12}\) \\
\hline 0 & 1 & 1 & 0 & 1 & 0 & 3 & 2 & D13 \\
\hline 0 & 0 & 1 & 1 & 1 & 0 & 1 & 6 & \(\mathrm{D}_{14}\) \\
\hline 0 & 0 & 1 & 1 & 0 & 1 & 1 & 5 & \(\mathrm{D}_{15}\) \\
\hline
\end{tabular}

Fig. 7.7 SEC-DED circuit example

\section*{SUBROUTINES}

\section*{DESCRIPTION}

Examples of subroutines for the MELPS 4 single-chip 4-bit microcomputer are described below. The subroutine calling sequence is also explained.

Subroutine
- A-D conversion by successive approximation.
- A-D conversion by sequential comparisons.
- Clear file.
- Right-shift file.
- Left-shift file.
- Transfer of file.
- Exchange of file.
- Increment memory.
- Decrement memory.
- Skip non-zero memory.
- Skip non-zero file.
- BCD addition of files.
- BCD subtraction of file.
- Sign change of file.
Mnemonic \begin{tabular}{c} 
Program \\
list reference
\end{tabular}

ADC1 Fig. 4
ADC2
CF,CFM
RSF
LSF
TF
EXF
INM
DEM
SNM
SNFMA,SNFMI
ADF
SBF
SCF

Fig. 5
Fig. 11
Fig. 11
Fig. 11
Fig. 12
Fig. 13
Fig. 13
Fig. 13
Fig. 13
Fig. 16
Fig. 17
Fig. 17
Fig. 17

\section*{1. Effective Subroutine Program Procedures}

These procedures are effective in reducing memory size of the program and increasing program execution speed. Convenient instructions that are used in subroutines are discussed.

\subsection*{1.1 Subroutine call instructions}

The following four instructions can be used as subroutine call instructions:

\section*{BM, BMA, BML, BMLA}

The BM and BMA instructions are one-word instructions that can call all the subroutine stored in page 14. These instructions are designed to designate page 14 automatically by hardware action. If the entrance of a subroutine is programmed on page 14, the subroutine can be called by these one-word instructions, which reduces programming memory requirements.

When the BM, BMA, \(B\) or BA instruction is executed on page 14 (in other words, when any of these instructions are used on page 14) the \(B M\) and \(B M A\) instructions will operate as a branch on page 14 and the \(B\) and \(B A\) instructions will operate as a branch on page 15 . When any of the RT, RTS, \(B L, B L A, B M L\) and BMLA instructions is executed, this special function is cancelled and BM, BMA, B and BA no longer have a special function. That is, the BM and BMA instructions operate as subroutine call instructions on page 14 and the \(B\) and \(B A\) instructions as on-page branch instructions. Details of these functions are explained in Fig. 1.

In case the whole subroutine cannot be stored on page 14, only the entrance to the subroutine should be stored on page 14. The balance of the subroutine programs should be
stored on another page and branched to. Page 14 can be used without any problems for programs other than subroutines.

Fig. 1 Subroutine call instructions
 and the BM and BMA instruction will branch on page 14 if executed without executing an RT, RTS. BL. BLA. BML or BMLA instruction after the execution of a \(8 M\) or BMA instruction.

\subsection*{1.2 Consecutively described skip instructions}

If either arithmetic LA or RAM addressing LAX instructions appear in sequence, only the first instruction will be executed and the successive same instructions are skipped. It is useful for clearing files as shown in Fig. 7.
1.3 In-RAM file designation changing instructions The following four instructions:
TAM j (where, \(\mathrm{j}=0 \sim 3\) )
XAM j (where, \(\mathrm{j}=0 \sim 3\) )
XAMD \({ }^{(w h e r e, ~} \mathrm{j}=0 \sim 3\) )
XAMI j (where, \(\mathrm{j}=0 \sim 3\) ),
automatically change the contents of the X register depending on the contents of the \(Z\) register. File designation is made by the immediate modifier \(\mathrm{j}(\mathrm{j}=0 \sim 3)\). Its designating rules are shown in Table 1. These instructions are very useful for shifting and transferring data within files.

Table 1 In-RAM file designation changing rules using the TAM, SAM, SAMD and SAMI instructions.
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
Contents of the \\
Vaiue of i
\end{tabular} & \((Z)=0\) & \((Z)=1\) \\
\hline 0 & No change & No change \\
\hline 1 & \[
\begin{aligned}
& \mathrm{F} 0 \leftrightarrows \mathrm{~F} 1 \\
& \mathrm{~F} 2 \rightleftarrows \mathrm{~F} 3
\end{aligned}
\] & \[
\begin{aligned}
& F 4 \leftrightarrows F 5 \\
& F 6 \leftrightarrows F 7
\end{aligned}
\] \\
\hline 2 & \[
\begin{aligned}
& F 0 \rightleftarrows F 2 \\
& F 1 \rightleftarrows F 3
\end{aligned}
\] & \[
\begin{aligned}
& F 4 \rightleftarrows F 6 \\
& F 5 \rightleftarrows F 7
\end{aligned}
\] \\
\hline 3 & \[
\begin{aligned}
& F_{0 \leftrightarrows} F_{3} \\
& F_{1 \rightleftarrows} F_{2}
\end{aligned}
\] & \[
\begin{aligned}
& \text { F4 } \leftrightarrows F 7 \\
& \text { F5 } \leftrightarrows F 6
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{2. A-D Conversion Programs}

A-D conversion is performed by comparing the input voltage of the analog input port \(K\) with \(V_{\text {ref, }}\) which is generated by the D-A converter, and checking the contents of the H -L register until they at are the same level. Register \(Y\) designates the port \(K\) input. For example, the input \(K y\) is selected when the contents of the Y register are y .

There are two methods, successive approximation and sequential comparison, for A-D conversion. Either is selected by means of the program.

\subsection*{2.1 Successive approximation method}

\section*{Program Operation}

In this method, the input voltage in the analog input port \(K_{(Y)}\) is converted to an 8-bit digital value using the successive approximation technique, and the result is stored in the H -L register.

Its program flow is shown in Fig. 2. The H-L register is first cleared, and then the \(C\) register is set to designate the most significant bit (MSB) of the H-L register. When the instruction CPA is executed after " 1 " has been set in the MSB, the input voltage in the analog input port \(K_{(Y)}\) is compared with the D-A conversion output \(\mathrm{V}_{\text {ref }}\).
When
\[
\left|V_{\text {ref }}\right|>\left|V_{\text {K(r). }}\right|
\]
is met during the execution of the next instruction (during the execution of the NOP instruction), \(J_{(Y)}\) is set to " 1 ". Otherwise it will be reset to " 0 "
If
\[
\left|V_{r e f}\right|>\left|V_{K(Y)}\right| \text { i.e. } J_{(Y)}=1
\]
the MSB of the H-L register is reset to " 0 ".
If
\[
\left|V_{\text {ref }}\right|<\left|V_{K(Y)}\right| \text { i.e. } J_{(Y)}=0
\]
the MSB will remain as " 1 ". Then (C) is decremented by 1 , and the above procedure is repeated eight times until reaching the least significant bit (LSB).
When using ports other than those used for analog quantity measurements such as when using port \(K\) as a key input port and applying a low level from \(D_{\text {REF }}\), program statements 21 and 22 shown in Fig. 4 must be changed as shown below. The original program functions are retained.
\begin{tabular}{ll} 
CPA & CPAS \\
NOP & NOP \\
& CPAE
\end{tabular}

This successive approximation method has a constant conversion speed-approximately 0.6 ms at 600 kHz -and thus it is suitable for examining analog value with large variations and detecting different analog values from multiple channels.

\section*{Subroutine Call}

The subroutine is called after designating the terminal of the analog input port \(K\) and the bit position of the \(J\) register with the \(Y\) register. A-D conversion is performed

Fig. 2 A-D conversion subroutine flow chart for the successive approximation method

for the port \(K_{0}\) in the following example.
\(L \times Y \quad 0,0\)
BM ADC1

\subsection*{2.2 Sequential comparison method \\ Program Operation}

In this method, the input voltage in the analog input port \(K(Y)\) is converted to an 8-bit digital value using the sequential comparison technique, and the result is stored in the H-L register.

Its program flow is shown in Fig. 3. First the appropriate contents of the \(H-L\) register are \(D-A\) converted, and the \(\mathrm{V}_{\text {ref }}\) is compared with the input \(\mathrm{V}_{\mathrm{K}}(\mathrm{Y})\). If
```

|Vref }|>|\mp@subsup{V}{K(Y)}{}|\mathrm{ then (CY) is set to "1"

```
and if
\[
\left|V_{r e f}\right|<\left|V_{K(Y)}\right| \text { then }(C Y) \text { is reset to " } O \text { " }
\]

The \(H-L\) register is decremented when \((C Y)\) is 1 and decreases \(\left|V_{\text {ref }}\right|\) by \(V_{\text {REF }} / 256\). Otherwise, the \(H-L\) register is incremented, when (CY) is 0 , and increases |Vref | by \(V_{\text {REF }}\) /256. The comparison will come to an end when the magnitudes of \(\left|V_{\text {ref }}\right|\) and \(\left|V_{K(\gamma)}\right|\) are exchanged.

The contents of the \(H\) and \(L\) registers are stored in the A register, and the contents of the A register are either incremented or decremented. First, the low-order 4 bits ( \(L\) register) are incremented or decremented, followed by of the high-order 4 bits ( \(H\) register), and then the \(L\) register again.

To increment the A register, 1 is added to that register. Testing whether the \((A)\) is 15 or not is performed by the \(A\) instruction and by checking if the carry is 1 . To decrement the A register, 15 is added to the A register. Testing whether (A) is 0 or not is performed by the \(A\) instruction and by checking if the carry is 0 .

It will test \((H)=0\), when \(V_{\text {ref }}=\frac{0}{256} V_{\text {REF }}\) is met, and
will test \((H)=15\), when \(V_{\text {ref }}=\frac{256}{256} V_{\text {REF }}\) is met.

\section*{Subroutine Call}

The subroutine call is executed after designating the terminal of the analog input port \(K\) and the bit position of the \(J\) register with the \(Y\) register. A-D conversion is performed for the port \(K_{0}\) in the following example. However, it will reduce conversion time if the subroutine is called after setting an expected value in the \(H\) and \(L\) registers, in cases where the digital value can be anticipated.
\(L X Y \quad 0,0\)
\((H) \leftarrow\) expected value
\((\mathrm{L}) \leftarrow\) expected value
BM ADC 2

Fig. 3 A-D conversion subroutine flow chart for the sequential comparison method.


Fig. 4 ADC1 program list
```

2 n

```

Fig. 5 ADC2 program list

************************************************************ *SUBR: ADC2 8-BIT A-D CONVERSION. BY SEQUENTIAL COMPARISON* \(* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *\) ADC2 CPA COMPARE PORT K \(\&\) VREF
\(\begin{array}{ll}R C & (C Y)=0\end{array}\)
\((C Y)=0\)
SKIP IF \((J(Y))=0\)
\((C Y)=1\)
ADC21 CPA COMPARE PORT \(K \& V R E F\)
(A) EX (L)

SKIP IF \((J(Y))=0\)
ACTS AS INSTRUCTION B ON PAGE 14
SKIP IF \((C Y)=0\)
RETURN, CONVERSION FINISHED
\((A)=(A)+1, S K I P\) IF CARRY \(=0\)
ACTS AS INSTRUCTION B ON PAGE 14
\(\begin{array}{ll}A D C 26 & A C T S A S \\ & (L)=(A)\end{array}\)
ADC22 TLA
AOC21 ACTS AS INSTRUCTION 3 ON PAGE 14
SKIP IF \((C Y)=0\)
ADC24 ACTS AS INSTRUCTION B ON PAGE 14
RETURN, CQNVERSION FINISHED
\(15(A)=(A)+15\), SKIP IF CARRY \(=0,(A)=(A)-1\)
ADC22 ACTS AS INSTRUCTION B ON PAGE 14 \((L)=(A)\)
(A) EX (H)
\(15 \quad(A)=(A)+15, S K I P\) IF \(\operatorname{CARRY}=0, \quad(A)=(A)-1\)
ADC25 ACTS AS INSTRUCTION B ON PAGE 14
\((A)=0\)
\((H)=(A)\)
ADCZ1 ACTS AS INSTRUCTION 3 ON PAGE 14 \((L)=(A)\)
(A) EX (H)
\((A)=(A)+1\), SKIP IF CARRY \(=0\)
( \(A\) ) \(=15\)
ACTS AS INSTRUCTION \(B\) ON PAGE 14
END OF ADC2

\title{
MITSUBISHI MICROCOMPUTERS \\ MELPS 4 PROGRAM LIBRARY
}

SUBROUTINES

\section*{3. Clear File}

\section*{Program Operation}

These are subroutines that are used in clearing files FO~F7, which are formed in the RAM area and are organized as up to 16 words each. The file organization is shown in Fig. 6. These are subroutines, selected by the \(\mathbf{Z}\) register, that clear the addresses \(0 \sim\) MAX (MAX \(=0 \sim 15\) ) or that clear the addresses MIN~15 (MIN = \(0 \sim 15)\). After MAX and MIN have been initialized and then an LXY instruction that designates the file number is branched, only the first LXY instruction will be executed, and the successive ones are skipped.

To use CFM to make a subroutine that clears the addresses MIN \(\sim\) MAX designated by the \(Y\) register of each file, the instruction set SEY max is inserted after the XAMI 0 instruction.

\section*{Subroutine Call}

An example of subroutine call is shown in Fig. 7. The constants MAX and MIN first have to be equated by a pseudo instruction. A file group is then selected by the \(Z\) register as shown below:

When (Z) = ' 0 ': F0, F1, F2, F3
When \((Z)=\) " 1 ": F4, F5, F6, F7
then the BM instruction calls a subroutine of each file unit.

Fig. 7 How to call the clear-file subroutines


R T

\title{
MITSUBISHI MICROCOMPUTERS MELPS 4 PROGRAM LIBRARY
}

\section*{4. Right-Shift File}

\section*{Program Operation}

This is a subroutine that is used to right-shift the files FO~F7, as shown in Fig. 8. The contents of address 0 \(\sim\) MAX (MAX \(=0 \sim 15\) ) in a file designated by the Y register are shifted right one digit. The most significant digit (MSD) is filled with 0 and the contents of the least significant digit (LSD) are stored in the A register.

\section*{Subroutine Call}

The constant MAX has to be equated by using a pseudo instruction. Then the appropriate file group is selected by the X register before calling the subroutine. An example is shown below, in which the digit numbers \(0 \sim 7\) of the file \(F\) are shifted right 2 digits
```

MAX EQU 7
LZ 1
BM RSF1
BM RSF1

```

Fig. 8 Example of right-shift file execution


\section*{5. Left-Shift File}

\section*{Program Operation}

This is a subroutine that is used to left-shift the files FO~F7, as shown in Fig. 9. The contents of address MIN \(\sim 15\) (MIN \(=0 \sim 15\) ) in a file designated by the Y register are shifted left one digit. The least significant digit (LSD) is filled with 0 and the contents of the most significant digit (MSD) are stored 17 the A register.

A subroutine that is to left-shift MIN \(\sim\) MAX can be made by inserting

SEY max
following the XAMI 0 instruction. When MIN \(=0\) is equated, it performs the same digits as the right-shift file subroutine. The instruction SEY, however, may be omitted when the skip condition is altered by the optional XAMI instruction.

\section*{Subroutine Call}

The constant MIN has to be equated by using a pseudo instruction. Then the appropriate file group is selected by the \(Z\) register before calling the subroutine. An example is shown below, in which the digit numbers 12~15 of the file F7 are shifted left one digit.
\[
\begin{array}{ccc}
\text { MIN } & \text { EQU } & 12 \\
& \vdots & \\
& \text { LZ } & 1 \\
& \text { BM } & \text { LSF } 3
\end{array}
\]

Fig. 9 Example of left-shift file execution


\section*{6. Transfer of File}

\section*{Program Operation}

This is a subroutine that is used for transferring the contents of the files FO~F7. The data (MAX +1 words) in the addresses \(0 \sim\) MAX ( \(M A X=0 \sim 15\) ) of the file designated by the \(Y\) register is transferred.

As already discussed in section 1.3, changing file designation in the RAM is automatically performed by the TAM \(j\) and XAMD \(j\) instructions. An example is shown in Fig. 10, in which the contents of the file F0 are transferred to the file F1. Each time the TAM 1 and XAMD 1 instructions are executed, the designated file changes to \(\mathrm{FO} \rightarrow\) F1 \(\rightarrow\) F0 . . . and so on.

Data-transfer subroutines of the address MIN~15 can be made by changing MAX to MIN and the XAMD j instruction to XAMI j.

\section*{Subroutine Call}

The constant MAX has to be equated by using a pseudo instruction. Then the appropriate file group is selected by the \(Z\) register before calling the subroutine. An example is shown below, in which file F0 is transferred to file F1 and F5 to F7. Digits transferred in each file are \(0 \sim 7\).

\section*{MAX EQU 7}

LZ O
BM TF10
LZ 1
BM TF31

Fig. 10 File transfer example of \((\mathrm{F} 1) \leftarrow(\mathrm{FO})\)


Note 2 : The arrows show how the file is changed.

Fig. 11 CF, CFM, RST and LSF program lists


Fig. 12 TF program list
\begin{tabular}{lr}
114 & \\
115 & \\
116 & \\
117 & \(4 B\) \\
118 & \(4 C\) \\
119 & \(4 D\) \\
120 & \(4 E\) \\
121 & \(4 F\) \\
122 & 50 \\
\(123 * W O * 51\) \\
124 & 52 \\
125 & 53 \\
126 & 53 \\
127 & 54 \\
128 & 55 \\
129 & 56 \\
130 & 57 \\
131 & 58 \\
\(132 * W O * 59\) \\
133 & \(5 A\) \\
134 & \\
135 & \(5 B\) \\
136 & \(5 C\) \\
137 & 50 \\
138 & \(5 E\) \\
139 & \(5 F\) \\
140 & 60 \\
\(141 * W O * 61\) \\
142 & 62 \\
143 &
\end{tabular}

\section*{7. File Exchange}

\section*{Program Operation}

This is a subroutine that is used for exchanging the contents of the files FO~F7. The data (MAX + 1 words) in the addresses of \(0 \sim\) MAX (MAX \(=0 \sim 15\) ) of the designated files is exchanged.

Exchanging of in-RAM files is performed by the TAM \(j\) and XAM j instructions.

Data-exchange subroutines of the address MIN~15 (MIN \(=0 \sim 15\) ) can be made by changing MAX to MIN and the XAMD 0 instruction to XAMI 0.

\section*{Subroutine Call}

The constant MAX has to be equated by using a pseudo instruction. Then the appropriate file group is selected by the \(Z\) register before calling the subroutine. An example is shown below, in which file F0 is exchanged with file F1 and F4 with F7. Digits exchanged in all files are \(0 \sim 7\).
\begin{tabular}{ccl} 
MAX & EQU & 7 \\
& \\
& \\
& LZ & 0 \\
& BM & EXFO1 \\
& LZ & 1 \\
& BM & EXFO 3
\end{tabular}

\section*{8. Increment/Decrement Memory Program Operation}

This is a subroutine that is used to increment or decrement the contents of a specific word in the RAM. The specific addresses that can be incremented or decremented are shown below.
\begin{tabular}{ll}
\(M(z, 0,0)\) & \(\left(\mathrm{FO}_{0}\right.\) or \(\left.\mathrm{F} 4_{0}\right)\) \\
\(M(z, 1,11)\) & \(\left(\mathrm{F}_{11}\right.\) or \(\left.\mathrm{F5} 5_{11}\right)\) \\
\(M(z, 2,13)\) & \(\left(\mathrm{F}_{13}\right.\) or \(\left.\mathrm{F} 6_{13}\right)\) \\
\(M(z, 3, \max )\) & \(\left(\mathrm{F} 3_{\text {max }}\right.\) or \(\left.\mathrm{F} 7_{\text {max }}\right)\)
\end{tabular}

Other addresses can be programmed by changing the LXY \(x, y\) instruction.

\section*{Subroutine Call}

The appropriate file group is selected by the \(Z\) register before calling the subroutine. An example is shown below, in which \(M(0,0,0)\) is incremented and \(M(1,2,13)\) is decremented:

\footnotetext{
L Z 0
BM INMOOO
L Z 1
BM DEM213
}

\section*{9. Skip Non-Zero Memory}

Program Operation
This is a subroutine that is used in test if the contents of specific words in the RAM are 0 . The specific addresses that can be tested are shown below.
\begin{tabular}{ll}
\(M(z, 0,0)\) & \(\left(F 0_{0}\right.\) or \(\left.F 4_{0}\right)\) \\
\(M(z, 1,11)\) & \(\left(F 1_{11}\right.\) or \(\left.F 5_{11}\right)\) \\
\(M(z, 2,13)\) & \(\left(F 2_{13}\right.\) or \(\left.F 6_{13}\right)\) \\
\(M(z, 3\), max \()\) & \(\left(F 3_{\text {max }}\right.\) or \(\left.F 7_{\text {max }}\right)\)
\end{tabular}

If the contents of the specified address of the RAM are 0 , the program execution returns to the instruction following the one that called the subroutine. If the contents are not 0 , this instruction is skipped, and the return is to the second instruction following the call.

Other addresses can be tested by changing the LXY x , y instruction.

\section*{Subroutine Call}

The appropriate file group is selected by the \(\mathbf{Z}\) register before calling the subroutine. When the contents of the RAM are 0 , execution returns to the following instruction. When the contents of the RAM are not 0 , the execution returns to the second instruction.

The following is an example in which the contents of \(M(1,1,11)\) are tested:

L Z \(\quad 1\)
BM SNM111
\[
\begin{array}{|l|}
\hline \text { INST } 1 \leftarrow \text { Return if " } 0 \text { " } \\
\hline \hline \text { INST } 2 \leftarrow \text { Return if " } 1 \text { " } \\
\hline
\end{array}
\]

\section*{10. Skip Non-Zero File}

\section*{Program Operation}

This is a subroutine that is used to test if all the words of files F0~F7 are 0 . There are two subroutines applicable: one for testing the addresses \(0 \sim\) MAX (MAX \(=0 \sim 15\) ) and the other for testing the addresses MIN~15 (MIN \(=0 \sim 15\) ).

If the contents of the specified file are 0 , the program execution returns to the instruction following the one that called the subroutine. If the contents are not 0 , this instruction is skipped, and the return is to the second instruction following the call.

In case of digit MIN~MAX, a program can be made by inserting SEY MAX next to the instruction XAMI 0 of the subroutine SNFMI.

\section*{Subroutine Call}

The appropriate file group is selected by the \(\mathbf{Z}\) register before calling the subroutine. In case the contents of the file are 0 , the program execution returns to the instruction following the one that called the subroutine. If the contents are not 0 , the program execution skips this instruction. An example is shown below, in which the contents of the file \(\mathrm{FO}_{0} \sim \mathrm{FO}_{7}\) are tested.

\title{
MITSUBISHI MICROCOMPUTERS \\ MELPS 4 PROGRAM LIBRARY
}

SUBROUTINES

Fig. 13 EXT, IMN, DEM and SNM program lists

\begin{tabular}{ccc} 
MAX EQU & 7 \\
\(\vdots\) & \\
LZ & 0 \\
B M \(\quad\) SN F O M A \\
\hline Instruction \(1 \leftarrow\) Return if \(\left(\mathrm{FO}_{0} \sim \mathrm{FO}_{7}=0\right)\) \\
\hline Instruction \(2 \leftarrow\) Return if not \(\left\langle\mathrm{FO}_{0} \sim \mathrm{FO}_{7}=0\right)\) \\
\hline
\end{tabular}

\section*{11. BCD Addition of Files}

\section*{Program Operation}

This is a subroutine that is used to perform addition in the BCD mode among the files FO~F7. It performs BCD addition of \(16-\mathrm{MIN}\) digits in the addresses MIN~15 (MIN \(=0 \sim 15\) ). The flowchart is shown in Fig. 14, and an example is shown in Fig. 15.

First, the carry CY has to be cleared. The file FX1 is BCD compensated by adding 6 to its contents. Then the contents of the FX2 are added to the contents of the FX1 and the carry is checked. When the carry is off, 10 is added to its contents, which is the same as subtracting 6, and there is no need to BCD adjust. The files FX1 and the FX2 can be alternated by the TAM \(j\) and XAMI \(j\) instructions. When the BCD addition of the most significant digit is completed, the contents of the carry CY are checked. If (CY) \(=0\), the program execution returns to the main program after skipping the instruction following the call. When (CY) \(=1\), indicating an overflow, the program execution will return to the instruction following the call. It is possible to test for overflow state by testing the CY. In this case, the instruction following the instruction SZC is replaced with the instruction RT.

Selection of the files FX1 and the FX2 is made by changing \(x\) of the LXY \(x, y\) instruction and \(j\) of the TAM \(j\) and \(X A M I j\) instructions.
\begin{tabular}{llll}
\begin{tabular}{llll} 
SUB- \\
ROUTINE
\end{tabular} & \(x\) & \(j\) & \((F \times 1) \leftarrow(F X 1)+(F X 2)\) \\
ADF 10 & 0 & 1 & \((F 1) \leftarrow(F 1)+(F 0)\) or \((F 5) \leftarrow(F 5)+(F 4)\) \\
& 0 & 2 & \((F 2) \leftarrow(F 2)+(F 0)\) or \((F 6) \leftarrow(F 6)+(F 4)\) \\
& 0 & 3 & \((F 3) \leftarrow(F 3)+(F 0)\) or \((F 7) \leftarrow(F 7)+(F 4)\) \\
ADF 01 & 1 & 1 & \((F 0) \leftarrow(F 0)+(F 1)\) or \((F 4) \leftarrow(F 4)+(F 5)\) \\
& 1 & 2 & \((F 3) \leftarrow(F 3)+(F 1)\) or \((F 7) \leftarrow(F 7)+(F 5)\) \\
& 1 & 3 & \((F 2) \leftarrow(F 2)+(F 1)\) or \((F 6) \leftarrow(F 6)+(F 5)\) \\
ADF 32 & 2 & 1 & \((F 3) \leftarrow(F 3)+(F 2)\) or \((F 7) \leftarrow(F 7)+(F 6)\) \\
& 2 & 2 & \((F 0) \leftarrow(F 0)+(F 2)\) or \((F 4) \leftarrow(F 4)+(F 6)\) \\
& 2 & 3 & \((F 1) \leftarrow(F 1)+(F 2)\) or \((F 5) \leftarrow(F 5)+(F 6)\) \\
ADF 23 & 3 & 1 & \((F 2) \leftarrow(F 2)+(F 3)\) or \((F 6) \leftarrow(F 6)+(F 7)\) \\
3 & 2 & \((F 1) \leftarrow(F 1)+(F 3)\) or \((F 5) \leftarrow(F 5)+(F 7)\) \\
3 & 3 & \((F 0) \leftarrow(F 0)+(F 3)\) or \((F 4) \leftarrow(F 4)+(F 7)\)
\end{tabular}

\section*{Subroutine Call}

The value j has to be equated by using a pseudo instruction. The appropriate file group is selected by the \(Z\) register before calling the subroutine. The program execution will skip the instruction following the subroutine call when the result of the BCD addition is correct, and return to this instruction when there is an overflow. An example of \(\left(\mathrm{FO}_{15} \sim \mathrm{FO}_{12}\right) \leftarrow\left(\mathrm{FO}_{15} \sim \mathrm{FO}_{12}\right)+\left(\mathrm{F} 1_{15} \sim \mathrm{~F} 1_{12}\right)\) is shown below:
\[

\]

Fig. 14 BCD file addition subroutine flowchart


Fig. 15 BCD file addition (example of (FO) \(\leftarrow(F 0)+(F 1)\) )


Note 3 : The arrows show how the file is changed.

\section*{12. BCD Subtraction of Files}

\section*{Program Operation}

This is a subroutine that is used to perform subtraction in the BCD mode among the files FO~F7. It performs BCD subtraction of 16 -MIN digits of the address MIN~15 ( \(\mathrm{MIN}=0 \sim 15\) ).

It has the same program procedure as BCD addition, performing subtraction by adding the 1 's complement. When the borrow is \(1, B C D\) adjustment is performed by adding 10.

File selection of the files FX1 and FX2 is made by changing \(x\) of the LXY \(x, y\) instruction and \(j\) of the TAM \(j\) and XAMI \(j\) instructions, as in BCD addition. Please refer to the procedure given in the section for BCD addition.

\section*{Subroutine Call}

The value j has to be equated by using a pseudo instruction. An appropriate file group is selected by the \(Z\) register before calling the subroutine. The program execution will skip the instruction following the subroutine call when the result of the BCD subtraction is correct, and return to the next instruction when subtraction results in a carry. An example of \(\left(F 7_{15} \sim F 7_{12}\right) \leftarrow\left(F 7_{15} \sim F 7_{12}\right)-\left(F 5_{15} \sim F 5_{12}\right)\) is shown at right:
\begin{tabular}{lll} 
MIN & EQU & 1.2 \\
J & EQU & 2
\end{tabular}

L Z 1
BM SBF32


\section*{13. Sign Change of file}

\section*{Program Operation}

This is a subroutine that is used to invert the sign in the sign digit, SIGN (SIGN \(=0 \sim 15\) ), of the files FO~F7. The positive state is indicated when the 8 bit is 0 , and the negative state when the 8 bit is 1 . Thus inversion is attained by adding 8 to memory.

\section*{Subroutine Calling Method}

Psuedo instructions are used to fix the code digit. Register \(Z\) specifies the file group and the subroutine is called. Next, the 12th digit of file F0 is inverted as shown.
\begin{tabular}{cc} 
SIGN & EQU 12 \\
& \(\vdots\) \\
& LZ 0 \\
& BM SCFO
\end{tabular}

Fig. 16 SNFMA and SNFMI program lists


Fig. 17 ADF, SBF and SCF program lists


\title{
MITSUBISHI MICROCOMPUTERS \\ APPLICATION OF MELPS 4 SINGLE-CHIP 4-BIT MICROCOMPUTER
}

\author{
(M58840-XXXP) IN A MICROWAVE OVEN
}

\section*{DESCRIPTION}

A typical example of an application in which a Mitsubishi MELPS 4 single-chip 4-bit microcomputer is used in the microwave oven.

The system is designed to control the magnetron, fan and buzzer of the microwave oven by the touch-keyboard input, and to display the time and temperature, along with the power, on the large fluorescent display tube, as well as displaying the MODE on the LEDs (8 pieces). Its features include controls for designating the start-up time and controlling the defrosting process (time and power), the cooking process \#1 (time, temperature and power) and the cooking process \#2 (time, temperature and power). In addition, the clock can be used as an independent timer.

The program for the microwave oven application is stored in the M58840-001P.

\section*{FEATURES}
- Programmed operation for DEFROST, COOK 1 and COOK 2 processes
- Time, temperature and power controls
- Clock and timer
- Display of the time, temperature and power on the large fluorescent display tube
- The simplification in circuit design facilitates cost reduction and miniaturization of the oven.

\section*{FUNCTION}

\section*{1. Microwave Oven Function}
(1) Outline of operation

When the start key is depressed after setting up the cooking conditions (time, temperature and power) through the touch key, the oven starts operating in the following sequence regardless of the order the conditions were keyed in.


As soon as one process is completed, the next process is started, skipping those processes that are not designated, until finished. In addition, the clock can be used as an independent timer.
(2) Clock

The clock has a 12-hour dial and indicates hours and minutes.
(3) Timer

The timer actuates the buzzer at the specific time designated in minutes and seconds.
(4) Start time

It designates the start time and starts the cooking when that specific time is reached.
(5) Defrosting

Power and time can be selected for defrosting, but when no power setting is made, the oven automatically uses a \(50 \%\) setting. During the set time, the system
controls the magnetron, on and off, to maintain the power specified, and turns the magnetron off as soon as the specific period is over. The oven is kept in this halt condition for the duration.
(6) COOK 1

The operating power, temperature and time can be selected for this process. If no specific power is designated, the oven automatically uses a \(100 \%\) setting. The operating temperature can be selected in the range of \(35^{\circ} \mathrm{C} \sim 95^{\circ} \mathrm{C}\). The magnetron is operated, on and off, at the power setting after the cooking has started until the selected temperature is reached. Although the magnetron is turned off after reaching the selected temperature, it is turned on again when the temperature in the oven falls \(3^{\circ} \mathrm{C}\) below the selected temperature. This procedure is repeated until the time is reached for completion of the COOK 1 process.

When no temperature setting is made, the oven operates at the power specified and completes the COOK 1 process when the set time is reached.
(7) COOK 2

The procedures for COOK 2 are the same as those for COOK 1.
(8) Clear

The clear switch is used to change key entries or to advance to the next process and discontinue the process in operation.
(9) Reset

Depressing the reset key terminates the entire cooking process and shifts to clock operation.
(10) Stop

When the stop key is depressed or the door is opened, the cooking process is interrupted. The start key has to be depressed again if the operation is to be resumed.
(11) Display

The operating time, power and temperature are displyed on the fluorescent display tube. The tube displays key-entry data during the key entry. The clock is displayed on the screen by the use of the CLOCK key. It usually indicates remaining cooking time during the cooking operation, but memory contents can be recalled for the clock, power and temperature settings. The oven temperature can also be displayed.
The cooking mode is indicated on the LED.

\section*{2. Inputs}
(1) Key input: \(K_{0} \sim K_{7}\)

22 keys are arranged in a matrix through the \(K\) ports and the D ports, using the touch keyboard for input. All inputs are checked 8 times in a 100 ms period before being accepted as valid. This is done to prevent errors in operating the oven. Furthermore, successive key entry cannot be made until it is confirmed 8 times in a period of 100 ms that there were no keys depressed.

\title{
MITSUBISHI MICROCOMPUTERS \\ APPLICATION OF MELPS 4 SINGLE-CHIP 4-BIT MICROCOMPUTER
}
(M58840-XXXP) IN A MICROWAVE OVEN

The following 22 keys are provided: defrost (DEFR), cook 1 (COOK 1), cook 2 (COOK 2), temperature (TEMP), power (POWER), start (START), stop (STOP), clear (CLEAR), reset (RESET), timer (TIMER), clock (CLOCK), start time (S. TIME) and numbers ( \(0 \sim 9\) ).
(2) Time detection input: \(K_{13}\)

This input is used to count the time. Rectified AC waveform from the power source is applied.
(3) \(50 / 60 \mathrm{~Hz}\) switching input: \(\mathrm{K}_{9}\)

This input is used to compensate for the power source, 50 Hz or 60 Hz .
(4) Temperature sensor input: \(K_{11}\)

Voltage appropriate to the temperature is applied from the thermistor located in the temperature probe.
(5) Temperature probe SW input: \(\mathrm{K}_{8}\) This input is used in checking whether the temperature probe is operating
(6) Door SW input, \(K_{10}\)

This input is used to check whether the door is open
(7) Touch keyboard comparison voltage setup input: \(\mathrm{K}_{14}\) This is an input with which the detection level is set up for the touch keyboard. It very useful when the specifications of the touch keyboard are altered.

\section*{3. Outputs}
(1) Magnetron control output: \(\mathrm{D}_{4}\)

The magnetron is activated with a high-level output, and disabled with a low-level output. Alternate on/off operations are repeated with the designated power (duty) in units of 30 seconds. For instance, the magnetron is activated for a period of 9 seconds and disabled for a period of 21 seconds, when the power setting is \(30 \%\). It also provides on/off action for controlling the temperature
(2) Fan output: \(D_{3}\)

The fan is started as soon as the DEFROST, COOK 1 or COOK 2 process is begun, and is turned off as soon as the stop switch is depressed or the cooking process is completed.
(3) Buzzer output: \(D_{5}\)

There are three buzzer-control outputs.
0.2 -second buzzer . . . This buzzer is activated each time a validated key entry is made.
0.5 -second buzzer . . . This buzzer is activated each time one stage is completed.
3 -second buzzer . . . This buzzer repeats 0.2 -second intermittent actuation for a period of 3 seconds when the timer completes its counting or the cooking process is completed.
(4) Fluorescent display tube: \(\mathrm{S}_{0} \sim \mathrm{~S}_{7}, \mathrm{D}_{6} \sim \mathrm{D}_{9}, \mathrm{D}_{2}\)

A large fluorescent display tube can be driven directly with these outputs. (With maximum output voltage of 33 V , and maximum of 15 mA for the D ports and a maximum of 8 mA for the S ports.)
The display is activated dynamically, and its duty is
about \(1 / 14\), with an on duration of 0.9 ms .
The following type of a display is taken into consideration. When indicating the temperature and a " \(C\) " is displayed in the least significant column, the colon in the center of the display is not displayed. Also for power display the colon is not displayed, and a " \(P\) " is displayed in the least significant column.

(5) LED display: \(\mathrm{S}_{0} \sim \mathrm{~S}_{7}, \mathrm{D}_{10}\)

Key entry number or the cooking mode is displayed on the LED, and the contents of one or more of the following are displayed: [S. TIME], [DEFR], [COOK 1], [COOK 2], [TIMER], [START], [STOP], and [TEMP].

The LED is activated dynamically, and its duty is about \(70 \%\), with an on duration of about 9 ms .
(6) Capacitive panel detection outputs, \(D_{0} \sim D_{2}\)

Inverted D-port outputs are amplified and supplied to the touch keyboard in order to identify the key depressed in the matrix through the \(K\) ports.

Output \(D_{2}\) is used for displaying the colon on the fluorecent display tube.

\section*{4. Key Entries}

After depressing a function key, a number key is depressed. Then the data thus entered will be stored in the RAM, after another function key has beed depressed, if no error was detected in the data.
(1) Setting the time

Setup of hours and minutes:
Used to set the CLOCK and S. TIME. Must be set within the range of 1:00~12:59.
Setup of minutes and seconds:
Used to set the TIMER, DEFR, COOK 1 and COOK 2 periods.
Must be set within the range of 1 second \(\sim 99\) minutes and 59 seconds.
Error:
When key entry is made over the above upper limits or more than 6 digits are entered, an error indication ( \(\mathrm{EE}: \mathrm{EE}\) ) is displayed.
An example of setting the clock operation is shown in the following illustration:
Example of key entry (1)


\title{
MITSUBISHI MICROCOMPUTERS \\ APPLICATION OF MELPS 4 SINGLE-CHIP 4-BIT MICROCOMPUTER
}
(M58840-XXXP) IN A MICROWAVE OVEN

When a key entry error is detected in the fifth or sixth step, an error indication "EE:EE" is displayed, after the CLEAR key has been depressed. Then the data must be reentered. When there is no error in the key entry, the clock operation will start as soon as the start key is depressed.
(2) Setup of duty for the magnetron

The operating power must be set in the following sequence: [POWER] \(\rightarrow\) [DEFR, COOK 1, or COOK \(2] \rightarrow\) [NUMBERS]. Power duty in the range of 0 \(\sim 100 \%\) can be used for COOK 1 and COOK 2 operations, but for the DEFR operation the range is \(0 \sim 50 \%\). Even though the rate is set over \(50 \%\) for DEFR, a rate of only \(50 \%\) will be used because of the limit.

Entry of power duty settings \(0 \sim 90 \%\) is made by depressing one number key that is the desired setting to the closest \(10 \%\). An entry of \(100 \%\) is made by depressing the 1 followed by a 0 . Deviating from this will cause an error.
Example of key entry (2)


Automatically \(100 \%\) of the duty is recalled from the memory in the second step, \(20 \%\) is displayed in the third step, \(20 \%\) is stored in the RAM in the fourth step, and then the time of the COOK 2 is recalled from the memory. (But only [0] is displayed in this case, because the data for COOK 2 has not yet been entered.
(3) Setup of temperature

The operating temperature must be set in the sequence of [TEMP] \(\rightarrow\) [COOK 1 or COOK 2] \(\rightarrow\) [NUMBERS]. The temperature must be within the range of \(35^{\circ} \mathrm{C}\) \(\sim 95^{\circ} \mathrm{C}\). Exceeding this range will cause an error.

\section*{5. Data Display}
(1) Before the start Data during key entry is displayed in the manner mentioned previously, but this data can be recalled from memory by depressing the appropriate function key when needed for reference.

\section*{Example of key entry (3)}


In the first step the present time is displayed from the clock. Then the temperature setting for COOK 2 is recalled from memory in the second and third steps. The time setting for COOK 1 is recalled in the fourth step. Then the power setting for COOK 2 is recalled from memory in the fifth and sixth steps.
(2) After the start

After the start key is depressed, the remaining cooking time is displayed, but the following data can be recalled and displayed for 3 seconds.
Power: Depression of the [POWER] key displays the current power setting.
Clock: Depression of the [CLOCK] key displays the time.
Operating temperature: Depression of the [TEMP] key once displays the current operating temperature setting.
Measured temperature: Depression of the [TEMP] key twice displays of the measured temperature at the present stage.

\section*{6. Correction of Data}

As the function keys are depressed to recall data, correction of the data can be made by entering the new corrected data after the key operation in the usual manner. To correct the data while in operation, the stop key must first be depressed to stop the operation.

\section*{7. General flowchart}

A flowchart of the M58840-001P is shown in the following illustration.


\title{
MITSUBISHI MICROCOMPUTERS \\ APPLICATION OF MELPS 4 SINGLE-CHIP 4-BIT MICROCOMPUTER
}

\section*{(M58840-XXXP) IN A MICROWAVE OVEN}

\section*{8. Routines for Other Applications}

Program routines of the M58840-001P that may be suitable for other applications are shown below.
(1) Temperature measurement

After measurement of the temperature, the data, output as \(H\) and \(L\) signals, is converted to BCD.
(2) Counting seconds

Up to 60 seconds can be counted by supplying the power-supply waveform to the \(\mathrm{K}_{13}\) port.
(3) Counting hours and minutes

Up to 12 hours can be counted.
(4) Use of touch keyboards

Depression of a touch-keyboard key can be detected.
(5) Key identification

Up to 22 keys can be identified.
(6) Displaying

A fluorescent display tube and LEDs can be displayed dynamically.
(7) Temperature comparison

Temperature comparison can be made to detect a \(2^{\circ} \mathrm{C}\) fall in temperature for temperature control.
(8) 0.5 -second flickering

Display " C " or the LED can be flickered in units of 0.5 seconds.
(9) Count of time

The time settings can be decremented each second, and
used to terminate or start operations when the count reaches 0 .
(10) Buzzer control

Buzzer actuation can be controlled for a duration of \(0.2,0.5\) or 3 seconds. The 3 -second actuation is on-off at 0.2 -second intervals.
(11) Time monitoring

Time can be monitored and used to terminate or start operations when the time setting is reached.

\section*{9. Typical control circuit of a microwave oven}

A typical example of a microwave oven circuit is shown.
Details of input and output performance are as previously described. Please refer to the information provided for the PCAO402 in regard to capacitive touch-keyboard operation. The diode \(D_{11}\) is provided to prevent counterflow because \(D_{2}\) is also used for the colon output and display. The temperature-detection circuit \(K_{11}\) compensates for the nonlinear output of the temperature probe and facilitates easy temperature conversion.

The touch-keyboard interface and the A/D conversion circuit are contained in the M58840-XXXP. The wide range of \(S\) ports and high maximum output voltage of the \(S\) and D ports simplify circuit design. This results in cost reduction, improved performance and improved reliability because fewer parts are required. The use of fewer parts also helps miniaturization.

APPLICATIONS EXAMPLE (microwave oven M58840-001 P)


\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 PROGRAM LIBRARY
}

\section*{SUBROUTINES}

\section*{1. CODE-CONVERSION PROGRAMS}

There are 4 code-conversion programs for conversions between hexadecimal numbers and their corresponding ASCII code in binary notation. Details of these programs are given below.
Table 1 Correspondence of number formats
\begin{tabular}{|c|c|c|}
\hline Hexadecimal symbols & Machine language binary number & ASClI code in binary notation for nexadecimal symbols \\
\hline 0 & 0000 & 00110000 \\
\hline 1 & 0001 & 00110001 \\
\hline 2 & 0010 & 00110010 \\
\hline 3 & 0011 & 00110011 \\
\hline 4 & 0100 & 00110100 \\
\hline 5 & 0101 & 00110101 \\
\hline 6 & 0110 & 00110110 \\
\hline 7 & 0111 & 00110111 \\
\hline 8 & 1000 & 00111000 \\
\hline 9 & 1001 & 00111001 \\
\hline A & 1010 & 01000001 \\
\hline B & 1011 & 04000010 \\
\hline c & 1100 & 01000011 \\
\hline D & 1101 & 01000100 \\
\hline E & 1110 & 01000101 \\
\hline F & 1111 & 01000110 \\
\hline
\end{tabular}

\subsection*{1.1 Binary (4 Bits) to ASCII (1 Character) Conversion (BTA)}

This program converts the low-order 4 bits in the \(A\) register (a hexadecimal number \(0 \sim F\) ) to the corresponding 8-bit ASCII-coded hexadecimal symbol ' 0 ' \(\sim\) ' \(F\) '. The result is retained in the \(A\) register. Registers \(B\), \(C, D, H\) and \(L\) are not affected.

\section*{Register Status}
\begin{tabular}{|c|l|l|}
\hline Register & \multicolumn{1}{|c|}{ Contents at start } & \multicolumn{1}{c|}{ Contents at return } \\
\hline A & \begin{tabular}{l} 
Binary number to be converted \\
in the low-order 4 bits
\end{tabular} & 8-bit ASCII code \\
\hline \begin{tabular}{c} 
B. C. D. E. \\
H and L.
\end{tabular} & & Contents at start \\
\hline
\end{tabular}


\subsection*{1.2 Binary (8 Bits) to ASCII (2 Characters) Conversion (BTA 2)}

This program converts the 8 bits in the C register (a 2 -digit hexadecimal number \(00 \sim \mathrm{FF}\) ) to the 2 corresponding 8 -bit ASCII-coded hexadecimal symbols ' 0 ' \({ }^{\prime} \mathrm{F}^{\prime}\) '. The results are retained in registers H (high order) and L (low order). The B, D and E registers are not affected.

Register Status
\begin{tabular}{|c|l|l|}
\hline Register & \multicolumn{1}{|c|}{ Contents at start } & \multicolumn{1}{|c|}{ Contents at return } \\
\hline A & & \begin{tabular}{l} 
8-bit ASClI code for the high-order \\
hexadecimal symbol
\end{tabular} \\
\hline C & Binary number to be converted & Binary number to be converted \\
\hline H & & \begin{tabular}{l}
8 -bit ASCII code for the high-order \\
hexadecimal symbol
\end{tabular} \\
\hline L & & \begin{tabular}{l}
8 -bit ASCII code for the low-order \\
hexadecimal symbol
\end{tabular} \\
\hline B. D and E & & Contents at start \\
\hline
\end{tabular}

Flow Chart


\section*{Program Listing}


\subsection*{1.3 ASCII (1 Character) to Binary (4 Bits)} Conversion (ATB)
This program converts the 8 -bit ASCII code in the C register (a hexadecimal symbol ' \(0^{\prime} \sim\) ' \(F\) ') to a 4 -bit binary number \(0000 \sim 1111\). The result is retained in the low-order 4 bits of the \(A\) register. If the \(C\) register contains a code for a character other than a hexadecimal symbol \(0 \sim F\), it is recognized as an error; the carry flip-flop is set, and the program is exited. Registers B, D, E, H and L are not affected.
Register Status
\begin{tabular}{|c|l|l|}
\hline Register & \multicolumn{1}{|c|}{ Contents at start } & \multicolumn{1}{c|}{ Contents at return } \\
\hline A & & \begin{tabular}{l} 
Hexadecimal number in binary \\
form in the low order 4 bits
\end{tabular} \\
\hline D & \begin{tabular}{l} 
ASClI coded hexadecimal symbol \\
to be converted
\end{tabular} & \begin{tabular}{l} 
ASCI coded hexadecimal \\
symbol to be converted
\end{tabular} \\
\hline B.D.E.H and L & & Contents at start \\
\hline
\end{tabular}

Flow Chart


\subsection*{1.4 ASCII (2 Characters) to Binary (8 Bits) Conversion (ATB 2)}

This program converts the two 8 -bit ASCII codes in the \(H\) and \(L\) registers ( 2 hexadecimal symbols ' \(0^{\prime} \sim{ }^{\prime} F\) ', high order in the H register and low order in the L register) to an 8 -bit binary number \(\left(0 \sim 255_{10}\right)\). The result is retained in the A register. If the H or L register contains a code for a character other than a hexadecimal symbol ' \(0^{\prime} \sim{ }^{\prime} F^{\prime}\), it is recognized as an error; the carry flip-flop is set, and the program is exited. The \(D\) and \(E\) registers are not affected.
Register Status
\begin{tabular}{|c|c|c|}
\hline Register & Contents at start & \multicolumn{1}{c|}{ Contents at return } \\
\hline A & & \begin{tabular}{l} 
8-bit binary number \\
(2hexadecimal digits)
\end{tabular} \\
\hline B & \multicolumn{2}{|c|}{\begin{tabular}{l} 
4-bit binary number in the high-order 4-bits \\
conversion of high-order hexadecimal symbol
\end{tabular}} \\
\hline C & & \begin{tabular}{l} 
Loww-order ASClI coded hexadecimal \\
symbol to be converted
\end{tabular} \\
\hline H & \begin{tabular}{l} 
High-order ASCII coded hexadecimal \\
symbol to be converted
\end{tabular} \\
\hline High-order ASCII coded hexadecimal \\
symbol to be converted
\end{tabular}\(|\)


\section*{Program Listing}


\section*{2. SORTING PROGRAM (SORT)}

This program sorts records (1 byte in length) in descending order. Up to 65535 records can be sorted. The binary number \(\mathbf{2 5 5} 5_{10}\) cannot be used as data because it is reserved for the end-of-data mark. This data is stored in descending order according to its rank.

The program sorts by comparing a data item with all other data items, thus determining its rank. The data is then stored in descending order according to that rank.

This program can also recall the data associated with any rank. If the rank \(\mathbf{k}(1 \leqq k \leqq 65535)\) is stored in memory locations ORD and ORD +1 , the 1 -byte data associated with that rank is stored in the A register, and then control is returned to the user's program. If \(k\) is specified as zero, the A register is reset to zero and control is returned to the user's program.

Register Status
\begin{tabular}{|c|l|c|}
\hline Register & \multicolumn{1}{|c|}{ Use during execution } & Contents changed at return \\
\hline A & Calculates and recalls data of rank \(k\) & yes \\
\hline B & Storage for data being compared & yes \\
\hline C & Not used & no \\
\hline D & Memory address for storing data after & yes \\
\cline { 3 - 3 } E & ranking & yes \\
\hline H & \multirow{2}{*}{ Memory address of data to be ranked } & yes \\
\cline { 1 - 1 } & & yes \\
\hline
\end{tabular}

\section*{Symbolic Memory Address}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Symbolic address} & Use during execution & No. of bytes & Contents changed at return \\
\hline \multirow[b]{3}{*}{} & ORD & \(k\) (the rank of data to be recalled) & 2 & no \\
\hline & PRO & Storage area for records to be sorted (PRO is the first address) & \(n+1\) & no \\
\hline & MAX & Storage area for sorted data (MAX is the first address) & \(n+1\) & yes \\
\hline \multirow{5}{*}{\[
\begin{aligned}
& \mathbb{Q} \\
& \stackrel{y}{0} \\
& \hline 0 \\
& \hline 0 \\
& 0 \\
& \hline 0
\end{aligned}
\]} & DADD & Address in PRO of record being sorted & 2 & no \\
\hline & RADD & Address in MAX for storing result & 2 & no \\
\hline & M1 & Address of record to be ranked & 2 & yes \\
\hline & M2 & Address of record being compared & d 2 & yes \\
\hline & COUNT & Counter for number of records & 2 & yes \\
\hline
\end{tabular}

Flow Chart


\title{
MITSUBISHI MICROCOMPUTERS MELPS 8/85 PROGRAM LIBRARY
}

\section*{Program Listing}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{} \\
\hline * & & \\
\hline * * * * * & SUBRQUUTI & INE (S,ORT \()_{1}\), *** \\
\hline * & & \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} \\
\hline \(5{ }^{*}\) & & \\
\hline & NAM & SQRT \({ }^{\text {a }}\) \\
\hline * \llUS, & R S, D, A, T, A & AREA \(\mathbf{1}^{*}\), \\
\hline QR, \(\mathrm{D}_{1}\), & DADR \({ }_{1}\), &  \\
\hline PR, \(\mathbf{O}\) & DE, F & 1. \\
\hline & DEF. & 5,5, \\
\hline & DEF & 1,0,0, \(0 \cdots \cdots\) \\
\hline & \(\mathrm{D}_{\mathbf{E}} \mathrm{E}_{\mathbf{F}}\) & 1,5 \\
\hline & & \\
\hline & & \\
\hline &  & FF, \# - \(-\cdots\) - \\
\hline MAX & B, SS &  \\
\hline & & \\
\hline \multicolumn{3}{|l|}{} \\
\hline D,A,D,D & D,AD, \(\mathrm{R}_{1}\), & P, R, O \\
\hline R,ADD & D,AD, \(\mathrm{R}_{\text {L }}\) M & MAX \\
\hline M1. & \(\mathrm{D}_{1}, \mathrm{~A}_{1} \mathrm{D}_{1}\), 0 & 0 \\
\hline M2 & \(\mathrm{D}_{1}, \mathrm{~A}_{1}, \mathrm{R}_{1}, 0\) & 0 \\
\hline COUNT & DADR & 0 \\
\hline * & & \\
\hline * * ** & PR,OGRAM & ST,ART, **** \\
\hline * & & \\
\hline & R,OM &  \\
\hline SORT & L,H,L, \(\mathrm{D}_{1}\) - D & D,ADD. \\
\hline & X,C,H,G & \\
\hline & LX \(\mathrm{XI}_{1}\) & H, \(\mathbf{O}\) \\
\hline R, 1 & S, H,L \(\mathrm{D}_{1}\), \(\mathbf{C}\) & COU:N, \({ }_{\text {W }}\) \\
\hline & L,H,L, \(\mathrm{D}_{\text {. }}\), P & R,ADP \({ }_{\text {L }}\) \\
\hline & X,C,H,G & \\
\hline * & & \\
\hline R2 & MOV & B, M \\
\hline & CP, I & FF\#\#: \\
\hline &  & R,8 \\
\hline & S, H, L, \(\mathrm{D}_{1}\) M & M1. \\
\hline & L.H.L. \(\mathrm{D}_{1}\), D & DAD:D \\
\hline R3 & MOV \({ }_{\text {, }}\), A & \(\mathrm{A}_{1}, \mathrm{M}\), \\
\hline & S, H, L, \(\mathrm{D}_{1}, \mathrm{M}\) & M2. \\
\hline & C.P.I \(1, ~ \mathrm{~F}\) & FF\#: \\
\hline & J, \(\mathbf{Z}_{1} \ldots \ldots\) & R 7 \\
\hline & CMP & B \\
\hline & \(\mathrm{J}_{\mathbf{C}}\) & R,6 \\
\hline & JNZ \(\mathrm{Z}_{\text {, }}\), R & R,5 \\
\hline & PU,S,H \({ }_{\text {, }}\) & P SW: \\
\hline & LH, L, \(\mathrm{D}_{1}\) M & M1 \\
\hline & L, D, \(\mathbf{A}_{1}\), \({ }^{\text {M }}\) & M2 \\
\hline & S, U, B , L & L, \\
\hline & L, D, \(\mathbf{A}_{1}\), & M2, +1, \(\mathbf{1}_{1}\) \\
\hline & \(\mathbf{J} \mathbf{C}\) & R, 4 , \\
\hline & \(\mathbf{P} \mathbf{Q} \mathbf{P}_{i}, \mathbf{P}\) & P S.W: \\
\hline & JMP \({ }_{\text {- }}\), & R,6, \\
\hline \({ }_{55} \mathbf{R}, 4\) & P, QP P & P. S.W \\
\hline
\end{tabular}


\section*{Explanation Keyed to Program Listing}
(1) The program name is defined as 'SORT'.
(2) If column 1 of a statement is '*', it is considered a comment.
(3) Defines the value of data.
 number.
(5) Reserves a region to store the results.
(6) The above program is defined as a RAM region because its contents are variable at time of execution, and this is a ROM region because its contents are fixed.

\title{
MITSUBISHI MICROCOMPUTERS \\ APPLICATION OF MELCS 8/2 SINGLE-BOARD COMPUTER
}

\section*{(PCA 0801) IN DATA TRANSMISSION THROUGH A MASTER-SLAVE MULTICOMPUTER SYSTEM}

\section*{DESCRIPTION}

Three PCA0801 single-board computers are connected to form a master-slave microcomputer data-transmission system. Such a system contributes significantly to reducing the load on the host computer and to improving the operational efficiency and functions of the system. This is an example of a mode 2 application of the M5L 8255AP programmable peripheral interface (PPI).

\section*{FUNCTION}

One of the three PCA0801s serves as the master computer, and the other two as the slave computers that complete the system. When the No. 1 PPI (C.W. \(=03_{16}\) ) is set to mode 2, data is transmitted between the master and either of the slaves using the I/O port PA as a bidirectional data bus.

\section*{OPERATION}

The master computer, storing 200 bytes of the transmission data within its No. 2 EPROM (M5L 2708K), starts to transmit that data to the No. 1 slave computer via the \(\mathrm{I} / \mathrm{O}\) port \(\mathrm{PA}\left(\mathrm{PA}_{0} \sim \mathrm{PA}_{7}\right)\). After receiving the data, the slave computer inverts the data and stores it in its RAM (M5L2111AP). This inverted data is then sent back to the master computer, after which it is stored in the master computer's RAM.

The master computer now starts to transmit 200 bytes of the RAM data to the No. 2 slave computer, where the data is inverted and stored in the RAM to be sent back to the master computer.

The master computer, having completed storage of the data in its RAM, executes an inspection routine for the stored data, and compares the 200 -byte contents of the

EPROM and the RAM for discrepancies.
If all the data is correct, LED 1, which acts as an indicator, is turned on. If not, LED 2 is lit, and execution is terminated.

The operational status of the LEDs (on or off), and their significance, are shown in Table 1. These status indications are shown in the sequence of CPU progress, so that the operating status of the master computer may be readily recognized from the combination of LED \(0 \sim\) LED 2 indicators.

Table 1 Status as Indicated by the LED Display
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{l}
CPU \\
Sequence
\end{tabular} & LED
0 & \[
\begin{gathered}
\text { LED } \\
1
\end{gathered}
\] & \[
\begin{gathered}
\text { LED } \\
2
\end{gathered}
\] & Description of the status indicated \\
\hline \multirow[t]{8}{*}{} & 0 & 0 & 0 & System is not transmitting data \\
\hline & 0 & 0 & 1 & Data is being started between the master and slave computer No. 1. \\
\hline & 1 & 0 & 0 & Data is being transmitted between the master and slave computer No. 1. \\
\hline & 0 & 0 & 0 & Data is completed between the master and slave computer No. 1. \\
\hline & 0 & 0 & 1 & System is in the idle condition, with no transmission between the master and slave computer No. 2 \\
\hline & 1 & 1 & 1 & Data is being started between the master and slave computer No. 2 . \\
\hline & 0 & 1 & 0 & Data transmission has been completed, having transmitted the data correctly. \\
\hline & 0 & 0 & 1 & Data transmission has completed. but a transmission error hias been found. \\
\hline
\end{tabular}

Note 1: "ON" indicates where the LED turns on, and "OFF" where the LED turns off
2 : The slave computers. No. 1 and No. 2. must be in operation prior to the engagement of the master computer.

Fig. 1 Applcation Example


Fig. 2 Master microcomputer flow chart


\section*{MITSUBISHI MICROCOMPUTERS APPLICATION OF MELCS 8/2 SINGLE-BOARD COMPUTER}
(PCA 0801) IN DATA TRANSMISSION THROUGH A MASTER-SLAVE MULTICOMPUTER SYSTEM

Fig. 3 Slave microcomputer flow chart

（PCA 0801）IN DATA TRANSMISSION
THROUGH A MASTER－SLAVE MULTICOMPUTER SYSTEM
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{14}{|l|}{MASTER MICROCOMPUTER MAIN PROGRAM LIST} \\
\hline \multicolumn{14}{|l|}{＊＊CROSS ASSEMBLER OF 8－BIT MICROPROCESSOR} \\
\hline & & & & & & & 0070 & 0081 & \(3 A C C 40\) & & LDA & FLAG & \\
\hline \(0001 *\) & ＊＊＊M & MASTER M & MICROCOMP & UUTER & main program & ＊＊＊ & 0071 & 0084 & B7 & & ORA & A & \\
\hline 0002 & 0400 & & ROM2ST & EQU & 0400\＃ & & 0072 & 0085 & C20101 & & JNZ & SUM & \\
\hline 0003 & 4000 & & RAMST & EQU & 4000\＃ & & 0073 & 0088 & 3ACE40 & & LDA & TEMPRY & \\
\hline 0004 & 40C8 & & DSTNT1 & EQU & 40C8\＃ & & 0074 & 0088 & EB & & XCHG & & \\
\hline 0005 & 40CA & & DSTNT2 & EQU & 40CA\＃ & & 0075 & 008C & 77 & & MOV & M，A & \\
\hline 0006 & 40CC & & Flag & EQU & 40 CCH & & 0076 & 008D & OD & & DCR & C & \\
\hline 0007 & 40CD & & COUNT． & EOU & 40CD\＃ & & 0077 & 008E & EB & & XCHG & & \\
\hline 0008 & 40CE & & tempry & EGU & 40CE＊ & & 0078 & 008F & C2FCOO & & JN2 & YET & \\
\hline 0009 ＊ & & & & & & & 0079 & 0092 & 3E00 & & MVI & A， \(00 \%\) & \\
\hline \(0010 *\) & & & & & & & 0080 & 0094 & D305 & & OUT & 05＊ & \\
\hline 0011 & 0000 & & & ORG & 0000＊ & & 0081 & 0096 & 78 & & MOV & A，\({ }^{\text {B }}\) & \\
\hline 0012 & 0000 & \(3 E C 2\) & MASTER & MVI & A，C 2\＃ & & 0082 & 0097 & FE02 & & CPI & 02＂ & \\
\hline 0013 & 0002 & D303 & & OUT & 03＂ & & 0083 & 0099 & C2CFOO & & JNZ & S2END & \\
\hline 0014 & 0004 & 3E01 & & MVI & A，01＊ & & 0084 & 009C & CD1201 & & CALL & TIMEC & \\
\hline 0015 & 0006 & D303 & & OUT & 03＊ & & 0085 & 009F & 3E69 & & MVI & A．69＊ & \\
\hline 0016 & 0008 & 3E03 & & MVI & A，03＊ & & 0086 & OOAl & D300 & & OUT & 00＊ & \\
\hline 0017 & 000A & D303 & & OUT & 03＂ & & 0087 & 00A3 & 3E 02 & & MVI & A，02＂ & \\
\hline 0018 & 000C & \(3 E 80\) & & MVI & A，80＊ & & 0088 & 00A5 & D303 & & OUT & 03＊ & \\
\hline 0019 & U00E & D307 & & OUT & 07\＃ & & 0089 & 00A7 & 3E02 & & MVI & A，02＊ & \\
\hline 0020 & 0010 & 3E00 & & MVI & A，00＊ & & 0090 & 00A9 & D307 & & OUT & 07＊ & \\
\hline 0021 & 0012 & 0305 & & OUT & 05＊ & & 0091 & 00 AB & 3C & & INR & A & \\
\hline 0022 & 0014 & 3EFF & & MVI & A，FF\％ & & 0092 & OOAC & D307 & & OUT & 07＊ & \\
\hline 0023 & 0016 & 0306 & & OUT & 06＊ & & 0093 & OOAE & 3E03 & & MVI & A，03＂ & \\
\hline 0024 & 0018 & 3EAA & & MVI & A，AA＊ & & 0094 & Oово & D303 & & OUT & 03＂ & \\
\hline 0025 & 001A & D304 & & OUT & 04＊ & & 0095 & OOB2 & CD2EO1 & & CALL & timed & \\
\hline 0026 & 001 C & 31FF40 & & LXI & SP，40FF \＃ & & 0096 & 00B5 & 3EOA & & MVI & A，OA＂ & \\
\hline 0027 & 001F & 0602 & & MVI & B， 2 & & 0097 & 0087 & D307 & & OUT & 07＊ & \\
\hline 0028 & 0021 & 210001 & & LXI & H， X & & 0098 & 0089 & 3E00 & & MVI & A，00＊ & \\
\hline 0029 & 0024 & 22C840 & & SHLD & DSTNTI & & 0099 & OOBB & D303 & & OUT & 03＊＊ & \\
\hline 0030 & 0027 & 21E501 & & LXI & \(\mathrm{H}, \mathrm{Y}\) & & 0100 & OOBD & 3C & & INR & A & \\
\hline 0031 & 002A & 22CA4i） & & SHLD & DSTNT 2 & & 0101 & OOBE & D303 & & OUT & 03\＃ & \\
\hline 0032 & 0020 & AF & & XRA & A & & 0102 & OOCO & 3EOB & & MVI & A， 0 B\％ & \\
\hline 0033 & 002E & 32CE40 & & STA & TEMPRY & & 0103 & 00C2 & 0307 & & OUT & 07＊ & \\
\hline 0034 & 0031 & 32CD40 & & STA & COUNT & & 0104 & 00C4 & DBOO & & IN & 00\％ & \\
\hline 0035 & 0034 & 3E 59 & & MVI & A，59＊ & & 0105 & 00c6 & D66B & & SUI & 6B＊ & \\
\hline 0036 & 0036 & 32CC40 & & STA & FLAG & & 0106 & 00c8 & C20801 & & JNZ & NOCOMC & \\
\hline 0037 & 0039 & CD1201 & & CALL & TIMEC & & 0107 & OOCB & 3 E 07 & & MVI & A，07＊ & \\
\hline 0038 & 003C & 3E69 & & MVI & A，69\＃ & & 0108 & OOCD & D305 & & OUT & 05\＃ & \\
\hline 0039 & 003 E & 0300 & & OUT & 00＂ & & 0109 & 00CF & 210040 & S2END & LXI & H，RAMST & \\
\hline 0040 & 0040 & 3E 02 & & MVI & A，02＊ & & 0110 & 0002 & 54 & & MOV & D，H & \\
\hline 0041 & 0042 & D303 & & OUT & 03＊ & & 0111 & OOD3 & 5D & & MOV & E，L & \\
\hline 0042 & 0044 & 3E00 & & MVI & A，00\＃ & & 0112 & 0004 & 05 & & DCR & B & \\
\hline 0043 & 0046 & D307 & & OUT & 07＊ & & 0113 & 0005 & C27200 & & JNZ & RPT 2 & \\
\hline 0044 & 0048 & 3 C & & INR & A & & 0114 & OOD8 & OEC8 & & MVI & C，200 & \\
\hline 0045 & 0049 & 0307 & & OUT & 07＊ & & 0115 & OODA & 110004 & & LXI & D，ROM2ST & \\
\hline 0046 & 004B & 3 E 03 & & MVI & A，03\＃ & & 0116 & OODD & 1 A & SCAN & LDAX & D & \\
\hline 0047 & 004D & D303 & & OUT & 03＂ & & 0117 & OODE & BE & & C．MP & M & \\
\hline 0048 & 004F & CD2E01 & & CALL & TIMED & & 0118 & OODF & C2F500 & & JNZ & TRMERR & \\
\hline 0049 & 0052 & 3 E 08 & & MVI & A，08＊ & & 0119 & OUE2 & 13 & & INX & D & \\
\hline 0050 & 0054 & 0307 & & out & 07＊ & & 0120 & OOE3 & 23 & & INX & H & \\
\hline 0051 & 0056 & 3E00 & & MVI & A，00＊ & & 0121 & OOE4 & OD & & OCR & C & \\
\hline 0052 & 0058 & D303 & & OUT & 03＊ & & 0122 & OOES & C20000 & & JNZ & SCAN & \\
\hline 0053 & 005A & 3 C & & INR & A & & 0123 & OOE8 & 3E02 & & MVI & A， 02 ＂ & \\
\hline 0054 & 005B & D303 & & OUT & 03＊ & & 0124 & OOEA & D305 & & OUT & 05＂ & \\
\hline 0055 & 0050 & 3 E09 & & MVI & A，09＊ & & 0125 & OOEC & 3ACD40 & NO2 & LDA & COUNT & \\
\hline 0056 & 005F & D307 & & OUT & C7＂ & & 0126 & OOEF & 0304 & & OUT & 04＊ & \\
\hline 0057 & 0061 & DB00 & & IN & 00＂ & & 0127 & 00F1 & 00 & NO1 & NOP & & \\
\hline 0058 & 0063 & D66B & & Sul & 6B\＃ & & 0128 & 00F2 & C3F100 & & JMP & NO1 & \\
\hline 0059 & 0065 & C20801 & & JNZ & NOCOMC & & 0129＊ & & & & & & \\
\hline 0060 & 0068 & 3EO1 & & MVI & 4，01＊ & & 0130 & 00F5 & 3E04 & TRMERR & MVI & A，04＊ & \\
\hline 0061 & 006A & D305 & & gut & O5＊ & & 0131 & 00F7 & D305 & & OUT & 05＊ & \\
\hline 0062 & 006C & 210004 & & L×I & H，REM2ST & & 0132 & 00F9 & C3ECOO & & JMP & NO2 & \\
\hline 0063 & 006F & 110040 & & LxI & U，hamst & & 0133＊ & & & & & & \\
\hline 0064 & 0072 & OEC8 & RPT 2 & M．I & C，2うつ & & 0134 & DOFC & 23 & YET & 1 NX & H & \\
\hline 0065 & 0074 & 7E & RPT1 & mod & －，\({ }^{\text {a }}\) & & 0135 & OOFD & 13 & & INX & D & \\
\hline 0066 & 0075 & CU5501 & & Ct－L & \(\because\) & & 0136 & OOFE & C37400 & & JMP & RPT 1 & \\
\hline 0067 & 0078 & CD2E01 & & Ch－L & TinEj & & 0137＊ & & & & & & \\
\hline 0068 & 0078 & CD6001 & & くちら & \(\mathrm{M}_{1}\) & & 0138＊ & ＊＊＊ & O－Pass & SUM＊＊＊ & & & 15 \\
\hline 0069 & 007E & 32CE40 & & STL & tempay & & 0139＊ & & & & & & \\
\hline
\end{tabular}
(PCA 0801) IN DATA TRANSMISSION
THROUGH A MASTER-SLAVE MULTICOMPUTER SYSTEM
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 0140 & 0101 & 13 ACO 40 & SUM & LDA & COUNT & 0211 & & & & & \\
\hline 0141 & 0104 & 4 3C & & INR & A & 0212 & 0160 & D5 & M I- & PUSH & D \\
\hline 0142 & 0105 & 32CD40 & & STA & COUNT & 0213 & 0161 & 110202 & & LXI & D, 202* \\
\hline 0143 & 0108 & C37400 & & JMP & RPT1 & 0214 & 0164 & CDA201 & & CALL & DECODI \\
\hline 0144 & & & & & & 0215 & 0167 & DB00 & & IN & 00* \\
\hline 0145 & & & & & & 0216 & 0169 & D1 & & POP & D \\
\hline 0146 & *** N & NOCOMMUN I & CATE *** & & & 0217 & 016A & C9 & & RET & \\
\hline 0147 & & & & & & 0218 & & & & & \\
\hline 0148 & O10B & 3 C 04 & NOCOMC & MVI & A,04\# & 0219 & & & & & \\
\hline 0149 & 0100 & D305 & & OUT & 05\# & 0220 & *** SU & UBROUT I & NE DECOD & O *** & \\
\hline 0150 & Ol OF & C3F100 & & JMP & NO1 & 0221 & & & & & \\
\hline 0151 & & & & & & 0222 & \(016 B\) & E5 & DECODO & PUSH & H \\
\hline 0152 & *** S & SUBROUTIN & NE TIMEC & *** & & 0223 & 016C & D5 & & PUSH & D \\
\hline 0153 & & & & & & 0224 & 0160 & 2AC840 & & LHLD & DSTNTI \\
\hline 0154 & 0112 & 2 1E32 & TIMEC & MVI & E, 50 & 0225 & 0170 & DB01 & MIBF & IN & 01\# \\
\hline 0155 & 0114 & 4 CD2E01 & TIMEC1 & CALL & TIMED & 0226 & 0172 & A6 & & ANA & M \\
\hline 0156 & 0117 & 710 & & DCR & E & 0227 & 0173 & C29B01 & & JNZ & MIBFP \\
\hline 0157 & 0118 & Caleol & & JZ & TIMEC 2 & 0228 & 0176 & 3E02 & & MVI & A,02" \\
\hline 0158 & 0118 & C31401 & & JMP & TIMEC 1 & 0229 & 0178 & D303 & & OUT & 03\# \\
\hline 0159 & O11E & C9 & TIMEC2 & RET & & 0230 & 017A & 23 & & INX & H \\
\hline 0160 & & & & & & 0231 & 017 B & 7E & & MOV & A, M \\
\hline 0161 & & & & & & 0232 & 017C & D307 & & OUT & 07\# \\
\hline 0162 & & & & & & 0233 & 017E & 3C & & INR & A \\
\hline 0163 & *** S & S UBROUT IN & NE TIMEF & *** & & 0234 & 017F & D307 & & OUT & 07\# \\
\hline 0164 & 011 F & DS & TIMEF & PUSH & D. & 0235 & 0181 & 3E03 & & MVI & A. \(03 \%\) \\
\hline 0165 & 0120 & IEOA & & MVI & E,10 & 0236 & 0183 & D303 & & OUT & 03* \\
\hline 0166 & 0122 & 2 CD2E01 & TIMEF1 & CALL & TIMED & 0237 & 0185 & 79 & & MOV & A, C \\
\hline 0167 & 0125 & 5 1D & & DCR & E & 0238 & 0186 & D601 & & SUI & O1* \\
\hline 0168 & 0126 & CA2COI & & \(J 2\) & TIMEF 2 & 0239 & 0188 & CA9701 & & JZ & FINEI \\
\hline 0169 & 0129 & C32201 & & JMP & TIMEF1 & 0240 & 0188 & 2B & & DCX & H \\
\hline 0170 & 0120 & - 1 & TIMEF2 & POP & D & 0241 & 018 C & 22C840 & Storel & SHLD & DSTNT1 \\
\hline 0171 & 0120 & C9 & & RET & & 0242 & 018F & 3E 24 & & MVI & A,24* \\
\hline 0172 & & & & & & 0243 & 0191 & 32CC40 & & STA & FLAG \\
\hline 0173 & *** S & S UBROUT IN & NE TIMED & *** & & 0244 & 0194 & D1 & NOIBF & POP & 1 \\
\hline 0174 & & & & & & 0245 & 0195 & E1 & & POP & H \\
\hline 0175 & 012 E & F5 & TIMED & PUSH & PSW & 0246 & 0196 & C9 & & RET & \\
\hline 0176 & 012 F & C5 & & PUSH & B & 0247 & 0197 & 23 & FINE1 & INX & H \\
\hline 0177 & 0130 & D 5 & & PUSH & D & 0248 & 0198 & C38C01 & & JMP & STORE 1 \\
\hline 0178 & 0.131 & 1 E5 & & PUSH & H & 0249 & 0198 & 15 & MIBFP & DCR & D \\
\hline 0179 & 0132 & 1614 & & MVI & D, 20 & 0250 & 019 C & C27001 & & JNZ & MIBF \\
\hline 0180 & 0134 & 4 OE14 & & MVI & C. 20 & 0251 & 019F & C39401 & & JMP & NOIBF \\
\hline 0181 & 0136 & 06C8 & TIMED6 & MVI & B, 200 & 0252 & & & & & \\
\hline 0182 & 0138 & 3EC8 & & MVI & A, 200 & 0253 & & & & & \\
\hline 0183 & 013A & A C33001 & TIMED 1 & JMP & TIMED 2 & 0254 & *** S & UBROUT I & NE DECOD & I *** & \\
\hline 0184 & 0130 & C34001 & TIMED2 & JMP & TIMED 3 & 0255 & & & & & \\
\hline 0185 & 0140 & O 05 & TIMED3 & DCR & B & 0256 & 01A2 & ES & DECODI & PUSH & H \\
\hline 0186 & 0141 & 1 3D & & DCR & A & 0257 & O1A3 & D5 & & PUSH & D \\
\hline 0187 & 0142 & 2 CA4801 & & JZ & TIMED 4 & 0258 & 01A4 & 2ACA40 & & LHLD & DSTNT2 \\
\hline 0188 & 0145 & 5 C33A01 & & JMP & TIMED 1 & 0259 & O1A7 & DBO1 & MOBF & IN & O1\# \\
\hline 0189 & 0148 & 815 & TIMED 4 & DCR & D & 0260 & 01A9 & A6 & & ANA & M \\
\hline 0190 & 014.9 & 9 OD & & DCR & C & 0261 & OlAA & C20601 & & JNZ & MOBFP \\
\hline 0191 & 014 A & A CA5001 & & JZ & TIMED 7 & 0262 & O1AD & 23 & & INX & H \\
\hline 0192 & 0140 & C33601 & & JMP & TIMED6 & 0263 & 01AE & 7 F & & MOV & A, H \\
\hline 0193 & 0150 & E1 & TIMED 7 & POP & H & 0264 & 01AF & D307 & & OUT & 07\# \\
\hline 0194 & 0151 & 1 D1 & & POP & D & 0265 & 0181 & 3E 00 & & MVI & A,00" \\
\hline 0195 & 0152 & 2 Cl & & POP & B & 0266 & 01B3 & D303 & & OUT & )3* \\
\hline 0196 & 0153 & 3 Fl & & POP & PSW & 0267 & 01B5 & 3E01 & & MVI & A,O1* \\
\hline 0197 & 0154 & 4 C 9 & & RET & & 0268 & 0187 & D303 & & OUT & 03\# \\
\hline 0198 & & & & & & 0269 & 0189 & 7E & & MOV & A, M \\
\hline 0199 & & & & & & 0270 & 01BA & 3C & & I NR & A \\
\hline 0200 & *** S & SUBROUT IN & NE MO *** & & & 0271 & 01BB & D307 & & OUT & D7\% \\
\hline 0201 & & & & & & 0272 & 01BD & 79 & & MOV & A, C \\
\hline 0202 & 0155 & 5 D300 & MO & OUT & 00\# & 0273 & OlBE & D601 & & SUI & \(01 *\) \\
\hline 0203 & 0157 & 7 D5 & & PUSH & D & 0274 & O1C0 & CAD201 & & JZ & FINE2 \\
\hline 0204 & 0158 & 8110202 & & LXI & D, 202* & 0275 & 0163 & 2B & & DCX & H \\
\hline 0205 & 0158 & CD6B01 & & CALL & DECODO & 0276 & 0114 & 22CA40 & STORE 2 & SHLD & DSTNT2 \\
\hline 0206 & 015 E & D1 & & POP & D & 0277 & \(01 C 7\) & 3ACC40 & & LDA & FLAG \\
\hline . 0207 & 015 F & C9 & & RET & & 0278 & 01CA & D624 & & SUI & 24* \\
\hline 0208 & & & & & & 0279 & 01 CC & 32CC40 & & STA & FLAG \\
\hline 0209 & & & & & & 0280 & 01 CF & D1 & NOOBF & POP & D \\
\hline 0210 & *** S & SUBROUT IN & NE MI *** & * & & 0281 & O1DO & El & & POP & H \\
\hline
\end{tabular}

THROUGH A MASTER-SLAVE MULTICOMPUTER SYSTEM
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 0282 & 0101 & C9 & & RET & & & & 0295 & O1E1 & 04 & & DEF & & 4* \\
\hline 0283 & 0102 & 23 & FINE 2 & INX & & H & & 0296 & 01 E 2 & 04 & & DEF & & 4* \\
\hline 0284 & 0103 & C3C401 & & JMP & & STORE 2 & & 0297 & 01E3 & 08 & & DEF & 08 & 8\# \\
\hline 0285 & 0106 & 10 & MOBFP & OCR & & E & & 0298 & 01E4 & 06 & & DEF & & 6* \\
\hline 0286 & 0107 & C2A701 & & JNL & & MOBF & & 0299 & \(01 \mathrm{E5}\) & 10 & Y & DEF & & 0* \\
\hline 0287 & OIDA & C3CFOl & & JMP & & NOOBF & & 0300 & 01 E 6 & 08 & & DEF & 08 & 8* \\
\hline 0288* & & & & & & & & 0301 & \(01 E 7\) & 20 & & DEF & & O* \\
\hline 0289* & & & & & & & & 0302 & 01E8 & OA & & DEF & & A* \\
\hline 0290* & & SELECTIVE & CHARA & CTER & 0 & TEIGI S & SURU * & 0303 & 01E9 & 40 & & DEF & & * \\
\hline 0291 & 0100 & 01 & x & DEF & & 01\# & & 0304 & O1EA & OC & & DEF & OC & C* \\
\hline 0292 & O1DE & 00 & & DEF & & 00* & & 0305 & 01EB & 80 & & DEF & & O* \\
\hline 0293 & 01DF & 02 & & DEF & & 02* & & 0306 & O1EC & OE & & DEF & & E\# \\
\hline 0294 & OIEO & 02 & & DEF & & 02\# & & 0307 & 0000 & & & END & & ASTER \\
\hline
\end{tabular}

\section*{SLAVE MICROCOMPUTER MAIN PROGRAM LIST}
**CROSS ASSEMBLER OF 8-BIT MICROPROCESSOR


\section*{JAPAN}

Electronics Marketing Division Mitsubishi Electric Corporation 2-3, Marunouchi 2-chome
Chiyoda-ku, Tokyo 100, Japan
Telex: 24532 MELCO J
Telephone: (O3) 218-3473
(03) 218-3499

\section*{HONG KONG}

Ryoden Electric Engineering Co., Ltd.
22 nd fl., Leighton Centre
77, Leighton Road
Causeway Bay, Hong Kong
Telex: 73411 RYODEN HX
Telephone: (5) 790-7021
TAIWAN
Mitsubishi Electric Corporation
Taipei Representative Office
Room 1303, 13th fl., Huei Fong Bldg
27, Sec. 3, Chung Shan N. Road
Taipei, R.O.C
Telex: 11211 MITSUBISHI
elephone: (597) 3111
U.S.A.

Mitsubishi Electronics America, Inc.
1230 Oakmead Parkway
Suite 206 Sunnyvale CA 94086 U.S.A.
Telex: \(\quad 172296\) MELA SUVL
Telephone: (408) 730-5900
Mitsubishi Electronics America, Inc. 2200 West Artesia Blvd
Compton CA 90220, U.S.A
Telex: 698246 MELA CMTN
Telephone: (213) 979-6055
Mitsubishi Electronics America, Inc.
200 Unicorn Park Drive
Woburn, MA 01801, U.S.A
Telex: \(\quad 951796\) MELASB WOBN
Telephone: (617) 938-1220

\section*{WEST GERMANY}

Mitsubishi Electric Europe GmbH
Brandenburger Str. 40
4030 Ratingen, West Germany
Telex: 8585070 MED D
Telephone: (02102)4860
U.K.

Mitsubishi Electric (U.K.) L.td
Polycherome House Sandown Road
Watford, Hearts, U.K.
Telex: 927908
Telephone: (923) 37334
AUSTRALIA
Melco Australia Pty. L.td
33rd Level, Australia Square, Sydney, N.S.W., 2000, Australia
P.O. Box H129: Australia Square

Telex: MESYO AA 26614
Telephone: (232) 6277

\section*{1982 MITSUBISHI DATA BOOK LSI}```


[^0]:    DOUT $\quad \begin{aligned} & \mathrm{VOH}_{\mathrm{OH}}- \\ & \mathrm{VOL}_{\mathrm{OL}}\end{aligned}$

[^1]:    Note 13: $\overline{\mathrm{CAS}}=\mathrm{V}_{1} \mathrm{H} 1, R / W=$ don't care.

[^2]:    $\mathrm{VOH}^{-}$
    VOL -

[^3]:    Note 2: $\mathrm{t}_{\mathrm{PxZ}}$ is from $\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}$, or OD . whichever occurs first.

[^4]:    Note 5. The $V_{O(P)}$ waveform is the voltage waveform applied to the output during programming; the $0_{1} \sim 0_{4}$ waveforms indicate the output level of the device itself
    Note 6. Waveform $\bar{E}$ indicates either the $\overline{E_{1}}$ or $\overline{E_{2}}$ waveform; the other is $V_{\text {IL (P) }}$.

[^5]:    Note 4. $V_{\text {IL }}(\phi)$ is specified for the maximum $V_{D D}$ value.

