

# SRAM DATA BOOK

2805 East Columbia Road Boise, Idaho 83706 Telephone: (208) 368-3900

FAX: (208) 368-4431

Customer Comment Line: (800) 932-4992

©1991, Micron Technology, Inc. Printed in the U.S.A.

Micron Technology, Inc., reserves the right to change products or specifications without notice.



#### **ABOUT THE COVER:**

Front—Clockwise from left, 1) Micron's Cache Data SRAM wafer; 2) Micron team members build quality into every Micron wafer at our Boise, Idaho, facilities; 3) a SEM photograph of the SRAM lithography process; and 4) Micron's packaged SRAMs in SOJ, PQFP and SOIC packages.

Back — Micron's Boise, Idaho, headquarters.



#### **IMPORTANT NOTICE**

Micron Technology, Inc., reserves the right to change products or specifications without notice. Customers are advised to obtain the latest versions of product specifications, which should be considered in evaluating a product's appropriateness for a particular use. There is no assurance that Micron's semiconductors are appropriate for any application by a customer.

MICRON TECHNOLOGY, INC., MAKES NO WARRANTIES EX-PRESSED OR IMPLIED OTHER THAN COMPLIANCE WITH MICRON'S SPECIFICATION SHEET FOR THE COMPONENT AT THE TIME OF DELIVERY, ANY CLAIM AGAINST MICRON MUST BE MADE WITHIN NINETY (90) DAYS FROM THE DATE OF SHIPMENT FROM MICRON, AND MICRON HAS NO LIABILITY THEREAFTER. ANY MICRON LIA-BILITY IS LIMITED TO REPLACE-MENT OF DEFECTIVE ITEMS OR RETURN OF AMOUNTS PAID FOR DEFECTIVE ITEMS (AT THE BUYER'S ELECTION).

MICRON'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF MICRON TECHNOLOGY, INC. AS USED HEREIN:

A. LIFE SUPPORT DEVICES OR SYSTEMS ARE DEVICES OR SYSTEMS WHICH (1) ARE INTENDED FOR SURGICAL IMPLANT INTO THE BODY, OR (2) SUPPORT OR SUSTAIN LIFE AND WHOSE FAILURE TO PERFORM WHEN PROPERLY USED IN ACCORDANCE WITH INSTRUCTIONS FOR USE PROVIDED IN THE LABELING CAN BE REASONABLY EXPECTED TO RESULT IN A SIGNIFICANT INJURY TO THE USER.

B. CRITICAL COMPONENT IS ANY COMPONENT OF A LIFE SUPPORT DEVICE OR SYSTEM WHOSE FAILURE TO PERFORM CAN BE REASONABLY EXPECTED TO CAUSE THE FAILURE OF THE LIFE SUPPORT DEVICE OR SYSTEM OR TO AFFECT ITS SAFETY OR EFFECTIVENESS.



#### **ADVANTAGES**

Quality, productivity and innovation unite at Micron. Because of our emphasis on quality, we have created hundreds of reliable, high-performance memory products. Our products feature some of the industry's fastest speeds and smallest die sizes, delivered when you need them, and reliable beyond your expectations. And, because we produce our products in a centralized location, we can offer unparalleled flexibility and project control.

#### COMPONENT INTEGRATED CIRCUITS

Micron Technology entered the memory market 14 years ago to manufacture dynamic random access memory (DRAM). From there, we developed high-performance fast static RAM (SRAM), multiport DRAM (VRAM and Triple Port DRAM), and a variety other memory products.

As we bring progressive memory solutions to our customers, we enjoy recognition for our achievements. Micron's Triple Port DRAM was the first IC ever to incorporate a second, independent serial access port, allowing unparalleled flexibility in data manipulation. In 1990, Micron's Triple Port received the 1990 "Product of the Year" award from *Electronic Products* magazine.

#### SPECIALTY MEMORY PRODUCTS

Beyond our standard component memory, Micron is introducing many revolutionary products that we expect will follow the Triple Port's tradition. From FIFOs to processors, Micron continues to forge ahead into new and exciting frontiers.

We are pleased to be first to market with our compact, easy-to-install IC DRAM Card. Ideal for laptop, notebook and other portable systems, Micron's IC DRAM Card offers both high density and low power within JEDEC and JEIDA specifications.

#### MILITARY CERTIFIED PRODUCTS

As one of the few manufacturers of military-grade memory in North America, Micron is proud to provide a documented source inspection from wafer start to finished product. We've earned recognition from U.S. and European space agencies as well as Joint Army/Navy

certification for both our NMOS and CMOS process technologies.

#### **DIE SALES**

In addition to our durable ceramic packaging, Micron also provides memory devices in bare die form. These are increasingly in demand for commercial and military use in highly specialized applications. Micron's bare dice are available in 6" wafers and wafflepacks.

#### **OEM SYSTEM-LEVEL PRODUCTS**

For total project management, Micron offers added value services. These include both standard contract manufacturing of system-level products from any single phase — design, assembly, customer kitted assembly, comprehensive quality testing or shipping — and complete turnkey services covering all phases of production. Our component and system-level manufacturing facilities are centrally located in Boise, Idaho, so any reliable component products you may need for your board are readily available.

#### **OUALITY**

Without a doubt, the most important thing we provide goes out to every Micron customer with every Micron product — quality. That's because we believe that quality must be internalized at every level of our company. We're committed to our employees as well as our customers. We provide every Micron team member with the tools, confidence and motivation they need to make Micron's quality philosophy a reality.

One way we have measurably improved both productivity and product quality is through our quality improvement teams. These groups of Micron team members get together to address a wide range of issues within their areas. We've also implemented statistical process controls to evaluate every facet of the memory design, fabrication, assembly and shipping process. And our AMBYX<sup>™</sup> intelligent burn-in and test system\* gives Micron the ultimate edge in product reliability.

\*For more information on Micron's AMBYX™, see Section 7.



Micron Technology, Inc., is dedicated to the design, manufacture and marketing of high quality, highly reliable memory integrated circuits. Our corporate mission is:

# "To be a world class team developing advantages for our customers"

At Micron, we are investing time, talent and resources to bring you the finest DRAMs, SRAMs, VRAMs and other specialty memory products. We have developed a unique intelligent burn-in system, the AMBYX™, that evaluates and reports the quality level of each and every component we produce.

We are dedicated to continuous improvement of all our products and services. This means continual reduction of electrical and mechanical defect levels. It also means the addition of new services such as "just-in-time" delivery and electronic data interchange programs. And, when you have a design or application question, you can get the answers you need from the source — one of Micron's applications engineers.

We're proud of our products, our progress and our performance. And we're pleased that you're choosing Micron as your memory supplier.

The Micron Team

#### **GENERAL INFORMATION**

#### ABOUT THIS BOOK

#### CONTENT

The 1992 **SRAM Data Book** from Micron Technology provides complete specifications on all standard SRAMs and SRAM modules as well as specialty and derivative products based on our SRAM production process.

The SRAM Data Book is one of three product data books Micron publishes. Its two companion volumes include our *DRAM Data Book* (to be released in February / March 1992) and *Military Data Book* (currently available).\*

#### SECTION ORGANIZATION

Micron's 1992 *SRAM Data Book* contains a detailed Table of Contents with sequential and numerical indexes of products as well as a complete product selection guide. The Data Book is organized into nine sections:

- Sections 1–5: Individual product families.
   Contains a product selection guide followed by data sheets.
- Section 6: Application information.
- Section 7: Summary of Micron's unique quality and reliability programs and testing operation, including our AMBYX™ intelligent burn-in and test system.\*\*
- Section 8: Packaging information.
- Section 9: Product ordering information, including a list of sales representatives and distributors worldwide

#### **DATA SHEET SEQUENCE**

Data sheets in this book are ordered by width first and depth second. For example, the SRAM section begins with the  $16K \times 1$  SRAM followed by  $64K \times 1$  and all other  $\times 1$  configurations in order of ascending depth. Next come the  $\times 1$  products, followed by  $\times 1$ , etc., as applicable to the specific product family.

#### DATA SHEET DESIGNATIONS

As detailed below, each Micron product data sheet is classified as either **Advance**, **Preliminary** or **Final**. In addition, new product data sheets that are new additions to this data book are designated with a "New" in the tab area of the front page.

#### **SURVEY**

We have included a removable, postage-paid survey form in the front of this book. Your time in completing and returning this survey will enhance our efforts to continually improve our product literature.

For more information on Micron product literature, or to order additional copies of this publication, contact:

Micron Technology, Inc. 2805 East Columbia Road Boise, ID 83706 Phone: (208) 368-3900 FAX: (208) 368-4431

Customer Comment Line: (800) 932-4992

#### **DATA SHEET DESIGNATORS**


DATA SHEET MARKING	DEFINITION
"Advance"	This data sheet contains initial descriptions of products still under development.
"Preliminary"	This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.
No Marking (Final)	This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.
"New"	This data sheet (which may be either Advance, Preliminary or Final) is a new addition to the Data Book.

<sup>\*</sup> For complete information on Micron's Military Products, send for our Military Data Book by calling Micron Technology, Inc.


<sup>\*\*</sup> Micron's Quality/Reliability Handbook is available by calling the number listed above.



#### COMPONENT PRODUCT NUMBERING SYSTEM



#### **MODULE PRODUCT NUMBERING SYSTEM**



<sup>\*</sup> Multiple processing codes are separated by a space. Listed in hierarchy in case of multiple options.



# **TABLE OF CONTENTS**

STATIC RAMS			PAGE
MT5C1601	16K x 1	CE only	1-1
MT5C6401	64K x 1	CE only	
MT5C2561	256K x 1	CE only	1-17
MT5C1001	1 Meg x 1	CE only	1-25
MT5C1604	4K x 4	CE only	1-33
MT5C1605	4K x 4	<u>CE &amp; ŎE</u>	1-41
MT5C1606	4K x 4	SI/O, OT	1-49
MT5C1607	4K x 4	SI/O, HZ	1-49
MT5C6404	16K x 4	CE only	1-57
MT5C6405	16K x 4	<u>CE &amp; OE</u>	
MT5C6406	16K x 4	SI/O, CE1, CE2, OE & OT	1-73
MT5C6407	16K x 4	SI/O, HZ	1-73
MT5C2564	64K x 4	CE only	
MT5C2565		CE & OE	
MT5C1005	256K x 4	<u>CE</u> & <u>OE</u>	
MT5C4005		<u>CE</u> & <u>OE</u>	
MT5C4105		CE & OE	
MT5C1608	2K x 8	<u>CE</u> & <u>OE</u>	
MT5C6408	8K x 8	<u>CE1</u> , CE2 & <u>OE</u>	
MT5C2568		CE & OE	
MT5C1008		CE1, CE2 & OE	
MT5C1009		CE & OE	
MT5C4008		<u>CE</u> & <u>OE</u>	
MT5C4108		<u>CE &amp; OE</u>	
MT5C2889		<u>CE1</u> , CE2 & <u>OE</u>	
MT5C1189		<u>CE &amp; OE</u>	
	256K x 16	<u>CE</u> & <u>OE</u>	
IT/AT/XT SPECIFICA	TIONS		1-171
CE	CHIP ENABLE	SI/OSEPARATE DATA INPUTS AN HZHIGH IMPEDANCE OUTPUTS DUI	

.....OUTPUTS TRACK INPUTS DURING WRITE

# MICHON TECHNOLOGY, INC.

# TABLE OF CONTENTS

SYNCHRONO	US SRAMS	I	PAGE
MT58C1289	128K x 9	SR, STW, DSCE, SWE, OE	2-1
	16K x 16	SR, STW, DSCE, OE, BW	
	16K x 18	SR, STW, DSCE, OE, BW	
SR	SYNCHRONOUS READS	STWSELF-TIMEI SWESYNCHRONOUS WRITE	D WRITES
	BYTE WRITE		. D. WIDDE
SRAM MODU	LES		
MT4S1288	128K x 8	<u>CE &amp; OE</u>	3-1
MT2S3216	32K x 16	<u>CE</u> & <u>OE</u>	
MT4S6416	64K x 16	<u>CE</u> & <u>OE</u>	
MT8S1632	16K x 32	CE & OE	
	64K x 32	<u>CE</u> & <u>OE</u>	
	128K x 32	<u>CE</u> & <u>OE</u>	
	256K x 32	<u>CE</u> & <u>OE</u>	3-49
CE	CHIP ENABLE	OEOUTPU	T ENABLE
CACHE DATA	/LATCHED SRAMS		
MT56C0816	Dual 4K x 16 or Single 8K x 16	A0-A11 Latch, BS, CE & OE	4-1
	Dual 4K x 16 or Single 8K x 16	A0-A12 Latch, BS, $\overline{\text{CE}}$ & $\overline{\text{OE}}$	
	16K x 16	LA/Data, BW, DCE, CE & OE	4-25
MT56C0818	Dual 4K x 18 or Single 8K x 18	A0-A11 Latch, BS, CE & OE	
	Dual 4K x 18 or Single 8K x 18	$80486/80485$ Specific, BS, SWE, $\overline{CE}$ , $\overline{OE}$	4-51
	Dual 4K x 18 or Single 8K x 18	A0-A12 Latch, BS, CE & OE	4-61
	16K x 18	LA/Data, BW, DCE, $\overline{\text{CE}}$ & $\overline{\text{OE}}$	4-73
		DCE	
OE	OUTPUT ENABLE	SWE SYNCHRONOUS WRITE	E ENABLE

..... BYTE WRITE

LA/Data ......LATCHED ADDRESS AND DATA





FIFO (FIRST-IN FIRST-OUT) MEMORI	ES (2012)	PAGE
MT52C9005512 x 9	E	5-1
MT52C9007512 x 9	PF, E	5-13
MT52C90101K x 9	E	5-29
MT52C90121K x 9	PF, E	5-41
MT52C90202K x 9	E	5-57
MT52C90222K x 9	PF, E	5-69
E EXPANDABLE DEPTH AND WIDTH	PF PROGRAMMABLE	FLAG
APPLICATION/TECHNICAL INFORM	ATION	
TN-00-01Moisture Absorption in Pla	stic Packages	6-1
TN-00-02Micron Tape and Reel Proc		
TN-05-02SRAM Bus Contention Des		
TN-05-03SRAM Capacitive Loading		6-13
TN-05-061 Meg Fast SRAM Typical	Operating Curves	6-15
TN-05-07256K Fast SRAM Typical C	perating Curves	6-17
TN-05-0864K Fast SRAM Typical Op	perating Curves	6-19
TN-05-12128K x 8 SRAM Chip Enab		
AN-56-01MT56C0816 Cache Data SR	AM Family	6-23
PRODUCT RELIABILITY		
Product Reliability		7-1
Process Flow Chart		
IACKAGE INI OKWA HON		
Index		Q_1
Package Drawings		
1 ackage Diawings		0-3
SALES INFORMATION		
Customer Service Notes		
Product Numbering System		
Ordering Information and Examples		
North American Sales Representatives and Dist		
International Sales Representatives and Distribution	utors	9-18





NUMERICAL I	INDEX		PAGE
Part #			
2S3216	SRAM MODULE		3-9
	SRAM MODULE		
	SRAM MODULE		
	SRAM MODULE		
	FIFO		
//	FIFO		
	FIFO		
	FIFO	7	
		· · · · · · · · · · · · · · · · · · ·	
	FIFO		
	FIFOCACHE DATA SRAM		
	CACHE DATA SRAM		
	SYNCHRONOUS SRAM		
	SYNCHRONOUS SRAM		
	SYNCHRONOUS SRAM		
	SRAM		
	SRAM		
	SRAM		1-133
5C1009	SRAM		
5C1189	SRAM		1-161
5C1601	SRAM		1-1
5C1604	SRAM		1-33
5C1605	SRAM		1-41
5C1606	SRAM		1-49
5C1607	SRAM		
5C1608	SRAM		
5C2516	LATCHED SRAM		
	SRAM		
	SRAM		
	SRAM		
	SRAM		
	LATCHED SRAM		
	SRAM		
	SRAM		
	SRAM		
	SRAM		
	SRAM		
	SRAM		
	SRAM SRAM		
DC 04U4	SKAIVI		1-0/



# TABLE OF CONTENTS

NUMERICAL IN	NDEX (Continued)	PAG	GE
Part #	• •		
5C6405	SRAM		55
5C6406	SRAM	1-73	73
5C6407	SRAM	1-73	73
5C6408	SRAM	1-1	17
8S1632		3-2	
8S25632	SRAM MODULE	3-4	19
856432	SRAM MODIJI F	3-3	13

TABLE OF CONTENTS

#### **SRAM PRODUCT SELECTION GUIDE\***

Memory	Control	Part	Access	Package and Number of Pins					
Configuration	Functions	Number	Time (ns)	PDIP	SOJ	ZIP	SOIC	Process	Page
16K x 1	CE only	MT5C1601	8 to 35	20	24	•		CMOS	1-1
64K x 1	CE only	MT5C6401	8 to 35	22	24			CMOS	1-9
256K x 1	CE only	MT5C2561	15 to 45	24	24		-	CMOS	1-17
1 Meg x 1	CE only	MT5C1001	20 to 45	28	28	- N N		CMOS	1-25
4K x 4	CE only	MT5C1604	8 to 35	20	24	<del>.</del>	-	CMOS	1-33
4K x 4	CE & OE	MT5C1605	8 to 35	22	24		-	CMOS	1-41
4K x 4	Separate I/O	MT5C1606	8 to 35	24	24	-	2	CMOS	1-49
4K x 4	Separate I/O, High-Z	MT5C1607	8 to 35	24	24	-		CMOS	1-49
16K x 4	CE only	MT5C6404	8 to 35	22	24		-	CMOS	1-57
16K x 4	CE & OE	MT5C6405	8 to 35	24	24	inga =		CMOS	1-65
16K x 4	Separate I/O, CE1, CE2, OE	MT5C6406	8 to 35	28	28			CMOS	1-73
16K x 4	Separate I/O, High-Z	MT5C6407	8 to 35	28	28			CMOS	1-73
64K x 4	CE only	MT5C2564	15 to 45	24	24	· •	24	CMOS	1-81
64K x 4	CE & OE	MT5C2565	15 to 45	28	28	- A	-	CMOS	1-89
256K x 4	CE & OE	MT5C1005	20 to 45	28	28	•	-	CMOS	1-97
1 Meg x 4	CE & OE	MT5C4005	20 to 55	-	32		-	CMOS	1-10
1 Meg x 4	CE & OE	MT5C4105	12 to 17	-	32	-	9	CMOS	1-10
2K x 8	CE & OE	MT5C1608	8 to 35	24	24		-	CMOS	1-109
8K x 8	CE1, CE2 & OE	MT5C6408	8 to 35	28	28	-		CMOS	1-11
32K x 8	CE & OE	MT5C2568	15 to 45	28	28	28	1000	CMOS	1-12
128K x 8	CE1, CE2 & OE	MT5C1008	20 to 45	32	32	- ·	-	CMOS	1-13
128K x 8	CE & OE	MT5C1009	20 to 45	32	32	<u>.</u>	-	CMOS	1-14
512K x 8	CE & OE	MT5C4008	20 to 55		32	•		CMOS	1-14
512K x 8	CE & OE	MT5C4108	12 to 17	-	36	•	1	CMOS	1-15
32K x 9	CE1, CE2 & OE	MT5C2889	15 to 25	- ·	32	•	- 1	CMOS	1-15
128K x 9	CE & OE	MT5C1189	17 to 35		32			CMOS	1-16
256K x 16	CE & OE	MT5C4116	12 to 17	-	44	- 5	-	CMOS	1-16

<sup>\*</sup>Automotive, industrial and extended temperature specifications begin on page 1-171.

# SYNCHRONOUS SRAM PRODUCT SELECTION GUIDE

Memory	Control	Part	Access	Package				
Configuration	Functions	Number	Time (ns)	PLCC	PQFP	SOJ	Process	Page
128K x 9	Synchronous SPARC™ Cache SRAM	MT58C1289	16, 20	-	- -	32	CMOS	2-1
16K x 16	Registered Address, Write Control, Dual Chip Enable; Data Input Latch	MT58C1616	15, 17, 20, 25	52	52	-	CMOS	2-11
16K x 18	Registered Address, Write Control, Dual Chip Enable; Data Input Latch	MT58C1618	15, 17, 20, 25	52	52	-	CMOS	2-21

## **SRAM MODULE PRODUCT SELECTION GUIDE**

Memory	Optional	Part	Access	Packa	Package and No. of Pins			
Configuration	Access Cycle	Number	Time (ns)	DIP	ZIP	SIMM	Process	Page
128K x 8	CE & OE	MT4S1288	30, 35, 45	32	-	-	CMOS	3-1
32K x 16	CE & OE	MT2S3216	30, 35, 45	40	-	-	CMOS	3-9
64K x 16	CE & OE	MT4S6416	30, 35, 45	40	-	-	CMOS	3-17
16K x 32	CE & OE	MT8S1632	15, 20, 25, 30, 35, 45	- ·	64	64	CMOS	3-25
64K x 32	CE & OE	MT8S6432	20, 25, 30, 35, 45	-	64	64	CMOS	3-33
128K x 32	CE & OE	MT4S12832	20, 25, 35, 45	-	64	64	CMOS	3-41
256K x 32	CE & OE	MT8S25632	20, 25, 35, 45	-	64	64	CMOS	3-49

#### **CACHE DATA/LATCHED SRAM PRODUCT SELECTION GUIDE**

Memory	Control	Part	Access	Pac	kage		
Configuration	Functions	Number	Time (ns)	PLCC	PQFP	Process	Page
Dual 4K x 16 or Single 8K x 16	Mode, Byte Select, CE, OE Address Latch (A0-A11)	MT56C0816	20, 25, 35	52	52	CMOS	4-1
Dual 4K x 16 or Single 8K x 16	Mode, Byte Select, CE, OE Address Latch (A0-A12)	MT56C3816	20, 25, 35	52	52	CMOS	4-13
16K x 16	Latched Address and Data, Dual Chip Enables, Byte Write Controls	MT5C2516	15, 17, 20, 25	52	52	CMOS	4-25
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, CE, OE Address Latch (A0-A11)	MT56C0818	20, 25, 35	52	52	CMOS	4-39
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, CE, OE Synchronous Write Enable	MT56C2818	24, 28	52	52	CMOS	4-51
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, CE, OE Address Latch (A0-A12)	MT56C3818	20, 25, 35	52	52	CMOS	4-61
16K x 18	Latched Address and Data, Dual Chip Enables, Byte Write Controls	MT5C2818	15, 17, 20, 25	52	52	CMOS	4-73

# TABLE OF CONTENTS

#### FIFO MEMORIES PRODUCT SELECTION GUIDE

Memory	Control	Part	Cycle	Package	and Numbe	er of Pins		
Configuration	Functions	Number	Time (ns)	PDIP	PLCC	SOJ	Process	Page
512 x 9	Expandable Depth and Width	MT52C9005	15, 20, 25, 35	28	32	28	CMOS	5-1
512 x 9	Programmable Flag Expandable Depth and Width	MT52C9007	15, 20, 25, 35	28	32	28	CMOS	5-13
1K x 9	Expandable Depth and Width	MT52C9010	15, 20, 25, 35	28	32	28	CMOS	5-29
1K x 9	Programmable Flag Expandable Depth and Width	MT52C9012	15, 20, 25, 35	28	32	28	CMOS	5-41
2K x 9	Expandable Depth and Width	MT52C9020	15, 20, 25, 35	28	32	28	CMOS	5-57
2K x 9	Programmable Flag Expandable Depth and Width	MT52C9022	15, 20, 25, 35	28	32	28	CMOS	5-69



## **APPLICATION/TECHNICAL NOTE SELECTION GUIDE**

Application/Technical Note	Title	Page
TN-00-01	Moisture Absorption in Plastic Packages	6-1
TN-00-02	Micron Tape and Reel Procedures	6-3
TN-05-02	SRAM Bus Contention Design Considerations	6-9
TN-05-03	SRAM Capacitive Loading	6-13
TN-05-06	1 Meg Fast SRAM Typical Operating Curves	6-15
TN-05-07	256K Fast SRAM Typical Operating Curves	6-17
TN-05-08	64K Fast SRAM Typical Operating Curves	6-19
TN-05-12	128K x 8 SRAM Chip Enable Options	6-21
AN-56-01	MT56C0816 Cache Data SRAM Family	6-23

# MICRON

STATIC RAMS	1
SYNCHRONOUS SRAMS	2
SRAM MODULES	3
CACHE DATA/LATCHED SRAMS	4
FIFO MEMORIES	5
APPLICATION/TECHNICAL NOTES	6
PRODUCT RELIABILITY	7
PACKAGE INFORMATION	8
SALES INFORMATION	9

#### **SRAM PRODUCT SELECTION GUIDE\***

Memory	Control	Part	Access	Pac	ckage and l	Number of I	Pins		
Configuration	Functions	Number	Time (ns)	PDIP	SOJ	ZIP	SOIC	Process	Page
16K x 1	CE only	MT5C1601	8 to 35	20	24	-		CMOS	1-1
64K x 1	CE only	MT5C6401	8 to 35	22	24	-	-	CMOS	1-9
256K x 1	CE only	MT5C2561	15 to 45	24	24	-	-	CMOS	1-17
1 Meg x 1	CE only	MT5C1001	20 to 45	28	28	-	-	CMOS	1-25
4K x 4	CE only	MT5C1604	8 to 35	20	24	-		CMOS	1-33
4K x 4	CE & OE	MT5C1605	8 to 35	22	24	-	-	CMOS	1-41
4K x 4	Separate I/O	MT5C1606	8 to 35	24	24	-	-	CMOS	1-49
4K x 4	Separate I/O, High-Z	MT5C1607	8 to 35	24	24	-	-	CMOS	1-49
16K x 4	CE only	MT5C6404	8 to 35	22	24	_	-	CMOS	1-57
16K x 4	CE & OE	MT5C6405	8 to 35	24	24	-	-	CMOS	1-65
16K x 4	Separate I/O, CE1, CE2, OE	MT5C6406	8 to 35	28	28	-	-	CMOS	1-73
16K x 4	Separate I/O, High-Z	MT5C6407	8 to 35	28	28	-	-	CMOS	1-73
64K x 4	CE only	MT5C2564	15 to 45	24	24	-	24	CMOS	1-81
64K x 4	CE & OE	MT5C2565	15 to 45	28	28	-	-	CMOS	1-89
256K x 4	CE & OE	MT5C1005	20 to 45	28	28	-	-	CMOS	1-97
1 Meg x 4	CE & OE	MT5C4005	20 to 55	-	32	-	-	CMOS	1-105
1 Meg x 4	CE & OE	MT5C4105	12 to 17		32	-	-	CMOS	1-107
2K x 8	CE & OE	MT5C1608	8 to 35	24	24	-	-	CMOS	1-109
8K x 8	CE1, CE2 & OE	MT5C6408	8 to 35	28	28	-		CMOS	1-117
32K x 8	CE & OE	MT5C2568	15 to 45	28	28	28		CMOS	1-125
128K x 8	CE1, CE2 & OE	MT5C1008	20 to 45	32	32	-	-	CMOS	1-133
128K x 8	CE & OE	MT5C1009	20 to 45	32	32	-	-	CMOS	1-141
512K x 8	CE & OE	MT5C4008	20 to 55	-	32	-	-	CMOS	1-149
512K x 8	CE & OE	MT5C4108	12 to 17	-	36	-	-	CMOS	1-151
32K x 9	CE1, CE2 & OE	MT5C2889	15 to 25	-	32	-	-	CMOS	1-153
128K x 9	CE & OE	MT5C1189	17 to 35	-	32	-	-	CMOS	1-161
256K x 16	CE & OE	MT5C4116	12 to 17	-	44	-	-	CMOS	1-169

\*Automotive, industrial and extended temperature specifications begin on page 1-171.

NOTE: Many Micron components are available in bare die form. Contact Micron Technology, Inc., for more information.



# SRAM

# **16K x 1 SRAM**

#### **FEATURES**

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE option
- All inputs and outputs are TTL compatible

#### OPTIONS MARKING • Timing 8ns access (preliminary) - 8 10ns access -10 12ns access -12 15ns access -15 20ns access -20 25ns access -25 35ns access -35

#### Packages

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DI

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention L
- Temperature
  Industrial (-40°C to +85°C) IT
  Automotive (-40°C to +125°C) AT
  Extended (-55°C to +125°C) XT

#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, lowpower CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, louble-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) on all organizations. This enhancement can place the outputs in High-Z for additional lexibility in system design. The x1 configuration features reparate data input and output.

#### PIN ASSIGNMENT (Top View)

#### 20-Pin DIP (A-4)

A0 [	1	20	Vcc
A1 [	2	19	A13
A2 [	3	18	A12
АЗ [	4	17	A11
A4 [	5	16	A10
A5 [	6	15	] A9
A6 [	7	14	8A
Q [	8	13	A7
WE [	9	12	] D
Vss [	10	11	CE

#### 24-Pin SOJ (E-4)


A0	d	1	24	Ъ	Vcc
A1	d	2	23	þ	A13
A2	d	3	22	þ	A12
А3	þ	4	21	þ	A11
A4	d	5			A10
NC	d	6	19	þ	NC
NC	d	7	18	þ	NC
A5	Д	8	17	Þ	A9
A6	d	9	16	b	A8
Q	d	10			Α7
WE	Ц	11	14	Ь	D
Vss	þ	12	13	þ	CE
				•	

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	CE	WE	OUTPUT	POWER
STANDBY	Н	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vs	s1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \leq T_{\mbox{\scriptsize A}} \leq 70^{\circ}C; \mbox{\ensuremath{Vcc}} = 5\mbox{\ensuremath{V}} \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	lol = 8.0mA	Vol		0.4	٧	1

				* * *			MAX					
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ Vit; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	lcc	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	CE ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	ISB1	20	55	50	45	40	35	30	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX Vil. ≤ Vss +0.2V ViH ≥ Vcc -0.2V; f = 0	ISB2	0.4	3	3	3	3	3	3	3	mA	14

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	7	pF	4
Output Capacitance	Vcc = 5V	Co	7	pF	4



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-8	3 <b>*</b>	-	10	-	12	-	15	-2	20	-2	25	-3	35	30.45	
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle																	
READ cycle time	<sup>t</sup> RC	8		10		12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA		8		10		12		15	1 17 2 3 2	20		25		35	ns	
Chip Enable access time	†ACE		7		9		10		12		15		20		30	ns	
Output hold from address change	<sup>t</sup> OH	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	tLZCE	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	†HZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	tPU	0		0		0		0		0		0		0 ,		ns	
Chip disable to power-down time	tPD		8		10		12		15		20		25		35	ns	
WRITE Cycle																	
WRITE cycle time	¹WC	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	tCW	8		9		.10		12		15		20		25		ns	
Address valid to end of write	†AW	8		9	1215	11		12		15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0	1.0	0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		0		ns	
WRITE pulse width	tWP	7		8	N.	9		12		15		18		20	1	ns	
Data setup time	<sup>t</sup> DS	5		6		7		8		10		10		12		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	2		2		2	1.4.1.	2		2		2		2		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE		4		5		5		6		8		8		8	ns	6

<sup>\*</sup>These specifications are preliminary.



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# 255 +5V 480 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-171.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			V	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) V <sub>IN</sub> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μΑ	
Data Neterition Current	or ≤ 0.2V	Vcc = 3V			125	400	μΑ	
Chip Deselect to Data Retention Time			tCDR	0		<u>-</u>	ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

#### LOW Vcc DATA RETENTION WAVEFORM






#### READ CYCLE NO. 18,9




#### **READ CYCLE NO. 27,8,10**






# WRITE CYCLE NO. 1 (Chip Enable Controlled)



# WRITE CYCLE NO. 2 (Write Enable Controlled) 7, 12







# **SRAM**

# **64K x 1 SRAM**

#### **FEATURES**

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE option
- All inputs and outputs are TTL compatible

#### **OPTIONS MARKING** Timing 8ns access (preliminary) - 8 10ns access -10 12ns access -12 15ns access -15 20ns access -20 25ns access -25 35ns access -35

#### Packages

Plastic DIP (300 mil)	None
Plastic SOI (300 mil)	DI

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

-	717 1-1-	retention		. T
•	z v data	retention		

•	Temperature		
	Industrial	(-40°C to +85°C)	IT
	Automotive	(-40°C to +125°C)	AT
	Extended	(-55°C to +125°C)	VT

#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x1 configuration features separate data input and output.

#### **PIN ASSIGNMENT (Top View)**

# **22-Pin DIP** (A-6)

A0	þ	1	22	Vcc
A1	þ	2	21	A15
A2	d	3	20	A14
АЗ	Д	4	19	A13
A4	d	5	18	A12
A5	d	6	17	A11
A6	þ	7	16	A10
A7	d	8	15	A9
Q	d	9	14	] A8
$\overline{\rm WE}$	d	10	13	D [
Vss	þ	11	12	CE

#### 24-Pin SOJ (E-4)


				and the	en e
A0	d	1	1 44	24	Vcc
A1	Д	2		23	A15
A2	d	3		22	A14
АЗ	d	4			A13
A4	d	5		20	A12
A5	d	6		19	] NC
NC	d	7			☐ A11
A6	d	8		17	A10
A7	d	9		16	3 A9
Q	d	10		15	3A [
WE	d	11		14	D
Vss	d	12		13	CE
	١				J

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	CE	WE	OUTPUT	POWER
STANDBY	Н	X	HIGH-Z	STANDBY
READ	L	Н	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature (Plastic)55°C	
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		√ViH	2.2	Vcc +1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILI	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Voυτ ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	lot = 8.0mA	Vol		0.4	٧	1

				MAX								
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	lcc	65	160	150	140	120	110	100	90	mA	3, 14
	CE ≥ Viн; Vcc = MAX f = MAX = 1/ tRC Outputs Open	ISB1	20	55	50	45	40	35	30	25	mA	14
	<u>CE</u> ≥ Vcc -0.2V; Vcc = MAX VIL ≤ Vss +0.2V VIH ≥ Vcc -0.2V; f = 0	IsB2	0.4	3	3	3	3	3	3	3	mA	14

#### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES	
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	7	pF	4	
Output Capacitance	Vcc = 5V	Co	7	pF	4	



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$   $T_{\mbox{\scriptsize A}} \leq$  70°C; Vcc = 5V  $\pm 10\%$ )

DESCRIPTION		-8	3*	, <del>-</del>	10	-12		-15		-20		-25		-35			
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle																	
READ cycle time	tRC	8		10		12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA		8		10		12		15		20		25		35	ns	
Chip Enable access time	†ACE		7		9		10		12		15		20		30	ns	2
Output hold from address change	tОН	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	tPU	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		8		10		12		15		20		25		35	ns	
WRITE Cycle																	
WRITE cycle time	tWC	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	<sup>t</sup> CW	8		9		10		12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	8		9		11		12		15		20		25		ns	N.
Address setup time	<sup>t</sup> AS	0		0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0	-	0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP	7		8		9		12		15		18		20		ns	
Data setup time	<sup>t</sup> DS	5		6		7		8	-	10		10		12		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE		4		5		5		6		8		8		8	ns	6

<sup>\*</sup>These specifications are preliminary.



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

#### **DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		<del>-</del>	V	
Data Retention Current	CE ≥ (Vcc -0.2V)   ViN ≥ (Vcc -0.2V)   or ≤ 0.2V	Vcc = 2V	ICCDR		95	250	μА	
Data Neterition Current		Vcc = 3V			125	400	μА	
Chip Deselect to Data Retention Time			tCDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	tRC		1 1 1 1	ns	4, 11

#### **LOW Vcc DATA RETENTION WAVEFORM**






#### READ CYCLE NO. 18,9




#### READ CYCLE NO. 27,8,10







# WRITE CYCLE NO. 1 (Chip Enable Controlled)



#### **WRITE CYCLE NO. 2**

(Write Enable Controlled) 7, 12







### SRAM

### 256K x 1 SRAM

#### **FEATURES**

- High speed: 15, 20, 25, 30, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE option
- All inputs and outputs are TTL compatible

OPTIONS	MARKING
<ul> <li>Timing</li> </ul>	
15ns access	-15
20ns access	-20
25ns access	-25
30ns access	-30
35ns access	-35
45ns access	-45

#### Packages

Plastic DIP (300 mil)	Non
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

L

- 2V data retention
- Temperature
  Industrial (-40°C to +85°C) IT
  Automotive (-40°C to +125°C) AT
  Extended (-55°C to +125°C) XT

#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable  $(\overline{CE})$  on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x1 configuration features separate data input and output.

#### **PIN ASSIGNMENT (Top View)**

# **24-Pin DIP** (A-7)

A0 [	1	$\overline{O}$	24	Vœ
A1 [	2		23	A17
A2 [	3		22	A16
АЗ [	4		21	A15
A4 [	5		20	A14
A5 [	6		19	A13
A6 [	7		18	A12
A7 [	8		17	A11
. A8 [	9		16	A10
Q [	10		15	A9
WE [	.11		14	D
Vss [	12		13	CE

# **24-Pin SOJ** (E-4)


AO [	1	100	24	Vcc
A1 [	2		23	A17
A2 [	3		22	A16
A3 [	4		21	A15
A4 [	5		20	A14
A5 [	6		19	A10
A6 [	7			A12
A7 [	8		17	A1
A8 🗆	9		16	A10
Qd	10		15	A9
WE [	.11		14	D
Vss [	12		13	CE
				,

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	CE	WE	OUTPUT	POWER
STANDBY	Н	Х	HIGH-Z	STANDBY
READ	L	Н	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	Vss1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES	
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	V	1	
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2	
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-5	5	μА		
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μА		
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1	
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1	

			MAX								
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-15	-20	-25	-30	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ tRC Outputs Open	Icc	75	140	120	110	95	90	90	mA	3, 14
Power Supply	CE ≥ V <sub>I</sub> H; V <sub>CC</sub> = MAX f = MAX = 1/ tRC Outputs Open	Is <sub>B1</sub>	11	30	30	25	25	25	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX         VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	ISB2	.04	5	5	5	5	7	7	mA	14

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc = 5V	Co	5	pF	4



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-	15	-2	20	-2	25	-3	30	-3	35	-4	15		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle															
READ cycle time	<sup>t</sup> RC	15		20		25		30		35		45		ns	
Address access time	<sup>t</sup> AA		15		20		25		30		35	*	45	ns	
Chip Enable access time	†ACE		15		20		25		30		35		45	ns	
Output hold from address change	<sup>t</sup> OH	3		3		5		5		5	12	5		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	4		6		6		6		6		6		ns	
Chip disable to output in High-Z	<sup>t</sup> HZCE		8		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		15		20		25		30		35		45	ns	
WRITE Cycle						1						-			
WRITE cycle time	tWC	15		20		20		25		30		35		ns	
Chip Enable to end of write	tCW	10		15		15		18		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	10		15		15		18		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0	3	0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP	10		15		15		18		20		25		ns	
Data setup time	<sup>t</sup> DS	7		10		10		12	-	15		20		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	4		5		5	12 1 T	5		5		5		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE		7		10		10		12		15		18	ns	6

480

5 pF



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels .	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

#### 

Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### NOTES


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-175.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Vcc for Retention Data			VDR	2			V		
Data Potentian Current	<u>CE</u> ≥ (Vcc -0.2V) V <sub>IN</sub> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	300	μА		
Data Retention Current	or $\leq 0.2V$	Vcc = 3V			350	400	μА		
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4	
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11	

#### **LOW Vcc DATA RETENTION WAVEFORM**






#### READ CYCLE NO. 18,9




#### READ CYCLE NO. 27, 8, 10





# WRITE CYCLE NO. 1 (Chip Enable Controlled)



# WRITE CYCLE NO. 2 (Write Enable Controlled) 7, 12


ADDR

taw

tow

the table of tabl

UNDEFINED





### **SRAM**

### 1 MEG x 1 SRAM

#### **FEATURES**

- High speed: 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE option
- All inputs and outputs are TTL compatible

# OPTIONS MARKING • Timing 20ns access 25ns access -20 25ns access -25 35ns access -35

Packages

45ns access

Plastic DIP (400 mil)

Plastic SOI (400 mil)

None

DI

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

-45

• 2V data retention L

Temperature

Industrial (-40°C to +85°C) IT Automotive (-40°C to +125°C) AT Extended (-55°C to +125°C) XT

#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable (WE) and CE inputs are both LOW. Reading is accomplished when WE remains HIGH while CE goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

#### **PIN ASSIGNMENT (Top View)**

# **28-Pin DIP** (A-10)


A10 [	1	28 Vc
A11 [	2	27 A9
A12 [	3	26 A8
A13 [	4	25 A7
A14 [	5	24 A6
A15 [	6	23 A5
NC [	7	22 A4
A16 [	8	21 NC
A17 [	9	20 A3
A18 [	10	19 A2
A19 [	11	18 A1
Q [	12	17 🛚 A0
WE [	13	16 D
Vss [	14	15 CE

# **28-Pin SOJ** (E-9)

			£		٠		
A10	þ	1	1		28	Ъ	Vcc
A11	þ	2			27	þ	Α9
A12	þ	3		, ;	26	þ	<b>A8</b>
A13	d	4		:	25	þ	Α7
A14	þ	5		1	24	þ	A6
A15	þ	6		:	23	þ	Α5
NC	þ	7		1	22	þ	Α4
A16	d	8		. :	21	þ	NC
A17	þ	9			20	þ	ÁЗ
A18	þ	10			19	þ	A2
A19	þ	11.			18	Þ	Α1
Q	þ	12			17	Þ	A0
WE	þ	13			16	þ	D
Vss	þ	14			15	þ	CE
	٠,		 			٠, ,	



#### **FUNCTIONAL BLOCK DIAGRAM**



NOTE: The two least significant row address bits (A6 and A14) are encoded using a gray code.

#### **TRUTH TABLE**

MODE	CE	WE	OUTPUT	POWER
STANDBY	Н	Х	HIGH-Z	STANDBY
READ	L	Н	Q	ACTIVE
WRITE	L	L L	D	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on VCC Supply Relative to V	ss1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	٧	1 1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILi	-5	5	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vo∪т ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1

					M	AX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-20	-25	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	lcc	95	140	125	115	110	mA	3, 14
Power Supply Current: Standby	CE ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	IsB1	17	35	30	25	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX         VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	IsB2	0.4	5	5	5	5	mA	14
"L" version only	CE ≥ Vcc -0.2V; Vcc = MAX         ViL ≤ Vss +0.2V         VH ≥ Vcc -0.2V; f = 0	lsB2	0.3	1.5	1.5	1.5	1.5	mA	

#### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_{\Delta} = 25^{\circ}\text{C}, f = 1 \text{ MHz}$	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Co	8	pF	4



#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

PERCENTION		-1	20	-:	25	-<	35		45		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle							•				
READ cycle time	tRC	20		25		35		45		ns	
Address access time	<sup>t</sup> AA		20		25		35		45	ns	
Chip Enable access time	†ACE		20		25		35		45	ns	
Output hold from address change	tOH	5		5		5		5		ns	
Chip Enable to output in Low-Z	†LZCE	5		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		8		10		15		18	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		20		25		35		45	ns	
WRITE Cycle			· .								
WRITE cycle time	tWC	20		25		35		45		ns	
Chip Enable to end of write	tCW	12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	12		15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		ns	
WRITE pulse width	tWP	12		15		20		25		ns	
Data setup time	<sup>t</sup> DS	8		10		15		20		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	5		5		5		5		ns	
Write Enable to output in High-Z	tHZWE	0	8	0	10	0	15	0	18	ns	6, 7



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q +5V 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables and output enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable  $(\overline{CE})$  and write enable  $(\overline{WE})$  can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications, refer to page 1-177.
- 14. Typical values are measured at 5V, 25°C and 25ns cycle time.

#### **DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITION	S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			V	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) V <sub>IN</sub> ≥ (Vcc -0.2V)	Vcc = 2V Vcc = 3V	ICCDR		35 70	200 400	μA μA	
Chip Deselect to Data	or ≤ 0.2V	Vcc = 5V	<sup>t</sup> CDR	0	250	1,300	μA ns	4
Retention Time								
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

#### LOW Vcc DATA RETENTION WAVEFORM






#### READ CYCLE NO. 18,9




#### READ CYCLE NO. 2 7, 8, 10







#### WRITE CYCLE NO. 1 (Chip Enable Controlled) 12



#### WRITE CYCLE NO. 2

(Write Enable Controlled) 7, 12







### **SRAM**

### 4K x 4 SRAM

#### **FEATURES**

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE option
- · All inputs and outputs are TTL compatible

#### **OPTIONS** MARKING • Timing 8ns access (preliminary) - 8 10ns access -10 12ns access -12 15ns access -15 20ns access -20 25ns access -25 35ns access -35

• Packages

Plastic DIP (300 mil)

Plastic SOJ (300 mil)

None

DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention L
- Temperature
   Industrial (-40°C to +85°C)
   IT
   Automotive (-40°C to +125°C)
   AT
   Extended (-55°C to +125°C)
   XT


#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable  $(\overline{CE})$  on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

#### **PIN ASSIGNMENT (Top View)**

**20-Pin DIP** (A-4)



#### 24-Pin SOJ (E-4)


		11111	10000		
A4	d	1			Vcc
A5	þ	2	23	þ	A3 A2
A6	d	3	22	þ	A2
A7	d	4	21	þ	A1
A8	d	5	20		A0
A9	þ	6	19	þ	NC
NC	d	7			NC
A10	þ	8			DQ4
A11	þ	9	16		DQ3
CE	þ	10	15	þ	DQ2
NC	þ	11			DQ1
Vss	d	12	13	Þ	WE
				٠.	

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	CE	WE	DQ	POWER
STANDBY	Н	X	HIGH-Z	STANDBY
READ	L	н	Q	ACTIVE
WRITE	L	L	D	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature (Plastic)	
Power Dissipation	
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	IL	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vo∪т ≤ Vcc	lLo	-5	5	μΑ	
Output High Voltage	loн = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	lo <sub>L</sub> = 8.0mA	Vol		0.4	٧	1

				MAX								
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	lcc	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	СЕ ≥ Viн; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	ISB1	20	55	50	45	40	35	30	25	mA	14
	$\overline{\text{CE}} \ge \text{Vcc} - 0.2 \text{V}; \text{Vcc} = \text{MAX}$ $\text{ViL} \le \text{Vss} + 0.2 \text{V}$ $\text{ViH} \ge \text{Vcc} - 0.2 \text{V}; \text{f} = 0$	ISB2	0.4	3	3	3	3	3	3	3	mA	14

#### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES	
Input Capacitance	$T_{\Delta} = 25^{\circ}C$ , $f = 1 \text{ MHz}$	Cı	5	pF	4	
Output Capacitance	Vcc = 5V	Co	7	pF	4	



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION			B*	-	10	_	12		15	-2	20	-2	25	-	35		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle																	
READ cycle time	tRC	8		10		12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA		8		10		12		15		20		25		35	ns	
Chip Enable access time	†ACE		7		9		10		12		15		20		30	ns	
Output hold from address change	tОН	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	tPU	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	tPD		8		10		12		15		20		25		35	ns	
WRITE Cycle					-					***************************************							
WRITE cycle time	tWC	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	tCW	8		9		10		12		15		20		25		ns	
Address valid to end of write	tAW	8		9		11	44.1	12		15		20		25		ns	
Address setup time	tAS	0		0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		0		ns	
WRITE pulse width	tWP1	7		8		9		12		15	# 1.1 1.1	18		20		ns	
WRITE pulse width	tWP2	8		9		10		14		18		20		25		ns	
Data setup time	<sup>t</sup> DS	5		6		7		8		10	le d	10		12		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	tHZWE		4		5		5		6		8		8		8	ns	6

<sup>\*</sup>These specifications are preliminary.

480

5 pF



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	s 1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

#### 

Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable  $(\overline{CE})$  and write enable  $(\overline{WE})$  can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-171.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Vcc for Retention Data		VDR	2		<del></del> -	V		
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) V <sub>IN</sub> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μА	
Data Neterition Current	or ≤ 0.2V	Vcc = 3V			125	400	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 10

#### LOW Vcc DATA RETENTION WAVEFORM






#### READ CYCLE NO. 18,9




#### READ CYCLE NO. 2 7, 8, 10







# WRITE CYCLE NO. 1 (Chip Enable Controlled)



# WRITE CYCLE NO. 2 (Write Enable Controlled) 7, 12





MICHON TECHNOLOGY, INC.



### **SRAM**

### 4K x 4 SRAM

WITH OUTPUT ENABLE

#### **FEATURES**

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE and OE options
- All inputs and outputs are TTL compatible

#### **OPTIONS** MARKING Timing - 8 8ns access (preliminary) 10ns access -10 12ns access -12 15ns access -15 20ns access -20 25ns access -25 35ns access -35

Packages

Plastic DIP (300 mil) None Plastic SOJ (300 mil) DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention L
- Temperature
   Industrial (-40°C to +85°C)
   Automotive (-40°C to +125°C)
   AT
   Extended (-55°C to +125°C)
   XT

#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

#### PIN ASSIGNMENT (Top View)

# **22-Pin DIP** (A-6)

A4		1	22	Vcc
<b>A</b> 5	Ц	2	21	А3
A6	þ	3	20	A2
A7	þ	4	19	A1
<b>A8</b>	þ	5	18	A0
Α9	þ	6	17	NC
A10	d	7	16	DQ4
A11	þ	8	15	DQ3
CE	þ	9	14	DQ2
ŌĒ	þ	10	13	DQ1
Vss	þ	11	12	WE

#### 24-Pin SOJ (E-4)


A4	d	1	24	Ъ	Vcc
A5	þ	2	 23	Ъ	АЗ
A6	d	3	22	þ	A2
Α7	d	4	21	Þ	Α1
Α8	d	5	20		A0
Α9	d	6			NC
NC	d	7	18	Þ	NC
A10	d	8	17	þ	DQ4
A11	d	9	16		DQ3
CE		10	15	Þ	DQ2
ŌĒ	d	11	14		DQ1
Vss	9	12	13	Þ	WE
	٠,		 	,	

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	X	н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vs	s1V to +7V
Storage Temperature (Plastic)	
Power Dissipation	1W
Short Circuit Output Current	50m A

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}\text{C} \le \text{T}_{\Delta} \le 70^{\circ}\text{C}; \text{Vcc} = 5\text{V} \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILi	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	lLo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1

										1,700,000		
			MAX									
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	lcc	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ tRC Outputs Open	ISB1	20	55	50	45	40	35	30	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX         VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	IsB2	0.4	3	3	3	3	3	3	3	mA	14

#### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_{\Delta} = 25^{\circ}C$ , $f = 1 \text{ MHz}$	Cı	5	pF	4
Output Capacitance	Vcc = 5V	Co	7	pF	4



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$   $T_{\mbox{\scriptsize A}} \leq$  70°C; Vcc = 5V  $\pm 10\%$ )

DESCRIPTION		-8	3*	-1	0	-1	2	-1	5	-2	20	-2	25	-3	35		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle		_															-
READ cycle time	<sup>t</sup> RC	8	!	10		12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA		8		10		12		15		20		25		35	ns	
Chip Enable access time	†ACE		7		9		10		12		15		20		30	ns	
Output hold from address change	tOH	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		8		10		12		15		20		25		35	ns	
Output Enable access time	<sup>t</sup> AOE		3		4		5		6		7		8		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		4		4		5		6	-	7		8		8	ns	6
WRITE Cycle																	
WRITE cycle time	tWC	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	tCW	8		9		10		12		15	-,	20		25		ns	
Address valid to end of write	<sup>t</sup> AW	8		9		11		12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	7		8		9		12		15		18	-	20		ns	
WRITE pulse width	<sup>t</sup> WP2	8		9		10		14		18		20		25		ns	
Data setup time	<sup>t</sup> DS	5		6		7		8		10		10		12		ns	1 to 1
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	2		2	5.74	2		2		2		2		2		ns	
Write Enable to output in High-Z	tHZWE		4		5		5		6		8	1, 1	8		8	ns	6

<sup>\*</sup>These specifications are preliminary.



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# 480 Q 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZWE and tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-171.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		_	V	
Data Retention Current	CE ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μА	
Data Neterition Current	or $\leq 0.2V$	Vcc = 3V			125	400	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		<u></u>	ns	4
Operation Recovery Time	() () () () () () () () () () () () () (	* * . •	<sup>t</sup> R	†RC			ns	4, 11

#### **LOW Vcc DATA RETENTION WAVEFORM**






#### READ CYCLE NO. 18,9




#### READ CYCLE NO. 27, 8, 10






# WRITE CYCLE NO. 1 (Write Enable Controlled) 12




**NOTE:** Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)





# WRITE CYCLE NO. 3 (Write Enable Controlled) 7, 12





### **SRAM**

### 4K x 4 SRAM

WITH SEPARATE INPUTS AND OUTPUTS

#### **FEATURES**

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single  $+5V \pm 10\%$  power supply
- Easy memory expansion with CE option
- All inputs and outputs are TTL compatible
- MT5C1606 output tracks input during WRITE
- MT5C1607 output is High-Z during WRITE

#### OPTIONS MARKING

Timing	
8ns access (preliminary)	- 8
10ns access	-10
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35

· Packages

Plastic DIP (300 mil) None Plastic SOJ (300 mil) DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention L
- Temperature

Industrial	(-40°C to +85°C)	IT
Automotive	(-40°C to +125°C)	AT
Extended	(-55°C to +125°C)	XT

#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x4 configuration features separate data input and output.

#### PIN ASSIGNMENT (Top View)

# **24-Pin DIP** (A-7)

A4		1	24	Vc
<b>A</b> 5		2	23	А3
A6		3	22	A2
Α7		4	21	A1
A8		5	20	A0
A9		6	19	D4
A10	C	7	18	рз
A11	Ц	8	17	Q4
D1	Ц	9	16	<b>Q</b> 3
D2	C	10	15	Q2
CE		11	14	Q1
Vss		12	13	WE

# **24-Pin SOJ** (E-4)


A4	þ	1			24	Ъ	Vcc
A5	þ	2		٠.	23	Ъ	АЗ
Α6	þ	3			22	þ	A2
A7	þ	4			21	þ	Α1
A8	þ	5			20	þ	Α0
Α9	d	6			19	þ	D4
A10	þ	7			18	þ	D3
A11	þ	8			17	þ	Q4
D1	d	9			16	þ	Q3
D2	þ	10			15	þ	Q2
CE	d	11			14	þ	Q1
Vss	q	12			13	þ	WE
	. (		 			,	

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	CE	WE	OUTPUT	POWER
STANDBY	Н	Х	HIGH-Z	STANDBY
READ	L	Н	Q	ACTIVE
WRITE (1)	L	L	HIGH-Z	ACTIVE
WRITE (2)	L	L	D	ACTIVE

NOTE:

1. MT5C1607 ONLY

2. MT5C1606 ONLY



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	/ss1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C  $\leq$  T<sub> $\Delta$ </sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	lLo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	lcc	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	CE ≥ Viн; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	Isb1	20	55	50	45	40	35	30	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX         VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	ISB2	0.4	3	3	3	3	3	3	3	mA	14

#### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Ci	5	pF	4
Output Capacitance	Vcc = 5V	Со	7	pF	4



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-8*		-10		-12		-15		-20		-25		-35			
DESCRIPTION	SYM	MIN	MAX	MIN	мах	MIN	MAX	UNITS	NOTES								
READ Cycle																	
READ cycle time	<sup>t</sup> RC	8		10		12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA		8		10		12		15		20		25		35	ns	
Chip Enable access time	<sup>t</sup> ACE		7		9		10		12		15		20		30	ns	
Output hold from address change	<sup>t</sup> OH	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	tLZCE	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		8		10		12		15		20		25		35	ns	
WRITE Cycle																	
WRITE cycle time	tWC	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	tCW	8		9		10		12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	8		9		11		12		15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0	-	0		0		0		0		ns	,
WRITE pulse width	tWP	7		8		9		12		15		18		20		ns	
Data setup time	<sup>t</sup> DS	5		6		7		8		10		10		12		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE		4		5		5		6		8		8		8	ns	6
Write Enable to output valid	<sup>t</sup> AWE		10		12		14		17		20		25		35	ns	
Data valid to output valid	<sup>t</sup> ADV		10	-	12		14		17		20		25		35	ns	

<sup>\*</sup>These specifications are preliminary.



### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-171.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

### **DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITION	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Vcc for Retention Data			VDR	2			V	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) V <sub>IN</sub> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μА	
Data Neterition Current	or ≤ 0.2V	Vcc = 3V			125	400	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		-	ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

### **LOW Vcc DATA RETENTION WAVEFORM**






### **READ CYCLE NO. 18,9**




### READ CYCLE NO. 27,8,10







# WRITE CYCLE NO. 1 (Chip Enable Controlled)



# WRITE CYCLE NO. 2 (Write Enable Controlled) 7, 12







### **SRAM**

### **16K x 4 SRAM**

#### **FEATURES**

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{\text{CE}}$  option
- All inputs and outputs are TTL compatible

#### OPTIONS MARKING Timing 8ns access (preliminary) - 8 10ns access -10 12ns access -1215ns access -1520ns access -20 25ns access -25 -35 35ns access

Packages

Plastic DIP (300 mil) None Plastic SOJ (300 mil) DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention
- Temperature
   Industrial (-40°C to +85°C) IT
   Automotive (-40°C to +125°C) AT
   Extended (-55°C to +125°C) XT


### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable  $(\overline{CE})$  on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

### **PIN ASSIGNMENT (Top View)**

### **22-Pin DIP** (A-6)



### 24-Pin SOJ (E-4)


A5 [	1	24	Ъ	Vcc
A6 🛭	2	23	þ	Α4
A7 [	3	22	þ	АЗ
A8 🗆	4	21	þ	A2
A9 🗆	5	20	þ	A1
A10 🗆	6	19	þ	A0
A11 [	7	18	þ	NC
A12 🗆	8	17	þ	DQ4
A13 🗆	9	16	þ	DQ3
CE [	10	15	þ	DQ2
NC [	11	14	þ	DQ1
Vss 🛚	12	13	Þ	WE
		 	,	

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve thier low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



### **FUNCTIONAL BLOCK DIAGRAM**



### **TRUTH TABLE**

MODE	CE	WE	DQ	POWER
STANDBY	Н	X	HIGH-Z	STANDBY
READ	L	Н	Q	ACTIVE
WRITE	L	L	D	ACTIVE



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vs	s1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50m A

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vін	2.2	Vcc +1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1

사용 경기 발표되었다. 이 시작들이 시작되었다는 보고 가장 사용이 함께 보고 있다면 되었다. 기계 전략이 되었습니다.				MAX								
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	lcc	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	CE ≥ Viн; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	ISB1	20	55	50	45	40	35	30	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX         VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	<b>I</b> SB2	0.4	3	3	3	3	3	3	3	mA	14

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	5	pF	4
Output Capacitance	/\ Vcc = 5V	Co	7	pF	4



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

			3*		10	-	12	-1	15	-2	20	-2	25	-3	35		
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES												
READ Cycle																	
READ cycle time	<sup>t</sup> RC	8		10		12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA		8		10		12		15		20		25		35	ns	
Chip Enable access time	<sup>t</sup> ACE		7		9		10		12		15		20		30	ns	
Output hold from address change	<sup>t</sup> OH	3	·	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	tLZCE	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		8		10		12		15		20		25		35	ns	
WRITE Cycle																	
WRITE cycle time	tWC	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	tCW	8		9		10		12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	8		9		11		12	-	15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		0		ns	
WRITE pulse width	tWP1	7		8		9		12		15		18		20		ns	
WRITE pulse width	tWP2	8		9		10		14		18		20		25		ns	
Data setup time	<sup>t</sup> DS	5		6		7		8		10		10		12		ns	
Data hold time	†DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE		4		5		5		6		8		8		8	ns	6

<sup>\*</sup>These specifications are preliminary.



### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		_	٧	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μА	
Data Neterition Current	or ≤ 0.2V	Vcc = 3V			125	400	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	†RC			ns	4, 11

### LOW Vcc DATA RETENTION WAVEFORM






### **READ CYCLE NO. 18,9**




### READ CYCLE NO. 27, 8, 10







# WRITE CYCLE NO. 1 (Chip Enable Controlled)



# WRITE CYCLE NO. 2 (Write Enable Controlled) 7, 12







### **SRAM**

### **16K x 4 SRAM**

WITH OUTPUT ENABLE

#### **FEATURES**

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible

OPTIONS	MARKING
Timing	
8ns access (preliminary)	- 8
10ns access	-10
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35

### • Packages

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

•	2V	data	retention				ĺ

### • Temperature

Industrial	(-40°C to +85°C)	IT
Automotive	(-40°C to +125°C)	AT
Extended	(-55°C to +125°C)	XT

### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable  $(\overline{CE})$  on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

### **PIN ASSIGNMENT (Top View)**

### **24-Pin DIP** (A-7)

A5 [	1	24	Vcc
A6 [	2	23	A4
A7 [	3	22	А3
A8 [	4	21	A2
A9 [	5	20	A1
A10 [	6	19	A0
A11 [	7	18	NC
A12 [	8	17	DQ4
A13 [	9	16	DQ3
CE [	10	15	DQ2
ŌE [	11	14	DQ1
Vss [	12	13	WE

### **24-Pin SOJ** (E-4)


A5	þ	1				Vcc
A6	d	2		23	þ	A4
A7	Ц	3		22	þ	АЗ
A8	d	4		21	þ	A2
A9	d	5	vir y			A1
A10	d	6				A0
A11	d	7		18	þ	NC
A12	d	8		17	þ	DQ
A13	d	9		16	þ	DQ:
CE	d	10		15	þ	DQ
ŌĒ	þ	11		14	þ	DQ
Vss	þ	12		13	þ	WE
1.5		***	 	-	,	

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



### **FUNCTIONAL BLOCK DIAGRAM**



### **TRUTH TABLE**

MODE	ŌE	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	ss1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \leq T_{\mbox{\scriptsize A}} \leq 70^{\circ}C; \mbox{ Vcc} = 5 \mbox{\scriptsize V} \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Voυτ ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage IoH = -4.0mA		Vон	2.4		V	1
Output Low Voltage	Vol		0.4	V	1	

		MA										
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	Icc	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	CE ≥ Viн; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	<b>İ</b> SB1	20	55	50	45	40	35	30	25	mA	14
	$\overline{\text{CE}} \ge \text{Vcc} - 0.2\text{V}; \text{Vcc} = \text{MAX}$ $\text{ViL} \le \text{Vss} + 0.2\text{V}$ $\text{ViH} \ge \text{Vcc} - 0.2\text{V}; \text{f} = 0$	IsB2	0.4	3	3	3	3	3	3	3	mA	14

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_{\Delta} = 25^{\circ}C$ , $f = 1 \text{ MHz}$	Cı	5	pF	4
Output Capacitance	<b>V</b> cc = 5 <b>V</b>	Co	7	pF	4



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13)  $(0^{\circ}C \le T_{A} \le 70^{\circ}C$ ; Vcc = 5V ±10%)

DESCRIPTION		-8*		-	-10		-12		-15		20	-25		-35			
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES												
READ Cycle										•							
READ cycle time	tRC	8		10		12		15		20		25		35		ns	
Address access time	tAA.		8		10		12		15		20		25		35	ns	
Chip Enable access time	tACE		7		9		10		12		15		20		30	ns	
Output hold from address change	<sup>t</sup> OH	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	tLZCE	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	tPU	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	tPD		8		10		12		15		20		25	-	35	ns	
Output Enable access time	<sup>t</sup> AOE		3		4		5		6		7		8		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		4		4		5		6		7		8		8	ns	6
WRITE Cycle												,					
WRITE cycle time	ţWC	8		10		12		15	1.	20		25		35		ns	
Chip Enable to end of write	tCW	8		9		10		12		15		20		25		ns	
Address valid to end of write	tAW	8		9		11		12		15	-	20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	7		8		9		12		15		18		20		ns	
WRITE pulse width	tWP2	8		9		10		14		18		20		25		ns	
Data setup time	†DS	5		6		7		8		10		10		12		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	tHZWE		4		5		5		6		8		8		8	ns	6

<sup>\*</sup>These specifications are preliminary.



### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### NOTES


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZWE and tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
- 8. WE is HIGH for READ cycle.

- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable  $(\overline{CE})$  and write enable  $(\overline{WE})$  can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITION	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Vcc for Retention Data		147	VDR	2		_	V	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μА	
	Vin ≥ (Vcc -0.2V) or ≤ 0.2V	Vcc = 3V			125	400	μА	
Chip Deselect to Data Retention Time			tCDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC	4 14		ns	4, 11

### **LOW Vcc DATA RETENTION WAVEFORM**






### READ CYCLE NO. 18,9




### **READ CYCLE NO. 27,8,10**






# WRITE CYCLE NO. 1 (Write Enable Controlled) 7, 12




**NOTE:** Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)





# WRITE CYCLE NO. 3 (Write Enable Controlled)





### **SRAM**

### **16K x 4 SRAM**

WITH SEPARATE INPUTS AND OUTPUTS

#### **FEATURES**

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE1, CE2 and OE options
- All inputs and outputs are TTL compatible
- MT5C6406 output tracks input during WRITE
- MT5C6407 output High-Z during WRITE

### **OPTIONS**

### MARKING

Timing	
8ns access (preliminary)	- 8
10ns access	-10
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35

### Packages

Plastic DIP (300 mil)		None
Plastic SOJ (300 mil)		DI

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

#### • 2V data retention L

#### Temperature

Industrial	(-40°C to +85°C)	IT
Automotive	(-40°C to +125°C)	ΑT
Extended	(-55°C to +125°C)	XT

#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable  $(\overline{CE})$  on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x4 configuration features separate data input and output.

### **PIN ASSIGNMENT (Top View)**

### **28-Pin DIP** (A-9)

			1
A5 [	1		Vcc
A6 [	2	27	] A4
A7 [	3	26	A3
A8 [	4	25	A2
A9 [	5	24	] A1
A10 [	6	23	] A0
A11 [	7	22	] D4
A12 [	8	21	] D3
A13 [	9	20	] Q4
D1 [	10	19	] Q3
D2 [	11	18	] 02
CE1 [	12	17	] Q1
ŌĒ [	13	16	] WE
Vss [	14	15	] CE2

### 28-Pin SOJ (E-8)


A5	d 1	28	Vcc
A6	2	27	A4
A7	₫ 3	26	Ь АЗ
A8	d 4	25	A2
A9	d 5	24	A1
A10	6	23	A0
A11	d 7		D4
A12	<b>d</b> 8		D3
A13	₫ 9		Q4
D1	₫ 10		Q3
D2			Q2
CE1			Q1
ŌE	d 13		WE
Vss	d 14	15	CE
			9

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



### **FUNCTIONAL BLOCK DIAGRAM**



### **TRUTH TABLE**

MODE	CE1	CE2	ŌE	WE	OUTPUT	POWER	
STANDBY	Н	Х	Х	Х	HIGH-Z	STANDBY	
STANDBY	Х	Н	Х	Х	HIGH-Z	STANDBY	
READ	L	L	L	Н	Q	ACTIVE	
READ	L	L	Н	Н	HIGH-Z	ACTIVE	
WRITE (1)	L	L	Х	L	HIGH-Z	ACTIVE	
WRITE (2)	L	L	L	L	D	ACTIVE	
WRITE (2)	(L)	L	Н	L	HIGH-Z	ACTIVE	

NOTE:

- 1. MT5C6407 ONLY
- 2. MT5C6406 ONLY



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vs	s1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{\Lambda} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) Disable 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1

							MAX			- 100 - 100 - 100		
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	lcc	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	CE ≥ Viн; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	ISB1	20	55	50	45	40	35	30	25	mA	14
	CE       ≥ Vcc -0.2V; Vcc = MAX         VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	ISB2	0.4	3	3	3	3	3	3	3	mA	14

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	5	pF	4
Output Capacitance	Vcc = 5V	Со	7	рF	4



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION	1 37 y	-8	3*	-	10	-	12	-15		-20		-25		-35			
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle	-													· · · · · · · · · · · · · · · · · · ·			
READ cycle time	tRC	8		10		12		15		20		25		35		ns	
Address access time	tAA.		8		10		12		15		20		25		35	ns	
Chip Enable access time	†ACE		7		9		10		12		15		20		30	ns	
Output hold from address change	tOH	3		3		3	1	3		3		3		3		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	2		2		2		3		5		5		5	7.	ns	
Chip disable to output in High-Z	†HZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0	1.1	0		ns	
Chip disable to power-down time	tPD		8		10		12	V-1	15		20		25		35	ns	
Output Enable access time	†AOE		3	- :	4		5		6		7		8	3.	15	ns	
Output Enable to output in Low-Z	†LZOE	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	<sup>t</sup> HZOE		4		4		5		6		7		8		8	ns	6
WRITE Cycle		W 1 .															
WRITE cycle time	tWC	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	tCW	8		9		10		12	14	15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	8		9		11		12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		0		ns	
WRITE pulse width	tWP	7		8		9		12		15		18		20		ns	
Data setup time	<sup>t</sup> DS	5		6		7		8		10		10		12		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE		4		5		5		6		8		8		8	ns	6
Write Enable to output valid	<sup>t</sup> AWE		10		12		14		17		20		25		35	ns	
Data valid to output valid	†ADV		10		12		14		17		20		25		35	ns	

<sup>\*</sup>These specifications are preliminary.



### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q 480 255 30 pF



Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZWE and tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
- Typical values are measured at 5V, 25°C and 20ns cycle time.

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION CONDITION		S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2			V	111	
	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μА	
Data Retention Current	Vin ≥ (Vcc -0.2V) or ≤ 0.2V	Vcc = 3V			125	400	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		_	ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

### **LOW Vcc DATA RETENTION WAVEFORM**






### **READ CYCLE NO. 18,9**




### READ CYCLE NO. 2 7, 8, 10







# WRITE CYCLE NO. 1 (Chip Enable Controlled)



# WRITE CYCLE NO. 2 (Write Enable Controlled) 7, 12







### **SRAM**

### 64K x 4 SRAM

### **FEATURES**

- High speed: 15, 20, 25, 30, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE option
- All inputs and outputs are TTL compatible

OPTIONS	MAKKING
<ul> <li>Timing</li> </ul>	
15ns access	-15
20ns access	-20
25ns access	<b>-2</b> 5
30ns access	-30
35ns access	-35
45ns access	-45
Packages	
Plastic DIP (300 mil)	None

Packages
 Plastic DIP (300 mil)
 Plastic SOJ (300 mil)

None DJ SG

L

Plastic SOIC (300 mil) SG Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

2V data retention

• Temperature

Industrial (-40°C to +85°C) IT Automotive (-40°C to +125°C) AT Extended (-55°C to +125°C) XT

#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable  $(\overline{\text{CE}})$  on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode


#### PIN ASSIGNMENT (Top View) 24-Pin DIP 24-Pin SOJ (A-7)(E-4) A0 24 Vcc A0 [ 1 24 D Vcc A1 🛭 2 23 A15 Α1 23 A15 A2 🛚 3 22 A14 A3 🛚 21 A13 A2 22 A14 5 20 A12 A4 [ АЗ П 21 T A13 A5 🛮 6 19 h A11 A6 🗆 7 18 A10 A12 A4 20 A7 [ 8 17 DQ4 A8 ☐ 9 16 DQ3 A11 19 A9 [ 10 15 DQ2 CE | 11 14 DQ1 A6 ∏ 7 18 A10 Vss [ 12 13 WE Α7 17 DQ4 **A8** ∏ 9 16 DQ3 Α9 ∏ 10 15 □ DQ2 CE 11 14 DQ1 WE Vss 12 13 🛚 24-Pin SOIC (F-1) A0 □ 24 ₩ Vcc A1 □ 2 23 A2 🞞 3 22 □ A14 A3 🖂 21 A4 🖂 5 20 □ A12 A5 □ 19 → A11 6 A6 $\Box$ 7 18 A7 🞞 8 17 Ⅲ DQ4 A8 □ 9 16 A9 □ 10 15 CE $\Box$ DQ1

when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



### **FUNCTIONAL BLOCK DIAGRAM**



### **TRUTH TABLE**

MODE	CE	WE	DQ	POWER
STANDBY	Н	Х	HIGH-Z	STANDBY
READ	L	Н	Q	ACTIVE
WRITE	L	L	D	ACTIVE



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	ss1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	$0V \le V$ IN $\le V$ CC	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1

								MAX						
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-15	-20	-25	-30	-35	-45	UNITS	NOTES			
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	lcc	75	140	120	110	95	90	90	mA	3, 14			
Power Supply Current: Standby	CE ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	ISB1	11	30	30	25	25	25	25	mA	14			
	CE ≥ Vcc -0.2V; Vcc = MAX         Vil ≤ Vss +0.2V         ViH ≥ Vcc -0.2V; f = 0	IsB2	.04	5	5	5	5	7	7	mA	14			

### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc = 5V	Co	5	pF	4



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$   $T_{\mbox{\scriptsize A}} \leq$  70°C; Vcc = 5V  $\pm 10\%$ )

			15	-2	20	-2	25	-3	30	-3	35	-	45		
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES										
READ Cycle															
READ cycle time	tRC	15		20		25		30		35		45		ns	
Address access time	<sup>t</sup> AA		15		20		25		30		35		45	ns	
Chip Enable access time	<sup>t</sup> ACE		15		20		25		30		35		45	ns	
Output hold from address change	<sup>t</sup> OH	3		3		5		5		5		5		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	4		6		6		6		6		6		ns	
Chip disable to output in High-Z	tHZCE		8		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		15		20		25		30		35		45	ns	
WRITE Cycle															
WRITE cycle time	tWC	15		20		20		25		30		35		ns	
Chip Enable to end of write	tCW	10		15		15		18		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	10		15		15		18		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	10		15		15		18		20		25		ns	
WRITE pulse width	<sup>t</sup> WP2	12		15		15		18		20		25		ns	
Data setup time	<sup>t</sup> DS	10		10		10		12		15		20		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	4		5		5		5		5		5		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE		7		10		10		12		15		18	ns	6



### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output loadS	ee Figures 1 and 2

# 9 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-175.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITION	CONDITIONS		MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		-	V	
Data Retention Current	CE ≥ (Vcc -0.2V) \ Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	300	μА	
Data Neterition Current	or ≤ 0.2V	Vcc = 3V			350	400	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	†RC			ns	4, 10

### LOW Vcc DATA RETENTION WAVEFORM






### READ CYCLE NO. 18,9




### READ CYCLE NO. 27,8,10







# WRITE CYCLE NO. 1 (Chip Enable Controlled)



# WRITE CYCLE NO. 2 (Write Enable Controlled) 7, 12







### SRAM

### **64K x 4 SRAM**

WITH OUTPUT ENABLE

#### **FEATURES**

- High speed: 15, 20, 25, 30, 35, and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE and OE options
- All inputs and outputs are TTL compatible

Timing 15ns access 20ns access 25ns access 30ns access 35ns access	MARKING
Timing	
15ns access	-15
20ns access	-20
25ns access	-25
30ns access	-30
35ns access	-35
45ns access	-45
1011s access	

### • Packages

Plastic DIP (300 mil)	Nor
Plastic SOJ (300 mil)	DI

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

L

- 2V data retention
- Temperature Industrial (-40°C to +85°C) IT Automotive (-40°C to +125°C) AT Extended (-55°C to +125°C) XT

### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable  $(\overline{CE})$  and output enable  $(\overline{OE})$  on this organization. These enhancements can place the outputs in High-Z for additional flexibility in system design.

### **PIN ASSIGNMENT (Top View)**

### **28-Pin DIP** (A-9)

NC [	1	28	] Vcc
A0 [	2	27	] A15
A1 [	3	26	A14
A2 [	4	25	A13
A3 [	5	24	A12
A4 [	6	23	A11
A5 [	7	22	A10
A6 [	8	21	] ис
A7 [	9		] ис
A8 [	10	19	) DQ
A9 [	11	18	00
CE [	12	17	DQ.
ŌĒ [	13	16	] DQ
Vss [	14	15	h WE

### 28-Pin SOJ (E-8)


NC [	1	28	Vcc
A0 [	2	27	A15
A1 [	3	26	A14
A2 [	4	25	A13
A3 [	5	24	A12
A4 [	6	23	A11
A5 [	7	22	A10
A6 [	8	21	D NC
A7 [	9	20	D NC
A8 [	10	19	DQ4
A9 [	11	18	DQ3
CE [	12	17	DQ2
OE [	13	16	DQ1
Vss [	14	15	WE

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and  $\overline{OE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



### **FUNCTIONAL BLOCK DIAGRAM**



### **TRUTH TABLE**

MODE	0E	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature (Plastic)55°C	C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50m A

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ Vcc	ILı	-5	5	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vo∪T ≤ Vcc	lLo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1

				MAX						1	
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-15	-20	-25	-30	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ tRC Outputs Open	Icc	75	140	120	110	95	90	90	mA	3, 14
Power Supply Current: Standby	CE ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	Is <sub>B</sub> 1	11	30	30	25	25	25	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX         VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	IsB2	.04	5	5	5	5	7	7	mA	14

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	7	pF	4
Output Capacitance	Vcc = 5V	Co	5	pF	4



### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

		-	15	-20		-2	-25		-30		35	-45			
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTE
READ Cycle							L					<del></del>			
READ cycle time	tRC	15		20		25		30		35		45		ns	
Address access time	<sup>t</sup> AA		15		20		25		30		35		45	ns	
Chip Enable access time	†ACE		15		20		25		30		35		45	ns	
Output hold from address change	<sup>t</sup> OH	3		3		5		5		5	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5		ns	
Chip Enable to output in Low-Z	†LZCE	4		6		6		6		6		6		ns	
Chip disable to output in High-Z	†HZCE		8		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	tPU	0		0		0		0		0		0		ns	
Chip disable to power-down time	tPD		15		20		25		30	1 111	35		45	ns	
Output Enable access time	†AOE		8		8		8		10		12		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		0		ns	
Output disable to out put in High-Z	<sup>t</sup> HZOE		6		7.		7		10		12		15	ns	
WRITE Cycle													9.1		
WRITE cycle time	tWC	15		20		20		25		30		35		ns	
Chip Enable to end of write	tCW	10		15		15		18		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	10		15		15		18	1,26	20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	10		15		15		18		20		25		ns	
WRITE pulse width	<sup>t</sup> WP2	12		15		15		18		20		25		ns	
Data setup time	<sup>t</sup> DS	7		10		10		12		15		20		ns	
Data hold time	<sup>t</sup> DH	0	97A - 24	0		0		0		0		0		ns	1.18
Write disable to output in Low-Z	<sup>t</sup> LZWE	4		5		5		5		5		5		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE		7		10		10		12		15		18	ns	6



### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

### Q 480 255 30 pF Q -255




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8.  $\overline{\text{WE}}$  is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable  $(\overline{CE})$  and write enable  $(\overline{WE})$  can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-175.
- 14. Typical values are measured at 5V, 25°C and 25ns cycle time.

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		<u> </u>	V	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) V <sub>IN</sub> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	300	μА	
Data Neterition Current	or ≤ 0.2V	Vcc = 3V			350	400	μΑ	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	†RC			ns	4, 11

#### LOW Vcc DATA RETENTION WAVEFORM






### READ CYCLE NO. 18,9




### **READ CYCLE NO. 27, 8, 10**






### WRITE CYCLE NO. 1 (Write Enable Controlled) 7, 12




**NOTE:** Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)





# WRITE CYCLE NO. 3 (Write Enable Controlled) 7, 12





### SRAM

### 256K x 4 SRAM

WITH OUTPUT ENABLE

#### **FEATURES**

- High speed: 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 8ns

OPTIONS	MARKING
<ul> <li>Timing</li> </ul>	
20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45

### • Packages

Plastic DIP (400 mil) None Plastic SOJ (400 mil) DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention
- L

• Temperature

Industrial (-40°C to +85°C) IT Automotive (-40°C to +125°C) AT Extended (-55°C to +125°C) XT

#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable  $(\overline{CE})$  capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

### **PIN ASSIGNMENT (Top View)**

### 28-Pin DIP (A-10)

A7	þ	1	28	Vcc
A8	þ	2	27	] A6
<b>A</b> 9	þ	3	26	] A5
A10	4	4	25	] A4
A11	þ	5	24	<b>A3</b>
A12	C	6	23	A2
A13	d	7	22	A1
A14	d	8	21	] A0
A15	þ	9	20	] NC
A16	q	10	19	DQ4
A17	þ	11	18	DQ3
Œ	d	12	17	DQ2
ŌĒ		13	16	DQ1
Vss	d	14	15	WE


# **28-Pin SOJ** (E-9)

A7 [	1	28	D vcc
A8 [	2	27	A6
A9 [	3	26	A5
A10 [	4	25	A4
A11 [	5	24	_ A3
A12	6	23	A2
A13 [	7	22	A1
A14 [	8	21	_ A0
A15 [	9	20	D NC
A16 [	10	19	DQ4
A17	11	18	DQ
CE [	12	17	D DQ2
ŌĒ [	13	16	DQ1
Vss [	14	15	D ME

Writing to this device is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH while output enable  $(\overline{OE})$  and  $\overline{CE}$  go LOW. The device offers are duced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

### **FUNCTIONAL BLOCK DIAGRAM**



NOTE: The two least significant row address bits (A11 and A3) are encoded using a gray code.

### **TRUTH TABLE**

MODE	OE	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	'ss1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ Vcc	IL:	-5	5	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	- 1 -

					4.1				
					M	AX			<u> </u>
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-20	-25	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	lcc	95	140	125	115	110	mA	3, 14
Power Supply Current: Standby	TE ≥ VIH; Vcc = MAX f = MAX = 1/ tRC Outputs Open	ISB1	17	35	30	25	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX         VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	lsB2	0.4	5	5	5_	5	mA	14
"L" version only	$\overline{CE} \ge Vcc -0.2V; \ Vcc = MAX$ $VlL \le Vss +0.2V$ $VlH \ge Vcc -0.2V; \ f = 0$	IsB2	0.3	1.5	1.5	1.5	1.5	mA	

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Со	8	pF	4



### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

		-20			25	-3	-35		-45		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
READ cycle time	<sup>t</sup> RC	20		25		35		45		ns	
Address access time	t <sub>AA</sub>		20		25		35		45	ns	
Chip Enable access time	<sup>t</sup> ACE		20		25		35		45	ns	
Output hold from address change	tОН	5		5		5		5		ns	
Chip Enable to output in Low-Z	†LZCE	5		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		8		10		15		18	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0	TV.	0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		20		25		35		45	ns	
Output Enable access time	<sup>t</sup> AOE		6		8		12		15	ns	
Output Enable to output in Low-Z	tLZOE	0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		6		10		12		15	ns	6
WRITE Cycle					Tay to the						
WRITE cycle time	twc	20		25		35		45		ns	
Chip Enable to end of write	tCW	12		15		20		25	77 (7) Nysa	ns	
Address valid to end of write	<sup>t</sup> AW	12		15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		ns	
WRITE pulse width	tWP1	12		15		20	Visite in	25		ns	
WRITE pulse width	<sup>t</sup> WP2	15		15		20		25		ns	
Data setup time	<sup>t</sup> DS	8		10		15		20		ns	
Data hold time	tDH	0		0		0		0		ns	
Write disable to output in Low-Z	†LZWE	5		5		5		5		ns	
Write Enable to output in High-Z	tHZWE	0	8	0	10	0	15	0	18	ns	6, 7



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall ti	mes5ns
Input timing referen	ce levels1.5V
Output reference le	vels1.5V
Output load	See Figures 1 and 2

# Q +5V 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables and output enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-177.
- 14. Typical values are measured at 5V, 25°C and 25ns cycle time.

### **DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITION	S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		A STATE OF THE STA	VDR	2		h <u>+</u> 11	V	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V Vcc = 3V	ICCDR		35 70	200 400	μ <b>Α</b> μ <b>Α</b>	
	or ≤ 0.2V	<b>V</b> cc = <b>5V</b>			250	1,300	μΑ	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

#### LOW Vcc DATA RETENTION WAVEFORM






### READ CYCLE NO. 18,9




### READ CYCLE NO. 27,8,10






# WRITE CYCLE NO. 1 (Write Enable Controlled) 12




NOTE: Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)





# WRITE CYCLE NO. 3 (Write Enable Controlled) 7, 12





### SRAM

### 1 MEG x 4 SRAM

WITH OUTPUT ENABLE

### **FEATURES**

- High speed: 20, 25, 35 and 55ns
- · High-performance, low-power, CMOS double-metal
- Single  $+5V \pm 10\%$  power supply
- Easy memory expansion with CE and OE options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 8ns

OPTIONS	MARKING
Timing	
20ns access	-20
25ns access	-25
35ns access	-35
55ns access	-55

· Packages Plastic SOI (400 mil) DI Available in ceramic packages tested to meet military specifications. Please refer to Micron's Military Data Book.

2V data retention L

Temperature Industrial (-40°C to +85°C) IT Automotive (-40°C to +125°C) AT Extended (-55°C to +125°C) XT

### PIN ASSIGNMENT (Top View)

32-Pin SOJ (E-11)

A0	<b>d</b> 1	32 D Vcc	
A1	□ 2	31 🗅 A12	
A2	₫3	30 🗅 A13	
АЗ	d 4	29 🗅 A14	
A4	₫ 5	28 🗅 A15	
A5	₫6	27 🗅 A16	
A6	₫ 7	26 🛭 A17	
NC	₫8	25   NC	
A7	占9	24 🗅 NC	
A8	₫ 10	23 🗅 A18	
A9	d 11	22 🗅 A19	
A10	d 12	21 DQ1	
A11	d 13	20 🛭 DQ2	
CE	₫ 14	19 🛭 DQ3	
ŌĒ	□ 15	18 DQ4	
Vss	□ 16	17 D WE	

#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, lowpower CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable (WE) and CE inputs are both LOW. Reading is accomplished when  $\overline{\text{WE}}$  remains HIGH while output enable  $(\overline{\text{OE}})$ and  $\overline{\text{CE}}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



### **SRAM**

# 1 MEG x 4 SRAM

WITH OUTPUT ENABLE

#### **FEATURES**

- High speed: 12, 15 and 17ns
- High-performance, low-power, CMOS double-metal process
- Multiple center power and ground pins
- Single  $+5V \pm 10\%$  power supply
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 6ns

### OPTIONS MARKING

<ul> <li>Timing</li> </ul>		
12ns access		-12
15ns access	*	-15
17ns access		-17

Packages
 Plastic SOJ (400 mil)
 Available in ceramic packages tested to meet military
 specifications. Please refer to Micron's Military Data
 Book.

- 2V data retention L
- Temperature
   Industrial (-40°C to +85°C) IT
   Automotive (-40°C to +125°C) AT
   Extended (-55°C to +125°C) XT

### PIN ASSIGNMENT (Top View)

**32-Pin SOJ** (E-11)

<b>A</b> 4	d	1		32	Ъ	A5
А3	d	2		31	þ	A6
A2	ф	3		30	þ	Α7
A1	þ	4		29	þ	A8
<u>A0</u>	þ	5		28	þ	<u>A9</u>
CE	þ	6		27	þ	OE
DQ1	d	7		26	þ	DQ4
Vcc	Ц	8		25	þ	Vss
Vss	þ	9		24	þ	Vcc
DQ2	d	10		23	þ	DQ3
WE	þ	11		22	þ	A10
A19	þ	12		21	þ	A11
A18	d	13		20	þ	A12
A17	d	14		19	þ	A13
A16	ф	15		18	þ	A14
A15	þ	16		17	þ	NC
	٠,		 	 	,	

#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center and ground pins for very high performance. For flexibility in high-speed memory applications, Micron offers chip enable (CE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH while output enable  $(\overline{OE})$  and  $\overline{CE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

MCHON

MT5C4105



### **SRAM**

### 2K x 8 SRAM

#### **FEATURES**

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE and OE options
- All inputs and outputs are TTL compatible

# OPTIONS MARKING • Timing 8ns access (preliminary) - 8

10ns access 12ns access 15ns access 20ns access 25ns access

35ns access

-12 -15 -20 -25

Packages

Plastic DIP (300 mil) Plastic SOJ (300 mil) None DI

-35

-10

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention
- L

• Temperature

Industrial (-40°C to +85°C) IT Automotive (-40°C to +125°C) AT Extended (-55°C to +125°C) XT

### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

### **PIN ASSIGNMENT (Top View)**

### **24-Pin DIP** (A-7)

A7 [	1	24	Vcc
A6 [	2	23	A8
A5 [	3	22	] A9
A4 [	4	21	WE
АЗ [	5	20	) ŌE
A2 [	6	19	A10
A1 [	7	18	] CE
A0 [	8	17	DQ8
DQ1	9	16	DQ7
DQ2 [	10	15	DQ6
раз [	11	14	DQ5
Vss [	12	13	DQ4

### 24-Pin SOJ (E-4)


A7 [	1	24	b vc	2
A6 [	2	23	BA 🗅	
A5 [	3	22	A9	
A4 [	4	21	WE	-
A3 [	5	20	OE	
A2 [	6	19	A10	)
A1 [	7	18	CE	
A0 [	8	17	þ DQ	8
DQ1 [	9	16	þ þa	7
DQ2 [	10	15	þ DQ	6
DQ3 [	11	14	þ ÞQ	5
Vss [	12	13	þ DQ	4

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



### **FUNCTIONAL BLOCK DIAGRAM**



### **TRUTH TABLE**

		The second of the second			
MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	X	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50m 4

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	MIN	MAX	UNITS	NOTES	
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	ILı	-5	5	μΑ		
Output Leakage Current	Output(s) Disabled 0V ≤ Vout ≤ Vcc	lLo	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1.
Output Low Voltage	loL = 8.0mA	Vol		0.4	ν	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	Icc	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	CE ≥ Viн; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	ISB1	20	55	50	45	40	35	30	25	mA	14
	$\overline{\text{CE}} \ge \text{Vcc} - 0.2 \text{V}; \text{Vcc} = \text{MAX}$ $\text{ViL} \le \text{Vss} + 0.2 \text{V}$ $\text{ViH} \ge \text{Vcc} - 0.2 \text{V}; \text{f} = 0$	ISB2	0.4	3	3	3	3	3	3	3	mA	14

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	5	pF	4
Output Capacitance	Vcc = 5V	Co	7	pF	4



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DECORPTION		-8	3*	-	10	-1	12	-1	15	-2	20	-2	25	-3	35		
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES												
READ Cycle															•		
READ cycle time	<sup>t</sup> RC	8		10		12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA		8		10		12		15		20		25		35	ns	
Chip Enable access time	†ACE		7		9		10		12		15	,	20		30	ns	
Output hold from address change	tОН	3		3		3		3		3		3		3		ns	-
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	tPU	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		8		10		12		15		20		25		35	ns	
Output Enable access time	<sup>t</sup> AOE		4		5		6		7		8		8		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0	-	0		0		0		0		0		0		ns	
Output disable to output in High-Z	<sup>t</sup> HZOE		4		5		5		6		7		8		8	ns	6
WRITE Cycle							-										
WRITE cycle time	tWC	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	tCW	8		9		10		12		15		20		25	,	ns	
Address valid to end of write	<sup>t</sup> AW	8		9		11		12		15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	7		8		9		12		15		18		20		ns	
WRITE pulse width	tWP2	8		9		10		14		18		20		25		ns	
Data setup time	<sup>t</sup> DS	5		6		7		8		10		10		12		ns	
Data hold time	tDH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE		4		5		5		6		8		8	-	8	ns	6

<sup>\*</sup>These specifications are preliminary.



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels .	
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZWE and tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-171.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		-	٧	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) V <sub>IN</sub> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μА	
Data Hetermon Gurrent	or ≤ 0.2V	Vcc = 3V			125	400	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

### LOW Vcc DATA RETENTION WAVEFORM






### READ CYCLE NO. 18,9




### READ CYCLE NO. 2 7, 8, 10






# WRITE CYCLE NO. 1 (Write Enable Controlled) 12




**NOTE:** Output enable  $(\overline{OE})$  is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)





# WRITE CYCLE NO. 3 (Write Enable Controlled) 7, 12





### **SRAM**

### 8K x 8 SRAM

#### **FEATURES**

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE1, CE2 and OE ontions
- All inputs and outputs are TTL compatible

### OPTIONS

### MARKING

•	riming	
	8ns access (prel	iminary)
	10ns access	
	12ns access	
	15ns access	

- 8 -10 -12 -15 -20

25ns access 30ns access 35ns access

20ns access

-25 -30 -35

### Packages

Plastic DIP (300 mil) Plastic SOJ (300 mil)

None DI

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

• 2V data retention

L

Temperature

Industrial	(-40°C to +85°C)	IT
Automotive	(-40°C to +125°C)	AT
Extended	(-55°C to ±125°C)	ΥT

### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers two chip enables on the x8 organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

### PIN ASSIGNMENT (Top View)

### **28-Pin DIP** (A-9)

	- 4		
NC [	1	28	Vcc
A12 [	2	27	WE
A7 [	3	26	CE2
A6 [	4	25	A8
A5 [	5	24	A9
A4 [	6	23	A11
АЗ [	7	22	ŌE
A2 [	8	21	A10
A1 [	9	20	CE1
A0 [	10	19	DQ8
DQ1 [	11	18	DQ7
DQ2 [	12	17	DQ6
DQ3 [	13	16	DQ5
Vss [	14	15	DQ4

## **28-Pin SOJ** (E-8)


NC	d	1	28	b vcc
A12	þ	2	 27	WE
A7	d	3		CE2
A6	d	4		8A
A5	þ	5	24	A9
A4	þ	6		A11
АЗ	þ	7	22	OE.
A2	d	8	21	A10
A1	þ	9		CE1
A0	þ	10	19	DQE
DQ1	þ	11		DQ7
DQ2	þ	12	17	DQ
DQ3	þ	13	16	DQ5
Vss	þ	14	15	DQ4
	٠,		 	

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



### **FUNCTIONAL BLOCK DIAGRAM**



### **TRUTH TABLE**

	MODE	CE1	CE2	0E	WE	DQ	POWER			
ſ	STANDBY	Н	Х	Х	Х	HIGH-Z	STANDBY			
Ī	STANDBY	Х	L	Х	Х	HIGH-Z	STANDBY			
ſ	READ	L	Н	Н	L	Q	ACTIVE			
Ī	READ	L	Н	Н	Н	HIGH-Z	ACTIVE			
Ī	WRITE	L	Н	L	Х	D	ACTIVE			



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc supply relative to V	ss1.0V to +7.0V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	ν	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ Vcc	ILı	-5	5	μΑ	1.75
Output Leakage Current	lLo	-5	5	μА		
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1

				MAX								
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	Icc	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	ÍSB1	20	55	50	45	40	35	30	25	mA	14
	$\overline{CE} \ge Vcc -0.2V; Vcc = MAX$ $VlL \le Vss +0.2V$ $VlH \ge Vcc -0.2V; f = 0$	ISB2	0.4	3	3	3	3	3	3	3	mA	14

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_{\Delta} = 25^{\circ}C$ , $f = 1 \text{ MHz}$	Cī	5	pF	4
Output Capacitance	7 Vcc = 5V	Со	7	pF	4



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$  T<sub> $\Delta$ </sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-8	3*		10		12	-	15	-2	20	-2	25	-3	35		
DEGGIII HON	SYM	MIN	MAX	MIN	МАХ	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle					-												
READ cycle time	<sup>t</sup> RC	8		10		12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA	٠.	8		10		12		15		20		25		35	ns	
Chip Enable access time	†ACE		7		9		10		12		15		20		30	ns	
Output hold from address change	tОН	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	†LZCE	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	tPU	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	tPD		8		10		12		15		20		25		35	ns	
Output Enable access time	†AOE		4		5		6		7		8		8		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		0		0		ns	,
Output disable to output in High-Z	tHZOE		4		5		5		6		7		8		8	ns	6
WRITE Cycle					1 - 1								. 19		-		
WRITE cycle time	tWC	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	tCW	8		9		10		12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	8		9		11		12		15		20		25		ns	
Address setup time	†AS	0		0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	7		8		9		12		15		18		20		ns	
WRITE pulse width	<sup>t</sup> WP2	8		9		10		14		18		20		25		ns	
Data setup time	<sup>t</sup> DS	5		6		7		8		10		10		12		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		0		ns	7,000
Write disable to output in Low-Z	tLZWE	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	tHZWE	V.	4		5		5		6		8		8		8	ns	6

<sup>\*</sup>These specifications are preliminary.



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

#### 

Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### NOTES


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZWE and tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
- 8. WE is HIGH for READ cycle.

- 9. Device is continuously selected. All chip enables are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
- 14. Typical values are measured at 5V,  $25^{\circ}$ C and 20ns cycle time.

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			V	
Data Retention Current	Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μА	
		Vcc = 3V			125	400	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		<u></u>	ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

### LOW Vcc DATA RETENTION WAVEFORM






### **READ CYCLE NO. 18,9**




### READ CYCLE NO. 27,8,10






# WRITE CYCLE NO. 1 (Write Enable Controlled) 12




**NOTE:** Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)





# WRITE CYCLE NO. 3 (Write Enable Controlled) 7, 12



28 D Vcc
27 D WE
26 D A13
25 D A8
24 D A9
23 D A11
22 D OE
21 D A10
20 D CE
19 D DQ8
18 D DQ7
17 D DQ6
15 D DQ5
15 D DQ4



### **SRAM**

### **32K x 8 SRAM**

#### **FEATURES**

- High speed: 15, 20, 25, 30, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE and OE options
- All inputs and outputs are TTL compatible

<b>OPTIONS</b>	$\mathbf{N}$	IARKING
<ul> <li>Timing</li> </ul>		
15ns access		-15
20ns access		-20
25ns access		-25
30ns access		-30
35ns access		-35
45ns access		-45

Packages

Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
Plastic SOJ (300 mil)	DJ
Plastic ZIP	7.

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

T.

- 2V data retention
- Temperature
  Industrial (-40°C to +85°C) IT
  Automotive (-40°C to +125°C) AT
  Extended (-55°C to +125°C) XT

#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) and output enable (OE) on this organization. These enhancements can place the outputs in High-Z for additional flexibility in system design.


Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and  $\overline{OE}$  go

#### PIN ASSIGNMENT (Top View)

28-Pin DIP	28-Pin SOJ
(A-9, A-11)	(E-8)

A14 [	1	28	Vcc	A14	1	
A12	2	27	WE	A12	7	
- 7			[	A7 A6	G 3	
A7 [	3	20	A13	A5	n 5	
A6 [	4	25	] A8	A4	d 6	
A5 [	5	24	A9	АЗ	7	
A4 [	6	23	A11	A2	Д8	
			Γ	A1	<b>q</b> 9	
A3 [	7	22	] Œ		9 10	
A2 [	8	21	A10	DQ1 DQ2	[] 11 [] 12	
A1 [	9	20	CE	DQ3		
			Γ	Vss		
A0 [	10	19	DQ8		٦	
DQ1 [	11	18	DQ7			
DQ2	12	17	DQ6			
DQ3 [			DQ5			
. 1	10	10	F			
Vss [	14	15	DQ4			

# **28-Pin ZIP** (C-5)




LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	Ĺ	Н	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vıн	2.2	Vcc+1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILi	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1

						М	AX	T. Y. Service		1	
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-15	-20	-25	-30	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ tRC Outputs Open	Icc	75	140	120	110	95	90	90	mA	3, 14
Power Supply Current: Standby	CE ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>†</sup> RC Outputs Open	ISB1	11	30	30	25	25	25	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX ViL ≤ Vss +0.2V ViH ≥ Vcc -0.2V; f = 0	ISB2	.04	5	5	5	5	7	7	mA	14

#### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Ci	6	pF	4
Output Capacitance	<b>V</b> cc = 5 <b>V</b>	Co	5	pF	4



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DECORPTION			15	-2	20	-2	25	-3	30	-3	35	-4	15		
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES										
READ Cycle	EAD Cycle					•									
READ cycle time	<sup>t</sup> RC	15		20		25		30		35		45		ns	
Address access time	<sup>t</sup> AA		15		20		25		30		35		45	ns	
Chip Enable access time	<sup>t</sup> ACE		15		20		25		30		35		45	ns	
Output hold from address change	<sup>t</sup> OH	3		3	٠	5		5		5		5		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	4		6		6		6		6		6		ns	
Chip disable to output in High-Z	<sup>t</sup> HZCE	-	8		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD	-	15		20		25		30		35		45	ns	
Output Enable access time	<sup>t</sup> AOE	-	8		8		8		10		12		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		0		ns	
Output disable to out put in High-Z	<sup>t</sup> HZOE		6		7		7		10		12		15	ns	
WRITE Cycle															
WRITE cycle time	tWC	15		20		20		25		30		35		ns	
Chip Enable to end of write	ţCW	10		15		15		18		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	10		15		15		18		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	10		15		15		18		20		25		ns	
WRITE pulse width	tWP2	12		15		15		18		20		25		ns	
Data setup time	<sup>t</sup> DS	7		10		10		12		15		20		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	4		5		5		5		5		5		ns	2.7
Write Enable to output in High-Z	tHZWE		7		10		10		12		15		18	ns	6



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels.	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q +5V 480 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- 7. At any given temperature and voltage condition, tHZCE is less than tLZCE and tHZWE is less than tLZWE.

- 8.  $\overline{\text{WE}}$  is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-175.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITION	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Vcc for Retention Data			VDR	2		-	٧	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	300	μА	
Data Retention Current	or ≤ 0.2V	Vcc = 3V			350	400	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		<u>-</u> -	ns	4
Operation Recovery Time			¹R.	<sup>t</sup> RC			ns	4, 11

#### LOW Vcc DATA RETENTION WAVEFORM






#### **READ CYCLE NO. 18,9**




#### READ CYCLE NO. 2 7, 8, 10






# WRITE CYCLE NO. 1 (Write Enable Controlled) 12




**NOTE:** Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)





# WRITE CYCLE NO. 3 (Write Enable Controlled) 7, 12





### **SRAM**

### **128K x 8 SRAM**

#### WITH OUTPUT ENABLE

#### **FEATURES**

- High speed: 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single  $+5V \pm 10\%$  power supply
- Easy memory expansion with CE1, CE2 and OE options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 8ns

<b>OPTIONS</b>	MARKING
<ul> <li>Timing</li> </ul>	
20ns access	-20
25ns access	-25
35ns access	-35
45ns access	<b>-4</b> 5

#### Packages

Plastic DIP (400 mil)	None
Plastic DIP (600 mil)	W
Plastic SOJ (400 mil)	DI

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

•	2V data	retentia	on		T

#### Temperature

Industrial	(-40°C to +85°C)	IT
Automotive	(-40°C to +125°C)	AT
Extended	(-55°C to +125°C)	XT

#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers dual chip enables (CE1, CE2). This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}1$  inputs are both LOW and CE2 is

#### PIN ASSIGNMENT (Top View)

### **32-Pin DIP** (A-12, A-13)

NC	þ	1 0	32	Vcc
A16	q	2	31	A15
A14	þ	3	30	CE2
A12	d	4	29	WE
A7	þ	5	28	A13
A6	þ	6	27	1 A8
A5	þ	7	26	A9
A4	þ	8	25	A11
АЗ	þ	9	24	ŌĒ
A2	d	10	23	A10
A1	d	11	22	CET
AO	q	12	21	DQ8
DQ1	þ	13	20	DQ7
DQ2	d	14	19	DQ6
DQ3	þ	15	18	DQ5
Vss	d	16	17	DQ4

#### 32-Pin SOJ (E-11)




HIGH. Reading is accomplished when  $\overline{WE}$  and CE2 remain HIGH and  $\overline{CE1}$  goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



NOTE: The two least significant row address bits (A8 and A6) are encoded using a gray code.

#### **TRUTH TABLE**

MODE	0E	CE1	CE2	WE	DQ	POWER
STANDBY	Х	Н	Х	Х	HIGH-Z	STANDBY
STANDBY	Х	Х	L	Х	HIGH-Z	STANDBY
READ	L	L	Н	Н	Q	ACTIVE
READ	Н	L	Н	Н	HIGH-Z	ACTIVE
WRITE	Х	L	Н	L	D	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	7ss1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vн	2.2	Vcc +1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILI I	-5	5	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1

					M	AX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-20	-25	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	lcc	95	140	125	115	110	mA	3, 15
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	ISB1	17	35	30	25	25	mA	15
	CE ≥ Vcc -0.2V; Vcc = MAX ViL ≤ Vss +0.2V ViH ≥ Vcc -0.2V; f = 0	Isb2	0.4	5	5	5	5	mA	15
"L" version only	CE ≥ Vcc -0.2V; Vcc = MAX         Vil ≤ Vss +0.2V         ViH ≥ Vcc -0.2V; f = 0	Isb2	0.3	1.5	1.5	1.5	1.5	mA	

#### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	8	pF	4
Output Capacitance	7 Vcc = 5V	Co	8	pF	4



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 14) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-2	20	-2	25		35	-4	15		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle		······································		L							•
READ cycle time	<sup>t</sup> RC	20		25		35		45		ns	
Address access time	†AA		20		25		35		45	ns	
Chip Enable access time	†ACE		20		25		35		45	ns	
Output hold from address change	tОН	5		5		5		5		ns	
Chip Enable to output in Low-Z	†LZCE	5		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		8		10		15		18	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		ns	
Chip disable to power-down time	tPD		20		25		35	-	45	ns	
Output Enable access time	†AOE		6		8		12		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		6		10		12	:	15	ns	. 6
WRITE Cycle											
WRITE cycle time	tWC	20		25	-	35		45		ns	
Chip Enable to end of write	tCW	12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	12		15		20		25		ns	
WRITE pulse width	tWP2	15		15		20		25		ns	
Data setup time	<sup>t</sup> DS	8		10		15		20		ns	
Data hold time	tDH	0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	5		5		5	1.	5		ns	
Write Enable to output in High-Z	tHZWE	0	8	0	10	0	15	0	18	ns	6, 7



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference level	s 1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- 8. WE is HIGH for READ cycle.

- 9. Device is continuously selected. All chip enables and output enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. CE2 timing is the same as  $\overline{\text{CE}}1$  timing. The wave form is inverted.
- 13. Chip enable (CE1, CE2) and write enable (WE) can initiate and terminate a WRITE cycle.
- 14. For automotive, industrial and extended temperature specifications, refer to page 1-177.
- 15. Typical values are measured at 5V, 25°C and 25ns cycle time.

#### **DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		-	V	
	CE1 ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		35	200	μА	
Data Retention Current	or CE2 ≤ (Vss +0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 3V			70	400	μА	
	or ≤ 0.2V	Vcc = 5V			250	1,300	μΑ	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			tR .	†RC			ns	4, 11

#### LOW Vcc DATA RETENTION WAVEFORM






#### READ CYCLE NO. 18,9




**READ CYCLE NO. 2** 7, 8, 10, 12






# WRITE CYCLE NO. 1 (Write Enable Controlled) 12, 13




**NOTE:** Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled) 12





# WRITE CYCLE NO. 3 (Write Enable Controlled) 7, 12, 13





### **SRAM**

# 128K x 8 SRAM

WITH SINGLE CHIP ENABLE

#### **FEATURES**

- High speed: 20, 25, 35, 45, 55 and 70ns
- Automatic Chip Enable power down
- All inputs and outputs are TTL compatible
- High-performance, low-power CMOS double-metal process
- Single +5V ±10% power supply
- Fast Output Enable access time: 8ns
- Replaces industry standard 128K x 8 multichip SRAM module

#### OPTIONS MARKING

Timing	
20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45
55ns access	-55*
70ns access	-70*

\*Electrical characteristics identical to those provided for the 45ns device.

#### · Packages

Plastic DIP (400 mil)	None
Plastic DIP (600 mil)	W
Plastic SOJ (400 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention L
- Temperature
  Industrial (-40°C to +85°C) IT
  Automotive (-40°C to +125°C) AT
  Extended (-55°C to +125°C) XT

#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is

#### PIN ASSIGNMENT (Top View)

# **32-Pin DIP** (A-12, A-13)

NC	þ	1	0	32	þ	Vcc
A16	þ	2		31	þ	A15
A14	þ	3		30	þ	NC
A12	C	4		29	þ	WE
A7	q	5		28	þ	A13
A6	þ	6		27	þ	A8
A5	d	7		26	þ	Α9
A4	C	8		25	þ	A11
АЗ	Е	9		24	þ	ŌĒ
A2	d	10		23	þ	A10
A1	d	11		22	þ	Œ
Α0	C	12		21	þ	DQ8
DQ1	q	13		20	þ	DQ7
DQ2	d	14		19	þ	DQ6
DQ3	C	15		18	þ	DQ5
Vss	C	16		17	þ	DQ4

### 32-Pin SOJ

(E-11)


NC E	1	32	b va
A16 [	2	31	A1
A14 [	3	30	D NC
A12 [	4	29	] WE
A7 [	5	28	A1
A6 [	6		3A [
A5 [	7	26	A9
A4 C	8		A1
A3 E	9	24	ŌE
A2 [	10	23	A1
A1 [	11	22	CE
A0 E	12	21	DC
DQ1	13		þ oc
DQ2	14	19	DO (
DQ3	15		D DC
Vss [	16	17	D DC

accomplished when  $\overline{\text{WE}}$  remains HIGH and  $\overline{\text{CE}}$  goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



NOTE: The two least significant row address bits (A8 and A6) are encoded using a gray code.

**TRUTH TABLE** 

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	X	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	-1V to +7V
Storage Temperature (Plastic)55°C	to +150°C
Power Dissipation	1W
Short Circuit Output Current	50m A

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	٧	1
Input Low (Logic 0) Voltage	Anna Anna Anna Anna Anna Anna Anna Anna	VIL	-0.5	0.8	V	1, 2
Input Leakage Current	$0V \le V$ IN $\le V$ CC	ILı	-5	5	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	.5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4	Two sales and	V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1

					M	AX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-20	-25	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ Vil.; Vcc = MAX f = MAX = 1/ tRC Outputs Open	lcc	95	140	125	115	110	mA	3, 14
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ tRC Outputs Open	Is <sub>B</sub> 1	17	35	30	25	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX VIL ≤ Vss +0.2V VIH ≥ Vcc -0.2V; f = 0	IsB2	0.4	5	5	5	5	mA	14
"L" version only	CE ≥ Vcc -0.2V; Vcc = MAX         Vil ≤ Vss +0.2V         ViH ≥ Vcc -0.2V; f = 0	IsB2	0.3	1.5	1.5	1.5	1.5	mA	

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Со	8	pF	4



### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION			20	-2	25	-3	35	-4	15		1 2 4
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
READ cycle time	†RC	20		25		35		45		ns	
Address access time	†AA		20	:	25		35		45	ns	
Chip Enable access time	†ACE		20		25	**	35		45	ns	
Output hold from address change	tОН	5		5		5		5		ns	
Chip Enable to output in Low-Z	tLZCE	5		5		5		5		ns	
Chip disable to output in High-Z	tHZCE	-	8		10		15		18	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		20		25		35		45	ns	
Output Enable access time	<sup>t</sup> AOE		6		8		12		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		6		10		12		15	ns	6
WRITE Cycle				N. 1							10.
WRITE cycle time	tWC	20		25		35		45		ns	
Chip Enable to end of write	tCW	12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	12		15		20		25		ns	
Address setup time	†AS	0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0	\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.	0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	12		15		20		25		ns	
WRITE pulse width	tWP2	15		15		20		25		ns	
Data setup time	†DS	8		10		15		20		ns	
Data hold time	†DH	0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	5		5		5		5		ns	
Write Enable to output in High-Z	tHZWE	0	8	0	10	0	15	0	18	ns	6, 7



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels.	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and  $f = \frac{1}{{}^{t}RC \text{ (MIN)}} Hz$ .
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. Chip enable and output enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-177.
- 14. Typical values are measured at 5V, 25°C and 25ns cycle time.

#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITION	S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			٧	
	CE ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		35	200	μΑ	
Data Retention Current	Vin ≥ (Vcc -0.2V)	Vcc = 3V			70	400	μΑ	
	or ≤ 0.2V	Vcc = 5V			250	1,300	μΑ	
Chip Deselect to Data Retention Time			<sup>†</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

#### **LOW Vcc DATA RETENTION WAVEFORM**






#### READ CYCLE NO. 18,9




#### READ CYCLE NO. 27,8,10






# WRITE CYCLE NO. 1 (Write Enable Controlled) 12




**NOTE:** Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)



### **WRITE CYCLE NO. 3**

(Write Enable Controlled) 7, 12



FAST SRAM

### SRAM

### 512K x 8 SRAM

WITH OUTPUT ENABLE

#### **FEATURES**

- High speed: 20, 25, 35 and 55ns
- High-performance, low-power, CMOS double-metal
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 8ns

OPTIONS	<b>MARKING</b>
Timing	
20ns access	-20
25ns access	-25
35ns access	-35
55ns access	-55

· Packages Plastic SOJ (400 mil) DI Available in ceramic packages tested to meet military specifications. Please refer to Micron's Military Data Book.

L

- 2V data retention
- Temperature (-40°C to +85°C) IT Industrial Automotive (-40°C to +125°C) AT Extended (-55°C to +125°C) XT

#### PIN ASSIGNMENT (Top View)

32-Pin SOJ (E-11)

A18 [	1	32	) vcc
A16 [	2	31	A15
A14 [	3	30	A17
A12 [	4	29	WE
A7 [	5	28	A13
A6 [	6	27	_ A8
A5 [	7	26	□ A9
A4 [	8	25	D A11
A3 [	9	24	) OE
A2 [	10	23	A10
A1 [	11	22	D CE
A0 [	12	21	DQ8
DQ1	13	20	DQ7
DQ2	14	19	DQ6
DQ3 [	15	18	DQ5
Vss [	16	17	DQ4

#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, lowpower CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{\text{WE}}$  remains HIGH while output enable  $(\overline{\text{OE}})$ and  $\overline{\text{CE}}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

MT5C4008



### **SRAM**

### **512K x 8 SRAM**

PIN ASSIGNMENT (Top View)

WITH OUTPUT ENABLE

#### **FEATURES**

**OPTIONS** 

- High speed: 12, 15 and 17ns
- High-performance, low-power, CMOS double-metal process
- Multiple center power and ground pins
- Single  $+5V \pm 10\%$  power supply
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  options

MARKING

- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 6ns

Timing	
12ns access	-12
15ns access	-15
17ns access	-17
Packages	
Plastic SOJ (400 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

• 2V data retention L

Temperature
 Industrial (-40°C to +85°C)
 IT
 Automotive (-40°C to +125°C)
 AT
 Extended (-55°C to +125°C)
 XT

#### 36-Pin SOJ 36 H NC A4 🛚 1 2 35 Π A5 АЗ □ A2 🛘 3 34 🛮 A6 A1 [ 33 🛮 A7 4 A0 □ □ A8 D OE CE [ DQ1 1 7 DQ8 DQ2 [ 8 29 h dat Vcc 🛘 9 28 ∏ Vss 10 □ Vcc Vss 🛘 26 DQ6 DQ3 11 12 DQ5 DQ4 WF I 13 П A9 14 ∏ A10 A18 🛚 22 D A11 15 A17 🛮 21 A12 16 A16 🛘 20 T A13 17 A15 🛘 A14 🛛 19 □ NC

#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center power and ground poins for very high performance. For flexibility in high-speed memory applications, Micron offers chip enable  $(\overline{CE})$  capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable  $\overline{(WE)}$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH while output enable  $\overline{(OE)}$  and  $\overline{CE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

FAST SRAM

MT5C4108

NEW



### SRAM

### **32K x 9 SRAM**

#### **FEATURES**

OPTIONS

Book.

- High speed: 15, 17, 20 and 25ns
- High-performance, low-power CMOS double-metal process
- Single  $+5V \pm 10\%$  power supply
- Easy memory expansion with CE1, CE2 and OE options
- All inputs and outputs are TTL compatible

OLLIONS	MAKKING
<ul> <li>Timing</li> </ul>	
15ns access	-15
17ns access	-17 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1
20ns access	-20
25ns access	-25
Packages	
Plastic SOJ (300	mil) DJ
	amic packages tested to meet military
specifications. I	Please refer to Micron's Military Data


MARKING

•	2V data	retention		T

•	Temperature	•	
	Industrial	(-40°C to +85°C)	IT
	Automotive	(-40°C to +125°C)	AT
	Extended	(-55°C to +125°C)	XT

#### PIN ASSIGNMENT (Top View)

**32-Pin SOJ** (E-10)



#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. They are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers dual chip enables (CE1, CE2) and output enable (OE) control signals. This enhancement can place the outputs in High-Z for additional flexibility in system design. The dual chip enables may be used to directly address multiple banks of SRAM without external logic.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE1}$  inputs are both LOW while CE2 is HIGH. Reading is accomplished when  $\overline{WE}$  and CE2 remain HIGH while  $\overline{CE1}$  and  $\overline{OE}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	0E	CE1	CE2	WE	DQ	POWER
STANDBY	Х	Н	Х	Х	HIGH-Z	STANDBY
STANDBY	Χ	Х	L	Х	HIGH-Z	STANDBY
READ	L	L	Н	Н	Q	ACTIVE
READ	Н	L	Н	Н	HIGH-Z	ACTIVE
WRITE	Х	L	Н	L	D	ACTIVE

**FAST SRAM** 

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	ss1V to +7\
Storage Temperature	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50m A

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}\text{C} \le \text{T}_{A} \le 70^{\circ}\text{C}, \text{ Vcc} = 5\text{V} \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILi	-5	5	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	11.4

					M	AX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-15	-17	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE1 ≤ VIL; CE2, ≥ VIH f = MAX = 1/ <sup>t</sup> RC Vcc = MAX; Outputs Open	Icc	75	145	130	120	110	mA	3, 14
Power Supply Current: Standby	CE1 ≥ VIH; CE2 ≤ VIL f = MAX = 1/ <sup>t</sup> RC Vcc = MAX; Outputs Open	ISB1	11	35	35	30	30	mA	14
	CE1 ≥ Vcc - 0.2; Vcc = MAX         CE2 and VIL ≤ Vss + 0.2         VIH ≥ Vcc - 0.2; f = 0	ISB2	0.5	7	7	7	7	mA	14

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	7	pF	4
Output Capacitance	Vcc = 5V	Co	5	pF	4



### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C, Vcc = 5V  $\pm$ 10%)

		-15			-17		-20		-25		1.78
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle	المجيد من المراجع المحيد ا										
READ cycle time	<sup>t</sup> RC	15		17		20		25		ns	
Address access time	<sup>t</sup> AA		15		17		20		25	ns	
Chip Enable access time	<sup>t</sup> ACE		15		17		20		25	ns	
Output hold from address change	tOH	3		3		3		5		ns	
Chip Enable to output in Low-Z	tLZCE	4		4.		4		4		ns	7
Chip disable to output in High-Z	†HZCE		8		8		8		8	ns	6, 7
Chip Enable to power up time	<sup>t</sup> PU	0		0		0		0		ns	
Chip disable to power down time	<sup>t</sup> PD	-	15		17		20		25	ns	
Output Enable access time	<sup>t</sup> AOE		8		8		8		8	ns	
Output Enable to output in Low-Z	tLZOE	0		0		0		0		ns	
Output disable to out put in High-Z	tHZOE		7		7		7		7	ns	6
WRITE Cycle											
WRITE cycle time	tWC	15		17		20		25	2.49	ns	
Chip Enable to end of write	tcW	10		13		15		20		ns	
Address valid to end of write	<sup>t</sup> AW	10		13		15		20	1.2	ns	
Address setup time	<sup>t</sup> AS	0		0	74, 19 1 3 7 1 1	0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	10		13		15		20		ns	
WRITE pulse width	tWP2	12		13		15		20		ns	
Data setup time	t <sub>DS</sub>	7		8		10		10		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	4		4	-	4		4		ns	7
Write Enable to output in High-Z	tHZWE	0	7	0	8	0	10	0	10	ns	6, 7

#### MCRON TECHNOLOGY, INC.

MT5C2889

+5V

480

5 pF

#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# 2 480 255 30 pF Q 255

Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.
- 8. WE is HIGH for READ cycle.

- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. <sup>t</sup>RC = Read Cycle Time.
- CE2 timing is identical to CE1 timing. The waveform is inverted.
- 13. Either CE1, CE2 or WE can initiate or terminate WRITE cycles.
- 14. For automotive, industrial and extended temperature specifications, refer to page 1-175.
- Typical values are measured at 5V, 25°C and 20ns cycle time.

#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	SCRIPTION CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data	Vo			2		-	٧	
Data Retention Current	CE ≥ (Vcc -0.2V)   V <sub>IN</sub> ≥ (Vcc -0.2V)   or ≤ 0.2V	Vcc = 2V	ICCDR		200	400	μA	
		Vcc = 3V			300	500	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	Ō			ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11


#### LOW Vcc DATA RETENTION WAVEFORM




MT5C2889



### READ CYCLE NO. 18,9




#### **READ CYCLE NO. 27, 8, 10, 12**






# WRITE CYCLE NO. 1 (Write Enable Controlled) 12



**NOTE:** Output enable (OE) is inactive (HIGH).


# WRITE CYCLE NO. 2 (Chip Enable Controlled) 12





#### WRITE CYCLE NO. 3

(Write Enable Controlled) 7, 12, 13





# **SRAM**

## **128K x 9 SRAM**

WITH SINGLE CHIP ENABLE

#### **FEATURES**

- High speed: 17, 20, 25 and 35ns
- Automatic Chip Enable power down
- All inputs and outputs are TTL compatible
- High-performance, low-power, CMOS double-metal process
- Single  $+5V \pm 10\%$  power supply
- Fast Output Enable access time: 6ns

### OPTIONS MARKING

٠.	01 110110	17 14 1	****
•	Timing		
	17ns access		-17
	20ns access		-20
	25ns access		-25
	35ns access	경우 이번 경우로 하여 있었다.	-35


Packages
 Plastic SOJ (400 mil)
 Available in ceramic packages tested to meet military
 specifications. Please refer to Micron's Military Data
 Book.

•	O.	data	reten	tion			1 T	
_	V	uata	10101	шон				

Temperature
 Industrial (-40°C to +85°C) IT
 Automotive (-40°C to +125°C) AT
 Extended (-55°C to +125°C) XT

#### PIN ASSIGNMENT (Top View)

32-Pin SOJ (E-11)



#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is

accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	0E	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on VCC Supply Relative to Vss.	1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (0°C $\leq$ T $_{C}$ $\leq$ 70°C; Vcc = 5V $\pm10\%$ )

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILi	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1.

					M	AX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-17	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ ViL; Vcc = MAX f = MAX = 1/ tRC Outputs Open	Icc	95	160	140	125	115	mA	3, 14
Power Supply Current: Standby	TE ≥ ViH; Vcc = MAX f = MAX = 1/ tRC Outputs Open	ISB1	17	40	35	30	25	mA	14
	CE ≥ (Vcc -0.2V); Vcc = MAX All Other Inputs ≤ 0.2V or ≥ (Vcc -0.2V); f = 0Hz	IsB2	0.4	5	5	5	5	mA	14
"L" version only	$\overline{CE} \geq (\text{Vcc -0.2V}); \text{ Vcc = MAX}$ $\text{All Other Inputs} \leq 0.2V$ $\text{or } \geq (\text{Vcc -0.2V});  \text{f = 0Hz}$	ISB2	0.3	1.5	1.5	1.5	1.5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc = 5V	Со	8	pF	4



### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) (0°C  $\leq$  T  $_{C}$   $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

일 : 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1		-	17	-:	20	-2	25	-35			
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											1
READ cycle time	tRC	17		20		25		35		ns	
Address access time	<sup>t</sup> AA		17		20		25		35	ns	
Chip Enable access time	†ACE		17		20		25		35	ns	
Output hold from address change	<sup>t</sup> OH	5		5		5		5		ns	
Chip Enable to output in Low-Z	tLZCE	5		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		7		8		10		15	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		17		20		25		35	ns	
Output Enable access time	†AOE		5		6		8	1. 0	12	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		5		6		10		12	ns	6
WRITE Cycle		- Haring	<del></del>		·						
WRITE cycle time	tWC	17		20		25		35		ns	
Chip Enable to end of write	tcw	10		12		15		20		ns	
Address valid to end of write	<sup>t</sup> AW	10		12		15		20		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		ns	
WRITE pulse width	tWP1	10		12		15		20		ns	
WRITE pulse width	<sup>†</sup> WP2	13		15		15		20		ns	
Data setup time	t <sub>DS</sub>	7		8		10		15		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	5		5		5		5		ns	
Write Enable to output in High-Z	tHZWE	0	7	0	8	0	10	0	15	ns	6, 7



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output loadSee	Figures 1 and 2

# Q 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and  $f = \frac{1}{{}^{t}RC \text{ (MIN)}} Hz$ .
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8.  $\overline{\text{WE}}$  is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables and output enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-177.
- 14. Typical values are measured at 5V, 25°C and 25ns cycle time.


### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2		-	٧		
	CE ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		35	200	μΑ	
Data Retention Current	Vin ≥ (Vcc -0.2V)	Vcc = 3V			70	400	μΑ	
	or ≤ 0.2V	Vcc = 5V			250	1,300	μΑ	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11


#### LOW Vcc DATA RETENTION WAVEFORM



#### READ CYCLE NO. 18,9




#### READ CYCLE NO. 27,8,10






# WRITE CYCLE NO. 1 (Write Enable Controlled) 12




NOTE: Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)



### **WRITE CYCLE NO. 3** (Write Enable Controlled) 7, 12





# MT5C4116

### SRAM

## 256K x 16 SRAM

WITH OUTPUT ENABLE

#### **FEATURES**

- High speed: 12, 15 and 17ns
- High-performance, low-power, CMOS double-metal
- Multiple center power and ground pins
- Single  $+5V \pm 10\%$  power supply
- Easy memory expansion with CE and OE options
- Separate upper and lower byte control (BHE, BLE)
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 6ns

	<ul> <li>Control of the control /li></ul>
OPTIONIC	NAADIZINIC
OPTIONS	MARKING

• '	Timing			
	12ns access			-12
	15ns access			-15
	17ns access			-17

 Packages Plastic SOJ (400 mil) DI Available in ceramic packages tested to meet military specifications. Please refer to Micron's Military Data Book.

2V data retention L

 Temperature Industrial (-40°C to +85°C) IT Automotive (-40°C to +125°C) AT (-55°C to +125°C) Extended XT

# PIN ASSIGNMENT (Top View)

44-Pin SOJ

A4 [	1	44	_ A5
АЗ 🗆	2	43	] A6
A2 [	3	42	D A7
A1 [	4	41	) OE
A0 [	5	40	BHE
CE [	6	39	BLE
DQ1 [	7	38	DQ16
DQ2 [	8	37	DQ15
DQ3 🛚	9	36	DQ14
DQ4 [	10	35	DQ13
Vcc [	11	34	Vss
Vss □	12	33	D Vcc
DQ5	13	32	DQ12
DQ6 [	14	31	DQ11
DQ7 [	15	30	DQ10
DQ8 [	16	29	DØ9
WE	17	28	D NC
A17 🛘	18	27	A8
A16 🛘	19	26	□ A9
A15 🛚	20	25	A10
A14 🛚	21	24	A11
A13 📮	22	23	A12

#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, lowpower CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center power and ground pins for very high performance. For flexibility in high-speed memory applications, Micron offers chip enable (CE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable

(WE) and CE inputs are both LOW. Reading is accomplished when WE remains HIGH while output enable (OE) and CE go LOW. The high and low bytes of both the READ and WRITE operations are controlled by BHE and BLE respectively.

The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

MT5C4116



### IT/AT/XT\*\* SPECIFICATION - 16K SRAM FAMILY

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vs	s1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA
**IT	
AT	40°C to +125°C
XT	55°C to +125°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(-40^{\circ}C \le T_{\Delta} \le 85^{\circ}C; -40^{\circ}C \le T_{\Delta} \le 125^{\circ}C; -55^{\circ}C \le T_{\Delta} \le 125^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILi	-5	5	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vo∪т ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1

현존 경영 등 기업											
DESCRIPTION	CONDITIONS	SYMBOL	-8 <sup>†</sup>	-10 <sup>†</sup>	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	Icc	170	155	145	130	120	110	100	mA	3
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	Isb1	65	60	55	45	40	35	35	mA	
	CE ≥ Vcc -0.2V; Vcc = MAX         ViL ≤ Vss +0.2V         ViH ≥ Vcc -0.2V; f = 0	lsB2	5	5	5	5	5	5	5	mA	

<sup>&</sup>lt;sup>†</sup> These are preliminary specifications.

DESCRIPTION	CONDITIO	ONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	150	300	μΑ	
Current: Data Retention	V <sub>IN</sub> ≥ (Vcc -0.2V) or ≤ -0.2V	Vcc = 3V		300	550	μА	

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	5 <sup>††</sup>	pF	4
Output Capacitance	Vcc = 5V	Co	7	pF	4

<sup>&</sup>lt;sup>††</sup> The MT5C1601 device has an input capacitance maximum of 7pF.



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 $(Note \ 5) \ (-40^{\circ}C \le T_{\mbox{$A$}} \le 85^{\circ}C; \ -40^{\circ}C \le T_{\mbox{$A$}} \le 125^{\circ}C; \ -55^{\circ}C \le T_{\mbox{$A$}} \le 125^{\circ}C; \ Vcc = 5V \ \pm 10\%)$ 

		-8	3*	-	10	-12 -15		-20		-2	-25		-35				
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											!	l			-	<u> </u>	<del></del>
READ cycle time	<sup>t</sup> RC	8		10		12		15	1	20		25		35		ns	
Address access time	<sup>t</sup> AA		8		10		12		15		20		25		35	ns	
Chip Enable access time	<sup>t</sup> ACE		7		9		10		12		15		20		30	ns	
Output hold from address change	tOH	2		2		2		3		3		3		3		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	1		2		2		3		3		3		3		ns	
Chip disable to output in High-Z	tHZCE		4		-5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		8		10		12		15		20		25		35	ns	
Output Enable access time	<sup>t</sup> AOE		4		5		6		7		8		8		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		4		5		5		6		7		8		8	ns	6
WRITE Cycle									· .								
WRITE cycle time	tWC	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	tCW	8		9		10		12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	8		9		11		12		15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0	1 54	0		0		ns	
WRITE pulse width	tWP1	7		8		9		12		15		18		20	M	ns	e de la composition della comp
WRITE pulse width	tWP2	8		9		10		14	V	15		20		25		ns	
Data setup time	<sup>t</sup> DS	5		6		7		8		10		10		12		ns	
Data hold time	†DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	1		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	tHZWE		4		5		6		6		8		8		8	ns	6
Write Enable to output valid	<sup>t</sup> AWE		10		12		14		17		20		25		35	ns	
Data valid to output valid	†ADV		10		12		14		17		20		25		35	ns	

<sup>\*</sup>These specifications are preliminary.



### IT/AT/XT\*\* SPECIFICATION - 64K SRAM FAMILY

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss.	1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	
**IT	40°C to +85°C
AT	40°C to +125°C
XT	55°C to +125°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(-40^{\circ}C \le T_{A} \le 85^{\circ}C; -40^{\circ}C \le T_{A} \le 125^{\circ}C; -55^{\circ}C \le T_{A} \le 125^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL 2	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-5	5	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1

			MAX								
DESCRIPTION	CONDITIONS	SYMBOL	-8 <sup>†</sup>	-10†	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>†</sup> RC Outputs Open	Icc	170	155	145	130	120	110	100	mA	3
Power Supply Current: Standby	CE ≥ Viн; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	İSB1	65	60	55	45	40	35	35	mA	
	CE ≥ Vcc -0.2V; Vcc = MAX         VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	lsB2	5	5	5	5	5	5	5	mA	

<sup>&</sup>lt;sup>†</sup> These are preliminary specifications.

DESCRIPTION	CONDIT	SYMBOL	TYP	MAX	UNITS NO	
Power Supply	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	150	300	μА
Current: Data Retention	$V_{IN} \ge (V_{CC} - 0.2V)$ or $\le -0.2V$	Vcc = 3V		300	550	μА

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	5 <sup>††</sup>	pF	4
Output Capacitance	Vcc = 5V	Со	7	pF	4

<sup>&</sup>lt;sup>††</sup> The MT5C6401 device has an input capacitance maximum of 7pF.



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 $(Note \ 5) \ (-40^{\circ}C \le T_{\underset{}{A}} \le 85^{\circ}C; \ -40^{\circ}C \le T_{\underset{}{A}} \le 125^{\circ}C; \ -55^{\circ}C \le T_{\underset{}{A}} \le 125^{\circ}C; \ Vcc = 5V \ \pm 10\%)$ 

DECODIDATION		-8	3*	-	10	-	12	-1	15 .	-2	20	-2	25	-;	35		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle														<b></b>			
READ cycle time	<sup>t</sup> RC	8		10		12		15		20		25		35		ns	
Address access time	<sup>t</sup> AA		8		10		12		15		20		25		35	ns	100
Chip Enable access time	<sup>t</sup> ACE	:	7		9		10		12		15		20		30	ns	
Output hold from address change	tOH	2		2		2		3		3		3		3		ns	
Chip Enable to output in Low-Z	<sup>†</sup> LZCE	1		2		2		3		3		3		3		ns	
Chip disable to output in High-Z	tHZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0	-	0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		8		10		12		15		20		25		35	ns	
Output Enable access time	<sup>t</sup> AOE		4		5		6		7		8		8		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	<sup>t</sup> HZOE		4		5		5		6		7		8		8	ns	6
WRITE Cycle					<u> </u>	L			5.00								
WRITE cycle time	tWC	8		10		12	-	15		20		25		35		ns	
Chip Enable to end of write	tCW	8		9		10		12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	8		9		11		12		15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		0		ns	
WRITE pulse width	tWP1	7		8		9		12		15		18		20		ns	
WRITE pulse width	tWP2	8		9		10		14		15		20		25		ns	
Data setup time	<sup>t</sup> DS	5		6		7	1 1 1 1 1	8		10		10		12		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	1		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	tHZWE		4		5		6		6		8		8		8	ns	6
Write Enable to output valid	<sup>t</sup> AWE		10		12		14		17		20		25		35	ns	
Data valid to output valid	†ADV		10		12		14	14.54	17		20		25		35	ns	

<sup>\*</sup>These specifications are preliminary.



### IT/AT/XT\*\* SPECIFICATION - 256K SRAM FAMILY

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	Vss1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA
**IT	
AT	40°C to +125°C
XT	55°C to +125°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(-40^{\circ}C \le T_{A} \le 85^{\circ}C; -40^{\circ}C \le T_{A} \le 125^{\circ}C; -55^{\circ}C \le T_{A} \le 125^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	٧	1.55
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILi	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	( 1 )
Output Low Voltage	IoL = 8.0mA	Vol		0.4	ν	1

					M	AX				
DESCRIPTION	CONDITIONS	SYMBOL	-15	-20	-25	-30	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; Vcc = MAX f = MAX = 1/ <sup>†</sup> RC Outputs Open	lcc	160	130	120	100	100	100	mA	3
Power Supply Current: Standby	CE ≥ VIH; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	IsB1	35	30	30	30	30	30	mA	
	CE ≥ Vcc -0.2V; Vcc = MAX V <sub>IL</sub> ≤ Vss +0.2V V <sub>IH</sub> ≥ Vcc -0.2V; f = 0	IsB2	8	8	8	8	8	8	mA	

DESCRIPTION	CONDITIO	INS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	95	500	μА	
Current: Data Retention	Vin ≥ (Vcc -0.2V) or ≤ -0.2V	Vcc = 3V		300	900	μΑ	

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc = 5V	Co	5	pF	4



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (-40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C; -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C; -55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-1	15	-2	20	-2	25	-3	30	-3	15	-4	15		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	M!N	MAX	MIN	MAX	UNITS	NOTES
READ Cycle	•					<u> </u>								•	
READ cycle time	tRC	15		20		25		30		35		45		ns	~
Address access time	<sup>t</sup> AA		15		20		25		30		35		45	ns	
Chip Enable access time	†ACE		15		20		25		30		35		45	ns	
Output hold from address change	tOH	3		3		5		5		5		5		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	3		6		6		6		6	·	6		ns	
Chip disable to output in High-Z	<sup>t</sup> HZCE		8		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		15		20		25		30		35		45	ns	
Output Enable access time	†AOE		8		10		10		12		15		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		- 0		0		0		0		ns	
Output disable to out put in High-Z	†HZ0E		7		7		7		10		12		15	ns	
WRITE Cycle															
WRITE cycle time	¹WC	15		20		20		25		30		35		ns	
Chip Enable to end of write	tCW	12		15		18	,:	20		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	12		15		18		20		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	12		15		18		20		20		25		ns	
WRITE pulse width	<sup>t</sup> WP2	12		15		18		20		20		25		ns	
Data setup time	<sup>t</sup> DS	9		10		12		15		15		20		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	2		5		5		5		5		5		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE	1.	8		10		10		12		15		18	ns	6

### MICHON IT/AT/XT\*\* SPECIFICATION - 1 MEG SRAM FAMILY

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc supply relative to Vss	1.0V to +7.0V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA
**IT	40°C to +85°C
AT	40°C to +125°C
XT	55°C to +125°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(-40^{\circ}C \leq T_{\underline{A}} \leq 85^{\circ}C; \ -40^{\circ}C \leq T_{\underline{A}} \ \leq 125^{\circ}C; \ -55^{\circ}C \leq T_{\underline{A}} \ \leq 125^{\circ}C; \ Vcc = 5V \ \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		VıL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	lLi .	-5	5	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	lLo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol	45.45	0.4	V	1

	- 이 경기 말라 한테니 사람이 아름다면 하고 있다. 1985년 - 아름이 아르네네네 - 아름다면 사람이 되었다.				M	AX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-20	-25	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	lcc	95	150	135	125	120	mA	3, 14
Power Supply Current: Standby	CE ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	ISB1	17	45	40	35	32	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX         ViL ≤ Vss +0.2V         ViH ≥ Vcc -0.2V; f = 0	lsB2	0.4	7	7	7	7	mA	14
"L" version only	CE ≥ Vcc -0.2V; Vcc = MAX         VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	lsb2	0.3	5	5	5	5	mA	

DESCRIPTION	CONDITION	IS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	35	1,000	μΑ	
Current: Data Retention	Vin ≥ (Vcc -0.2V)	Vcc = 3V		70	1,500	μA	
	or ≤ -0.2V	Vcc = 5V		250	4,000	μA	

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Co	8	pF	4



# IT/AT/XT\*\* SPECIFICATION - 1 MEG SRAM FAMILY

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (-40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C; -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C; -55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-2	20	-2	25	-3	35	-4	15		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle	1							L			L
READ cycle time	<sup>t</sup> RC	20		25		35		45		ns	
Address access time	t <sub>AA</sub>		20		25		35		45	ns	
Chip Enable access time	†ACE		20		25		35		45	ns	
Output hold from address change	tОН	5		5		5		5		ns	
Chip Enable to output in Low-Z	†LZCE	5		5		5		. 5		ns	
Chip disable to output in High-Z	tHZCE		8		10		15		18	ns	6, 7
Chip Enable to power-up time	<sup>t</sup> PU	0		0		0		0		ns	
Chip disable to power-down time	t <sub>PD</sub>		20		25		35		45	ns	
Output Enable access time	<sup>t</sup> AOE		6		8		12		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		ns	
Output disable to output in High-Z	<sup>t</sup> HZOE		6		10		12		15	ns	6
WRITE Cycle											
WRITE cycle time	tWC	20		25		35		45		ns	
Chip Enable to end of write	tCW	12		15		20		25		ns	
Address valid to end of write	tAW	12		15		20		25		ns	
Address setup time	†AS	0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	12		15		20		25		ns	
WRITE pulse width	tWP2	15		15		20		25		ns	
Data setup time	†DS	8		10		15		20		ns	
Data hold time	tDH	0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	5	1	5		5		5		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE	0	8	0	10	0	15	0	18	ns	6, 7

# MICRON

STATIC RAMS	
SYNCHRONOUS SRAMS	2
SRAM MODULES	3
CACHE DATA/LATCHED SRAMS	4
FIFO MEMORIES	5
APPLICATION/TECHNICAL NOTES	6
PRODUCT RELIABILITY	7
PACKAGE INFORMATION	8
SALES INFORMATION	9

### **SYNCHRONOUS SRAM PRODUCT SELECTION GUIDE**

Memory Control		Part Access			Package			
Configuration	Functions	Number	Time (ns)	PLCC	PQFP	SOJ	Process	Page
128K x 9	Synchronous SPARC™ Cache SRAM	MT58C1289	16, 20	_	<u>-</u>	32	CMOS	2-1
16K x 16	Registered Address, Write Control, Dual Chip Enable; Data Input Latch	MT58C1616	15, 17, 20, 25	52	52	<u>-</u>	CMOS	2-11
16K x 18	Registered Address, Write Control, Dual Chip Enable; Data Input Latch	MT58C1618	15, 17, 20, 25	52	52	-	CMOS	2-21

**NOTE:** Many Micron components are available in bare die form. Contact Micron Technology, Inc., for more information.

# SYNCHRONOUS SRAM

# 128K x 9 SRAM

FULLY REGISTERED INPUTS AND OUTPUTS

#### **FEATURES**

- Timing specific to SPARC™ microprocessor
- Fast access times: 16.6 and 20ns
- Fast clock to data valid: 10ns
- Single +5V ±10% power supply
- READ data and WRITE data registers
- Common, TTL compatible data inputs and outputs
- All inputs and outputs registered with clock
- Fully synchronous, pipelined architecture

OPTIONS	MARKING
• Timing 16.6ns access 20ns access	-16 -20
• Packages 32-pin SOJ	DJ
• Density 128K x 9	MT58C1289

#### PIN ASSIGNMENT (Top View)

**32-Pin SOJ** (E-11)

			- 1		
CLK		1	32	þ	Vcc
SA15	E	2	31	þ	SA14
SA8		3	30	þ	SA16
SA7		4	29	þ	SWE
SA6		5	28	þ	SA13
SA5		6	27	þ	SA9
SA4		7	26	þ.	SA10
SA3	Ц	8	25	þ	SA11
SA2	þ	9	24	þ	SOE
SA1	D	10	23	þ	SA12
SA0	Ę	11	22	þ	SCE
SDQ1	þ	12	21	þ	SDQ9
SDQ2	4	13	20	þ.	SDQ8
SDQ3	þ	14	19	þ	SDQ7
SDQ4	þ	15	18	þ	SDQ6
Vss	þ	16	17	þ	SDQ5

#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


The MT58C1289 is a fully "pipelined" SRAM that integrates registers for address, data in, data out and synchronous chip enable (SCE), output enable (SOE) and write enable (SWE). All registers are triggered with the positive edge of the clock signal (CLK).

READ cycles are performed when SWE is HIGH and SOE and SCE are LOW at the positive edge of CLK. Read data is then presented at the next positive edge of CLK.

WRITE cycles occur when \$\overline{SWE}\$ and \$\overline{SCE}\$ are LOW at the rising edge CLK. Data present at the data input registers is written to the SRAM address present at the address input registers on that same rising edge of CLK. The WRITE cycle is internally self-timed which eliminates the need for complex write pulse generation external to the SRAM. The WRITE cycle requires three preceding deselect cycles when a WRITE cycle follows a READ cycle. This allows the D/Q lines to be in the High-Z state when write data is applied. The SRAM is deselected if \$\overline{SCE}\$ is HIGH when a positive edge of CLK occurs.

The MT58C1289 operates from a +5V power supply.

### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN DESCRIPTIONS**

PLCC AND PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
11, 10, 9, 8, 7, 6, 5, 4, 3, 27, 26, 25, 23, 28, 31, 2, 30	SA0-SA16	Input	Address Inputs: These inputs are synchronous and must meet the setup and hold times around the positive edge of CLK. The address inputs are clocked into the address register on each positive edge of CLK.
29	SWE	Input	Synchronous Write Enable: This input determines if the cycle is a READ or WRITE cycle. SWE is LOW for a WRITE cycle and HIGH for a READ cycle. SWE is registered on every positive edge of CLK and must meet the setup and hold times referenced to that edge. WRITE cycles are self-timed internally by the SRAM.
1	CLK	Input	CLOCK: All timing is controlled by the positive edge of CLK. All synchronous input and output signals are registered on the positive edge of CLK and must meet the setup and hold times referenced to that edge.
22	SCE	Input	Synchronous Chip Enable: This signal is used to enable the device. This is a synchronous input and must meet the setup and hold times around CLK. When SCE is HIGH, the SRAM automatically goes into the standby power mode.
24	SOE	Input	Synchronous Output Enable: This active LOW input enables the output drivers. This is a synchronous input and must meet the setup and hold times around CLK.
12, 13, 14, 15, 17, 18, 19, 20, 21	SDQ1-SDQ9	Input/ Output	SRAM Data I/O: For a READ, control signals and address are presented at the rising edge of CLK and data is valid <sup>1</sup> KQ after the next rising edge of CLK. Data presented for a WRITE cycle must meet the setup and hold times around CLK.
32	Vcc	Supply	Power Supply: +5V ±10%
16	Vss	Supply	Ground: GND

### **TRUTH TABLE**

OPERATION	SCE	SWE	CLK	SOE	D	Q NEXT CLOCK	POWER
Deselected	Н	Х	1	X	Х	High-Z	Standby
READ	L	Н	1	Н	Х	High-Z	Active
READ	L,	Н	1	L	Х	Q1-Q9	Active
WRITE	L	L	1	Х	D1-D9	High-Z	Active

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc Supply Relative to Vss1V to	+7V
Storage Temperature (Plastic)55°C to +1	150°C
Power Dissipation	1W
Short Circuit Output Current	i0m A

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	4	ViH	2.2	Vcc+1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vo∪т ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -1.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 4.0mA	Vol		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	-16	-20	UNITS	NOTES	
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> , Vcc = MAX Outputs Open f = MAX = 1/ <sup>t</sup> RC	Icc	150	130	mA	3	
	$\overline{CE} \ge V_{IH}$ ; $V_{CC} = MAX$ Outputs Open $f = MAX = 1/{}^{t}RC$	ISB1	70	60	mA		
Power Supply Current: Standby	\overline{\overline{CE}} \ge \text{Vcc} - 0.2V; \overline{Vcc} + 0.2V \overline{Vcc} + 0.2V; f = 0	ISB2	3	3	mA		

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	5	pF	4
Input/Output Capacitance (D/Q)	Vcc = 5V	Cı/o	7	pF	4



### MT58C1289

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**


(Note 5)  $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DECEDITION		-1	16	-:	20	1 - 5.7	1
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
CLOCK							
Clock cycle time	<sup>t</sup> KC	16.6		20		ns	
Clock HIGH time	<sup>t</sup> KH	5		5		ns	All which
Clock LOW time	<sup>t</sup> KL	5		5		ns	
READ Cycle					gar in		
READ cycle time	t <sub>RC</sub>	16.6		20	Territoria	ns	9
Address setup time	tSAS t	3		3		ns	9
Address hold time	<sup>t</sup> SAH	0.5		1 1	The state	ns	9
Chip Enable setup time	tSCES	3		3		ns	9
Chip Enable hold time	<sup>t</sup> SCEH	0.5		1		ns	9
Output Enable setup time	tSOES	3		3		ns	9
Output Enable hold time	tSOEH	0.5		1		ns	9
Write Enable setup time	tSWES	3		3		ns	9
Write Enable hold time	tSWEH	0.5		1		ns	9
Output hold time from clock	tKOH	2		3		ns	
Clock to data valid	t <sub>KQ</sub>		10		10	ns	
Clock to output High-Z	†KQHZ		8		10	ns	4, 6, 7
Clock to output Low-Z	†KQLZ	0		0		ns	4, 6, 7
WRITE Cycle					448.120		
WRITE cycle time	tWC	16.6		20		ns	
Address setup time	<sup>t</sup> SAS	3		3		ns	9
Address hold time	<sup>t</sup> SAH	0.5		1		ns	9
Chip Enable setup time	tSCES	3		3		ns	9
Chip Enable hold time	<sup>t</sup> SCEH	0.5		1		ns	9
Write Enable setup time	tSWES	3		3		ns	9
Write Enable hold time	tSWEH	0.5		1		ns	9
Data setup time	tSDS	3	1000	3		ns	
Data hold time	<sup>t</sup> SDH	0.5		1		ns	



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2






Fig. 1 OUTPUT LOAD EQUIVALENT


Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>KQHZ is less than <sup>t</sup>KQLZ.
- 8. WE is HIGH for READ cycle.
- This is a synchronous device. All synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK.




#### READ CYCLE 7, 8, 9






#### WRITE CYCLE 7, 9





#### **READ/WRITE CYCLE 7, 8, 9**



DON'T CARE

₩ UNDEFINED



# SYNCHRONOUS SRAM

# **16K x 16 SRAM**

WITH CLOCKED, REGISTERED INPUTS

#### **FEATURES**


- Fast access times: 15, 17, 20 and 25ns
- Fast Output Enable: 6, 7, 8 and 10ns
- Single +5V ±10% power supply
- Separate, electrically isolated output buffer power supply and ground (VccQ, VssQ)
- Optional +3.3V ±10% output buffer operation
- Data input latch
- Common data inputs and data outputs
- BYTE WRITE capability via dual write strobes
- Clock-controlled, registered address, write control and dual Chip Enables

OPTIONS	MARKING
Timing	
15ns access	-15
17ns access	-17
20ns access	-20
25ns access	-25
Packages	
52-pin PLCC	<b>E</b> J
52-pin PQFP	LG
Density	
16K x 16	MT58C1616

#### **GENERAL DESCRIPTION**

The Micron Synchronous SRAM family employs highspeed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using doublelayer metal, double-layer polysilicon technology.

The MT58C1616 SRAM integrates a 16K x 16 SRAM core with advanced synchronous peripheral circuitry. All synchronous inputs pass through registers controlled by a positive-edge-triggered, single-clock input (CLK). The synchronous inputs include all addresses, the two chip selects ( $\overline{SCE}$ , SCE) and the synchronous write enable ( $\overline{SWE}$ ). Asynchronous inputs include the byte write enables ( $\overline{WEL}$ ,  $\overline{WEH}$ ), output enable ( $\overline{OE}$ ), data latch enable (DLE) and the clock. Input data can be asynchronously latched by DLE to provide simplified data-in (D) timing during WRITE cycles. Data-out (Q), enabled by  $\overline{OE}$  during READ cycles, is asynchronous. The entire data word (DQ1-DQ16) is output during each READ cycle. The devices are ideally suited for "pipelined" systems and those systems which benefit from a wide data bus.




Address and write control are registered on-chip to simplify WRITE cycles. Dual writeenables allow individual bytes to be written. WEL controls DQ1-DQ8 while WEH controls DQ9-DQ16. WEL/WEH allow LATE WRITE cycles to be aborted if they are both HIGH during the LOW period of the clock. Dual chip enables (SCE, SCE) allow on-chip address decoding to be accomplished when the devices are used in a dual-bank mode.

A data input latch is provided. When DLE is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, data present at the inputs is held in the latch until DLE returns HIGH. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT58C1616 operates from a +5V power supply. Separate and electrically isolated output buffer power (VccQ) and ground (VssQ) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.



#### **FUNCTIONAL BLOCK DIAGRAM**





#### **PIN DESCRIPTIONS**

PLCC AND PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
52	SWE	Input	Synchronous Write Enable: This input is a synchronous write enable and must meet the setup and hold times around the rising edge of CLK. SWE is LOW for a WRITE cycle and HIGH for a READ cycle.
51	CLK	Input	Clock: This signal registers the address, SCE, SCE, and SWE inputs on its rising edge. All synchronous inputs must meet set-up and hold times around the clock's rising edge.
3, 4	WEL, WEH	Input	Asynchronous Write Enables: These asynchronous, active LOW inputs allow individual bytes to be written. When WEL is LOW, data is written to the lower byte, D1-D8. When WEH is LOW, data is written to the upper byte, D9-D16. A late WRITE cycle can be aborted if both WEL and WEH are HIGH during the LOW period of CLK.
5, 47	SCE,SCE	Input	Synchronous Chip Selects: These synchronous signals are used to enable the device. Both active HIGH (SCE) and active LOW (SCE) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual-bank configuration.
50	ŌĒ	Input	Output Enable: This active LOW input enables the output drivers.
21	DLE	Input	Data Latch Enable: When DLE is HIGH the latch is transparent. Input data is latched asynchronously into the on-chip data latch on the falling edge of DLE. DLE must meet the setup and hold times around CLK if data is latched.
20, 46	NC NC	Input/ Output	These pins are no connects (NC). No connects are not internally bonded.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. Input data must meet the setup and hold time around DLE when being latched.
2, 28	Vcc	Supply	Power Supply: +5V ±10%
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V ±10% or 3.3V ±10%
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND
1, 27	Vss	Supply	Ground: GND



#### **TRUTH TABLE**

OPERATION	SCE	SCE	SWE	WEL	WEH	DLE	ŌE	DQ
Deselected Cycle	L	Х	Х	Х	Х	X	Х	High-Z
Deselected Cycle	X	Н	Х	Х	Х	Х	Х	High-Z
Read Cycle	Н	L	Н	Х	Х	X	Н	High-Z
Read Cycle	Н	L	Н	Х	Х	Х	L	Q1-Q16
Word Write Cycle DQ1-DQ16 Transparent Data-In	Н	L	L	L	L	Н	Х	D1-D16
Word Write Cycle DQ1-DQ16 Latched Data-In	Н	L	L	· L	L	L	Х	D1-D16
Aborted Write Cycle	Н	L	L	Н	Н	Х	Х	High-Z
Byte Write Cycle DQ1-DQ8 Transparent Data-In	Н	L	L	L	Н	Н	Х	D1-D8
Byte Write Cycle DQ9-DQ16 Transparent Data-In	Н	. L	L	Н	L	Н	Х	D9-D16
Byte Write Cycle DQ1-DQ8 Latched Data-In	Н	L	L	L	Н	L	Х	D1-D8
Byte Write Cycle DQ9-DQ16 Latched Data-In	Н	L	L	Н	L	L	X	D9-D16

#### NOTE:

- Registered inputs (addresses, SWE, SCE and SCE) must satisfy the specified setup and hold times around the rising edge of clock (CLK). Data-in must satisfy the specified setup and hold times for DLE.
- 2. A transparent WRITE cycle is defined by DLE HIGH during the WRITE cycle.
- A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold times.
- 4. This device contains circuitry that will ensure the outputs will be in High-Z during power up.



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc/Vccq Supply Relati	ive
to Vss/Vssq	1.0V to +7.0V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1.5W
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C  $\leq$   $T_{\Delta} \leq$  70°C; Vcc = 5V  $\pm 10\%$ ; Vss = Vssa, unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILi	-5	5	μА	
Output Leakage Current	Output(s) Disabled $0V \le V_{OUT} \le V_{CC}$	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1
Output Buffer Supply Voltage	5V TTL Compatible	Vccq	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	SCE ≤ VIL; SCE ≥ VIH; f = MAX Vcc = MAX; Outputs Open	lcc	150	250	mA	3
Power Supply Current: Standby	f = MAX; SCE ≤ VIL; SCE ≥ VIH Vcc = MAX	ISB1	50	80	mA	
	SCE       ≥ Vcc -0.2; SCE       ≤ Vss +0.2         Vcc       MAX; VIL       ≤ Vss +0.2         ViH       ≥ Vcc -0.2; f = 0	IsB2	5	15	mA	

					Control of the Control
DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	5	pF	4
Input/Output Capacitance (D/Q)	Vcc = 5V	Cı/o	9	pF	4



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C  $\leq$  T<sub> $\Delta$ </sub>  $\leq$  70°C; Vcc = VccQ = 5V  $\pm$ 10%)

			15	-	17	-2	20	-:	25		100
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock	- t		L			I	1				-
Clock cycle time	†KC	15		17		20		25		ns	,
Clock HIGH time	<sup>t</sup> KH	4		4		4		4		ns	
Clock LOW time	<sup>t</sup> KL	8		8		8		8		ns	
Chip Enable	<del></del>		!				<u> </u>	l			<del></del>
SCE/SCE setup time	tSCES	3	100	3		3		3		ns	. 10
SCE/SCE hold time	†SCEH	2		2		2		2		ns	10
Address											
Address setup time	tSAS	3		3		3		3		ns	10
Address hold time	<sup>t</sup> SAH	2		2		2		2		ns	10
READ Cycle									100		
READ cycle time	tRC	15		17		20		25		ns	11
Clock to output valid	†KQ		15		17		20		25	ns	
Clock to output invalid	tKQX	6		6		6		.6		ns	10
Clock to output in Low-Z	tKQLZ	10		10		10		10		ns	6, 7, 4
Clock to output in High-Z	tKQHZ	3	8	3	8	3	8	3	12	ns	6, 7, 4
SWE setup time	tswns	3		3		3		3		ns	10
SWE hold time	<sup>t</sup> SWNH	2		2		2		2		ns	10
OE to output valid	<sup>t</sup> OEQ		6		7		8		10	ns	
OE to output in Low-Z	†OELZ	0		0		0		0		ns	6, 7, 4
OE to output in High-Z	<sup>t</sup> OEHZ		8		8		8		8	ns	6, 7, 4
WRITE Cycle											
WRITE cycle time	tWC	15		17		20		25	1	ns	11
SWE setup time	tSWES	3		3		3		3		ns	10
SWE hold time	tSWEH	2		2		2		2		ns	10
Data setup time	<sup>t</sup> DS	5	1 7 5 4	6		6		7		ns	8, 10
Data hold time	<sup>t</sup> DH	2	1111	2		2		2		ns	8, 10
Data to DLE not setup time	†DLNS	1		1		1		1	3 - 5	ns	9, 10
Data to DLE not hold time	†DLNH	3		3		3		3		ns	9, 10
DLE setup time	tDLS	6	19	6		6		7		ns	9, 10
DLE hold time	<sup>t</sup> DLH	2		2		2		2		ns	9, 10
WEL / WEH setup time	tWES	6		6		6		7		ns	10
WEL / WEH hold time	†WEH	2		2		2		2		ns	10
WEL / WEH not setup time (aborted WRITE)	tWNS		0		0	100	0		0	ns	10
WEL / WEH not hold time (aborted WRITE)	HNW	2		2		2		2		ns	10



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT


### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>KQHZ is less than <sup>t</sup>KQLZ and <sup>t</sup>OEHZ is less than <sup>t</sup>OELZ.

- 8. A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.
- A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold time with respect to the rising edge of clock (CLK).
- 10. This is a synchronous device. All synchronous inputs must meet the setup and hold times with stable logic levels for all falling edges of address latch enable (ALE) and data latch enable (DLE).
- 11.  ${}^{t}RC = {}^{t}WC = {}^{t}KC$



# **READ TIMING 2**



DON'T CARE


₩ UNDEFINED

NOTE:

- 1. When synchronous chip enables (SCE, SCE) are inactive, the part is deselected.
- 2. WEL / WEH are "don't care" signals during a READ cycle.
- 3. Data out (Q) is disabled whenever asynchronous output enable (OE) is inactive, during a READ cycle.



### **WRITE TIMING**




#### NOTE:

- 1. Data is latched when DLE transitions from HIGH to LOW. When DLE is HIGH, the latch is transparent and data flows through the latch.
- Asynchronous write enables (WEH, WEL) are available for use as byte write enables at the system level.
   They are also available to perform a LATE WRITE cycle abort.
- 3. When synchronous chip enables (SCE, SCE) are inactive, the part is deselected.



# **READ/WRITE TIMING**



DON'T CARE

₩ UNDEFINED



# SYNCHRONOUS SRAM

# **16K x 18 SRAM**

WITH CLOCKED, REGISTERED INPUTS

#### **FEATURES**


- Fast access times: 15, 17, 20 and 25ns
- Fast Output Enable: 6, 7, 8 and 10ns
- Single +5V ±10% power supply
- Separate, electrically isolated output buffer power supply and ground (VccQ, VssQ)
- Optional +3.3V ±10% output buffer operation
- · Data input latch
- Common data inputs and data outputs
- BYTE WRITE capability via dual write strobes
- · Parity bits
- Clock controlled registered address, write control and dual Chip Enables

OPTIONS	MARKING
Timing	
15ns access	-15
17ns access	-17
20ns access	-20
25ns access	-25
Packages	
52-pin PLCC	EJ
52-pin PQFP	LG
• Density	
16K x 18	MT58C1618

#### **GENERAL DESCRIPTION**

The Micron Synchronous SRAM family employs highspeed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using doublelayer metal, double-layer polysilicon technology.

The MT58C1618 SRAM integrates a 16K x 18 SRAM core with advanced synchronous peripheral circuitry. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, the two chip selects (\$\overline{SCE}\$, SCE) and the synchronous write enable (\$\overline{SWE}\$). Asynchronous inputs include the byte write enables (\$\overline{WEL}\$, \$\overline{WEH}\$), output enable (\$\overline{OE}\$), data latch enable (DLE) and the clock. Input data can be asynchronously latched by DLE to provide simplified data-in (D) timing during WRITE cycles. Data-out (Q), enabled by \$\overline{OE}\$ during READ cycles, is asynchronous. The entire data word (DQ1-DQ16, DQP1/2) is output during each READ cycle. The devices are ideally suited for "pipelined" systems and those systems which benefit from a wide data bus.




Address and write control are registered on-chip to simplify WRITE cycles. Dual write enables allow individual bytes to be written. WEL controls DQ1-DQ8 and DQP1 while WEH controls DQ9-DQ16 and DQP2. WEL/WEH allow LATE WRITE cycles to be aborted if they are both HIGH during the LOW period of the clock. Dual chip enables (SCE, SCE) allow on-chip address decoding to be accomplished when the devices are used in a dual-bank mode.

A data input latch is provided. When DLE is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, data present at the input is held in the latch until DLE returns HIGH. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT58C1618 operates from a +5V power supply. Separate and electrically isolated output buffer power (VccQ) and ground (VssQ) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.



# **FUNCTIONAL BLOCK DIAGRAM**





# **PIN DESCRIPTIONS**

PLCC AND PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION		
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.		
52	SWE	Input	Synchronous Write Enable: This input is a synchronous write enable and must meet the setup and hold times around the rising edge of CLK. SWE is LOW for a WRITE cycle and HIGH for a READ cycle.		
51	CLK	Input	Clock: This signal latches the address, SCE, SCE, and SWE inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.		
3, 4	3, 4  WEL, WEH Input Asynchronous Write Enables: These asynchron LOW inputs allow individual bytes to be written. LOW, data is written to the lower byte, D1-D8, I WEH is LOW, data is written to the upper byte, A late WRITE cycle can be aborted if both WEL HIGH during the LOW period of CLK.				
5, 47	SCE,SCE	Input	Synchronous Chip Selects: These synchronous signals are used to enable the device. Both active HIGH (SCE) and active LOW (SCE) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual-bank configuration.		
50	ŌĒ	Input	Output Enable: This active LOW input enables the output drivers.		
21	DLE	Input	Data Latch Enable: When DLE is HIGH the latch is transparent Input data is latched asynchronously into the on-chip data latch on the falling edge of DLE. DLE must meet the setup and hold times around DLE if data is latched.		
20, 46	DQP1 DQP2	Input/ Output	Parity Data I/O: These signals are data parity bits. The DQP1 is the parity bit for the lower byte, DQ1-DQ8. DQP2 is the parity bit for the upper byte, DQ9-DQ16. Parity data must meet the setup and hold time around DLE when being latched.		
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. Input data must meet the setup and hold time around DLE when being latched.		
2, 28	Vcc	Supply	Power Supply: +5V ±10%		
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V ±10% or 3.3V ±10%		
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND		
1, 27	Vss	Supply	Ground: GND		

#### **TRUTH TABLE**

OPERATION	SCE	SCE	SWE	WEL	WEH	DLE	ŌE	DQ
Deselected Cycle	L	Х	Х	Х	X	Х	X	High-Z
Deselected Cycle	X	Н	X	Х	X	Х	X	High-Z
Read Cycle	Н	L	Н	X	X	Х	Н	High-Z
Read Cycle	Н	L	Н	Х	Х	Х	L	Q1-Q16, QP1, QP2
Word Write Cycle DQ1-DQ16, DQP1, DQP2, Transparent Data-In	Н	L	L	L	L	Н	Х	D1-D16, DP1, DP2
Word Write Cycle DQ1-DQ16, DQP1, DQP2, Latched Data-In	H	L	L	L	L	L	Х	D1-D16, DP1, DP2
Aborted Write Cycle	Н	L	, L	Н	Н	Х	Х	High-Z
Byte Write Cycle DQ1-DQ8, DQP1 Transparent Data-In	Н	L	L	L	Н	Н	Х	D1-D8, DP1
Byte Write Cycle DQ9-DQ16, DQP2 Transparent Data-In	Н	L	L	Н	L	Н	Х	D9-D16, DP2
Byte Write Cycle DQ1-DQ8, DQP1 Latched Data-In	Н	L	L	L	Н	L	Х	D1-D8, DP1
Byte Write Cycle DQ9-DQ16, DQP2 Latched Data-In	Н	L	L	Н	L	L	Х	D9-D16, DP2

# NOTE:

- Registered inputs (addresses, SWE, SCE, and SCE) must satisfy the specified setup and hold times around the rising edge of clock (CLK). Data-in must satisfy the specified setup and hold times for DLE.
- 2. A transparent WRITE cycle is defined by DLE HIGH during the WRITE cycle.
- A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold times.
- 4. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc/Vccq Supply Relative	
to Vss/Vssq	1.0V to +7.0V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C  $\leq$  T<sub> $\Delta$ </sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%; Vss = Vssa, unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vін	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILi	-5	5	μА	- K4 14
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1
Output Buffer Supply Voltage	5V TTL Compatible	Vcca	4.5	5.5	٧	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	SCE ≤ VIL; SCE ≥ VIH; f = MAX Vcc = MAX; Outputs Open	Icc	150	250	mA	3
Power Supply Current: Standby	SCE ≤ V <sub>I</sub> L; <del>SCE</del> ≥ V <sub>I</sub> H Vcc = MAX; f = MAX	ISB1	50	80	mA	
	SCE ≥ Vcc -0.2; SCE ≤ Vss +0.2 Vcc = MAX; ViL ≤ Vss +0.2 ViH ≥ Vcc -0.2; f = 0	IsB2	5	15	m <b>A</b>	

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	5	pF	4
Input/Output Capacitance (D/Q)	Vcc = 5V	Cı/o	9	pF	4



# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = VccQ = 5V  $\pm$ 10%)

		-	15	-17		-20		-25			1 20
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock									7.2.7.7		
Clock cycle time	tKC	15		17		20		25		ns	
Clock HIGH time	<sup>t</sup> KH	4	-	4		4		4		ns	
Clock LOW time	†KL	8		8		8		8		ns	
Chip Enable	<del>-                                    </del>		·	-	t						
SCE/SCE setup time	tSCES	3		3		3		3		ns	10
SCE/SCE hold time	tSCEH	2		2		2		2		ns	10
Address		·					<del></del>	<del></del>	<del></del>	<del></del>	<del></del>
Address setup time	tSAS	3		3		3		3		ns	10
Address hold time	tSAH.	2		2		2		2		ns	10
READ Cycle			<del></del>			1			1		
READ cycle time	<sup>t</sup> RC	15		17		20		25		ns	11
Clock to output valid	tKQ		15		17		20		25	ns	
Clock to output invalid	tKQX	6		6		6		6		ns	10
Clock to output in Low-Z	tKQLZ	10		10		10		10		ns	6, 7, 4
Clock to output in High-Z	tKQHZ	3	8	3	8	3	8	. 3	12	ns	6, 7, 4
SWE setup time	tSWNS	3		3		3		3	-	ns	10
SWE hold time	tSWNH	2		2		2		2	1	ns	10
OE to output valid	<sup>t</sup> OEQ		6	-	7		8		10	ns	
OE to output in Low-Z	†OELZ	0		0		0		0		ns	6, 7,4
OE to output in High-Z	¹OEHZ		8		8		8		8	ns	6, 7, 4
WRITE Cycle						-					- 1
WRITE cycle time	tWC	15		17		20		25		ns	11
SWE setup time	tSWES	3		3		3		3		ns	10
SWE hold time	tSWEH	2		2		2		2		ns	10
Data setup time	t <sub>DS</sub>	5		6		6		7	}	ns	8, 10
Data hold time	tDH	2		2		2	-1	2		ns	8, 10
Data to DLE not setup time	†DLNS	1		1	1.4	1.	1	11 /	100	ns	9, 10
Data to DLE not hold time	<sup>t</sup> DLNH	3		3	1.5	3		3		ns	9, 10
DLE setup time	<sup>t</sup> DLS	6		6		6		7		ns	9, 10
DLE hold time	<sup>t</sup> DLH	2		2	1.111	2		2		ns	9, 10
WEL / WEH setup time	tWES	6		6		6		7		ns	10
WEL / WEH hold time	tWEH	2		2	100	2		2		ns	10
WEL / WEH not setup time (aborted WRITE)	tWNS		0		0		0		0	ns	10
WEL / WEH not hold time (aborted WRITE)	tWNH	2		2		2		2		ns	10



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	.See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT


### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>KQHZ is less than <sup>t</sup>KQLZ and <sup>t</sup>OEHZ is less than <sup>t</sup>OELZ.

- 8. A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.
- A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold time with respect to the rising edge of clock (CLK).
- 10. This is a synchronous device. All synchronous inputs must meet the setup and hold times with stable logic levels for all falling edges of address latch enable (ALE) and data latch enable (DLE).
- 11.  ${}^{t}RC = {}^{t}WC = {}^{t}KC$



# **READ TIMING<sup>2</sup>**



DON'T CARE


₩ UNDEFINED

NOTE:

- 1. When synchronous chip enables (SCE, SCE) are inactive, the part is deselected.
- 2. WEL / WEH are "don't care" signals during a READ cycle.
- 3. Data out (Q) is disabled whenever asynchronous output enable (OE) is inactive, during a READ cycle.




# **WRITE TIMING**



NOTE:

- 1. Data is latched when DLE transitions from HIGH to LOW. When DLE is HIGH, the latch is transparent and data flows through the latch.
- 2. Asynchronous write enables (WEH, WEL) are available for use as byte write enables at the system level. They are also available to perform a LATE WRITE cycle abort.
- 3. When synchronous chip enables (SCE, SCE) are inactive, the part is deselected.

# **READ/WRITE TIMING**



DON'T CARE

W UNDEFINED

# MICHON TECHNOLOGY, IRC.

STATIC RAMS	1
SYNCHRONOUS SRAMS	2
SRAM MODULES	3
CACHE DATA/LATCHED SRAMS	4
FIFO MEMORIES	5
APPLICATION/TECHNICAL NOTES	6
PRODUCT RELIABILITY	7
PACKAGE INFORMATION	8
SALES INFORMATION	9

# **SRAM MODULE PRODUCT SELECTION GUIDE**

Memory	Optional	Part	Access	Packa	ge and No.			
Configuration	Access Cycle	Number	Time (ns)	DIP	ZIP	SIMM	Process	Page
128K x 8	CE & OE	MT4S1288	30, 35, 45	32	-		CMOS	3-1
32K x 16	CE & OE	MT2S3216	30, 35, 45	40	-	-	CMOS	3-9
64K x 16	CE & OE	MT4S6416	30, 35, 45	40	-	-	CMOS	3-17
16K x 32	CE & OE	MT8S1632	15, 20, 25, 30, 35, 45	-	64	64	CMOS	3-25
64K x 32	CE & OE	MT8S6432	20, 25, 30, 35, 45	-	64	64	CMOS	3-33
128K x 32	CE & OE	MT4S12832	20, 25, 35, 45	-	64	64	CMOS	3-41
256K x 32	CE & OE	MT8S25632	20, 25, 35, 45		64	64	CMOS	3-49




# SRAM MODULE

# 128K x 8 SRAM

#### **FEATURES**

- High speed: 30, 35 and 45ns
- High-performance, low-power CMOS process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{\text{CE}}$  function
- All inputs and outputs are TTL compatible
- Pin compatible with monolithic 1 Meg SRAM

OPTIONS	MARKING
Timing	
30ns access	-30
35ns access	-35
45ns access	<b>-4</b> 5
• Packages	
32-pin DIP (600 mil)	D
• 2V data retention	L
(Available in 45ns, CMOS d	lecoder version only)



### **GENERAL DESCRIPTION**


The MT4S1288 is a high-speed SRAM memory module containing 131,072 words organized in a x8-bit configuration. The module consists of four 32K  $\times$  8 fast static RAMs and a single decoder mounted on a 32-pin DIP, FR4 printed circuit board. Depending upon the speed of the module, the decoder will be either TTL (30ns and 35ns) or CMOS (45ns).

The decoder interprets the higher order address bits (A15 and A16) to select one of the four fast static RAMs. Data is written into the SRAM memory when both write enable  $(\overline{WE})$  and chip enable  $(\overline{CE})$  inputs are LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH, and  $\overline{CE}$  and output

enable  $(\overline{OE})$  are LOW.  $\overline{CE}$  sets the output in High-Z for additional system design flexibility and memory expansion may be achieved through use of the  $\overline{OE}$  and  $\overline{CE}$  functions.

The Micron SRAM family uses high-speed, low-power CMOS designs featuring a four-transistor memory cell and double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5V DC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

# **FUNCTIONAL BLOCK DIAGRAM**



# **TRUTH TABLE**

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	Vss1V to +7V
Storage Temperature	55°C to +125°C
Power Dissipation	1W
Short Circuit Output Current	50m A

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

$^{\circ}C \le I_A \le /0^{\circ}C$ ; $VCC = 5V \pm 10\%$	$\leq T_{A} \leq 70^{\circ}C; Vcc = 5V \pm 10\%)$						MAX			
DESCRIPTION	CONDITIONS			SYMBOL	MIN	-30	-35	-45	UNITS	NOTES
Input High (Logic 1) Voltage					2.2	Vcc+1	Vcc+1	Vcc+1	٧	
Input Low (Logic 0) Voltage				VIL	-0.5	0.8	0.8	0.8	V	1, 2
	A0-A14, WE, OF		A14, WE, OE		-20	20	20	20	μΑ	
Input Leakage Current	0V ≤ Vin ≤ Vcc	IL:		600	600	1.0	μΑ			
Input/Output Leakage Current	Output(s) Disa 0V ≤ Vouт ≤ V			ILo	-20	20	20	20	μА	
Output High Voltage	Іон =	Iон = -4.0mA		<b>V</b> он	2.4			٧	1	
Output Low Voltage	loL = 8.0mA			Vol	0.4	0.4	0.4	0.4	٧	1

					MAX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-30	-35	-45	UNITS	NOTES
Operating Current: TTL Input Levels	CE ≤ VIL; Vcc = MAX f = MAX = 1/ tRC Outputs Open	lcc	170	210	200	250	mA	3, 13
Standby Current: TTL Input Levels	CE ≥ ViH, Vcc = MAX f = MAX = 1/ tRC Outputs Open	ISB1	60	120	120	100	mA	13
Standby Current: CMOS Input Levels	CE ≥ Vcc -0.2; Vcc = MAX VıL ≤ Vss +0.2 VıH ≥ Vcc -0.2; f = 0	ISB2	5	40	40	20	mA	13

APACITANCE				MAX			
DESCRIPTION	CONDITIONS	SYMBOL	-30	-35	-45	UNITS	NOTES
Input Capacitance: A0-A14 WE,& OE	T <sub>A</sub> = 25°C; f = 1 MHz Vcc = 5V	Cıı	28	28	28	pF	4
Input Capacitance: A15, A16 & CE		Cı2	5	5	4.5	pF	4
Input/Output Capacitance: DQ1-DQ8		Сю	28	28	28	pF	4



# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-:	30		35	-4	15		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle									
READ cycle time	<sup>t</sup> RC	30		35		45		ns	
Address access time	<sup>t</sup> AA		30		35		45	ns	
Chip Enable access time	<sup>t</sup> ACE		30		35		45	ns	
Output hold from address change	<sup>t</sup> OH	5		5		5		ns	
Chip Enable LOW to output in Low-Z	†LZCE	5		5		5		ns	7
Chip Enable to output in High-Z	<sup>†</sup> HZCE		20		20		25	ns	6, 7
Chip Enable LOW to power-up time	<sup>t</sup> PU	0		0		0		ns	
Chip Enable HIGH to power-down time	<sup>t</sup> PD		30		35		45	ns	
Output Enable access time	<sup>†</sup> AOE		10		12		15	ns	
Output Enable LOW to output in Low-Z	<sup>t</sup> LZOE	0		0		0		ns	
Output Enable HIGH to output in High-Z	<sup>†</sup> HZOE		10		12		15	ns	6
WRITE Cycle	. 1								
WRITE cycle time	tWC	25		30		35		ns	
Chip Enable to end of write	tCW	25		30		30		ns	
Address valid to end of write	<sup>t</sup> AW	18		20		25		ns	
Address setup time	tAS	0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		, 0		0		ns	
WRITE pulse width	tWP	25		25		30		ns	
Data setup time	<sup>t</sup> DS	15		15		20		ns :	
Data hold time	<sup>t</sup> DH	0		0		0		ns	
Write Enable LOW to output in Low-Z	<sup>t</sup> LZWE	0		0		0		ns	7
Write Enable HIGH to output in High-Z	tHZWE		12		15		18	ns	6, 7

+5V

480

5 pF



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q 480 255 480 Q 255 30 pF Q 255 3

Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- 7. At any given temperature and voltage condition, 'HZCE is less than 'LZCE, 'HZWE is less than 'LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All  $\overline{\text{CE}}$ s are held in their active state.
- 10. Address valid prior to or coincident with latest occurring  $\overline{\text{CE}}$ .
- 11. The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
- 12. The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 20ns cycle time.

# DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		- ·	V	
Data Retention Current	CE ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		0.5	1.5	mA	: 2
Data neterition Current	$or \le 0.2V$	Vcc = 3V			1.5	2.0	mA	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		<u> </u>	ns	4
Operation Recovery Time			<sup>t</sup> R	†RC			ns	4

### LOW Vcc DATA-RETENTION WAVEFORM






# READ CYCLE NO. 18,9




# READ CYCLE NO. 27, 8, 10






# WRITE CYCLE NO. 1

(Chip Enable Controlled) 11, 12



# WRITE CYCLE NO. 2

(Write Enable Controlled) 11, 12





# SRAM MODULE

# 32K x 16 SRAM

#### **FEATURES**


- High speed: 30, 35 and 45ns
- · High-performance, low-power CMOS process
- Single +5V ±10% power supply
- Easy memory expansion with CE function
- Upper and lower byte select
- All inputs and outputs are TTL compatible

OPTIONS	MARKING
Timing	
30ns access	-30
35ns access	-35
45ns access	-45
• Packages	
40-pin DIP (600 mil)	D
2V data retention	L

(Available in 45ns, CMOS decoder versions only)

# PIN ASSIGNMENT (Top View)

**40-Pin DIP** (K-2)



\*Address A15 must be connected to Vss.

# **GENERAL DESCRIPTION**

The MT2S3216 is a high-speed SRAM memory module containing 32,768 words organized in a x16-bit configuration. The module consists of two 32K x 8 fast static RAMs and a single decoder mounted on a 40-pin DIP, FR4 printed circuit board. Depending upon the speed of the module, the decoder will be either TTL (30ns and 35ns) or CMOS (45ns).


Data is written into the SRAM memory when both write enable ( $\overline{WE}$ ) and chip enable ( $\overline{CE}$ ) inputs are LOW. Reading occurs when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable ( $\overline{OE}$ ) are LOW.  $\overline{LB}$  and  $\overline{UB}$  control the lower and upper byte

selection.  $\overline{\text{CE}}$  sets the output in High-Z for additional system design flexibility, and memory expansion may be achieved through use of the  $\overline{\text{CE}}$  functions.

The Micron SRAM family uses high-speed, low-power CMOS designs featuring a four-transistor memory cell and double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5V DC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.



# **FUNCTIONAL BLOCK DIAGRAM**



# **TRUTH TABLE**

MODE	CE	UB	LB	ŌĒ	WE	A15	DQ OPERATION	POWER
STANDBY	Н	Х	Х	Х	Х	L	HIGH-Z	STANDBY
STANDBY	L	Н	Н	Х	Х	L	HIGH-Z	STANDBY
READ: WORD	L	L	L	L	Н	L	Q1-16	ACTIVE (x16)
READ: LOWER BYTE	L	Н	L	L	Н	L	Q1-8	ACTIVE (x8)
READ: UPPER BYTE	L	L	Н	L	Н	L	Q9-16	ACTIVE (x8)
READ: WORD	L	L	L	Н	Н	L	HIGH-Z	ACTIVE (x16)
READ: LOWER BYTE	L	Н	L	Н	Н	L	HIGH-Z	ACTIVE (x8)
READ: UPPER BYTE	L	L	Н	Н	Н	L	HIGH-Z	ACTIVE (x8)
WRITE: WORD	L	L	L	Х	L	le Le	D1-16	ACTIVE (x16)
WRITE: LOWER BYTE	L	Н	L	Х	L	L	D1-8	ACTIVE (x8)
WRITE: UPPER BYTE	L	L	Н	Х	L	L	D9-16	ACTIVE (x8)



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss.	1V to +7V
Storage Temperature	55°C to +125°C
Power Dissipation	2W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

$J^{\circ}C \le I_{A} \le 70^{\circ}C$ ; $VCC = 5V \pm 10\%$	6)						MAX			
DESCRIPTION	CON	DITIO	NS	SYMBOL	MIN	-30	-35	-45	UNITS	NOTES
Input High (Logic 1) Voltage	A0-A14	4, WI	Ē, ŌĒ	ViH	2.2	Vcc+1	Vcc+1	Vcc+1	٧	
	A15, C	A15, CE, UB, LB			2.0	Vcc+1	Vcc+1	Vcc+1	٧	
Input Low (Logic 0) Voltage	A0-A14	A0-A14, WE, OE		VIL	-0.5	0.8	0.8	0.8	٧	1, 2
	A15, CE, UB, LB		VIL	-0.5	0.8	0.8	0.9	٧	1, 2	
		A0-	A14, WE, OE		-10	10	10	10	μА	
Input Leakage Current	0V ≤ Vin ≤ Vcc	0V ≤ VIN ≤ VCC A15, CE		ILi		1,200	1,200	2.0	μA	
		ŪB,	LB			600	600	1.0	μΑ	
Input/Output Leakage Current	Output(s) Disab 0V ≤ Voυτ ≤ Vo			ILo	-5	5	5	5	μА	
Output High Voltage	Іон =	-4.0	mA	<b>V</b> oн	2.4			٧	1	
Output Low Voltage	lol =	= 8.01	mA	Vol		0.4	0.4	0.4	٧	1

		MAX							
DESCRIPTION		CONDITIONS	SYMBOL	TYP	-30	-35	-45	UNITS	NOTES
Operating Current: (x16) $\overline{CE} \le V_{IL}; V_{CC} = MAX$ TTL Input Levels $f = MAX = 1/{}^{t}RC$ Outputs Open			loo	170	210	200	200	mA	3, 13
			Icc	85	140	140	130	mA	3, 13
Standby Current: TTL Input Levels		CE ≥ VIH; Vcc = MAX f = MAX =1/ ¹RC Outputs Open	ISB1	30	70	70	50	mA	13
Standby Current: CMOS Input Levels		CE ≥ Vcc -0.2; Vcc = MAX VIL ≤ Vss +0.2 VIH ≥ Vcc -0.2; f = 0	IsB2	5	35	35	15	mA	13

CAPACITANCE				MAX	]		
DESCRIPTION	CONDITIONS	SYMBOL	-30	-35	-45	UNITS	NOTES
Input Capacitance: A0-A14, WE, OE	T <sub>A</sub> = 25°C; f = 1 MHz Vcc = 5V	Ci1	14	14	14	pF	4
Input Capacitance: A15, CE		Cı2	10	10	9	pF	4
Input Capacitance: UB, LB		Сіз	5	5	4.5	pF	4
Input/Output Capacitance: DQ		Cio	7	7	7	pF	4



# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-	30		35	-4	15		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle			<del></del>						
READ cycle time	<sup>t</sup> RC	30		35		45		ns	
Address access time	t <sub>AA</sub>		30		35		45	ns	
Chip Enable access time	†ACE		30		35		45	ns	
Output hold from address change	tОН	5		5		5		ns	
Chip Enable LOW to output in Low-Z	†LZCE	5		5		5		ns	7
Chip Enable to output in High-Z	tHZCE		20		20		25	ns	6, 7
Chip Enable LOW to power-up time	<sup>t</sup> PU	0		0		0		ns	
Chip Enable HIGH to power-down time	tPD		30		35		45	ns	
Output Enable access time	<sup>t</sup> AOE		10		12		15	ns	
Output Enable LOW to output in Low-Z	<sup>t</sup> LZOE	0		0		0		ns	
Output Enable HIGH to output in High-Z	<sup>t</sup> HZOE		10		12		15	ns	6
WRITE Cycle									
WRITE cycle time	tWC	25		30		35		ns	
Chip Enable to end of write	tCW	25		30		30		ns	
Address valid to end of write	t <sub>AW</sub>	18		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0	-	ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		ns	
WRITE pulse width	<sup>†</sup> WP	25		25		30		ns	
Data setup time	<sup>t</sup> DS	15		15		20		ns	
Data hold time	<sup>t</sup> DH	0	2.	0		0		ns	
Write Enable LOW to output in Low-Z	tLZWE	0		0		0		ns	7
Write Enable HIGH to output in High-Z	<sup>t</sup> HZWE		12		15		18	ns	6, 7



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	s 1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q 480 255 30 pF



Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

# **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
- 12. The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 20ns cycle time.

# DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		<del>-</del>	V	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		0.3	1.0	mA	
	or ≤ 0.2V	Vcc = 3V			0.8	1.2	mA	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	tRC			ns	4

# LOW Vcc DATA-RETENTION WAVEFORM






# READ CYCLE NO. 18,9




# **READ CYCLE NO. 2** 7, 8, 10






# WRITE CYCLE NO. 1

(Chip Enable Controlled) 11, 12



# WRITE CYCLE NO. 2

(Write Enable Controlled) 11, 12





# SRAM MODULE

# **64K x 16 SRAM**

#### **FEATURES**

- High speed: 30, 35 and 45ns
- High-performance, low-power, CMOS process
- Single +5V ±10% power supply
- Easy memory expansion with CE function
- Upper and lower byte select
- All inputs and outputs are TTL compatible

OPTIONS	MARKING
Timing	
30ns access	-30
35ns access	-35
45ns access	-45
• Packages 40-pin DIP (600 mil)	D
• 2V data retention	L

(Available in the 45ns, CMOS decoder version only)

#### PIN ASSIGNMENT (Top View) 40-Pin DIP (K-3)A15 🛮 1 Vcc Œ **□** 2 39 р WE DQ16 [ 3 h ŪB DQ15 [ 4 h LB 37 DQ14 🛮 5 36 A14 DQ13 🛮 6 35 A13 DQ12 7 A12 1 A11 DQ11 8 33 DQ10 🗍 9 A10 32 DQ9 1 10 31 A9 Vss ∏ 11 Π Vss 30 **Π** A8 DQ8 🛮 12 29 DQ7 13 28 1 A7 DQ6 14 27 ☐ A6 DQ5 T 15 26 T A5 Π A4 DQ4 🛮 16 25 раз 🛚 ПΑЗ 17 24 DQ2 🛚 18 23 A2 DQ1 II 19 22 T A1 ŌĒ П 1 A0 20 21

#### GENERAL DESCRIPTION


The MT4S6416 is a high-speed SRAM memory module containing 65,536 words organized in a x16-bit configuration. The module consists of four 32K x 8 fast static RAMs and a single decoder mounted on a 40-pin DIP, double-sided FR4 printed circuit board. Depending upon the speed of the module, the decoder will be either TTL (30ns and 35ns) or CMOS (45ns).

The decoder interprets the higher order address bit (A15) to select two of the four fast static RAMs. Data is written into the SRAM memory when both write enable  $(\overline{WE})$  and chip enable  $(\overline{CE})$  inputs are LOW. Reading occurs when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable  $(\overline{OE})$  are LOW.

 $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  control the lower and upper byte selection.  $\overline{\text{CE}}$  sets the output in High-Z for additional system design flexibility and memory expansion may be achieved through use of the  $\overline{\text{OE}}$  function.

The Micron SRAM family uses high-speed, low-power CMOS designs featuring a four-transistor memory cell and double-layer metal, double-layer polysilicon technology. All module components can be powered from a single +5V DC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

# **FUNCTIONAL BLOCK DIAGRAM**



# **TRUTH TABLE**

MODE	CE	UB	LB	0E	WE	DQ OPERATION	POWER
STANDBY	Н	Х	Х	Х	Х	HIGH-Z	STANDBY
STANDBY	L	Н	Н	Х	X	HIGH-Z	STANDBY
READ: WORD	L	L	L	L	Н	Q1-16	ACTIVE (x16)
READ: LOWER BYTE	L	Н	L	L	Н	Q1-8	ACTIVE (x8)
READ: UPPER BYTE	L	L	Н	L	Н	Q9-16	ACTIVE (x8)
READ: WORD	L	L	L	Н	Н	HIGH-Z	ACTIVE (x16)
READ: LOWER BYTE	L	Н	L	Н	Н	HIGH-Z	ACTIVE (x8)
READ: UPPER BYTE	L	L	Н	Н	Н	HIGH-Z	ACTIVE (x8)
WRITE: WORD	L	L	L	Х	L	D1-16	ACTIVE (x16)
WRITE: LOWER BYTE	L	Н	L	Х	L	D1-8	ACTIVE (x8)
WRITE: UPPER BYTE	L	L	Н	Х	L	D9-16	ACTIVE (x8)



# **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	ss1V to +7V
Storage Temperature	55°C to +125°C
Power Dissipation	4W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

$^{\circ}$ C $\leq$ T <sub>A</sub> $\leq$ 70 $^{\circ}$ C; Vcc = 5V $\pm$ 10 $^{\circ}$	$\leq I_A \leq /0^{\circ}C$ ; $Vcc = 5V \pm 10\%$ )						MAX			
DESCRIPTION	COND	CONDITIONS		MIN	-30	-35	-45	UNITS	NOTES	
Input High (Logic 1) Voltage	A0-A14, WE,	A0-A14, WE, OE		2.2	Vcc+1	Vcc+1	Vcc+1	٧		
	A15, CE, UB, LB		Vih	2.0	Vcc+1	Vcc+1	Vcc+1	٧		
Input Low (Logic 0) Voltage	A0-A14, WE,	A0-A14, WE, OE		-0.5	0.8	0.8	0.8	<b>*</b> V	1, 2	
	A15, CE, UB	, <del>LB</del>	VIL	-0.5	0.8	0.8	1.3	V	1, 2	
		A0-A14		-40	40	40	40	μΑ		
Input Leakage Current	0V ≤ Vin ≤ Vcc	A15, CE	lli l		1,200	1,200	1.0	μΑ		
		UB, LB			600	600	1.0	μΑ		
Output Leakage Current	The second secon	Output(s) Disabled 0V ≤ Vouт ≤ Vcc		-20	20	20	20	μА		
Output High Voltage	Іон = -	4.0mA	Vон	2.4				٧	1	
Output Low Voltage	lot = 8	3.0mA	Vol		0.4	0.4	0.4	V	1	

						MAX			
DESCRIPTION		CONDITIONS SYMBO		MBOL TYP		-35	-45	UNITS	NOTES
Operating Current: TTL Input Levels	(x16)	CE ≤ VIL, Vcc = MAX f = MAX =1/ tRC	Icc	170	250	250	290	mA	3, 13
	Outputs Open	100	85	140	140	180	mA	13	
Standby Current: TTL Input Levels		CE ≥ V <sub>IH</sub> , V <sub>CC</sub> = MAX f = MAX =1/ <sup>t</sup> RC Outputs Open	ISB1	60	120	120	100	mA	13
Standby Current: CMOS Input Levels		CE ≥ Vcc -0.2, Vcc = MAX ViL ≤ Vss +0.2 ViH ≥ Vcc -0.2, f = 0	ISB2	5	40	40	20	mA	13

APACITANCE				MAX			
DESCRIPTION	CONDITIONS	SYMBOL	-30	-35	-45	UNITS	NOTES
Input Capacitance: A0-A14, WE, OE	T <sub>A</sub> = 25°C; f = 1 MHz Vcc = 5V	Cin	32	32	16	pF	4
Input Capacitance: A15, CE		Cı2	10	10	9	pF	4
Input Capacitance: UB, LB		Сіз	5	5	4.5	pF	4
Input/Output Capacitance: DQ		Cio	16	16	16	pF	4



# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-30		-35		-45			
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle							<b>L</b>	4	
READ cycle time	<sup>t</sup> RC	30		35		45		ns	
Address access time	tAA.	-	30		35		45	ns	
Chip Enable access time	†ACE		30		35		45	ns	
Output hold from address change	tОН	5		5		5		ns	
Chip Enable LOW to output in Low-Z	<sup>t</sup> LZCE	5		5		5		ns	7
Chip Enable to output in High-Z	tHZCE		20		20		25	ns	6, 7
Chip Enable LOW to power-up time	tPU	0		0		0		ns	
Chip Enable HIGH to power-down time	tPD		30		35		45	ns	
Output Enable access time	<sup>t</sup> AOE		20		20		25	ns	
Output Enable LOW to output in Low-Z	<sup>t</sup> LZOE	0		0		0		ns	
Output Enable HIGH to output in High-Z	tHZOE		20		20		30	ns	6
WRITE Cycle									
WRITE cycle time	tWC	30		35		45		ns	
Chip Enable to end of write	tCW	25		30		30		ns	
Address valid to end of write	<sup>t</sup> AW	25		25		30	-	ns	
Address setup time	†AS	0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	2		2		2		ns	
WRITE pulse width	tWP	25		25		30		ns	
Data setup time	tDS	15	1 2 2	15		18		ns	
Data hold time	tDH t	0		0		0		ns	
Write Enable LOW to output in Low-Z	tLZWE	0		0		0		ns	7
Write Enable HIGH to output in High-Z	tHZWE		20		15		15	ns	6, 7

### **AC TEST CONDITIONS**

Input pulse levels	Ves to 3 0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q +5V 480 255 30 pF



Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

## **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE and <sup>t</sup>HZWE are less than <sup>t</sup>LZCE and <sup>t</sup>LZWE respectively.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- 11. The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
- 12. The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 20ns cycle time.


# **DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITION	S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2		<del>-</del>	V		
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		0.5	1.5	mA	
Data Neterition Current	or ≤ 0.2V	Vcc = 3V			1.5	2.0	mA	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		<del>-</del>	ns	4
Operation Recovery Time		g + 1 151	<sup>t</sup> R	<sup>t</sup> RC			ns	4


# LOW Vcc DATA-RETENTION WAVEFORM



# READ CYCLE NO. 18,9




# READ CYCLE NO. 27, 8, 10






# WRITE CYCLE NO. 1 (Chip Enable Controlled) 11, 12



# WRITE CYCLE NO. 2 (Write Enable Controlled) 11, 12





# SRAM MODULE

# 16K x 32 SRAM

### **FEATURES**

- High speed: 15, 20, 25, 30, 35 and 45ns
- High-performance, low-power, CMOS process
- Single +5V ±10% power supply
- Easy memory expansion with CE and OE functions
- Low profile (.50 inches maximum height)
- All inputs and outputs are TTL compatible
- Industry standard pinout
- Upgradable with 64K x 32, 128K x 32 and 256K x 32 modules

OPTIONS	<b>MARKING</b>
Timing	
15ns access	-15
20ns access	-20
25ns access	-25
30ns access	-30
35ns access	-35
45ns access	-45
• Packages 64-pin SIMM 64-pin ZIP	M Z
• 2V data retention	L

### **GENERAL DESCRIPTION**

The MT8S1632 is a high-speed SRAM memory module containing 16,384 words organized in a x32-bit configuration. The module consists of eight 16K x 4 fast static RAMs mounted on a 64-pin, double-sided, FR4-printed circuit board.

Data is written into to the SRAM memory when write enable  $(\overline{WE})$  and chip enable  $(\overline{CE})$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable  $(\overline{OE})$  are LOW.  $\overline{CE}$  can set the output in High-Z for additional flexibility in system design, and memory expansion is accomplished by use of the  $\overline{OE}$  function.

PD0 and PD1 identify the module's density, allowing interchangeable use of alternate-density, industry standard modules. Four chip enable inputs, (CE1, CE2, CE3


# PIN ASSIGNMENT (Top View)

64-Pin SIMM

(1-11)



**64-Pin ZIP** (J-1)




PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	
1	Vss	17	A2	33	CE4	49	A4	
2	PD0	18	A9	34	CE3	50	A11	
3	PD1	19	DQ13	35	NC	51	A5	
4	DQ1	20	DQ5	36	NC	52	A12	
5	DQ9	21	DQ14	37	ŌĒ	53	Vcc	
6	DQ2	22	DQ6	38	Vss	54	A13	
7	DQ10	23	DQ15	39	DQ25	55	A6	
8	DQ3	24	DQ7	40	DQ17	56	DQ21	
9	DQ11	25	DQ16	41	DQ26	57	DQ29	
10	DQ4	26	DQ8	42	DQ18	58	DQ22	
11	DQ12	27	Vss	43	DQ27	59	DQ30	
12	Vcc	28	WE	44	DQ19	60	DQ23	
13	A0	29	NC	45	DQ28	61	DQ31	
14	A7	30	NC	46	DQ20	62	DQ24	
15	A1	31	CE2	47	A3	63	DQ32	
16	A8	32	CE1	48	A10	64	Vss	

and  $\overline{\text{CE4}}$ ), are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.



# **FUNCTIONAL BLOCK DIAGRAM**



PD1 = No Connect

# **TRUTH TABLE**

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	H	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature	55°C to +125°C
Power Dissipation	8W
Short Circuit Output Current	50m A

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VıL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILi i	-40	40	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Voυτ ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	Іон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1

						MAX					
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-15	-20	-25	-30	-35	-45	UNITS	NOTES
Operating Current: TTL Input Levels	CE ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ ¹RC Outputs Open	Icc	520	960	880	800	800	720	720	mA	3, 13
Standby Current: TTL Input Levels	CE ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ ¹RC Outputs Open	ISB1	160	320	280	240	240	200	200	mA	13
Power Supply Current: Standby	CE ≥ Vcc -0.2V; Vcc = MAX VIL ≤ Vss +0.2V VIH ≥ Vcc -0.2V; f = 0	ISB2	3.2	24	24	24	24	24	24	mA	13

# **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A13, WE, CE, OE	T <sub>Δ</sub> = 25°C; f = 1 MHz	Cı	70	pF	4
Input/Output Capacitance: DQ1-DQ32	Vcc = 5V	Cı/o	15	pF	4



# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DECORIDATION			15	-2	20	-25 -3		-30 -35		35	-45				
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle	·	1	<b></b>	L	1					L					
READ cycle time	<sup>t</sup> RC	15		20		25		30		35		45		ns	
Address access time	<sup>t</sup> AA		15		20		25		30		35		45	ns	
Chip Enable access time	†ACE		12		15		20		25		30		40	ns	
Output hold from address change	tOH	3		3		3		3		3		3		ns	
Chip disable to output in Low-Z	tLZCE	3		5		5		5		5		5		ns	7
Chip Enable to output in High-Z	tHZCE		7		8		8		8		8		8	ns	6, 7
Chip disable to power-up time	<sup>t</sup> PU	0		0		0		0		0		0		ns	
Chip Enable to power-down time	t <sub>PD</sub>		15		20		25		30		35		45	ns	
Output Enable access time	<sup>t</sup> AOE		6		7		8		15		15		15	ns	
Output disable to output in Low-Z	†LZOE	0		0		0		0		0		0		ns	
Output Enable to output in High-Z	tHZOE		6		7		8		8		8		8	ns	6
WRITE Cycle															
WRITE cycle time	tWC	15		20		25		30		35		45		ns	
Chip Enable to end of write	tCW	12		15		20		25		25		30		ns	
Address valid to end of write	t <sub>AW</sub>	12		15		20		25		25		30		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0	-	0		,0		ns	
WRITE pulse width	<sup>t</sup> WP1	12		15		18		20		20		30		ns	
WRITE pulse width	<sup>t</sup> WP2	14		18		20		25		25		30		ns	
Data setup time	<sup>t</sup> DS	8		10		10		12		12	-	12		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	2		2		2		2		2		2		ns	7
Write Enable to output in High-Z	tHZWE		6		8		8		8		8		8	ns	6, 7



### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2






Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. The output will be in the High-Z if  $\overline{OE}$  is HIGH.
- 12. The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 20ns cycle time.

# **DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS	S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		<del>-</del>	V	1 1 N
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		760	2,000	μΑ	
Data Neterition Current	or $\leq 0.2V$	Vcc = 3V			1,000	3,200	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4

### LOW Vcc DATA-RETENTION WAVEFORM






# **READ CYCLE NO. 18,9**




# READ CYCLE NO. 27, 8, 10






# WRITE CYCLE NO. 1 (Write Enable Controlled)



**NOTE:** Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)





# WRITE CYCLE NO. 3 (Write Enable Controlled) 11, 12

twc ADDR tAW tcw <sup>t</sup>AH CE tAS t<sub>WP2</sub> WE t<sub>DS</sub> <sup>t</sup>DH DATA VALID D tLZWE <sup>t</sup>HZWE HIGH-Z

DON'T CARE

W UNDEFINED



# SRAM MODULE

# 64K x 32 SRAM

### **FEATURES**

- Industry compatible pinout
- High speed: 20, 25, 30, 35 and 45ns
- High-performance, low-power CMOS process
- Single  $+5V \pm 10\%$  power supply
- Easy memory expansion with CE function
- Low profile (.50 inches maximum height)
- All inputs and outputs are TTL compatible

<b>OPTIONS</b>		MARKING
<ul> <li>Timing</li> </ul>		
20ns access		-20
25ns access		-25
30ns access		-30
35ns access		-35
45ns access		-45
Packages		
64-pin SIMM		M
64-pin ZIP		Z
2V data retentio	n	${f L}$

### **GENERAL DESCRIPTION**


The MT8S6432 is a high-speed SRAM memory module containing 65,536 words organized in a x32-bit configuration. The module consists of eight 64K x 4 fast SRAMs mounted on a 64-pin, double-sided, FR4 printed circuit board.

Data is written into to the SRAM memory when write enable  $(\overline{WE})$  and chip enable  $(\overline{CE})$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable  $(\overline{OE})$  are LOW.  $\overline{CE}$  and / or  $\overline{OE}$  can set the output in a High-Z state for additional flexibility in system design and memory expansion.


PD0 and PD1 identify the module's density, allowing interchangeable use of alternate density, industry standard modules. Four chip enable inputs,  $(\overline{CE1}, \overline{CE2}, \overline{CE3})$  and  $(\overline{CE4})$  are used to enable the module's 4 bytes independently.

# **PIN ASSIGNMENT (Top View)**

64-Pin SIMM (I-11)



64-Pin ZIP (J-1)




PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	17	A2	33	CE4	49	A4
2	PD0	18	A9	34	CE3	50	A11
3	PD1	19	DQ13	35	NC	51	A5
4	DQ1	20	DQ5	36	NC	52	A12
5	DQ9	21	DQ14	37	ŌE	53	Vcc
6	DQ2	22	DQ6	38	Vss	54	A13
7	DQ10	23	DQ15	39	DQ25	55	A6
8	DQ3	24	DQ7	40	DQ17	56	DQ21
9	DQ11	25	DQ16	41	DQ26	57	DQ29
10	DQ4	26	DQ8	42	DQ18	58	DQ22
11	DQ12	27	Vss	43	DQ27	59	DQ30
12	Vcc	28	WE	44	DQ19	60	DQ23
13	A0	29	A15	45	DQ28	61	DQ31
14	A7	30	A14	46	DQ20	62	DQ24
15	A1	31	CE2	47	A3	63	DQ32
16	A8	32	CE1	48	A10	64	Vss

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.



# **FUNCTIONAL BLOCK DIAGRAM**



PD1 = Vss

# **TRUTH TABLE**

ſ	MODE	ŌĒ	CE	WE	DQ	POWER
	STANDBY	X	Н	X	HIGH-Z	STANDBY
	READ	L	L	Н	Q	ACTIVE
ſ	READ	Н	L	Н	HIGH-Z	ACTIVE
Ī	WRITE	Х	L	L	D	ACTIVE



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	/ss1V to +7V
Storage Temperature	
Power Dissipation	
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILi	-40	40	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	lLo	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	٧	1

						MAX				
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-20	-25	-30	-35	-45	UNITS	NOTES
Operating Current: TTL Input Levels	TE ≤ VIL; Vcc = MAX f = MAX = 1/ tRC Outputs Open	Icc	600	960	880	760	720	720	mA	3, 13
Standby Current: TTL Input Levels	CE ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	Is <sub>B</sub> 1	88	240	200	200	200	200	mA	13
Power Supply Current: Standby	CE ≥ Vcc -0.2V; Vcc = MAX VıL ≤ Vss +0.2V VıH ≥ Vcc -0.2V; f = 0	IsB2	3.2	40	40	40	56	56	mA	13

# **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A13, WE, CE, OE	T <sub>Δ</sub> = 25°C; f = 1 MHz	Cı	72	pF	4
Input/Output Capacitance: DQ1-DQ32	Vcc = 5V	Ci/o	15	pF	4



# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Note 5) (0°C $\leq$ T $_{A}$ $\leq$ 70°C; Vcc = 5V $\pm$ 10%)

DEGODISTION		-2	20	-25	5	-30	)	-35	5	-45			
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle			· · · · · · · · · · · · · · · · · · ·			<u> </u>	·		<u> </u>	<b></b>	k	· · · · · · · · · · · · · · · · · · ·	
READ cycle time	tRC	20		25		30		35		45		ns	
Address access time	<sup>t</sup> AA		20		25		30		35		45	ns	
Chip Enable access time	<sup>t</sup> ACE		20		25		30		35		45	ns	
Output hold from address change	tОН	3		5		5		5		5		ns	
Chip Enable LOW to output in Low-Z	tLZCE	6		6		6		6		6	1.1	ns	7
Chip Enable to output in High-Z	tHZCE		9		9		12		15		18	ns	6, 7
Chip Enable LOW to power-up time	tPU	0		0		0		0		0		ns	
Chip Enable HIGH to power-down time	<sup>t</sup> PD		20		25		30		35		45	ns	
Output Enable access time	†AOE	Ž.	8		8		10		12		15	ns	
Output Enable LOW to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		ns	
Output Enable HIGH to output in High-Z	†HZOE		7.		7		10		12		15	ns	6
WRITE Cycle	on to the												·
WRITE cycle time	tWC	20		20		25		30		35		ns	
Chip Enable to end of write	tCW	15		15		18		20		25		ns	
Address valid to end of write	t <sub>AW</sub>	15		15		18		20		25		ns	
Address setup time	†AS	0		0		0		0		0	-	ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0		0		0		ns	
WRITE pulse width	tWP	15		15		18		20		25		ns	
Data setup time	tDS	10		10		12		15		20		ns	
Data hold time	tDH	0		0		0		0		0		ns	
Write Enable LOW to output in Low-Z	tLZWE	5		5		5		5		5		ns	7
Write Enable HIGH to output in High-Z	tHZWE	0	10	0	10	0	12	0	15	0	18	ns	6, 7



# **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	
Input timing reference levels	
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

# **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- 7. At any given temperature and voltage condition, <sup>†</sup>HZCE is less than <sup>†</sup>LZCE and <sup>†</sup>HZWE is less than <sup>†</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
- 12. The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 20ns cycle time.

# DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		_	V	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		760	2,400	μА	
Data Retention Current	Vin ≥ (Vcc -0.2V) or ≤ 0.2V	Vcc = 3V			1,400	3,200	μА	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		<u></u> 4	ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4

### LOW Vcc DATA-RETENTION WAVEFORM






# READ CYCLE NO. 18,9




# READ CYCLE NO. 27, 8, 10






# **WRITE CYCLE NO. 1**

(Chip Enable Controlled) 11, 12



# **WRITE CYCLE NO. 2**

(Write Enable Controlled) 11, 12





# SRAM MODULE

# SRAM MODULE

# 128K x 32 SRAM

### **FEATURES**

- Industry compatible pinout
- High speed: 20, 25, 35 and 45ns
- High-density 512KB design
- High-performance, low-power, CMOS process
- Single  $+5V \pm 10\%$  power supply
- Easy memory expansion with CE function
- All inputs and outputs are TTL compatible
- Low profile (.600 inches maximum height)

OPTIONS	MARKING
<ul> <li>Timing</li> </ul>	
20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45
Packages	
64-pin SIMM	M
64-pin ZIP	Z

### **GENERAL DESCRIPTION**

• Optional, 2V data retention

The MT4S12832 is a high-speed SRAM memory module containing 131,072 words organized in a x32-bit configuration. The module consists of four 128K x 8 fast static RAMs mounted on a 64-pin, single-sided, FR4-printed circuit board.

L

Data is written into the SRAM memory when write enable  $(\overline{WE})$  and chip enable  $(\overline{CE})$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and output enable  $(\overline{OE})$  are LOW.  $\overline{CE}$  and / or  $\overline{OE}$  can set the output in a High-Z state for additional flexibility in system design and memory expansion.


PD0 and PD1 identify the module's density allowing interchangeable use of alternate density, industry-standard modules. Four chip enable inputs, (CE1, CE2, CE3

# **PIN ASSIGNMENT (Top View)**

64-Pin SIMM (I-11)



**64-Pin ZIP** (J-2)




PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1.	Vss	17	A2	33	CE4	49	A4
2	PD0	18	A9	34	CE3	50	A11
3	PD1	19	DQ13	35	NC	51	A5
4	DQ1	20	DQ5	36	A16	- 52	A12
5	DQ9	21	DQ14	37	ŌĒ	53	Vcc
6	DQ2	22	DQ6	38	Vss	54	A13
7	DQ10	23	DQ15	39	DQ25	55	A6
8	DQ3	24	DQ7	40	DQ17	56	DQ21
9	DQ11	25	DQ16	41	DQ26	57	DQ29
10	DQ4	26	DQ8	42	DQ18	58	DQ22
11	DQ12	27	Vss	43	DQ27	59	DQ30
12	Vcc	28	WE	44	DQ19	60	DQ23
13	A0	29	A15	45	DQ28	61	DQ31
14	A7	30	A14	46	DQ20	62	DQ24
15	A1	31	CE2	47	A3	63	DQ32
16	A8	32	CE1	48	A10	64	Vss

and  $\overline{\text{CE4}}$ ) are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

# **FUNCTIONAL BLOCK DIAGRAM**



U1-U4 = MT5C1008DJ

PRESENCE DETECT
PD0 = No Connect

PD1 = No Connect

# **TRUTH TABLE**

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	Н	X	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



# **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	Vss1V to +7V
Storage Temperature	55°C to +125°C
Power Dissipation	4W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILi	-20	20	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-20	20	μA	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	VoL		0.4	V	1

					M	AX			
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-20	-25	-35	-45	UNITS	NOTES
Operating Current: TTL Input Levels	CE ≤ VIL; Vcc = MAX f = MAX = 1/ tRC Outputs Open	lcc	380	560	500	460	440	mA	3, 13
Standby Current: TTL Input Levels	CE ≥ ViH; Vcc = MAX f = MAX = 1/ tRC Outputs Open	ISB1	68	140	120	100	100	mA	13
Standby Current: CMOS Input Levels	CE ≥ Vcc -0.2V; Vcc = MAX         Vil ≤ Vss +0.2V         Vih ≥ Vcc -0.2V; f = 0	lsB2	1.6	20	20	20	20	mA	13
"L" version only	$\overline{CE} \ge Vcc -0.2V; Vcc = MAX$ $VlL \le Vss +0.2V$ $VlH \ge Vcc -0.2V; f = 0$	Isb2	1.2	6	6	6	6	mA	

# CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A13, WE, OE	T <sub>Δ</sub> = 25°C; f = 1 MHz	Cı	35	pF	4
Input/Output Capacitance: DQ1-DQ32	7 Vcc = 5V	Cı/o	10	pF	4



# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DECOMPTION		-2	20	-2	25	-3	5	-45	5		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
READ cycle time	<sup>t</sup> RC	20		25		35		45		ns	
Address access time	<sup>t</sup> AA		20		25		35	4.5	45	ns	
Chip Enable access time	†ACE		20		25		35		45	ns	
Output hold from address change	фН	5		5		5		5		ns	
Chip disable to output in Low-Z	†LZCE	5		5		5		5		ns	7
Chip Enable to output in High-Z	tHZCE		8		10		15		18	ns	6, 7
Chip disable to power-up time	<sup>t</sup> PU	0		0		0		0		ns	
Chip Enable to power-down time	tPD		20		25		35		45	ns	
Output Enable access time	<sup>t</sup> AOE		6		8		12		15	ns	
Output disable to output in Low-Z	†LZOE	0		. 0		0		0		ns	
Output Enable to output in High-Z	tHZOE		6		10		12		15	ns	6
WRITE Cycle	<del></del>			L	L			-			
WRITE cycle time	tWC	20		25		35		45		ns	
Chip Enable to end of write	tCW	12		15		20		25		ns	
Address valid to end of write	tAW	12		15		20		25		ns	
Address setup time	†AS	0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	0		0		0	-	0		ns	
WRITE pulse width	tWP1	12		15		20		25		ns	
WRITE pulse width	tWP2	15		15		20		25		ns	
Data setup time	tDS	8		10		15		20		ns	
Data hold time	tDH	0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	5		0		0		0		ns	7
Write Enable to output in High-Z	tHZWE		8		10		15		18	ns	6, 7



### **AC TEST CONDITIONS**

Г	Input pulse levels	Vss to 3.0V
	Input rise and fall times	5ns
	Input timing reference levels	1.5V
	Output reference levels	1.5V
	Output loadSee	Figures 1 and 2

# Q +5V 480 255 30 pF



Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1, unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- 7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
- 12. The first falling edge of either \(\overline{CE}\) or \(\overline{WE}\) will initiate a WRITE cycle, and the first rising edge of either \(\overline{CE}\) or \(\overline{WE}\) will terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 25ns cycle time.

# **DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		_	V	
	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		140	800	μΑ	
Data Retention Current	Vin ≥ (Vcc -0.2V)	Vcc = 3V			280	1,600	μΑ	
	or ≤ 0.2V	Vcc = 5V			1,000	5,200	μΑ	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	tRC			ns	4

# LOW Vcc DATA-RETENTION WAVEFORM






# READ CYCLE NO. 18,9




# READ CYCLE NO. 2 7, 8, 10






# WRITE CYCLE NO. 1 (Write Enable Controlled)




**NOTE:** Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)





# WRITE CYCLE NO. 3 (Write Enable Controlled) 11, 12





# **SRAM MODULE**

# 256K x 32 SRAM

### **FEATURES**

- Industry compatible pinout
- High speed: 20, 25, 35 and 45ns
- High-density 1MB design
- High-performance, low-power, CMOS process
- Single  $+5V \pm 10\%$  power supply
- Easy memory expansion with CE function
- All inputs and outputs are TTL compatible
- Low profile (.600 inches maximum height)

OPTIONS		MARKING
<ul> <li>Timing</li> </ul>		
20ns access		-20
25ns access		-25
35ns access		-35
45ns access		-45
• Packages		
64-pin SIMM		M
64-pin ZIP		Z
<ul> <li>Optional, 2V d</li> </ul>	ata retention	L

### **GENERAL DESCRIPTION**

The MT8S25632 is a high-speed SRAM memory module containing 262,144 words organized in a x32-bit configuration. The module consists of eight 256K x 4 fast static RAMs mounted on a 64-pin, double-sided, FR4-printed circuit board.


Data is written into the SRAM memory when write enable  $(\overline{WE})$  and chip enable  $(\overline{CE})$  inputs are both LOW. Reading is accomplished when WE remains HIGH and CE and output enable  $(\overline{OE})$  are LOW.  $\overline{CE}$  and  $\overline{OE}$  can set the output in High-Z for additional flexibility in system design and memory expansion.

PD0 and PD1 identify the module's density allowing interchangeable use of alternate density, industry


# PIN ASSIGNMENT (Top View)

# 64-Pin SIMM

(1-1.1)



# 64-Pin ZIP (J-1)




PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
- 1	Vss	17	A2	33	CE4	49	A4
2	PD0	18	A9	34	CE3	50	A11
3	PD1	19	DQ13	35	A17	51	A5
4	DQ1	20	DQ5	36	A16	52	A12
5	DQ9	21	DQ14	37	ŌE	53	Vcc
6	DQ2	22	DQ6	38	Vss	54	A13
7	DQ10	23	DQ15	39	DQ25	55	A6
8	DQ3	24	DQ7	40	DQ17	56	DQ21
9	DQ11	25	DQ16	41	DQ26	57	DQ29
10	DQ4	26	DQ8	42	DQ18	58	DQ22
11	DQ12	27	Vss	43	DQ27	59	DQ30
12	Vcc	28	WE	44	DQ19	60	DQ23
13	A0	29	A15	45	DQ28	61	DQ31
14	A7	30	A14	46	DQ20	62	DQ24
15	A1	31	CE2	47	A3	63	DQ32
16	A8	32	CE1	48	A10	64	Vss

standard modules. Four chip enable inputs, (CE1, CE2, CE3 and  $\overline{CE4}$ ) are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.



### **FUNCTIONAL BLOCK DIAGRAM**



# **TRUTH TABLE**

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	X	Н	Х	HIGH-Z	STANDBY
READ	i e Lei s	L	Н	Q	ACTIVE
READ	Н	L	Н	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature55°	
Power Dissipation	
Short Circuit Output Current	50m A

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

0.4

V

1

# ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C; Vcc = 5V $\pm$ 10%)

DESCRIPTION CONDITIONS SYMBOL **NOTES** MIN MAX UNITS Input High (Logic 1) Voltage Vін 2.2 V 1 Vcc+1 Input Low (Logic 0) Voltage VIL -0.5 0.8 ٧ 1, 2 0V ≤ VIN ≤ VCC Input Leakage Current ILI -5 μΑ Output(s) Disabled Input/Output Leakage Current DQ1-DQ32 II o -5 5 μΑ  $0V \le V_{OUT} \le V_{CC}$ **Output High Voltage** IOH = -4.0mAVон 2.4 ٧ 1

Vol

lol = 8.0mA

				MAX					
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-20	-25	-35	-45	UNITS	NOTES
Operating Current: TTL Input Levels	CE ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	Icc	760	1,120	1,000	920	880	mA	3, 13
Standby Current: TTL Input Levels	CE ≥ ViH; Vcc = MAX f = MAX = 1/ tRC Outputs Open	ISB1	560	280	240	200	200	mA	13
Standby Current: TTL Input Levels	CE ≥ Vcc -0.2V; Vcc = MAX         ViL ≤ Vss +0.2V         ViH ≥ Vcc -0.2V; f = 0	ISB2	3.2	40	40	40	40	mA	13
"L" version only	CE ≥ Vcc -0.2V; Vcc = MAX         ViL ≤ Vss +0.2V         ViH ≥ Vcc -0.2V; f = 0	İSB2	2.4	12	12	12	12	mA	

### CAPACITANCE

**Output Low Voltage** 

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance; A0-A17, WE, OE	$T_{\Delta} = 25^{\circ}C$ ; $f = 1 \text{ MHz}$	Cii	70	pF	4
Input Capacitance; CE1-CE4	Vcc = 5V	Cı2	18	pF	4
Input/Output Capacitance: DQ1-DQ32		Cı/o	10	pF	4



# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

	-2		20 -25		-35		-45		1		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle		1		1					l		
READ cycle time	<sup>t</sup> RC	20		25		35		45		ns	
Address access time	†AA		20		25		35		45	ns	*:
Chip Enable access time	†ACE		20		25		35		45	ns	
Output hold from address change	tОН	5		5		5		5	-	ns	
Chip disable to output in Low-Z	†LZCE	5		5		5		5		ns	7
Chip Enable to output in High-Z	tHZCE		8		10		15		18	ns	6, 7
Chip disable to power-up time	tPU	0		0		0		0		ns	
Chip Enable to power-down time	tPD		20		25		35		45	ns	
Output Enable access time	tAOE		6		8		12		15	ns	I
Output disable to output in Low-Z	tLZOE	0		0		0		0		ns	
Output Enable to output in High-Z	tHZOE		6		10		12		15	ns	6
WRITE Cycle			-L	I				L			
WRITE cycle time	tWC	20		25		35		45		ns	
Chip Enable to end of write	tCW	12		15		20		25		ns	
Address valid to end of write	<sup>t</sup> AW	12		15		20		25		ns	
Address setup time	†AS	0		0		0		0		ns	<del></del>
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		ns	<u> </u>
WRITE pulse width	tWP1	12		15		20	<i>t</i>	25		ns	
WRITE pulse width	tWP2	15		15		20		25		ns	
Data setup time	t <sub>DS</sub>	8		10		15		20		ns	
Data hold time	tDH	0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	5	1 1 1	5		5		5		ns	7
Write Enable to output in High-Z	tHZWE		8		10		15		18	ns	6, 7

+5V

480

5 pF



### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output loadSee I	Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. The output will be in the High-Z state if  $\overline{OE}$  is HIGH.
- 12. The first falling edge of either  $\overline{CE}$  or  $\overline{WE}$  will initiate a WRITE cycle, and the first rising edge of either  $\overline{CE}$  or  $\overline{WE}$  will terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 25ns cycle time.

# DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		<del>-</del>	٧	
	CE ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		280	1,600	μΑ	
Data Retention Current	V <sub>IN</sub> ≥ (V <sub>CC</sub> -0.2V)	Vcc = 3V	and the second s		560	3,200	μΑ	
	or ≤ 0.2V	Vcc = 5V			2,000	10,400	μΑ	
Chip Deselect to Data			tCDR	0		_	ns	4
Retention Time								
Operation Recovery Time			<sup>t</sup> R	tRC			ns	4

# LOW Vcc DATA-RETENTION WAVEFORM






# READ CYCLE NO. 18,9




# READ CYCLE NO. 27, 8, 10






# WRITE CYCLE NO. 1 (Write Enable Controlled)




NOTE: Output enable (OE) is inactive (HIGH).

# WRITE CYCLE NO. 2 (Chip Enable Controlled)





# WRITE CYCLE NO. 3 (Write Enable Controlled) 11, 12



# MICRON TECHNOLOGY, INC.

STATIC RAMS	1
SYNCHRONOUS SRAMS	2
SRAM MODULES	3
CACHE DATA/LATCHED SRAMS	4
FIFO MEMORIES	5
APPLICATION/TECHNICAL NOTES	6
PRODUCT RELIABILITY	7
PACKAGE INFORMATION	8
SALES INFORMATION	9

#### **CACHE DATA/LATCHED SRAM PRODUCT SELECTION GUIDE**

Memory	Control	Control Part		Package			
Configuration	Functions	Number	Time (ns)	PLCC	PQFP	Process	Page
Dual 4K x 16 or Single 8K x 16	Mode, Byte Select, CE, OE Address Latch (A0-A11)	MT56C0816	20, 25, 35	52	52	CMOS	4-1
Dual 4K x 16 or Single 8K x 16	Mode, Byte Select, CE, OE Address Latch (A0-A12)	MT56C3816	20, 25, 35	52	52	CMOS	4-13
16K x 16	Latched Address and Data, Dual Chip Enables, Byte Write Controls	MT5C2516	15, 17, 20, 25	52	52	CMOS	4-25
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, CE, OE Address Latch (A0-A11)	MT56C0818	20, 25, 35	52	52	CMOS	4-39
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, CE, OE Synchronous Write Enable	MT56C2818	24, 28	52	52	CMOS	4-51
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select, CE, OE Address Latch (A0-A12)	MT56C3818	20, 25, 35	52	52	CMOS	4-61
16K x 18	Latched Address and Data, Dual Chip Enables, Byte Write Controls	MT5C2818	15, 17, 20, 25	52	52	CMOS	4-73

NOTE: Many Micron components are available in bare die form. Contact Micron Technology, Inc., for more information.

# CACHE DATA/LATCHED SRAN

# CACHE DATA SRAM

# DUAL 4K x 16 SRAM, SINGLE 8K x 16 SRAM

CONFIGURABLE CACHE DATA SRAM

#### **FEATURES**

- Operates as two 4K x 16 SRAMs with common addresses and data; also configurable as a single 8K x 16 SRAM
- Built-in input address latches
- Separate upper and lower Byte Select
- Fast access times: 20, 25 and 35ns allow operation with 40, 33 and 25 MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 cache memory controllers

OPTIONS	MARKING
<ul> <li>Timing</li> </ul>	
20ns access (40 MHz)	-20
25ns access (33 MHz)	-25
35ns access (25 MHz)	-35
<ul> <li>Packages</li> </ul>	
52-pin PLCC	EJ
52-pin PQFP	LG

#### GENERAL DESCRIPTION


The MT56C0816 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C0816 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE MODE. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 16-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 16-bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select (CE, CSO and CSI), output enable (COEA and COEB) and write enable (CWEA and CWEB) signals.

In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes,  $\overline{\text{CE}}$  is a



global chip enable, while  $\overline{\text{CS0}}$  and  $\overline{\text{CS1}}$  control lower and upper byte selection for READ and WRITE operations.


Outputs are enabled on a HIGH to LOW transition of COEA or COEB. In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, COEA and COEB should be connected together externally and used as a single output enable. Alternately, COEA or COEB can be tied LOW externally, allowing the other signal to control the outputs.

Write enable is activated on a HIGH to LOW transition of CWEA or CWEB. In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, CWEA and CWEB should be connected together externally and used as a single write enable. Alternately, CWEA or CWEB can be tied LOW externally, allowing the other signal to control the write function.

The MT56C0816 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.

#### **FUNCTIONAL BLOCK DIAGRAM**


#### DUAL 4K x 16 (TWO-WAY SET ASSOCIATIVE)





#### **FUNCTIONAL BLOCK DIAGRAM**

**8K x 16** (DIRECT MAP)





#### **PIN DESCRIPTIONS**

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K $\times$ 16 configuration. It is not used in the dual 4K $\times$ 16 configuration.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A11).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 16 configuration. When the pin is tied LOW, the device is configured as an 8K x 1 SRAM.
23, 30	CS0, CS1	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When CS0 LOW, DQ1-DQ8 are enabled. When CS1 is LOW, DQ9-DQ16 are enabled.
45	CE	Input	Chip Enable: When $\overline{\text{CE}}$ is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	COEA, COEB	Input	Output Enable: In the dual configuration, the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deseled both banks. In the DIRECT mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately COEA or COEB can be tied LOW externally, allowing the other signal to control the output.
25, 24	CWEA, CWEB	Input	Write Enable: In the dual configuration, the signal that is LOW enables a data WRITE to the addressed memory location. In th DIRECT mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memo bank is written. Alternately CWEA or CWEB can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V ±5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND



#### **TRUTH TABLE**

DUAL 4K x 16 (MODE PIN = HIGH)

OPERATION	CE	CSO	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	Н	Х	X	X	Х	Х	Х
Outputs High-Z, WRITE disabled	X	Н	Н	X	X	Х	Х
Outputs High-Z	X	X	X	Н	Н	Х	X
Outputs High-Z	Х	Х	X	L	L	Х	Х
READ DQ1-DQ8 bank A	L	L	Н	L	Н	Н	Н
READ DQ1-DQ8 bank B	L	L	Н	Н	L	Н	Н
READ DQ9-DQ16 bank A	L	Н	L	L	Н	Н	Н
READ DQ9- DQ16 bank B	L	Н	L	Н	L	Н	Н
READ DQ1- DQ16 bank A	L	L	L	L	Н	Н	Н
READ DQ1- DQ16 bank B	L	L	L	Н	L	Н	Н
WRITE DQ1-DQ8 bank A	L	L	Н	X	Χ	L	Н
WRITE DQ1-DQ8 bank B	L	L	Н	Х	Х	Н	L
WRITE DQ9-DQ16 bank A	L	Н	L. L	X	X	L	Н
WRITE DQ9-DQ16 bank B	L	Н	L	X	Х	Н	L
WRITE DQ1-DQ16 bank A	L	L	L	X	Х	L	Н
WRITE DQ1-DQ16 bank B	L	L	L	Х	Χ	Н	L
WRITE DQ1-DQ8 banks A & B	L	L	Н	X	Х	L	L
WRITE DQ9-DQ16 banks A & B	L	Н	L	Х	Х	L	L. L.
WRITE DQ1-DQ16 banks A & B	L	L	L	Х	X	L	L

NOTE: CE, when taken inactive while CWEA or CWEB remain active, allows a chip-enable-controlled WRITE to be performed.



#### **TRUTH TABLE**

8K x 16 (MODE PIN = LOW)

OPERATION	CĒ	CSO	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	Н	Х	Х	Х	Χ	X	Х
Outputs High-Z, WRITE disabled	X	Н	Н	X	Х	X	X
Outputs High-Z	X	Х	Х	Н	Н	Х	Х
READ DQ1-DQ8	L	L	Н	L	L	Н	Н
READ DQ9-DQ16	L	Н	L	L	L	Н	Н
READ DQ1-DQ16	L	L	L	L	L	Н	H
WRITE DQ1-DQ8	L	L	Н	X	Х	L	L
WRITE DQ9-DQ16	L.	Н	L	Х	Х	L	L
WRITE DQ1-DQ16	L	L	L	X	Х	L	L

#### NOTE:

- CE, when taken inactive while CWEA and CWEB remain active, allows a chip-enable-controlled WRITE to be performed.
- 2. COEA and COEB must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly CWEA and CWEB must both be LOW to enable a WRITE cycle. Either CWEA or CWEB can be tied LOW externally, allowing the other signal to control the WRITE function.



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	ss1.0V to +7.0V
Storage Temperature	55°C to +150°C
Power Dissipation (PLCC)	1.2W
Power Dissipation (PQFP)	
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 5\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		Vcc	4.75	5.25	٧	
Input High Voltage		ViH	2.2	Vcc +0.3	V	1
Input Low Voltage		VIL	-0.3	0.8	٧	1, 2
Input Leakage Current	Vin = GND to Vcc	ILı	-5	5	μΑ	
Output Leakage Current	V <sub>I</sub> /o = GND to Vcc Output(s) Disabled	ILo	-5	5	μΑ	
Output Low Voltage	IoL = 4.0mA	Vol		0.4	٧	1
Output High Voltage	Iон = -1.0mA	Vон	2.4		٧	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty Cycle Vin = GND to Vcc	Icc1	120	220	mA	
Power Supply Current: Average Operating Current	50% Duty Cycle Vin = GND to Vcc	Icc2	65	120	mA	
Power Supply Current: CMOS Standby	CS0 = CS1 ≥ Vcc - 0.2V   Vcc = MAX   VIL ≤ Vss + 0.2V   VIH ≥ Vcc - 0.2V	ISB	20	20	mA	

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1 MHz$	Cin	6	pF	3
Output Capacitance	Vcc = 5V	Cı/o	6	pF	3

#### **PQFP THERMAL CONSIDERATIONS**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Thermal resistance – Junction to Ambient	Still Air	øJA	100	°C/W	
Thermal resistance – Junction to Case		øJC	45	°C/W	
Maximum Case Temperature		TC	110	°C	



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{\Delta} \le +70^{\circ}C; Vcc = 5V \pm 5\%)$ 


DESCRIPTION		-	20	-2	25	-:	35		
DESCRIFTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle									
READ cycle time	<sup>t</sup> RC	20		25		35		ns	4, 5
Address access time (A0-A11)	tAA		20		25		35	ns	
A12 address access time	tA12A		15		17		25	ns	
Chip Enable access time	†ACE		20		20		25	ns	
Chip Select access time	tACS		20		25		35	ns	
Output Enable access time	<sup>t</sup> AOE		8		10		13	ns	
Output hold from address change	<sup>t</sup> OH	3		3		3		ns	
Chip Select to output Low-Z	tLZCS	3		3		.3		ns	
Output Enable to output Low-Z	tLZOE	2		2		2		ns	
Chip deselect to output High-Z	tHZCS		15		15		25	ns	6
Output disable to output High-Z	tHZOE		10		10		14	ns	6
Address Latch Enable pulse width	<sup>t</sup> CALEN	8		8		10		ns	
Address setup to latch LOW	<sup>t</sup> ASL	4		4		6		ns	
Address hold from latch LOW	<sup>t</sup> AHL	5		5		5		ns	
WRITE Cycle						-			
WRITE cycle time	tWC	20		25		35		ns	
Address valid to end of write	tAW	15		18		25		ns	
A12 address valid to end of write	tA12W	15		18		25		ns	
Chip Select to end of write	tCW	15		18		25		ns	
Data valid to end of write	tDW	10		10		10		ns	
Data hold from end of write	<sup>t</sup> DH	0		0		0		ns	
Write Enable output in High-Z	tHZWE		12		15		15	ns	6
Write disable to output in Low-Z	<sup>t</sup> LZWE	3		3		3		ns	
WRITE pulse width	tWP	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	<sup>t</sup> CP	15		18		25		ns	
Address setup time	tAS.	0		0		0		ns	
WRITE recovery time	tWR	0		0		0		ns	
Address Latch Enable pulse width	<sup>t</sup> CALEN	8		8		10		ns	
Address setup to latch LOW	tASL.	4		4		6		ns	
Address hold from latch LOW	<sup>t</sup> AHL	5		5		5		ns	

#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

#### NOTES

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. This parameter is sampled.
- 4. CWE is HIGH for a READ cycle.









Fig. 2 OUTPUT LOAD EQUIVALENT

- 5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
- tHZCS, tHZOE, and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.



#### **READ CYCLE NO. 1**


 $\frac{\text{(Address Controlled)}}{\text{CWEA} = \overline{\text{CWEB}} = \text{V}_{\text{IH}}; \overline{\text{COEA}} \text{ and/or } \overline{\text{COEB}} = \text{V}_{\text{IL}}$ 



#### **READ CYCLE NO. 2**

(CALEN Controlled)

CWEA = CWEB = VIH; COEA and/or COEB = VIL




DON'T CARE






# READ CYCLE NO. 3 CWEA = CWEB = VIH




DON'T CARE



# WRITE CYCLE NO. 1 (Write Enable Controlled)



# WRITE CYCLE NO. 2 (Chip Select Controlled)







# CACHE DATA SRAM

### DUAL 4K x 16 SRAM, SINGLE 8K x 16 SRAM

CONFIGURABLE CACHE DATA SRAM

PIN ASSIGNMENT (Top View)

#### **FEATURES**

- Operates as two 4K x 16 SRAMs with common addresses and data; also configurable as a single 8K x 16 SRAM
- Built-in input address latches (A0-A12)
- · Separate upper and lower Byte Select
- Fast access times: 20, 25 and 35ns allow operation with 40, 33 and 25 MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 and 80486 cache memory controllers

OPTIONS	MARKING
Timing	
20ns access (40 MHz)	-20
25ns access (33 MHz)	-25
35ns access (25 MHz)	-35
Packages	
52-pin PLCC	EJ
52-pin PQFP	LG
32-pm r Qrr	LG


#### **GENERAL DESCRIPTION**

The MT56C3816 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C3816 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE MODE. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 16-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 16-bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select (CE, CSO and CSI), output enable (COEA and COEB) and write enable (CWEA and CWEB) signals.



In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes,  $\overline{\text{CE}}$  is a global chip enable, while  $\overline{\text{CSO}}$  and  $\overline{\text{CSI}}$  control lower and upper byte selection for READ and WRITE operations.

Outputs are enabled on a HIGH to LOW transition of COEA or COEB. In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, COEA and COEB should be connected together externally and used as a single output enable. Alternately, COEA or COEB can be tied LOW externally, allowing the other signal to control the outputs.


Write enable is activated on a HIGH to LOW transition of CWEA or CWEB. In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, CWEA and CWEB should be connected together externally and used as a single write enable. Alternately, CWEA or CWEB can be tied LOW externally, allowing the other signal to control the write function.

The MT56C3816 operates from a  $\pm$ 5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**


#### DUAL 4K x 16 (TWO-WAY SET ASSOCIATIVE)





#### **FUNCTIONAL BLOCK DIAGRAM**

**8K x 16** (DIRECT MAP)





#### **PIN DESCRIPTIONS**

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 16 configuration. It is not used in the dual 4K x 16 configuration. This input is latched by the negative edge of CALEN.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A12).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 16 configuration. When the pin is tied LOW, the device is configured as an 8K x 16 SRAM.
23, 30	CS0, CS1	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{\text{CSO}}$ is LOW, DQ1-DQ8 are enabled. When $\overline{\text{CS1}}$ is LOW, DQ9-DQ16 are enabled.
45	CE	Input	Chip Enable: When $\overline{CE}$ is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	COEA, COEB	Input	Output Enable: In the dual configuration, the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the DIRECT mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, COEA or COEB can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	CWEA, CWEB	Input	WRITE ENABLE: In the dual configuration, the signal that is LOW enables a data write to the addressed memory location. In the DIRECT mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, CWEA or CWEB can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V ±5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND



#### **TRUTH TABLE**

DUAL 4K x 16 (MODE PIN = HIGH)

OPERATION	CE	CSO	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	Н	Х	Х	X	X	Х	Х
Outputs High-Z, WRITE disabled	X	Н	Н	Х	X	X	X
Outputs High-Z	X	X	X,	Н	Н	X	X
Outputs High-Z	X	Х	X	L	L	X	Х
READ DQ1-DQ8 bank A	L	L	Н	L	Н	Н	• Н
READ DQ1-DQ8 bank B	L	L	H	Н	L	Н	Н
READ DQ9-DQ16 bank A	L	Н	L	L	Н	Н	Н
READ DQ9-DQ16 bank B	L	Н	L	Н	L	Н	Н
READ DQ1-DQ16 bank A	L	L	L	L	Н	Н	Н
READ DQ1-DQ16 bank B	L	L	L	Н	L	Н	Н
WRITE DQ1-DQ8 bank A	L	L	Н	X	Х	L	Н
WRITE DQ1-DQ8 bank B	L	L	Н	X	Х	Н	10 L
WRITE DQ9-DQ16 bank A	L	Н	L	Х	Х	L	Н
WRITE DQ9-DQ16 bank B	L L	Н	L	Х	Х	H	L
WRITE DQ1-DQ16 bank A	L	L	L	Х	Х	L	Н
WRITE DQ1-DQ16 bank B	L	L	L	X	Х	Н	L
WRITE DQ1-DQ8 banks A & B	L	L	Н	Х	Х	L	L
WRITE DQ9-DQ16 banks A & B	L	Н	L	X	Х	L	L
WRITE DQ1-DQ16 banks A & B	L	L	L	Х	Х	L	L

**NOTE:**  $\overline{\text{CE}}$ , when taken inactive while  $\overline{\text{CWEA}}$  or  $\overline{\text{CWEB}}$  remain active, allows a chip-enable-controlled WRITE to be performed.



#### **TRUTH TABLE**

 $8K \times 16 (MODE PIN = LOW)$ 

OPERATION	CE	CSO	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	Н	Х	Х	Х	Х	Х	X
Outputs High-Z, WRITE disabled	X	Н	Н	Х	X	Х	Х
Outputs High-Z	Х	Х	Х	Н	Н	X	Х
READ DQ1-DQ8	L	L	н	L	L	Н	Н
READ DQ9-DQ16	L	Н	L	L	L	Н	Н
READ DQ1-DQ16	L	L	L	L	L	Н	Н
WRITE DQ1-DQ8	L	L	Ŧ	Х	Х	L	L
WRITE DQ9-DQ16	L	Н	L	Х	Х	L	L
WRITE DQ1-DQ16	L	L	L	Х	Х	L	L

#### NOTE:

- CE, when taken inactive while CWEA and CWEB remain active, allows a chip-enable-controlled WRITE to be performed.
- 2. COEA and COEB must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly CWEA and CWEB must both be LOW to enable a WRITE cycle. Either CWEA or CWEB can be tied LOW externally, allowing the other signal to control the WRITE function.



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	'ss1.0V to +7.0V
Storage Temperature	55°C to +150°C
Power Dissipation (PLCC)	1.2W
Power Dissipation (PQFP)	1.2W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 5\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		Vcc	4.75	5.25	٧	
Input High Voltage		ViH	2.2	Vcc+0.3	V	1
Input Low Voltage		VIL	-0.3	0.8	٧	1, 2
Input Leakage Current	VIN = GND to Vcc	ILı	-5	5	μΑ	
Output Leakage Current	Vi/o = GND to Vcc Output(s) Disabled	ILo	-5	5	μΑ	
Output Low Voltage	IoL = 4.0mA	Vol		0.4	٧	1
Output High Voltage	Iон = -1.0mA	Vон	2.4		٧	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty cycle Vin = GND to Vcc	lcc1	120	220	mA	
Power Supply Current: Average Operating Current	50% Duty cycle V <sub>IN</sub> = GND to Vcc	Icc2	65	120	mA	
Power Supply Current: CMOS Standby	CS0	ISB	20	20	mA	

#### CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cin	6	pF	3
Output Capacitance	Vcc = 5V	Cı/o	6	pF	3

#### PQFP THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Thermal resistance – Junction to Ambient	Still Air	ØJА	100	°C/W	
Thermal resistance – Junction to Case		øJC	45	°C/W	
Maximum Case Temperature		TC	110	°C	



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C; Vcc = 5V \pm 5\%)$ 


DESCRIPTION		-	20	-2	25	-	35		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle		3.44.47							
READ cycle time	<sup>t</sup> RC	20		25		35		ns	4, 5
Address access time (A0-A12)	t <sub>AA</sub>		20		25		35	ns	
Chip Enable access time	tACE		20		20		25	ns	
Chip Select access time	tACS	100	20		25	1 1	35	ns	
Output Enable access time	tAOE		8		10		13	ns	
Output hold from address change	<sup>t</sup> OH	3		3		3		ns	
Chip Select to output Low-Z	tLZCS	3		3		3		ns	li .
Output Enable to output Low-Z	<sup>t</sup> LZOE	2		2		2		ns	
Chip deselect to output High-Z	tHZCS		15		15		25	ns	6
Output disable to output High-Z	tHZOE		10		10		14	ns	6
Address Latch Enable pulse width	<sup>t</sup> CALEN	8		8		10		ns	
Address setup to latch LOW	tASL	4		4		6		ns	100
Address hold from latch LOW	t <sub>AHL</sub>	5		5		5		ns	
WRITE Cycle									
WRITE cycle time	tWC	20		25		35		ns	
Address valid to end of write	tAW	15		18		25		ns	
Chip Select to end of write	tCW	15		18		25		ns	
Data valid to end of write	tDW	10		10		10		ns	
Data hold from end of write	tDH	0		0		0		ns	
Write Enable output in High-Z	tHZWE		12		15		15	ns	6
Write disable to output in Low-Z	tLZWE	3		3		3		ns	
WRITE pulse width	tWP	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	<sup>t</sup> CP	15	1	18		25		ns	
Address setup time	tAS	0		0		0		ns	
WRITE recovery time	tWR	0		0		0		ns	
Address Latch Enable pulse width	<sup>t</sup> CALEN	8		8		10		ns	
Address setup to latch LOW	tASL	4		4		6		ns	
Address hold from latch LOW	tAHL.	5		5		5		ns	

#### C TEST CONDITIONS


_		
	Input pulse levelsVss	to 3.0V
	Input rise and fall times	3ns
	Input timing reference levels	1.5V
	Output reference levels	1.5V
	Output loadSee Figures	1 and 2

#### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. This parameter is sampled.
- 4. CWE is HIGH for a READ cycle.











Fig. 2 OUTPUT LOAD **EQUIVALENT** 

- All READ cycle timings are referenced from the last valid address to the first transitioning address.
- 6. tHZCS, tHZOE, and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.



#### **READ CYCLE NO. 1**


 $\frac{\text{(Address Controlled)}}{\text{CWEA}} = \frac{\text{CWEB}}{\text{CWEB}} = \text{ViH}; \frac{\text{COEA}}{\text{COEA}} \text{ and/or } \frac{\text{COEB}}{\text{COEB}} = \text{ViL}$ 



#### **READ CYCLE NO. 2**


(CALEN Controlled)

CWEA = CWEB = VIH; COEA and/or COEB = VIL






#### READ CYCLE NO. 3 CWEA = CWEB = VIH






# WRITE CYCLE NO. 1 (Write Enable Controlled)



#### WRITE CYCLE NO. 2

(Chip Select Controlled)





# LATCHED SRAM

# **16K x 16 SRAM**

WITH ADDRESS/ DATA INPUT LATCHES

#### **FEATURES**

- Fast access times: 15, 17, 20 and 25ns
- Fast Output Enable: 6, 8 and 10ns
- Single  $+5V \pm 10\%$  power supply
- Separate, electrically isolated output buffer power supply and ground (VccQ, VssQ)
- Optional +3.3V ±10% output buffer operation
- Separate data input latch
- Common data inputs and data outputs
- BYTE WRITE capability via dual write strobes
- · Address and Chip Enable input latches

OPTIONS	MARKING
• Timing	
15ns access	-15
17ns access	-17
20ns access	-20
25ns access	-25
• Packages	
52-pin PLCC	EJ
52-pin PQFP	LG
• Density	
16K x 16	MT5C2516

#### PIN ASSIGNMENT (Top View) **52-Pin PLCC** (D-3) **52-Pin PQFP** (D-5) A10 A11 CE BWH BWL Voc Vss Vss A12 A13 CE A13 7 6 5 4 3 2 52 51 50 49 48 47 DQ9 🗆 8 46 D NC 45 DQ8 DQ10 4 9 VccQ ☐ 10 44 DQ7 VssQ 11 43 VccQ DQ11 🛘 12 42 VssQ DQ12 🛘 13 41 17 DQ6 DQ13 1 14 40 D DQ5 DQ14 1 15 39 DQ4 VssQ ☐ 16 38 DQ3 VccQ | 17 37 VssQ DQ15 | 18 36 VccQ DQ16 19 35 D DQ2 34 DQ1 NC 20 21 22 23 24 25 26 27 28 29 30 31 32 33

#### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT5C2516 SRAM integrates a 16K x 16 SRAM core with advanced peripheral circuitry consisting of address and data input latches, latched active HIGH and active LOW chip enables, separate upper and lower byte write strobes and a fast output enable. The device is ideally suited for "pipelined" systems and systems that benefit from a wide data bus.

Address and chip enable latches are provided. When address latch enable (ALE) is HIGH, the address and chip enable latches are transparent, allowing the input to flow through the latch. If ALE is LOW, the address and chip enable latch inputs are disabled. This input latch simplifies


READ and WRITE cycles by guaranteeing address hold time in a simple fashion.

Dual writestrobes (BWL and BWH) allow individual bytes to be written. BWL controls DQ1-DQ8 the lower bits. While BWH controls DQ9-DQ16 the upper bits.

A data input latch is provided. When data latch enable (DLE) is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, data present on the inputs are held in the latch until DLE returns HIGH. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT5C2516 operates from a +5V power supply. Separate and electrically isolated output buffer power (VccQ) and ground (VssQ) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.

#### **FUNCTIONAL BLOCK DIAGRAM**





#### **PIN DESCRIPTIONS**

PLCC and PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are either latched or unlatched depending on the state of ALE.
52	WE	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle
51	ALE	Input	Address Latch Enable: This signal latches the address, CE, and $\overline{\text{CE}}$ inputs on its falling edge. When ALE is HIGH, the latch is transparent.
3, 4	BWL, BWH	Input	Byte Write Enables: These active LOW inputs allow individual bytes to be written. When $\overline{BWL}$ is LOW, data is written to the lower byte, D1-D8. When $\overline{BWH}$ is LOW, data is written to the upper byte, D9-D16. When both $\overline{BWH}$ and $\overline{BWL}$ are HIGH and meet the required setup time to the falling edge of $\overline{WE}$ , then the WRITE cycle is aborted.
5, 47	CE,CE	Input	Chip Enables: These signals are used to enable the device. Both active HIGH (CE) and active LOW (CE) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual bank configuration.
50	ŌĒ	Input	Output Enable: This active LOW input enables the output drivers.
21	DLE	Input	Data Latch Enable: When DLE is HIGH, the data latch is transparent. Input data is latched into the on-chip data latch on the falling edge of DLE.
20, 46	NC	Input/ Output	Parity Data I/O: These signals are no connects (NC). No connects are not internally bonded.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. When data is latched, DQ1-DQ16 must meet the required setup and hold times around DLE.
2, 28	Vcc	Supply	Power Supply: +5V ±10%
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V ±10% or 3.3V ±10%
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND
1, 27	Vss	Supply	Ground: GND



#### TRUTH TABLE

OPERATION	CE	CE	WE	BWL	BWH	ALE	DLE	0E	DQ
Deselected cycle	L	Х	X	Х	Х	Χ	Х	Χ	High-Z
Deselected	Χ	Н	Х	Х	Х	Χ	Х	Χ	High-Z
READ	Н	L	Н	X	X	Н	Х	Н	High-Z
READ	Н	L	Н	Х	Х	Н	Х	L	Q1-Q16
LATCHED READ	Н	L	Н	Х	Х	L	Х	L	Q1-Q16
WORD WRITE DQ1-DQ16 transparent data-in	Н	L	L	L	L	Н	Н	Х	D1-D16
LATCHED WORD WRITE DQ1-DQ16 transparent data-in	Н	L	L	L	L	L	Н	Х	D1-D16
WORD WRITE DQ1-DQ16 latched data-in	Н	L	L	L	L	Н	L	Х	D1-D16
LATCHED WORD WRITE DQ1-DQ16 latched data-in	Н	L	L	L	L	L	L	Х	D1-D16
ABORTED WRITE	Н	L	, '- L '-	Н	Н	Χ	Х	Х	High-Z
BYTE WRITE DQ1-DQ8 transparent data-in	Н	L	L	L	Н	Н	Н	Х	D1-D8
LATCHED BYTE WRITE DQ1-DQ8 transparent data-in	Н	L	L	L	Н	L	Н	Х	D1-D8
BYTE WRITE DQ9-DQ16 transparent data-in	Н	L.	L	Н	L	Н	Н	Х	D9-D16
LATCHED BYTE WRITE DQ9-DQ16 transparent data-in	Н	L	L	Н	L	L	Н	Х	D9-D16
BYTE WRITE DQ1-DQ8 latched data-in	Н	L	L	L	Н	Н	L	Х	D1-D8
LATCHED BYTE WRITE DQ1-DQ8 latched data-in	Н	L	L	L	Н	L	L	Х	D1-D8
BYTE WRITE DQ9-DQ16 latched data-in	Н	L	L	Н	L.	Н	L	Х	D9-D16
LATCHED BYTE WRITE DQ9-DQ16 latched data-in	Н	L	L	Н	L	L	L	Х	D9-D16

#### NOTE:

- 1. Latched inputs (Addresses, CE and  $\overline{\text{CE}}$ ) must satisfy the specified setup and hold times around the falling edge of ALE. Data-in must satisfy the specified setup and hold times for DLE.
- 2. A transparent WRITE cycle is defined by DLE HIGH during the <sup>t</sup>DLW time.
- A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold times for DLE.
- 4. This device contains circuitry that will ensure the outputs will be in High-Z during power up.



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc/Vccq Supply Relative	
to Vss/Vssq	1.0V to +7.0V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1.5W
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%; Vss = Vssq, unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vih	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	IL:	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Voυτ ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1
Supply Voltage		Vcc	4.5	5.5	٧	1
Output Buffer Supply Voltage	5V TTL Compatible	Vcca	4.5	5.5	٧	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> , CE ≥ V <sub>IH</sub> Vcc = MAX; Outputs Open f = MAX = 1/ <sup>t</sup> RC	lcc	150	250	mA	3
Power Supply Current: Standby	CE $\leq$ V <sub>IL</sub> , $\overline{CE} \geq$ V <sub>IH</sub> ; V <sub>CC</sub> = MAX Outputs Open f = MAX = 1/ $^{t}$ RC	ISB1	50	80	mA	
	CE ≥ Vcc -0.2; CE≤ Vss +0.2 Vcc = MAX; V <sub>I</sub> L ≤ Vss +0.2 V <sub>I</sub> H ≥ Vcc -0.2; f = 0	ISB2	5	15	mA	

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	5	pF	4
Input/Output Capacitance (D/Q)	Vcc = 5V	Cı/o	9	pF	4



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = VccQ = 5V  $\pm$ 10%)

		-1	5	-1	7	-2	0	-25			
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
ADDRESS LATCH					<b>.</b>					<del></del>	
Latch cycle time	tLC	15		17		20		25		ns	
Latch HIGH time	<sup>t</sup> LEH	5		5		5		5		ns	
Address/Chip Enable setup to latch LOW	tLS	2		2		2		2		ns	
Address/Chip Enable hold from latch LOW	tLH	3		3		3		3		ns	
Address/Chip Enable setup to latch HIGH	tLHS	0	(A)	0	10	0		0		ns	
Latch HIGH to output active (Low-Z)	tLZL.	2		2		2		2		ns	6, 7, 4
Latch HIGH to output in High-Z	tHZL	2	7	2	7	2	7.	2	10	ns	6, 7, 4
READ CYCLE	i in Asia			100					<del></del>		
READ cycle time	tRC	15		17		20		25		ns	
Address access time	<sup>t</sup> AA		15	1	17		20		25	ns	
Chip Enable access time	¹ACE	1,74	15		17		20		25	ns	
Output hold from address change	tOH	4		4		4		4		ns	
Chip Enable to output in Low-Z	†LZCE	2		2		2		2		ns	6, 7, 4
Chip disable to output in High-Z	tHZCE	2	7	2	7	2	7	2	10	ns	6, 7, 4
Output Enable access time	†AOE		6		7		8		10	ns	
Output Enable to output in Low-Z	†LZOE	0		0		0		0		ns	6, 7, 4
Output disable to output in High-Z	tHZOE	2	6	2	7	2	- 8	2	10	ns	6, 7, 4
WRITE Cycle										-	
WRITE cycle time	tWC	15		17		20		25		ns	
Chip Enable to end of write	tCW	13		14		15		20		ns	
Address valid to end of write	<sup>t</sup> AW	13		14		15		20		ns	
Address setup time	tAS.	0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	. 0		0		0		0		ns	
WRITE pulse width	tWP	13		14		15		20		ns	
Data setup time	t <sub>DS</sub>	6		7		8		10		ns	
Data hold time	tDH	0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	5		5	10000	5		5		ns	6, 7, 4
Write Enable to output in High-Z	tHZWE	0	8	0	8	0	10	. 0	10	ns	6, 7, 4
Byte Write Enable setup time	tBWS	6		7		8		10		ns	face of a
Byte Write Enable hold time	tBWH	2		2		2		2		ns	
Byte Write disable setup time	†BWDS	0		0		0		0		ns	
Data setup to DLE LOW	tDLS	1		-1	1.00	1		1		ns	9
Data hold from DLE LOW	†DLH	3		3	F 7-2	3		3		ns	9
DLE HIGH to end of write	<sup>t</sup> DLW	6		7		8	- N. 19	10		ns	8
End of write to DLE HIGH	tWDLH	0		0		0		0		ns	9
End of write to ALE HIGH	†WLH	0		0		0		0		ns	
ALE HIGH setup time to write enable LOW	tLWS	0		0		0		0		ns	
ALE HIGH to end of write	tLW	13	100	14		15		20		ns	14,13

# MICRON

#### MT5C2516

#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# Q +5V +5V 480 480 255 5 pF

# Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>†</sup>HZCE is less than <sup>†</sup>LZCE, and <sup>†</sup>HZOE is less than <sup>†</sup>LZOE.
- 8. A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.
- A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying

the specified setup and hold time with respect to DLE.


- 10. Any combination of write enable (WE) and chip enable (CE) can initiate and terminate a WRITE cycle.
- 11. WE is HIGH for READ cycle.
- 12. Device is continuously selected. All chip enables are held in their active state.
- 13. Address valid prior to or coincident with the latest occurring chip enable.
- 14. CE timing is the same as CE timing. The wave form is inverted.
- 15. If output enable  $(\overline{OE})$  is inactive (HIGH) the output will be in High-Z instead of undefined.



#### READ CYCLE NO. 1 11, 12




#### **READ CYCLE NO. 2** 7, 11, 13, 14






#### **READ CYCLE NO. 3**

 $(ALE = DLE = HIGH)^{7, 11, 14}$ 



#### **WRITE CYCLE NO. 1**


Chip Enable Controlled (ALE = DLE = HIGH) 10, 14, 15





# **WRITE CYCLE NO. 2**

Write Enable Initiated / Chip Enable Terminated  $(ALE = DLE = HIGH)^{10, 14, 15}$ 




DON'T CARE

W UNDEFINED


# CACHE DATA/LATCHED SRAM

# **WRITE CYCLE NO. 3**(ALE = DLE = HIGH) 7, 10, 14, 15





# **WRITE CYCLE NO. 4** 7, 10, 14, 15





# CACHE DATA SRAM

# DUAL 4K x 18 SRAM, SINGLE 8K x 18 SRAM

CONFIGURABLE CACHE DATA SRAM

### **FEATURES**

- Operates as two 4K x 18 SRAMs with common addresses and data; also configurable as a single 8K x 18 SRAM
- Built-in input address latches
- · Separate upper and lower Byte Select
- Fast access times: 20ns, 25ns and 35ns allow operation with 40, 33 and 25 MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 cache memory controllers
- Parity bits provided for large cache applications such as secondary cache for the Intel 80486 microprocessors

OPTIONS	MARKING
• Timing	20
20ns access (40 MHz)	-20 25
25ns access (33 MHz) 35ns access (25 MHz)	-25 -35
• Packages	1915년 1일 : 1915년 1일 : 1915년 1 - 1 - 1 : 1915년 1일 : 1915년 1일 : 1915년 1일 : 1915년 1일 : 1915년 1일 : 1915년 1일 : 1915년
52-pin PLCC 52-pin PQFP	EJ LG


### GENERAL DESCRIPTION

The MT56C0818 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C0818 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE mode. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 18-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 18-bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select (CE, CSO and CSI), output enable (COEA and COEB) and write enable (CWEA and CWEB) signals.



In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes,  $\overline{\text{CE}}$  is a global chip enable, while  $\overline{\text{CS0}}$  and  $\overline{\text{CS1}}$  control lower and upper byte selection for READ and WRITE operations.


Outputs are enabled on a HIGH to LOW transition of COEA or COEB. In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, COEA and COEB should be connected together externally and used as a single output enable. Alternately, COEA or COEB can be tied LOW externally, allowing the other signal to control the outputs.

Write enable is activated on a HIGH to LOW transition of CWEA or CWEB. In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, CWEA and CWEB should be connected together externally and used as a single write enable. Alternately, CWEA or CWEB can be tied LOW externally, allowing the other signal to control the write function.

The MT56C0818 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.

## **FUNCTIONAL BLOCK DIAGRAM**


# DUAL 4K x 18 (TWO-WAY SET ASSOCIATIVE)



# CACHE DATA/LATCHED SRAN

# **FUNCTIONAL BLOCK DIAGRAM**

8K x 18 (DIRECT MAP)





# **PIN DESCRIPTIONS**

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct $8K \times 18$ configuration. It is not used in the dual $4K \times 18$ configuration.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A11).
31	MODE	Input	Mode Select: This controls the device configuration. When this pir is tied HIGH, the device is in the dual $4K \times 18$ configuration. When the pin is tied LOW, the device is configured as an $8K \times 18$ SRAM
23, 30	CSO, CS1	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{\text{CS0}}$ is LOW, DQ1-DQ8 and DQP1 are enabled. When $\overline{\text{CS1}}$ is LOW, DQ9-DQ16 and DQP2 are enabled.
45	CE	Input	Chip Enable: When $\overline{CE}$ is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	COEA, COEB	Input	Output Enable: In the dual configuration the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, COEA or COEB can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	CWEA, CWEB	Input	Write Enable: In the dual configuration the signal that is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, CWEA or CWEB can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ · Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
20, 34	DQP1 DQP2	Input/ Output	Parity Data I/O: DQP1 is the parity bit for the lower byte. DQP2 is the parity bit for the upper byte.
	1 77	Cumple	Device Complete FV LEO/
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V ±5%



# **TRUTH TABLE**

DUAL 4K x 18 (MODE PIN = HIGH)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	Н	Х	Х	Х	X	X	Х
Outputs High-Z, WRITE disabled	Х	Н	Н	Х	Х	Х	Х
Outputs High-Z	Х	X	X	Н	Н	Х	X
Outputs High-Z	X	Х	X	L	L	X	Х
READ DQ1-DQ8, DQP1 bank A	L	L	Н	L	Н	Н	Н
READ DQ1-DQ8, DQP1 bank B	L	L	Н	Н	L	Н	Н
READ DQ9-DQ16, DQP2 bank A	L	Н	L	L	Н	Н	Н
READ DQ9-DQ16, DQP2 bank B	L	Н	L	Н	L. L	Н	Н
READ DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	L	Н	Н	H
READ DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	Н	L	Н	Н
WRITE DQ1-DQ8, DQP1 bank A	L	L	Н	Х	Х	L	Н
WRITE DQ1-DQ8, DQP1 bank B	L	L	Н	Х	Х	Н	L
WRITE DQ9-DQ16, DQP2 bank A	L	Н	L	Х	Х	L	Н
WRITE DQ9-DQ16, DQP2 bank B	Ĺ	Н	L	Х	Х	Н	L
WRITE DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	Х	Х	L	Н
WRITE DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	Х	Х	Н	L
WRITE DQ1-DQ8, DQP1 banks A & B	L	L	Н	X	Х	L	L
WRITE DQ9-DQ16, DQP2 banks A & B	L	Н	L	Х	Х	L	L
WRITE DQ1-DQ16, DQP1, DQP2 banks A & B	L	L	L	X	Х	L	L

NOTE: CE, when taken inactive while CWEA or CWEB remain active, allows a chip-enable-controlled WRITE to be performed.



## **TRUTH TABLE**

8K x 18 (MODE PIN = LOW)

OPERATION	CE	CSO	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	Н	Х	X	X	Х	X	Х
Outputs High-Z, WRITE disabled	X	Н	Н	X	X	X	X
Outputs High-Z	Х	Х	X	Н	Н	Х	Х
READ DQ1-DQ8, DQP1	L	L	Н	L	L	Н	Н
READ DQ9-DQ16, DQP2	L	Н	L	L	L	Н	Н
READ DQ1-DQ16, DQP1, DQP2	L	L	L	L	L	Н	Н
WRITE DQ1-DQ8, DQP1	L	L	Н	X	Х	L	L
WRITE DQ9-DQ16, DQP2	L	Н	L	X	Х	L	L
WRITE DQ1-DQ16, DQP1, DQP2	L	L	L	X	Х	L	L

# NOTE:

- CE, when taken inactive while CWEA and CWEB remain active, allows a chip-enable-controlled WRITE to be performed.
- COEA and COEB must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly CWEA and CWEB must both be LOW to enable a WRITE cycle. Either CWEA or CWEB can be tied LOW externally, allowing the other signal to control the WRITE function.



## **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	51.0V to +7.0V
Storage Temperature	55°C to +150°C
Power Dissipation (PLCC)	1.2W
Power Dissipation (PQFP)	
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70^{\circ}\text{C}; \text{Vcc} = 5\text{V} \pm 5\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		Vcc	4.75	5.25	٧	
Input High Voltage		ViH	2.2	Vcc+0.3	٧	1 1
Input Low Voltage		VIL	-0.3	0.8	٧	1, 2
Input Leakage Current	Vin = GND to Vcc	. ILi	-5	5	μΑ	
Output Leakage Current	Vi/o = GND to Vcc Output(s) Disabled	ILo	-5	5	μА	
Output Low Voltage	loL = 4.0mA	Vol		0.4	V	1 7
Output High Voltage	Iон = -1.0mA	Vон	2.4		٧	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty cycle Vin = GND to Vcc	lcc1	130	220	mA	
Power Supply Current: Average Operating Current	50% Duty cycle Vin = GND to Vcc	Icc2	70	120	mA	
Power Supply Current: CMOS Standby	CS0 = CS1 ≥ Vcc - 0.2V Vcc = MAX VIL ≤ Vss + 0.2V VIH ≥ Vcc - 0.2V	ISB	20	20	mA	

# **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cin	6	pF	3
Output Capacitance	Vcc = 5V	Cı/o	6	pF	3

# **PQFP THERMAL CONSIDERATIONS**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Thermal resistance – Junction to Ambient	Still Air	øЈА	100	°C/W	
Thermal resistance – Junction to Case		٥٦C	45	°C/W	
Maximum Case Temperature		TC	110	°C	



# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 $(0^{\circ}C \leq T_{\underline{A}} \leq +70^{\circ}C, \ Vcc = 5V \ \pm 5\%)$ 


	-20		-25		-35				
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle			<u>.</u>	<u> </u>	·	<u> </u>	<u> </u>		
READ cycle time	tRC	20		25		35		ns	4, 5
Address access time (A0-A11)	†AA		20		25		35	ns	
A12 address access time	tA12A		15		17		25	ns	
Chip Enable access time	†ACE		20		20		25	ns	
Chip Select access time	tACS		20		25		35	ns	
Output Enable access time	<sup>t</sup> AOE	1	8		10		13	ns	
Output hold from address change	tOH	3		3		3		ns	
Chip Select to output Low-Z	tLZCS	3		3		3		ns	
Output Enable to output Low-Z	tLZOE	2		2		2		ns	1 4 4 4
Chip deselect to output High-Z	tHZCS		15		15		25	ns	6
Output disable to output High-Z	tHZOE		10		10		14	ns	6
Address Latch Enable pulse width	†CALEN	8		8		10	1	ns	
Address setup to latch LOW	†ASL	4		4		6		ns	
Address hold from latch LOW	tAHL	5		5		. 5		ns	
WRITE Cycle							20.0		
WRITE cycle time	tWC	20		25		35		ns	
Address valid to end of write	t <sub>AW</sub>	15		18		25		ns	
A12 address valid to end of write	tA12W	15		18		25		ns	
Chip Select to end of write	tCW	15		18		25		ns	
Data valid to end of write	tDW	10		10	- N	10		ns	
Data hold from end of write	tDH t	0	9 44 5	0		0		ns	
Write Enable output in High-Z	tHZWE		12		15		15	ns	6
Write disable to output in Low-Z	tLZWE	3		3		3	1. 1.	ns	
WRITE pulse width	tWP	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	<sup>t</sup> CP	15		18		25		ns	
Address setup time	tAS.	0		0		0		ns	
WRITE recovery time	tWR	. 0		0		0		ns	
Address Latch Enable pulse width	<sup>t</sup> CALEN	8		8		10		ns	
Address setup to latch LOW	†ASL	4		4		6		ns	
Address hold from latch LOW	†AHL	5		5		5		ns	


# **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

## **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. This parameter is sampled.
  - l. CWE is HIGH for a READ cycle.









Fig. 2 OUTPUT LOAD EQUIVALENT

- 5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
- tHZCS, tHZOE, and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.



# **READ CYCLE NO. 1**


 $\frac{\text{(Address Controlled)}}{\text{CWEA}} = \frac{\text{CWEB}}{\text{CWEB}} = \text{ViH}; \frac{\text{COEA}}{\text{COEA}} \text{ and/or } \frac{\text{COEB}}{\text{COEB}} = \text{ViL}$ 



# **READ CYCLE NO. 2**

(CALEN Controlled)


CWEA = CWEB = VIH; COEA and/or COEB = VIL



DON'T CARE


W UNDEFINED

# READ CYCLE NO. 3 CWEA = CWEB = VIH






# WRITE CYCLE NO. 1 (Write Enable Controlled)



# WRITE CYCLE NO. 2 (Chip Select Controlled)



MICHON TECHNOLOGY, INC.

# CACHE DATA/LATCHED SRAW

# CACHE DATA SRAM

# DUAL 4K x 18 SRAM, SINGLE 8K x 18 SRAM

CONFIGURABLE CACHE DATA SRAM

### **FEATURES**

- Automatic WRITE cycle completion
- Operates as two 4K x 18 SRAMs with common addresses and data; also configurable as a single 8K x 18 SRAM
- Automatically controlled input address latches
- Built-in input data latches
- Separate upper and lower Byte Select
- Fast access times: 24 and 28ns allow operation with 33 MHz and 25 MHz microprocessor systems
- Fast Output Enable: 8ns
- Parity bits provided for large cache applications such as secondary cache for the Intel 80486 microprocessor
- Directly compatible with the Intel 82485 cache controller

OPTIONS	MARKING
Timing	
24ns access (33 MHz)	-24
28ns access (25 MHz)	-28
Packages	
52-pin PLCC	EJ
52-pin POEP	IĠ

## **GENERAL DESCRIPTION**

The MT56C2818 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C2818 is a highly integrated cache data memory building block. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 18-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 18-bit SRAM.

Strobe  $\overline{(S)}$  controls the on-chip address and data latches. During READ and WRITE cycles the address latch is always transparent except for the time period <sup>t</sup>ALO following the rising edge of  $\overline{S}$ . The addresses are "locked out" during this time.

 $\overline{S}$  has no effect on the data latch during a READ cycle. During a WRITE cycle, data is latched on the rising edge of  $\overline{S}$ . The rising edge of  $\overline{S}$  also initiates the completion of the WRITE cycle.

# 

The memory functions are controlled by the chip select  $(\overline{CE}, \overline{CSO} \text{ and } \overline{CSI})$ , output enable  $(\overline{COEA} \text{ and } \overline{COEB})$  and write enable  $(\overline{CWEA} \text{ and } \overline{CWEB})$  signals.

In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes,  $\overline{\text{CE}}$  is a global chip enable, while  $\overline{\text{CS0}}$  and  $\overline{\text{CS1}}$  control lower and upper byte selection for READ and WRITE operations. Power consumption may be reduced by keeping either  $\overline{\text{CE}}$  inactive (HIGH), or  $\overline{\text{CS0}}$  and  $\overline{\text{CS1}}$  inactive (HIGH) as much as possible.


Outputs are enabled on a HIGH to LOW transition of COEA or COEB. In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, COEA and COEB should be connected together externally and used as a single output enable. Alternately, COEA or COEB can be tied LOW externally, allowing the other signal to control the outputs.

Write enable is activated on a HIGH to LOW transition of CWEA or CWEB. In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, CWEA and CWEB should be connected together externally and used as a single write enable. Alternately, CWEA or CWEB can be tied LOW externally, allowing the other signal to control the write function.

The MT56C2818 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.

# **FUNCTIONAL BLOCK DIAGRAM**

# DUAL 4K x 18 (TWO-WAY SET ASSOCIATIVE)




# CACHE DATA/LATCHED SRAW

# FUNCTIONAL BLOCK DIAGRAM

(COEA = COEB; CWEA = CWEB)

8K x 18 (DIRECT MAP)





# **PIN DESCRIPTIONS**

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: A0-A11 are always sampled (transparent latch) except for the time <sup>t</sup> WAH and <sup>t</sup> ALO following the rising edge of S.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 18 configuration. It is not used in the dual 4K x 18 configuration.
52	S	Input	Strobe: This signal controls the internal data and address latched. The address latch is always transparent except for the time period <sup>†</sup> ALO following the rising edge of S. The addresses are "locked out" during this time period.  Solves not affect the data latch during a READ cycle. During a WRITE cycle the rising edge of Solatches the data. The rising edge also initiates the termination of the WRITE cycle.
31	MODE	Input	Mode Select: This controls the device configuration. When this pis tied HIGH, the device is in the dual 4K x 18 configuration. Whe the pin is tied LOW, the device is configured as an 8K x 18 SRAM
23, 30	CS0, CS1	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CSO}$ is LOW, DQ1-DQ8 and DQP1 are enabled. When $\overline{CST}$ is LOW, DQ9-DQ16 and DQP2 are enabled. Significant power savings cabe achieved by keeping $\overline{CSO}$ and $\overline{CST}$ inactive as much as possible.
45	CE	Input	Chip Enable: When $\overline{CE}$ is LOW, the device is enabled. It is a global control signal that activates both bank "A" and bank "B" for READ or WRITE operations. Significant power savings can be achieved by keeping $\overline{CE}$ inactive as much as possible.
28, 29	COEA, COEB	Input	Output Enable: In the dual configuration, the signal that is LOW enables bank "A" or "B". Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, COEA or COEB can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	CWEA, CWEB	Input	Write Enable: In the dual configuration, the signal that is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory ban is written. Alternately, CWEA or CWEB can be tied LOW externally, allowing the other signal to control the write function.
20, 34	DQP1, DQP2	Input/ Output	Parity Data I/O: DQP1 is the parity bit for the lower byte. DQP2 is the parity bit for the upper byte.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V ±5%
	Vss	,	Ground: GND



# **TRUTH TABLE**

DUAL 4K x 18 (MODE PIN = HIGH)

OPERATION	CE	CSO	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	Н	X	X	X	X	Х	X
Outputs High-Z, WRITE disabled	X	Н	Н	Х	Х	Х	X
Outputs High-Z	Χ	Х	Х	Н	Н	Х	Х
Outputs High-Z	Х	Х	Х	L	L	Х	Х
READ DQ1-DQ8, DQP1 bank A	L	L	Н	· L	Н	Н	Н
READ DQ1-DQ8, DQP1 bank B	L	L	Н	Н	L	Н	Н
READ DQ9-DQ16, DQP2 bank A	L	Н	L	L	Н	Н	Н
READ DQ9-DQ16, DQP2 bank B	L	Н	L	Н	L	Н	Н
READ DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	L	Н	Н	Н
READ DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	Н	L	Н	н
WRITE DQ1-DQ8, DQP1 bank A	L	L	Н	Х	X	L	Н
WRITE DQ1-DQ8, DQP1 bank B	L L	L	Н	Х	Х	Н	L
WRITE DQ9-DQ16, DQP2 bank A	L	Н	L	X	X	L	Н
WRITE DQ9-DQ16, DQP2 bank B	L :	Н	L	Х	Х	Н	L
WRITE DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	Х	Х	L	Н
WRITE DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	Х	Х	Н	L
WRITE DQ1-DQ8, DQP1 banks A & B	L	Ĺ	н	Х	X	L	L
WRITE DQ9-DQ16, DQP2 banks A & B	L	Н	L	Х	X	L	L
WRITE DQ1-DQ16, DQP1, DQP2 banks A & B	L	L	L	Х	X	L	L

# **TRUTH TABLE**

 $8K \times 18 \text{ (MODE PIN = LOW)}$ 

OPERATION	CE	CSO	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	Н	Х	Х	X	Х	Х	Х
Outputs High-Z, WRITE disabled	Χ	Н	Н	X	Х	X	Х
Outputs High-Z	Х	Х	Х	Н	Н	X	Х
READ DQ1-DQ8, DQP1	L	L	Н	L	L	Н	Н
READ DQ9-DQ16, DQP2	L	н	L	L	L	Н	Н
READ DQ1-DQ16, DQP1, DQP2	L	L	L	L	L	Н	Н
WRITE DQ1-DQ8, DQP1	L	L	Н	Х	Х	L	L
WRITE DQ9-DQ16, DQP2	L	Н	L	Х	X	L	L
WRITE DQ1-DQ16, DQP1, DQP2	L	L	L	X	X	L	L

NOTE: When mode pin is LOW, COEA and COEB must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly CWEA and CWEB must both be LOW to enable a WRITE cycle. Either CWEA or CWEB can be tied LOW externally, allowing the other signal to control the WRITE function.



## **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	ss1.0V to +7.0V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation (PLCC)	1.2W
Power Dissipation (PQFP)	
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 5\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		Vcc	4.75	5.25	V	
Input High Voltage		ViH	2.2	Vcc +0.3	٧	1 1
Input Low Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	Vin = GND to Vcc	ILi	-5	5	μΑ	
Output Leakage Current	V <sub>I</sub> /o = GND to Vcc Output(s) Disabled	ILo	-5	5	μΑ	
Output Low Voltage	loL = 4.0mA	Vol		0.4	V	1
Output High Voltage	Iон = -1.0mA	Vон	2.4		٧	1

DESCRIPTION	CONDITIO	INS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty Cycle Vin = GND to Vcc		lcc1	145	220	mA	
Power Supply Current: Average Operating Current	50% Duty Cycle VIN = GND to Vcc		lcc2	70	120	mA	
Power Supply Current: CMOS Standby		CE ≤ Vss +0.2V	ISB1	20	20	mA	

# CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	6	pF	3
Input/Output Capacitance	Vcc = 5V	Cı/o	6	pF	3

# PQFP THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Thermal resistance – Junction to Ambient	Still Air	øJА	100	°C/W	
Thermal resistance – Junction to Case		øJC	45	°C/W	
Maximum Case Temperature		TC	110	°C	

# CACHE DATA/LATCHED SRAM


# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 8) (0°C  $\leq$  T<sub> $\Delta$ </sub>  $\leq$  +70°C, Vcc = 5V  $\pm$ 5%)

DECORPORTION		-:	24	-2	28		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle			<del>'</del>				
READ cycle time	<sup>t</sup> RC	24		28		ns	4, 5
Address access time (A0-A11)	t <b>AA</b>		24		28	ns	4, 5
A12 address access time	tA12A		17		19	ns	
Chip Enable access time	<sup>1</sup> ACE		23		26	ns	
Chip Select access time	†ACS		23		26	ns	
Output Enable access time	†AOE		8		10	ns	
Output hold from address change	tOH	3	100	3		ns	
Chip Select/Chip Enable to output Low-Z	tLZCS	3		3		ns	
Output Enable to output Low-Z	†LZOE	2		2		ns	100
Chip deselect/chip disable to output High-Z	tHZCS		15		15	ns	6
Output disable to output High-Z	tHZOE	2	10	2	10	ns	6
WRITE Cycle		Trans.					
WRITE cycle time	tWC	24		28		ns	
S strobe HIGH level width	tSWH	11		14		ns	7
S strobe LOW level width	tSWL	11		14		ns	7
WRITE, Chip Enable/Write Enable to S strobe setup	twss	10		12		ns	7
WRITE, Chip Enable/Write Enable to S strobe hold	<sup>t</sup> WSH	2	10000	2		ns	7
WRITE, address setup to S strobe	tWAS	13		16		ns	7
WRITE, address hold to S strobe	tWAH	2		2		ns	7
Address latch closed	<sup>†</sup> ALO		8		8	ns	7
Chip Select to S strobe setup	tcss	13		16		ns	7
Chip Select to S strobe hold	tCSH	2		2		ns	7
Data to S strobe setup	<sup>t</sup> DSS	5		5		ns	7
Data to S strobe hold	<sup>t</sup> DSH	3		3		ns	7
Write Enable to output in High-Z	tHZWE		15		15	ns	6
Write Enable to output in Low-Z	tLZWE	8		8	14 July 18	ns	

# **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load(see notes 6 and 8).	Reference Figure 1






Fig. 1 OUTPUT LOAD EQUIVALENT


Fig. 2 OUTPUT LOAD EQUIVALENT

## **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. This parameter is sampled.
- 4. CWE is HIGH for a READ cycle.
- 5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
- 6. <sup>t</sup>HZCS, <sup>t</sup>HZOE, and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- 7. Self-timed WRITE parameter.
- 8. Output timing should be derated by 1ns for each additional 30pf of capacitive loading.




# READ CYCLE NO. 1 (CWEA = CWEB = VIH)



# CACHE DATA/LATCHED SRAM

# 




DON'T CARE

W UNDEFINED




# WRITE CYCLE NO. 1 (Write Enable/Chip Enable Controlled)



# WRITE CYCLE NO. 2

(Chip Select Controlled)





# CACHE DATA SRAM

# DUAL 4K x 18 SRAM, SINGLE 8K x 18 SRAM

CONFIGURABLE CACHE DATA SRAM

### **FEATURES**

- Operates as two 4K x 18 SRAMs with common addresses and data; also configurable as a single 8K x 18 SRAM
- Built-in input address latches (A0-A12)
- Separate upper and lower Byte Select
- Fast access times: 20, 25 and 35ns allow operation with 40, 33 and 25 MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 and 80486 cache memory controllers
- Parity bits provided for large cache applications such as secondary cache for the Intel 80486 microprocessors

OPTIONS	MARKING
Timing	
20ns access (40 MHz)	-20
25ns access (33 MHz)	-25
35ns access (25 MHz)	-35
<ul> <li>Packages</li> </ul>	
52-pin PLCC	EJ
52-pin PQFP	LG


### GENERAL DESCRIPTION

The MT56C3818 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C3818 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE mode. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 18-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 18-bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select (CE, CSO and CSI), output enable (COEA and COEB) and write enable (CWEA and CWEB) signals.



In either the DIRECT MAPPED (direct) or TWO-WAYSET ASSOCIATIVE (dual) operational modes,  $\overline{\text{CE}}$  is a global chip enable, while  $\overline{\text{CSO}}$  and  $\overline{\text{CSI}}$  control lower and upper byte selection for READ and WRITE operations.

Outputs are enabled on a HIGH to LOW transition of COEA or COEB. In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, COEA and COEB should be connected together externally and used as a single output enable. Alternately, COEA or COEB can be tied LOW externally, allowing the other signal to control the outputs.


Write enable is activated on a HIGH to LOW transition of CWEA or CWEB. In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, CWEA and CWEB should be connected together externally and used as a single write enable. Alternately, CWEA or CWEB can be tied LOW externally, allowing the other signal to control the write function.

The MT56C3818 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.



## **FUNCTIONAL BLOCK DIAGRAM**


# DUAL 4K x 18 (TWO-WAY SET ASSOCIATIVE)





# **FUNCTIONAL BLOCK DIAGRAM**

8K x 18 (DIRECT MAP)





# **PIN DESCRIPTIONS**

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 18 configuration. It is not used in the dual 4K x 18 configuration. This input is latched by the negative edge of CALEN.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A12).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 18 configuration. When the pin is tied LOW, the device is configured as an 8K x 1 SRAM.
23, 30	CS0, CS1	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When CS0 i LOW, DQ1-DQ8 and DQP1 are enabled. When CS1 is LOW, DQ9-DQ16 and DQP2 are enabled.
45	CE	Input	Chip Enable: When $\overline{\text{CE}}$ is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	COEA, COEB	Input	Output Enable: In the dual configuration, the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, COEA o COEB can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	CWEA, CWEB	Input	Write Enable: In the dual configuration, the signal that is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, CWEA or CWEB can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
20, 34	DQP1 DQP2	Input/ Output	Parity Data I/O: DQP1 is the parity bit for the lower byte. DQP2 is the parity bit for the upper byte.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V ±5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND



# MT56C3818

# **TRUTH TABLE**

DUAL 4K x 18 (MODE PIN = HIGH)

OPERATION	CE	CSO	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	Н	Х	Х	Х	Х	X	Х
Outputs High-Z, WRITE disabled	Х	Н	Н	X	Х	X	Х
Outputs High-Z	Х	Х	X	Н	Н	X	Х
Outputs High-Z	Х	Х	Х	L	L	X	Х
READ DQ1-DQ8,DQP1 bank A	L	L	Н	L L	Н	Н	Н
READ DQ1-DQ8, DQP1 bank B	L	L	Н	Н	L	Н	Н
READ DQ9-DQ16, DQP2 bank A	L	Н	L	L	Н	Н	Н
READ DQ9-DQ16, DQP2 bank B	L	Н	L	4. H. / 2	L	Н	Н
READ DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	L	Н	Н	Н
READ DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	Н	L	Н	Н
WRITE DQ1-DQ8, DQP1 bank A	L	L	H.	Х	Х	L	Н
WRITE DQ1-DQ8, DQP1 bank B	( Lag	L	Н	X	Х	Н	L
WRITE DQ9-DQ16, DQP2 bank A	L	Н	L	Х	Х	L	Н
WRITE DQ9-DQ16, DQP2 bank B	L	Н	L	Х	Х	Н	L
WRITE DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	Х	Х	L	Н
WRITE DQ1 -DQ16, DQP1, DQP2 bank B	L	L	L	X	Х	Н	L
WRITE DQ1-DQ8, DQP1 banks A & B	L	L	Н	Х	Х	L	L
WRITE DQ9-DQ16, DQP2 banks A & B	L	н	L	Х	Х	L	L
WRITE DQ1-DQ16, DQP1, DQP2 banks A & B	L	L	L	Х	Х	L	L

**NOTE:**  $\overline{CE}$ , when taken inactive while  $\overline{CWEA}$  or  $\overline{CWEB}$  remain active, allows a chip-enable-controlled WRITE to be performed.



# MT56C3818

## **TRUTH TABLE**

8K x 18 (MODE PIN = LOW)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	Н	X	Х	Х	Х	X	Х
Outputs High-Z, WRITE disabled	Х	Н	Н	Х	X	X	Х
Outputs High-Z	X	X	X	Н	Н	X	Х
READ DQ1-DQ8, DQP1	L	L	Н	L	L	Н	Н
READ DQ9-DQ16, DQP2	L	Н	L	L	L	Н	Н
READ DQ1-DQ16, DQP1, DQP2	L	L	L	L	L	Н	Н
WRITE DQ1-DQ8, DQP1	L	L	Н	X	Х	L	L
WRITE DQ9-DQ16, DQP2	L	Н	L	X	Х	L	L
WRITE DQ1-DQ16, DQP1, DQP2	L	L	L	X	Х	L	L

NOTE:

- 1. CE, when taken inactive while CWEA and CWEB remain active, allows a chip-enable-controlled WRITE to be performed.
- COEA and COEB must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly CWEA and CWEB must both be LOW to enable a WRITE cycle. Either CWEA or CWEB can be tied LOW externally, allowing the other signal to control the WRITE function.



# MT56C3818

## **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to V	Vss1.0V to +7.0V
Storage Temperature	55°C to +150°C
Power Dissipation (PLCC)	1.2W
Power Dissipation (PQFP)	
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 5\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		Vcc	4.75	5.25	٧	
Input High Voltage		ViH	2.2	Vcc +0.3	V	1
Input Low Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	Vin = GND to Vcc	ILı	-5	5	μΑ	
Output Leakage Current	Vi/o = GND to Vcc Output(s) Disabled	ILo	-5	5	μА	
Output Low Voltage	loL = 4.0mA	<b>V</b> OL		0.4	V	1
Output High Voltage	Iон = -1.0mA	Vон	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty Cycle Vin = GND to Vcc	Icc1	130	220	mA	
Power Supply Current: Average Operating Current	50% Duty Cycle Vin = GND to Vcc	Icc2	70	120	mA	
Power Supply Current: CMOS Standby	CS0 = CS1 ≥ Vcc -0.2V Vcc = MAX ViL ≤ Vss +0.2V ViH ≥ Vcc -0.2V	ISB	20	20	mA	

## CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	6	pF	3
Output Capacitance	Vcc = 5V	Cı/o	6	pF	3

# PQFP THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Thermal resistance – Junction to Ambient	Still Air	øJА	100	°C/W	
Thermal resistance – Junction to Case		øJC	45	°C/W	
Maximum Case Temperature		TC	110	°C	



# ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le +70^{\circ}C, Vcc = 5V \pm 5\%)$ 

DESCR!PTION		-	20	-2	25	-:	35		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle									
READ cycle time	<sup>t</sup> RC	20		25		35		ns	4, 5
Address access time (A0-A12)	<sup>t</sup> AA		20		25		35	ns	
Chip Enable access time	†ACE		20		20		25	ns	
Chip Select access time	tACS		20		25		35	ns	
Output Enable access time	†AOE		8		10		13	ns	
Output hold from address change	tOH	3		3		3		ns	
Chip Select to output Low-Z	tLZCS	3		3		3		ns	
Output Enable to output Low-Z	tLZOE	2		2		2		ns	
Chip deselect to output High-Z	tHZCS		15		15		25	ns	6
Output disable to output High-Z	tHZOE		10		10		14	ns	6
Address Latch Enable pulse width	<sup>t</sup> CALEN	8		8		10		ns	
Address setup to latch LOW	†ASL	4		4		6		ns	
Address hold from latch LOW	†AHL	5		5		5		ns	
WRITE Cycle				+					
WRITE cycle time	tWC	20		25		35		ns	
Address valid to end of write	t <sub>AW</sub>	15		18		25		ns	
Chip Select to end of write	tCW	15		18		25		ns	
Data valid to end of write	tDW	10		10		10		ns	
Data hold from end of write	tDH	0		0		0		ns	
Write Enable output in High-Z	tHZWE		12		15		15	ns	6
Write disable to output in Low-Z	tLZWE	3		3		3		ns	
WRITE pulse width	tWP	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	<sup>t</sup> CP	15		18		25		ns	
Address setup time	†AS	0		0		0		ns	
WRITE recovery time	tWR	0		0		0		ns	
Address Latch Enable pulse width	tCALEN	8		8		10		ns	
Address setup to latch LOW	†ASL	4		4		6		ns	
Address hold from latch LOW	<sup>t</sup> AHL	5		5		5		ns	

# **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output loadSe	e Figures 1 and 2

# +5V 1000 100pF

Fig. 1 OUTPUT LOAD **EQUIVALENT** 




Fig. 2 OUTPUT LOAD **EQUIVALENT** 

## **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- This parameter is sampled.
- 4. CWE is HIGH for a READ cycle.

- 5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
- 6. tHZCS, tHZOE, and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.




# **READ CYCLE NO. 1**

(Address Controlled) CWEA = CWEB = VIH; COEA and/or COEB = VIL




# **READ CYCLE NO. 2**

(CALEN Controlled) CWEA = CWEB = VIH; COEA and/or COEB = VIL






# READ CYCLE NO. 3 CWEA = CWEB = VIH






# WRITE CYCLE NO. 1 (Write Enable Controlled)



### WRITE CYCLE NO. 2 (Chip Select Controlled)





# CACHE DATA/LATCHED SRAW

# LATCHED SRAM

# **16K x 18 SRAM**

WITH ADDRESS/ DATA INPUT LATCHES

### **FEATURES**

- Fast access times: 15, 17, 20 and 25ns
- Fast Output Enable: 6, 8 and 10ns
- Single  $+5V \pm 10\%$  power supply
- Separate, electrically isolated output buffer power supply and ground (VccQ, VssQ)
- Optional +3.3V ±10% output buffer operation
- Separate data input latch
- · Common data inputs and data outputs
- BYTE WRITE capability via dual write strobes
- · Parity bits
- · Address and Chip Enable input latches


OPTIONS	MARKING
Timing	
15ns access	-15
17ns access	<b>-17</b>
20ns access	-20
25ns access	-25
Packages	
52-pin PLCC	EĴ
52-pin PQFP	LG
• Density	
16K x 18	MT5C2818

### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT5C2818 SRAM integrates a 16K x 18 SRAM core with advanced peripheral circuitry consisting of address and data input latches, latched active HIGH and active LOW chip enables, separate upper and lower byte write strobes and a fast output enable. The device is ideally suited for "pipelined" systems and systems that benefit from a wide data bus. Parity bits are provided for added data integrity.

Address and chip enable latches are provided. When address latch enable (ALE) is HIGH, the address and chip enable latches are transparent, allowing the input to flow through the latch. If ALE is LOW, the address and chip enable latch inputs are disabled. This input latch simplifies



READ and WRITE cycles by guaranteeing address hold time in a simple fashion.


Dual write strobes (BWL and BWH) allow individual bytes to be written. BWL controls DQ1-DQ8 and DQP1, the lower bits. While BWH controls DQ9-DQ16 and DQP2, the upper bits.

A data input latch is provided. When data latch enable (DLE) is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, data present in the inputs are held in the latch until DLE returns HIGH. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT5C2818 operates from a +5V power supply. Separate and electrically isolated output buffer power (VccQ) and ground (VssQ) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.



### **FUNCTIONAL BLOCK DIAGRAM**





### **PIN DESCRIPTIONS**

PLCC and PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION			
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are either latched or unlatched depending on the state of ALE.			
52	WE	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle			
51	ALE	Input	Address Latch Enable: This signal latches the address, CE, and CE inputs on its falling edge. When ALE is HIGH, the latch is transparent.			
3, 4	BWL, BWH	Input	Byte Write Enables: These active LOW inputs allow individual bytes to be written. When $\overline{BWL}$ is LOW, data is written to the lower byte, D1-D8, DQP1. When $\overline{BWH}$ is LOW, data is written to the upper byte, D9-D16, DQP2. When both $\overline{BWH}$ and $\overline{BWL}$ are HIGH and meet the required setup time to the falling edge of $\overline{WE}$ then the WRITE cycle is aborted.			
5, 47	CE,CE	Input	Chip Enables: These signals are used to enable the device. Both active HIGH (CE) and active LOW (CE) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual bank configuration.			
50	ŌĒ	Input	Output Enable: This active LOW input enables the output drivers			
21	DLE	Input	Data Latch Enable: When DLE is HIGH, the data latch is transparent. Input data is latched into the on-chip data latch on the falling edge of DLE.			
20, 46	DQP1 DQP2	Input/ Output	Parity Data I/O: These signals are data parity bits. The DQP1 is the parity bit for the lower byte, DQ1-DQ8. DQP2 is the parity bit for the upper byte, DQ9-DQ16.			
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. When data is latched, DQ1-DQ16 must meet the setup and hold times around DLE.			
2, 28	Vcc	Supply	Power Supply: +5V ±10%			
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V $\pm 10\%$ or $3.3V \pm 10\%$			
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND			
1, 27	Vss	Supply	Ground: GND			



### TRUTH TABLE

OPERATION	CE	CE	WE	BWL	BWH	ALE	DLE	0E	DQ	DQP
Deselected cycle	Į.L	Х	Х	Х	Х	Х	Х	Х	High-Z	High-Z
Deselected	Х	Н	Х	Х	X	Х	X	Х	High-Z	High-Z
READ	Н	L	Н	Х	Х	Н	Х	Н	High-Z	High-Z
READ	Н	L	Н	Х	Х	Н	Х	L	Q1-Q16	QP1, QP2
LATCHED READ	Н	L	Н	Х	Х	L	Х	L	Q1-Q16	QP1, QP2
WORD WRITE DQ1-DQ16 transparent data-in	Н	L	L	L	L	Н	Н	Х	D1-D16	DP1, DP2
LATCHED WORD WRITE DQ1-DQ16 transparent data-in	Н	L	L	L	L	L	Н	X	D1-D16	DP1, DP2
WORD WRITE DQ1-DQ16 latched data-in	Н	L	L	L	L	Н	L	X	D1-D16	DP1, DP2
LATCHED WORD WRITE DQ1-DQ16 latched data-in	Н	L	L	L	L	L	L	X	D1-D16	DP1, DP2
ABORTED WRITE	Н	L	L	Н	Н	Х	Х	Х	High-Z	High-Z
BYTE WRITE DQ1-DQ8 transparent data-in	Н	L	L	L	Н	Н	Н	×	D1-D8	DP1
LATCHED BYTE WRITE DQ1-DQ8 transparent data-in	Н	L	L	L	Н	L	Н	×	D1-D8	DP1
BYTE WRITE DQ9-DQ16 transparent data-in	Н	L	L	Н	L	Н	Н	X	D9-D16	DP2
LATCHED BYTE WRITE DQ9-DQ16 transparent data-in	Н	L	L	Н	L	L	Н	Х	D9-D16	DP2
BYTE WRITE DQ1-DQ8 latched data-in	Н	L	L	L	Н	Н	L	Х	D1-D8	DP1
LATCHED BYTE WRITE DQ1-DQ8 latched data-in	Н	L	L	L	Н	L	L.	Х	D1-D8	DP1
BYTE WRITE DQ9-DQ16 latched data-in	Н	L	L	Н	L	Н	L	Х	D9-D16	DP2
LATCHED BYTE WRITE DQ9-DQ16 latched data-in	Н	L	L	Н	L	L	L	Х	D9-D16	DP2

NOTE:

- 1. Latched inputs (Addresses, CE and CE) must satisfy the specified setup and hold times around the falling edge of ALE. Data-in must satisfy the specified setup and hold times for DLE.
- 2. A transparent WRITE cycle is defined by DLE HIGH during the <sup>t</sup>DLW time.
- 3. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold times for DLE.
- 4. This device contains circuitry that will ensure the outputs will be in High-Z during power up.



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc/Vcco Supply Relative	ve
to Vss/Vssq	
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1.5W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C  $\leq$   $T_{\Delta} \leq$  70°C; Vcc = 5V  $\pm 10\%$ ; Vss = Vssa, unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		VIH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1
Output Buffer Supply Voltage	5V TTL Compatible	Vccq	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>I</sub> L, CE ≥ V <sub>I</sub> H; Vcc = MAX Outputs Open f = MAX = 1/ <sup>t</sup> RC	Icc	150	250	mA	3
Power Supply Current: Standby	$CE \le V_{IL}, \overline{CE} \ge V_{IH}; V_{CC} = MAX$ Outputs Open $f = MAX = 1/{}^{t}RC$	ls <sub>B1</sub>	50	80	mA	
	CE ≥ Vcc - 0.2V; CE ≤ Vss +0.2V         Vcc = MAX; VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	IsB2	5	15	mA	

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	5	pF	4
Input/Output Capacitance (D/Q)	Vcc = 5V	Cı/o	9	pF	4



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = VccQ = 5V  $\pm$ 10%)

		-1	5	-17 -2		-2	-20 -25				
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
ADDRESS LATCH				120	L						
Latch cycle time	tLC	15		17		20		25		ns	
Latch HIGH time	tLEH.	5		5		5		5		ns	
Address/Chip Enable setup to latch LOW	tLS.	2		2		2		2		ns	
Address/Chip Enable hold from latch LOW	†LH	3		3		3		3		ns	
Address/Chip Enable setup to latch HIGH	tLHS	0		0		0	11.	0		ns	
Latch HIGH to output active (Low-Z)	†LZL	2		2		2		2		ns	6, 7, 4
Latch HIGH to output in High-Z	tHZL	2	7	2	7	2	7	2	10	ns	6, 7, 4
READ CYCLE				100							
READ cycle time	tRC	15		17		20		25		ns	
Address access time	tAA .		15		17		20		25	ns	
Chip Enable access time	tACE		15		17		20		25	ns	
Output hold from address change	tOH	4		4	-	4		4		ns	
Chip Enable to output in Low-Z	tLZCE	2		2		2		2		ns	6, 7, 4
Chip disable to output in High-Z	tHZCE	2	7	2	7	2	7	2	10	ns	6, 7, 4
Output Enable access time	†AOE		6		7		8		10	ns	
Output Enable to output in Low-Z	tLZOE	0		0		0		0		ns	6, 7, 4
Output disable to output in High-Z	<sup>t</sup> HZOE	2	6	2	7	2	8	2	10	ns	6, 7, 4
WRITE Cycle										<del></del>	
WRITE cycle time	tWC	15		17		20		25		ns	
Chip Enable to end of write	tCW	13		14		15		20		ns	
Address valid to end of write	<sup>t</sup> AW	13		14		15		20		ns	
Address setup time	tAS.	0		0		0		0		ns	
Address hold from end of write	tAH.	0		0		0		0		ns	
WRITE pulse width	tWP	13		14		15		20		ns	
Data setup time	t <sub>DS</sub>	6		7		8	712	10		ns	
Data hold time	tDH	0	1.1	0		0		0		ns	
Write disable to output in Low-Z	†LZWE	5		5		5		5		ns	6, 7, 4
Write Enable to output in High-Z	tHZWE	0	8	0	8	0	10	0	10	ns	6, 7, 4
Byte Write Enable setup time	tBWS	6		7		8	19-79-11	10		ns	
Byte Write Enable hold time	tBWH	2		2		2		2		ns	- 1
Byte Write disable setup time	tBWDS	0		0		0		0		ns	
Data setup to DLE LOW	†DLS	1		1		1		1		ns	9
Data hold from DLE LOW	<sup>t</sup> DLH	3		3		3 .		3		ns	9
DLE HIGH to end of write	†DLW	6		7		8		10		ns	8
End of write to DLE HIGH	tWDLH	0		0		0		0		ns	9
End of write to ALE HIGH	tWLH	0		0		0	1. 1.1.1	0		ns	
ALE HIGH setup time to write enable LOW	tLWS	0		0		0		0		ns	
		13		14		15		20			



### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT


### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, and <sup>t</sup>HZOE is less than <sup>t</sup>LZOE.
- 8. A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.


- A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold time with respect to DLE.
- Any combination of write enable (WE) and chip enable (CE) can initiate and terminate a WRITE cycle.
- 11. WE is HIGH for READ cycle.
- 12. Device is continuously selected. All chip enables are held in their active state.
- 13. Address valid prior to or coincident with the latest occurring chip enable.
- 14. CE timing is the same as  $\overline{\text{CE}}$  timing. The wave form is inverted.
- 15. If output enable  $(\overline{OE})$  is inactive (HIGH), the output will be in High-Z instead of undefined.




### READ CYCLE NO. 1 11, 12



### **READ CYCLE NO. 27, 11, 13, 14**











# READ CYCLE NO. 3 (ALE = DLE = HIGH) 7, 11, 14






### **WRITE CYCLE NO. 1**

Chip Enable Controlled (ALE = DLE = HIGH) 10, 14, 15






# WRITE CYCLE NO. 2 Write Enable Initiated/Chip Enable Terminated (ALE = DLE = HIGH) 10, 14, 15



MT5C2818 REV. 11/91


# **WRITE CYCLE NO. 3**(ALE = DLE = HIGH) 7, 10, 14, 15



4-84

# CACHE DATA/LATCHED SRAM

### **WRITE CYCLE NO. 4** 7, 10, 14, 15



W UNDEFINED

# MICRON TECHNOLOGY, INC.

STATIC RAMS	
SYNCHRONOUS SRAMS	2
SRAM MODULES	3
CACHE DATA/LATCHED SRAMS	4
FIFO MEMORIES	5
APPLICATION/TECHNICAL NOTES	6
PRODUCT RELIABILITY	7
PACKAGE INFORMATION	8
SALES INFORMATION	9

### FIFO MEMORIES PRODUCT SELECTION GUIDE

Memory	Control	Part	Cycle	Package	and Numbe	er of Pins		
Configuration	Functions	Number	Time (ns)	PDIP	PLCC	SOJ	Process	Page
512 x 9	Expandable Depth and Width	MT52C9005	15, 20, 25, 35	28	32	28	CMOS	5-1
512 x 9	Programmable Flag Expandable Depth and Width	MT52C9007	15, 20, 25, 35	28	32	28	CMOS	5-13
1K x 9	Expandable Depth and Width	MT52C9010	15, 20, 25, 35	28	32	28	CMOS	5-29
1K x 9	Programmable Flag Expandable Depth and Width	MT52C9012	15, 20, 25, 35	28	32	28	CMOS	5-41
2K x 9	Expandable Depth and Width	MT52C9020	15, 20, 25, 35	28	32	28	CMOS	5-57
2K x 9	Programmable Flag Expandable Depth and Width	MT52C9022	15, 20, 25, 35	28	32	28	CMOS	5-69

**NOTE:** Many Micron components are available in bare die form. Contact Micron Technology, Inc., for more information.



## **FIFO**

# 512 x 9 FIFO

### **FEATURES**

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single  $+5V \pm 10\%$  supply
- Low power: 5mW typ. (standby); 350mW typ. (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- · Empty, Half-Full and Full Flags
- Half-Full Flag in STAND ALONE mode
- Auto-retransmit capability
- Fully expandable by width and depth
- Pin and function compatible with higher density standard FIFOs

OPTIONS	MARKING
Timing	
15ns access time	-15
20ns access time	-20
25ns access time	-25
35ns access time	-35
Packages	
Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
PLCC	Ej
SOJ (300 mil)	DJ
Available in ceramic pack	kages tested to meet milita


### **GENERAL DESCRIPTION**

Book.

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual port, six-transistor memory cell with resistor loads.

specifications. Please refer to Micron's Military Data

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half-full and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty flag is asserted, further reads are inhibited and the outputs remain in High-Z. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO




memory array, with no performance degradation. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the STAND ALONE mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices. Also, the MT52C9005 is speed, function and pin compatible with higher density FIFOs from Micron. This upward compatibility with 1K and 2K FIFOs provides a single-chip, depth-expansion solution.

# FIFO

### **FUNCTIONAL BLOCK DIAGRAM**





### **PIN DESCRIPTIONS**

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25 / 25 / 25 / 25 / 25 / 25 / 25 / 25 /	22	RS	Input	Reset: Taking RS LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place.
2		W	Input	Write Strobe: $\overline{W}$ is taken LOW to write data from the input port (D1-D9) into the FIFO memory array.
18	15	Ā	Input	Read Strobe: $\overline{R}$ is taken LOW to read data from the FIFO memory array to the output port (Q1-Q9).
8	7	XI	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (XO)of the previous device in the daisy chain.
26	23	FL/RT	Input	First Load: Acts as first load signal in DEPTH EXPANSION mode FL, if low, will enable the device as the first to be loaded (enables read and write pointers). FL should be tied LOW for the first FIFO in the chain, tied HIGH for all other FIFOs in the chain.
				Retransmit: Acts as retransmit signal in STAND ALONE mode. RT is used to enable the RETRANSMIT cycle. When taken LOW, RT resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
7, 6, 5, 4, 31, 30, 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs
24	21	EF	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	FF	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	XO/HF	Output	Expansion Out: Acts as expansion out pin in DEPTH EXPANSION mode. $\overline{XO}$ will pulse LOW on the last physical WRITE or the last physical READ. $\overline{XO}$ should be connected to $\overline{XI}$ of the next FIFO in the daisy chain.
				Half-Full Flag: Acts as Half-Full Flag in STAND ALONE mode. HF goes LOW when the FIFO becomes more than Half-full; will stay LOW until the FIFO becomes Half-full or less.
10, 11, 13, 14, 9, 20, 21, 22, 15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	Output	Data Output: Output or High-Z.
32	28	Vcc	Supply	Power Supply: +5V ±10%
16	14	Vss	Supply	Ground

### FUNCTIONAL DESCRIPTION

The MT52C9005 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note:

For dual-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing the half-full flag, the  $\overline{XO}/\overline{HF}$  pin will be shown as  $(\overline{XO})/\overline{HF}$ .

### RESET

After Vcc is stable, RESET  $(\overline{RS})$  must be taken LOW to initialize the read and write pointers and flags. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is LOW. If  $\overline{XI}$  is connected to  $\overline{XO}$  of another FIFO, the DEPTH EXPANSION mode is selected.

### WRITING THE FIFO

Data is written into the FIFO when the write strobe  $(\overline{W})$ pin is taken LOW, while FF is HIGH. The WRITE cycle is initiated by the falling edge of  $\overline{W}$  and data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, the FF will be asserted (LOW) after the falling edge of  $\overline{W}$ . While  $\overline{FF}$  is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the STAND ALONE mode,  $(\overline{XO})/\overline{HF}$  is asserted when the halffull-plus-one location (512/2 + 1) is written. It will stay asserted until the FIFO becomes half-full or less. The first WRITE to an empty FIFO will cause EF to go HIGH after the rising edge of W. When operating in the DEPTH EXPAN-SION mode, the last location write to a FIFO will cause  $\overline{XO}$ (HF) to pulse LOW. This will enable writes to the next FIFO in the chain.

### READING THE FIFO

Information is read from the FIFO when the read strobe  $(\overline{R})$  pin is taken LOW and the FIFO is not empty  $(\overline{EF}$  is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) <sup>t</sup>RLZ after the falling edge of  $\overline{R}$  and valid data will appear <sup>t</sup>A after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While  $\overline{EF}$  is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is being used in the SINGLE DEVICE mode and the half-full-plus-one location is read,  $(\overline{XO})/\overline{HF}$  will go HIGH after the rising edge of  $\overline{R}$ . When the FIFO is full  $(\overline{FF}$  LOW) and a read is initiated,  $\overline{FF}$  will go HIGH after the rising edge of  $\overline{R}$ . When operating in the EXPANDED mode, the last location read to a FIFO will cause  $\overline{XO}/\overline{HF}$  to pulse LOW. This will enable further reads from the next FIFO in the chain.

### RETRANSMIT

In the STAND ALONE mode, the MT52C9005 allows the receiving device to request that the data read earlier from the FIFO to be repeated, when less than 512 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO  $\overline{RTR}$  after  $(\overline{FL})/\overline{RT}$  is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume.

### **DATA FLOW-THROUGH**

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding  $\overline{W}$  LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITEs are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding  $\overline{R}$  LOW and letting the next WRITE initiate the READ. FLOW-THROUGH READs are initiated from the rising edge of  $\overline{W}$  and access time is measured from the rising edge of  $\overline{EF}$ .




Figure 1
DEPTH EXPANSION

### WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded-depth mode FIFOs. Expanded-width operation is achieved by tying devices together with all control lines  $(\overline{W}, \overline{R},$  etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1) when expanding depth and width.

### DEPTH EXPANSION

Multiple MT52C9005s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth,  $\overline{XI}$ ,  $\overline{XO}/(\overline{HF})$  and  $\overline{FL}/(\overline{RT})$ . Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered during a RESET cycle, by tying the  $\overline{XO}/(\overline{HF})$  pin of each device to the  $\overline{XI}$  pin of the next device in the chain. The first device to be loaded will have its  $\overline{FL}/(\overline{RT})$  pin grounded. The remaining devices in the chain will have  $\overline{FL}/(\overline{RT})$  tied HIGH. During RESET cycle,  $\overline{XO}/(\overline{HF})$  of each device is held HIGH, disabling reads and

writes to all FIFOs, except the first load device. When the last physical location of the first device is written, the  $\overline{\text{XO}}/\overline{\text{(HF)}}$  pin will pulse LOW on the falling edge of  $\overline{\text{W}}$ . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9005. The writes will continue to go to the second device until last location WRITE. Then it will "pass" the write pointer to the third device.

The full condition of the entire FIFO array is signaled by "OR-ing" all the  $\overline{FF}$  pins. On the last physical READ of the first device, its  $\overline{XO}/(\overline{HF})$  will pulse again. On the falling edge of  $\overline{R}$ , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. An empty condition is signaled by OR-ing all of the  $\overline{EF}$  pins. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.



### **TRUTH TABLE 1**

### SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

	INPUTS			INTERNAL	OUTPUTS			
MODE	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	Х	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	Х	Х
READ/WRITE	1	1	0	Increment (1)	Increment (1)	Х	Х	Х

NOTE: 1. Pointer will increment if flag is HIGH.

# **TRUTH TABLE 2**

### DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

INPUTS			INTERNA	L STATUS	OUTPUTS		
MODE	RS	FL	Χì	Read Pointer	Write Pointer	EF	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	Х	(1)	X	X	Х	Χ

NOTE: 1. XI is connected to  $\overline{XO}$  of previous device.

 $\overline{RS}$  = Reset Input,  $\overline{FL/RT/DIR}$  = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Full Flag Output,  $\overline{XI}$  =

Expansion Input, HF = Half-Full Flag Output.



### MT52C9005

### **ABSOLUTE MAXIMUM RATINGS\***

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \leq T_{\mbox{\scriptsize A}} \leq 70^{\circ}C; \mbox{ Vcc} = 5V \pm 10\%)$ 

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1
Input High (Logic 1) Voltage, All Inputs	ViH	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-0.5	0.8	V	1, 2

### DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{\Lambda} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

Α , , , ,	<u> </u>	- 5	M	AX				
DESCRIPTION	CONDITIONS	SYMBOL	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	$\overline{W}$ , $\overline{R} \le V_{IL}$ ; $V_{CC} = MAX$ Outputs Open	Icc	140	130	120	100	mA	3
	W, R ≥ ViH; Vcc = MAX	Isb1	15	15	15	15	mA	
Power Supply Current: Standby	$\overline{W}$ , $\overline{R} \ge Vcc$ -0.2; $Vcc = MAX$ $VlL \le Vss$ +0.2 $VlH \ge Vcc$ -0.2; $f = 0$	IsB2	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	SYMBOL MIN		UNITS	NOTES	
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-10	10	μΑ		
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-10	10	μА		
Output High Voltage	Iон = -2.0mA	Vон	2.4		V	1	
Output Low Voltage	Vol		0.4	V	1		

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Со	8	pF	4



### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 


AC CHARACTERISTICS			15	-	20	-2	25	-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Shift frequency	Fs		40		33.3		28.5		22.2	MHz	
Access time	t <sub>A</sub>		15		20		25		35	ns	
READ cycle time	tRC	25		30		35		45		ns	
READ recovery time	<sup>t</sup> RR	10		10		10		10		ns	
READ pulse width	t <sub>RPW</sub>	15	1, 1	20	1 1 1 1	25		35		ns	6
READ LOW to Low-Z	tRLZ	5		5		5		5		ns	
READ HIGH to High-Z	tRHZ		15		15		18		20	ns	
Data hold from R HIGH	tOH	5		5		5		5		ns	100
WRITE cycle time	tWC	25		30		35		45		ns	
WRITE pulse width	tWPW	15		20		25		35		ns	6
WRITE recovery time	twR	10		10		10		10		ns	
WRITE HIGH to Low-Z	tWLZ	5		- 5		5		5		ns	5
Data setup time	t <sub>DS</sub>	10		12		15		18		ns	
Data hold time	tDH	0		0		0		0		ns	
RESET cycle time	tRSC	25		30		35		45		ns	
RESET pulse width	tRSP	15		20		25		35		ns	6
RESET recovery time	tRSR	10		10		10		10		ns	200
READ HIGH to RESET HIGH	tRRS	15		20		25		35		ns	
WRITE HIGH to RESET HIGH	tWRS	15		20		25		35		ns	
RETRANSMIT cycle time	tRTC	25		30		35		45		ns	
RETRANSMIT pulse width	<sup>t</sup> RT	15		20		25		35		ns	1.0
RETRANSMIT recovery time	tRTR	10		10		10	]	12		ns	
RETRANSMIT setup time	t <sub>RTS</sub>	15		20		25		35		ns	
RESET to AEF, EF LOW	tEFL	1 2 2	25		30		35		45	ns	
RESET to AEF, HF, FF HIGH	tHFH, tFFH		25		30		35		45	ns	
READ LOW to EF LOW	tREF .		20		20		25		30	ns	
READ HIGH to FF HIGH	tRFF		20		20		25		30	ns	
WRITE LOW to FF LOW	tWFF		20		20		25		30	ns	
WRITE HIGH to EF HIGH	tWEF		20		20		25		30	ns	
WRITE LOW to HF LOW	tWHF	44.1	25		30		35		45	ns	
READ HIGH to HF HIGH	tRHF t		25	1.2	30		35		45	ns	
READ HIGH after EF HIGH	tRPE t	15	1	20		25		35		ns	5
WRITE HIGH after FF HIGH	tWPF	15	1 2 2	20		25		35		ns	5
READ/WRITE to XO LOW	<sup>t</sup> XOL		20		20		25		35	ns	
READ/WRITE to XO HIGH	tXOH		20	100000	20		25		35	ns	
XI pulse width	<sup>t</sup> XIP	15		20		25		35		ns	1 1 1 1 1
XI setup time	tXIS	10		12		15		15		ns	
XI recovery time	tXIR	10		10		10		10		ns	I .

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Flow-through mode only.
- 6. Pulse widths less than minimum are not allowed.

### **AC TEST CONDITIONS**


Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2



### RESET




### **ASYNCHRONOUS READ AND WRITE**







### **EMPTY FLAG**




### **FULL FLAG**



### **HALF-FULL FLAG**




### **EXPANSION MODE (XO)**




**NOTE:**  $\overline{XO}$  of the Device 1 is connected to  $\overline{XI}$  of Device 2.

### **EXPANSION MODE (XI)**




# FIFO


### **RETRANSMIT**



### WRITE FLOW-THROUGH



### **READ FLOW-THROUGH**





## **FIFO**

# 512 x 9 FIFO

WITH PROGRAMMABLE FLAGS

### **FEATURES**

OPTIONS

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single  $+5V \pm 10\%$  supply
- Low power: 5mW typical (standby); 350mW typical (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- Two fully configurable Almost-Full and Almost-Empty Flags
- Programmable Half-Full Flag or Full/Empty Flag option eliminates external counter requirement
- Register loading via the input or output pins
- Auto-retransmit capability in SINGLE DEVICE mode

MARKING

- Fully expandable by width and depth
- Pin and function compatible with standard FIFOs


01 110110	MAKKINO
Timing	
15ns access time	-15
20ns access time	-20
25ns access time	-25
35ns access time	-35
Packages	
Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	$\mathbf{w}$
PLCC	EJ
Plastic SOJ	DJ
Available in ceramic packa	ges tested to meet military
specifications. Please refer	to Micron's Military Data
Book.	

### GENERAL DESCRIPTION

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual-port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information may be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates.

When not configured, the MT52C9007 defaults to a standard FIFO with empty (EF), full (FF) and half-full (HF) flag pins. The MT52C9007 can be configured for




programmable flags by loading the internal flag registers (as described under "Register Load Mode" on page 5-17). In configured mode, up to three flags are provided. The first two are the almost-empty flag (AEF) and the almost-full flag (AFF) with independently programmable offsets. The third one is either an HF or a full and empty (FE) flag, depending on the bit configuration of the registers. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the STAND ALONE mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices. Also, the MT52C9007 is speed, function and pin compatible with higher density FIFOs from Micron. This upward compatibility with 1K and 2K FIFOs provides a single-chip depth-expansion solution.



### **FUNCTIONAL BLOCK DIAGRAM**





### **PIN DESCRIPTIONS**

			T	
LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	RS	Input	Reset: This pin is used to reset the device and load internal flag registers. During device reset, all internal pointers and registers are cleared.
2	<b>1</b>	W	Input	Write: A LOW on this pin loads data into the device. The internal write pointer is incremented after the rising edge of the write input.
18	15	R	Input	Read: A LOW on this pin puts the oldest valid data byte in the memory array on the output bus. The internal read pointer is incremented at the rising edge of the read signal. Outputs are in High-Z when this pin is HIGH.
8	7	प्रा	Input	Expansion-In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (XO)of the previous device in the daisy chain.
26	23	FL/RT/DIR	Input	First Load/Retransmit/Direction: When in SINGLE DEVICE mode, this pin can be used to initiate a reread of the previously read data. When in REGISTER LOAD mode, the pin is used for register loading direction. When it is LOW, registers are loaded through the data output pins. When it is HIGH, registers are loaded through the data input pins. In DEPTH EXPANSION mode, this pin should be tied LOW if the device is the first one in the chain and tied HIGH if it is not the first one.
7, 6, 5, 4, 31, 30 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs: Data on these lines are stored in the memory array or flag registers during array WRITE or register programming, respectively.
24	21	EF/AEF	Output	Empty Flag/Almost-Empty Flag: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is an Empty Flag output. When in CONFIGURED mode, it is an Almost-Empty Flag output. This pin is active LOW.
9	8	FF/AFF	Output	Full Flag/Almost-Full Flags: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is a Full Flag output. When in CONFIGURED mode, it is an Almost-Full Flag output. This pin is active LOW.
23	20	XO/HF/FE	Output	Expansion Out/Half Full/Full/Empty: This pin's function is determined by its operation mode. When in SINGLE DEVICE mode, this pin is either HF Flag or a Full/Empty Flag, depending on the state of the most significant bit of Almost-Full Flag Register. The pin is an $\overline{\rm XO}$ output when the part is in DEPTH EXPANSION mode. This pin defaults to $\overline{\rm XO}/{\rm HF}$ in NONCONFIGURED mode.
10, 11, 13, 14 19, 20, 21, 22,15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	I/O	Data Output: These pins may be used for data retrieval. The pins become inputs during register loading with DIR input HIGH. The outputs are disabled (High-Z) during device idle ( $\overline{\text{H}}$ = HIGH).
32	28	Vcc	Supply	Power Supply: +5V ±10%
16	14	GND	Supply	Ground

# •

### **FUNCTIONAL DESCRIPTION**

The MT52C9007 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible-length FIFO buffer memory with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note:

For multiple-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags, the  $\overline{XO}/\overline{HF}/FE$  pin will be shown as  $(\overline{XO})/\overline{HF}/(FE)$ .

### RESET

After Vcc is stable, Reset  $(\overline{RS})$  must be taken LOW with both  $\overline{R}$  and  $\overline{W}$  HIGH to initialize the read and write pointers and flags. This also clears all internal registers. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is tied LOW. If  $\overline{XI}$  is connected to  $\overline{XO}/(\overline{HF})$  of another FIFO, the DEPTH EXPANSION mode is selected.

### WRITING THE FIFO

Data is written into the FIFO when the write strobe  $(\overline{W})$  pin is taken LOW and the FIFO is not full. The WRITE cycle is initiated by the falling edge of  $\overline{W}$ . Data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO,  $\overline{FF}$  will be asserted (LOW) after the falling edge of  $\overline{W}$ . While the  $\overline{FF}$  is asserted, all writes are inhibited and previously stored data are unaffected. The first WRITE to an empty FIFO will cause  $\overline{EF}$  to go HIGH after the rising edge of  $\overline{W}$ . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable writes to the next FIFO in the chain.

### READING THE FIFO

Information is read from the FIFO when the read strobe  $(\overline{R})$  pin is taken LOW and FIFO is not empty  $(\overline{EF})$  is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) <sup>t</sup>RLZ after the falling edge of  $\overline{R}$ . Valid data will appear <sup>t</sup>A after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While the  $\overline{EF}$  is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is full and a READ is initiated, the  $\overline{FF}$  will go HIGH after the rising edge of  $\overline{R}$ . When operating in the expanded mode, the last location read from a FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable further reads from the next FIFO in the chain.

### RETRANSMIT

In the STAND ALONE mode, the MT52C9007 allows the receiving device to request that data just read from the FIFO be repeated, when less than 512 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}/(DIR)$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may start reading the data from the beginning of the FIFO  ${}^{t}RTR$  after  $(\overline{FL})/\overline{RT}/(DIR)$  is taken HIGH. Some or all flags may be affected depending on the location of the read and write pointers before and after the retransmit.

### DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding  $\overline{W}$  LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITEs are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a flow-through READ can be done by holding  $\overline{R}$  LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of  $\overline{W}$ , and access time is measured from the rising edge of the empty flag.




### REGISTER LOAD MODE

This mode of operation is used to reset the device and program the internal flag registers. This yields an almost full and an almost-empty flag (DIP package pins 8 and 21 respectively) and a half-full or  $\overline{F}/\overline{E}$  flag (DIP package pin 20).

Two 9-bit internal registers have been provided for flag configuration. One is the almost-full flag register (AFFR) and the other is the almost-empty flag register (AEFR). Bit configurations of the two registers are shown below.

### **REGISTER SET FOR MT52C9007**

# Almost Full Flag Register (AFFR) 1st Load 8 7 6 5 0 HF/FE Reserved Offset Bits



Note that bits 0-5 are used for offset setting. The offset value ranges from 1 to 63 words. Each offset value corresponds to a 2-byte increment. This provides a maximum offset of 126 bytes.

Bits 6 and 7 are reserved for future offset expansion. Bit 8 of the AFFR is used for configuration of  $\overline{HF/FE}$  pin. When this bit is set LOW, the HF/ $\overline{FE}$  pin is configured as an  $\overline{HF}$  flag output. When it is set HIGH, the HF/ $\overline{FE}$  is configured as an  $\overline{F/E}$  flag output.

Bit 8 of the AEFR is used for reset locking. When this bit is set LOW, subsequent device RESET or REGISTER LOADING cycles reset the device. When the bit is programmed HIGH, subsequent RESET cycles are ignored. In this mode, the flag registers may be reconfigured without device reset. The part may be reset by cycling power to the device or by writing zero (0) into bit 8 of the AEFR register followed by a DEVICE RESET or REGISTER LOAD.

Flag registers are loaded by bringing  $\overline{RS}$  LOW followed by the  $\overline{R}$  input. The  $\overline{R}$  pin should be brought LOW <sup>t</sup>RS after the  $\overline{RS}$  becomes LOW. The registers may be loaded via the input pins or the output pins depending on the status of the DIR control input. Data is latched into the registers at the rising edge of the  $\overline{W}$  control pin. The first WRITE loads the AFFR while the second WRITE loads the AEFR. This loading order is fixed.

### **BIDIRECTIONAL MODE**

Applications requiring data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by using two MT52C9007s. Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). Both depth expansion and width expansion may be used in this mode.

### FLAG TIMING

A total of three flag outputs are provided in either CON-FIGURED or NONCONFIGURED mode. In the NONCONFIGURED mode, the three flags are  $\overline{HF}$ ,  $\overline{EF}$  and  $\overline{FF}$ . The  $\overline{HF}$  flag goes active when more than half the FIFO is full. The flag goes inactive when the FIFO is half full or less.

The full and empty flags are asserted when the last byte is written to or read out of the FIFO, respectively. They are deasserted when the first byte is loaded into an empty FIFO or read out of a full FIFO, respectively. All three flag outputs are active LOW.

When the device is programmed, the  $\overline{AFF}$  and  $\overline{AEF}$  go active after a READ/WRITE cycle initiation of the location corresponding to the programmed offset value. For example, if the AEFR is programmed with a 10-byte offset (loading a Hex value of 05), the  $\overline{AEF}$  flag goes active while reading the 10th location before the FIFO is empty. The flag goes inactive when there are 10 or more bytes left in the FIFO. The assertion timing and deassertion timing of the  $\overline{AFF}$  are the same.

The third flag in the PROGRAM mode is either  $\overline{HF}$  or  $\overline{F/E}$  flag depending on the state of the highest bit of the AFFR. If the device is programmed for  $\overline{HF}$  flag, it functions like the  $\overline{HF}$  flag in NONPROGRAMMED mode. If the device is configured for  $\overline{F/E}$  flag, the pin will be active (LOW) when the FIFO is either empty or full. The condition of the FIFO is determined by the state of  $\overline{F/E}$  together with states of  $\overline{AFF}$  and  $\overline{AEF}$  (example: if  $\overline{F/E}$  is LOW and  $\overline{AFF}$  is LOW but  $\overline{AEF}$  is HIGH, the FIFO is full).




Figure 1
DEPTH EXPANSION

### WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the STAND ALONE or groups of EXPANDED DEPTH mode FIFOs. Expanded width operation is achieved by tying devices together with all control lines  $(\overline{W}, \overline{R},$  etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1), when expanding depth and width.

### **DEPTH EXPANSION**

Multiple MT52C9007s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth,  $\overline{XI}$ ,  $\overline{XO}/(\overline{HF}/FE)$  and  $\overline{FL}/(\overline{RT}/DIR)$ . Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered by tying the  $\overline{XO}/(\overline{HF}/FE)$  pin of each device to the  $\overline{XI}$  pin of the next device in the chain. The first device to be loaded will have its  $\overline{FL}/(\overline{RT}/DIR)$  pin grounded. The remaining devices in the chain will have  $\overline{FL}/(\overline{RT}/DIR)$  tied HIGH. Upon a reset, reads and writes to all FIFOs are disabled, except the first load device.

When the last physical location of the first device is written, the  $\overline{\text{XO}}/(\overline{\text{HF}})$  pin will pulse LOW on the falling edge of  $\overline{\text{W}}$ . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9007. The writes will continue to go to the second device until last location write. Then it will "pass" the write pointer to the third device. The full condition of the entire FIFO array is signaled when all the  $\overline{\text{FF}}/(\overline{\text{AFF}})$  pins are LOW.

On the last physical READ of the first device, its  $\overline{\text{XO}}$  ( $\overline{\text{HF}}$ ) will pulse again. On the falling edge of  $\overline{\text{R}}$ , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. On the last READ, an empty condition is signaled by all of the  $\overline{\text{EF}}$  pins being LOW. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.



## MT52C9007

### **TRUTH TABLE 1**

### SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

	INPUTS		INTERNA	OUTPUTS				
MODE	RS	RT	ΧI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	х	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	Х	Х
READ/WRITE	1	1.0	0	Increment (1)	Increment (1)	X	Х	Х

NOTE: 1. Pointer will increment if flag is HIGH.

### **TRUTH TABLE 2**

### DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

	INPUTS			INTERNAL	. STATUS	OUTPUTS		
MODE	RS	FL	ΧI	Read Pointer	Write Pointer	EF	FF	
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1	
RESET All other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
READ/WRITE	1	Х	(1)	X	X	X	×	

**NOTE:** 1. XI is connected to  $\overline{XO}$  of previous device.

RS = Reset Input, FL/RT/DIR = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output.



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	0.5V to +7.0V
Operating Temperature T <sub>A</sub> (ambient)	
Storage Temperature (Plastic)	
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

84 8 W

### RECOMMENDED DC OPERATING CONDITIONS

(0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1
Input High (Logic 1) Voltage, All Inputs	ViH	2.0	Vcc+1	٧	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-0.5	0.8	٧	1, 2

## DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{\Lambda} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

· A	,			IVI	AX			
DESCRIPTION	CONDITIONS	SYMBOL	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	W, R ≤ ViL; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	Icc	140	130	120	100	mA	3
Power Supply Current: Standby	W, R ≥ VIH; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC	ISB1	15	15	15	15	mA	
	$\overline{W}$ , $\overline{R} \ge Vcc$ -0.2; $Vcc = MAX$ $Vil \le Vss$ +0.2 $Vih \ge Vcc$ -0.2; $f = 0$	lsB2	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-10	10	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Voυτ ≤ Vcc	ILo	-10	10	μА	
Output High Voltage	Iон = -2.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1

### **CAPACITANCE**

(VIN = 0V, VOUT = 0V)

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Со	8	pF	4



## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Applicable for configured and nonconfigured modes) (0°C  $\leq$  T<sub> $\Delta$ </sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

AC CHARACTERISTICS		-	15	-	20	-2	25		35		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ CYCLE	<u> </u>									1,41,65	
Shift frequency	tRF .		40		33.3		28.5		22.2	MHz	4 4 4 4 4
READ cycle time	tRC	25		30		35		45		ns	35.5
Access time	t <sub>A</sub>		15		20		25		35	ns	6
READ recovery time	tRR	10		10		10		10		ns	
READ pulse width	tRPW	15		20		25		35		ns	
READ LOW to Low-Z	tRLZ	5		5		5		5		ns	7
READ HIGH to High-Z	tRHZ		15		15		18		20	ns	7
Data HOLD from R HIGH	tOH	5		5		5		5		ns	
WRITE CYCLE											
WRITE cycle time	tWC	25		30		35		45		ns	
WRITE pulse width	tWPW	15		20		25		35		ns	6
WRITE recovery time	tWR	10	1	10		10		10		ns	
WRITE HIGH to Low-Z	tWLZ	5		5		5		5		ns	5, 7
Data setup time	tDS	10		12		15		18		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		ns	
RETRANSMIT CYCLE											
RESTRANSMIT cycle time	tRTC	25		30		35		45		ns	
RESTRANSMIT pulse width	t <sub>RT</sub>	15		20		25		35		ns	
RESTRANSMIT recovery time	tRTR	10		10		10		12		ns	
RESTRANSMIT setup time	<sup>t</sup> RTS	15		20		25		35		ns	
RESET CYCLE											
RESET cycle time	tRSC	25		30		35		45		ns	
(no register programming)	tnon	<del> </del>								-	
RESET pulse width	tRSP	15		20		25		35	-	ns	6
RESET recovery time	tRSR	10		10	-	10		10		ns	
RS LOW to R LOW	tRS	15		20	ļ	25	-	35		ns	
RESET and register programming cycle time	<sup>t</sup> RSPC	85		100		115		145		ns	
R LOW to DIR valid (register load cycle)	<sup>t</sup> RDV	5		5		5		5		ns	
R LOW to register load	tRW	10		10		10		10		ns	
W HIGH to RS LOW	tWRS	0		0	1 1 1	0		0	· Maria	ns	
R HIGH to RS LOW	tRRS	0		0		0		0		ns	N. 1804



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Applicable for configured mode only) (T<sub>A</sub> = 0°C to 70°C; Vcc = 5V  $\pm$ 10%)

AC CHARACTERISTICS			15		20	-2	25	-	35		1
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Expansion Mode Timing										1	
R/W to XO LOW	<sup>t</sup> XOL		20		20	1	25	T	35	ns	
R/W to XO HIGH	tXOH		20		20		25		35	ns	
XI pulse width	tXIP	15		20		25		35		ns	
XI setup time to R/W	tXIS	10		12		15		15		ns	
XI recovery time	tXIR	10		10		10		10		ns	
Flags Timing							-				
W HIGH to Flags Valid	tWFV		15		15		15		15	ns	
RS to AEF, EF LOW	tEFL.		25		30		35		45	ns	
R LOW to EF LOW	<sup>t</sup> REF		20		20		25		30	ns	
W HIGH to EF HIGH	tWEF		20	100	20		25		30	ns	
R HIGH after EF HIGH	tRPE t	15		20		25		35		ns	5
RS to AFF, HF, FF HIGH	tHFH, tFFH		25		30		35		45	ns	
R HIGH to FF HIGH	tRFF		15		20		25		30	ns	
W LOW to FF LOW	tWFF		20		20		25		30	ns	
W HIGH after FF HIGH	tWPF	15		20		25		35		ns	5
W LOW to HF LOW	tWHF		25		30		35		45	ns	1
R HIGH to HF HIGH	<sup>t</sup> RHF	-	25		30		35		45	ns	
R HIGH to AFF HIGH	<sup>t</sup> RAFF		25		30		35		45	ns	
W LOW to AFF LOW	tWAFF		25		30		35	1 2	45	ns	100
R LOW to AEF LOW	<sup>t</sup> RAEF	-	25		30		35		45	ns	
W HIGH to AEF HIGH	tWAEF		25		30		35		45	ns	

### **AC TEST CONDITIONS**

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2




Figure 2
OUTPUT LOAD EQUIVALENT


### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Data flow-through data mode only.


- 6. Pulse widths less than minimum are not allowed.
- 7. Values guaranteed by design, not currently tested.
- 8.  $\overline{R}$  and DIR signals must go inactive (HIGH) coincident with  $\overline{RS}$  going inactive (HIGH).
- 9. DIR must become valid before  $\overline{W}$  goes active (LOW).




**RESET**(WITH NO REGISTER PROGRAMMING)




## **ASYNCHRONOUS READ AND WRITE**




### **EMPTY FLAG**



## **FULL FLAG**




# HALF-FULL FLAG (FOR CONFIGURED AND NONCONFIGURED MODES)






## **EXPANSION MODE (XO)**




**NOTE:** 1.  $\overline{XO}$  of the Device 1 is connected to  $\overline{XI}$  of Device 2.


## **EXPANSION MODE (XI)**




### **RETRANSMIT**



### WRITE FLOW-THROUGH




### **READ FLOW-THROUGH**






### RESET/REGISTER PROGRAMMING CYCLE TIME 8,9




## **ALMOST-FULL FLAG (2-BYTE OFFSET)**





## **ALMOST-EMPTY FLAG (10-BYTE OFFSET)**





# **FIFO**

## **1K x 9 FIFO**

### **FEATURES**

**OPTIONS** 

Book.

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single  $+5V \pm 10\%$  supply
- Low power: 5mW typ. (standby); 350mW typ. (active)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- · Empty, Half-Full and Full Flags
- Half-Full Flag capability in STAND ALONE mode
- Auto-retransmit capability
- Fully expandable by width and depth
- Pin and function compatible with higher density standard FIFOs

MARKING

Timing	
15ns access time	<b>-15</b>
20ns access time	<b>-20</b>
25ns access time	<b>-2</b> 5
35ns access time	-35
• Packages	
Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
PLCC	T 144 a 111, <b>EJ</b>
SOJ (300 mil)	DJ
	kages tested to meet military er to Micron's <i>Military Data</i>

### **GENERAL DESCRIPTION**

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half-full and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty flag is asserted, further reads are inhibited and the outputs remain in High-Z. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO


### PIN ASSIGNMENT (Top View) 28-Pin DIP 28-Pin SOJ (A-9, A-11)(E-8)W [ 1 D9 [ 2 28 D Vcc w 28 Vcc D5 27 D9 27 D5 26 D D6 D4 [ 3 D3 [ 4 D4 1/3 26 D6 25 D D7 25 D D7 D2 d 5 24 D8 D3 1 4 D1 0 6 XI 0 7 FF 0 8 23 D FL/RT D2 15 24 h DR 22 3 RS 21 3 EF 23 FL/RT D1 16 Q1 [ 9 Q2 [ 10 Q3 [ 11 XI I 7 22 | RS 20 D XO/HF 19 þ Q8 FF 18 21 T EF 18 D Q7 20 XO/HF Q1 [9 Q4 d 12 17 D Q6 Q2 1 10 19 7 Q8 Q9 d 13 16 b Q5 18 Q7 Vss d 15 b 03 11 17 Q6 Q4 [ 12 Q9 [ 13 16 Q5 15 ] R 32-Pin PLCC (D-2) 2 8 N × S 8 8 D3 [ 5 29 D7 28 DB D2 [ 6 D1 0 7 27 D NC 26 FL/RT 25 RS Q1 [ 10 Q2 ( 11 23 XO/HF NC 0 12 22 D Q8 O3 f 13 21 h Q7 4 8 8 5 N R 8 8

memory array, with no performance degradation. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the STAND ALONE mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices. Also, the MT52C9010 is speed, function and pin compatible with higher density FIFOs from Micron. This upward compatibility with the 2K x 9 FIFO provides a single-chip, depth-expansion solution.

# TTC

### **FUNCTIONAL BLOCK DIAGRAM**





## **PIN DESCRIPTIONS**

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	RS	Input	Reset: Taking RS LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place.
2	1	W	Input	Write Strobe: $\overline{W}$ is taken LOW to write data from the input port (D1-D9) into the FIFO memory array.
18	15	R	Input	Read Strobe: $\overline{R}$ is taken LOW to read data from the FIFO memory array to the output port (Q1-Q9).
8	7	प्रा	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (XO)of the previous device in the daisy chain.
26	23	FL/RT	Input	First Load: Acts as first load signal in DEPTH EXPANSION mode. FL if low, will enable the device as the first to be loaded (enables read and write pointers). FL should be tied low for the first FIFO in the chain, tied HIGH for all other FIFOs in the chain.
				Retransmit: Acts as retransmit signal in STAND ALONE mode. RT is used to enable the RETRANSMIT cycle. When taken LOW, RT resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
7, 6, 5, 4, 31, 30, 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs
24	21	EF	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	FF	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	XO/HF	Output	Expansion Out: Acts as expansion out pin in DEPTH EXPANSION mode. $\overline{XO}$ will pulse LOW on the last physical WRITE or the last physical read. $\overline{XO}$ should be connected to $\overline{XI}$ of the next FIFO in the daisy chain.
				Half-Full Flag: Acts as Half-Full Flag in STAND ALONE mode. HF goes LOW when the FIFO becomes more than half-full; will stay LOW until the FIFO becomes half-full or less.
10, 11, 13, 14, 19, 20, 21, 22, 15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	Output	Data Output: Output or High-Z.
32	28	Vcc	Supply	Power Supply: +5V ±10%
16	14	Vss	Supply	Ground



### **FUNCTIONAL DESCRIPTION**

The MT52C9010 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note:

For dual-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing the half-full flags, the  $\overline{XO}/\overline{HF}$  pin will be shown as  $(\overline{XO})/\overline{HF}$ .

### RESET

After Vcc is stable, RESET  $(\overline{RS})$  must be taken LOW to initialize the read and write pointers and flags. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is LOW. If  $\overline{XI}$  is tied to  $\overline{XO}/(\overline{HF})$  of another FIFO, the DEPTH EXPANSION mode is selected.

### WRITING THE FIFO

Data is written into the FIFO when the write strobe  $(\overline{W})$ pin is taken LOW, while  $\overline{FF}$  is HIGH. The WRITE cycle is initiated by the falling edge of  $\overline{W}$  and data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, the FF will be asserted (LOW) after the falling edge of  $\overline{W}$ . While  $\overline{FF}$  is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the STAND ALONE mode,  $(\overline{XO})/\overline{HF}$  is asserted when the halffull-plus-one location (1024/2 + 1) is written. It will stay asserted until the FIFO becomes half-full or less. The first WRITE to an empty FIFO will cause EF to go HIGH after the rising edge of W. When operating in the DEPTH EXPAN-SION mode, write to the last location of the FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable writes to the next FIFO in the chain.

### READING THE FIFO

Information is read from the FIFO when the read strobe  $(\overline{R})$  pin is taken LOW and the FIFO is not empty  $(\overline{EF})$  is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z)  ${}^{t}RLZ$  after the falling edge of  $\overline{R}$  and valid data will appear <sup>t</sup>A after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While  $\overline{EF}$  is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is being used in the SINGLE DEVICE mode and the half-full-plus-one location is read,  $(\overline{XO})/\overline{HF}$  will go HIGH after the rising edge of R. When the FIFO is full (FF LOW) and a read is initiated, FF will go HIGH after the rising edge of  $\overline{R}$ . When operating in the EXPANDED mode, the last location read to a FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable further reads from the next FIFO in the chain.

### RETRANSMIT

In the STAND ALONE mode, the MT52C9010 allows the receiving device to request that the data read earlier from the FIFO to be repeated, when less than 1024 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO  ${}^{4}$ RTR after  $(\overline{FL})/\overline{RT}$  is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume (useful only in SINGLE mode with no wraparound).

### **DATA FLOW-THROUGH**

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding  $\overline{W}$  LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITEs are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding  $\overline{R}$  LOW and letting the next WRITE initiate the READ. FLOW-THROUGH READs are initiated from the rising edge of  $\overline{W}$  and access time is measured from the rising edge of  $\overline{EF}$ .




Figure 1
DEPTH EXPANSION

### WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded-depth mode FIFOs. Expanded-width operation is achieved by tying devices together with all control lines  $(\overline{W}, \overline{R}, \text{etc.})$  in common. The flags are monitored from one device or one expanded-depth group (Figure 1) when expanding depth and width.

### **DEPTH EXPANSION**

Multiple MT52C9010s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth,  $\overline{XI}$ ,  $\overline{XO}/\overline{(HF)}$  and  $\overline{FL}/\overline{(RT)}$ . Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered during a RESET cycle, by tying the  $\overline{XO}/\overline{(HF)}$  pin of each device to the  $\overline{XI}$  pin of the next device in the chain. The first device to be loaded will have its  $\overline{FL}/\overline{(RT)}$  pin grounded. The remaining devices in the chain will have  $\overline{FL}/\overline{(RT)}$  tied HIGH. During RESET cycle,  $\overline{XO}/\overline{(HF)}$  of each device is held HIGH, disabling reads and

writes to all FIFOs, except the first load device. When the last physical location of the first device is written, the  $\overline{\text{XO}}/(\overline{\text{HF}})$  pin will pulse LOW on the falling edge of  $\overline{\text{W}}$ . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9010. The writes will continue to go to the second device until last location WRITE. Then it will "pass" the write pointer to the third device.

The full condition of the entire FIFO array is signaled by "OR-ing" all the  $\overline{FF}$  pins. On the last physical READ of the first device, its  $\overline{XO}/(\overline{HF})$  will pulse again. On the falling edge of  $\overline{R}$ , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. An empty condition is signaled by OR-ing all of the  $\overline{EF}$  pins. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.



### **TRUTH TABLE 1**

## SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

	INPUTS			INPUTS INTERNAL STATUS			OUTPUTS	
MODE	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	Х	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	Х	Х
READ/WRITE	1	1	0	Increment (1)	Increment (1)	Х	Х	Х

NOTE:

1. Pointer will increment if flag is HIGH.

## **TRUTH TABLE 2**

## DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

INPUTS			INTERNA	OUTPUTS			
MODE	RS	FL	ΧI	Read Pointer	Write Pointer	EF	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	Х	(1)	X	X	Х	Х

NOTE:

1. XI is connected to  $\overline{XO}$  of previous device.

RS = Reset Input, FL/RT/DIR= First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI =

Expansion Input, HF = Half-Full Flag Output.



## MT52C9010

### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	0.5V to +7.0V
Operating Temperature $T_{\Delta}$ (ambient)	0°C to 70°C
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1,
Input High (Logic 1) Voltage, All Inputs	ViH	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-0.5	0.8	٧	1, 2

### DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

	엄마 아이지 않아요 말다. 그들이 그리게 되었다.		MAA					
DESCRIPTION	CONDITIONS	SYMBOL	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	W, R ≤ Vii.; Vcc = MAX Outputs Open	lcc	140	130	120	100	mA	3
	W, R ≥ ViH; Vcc = MAX	ISB1	15	15	15	15	mA	
Power Supply Current: Standby	$\overline{W}$ , $\overline{R} \ge Vcc$ -0.2; $Vcc = MAX$ $Vil \le Vss$ +0.2 $Vih \ge Vcc$ -0.2; $f = 0$	ISB2	5	5	5	5	mA	

DESCRIPTION	CONDITIONS SYMBOI		MIN	MAX	UNITS	NOTES	
Input Leakage Current	0V ≤ VIN ≤ Vcc	ILI I	-10	10	μΑ		
Output Leakage Current	Output(s) Disabled 0V ≤ Vo∪т ≤ Vcc	ILo	-10	10	μА	200	
Output High Voltage	Iон = -2.0mA	Vон	2.4		V	1-	
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1	

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Co	8	pF	4



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

AC CHARACTERISTICS		-	15	-:	20	-2	25		35		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Shift frequency	Fs		40		33.3		28.5		22.2	MHz	
Access time	<sup>t</sup> A		15		20		25		35	ns	
READ cycle time	<sup>t</sup> RC	25		30	<b></b>	35		45		ns	
READ recovery time	tRR	10		10		10		10		ns	
READ pulse width	<sup>t</sup> RPW	15		20		25		35		ns	6
READ LOW to Low-Z	†RLZ	5		5		5		5		ns	
READ HIGH to High-Z	tRHZ		15		15		18		20	ns	
Data hold from R HIGH	tOH	5		5		5		5	<b></b>	ns	
WRITE cycle time	tWC	25		30		35		45		ns	
WRITE pulse width	tWPW	15		20		25		35		ns	6
WRITE recovery time	<sup>t</sup> WR	10		10		10		10	1	ns	
WRITE HIGH to Low-Z	tWLZ	5		5		5		5		ns	5
Data setup time	tDS	10		12		15		18		ns	
Data hold time	tDH	0		0	<b>†</b>	0		0		ns	
RESET cycle time	tRSC	25		30		35		45		ns	
RESET pulse width	tRSP	15		20		25		35		ns	6
RESET recovery time	tRSR	10		10		10		10		ns	<del>                                     </del>
READ HIGH to RESET HIGH	tRRS	15		20	1	25		35		ns	
WRITE HIGH to RESET HIGH	tWRS	15		20		25		35		ns	
RETRANSMIT cycle time	tRTC	25		30		35		45		ns	
RETRANSMIT pulse width	<sup>t</sup> RT	15		20		25		35		ns	
RETRANSMIT recovery time	<sup>t</sup> RTR	10		10		10		12		ns	
RETRANSMIT setup time	<sup>t</sup> RTS	15		20		25		35		ns	
RESET to AEF, EF LOW	tEFL		25		30		35		45	ns	
RESET to AFF, HF, FF HIGH	tHFH, tFFH		25		30		35		45	ns	
READ LOW to EF LOW	tREF .		20		20		25		30	ns	
READ HIGH to FF HIGH	<sup>t</sup> RFF		20		20		25		30	ns	
WRITE LOW to FF LOW	tWFF		20		20		25		30	ns	
WRITE HIGH to EF HIGH	tWEF		20		20		25		30	ns	
WRITE LOW to HF LOW	tWHF		25		30		35		45	ns	
READ HIGH to HF HIGH	tRHF		25		30		35		45	ns	
READ HIGH after EF HIGH	tRPE	15		20		25		35	<u> </u>	ns	5
WRITE HIGH width after FF HIGH	†WPF	15	-	20		25	1.5	35		ns	5
READ/WRITE to XO LOW	†XOL		20		20		25	1	35	ns	
READ/WRITE to XO HIGH	tXOH		20		20		25		35	ns	-
XI pulse width	tXIP	15		20		25		35		ns	
XI setup time	tXIS	10		12		15		15		ns	
XI recovery time	tXIR	10		10		10		10		ns	

### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Flow-through mode only.
- 6. Pulse widths less than minimum are not allowed.

### **AC TEST CONDITIONS**

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2






Fig. 2 **OUTPUT LOAD EQUIVALENT** 

### RESET




## **ASYNCHRONOUS READ AND WRITE**







### **EMPTY FLAG**



## **FULL FLAG**




### **HALF-FULL FLAG**




# FIFO

## **EXPANSION MODE (XO)**




**NOTE:**  $\overline{XO}$  of the Device 1 is connected to  $\overline{XI}$  of Device 2.


## EXPANSION MODE $(\overline{XI})$




### RETRANSMIT



### WRITE FLOW-THROUGH



### **READ FLOW-THROUGH**





## **FIFO**

# **1K x 9 FIFO**

WITH PROGRAMMABLE FLAGS

### **FEATURES**

ODTIONS

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single  $+5V \pm 10\%$  supply
- Low power: 5mW typical (standby); 350mW typical (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- Two fully configurable Almost-Full and Almost-Empty Flags
- Programmable Half-Full Flag or Full/Empty Flag option eliminates external counter requirement
- Register loading via the input or output pins
- Auto-retransmit capability in SINGLE DEVICE mode
- Fully expandable by width and depth
- Pin and function compatible with standard FIFOs

MADEINIC


OPTIONS	MAKKING
Timing	
15ns access time	-15
20ns access time	-20
25ns access time	-25
35ns access time	-35
• Packages	
Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
PLCC	<b>EJ</b> Te di Circo
Plastic SOJ	DJ
Available in ceramic p	ackages tested to meet military
specifications. Please i	efer to Micron's Military Data
Book.	

### **GENERAL DESCRIPTION**

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual-port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information may be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates.


When not configured, the MT52C9012 defaults to a standard FIFO with empty (FF), full (FF) and half-full (HF) flag pins. The MT52C9012 can be configured for pro-



grammable flags by loading the internal flag registers (as described under "Register Load Mode" on page 5-45). In CONFIGURED mode, up to three flags are provided. The first two are the almost-empty flag (AEF) and the almostfull flag (AFF) with independently programmable offsets. The third one is either an HF or a full and empty (FE) flag, depending on the bit configuration of the registers. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the stand-alone mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices. Also, the MT52C9012 is speed, function and pin compatible with higher and lower density FIFOs from Micron. This upward compatibility with 2K FIFOs provides a single-chip depth-expansion solution.

### **FUNCTIONAL BLOCK DIAGRAM**





## **PIN DESCRIPTIONS**

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	RS	Input	Reset: This pin is used to reset the device and load internal flag registers. During device reset, all internal pointers and registers are cleared.
2	1	₩	Input	Write: A LOW on this pin loads data into the device. The internal write pointer is incremented after the rising edge of the write input.
18	15	R	Input	Read: A LOW on this pin puts the oldest valid data byte in the memory array on the output bus. The internal read pointer is incremented at the rising edge of the read signal. Outputs are in High-Z when this pin is HIGH.
8	7	प्रा	Input	Expansion-In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (XO) of the previous device in the daisy chain.
26	23	FL/RT/DIR	Input	First Load/Retransmit/Direction: When in SINGLE DEVICE mode, this pin can be used to initiate a reread of the previously read data. When in REGISTER LOAD mode, the pin is used for register loading direction. When it is LOW, registers are loaded through the data output pins. When it is HIGH, registers are loaded through the data input pins. In DEPTH EXPANSION mode, this pin should be tied LOW if the device is the first one in the chain and tied HIGH if it is not the first one.
7, 6, 5, 4, 31, 30 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs: Data on these lines are stored in the memory array or flag registers during array WRITE or register programming, respectively.
24	21	EF/AEF	Output	Empty Flag/Almost-Empty Flag: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is an Empty Flag output. When in CONFIGURED mode, it is an Almost-Empty Flag output. This pin is active LOW.
9	8	FF/AFF	Output	Full Flag/Almost-Full Flags: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is a Full Flag output. When in CONFIGURED mode, it is an Almost-Full Flag output. This pin is active LOW.
23	20	XO/HF/FE	Output	Expansion Out/Half-Full/Full/Empty: This pin's function is determined by its operation mode. When in SINGLE DEVICE mode, this pin is either HF Flag or a Full/Empty Flag, depending on the state of the most significant bit of Almost-Full Flag Register. The pin is an $\overline{XO}$ output when the part is in DEPTH EXPANSION mode. This pin defaults to $\overline{XO/HF}$ in NONCONFIGURED mode.
10, 11, 13, 14 19, 20, 21, 22,15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	I/O	Data Output: These pins may be used for data retrieval. The pins become inputs during register loading with DIR input HIGH. The outputs are disabled (High-Z) during device idle ( $\overline{R}$ = HIGH).
32	28	Vcc	Supply	Power Supply: +5V ±10%
16	14	GND	Supply	Ground

### FUNCTIONAL DESCRIPTION

The MT52C9012 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible-length FIFO buffer memory with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note:

For multiple-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags, the  $\overline{XO}/\overline{HF}/\overline{FE}$  pin will be shown as  $(\overline{XO})/\overline{HF}/(\overline{FE})$ .

### RESET

After Vcc is stable, Reset (RS) must be taken LOW with both  $\overline{R}$  and  $\overline{W}$  HIGH to initialize the read and write pointers and flags. This also clears all internal registers. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPAN-SION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is tied LOW. If  $\overline{XI}$  is connected to  $\overline{XO}/(\overline{HF})$  of another FIFO, the DEPTH EXPANSION mode is selected.

### WRITING THE FIFO

Data is written into the FIFO when the write strobe  $(\overline{W})$ pin is taken LOW and if the FIFO is not full. The WRITE cycle is initiated by the falling edge of  $\overline{W}$ . Data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, FF will be asserted (LOW) after the falling edge of  $\overline{W}$ . While  $\overline{FF}$  is asserted, all writes are inhibited and previously stored data are unaffected. The first WRITE to an empty FIFO will cause  $\overline{\text{EF}}$  to go HIGH after the rising edge of  $\overline{\text{W}}$ . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable writes to the next FIFO in the chain.

### **READING THE FIFO**

Information is read from the FIFO when the read strobe  $(\overline{R})$  pin is taken LOW and FIFO is not empty  $(\overline{EF}$  is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) tRLZ after the falling edge of  $\overline{R}$ . Valid data will appear <sup>t</sup>A after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While EF is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is full and a READ is initiated, the FF will go HIGH after the rising edge of  $\overline{R}$ . When operating in the expanded mode, the last location read from a FIFO will cause XO/(HF) to pulse LOW. This will enable further reads from the next FIFO in the chain.

### RETRANSMIT

In the STAND ALONE mode, the MT52C9012 allows the receiving device to request that data just read from the FIFO be repeated, when less than 1024 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}/(DIR)$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may start reading the data from the beginning of the FIFO tRTR after  $(\overline{FL})/\overline{RT}/(DIR)$  is taken HIGH. Some or all flags may be affected depending on the location of the read and write pointers before and after the retransmit.

### **DATA FLOW-THROUGH**

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding W LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITEs are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding R LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of  $\overline{W}$ , and access time is measured from the rising edge of the empty flag.




### **REGISTER LOAD MODE**

This mode of operation is used to reset the device and program the internal flag registers. This yields an almost full and an almost-empty flag (DIP package pins 8 and 21 respectively) and a half-full or  $\overline{F}/\overline{E}$  flag (DIP package pin 20).


Two 9-bit internal registers have been provided for flag configuration. One is the almost-full flag register (AFFR) and the other is the almost-empty flag register (AEFR). Bit configurations of the two registers are shown below.

### **REGISTER SET FOR MT52C9012**

Almost Full Flag Register (AFFR)



Almost Empty Flag Register (AEFR)



Note that bits 0-6 are used for offset setting. The offset value ranges from 1 to 127 words. Each offset value corresponds to a 2-byte increment. This provides a maximum offset of 254 bytes.

Bits 6 and 7 are reserved for future offset expansion. Bit 8 of the AFFR is used for configuration of  $\overline{HF}/\overline{FE}$  pin. When this bit is set LOW, the HF/ $\overline{FE}$  pin is configured as an  $\overline{HF}$  flag output. When it is set HIGH, the HF/ $\overline{FE}$  is configured as an  $\overline{F}/\overline{E}$  flag output.

Bit 8 of the AEFR is used for reset locking. When this bit is set LOW, subsequent device RESET or REGISTER LOADING cycles reset the device. When the bit is programmed HIGH, subsequent RESET cycles are ignored. In this mode, the flag registers can be reconfigured without device reset. The part can be reset by cycling power to the device or by writing zero (0) into bit 8 of the AEFR register followed by a DEVICE RESET or REGISTER LOAD.

Flag registers are loaded by bringing  $\overline{RS}$  LOW followed by the  $\overline{R}$  input. The  $\overline{R}$  pin should be brought LOW  ${}^{t}RS$  after

the  $\overline{\text{RS}}$  becomes LOW. The registers may be loaded via the input pins or the output pins depending on the status of the DIR control input. Data is latched into the registers at the rising edge of the  $\overline{\text{W}}$  control pin. The first WRITE loads the AFFR while the second WRITE loads the AEFR. This loading order is fixed.

### **BIDIRECTIONAL MODE**

Applications requiring data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by using two MT52C9012s. Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). Both depth expansion and width expansion may be used in this mode.

### FLAG TIMING

A total of three flag outputs are provided in either CON-FIGURED or NONCONFIGURED mode. In the NONCONFIGURED mode, the three flags are  $\overline{HF}$ ,  $\overline{EF}$  and  $\overline{FF}$ . The  $\overline{HF}$  flag goes active when more than half the FIFO is full. The flag goes inactive when the FIFO is half full or less.

The full and empty flags are asserted when the last byte is written to or read out of the FIFO, respectively. They are deasserted when the first byte is loaded into an empty FIFO or read out of a full FIFO, respectively. All three flag outputs are active LOW.

When the device is programmed, the  $\overline{AFF}$  and  $\overline{AEF}$  go active after a READ/WRITE cycle initiation of the location corresponding to the programmed offset value. For example, if the AEFR is programmed with a 10-byte offset (loading a Hex value of 05), the  $\overline{AEF}$  flag goes active while reading the 10th location before the FIFO is empty. The flag goes inactive when there are 10 or more bytes left in the FIFO. The assertion timing and deassertion timing of the  $\overline{AFF}$  are the same.

The third flag in the PROGRAM mode is either  $\overline{HF}$  or  $\overline{F/E}$  flag depending on the state of the highest bit of the AFFR. If the device is programmed for  $\overline{HF}$  flag, it functions like the  $\overline{HF}$  flag in NONPROGRAMMED mode. If the device is configured for  $\overline{F/E}$  flag, the pin will be active (LOW) when the FIFO is either empty or full. The condition of the FIFO is determined by the state of  $\overline{F/E}$  together with states of  $\overline{AFF}$  and  $\overline{AEF}$  (example: if  $\overline{F/E}$  is LOW and  $\overline{AFF}$  is LOW but  $\overline{AEF}$  is HIGH, the FIFO is full).




Figure 1
DEPTH EXPANSION

### WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the STAND ALONE or groups of EXPANDED DEPTH mode FIFOs. Expanded width operation is achieved by tying devices together with all control lines  $(\overline{W}, \overline{R},$  etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1), when expanding depth and width.

### **DEPTH EXPANSION**

Multiple MT52C9012s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth,  $\overline{XI}$ ,  $\overline{XO}/(\overline{HF}/FE)$  and  $\overline{FL}/(\overline{RT}/DIR)$ . Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered by tying the  $\overline{XO}/(\overline{HF}/FE)$  pin of each device to the  $\overline{XI}$  pin of the next device in the chain. The first device to be loaded will have its  $\overline{FL}/(\overline{RT}/DIR)$  pin grounded. The remaining devices in the chain will have  $\overline{FL}/(\overline{RT}/DIR)$  tied HIGH. Upon a reset, reads and writes to all FIFOs are disabled, except the first load device.

When the last physical location of the first device is written, the  $\overline{\text{XO}}/(\overline{\text{HF}})$  pin will pulse LOW on the falling edge of  $\overline{\text{W}}$ . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9012. The writes will continue to go to the second device until last location write. Then it will "pass" the write pointer to the third device. The full condition of the entire FIFO array is signaled when all the  $\overline{\text{FF}}/(\overline{\text{AFF}})$  pins are LOW.

On the last physical READ of the first device, its  $\overline{\text{XO}}$  ( $\overline{\text{HF}}$ ) will pulse again. On the falling edge of  $\overline{\text{R}}$ , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. On the last READ, an empty condition is signaled by all of the  $\overline{\text{EF}}$  pins being LOW. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.



### **TRUTH TABLE 1**

### SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

	INPUTS			INTERNA	OUTPUTS			
MODE	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	Х	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	х	×
READ/WRITE	1	1	0	Increment (1)	Increment (1)	Х	X	×

NOTE: 1. Pointer will increment if flag is HIGH.

## TRUTH TABLE 2

## DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

		INPUTS		INTERNA	L STATUS	OU	TPUTS
MODE	RS	FL	XI	Read Pointer	Write Pointer	<b>EF</b>	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	Х	(1)	X	X	X	X

**NOTE:** 1. XI is connected to  $\overline{XO}$  of previous device.

 $\overline{RS}$  = Reset Input,  $\overline{FL/RT/DIR}$  = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Full Flag Output,  $\overline{XI}$  = Expansion Input,  $\overline{HF}$  = Half-Full Flag Output.



### **ABSOLUTE MAXIMUM RATINGS\***

 $\label{eq:Voltage} \begin{tabular}{lll} Voltage on Vcc Supply Relative to Vss & ...... -0.5V to +7.0V \\ Operating Temperature $T_A$ (ambient) & ...... 0°C to 70°C \\ Storage Temperature (Plastic) & ..... -55°C to +150°C \\ Power Dissipation & ..... 1W \\ Short Circuit Output Current & ..... 50mA \\ \end{tabular}$ 

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

BAAV

### RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1
Input High (Logic 1) Voltage, All Inputs	ViH	2.0	Vcc+1	٧	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-0.5	0.8	V	1, 2

### DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

` A	•	•					}	
DESCRIPTION	CONDITIONS	SYMBOL	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	$\overline{W}$ , $\overline{R} \le V_{IL}$ ; $V_{CC} = MAX$ $f = MAX = 1/{}^{t}RC$ Outputs Open	lcc	140	130	120	100	mA	3
Power Supply Current: Standby	$\overline{W}, \overline{R} \ge V_{IH}; V_{CC} = MAX$ $f = MAX = 1/{}^{t}RC$	Is <sub>B</sub> 1	15	15	15	15	mA	
	$\overline{W}$ , $\overline{R} \ge Vcc$ -0.2; $Vcc = MAX$ $Vll \le Vss$ +0.2 $Vlh \ge Vcc$ -0.2; $f = 0$	ISB2	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current	$0V \le V$ IN $\le V$ CC	ILI	-10	10	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vo∪т ≤ Vcc	ILo	-10	10	μА	
Output High Voltage	Iон = -2.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1

### **CAPACITANCE**

(Vin = 0V; Vout = 0V)

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Co	8	pF	4

5-48



## MT52C9012

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Applicable for configured and nonconfigured modes) (0°C  $\leq$  T  $_{A} \leq$  70°C; Vcc = 5V  $\pm 10\%$ )

AC CHARACTERISTICS		-	15	-:	20		25	-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle		***************************************								1111	
Shift frequency	<sup>t</sup> RF		40		33.3		28.5		22.2	MHz	
READ cycle time	<sup>t</sup> RC	25		30		35		45		ns	4,000
Access time	†A		15		20		25		35	ns	6
READ recovery time	tRR	10		10		10		10		ns	
READ pulse width	tRPW	15		20		25		35		ns	
READ LOW to Low-Z	†RLZ	5		5		5		5		ns	7
READ HIGH to High-Z	tRHZ		15		15		18		20	ns	7
Data HOLD from R HIGH	tOH	5		5		5		5		ns	
WRITE Cycle											
WRITE cycle time	tWC	25		30		35		45		ns	
WRITE pulse width	tWPW	15		20		25		35	7 14	ns	6
WRITE recovery time	tWR	10		10		10		10		ns	
WRITE HIGH to Low-Z	tWLZ	5		5		5		5		ns	5, 7
Data setup time	<sup>t</sup> DS	10		12		15		18		ns	
Data hold time	†DH	0		0		0		0		ns	
RETRANSMIT Cycle			***************************************			v v					
RESTRANSMIT cycle time	tRTC	25		30		35		45		ns	15 - A .
RESTRANSMIT pulse width	tRT	15		20		25		35	100	ns	
RESTRANSMIT recovery time	tRTR	10		10		10		12		ns	4.4.1
RESTRANSMIT setup time	tRTS	15		20		25		35		ns	
RESET Cycle											
RESET cycle time	tRSC	25		30		35		45		ns	
(no register programming)									1		
RESET pulse width	tRSP	15		20	4	25		35		ns	6
RESET recovery time	tRSR	10	100	10		10		10		ns	
RS LOW to R LOW	tRS	15		20		25		35		ns	
RESET and register programming	†RSPC	85		100		115		145	1945	ns	
cycle time								2.			
R LOW to DIR valid (register load cycle)	†RDV	5		5		5		5		ns	
R LOW to register load	tRW	10		10		10		10		ns	
W HIGH to RS LOW	tWRS	0		0		0		0	1000	ns	
R HIGH to RS LOW	tRRS	0		0		0		0		ns	



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Applicable for configured mode only) (T<sub>A</sub> = 0°C to 70°C; Vcc = 5V  $\pm$ 10%)

AC CHARACTERISTICS		-	15	-	20	-2	25	-	35		11/11/2
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Expansion Mode Timing			<u> </u>	•		<del></del>			*		
R/W to XO LOW	tXOL		20	2	20		25		35	ns	
R/W to XO HIGH	tXOH		20		20		25		35	ns	1
XI pulse width	tXIP	15		20		25		35		ns	
XI setup time to R/W	tXIS	10		12		15		15		ns	
XI recovery time	<sup>t</sup> XIR	10		10		10		10		ns	
Flags Timing								-		11.00	
W HIGH to Flags Valid	tWFV	. :	15		15		15		15	ns	
RS to AEF, EF LOW	tEFL.		25		30		35		45	ns	
R LOW to EF LOW	<sup>t</sup> REF		20		20		25		30	ns	
W HIGH to EF HIGH	tWEF		20		20		25		30	ns	
R HIGH after EF HIGH	<sup>t</sup> RPE	15		20		25		35	1	ns	5
RS to AFF, HF, FF HIGH	tHFH, tFFH		25		30		35		45	ns	1 1 2
R HIGH to FF HIGH	tRFF		15		20		25		30	ns	
W LOW to FF LOW	tWFF		20		20		25		30	ns	
W HIGH after FF HIGH	tWPF	15		20		25		35		ns	5
W LOW to HF LOW	tWHF		25		30		35		45	ns	
R HIGH to HF HIGH	tRHF		25		30		35		45	ns	
R HIGH to AFF HIGH	<sup>t</sup> RAFF		25		30		35		45	ns	
W LOW to AFF LOW	tWAFF		25	100	30		35		45	ns	1. 1. 1. 1.
R LOW to AEF LOW	tRAEF		25		30		35		45	ns	
W HIGH to AEF HIGH	tWAEF		25		30		35		45	ns	48

### **AC TEST CONDITIONS**

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2




Figure 2
OUTPUT LOAD EQUIVALENT

### NOTES

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Data flow-through data mode only.


- 6. Pulse widths less than minimum are not allowed.
- 7. Values guaranteed by design, not currently tested.
- 8. R and DIR signals must go inactive (HIGH) coinci-

dent with  $\overline{RS}$  going inactive (HIGH).


9. DIR must become valid before  $\overline{W}$  goes active (LOW).



# **RESET** (WITH NO REGISTER PROGRAMMING)




## **ASYNCHRONOUS READ AND WRITE**







### **EMPTY FLAG**




### **FULL FLAG**



# HALF-FULL FLAG (FOR CONFIGURED AND NONCONFIGURED MODES)




## **EXPANSION MODE (XO)**




**NOTE:** 1.  $\overline{XO}$  of the Device 1 is connected to  $\overline{XI}$  of Device 2.

## **EXPANSION MODE (XI)**







### **RETRANSMIT**



### **WRITE FLOW-THROUGH**




### **READ FLOW-THROUGH**




W UNDEFINED



### RESET/REGISTER PROGRAMMING CYCLE TIME 8,9




### **ALMOST-FULL FLAG (2-BYTE OFFSET)**





### **ALMOST-EMPTY FLAG (10-BYTE OFFSET)**



₩ UNDEFINED



# **FIFO**

# 2K x 9 FIFO

### **FEATURES**

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single  $+5V \pm 10\%$  supply
- Low power: 5mW typ. (standby); 350mW typ. (active)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- · Empty, Half-Full and Full Flags
- Half-Full Flag in STAND ALONE mode
- Auto-retransmit capability
- · Fully expandable by width and depth
- Pin and function compatible with other standard FIFOs

MARKING

11111111111111
-15
-20
-25
-35

Packages

OPTIONS

Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
PLCC	EJ
SOJ (300 mil)	DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

### **GENERAL DESCRIPTION**

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual port, six-transistor memory cell with resistor loads.


These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half-full and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty

### PIN ASSIGNMENT (Top View) 28-Pin DIP 28-Pin SOJ (A-9, A-11) (E-8)W [ 1 D9 [ 2 28 D Vcc w di 28 Vcc 27 D5 27 D5 D4 0 3 26 D6 D4 1 3 26 D6 D3 d 4 25 D7 D2 ¢ 5 24 D8 25 D7 D3 1 4 D1 d 6 23 FL/RT 22 RS 24 D8 D2 1 5 XI C 7 21 EF D1 6 23 FL/RT 20 XO/HF Q1 [ 9 Χī 22 RS Q2 [ 10 21 h EF FF Q3 [ 11 Q4 [ 12 Q9 [ 13 18 D Q7 17 Q6 01 19 20 XO/HF 16 D Q5 02 1 10 19 Q8 Vss [ 14 15 R Q3 11 18 Q7 Q4 / 12 17 Q6 Q9 [ 13 16 Q5 Vss [ 14 15 R 32-Pin PLCC (D-2)29 D7 D3 fl 5 D2 [ 6 28 D8 27 NC 26 FL/RT XI C FF d 9 25 RS 24 b EF 01 110 23 T XO/HE O2 fl 11 NC d 12 22 Q8 21 D Q7 4 8 8 5 E 8

flag is asserted, further reads are inhibited and the outputs remain in High-Z. Expansion out, expansion in, and first load pins are provided to expand the depth of the FIFO memory array, with no performance degradation. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the STAND ALONE mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices.

### **FUNCTIONAL BLOCK DIAGRAM**





### **PIN DESCRIPTIONS**

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	RS	Input	Reset: Taking $\overline{\text{RS}}$ LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place.
2	1	W	Input	Write Strobe: $\overline{W}$ is taken LOW to write data from the input port (D1-D9) into the FIFO memory array.
18	15	R	Input	Read Strobe: $\overline{R}$ is taken LOW to read data from the FIFO memory array to the output port (Q1-Q9).
8	7	Χī	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (XO)of the previous device in the daisy chain.
26	23	FL/RT	Input	First Load: Acts as first load signal in DEPTH EXPANSION mode. FL if low, will enable the device as the first to be loaded (enables read and write pointers). FL should be tied low for the first FIFO in the chain, and tied HIGH for all other FIFOs in the chain.
				Retransmit: Acts as retransmit signal in STAND ALONE mode. RT is used to enable the RETRANSMIT cycle. When taken LOW, RT resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
7, 6, 5, 4, 31, 30, 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs
24	21	EF	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	FF	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	XO/HF	Output	Expansion Out: Acts as expansion out pin in DEPTH EXPANSION mode. $\overline{XO}$ will pulse LOW on the last physical WRITE or the last physical read. $\overline{XO}$ should be connected to $\overline{XI}$ of the next FIFO in the daisy chain.
				Half-Full Flag: Acts as Half-Full Flag in STAND ALONE mode. HF goes LOW when the FIFO becomes more than Half-Full; will stay LOW until the FIFO becomes Half-Full or less.
10, 11, 13, 14, 19, 20, 21, 22, 15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	Output	Data Output: Output or High-Z.
32	28	Vcc	Supply	Power Supply: +5V ±10%
16	14	Vss	Supply	Ground

### **FUNCTIONAL DESCRIPTION**

The MT52C9020 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note:

For dual-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing the half-full flags, the  $\overline{XO}/\overline{HF}$  pin will be shown as  $(\overline{XO})/\overline{HF}$ .

### RESET

After Vcc is stable, RESET  $(\overline{RS})$  must be taken LOW to initialize the read and write pointers and flags. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is LOW. If  $\overline{XI}$  is tied to  $\overline{XO}$  of another FIFO, the DEPTH EXPANSION mode is selected.

### WRITING THE FIFO

Data is written into the FIFO when the write strobe (W) pin is taken LOW, while FF is HIGH. The WRITE cycle is initiated by the falling edge of  $\overline{W}$  and data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, the FF will be asserted (LOW) after the falling edge of  $\overline{W}$ . While  $\overline{FF}$  is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the STAND ALONE mode,  $(\overline{XO})/\overline{HF}$  is asserted when the halffull-plus-one location (2048/2 + 1) is written. It will stay asserted until the FIFO becomes half-full or less. The first WRITE to an empty FIFO will cause EF to go HIGH after the rising edge of W. When operating in the DEPTH EXPAN-SION mode, the last location write to a FIFO will cause  $\overline{XO}$ HF to pulse LOW. This will enable writes to the next FIFO in the chain.

### READING THE FIFO

Information is read from the FIFO when the read strobe  $(\overline{R})$  pin is taken LOW and the FIFO is not empty  $(\overline{EF}$  is HIGH). The data-out (Q1-Q9) pins will go active  $(Low-Z)^tRLZ$  after the falling edge of  $\overline{R}$  and valid data will appear  $^tA$  after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While  $\overline{EF}$  is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is being used in the SINGLE DEVICE mode and the half-full-plus-one location is read,  $(\overline{XO})/\overline{HF}$  will go HIGH after the rising edge of  $\overline{R}$ . When the FIFO is full  $(\overline{FF}LOW)$  and a READ is initiated,  $\overline{FF}$  will go HIGH after the roperating in the EXPANDED mode, the last location read to a FIFO will cause  $\overline{XO}/\overline{HF}$  to pulse LOW. This will enable further reads from the next FIFO in the chain.

### RETRANSMIT

In the STAND ALONE mode, the MT52C9020 allows the receiving device to request that the data read earlier from the FIFO to be repeated, when less than 2047 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO  $\overline{RTR}$  after  $\overline{(FL)}/\overline{RT}$  is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume.

### DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding  $\overline{W}$  LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITEs are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding  $\overline{R}$  LOW and letting the next WRITE initiate the READ. FLOW-THROUGH READs are initiated from the rising edge of  $\overline{W}$  and access time is measured from the rising edge of  $\overline{EF}$ .




Figure 1
DEPTH EXPANSION

### WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded-depth mode FIFOs. Expanded-width operation is achieved by tying devices together with all control lines  $(\overline{W}, \overline{R},$  etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1) when expanding depth and width.

### **DEPTH EXPANSION**

Multiple MT52C9020s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth,  $\overline{XI}$ ,  $\overline{XO}/(\overline{HF})$  and  $\overline{FL}/(\overline{RT})$ . Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered during a RESET cycle, by tying the  $\overline{XO}/(\overline{HF})$  pin of each device to the  $\overline{XI}$  pin of the next device in the chain. The first device to be loaded will have its  $\overline{FL}/(\overline{RT})$  pin grounded. The remaining devices in the chain will have  $\overline{FL}/(\overline{RT})$  tied HIGH. During RESET cycle,  $\overline{XO}/(\overline{HF})$  of each device is held HIGH, disabling reads and

writes to all FIFOs, except the first load device. When the last physical location of the first device is written, the  $\overline{\text{XO}}/\overline{\text{(HF)}}$  pin will pulse LOW on the falling edge of  $\overline{\text{W}}$ . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9020. The writes will continue to go to the second device until last location WRITE. Then it will "pass" the write pointer to the third device.

The full condition of the entire FIFO array is signaled by "OR-ing" all the  $\overline{FF}$  pins. On the last physical READ of the first device, its  $\overline{XO}/(\overline{HF})$  will pulse again. On the falling edge of  $\overline{R}$ , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. An empty condition is signaled by OR-ing all of the  $\overline{EF}$  pins. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.



### **TRUTH TABLE 1**

### SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

	INPUTS			INTERNA	OUTPUTS			
MODE	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	Х	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	Х
READ/WRITE	1	1	0	Increment (1)	Increment (1)	Х	Х	Х

NOTE:

1. Pointer will increment if flag is HIGH.

### **TRUTH TABLE 2**

### DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

		INPUTS		INTERNA	L STATUS	OUT	PUTS
MODE	RS	FL	ΧI	Read Pointer	Write Pointer	EF	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	Х	(1)	X	X	X	X

NOTE:

1. XI is connected to  $\overline{XO}$  of previous device.

 $\overline{RS}$  = Reset Input,  $\overline{FL/RT/DIR}$ = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Full Flag Output,  $\overline{XI}$  = Expansion Input, HF = Half-Full Flag Output.



### MT52C9020

### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vs	s0.5V to +7.0V
Operating Temperature T <sub>A</sub> (ambient)	0°C to 70°C
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

(0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1
Input High (Logic 1) Voltage, All Inputs	ViH	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-0.5	0.8	٧	1, 2

### DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ MAX DESCRIPTION CONDITIONS SYMBOL -15 -20 -25 -35 UNITS NOTES  $\overline{W}$ ,  $\overline{R} \leq V_{IL}$ ;  $V_{CC} = MAX$ Power Supply Icc 140 130 120 100 mΑ 3 **Current: Operating Outputs Open**  $\overline{W}, \overline{R} \ge V_{IH}; V_{CC} = MAX$ 15 ISB1 15 15 15 mA

ISB2

5

Vol

5

5

5

0.4

mA

1

 $\overline{W}$ ,  $\overline{R} \ge V_{CC}$  -0.2;  $V_{CC} = MAX$ 

 $V_{IL} \leq V_{SS} + 0.2$ 

 $V_{IH} \ge V_{CC} - 0.2; f = 0$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current	0V ≤ VIN ≤ VCC	IL)	-10	10	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-10	10	μА	
Output High Voltage	Iон = -2.0mA	Vон	2.4		٧	1

lol = 8.0 mA

### CAPACITANCE

Output Low Voltage

**Power Supply** 

Current: Standby

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>Δ</sub> = 25°C, f = 1 MHz	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Со	8	pF	4



### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

AC CHARACTERISTICS		-	15	-:	20	-2	25	-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Shift frequency	Fs		40		33.3		28.5		22.2	MHz	<del></del>
Access time	<sup>t</sup> A		15		20		25		35	ns	
READ cycle time	tRC	25		30		35		45		ns	
READ recovery time	<sup>t</sup> RR	10		10		10		10		ns	
READ pulse width	tRPW	15		20		25		35	<b>†</b>	ns	6
READ LOW to Low-Z	<sup>t</sup> RLZ	5		5		5		5		ns	
READ HIGH to High-Z	t <sub>RHZ</sub>		15		15		18		20	ns	
Data hold from R HIGH	tOH	5		5		5		5		ns	
WRITE cycle time	tWC	25		30	1	35		45		ns	
WRITE pulse width	tWPW	15		20		25		35		ns	6
WRITE recovery time	tWR	10		10		10		10		ns	
WRITE HIGH to Low-Z	tWLZ	5		5		5		5	T	ns	5
Data setup time	t <sub>DS</sub>	10		12		15		18		ns	
Data hold time	tDH.	0		0		0		0		ns	
RESET cycle time	tRSC	25		30		35		45		ns	
RESET pulse width	tRSP	15		20		25		35	<b> </b>	ns	6
RESET recovery time	t <sub>RSR</sub>	10		10		10		10		ns	
READ HIGH to Reset HIGH	t <sub>RRS</sub>	15		20		25		35		ns	
WRITE HIGH to Reset HIGH	tWRS	15		20		25		35		ns	
RETRANSMIT cycle time	tRTC	25		30		35		45		ns	
RETRANSMIT pulse width	<sup>t</sup> RT	15		20		25		35		ns	
RETRANSMIT recovery time	<sup>t</sup> RTR	10		10		10		12		ns	
RETRANSMIT setup time	tRTS	15		20		25		35		ns	
RESET to AEF, EF LOW	tEFL		25		30		35		45	ns	
RESET to AFF, HF, FF HIGH	tHFH, tFFH		25		30		35		45	ns	
READ LOW to EF LOW	tREF		20		20		25		30	ns	
READ HIGH to FF HIGH	t <sub>RFF</sub>		20		20		25		30	ns	
WRITE LOW to FF LOW	tWFF		20		20		25		30	ns	
WRITE HIGH to EF HIGH	tWEF		20		20		25		30	ns	
WRITE LOW to HF LOW	tWHF		25		30		35		45	ns	
READ HIGH to HF HIGH	<sup>t</sup> RHF		25		30		35		45	ns	
READ HIGH after EF HIGH	<sup>t</sup> RPE	15		20		25		35		ns	5
WRITE HIGH after FF HIGH	tWPF	15		20		25		35		ns	5
READ/WRITE to XO LOW	†XOL		20		20		25		35	ns	
READ/WRITE to XO HIGH	<sup>t</sup> XOH		20		20		25		35	ns	
XI pulse width	tXIP	15		20		25		35		ns	
XI setup time	<sup>t</sup> XIS	10		12		15		15		ns	
XI recovery time	<sup>t</sup> XIR	10		10		10		10		ns	

### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Flow-through mode only.
- 6. Pulse widths less than minimum are not allowed.



### **AC TEST CONDITIONS**

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2






Fig. 2
OUTPUT LOAD EQUIVALENT

### RESET




### **ASYNCHRONOUS READ AND WRITE**




# TIFO


### **EMPTY FLAG**



### **FULL FLAG**




### HALF-FULL FLAG




# FIFO

### **EXPANSION MODE (XO)**




**NOTE:**  $\overline{XO}$  of the Device 1 is connected to  $\overline{XI}$  of Device 2.


### **EXPANSION MODE (XI)**




### **RETRANSMIT**



### WRITE FLOW-THROUGH



### **READ FLOW-THROUGH**





# **FIFO**

# 2K x 9 FIFO

WITH PROGRAMMABLE FLAGS

### **FEATURES**

OPTIONS

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V ±10% supply
- Low power: 5mW typical (standby); 350mW typical (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- Two fully configurable Almost-Full and Almost-Empty Flags
- Programmable Half-Full Flag or Full/Empty Flag option eliminates external counter requirement
- · Register loading via the input or output pins
- Auto-retransmit capability in SINGLE DEVICE mode

MARKING

- Fully expandable by width and depth
- Pin and function compatible with standard FIFOs

JI IIONS	MAKKING
Timing	
15ns access time	-15
20ns access time	-20
25ns access time	-25
35ns access time	<b>-35</b>
Packages	
Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
PLCC	EJ
Plastic SOJ	DJ
Available in ceramic pack	kages tested to meet military
	er to Micron's Military Data
Book.	네가 되었다. 하시는 바이라고

### **GENERAL DESCRIPTION**

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual-port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information may be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates.


When not configured, the MT52C9022 defaults to a standard FIFO with empty (EF), full (FF) and half-full (HF) flag pins. The MT52C9022 can be configured for

<b>28-Pi</b> ı (A-9,			n <b>SOJ</b> -8)
W [1] D9 [2] D4 [3] D3 [4] D2 [5] D1 [6] XI [7] FF/AFF [8] Q2 [10] Q3 [11] Q4 [12] Q9 [13] GND [14]	28   Voc 27   D5 26   D6 25   D7 24   D8 23   FL/RT/DIR 22   RS 21   EF/AEF 20   XOMF/FE 19   Q6 16   Q6 16   Q6 15   R	W (1 1 D9 (1 2 ) D4 (1 3 ) D3 (1 4 ) D2 (1 5 ) D1 (6 ) Xi (7 7 ) FF/AFF (1 8 ) C2 (1 10 ) C3 (1 11 ) C4 (1 12 ) C9 (1 3 ) GND (1 14	28 ) Voc 27 ) D5 26 ) D6 25 ) D7 24 ) D8 23 ) EURT/D1 22 ) RS 21 ) FIATE 19 ) Q8 18 ) Q7 17 ) Q6 16 ) Q5 17 ) Q6 16 ) Q5
	<b>32-Pin</b> (D		
	D3   5   5   6   6   7   7   7   7   7   7   7   7	29 D7 29 D8 29 D8 21 NC 25 FART/DIR 24 DEF/AEF 23 D XOMF/FE 21 Q Q 20 Q Q	

programmable flags by loading the internal flag registers (as described under "Register Load Mode" on page 5-73). In configured mode, up to three flags are provided. The first two are the almost-empty flag (AEF) and the almost-full flag (AFF) with independently programmable offsets. The third one is either an HF or a full and empty (FE) flag, depending on the bit configuration of the registers. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the STAND ALONE mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices. The MT52C9022 is speed, function and pin compatible with lower density FIFOs from Micron.

### **FUNCTIONAL BLOCK DIAGRAM**





### **PIN DESCRIPTIONS**

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	RS	Input	Reset: This pin is used to reset the device and load internal flag registers. During device reset, all internal pointers and registers are cleared.
2		W	Input	Write: A LOW on this pin loads data into the device. The internal write pointer is incremented after the rising edge of the write input.
18	15	<b>R</b>	Input	Read: A LOW on this pin puts the oldest valid data byte in the memory array on the output bus. The internal read pointer is incremented at the rising edge of the read signal. Outputs are in High-Z when this pin is HIGH.
8	7	য়	Input	Expansion-In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (XO) of the previous device in the daisy chain.
26	23	FL/RT/DIR	Input	First Load/Retransmit/Direction: When in SINGLE DEVICE mode, this pin can be used to initiate a reread of the previously read data. When in REGISTER LOAD mode, the pin is used for register loading direction. When it is LOW, registers are loaded through the data output pins. When it is HIGH, registers are loaded through the data input pins. In DEPTH EXPANSION mode, this pin should be tied LOW if the device is the first one in the chain and tied HIGH if it is not the first one.
7, 6, 5, 4, 31, 30 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs: Data on these lines are stored in the memory array or flag registers during array WRITE or register programming, respectively.
24	21	EF/AEF	Output	Empty Flag/Almost-Empty Flag: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is an Empty Flag output. When in CONFIGURED mode, it is an Almost-Empty Flag output. This pin is active LOW.
9	8	FF/AFF	Output	Full Flag/Almost-Full Flags: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is a Full Flag output. When in CONFIGURED mode, it is an Almost-Full Flag output. This pin is active LOW.
23	20	XO/HF/FE	Output	Expansion Out/Half Full/Full/Empty: This pin's function is determined by its operation mode. When in SINGLE DEVICE mode, this pin is either HF Flag or a Full/Empty Flag, depending on the state of the most significant bit of Almost-Full Flag Register. The pin is an $\overline{XO}$ output when the part is in DEPTH EXPANSION mode. This pin defaults to $\overline{XO}/\overline{HF}$ in NONCONFIGURED mode.
10, 11, 13, 14 19, 20, 21, 22,15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	1/0	Data Output: These pins may be used for data retrieval. The pins become inputs during register loading with DIR input HIGH. The outputs are disabled (High-Z) during device idle $(\overline{R} = HIGH)$ .
32	28	Vcc	Supply	Power Supply: +5V ±10%
16	14	GND	Supply	Ground

### **FUNCTIONAL DESCRIPTION**

The MT52C9022 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible-length FIFO buffer memory with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note:

For multiple-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags, the  $\overline{XO}/\overline{HF}/\overline{FE}$  pin will be shown as  $(\overline{XO})/\overline{HF}/(\overline{FE})$ .

### RESET

After Vcc is stable, Reset (RS) must be taken LOW with both  $\overline{R}$  and  $\overline{W}$  HIGH to initialize the read and write pointers and flags. This also clears all internal registers. During the reset pulse, the state of the  $\overline{XI}$  pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPAN-SION mode. The STAND ALONE mode is entered if  $\overline{XI}$  is tied LOW. If  $\overline{XI}$  is connected to  $\overline{XO}/(\overline{HF})$  of another FIFO, the DEPTH EXPANSION mode is selected.

### WRITING THE FIFO

Data is written into the FIFO when the write strobe  $(\overline{W})$ pin is taken LOW and if the FIFO is not full. The WRITE cycle is initiated by the falling edge of  $\overline{W}$ . Data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, FF will be asserted (LOW) after the falling edge of  $\overline{W}$ . While the  $\overline{FF}$  is asserted, all writes are inhibited and previously stored data are unaffected. The first WRITE to an empty FIFO will cause  $\overline{\text{EF}}$  to go HIGH after the rising edge of  $\overline{\text{W}}$ . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable writes to the next FIFO in the chain.

### **READING THE FIFO**

Information is read from the FIFO when the read strobe  $(\overline{R})$  pin is taken LOW and FIFO is not empty  $(\overline{EF})$  is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) <sup>t</sup>RLZ after the falling edge of  $\overline{R}$ . Valid data will appear <sup>t</sup>A after the falling edge of  $\overline{R}$ . After the last available data word is read,  $\overline{EF}$  will go LOW upon the falling edge of  $\overline{R}$ . While  $\overline{EF}$  is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is full and a READ is initiated, the FF will go HIGH after the rising edge of  $\overline{R}$ . When operating in the expanded mode, the last location read from a FIFO will cause  $\overline{XO}/(\overline{HF})$  to pulse LOW. This will enable further reads from the next FIFO in the chain.

### RETRANSMIT

In the STAND ALONE mode, the MT52C9022 allows the receiving device to request that data just read from the FIFO be repeated, when less than 2047 writes have been performed between resets. When the  $(\overline{FL})/\overline{RT}/(DIR)$  pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may start reading the data from the beginning of the FIFO <sup>t</sup>RTR after  $(\overline{FL})/\overline{RT}/(DIR)$  is taken HIGH. Some or all flags may be affected depending on the location of the read and write pointers before and after the retransmit.

### **DATA FLOW-THROUGH**

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding W LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITEs are initiated from the rising edge of  $\overline{R}$ . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding  $\overline{R}$  LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of  $\overline{W}$ , and access time is measured from the rising edge of the empty flag.



### REGISTER LOAD MODE

This mode of operation is used to reset the device and program the internal flag registers. This yields an almost full and an almost-empty flag (DIP package pins 8 and 21 respectively) and a half-full or  $\overline{F}/\overline{E}$  flag (DIP package pin 20).


Two 9-bit internal registers have been provided for flag configuration. One is the almost-full flag register (AFFR) and the other is the almost-empty flag register (AEFR). Bit configurations of the two registers are shown below.

### **REGISTER SET FOR MT52C9022**

Almost Full Flag Register (AFFR)



Almost Empty Flag Register (AEFR)



Note that bits 0-7 are used for offset setting. The offset value ranges from 1 to 255 words. Each offset value corresponds to a 2-byte increment. This provides a maximum offset of 510 bytes.

Bits 6 and 7 are reserved for future offset expansion. Bit 8 of the AFFR is used for configuration of  $\overline{HF/FE}$  pin. When this bit is set LOW, the HF/ $\overline{FE}$  pin is configured as an  $\overline{HF}$  flag output. When it is set HIGH, the HF/ $\overline{FE}$  is configured as an  $\overline{F/E}$  flag output.

Bit 8 of the AEFR is used for reset locking. When this bit is set LOW, subsequent device RESET or REGISTER LOADING cycles reset the device. When the bit is programmed HIGH, subsequent RESET cycles are ignored. In this mode, the flag registers can be reconfigured without device reset. The part can be reset by cycling power to the device or by writing zero (0) into bit 8 of the AEFR register followed by a DEVICE RESET or REGISTER LOAD.

Flag registers are loaded by bringing  $\overline{RS}$  LOW followed by the  $\overline{R}$  input. The  $\overline{R}$  pin should be brought LOW <sup>t</sup>RS after the  $\overline{RS}$  becomes LOW. The registers may be loaded via the input pins or the output pins depending on the status of the DIR control input. Data is latched into the registers at the rising edge of the  $\overline{W}$  control pin. The first WRITE loads the AFFR while the second WRITE loads the AEFR. This loading order is fixed.

### **BIDIRECTIONAL MODE**

Applications requiring data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by using two MT52C9022s. Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). Both depth expansion and width expansion may be used in this mode.

### **FLAG TIMING**

A total of three flag outputs are provided in either CON-FIGURED or NONCONFIGURED mode. In the NONCONFIGURED mode, the three flags are  $\overline{HF}$  flag,  $\overline{EF}$  and  $\overline{FF}$ . The  $\overline{HF}$  flag goes active when more than half the FIFO if full. The flag goes inactive when the FIFO is half full or less.

The full and empty flags are asserted when the last byte is written to or read out of the FIFO, respectively. They are deasserted when the first byte is loaded into an empty FIFO or read out of a full FIFO, respectively. All three flag outputs are active LOW.

When the device is programmed, the  $\overline{AFF}$  and  $\overline{AEF}$  go active after a READ/WRITE cycle initiation of the location corresponding to the programmed offset value. For example, if the AEFR is programmed with a 10-byte offset (loading a Hex value of 05), the  $\overline{AEF}$  flag goes active while reading the 10th location before the FIFO is empty. The flag goes inactive when there are 10 or more bytes left in the FIFO. The assertion timing and deassertion timing of the  $\overline{AFF}$  are the same.

The third flag in the PROGRAM mode is either  $\overline{HF}$  or  $\overline{F/E}$  flag depending on the state of the highest bit of the AFFR. If the device is programmed for  $\overline{HF}$  flag, it functions like the  $\overline{HF}$  flag in NONPROGRAMMED mode. If the device is configured for  $\overline{F/E}$  flag, the pin will be active (LOW) when the FIFO is either empty or full. The condition of the FIFO is determined by the state of  $\overline{F/E}$  together with states of  $\overline{AFF}$  and  $\overline{AEF}$  (example: if  $\overline{F/E}$  is LOW and  $\overline{AFF}$  is LOW but  $\overline{AEF}$  is HIGH, the FIFO is full).






Figure 1
DEPTH EXPANSION

### **WIDTH EXPANSION**

The FIFO word width can be expanded, in increments of 9 bits, using either the STAND ALONE or groups of EXPANDED DEPTH mode FIFOs. Expanded width operation is achieved by tying devices together with all control lines  $(\overline{W}, \overline{R},$  etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1), when expanding depth and width.

### **DEPTH EXPANSION**

Multiple MT52C9022s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth,  $\overline{XI}$ ,  $\overline{XO}/(\overline{HF}/FE)$  and  $\overline{FL}/(\overline{RT}/DIR)$ . Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered by tying the  $\overline{XO}/(\overline{HF}/\overline{FE})$  pin of each device to the  $\overline{XI}$  pin of the next device in the chain. The first device to be loaded will have its  $\overline{FL}/(\overline{RT}/DIR)$  pin grounded. The remaining devices in the chain will have  $\overline{FL}/(\overline{RT}/DIR)$  tied HIGH. Upon a reset, reads and writes to all FIFOs are disabled, except the first load device.

When the last physical location of the first device is written, the  $\overline{\text{XO}}/(\overline{\text{HF}})$  pin will pulse LOW on the falling edge of  $\overline{\text{W}}$ . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9022. The writes will continue to go to the second device until last location write. Then it will "pass" the write pointer to the third device. The full condition of the entire FIFO array is signaled when all the  $\overline{\text{FF}}/(\overline{\text{AFF}})$  pins are LOW.

On the last physical READ of the first device, its  $\overline{\text{XO}}$  ( $\overline{\text{HF}}$ ) will pulse again. On the falling edge of  $\overline{\text{R}}$ , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The READ pointer never overtakes the write pointer. On the last READ, an empty condition is signaled by all of the  $\overline{\text{EF}}$  pins being LOW. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.



### **TRUTH TABLE 1**

### SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION MODE

		INPUTS		INTERNA	L STATUS	OUTPUTS			
MODE	RS	RT	Χì	Read Pointer	Write Pointer	EF	FF	HF	
RESET	0	Х	0	Location Zero	Location Zero	0	1	1	
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	х	X	
READ/WRITE	1	1	0	Increment (1)	Increment (1)	Х	X	Х	

NOTE: 1. Pointer will increment if flag is HIGH.

### **TRUTH TABLE 2**

### DEPTH-EXPANSION/COMPOUND-EXPANSION MODE

		INPUTS		INTERNA	AL STATUS	OUTPUTS				
MODE	RS	FL	XI	Read Pointer	Write Pointer	EF	FF			
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1			
RESET All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1			
READ/WRITE	1	Х	(1)	X	X	X	X			

**NOTE:** 1. XI is connected to  $\overline{XO}$  of previous device.

RS = Reset Input, FL/RT/DIR = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output.



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc supply relative to Vss	0.5V to +7.0V
Operating Temperature T <sub>A</sub> (ambient).	0°C to 70°C
Storage Temperature (Plastic)	
Power Dissipation	1W
Short Circuit Output Current	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

MAY

### RECOMMENDED DC OPERATING CONDITIONS

(0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1
Input High (Logic 1) Voltage, All Inputs	Vıн	2.0	Vcc+1	٧	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-0.5	0.8	V	1, 2

### DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

^	7.								
DESCRIPTION	CONDITIONS	SYMBOL	-15	-20	-25	-35	UNITS	NOTES	
Power Supply Current: Operating	W, R ≤ VIL; Vcc = MAX f = MAX = 1/ tRC Outputs Open	lcc	140	130	120	100	mA	3	
Power Supply Current: Standby	W, R ≥ V <sub>IH</sub> ; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC	ISB1	15	15	15	15	mA		
	$\overline{W}$ , $\overline{R} \ge Vcc$ -0.2; $Vcc = MAX$ $Vll \le Vss$ +0.2 $Vlh \ge Vcc$ -0.2; $f = 0$	lsB2	5	5	5	5	mA		

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Leakage Current	0V ≤ VIN ≤ Vcc	ILı	-10	10	μΑ	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-10	10	μА	
Output High Voltage	Iон = -2.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1

### CAPACITANCE

(Vin = 0V; Vout = 0V)

DESCRIPTION		CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	14.	$T_{\Delta} = 25^{\circ}C$ , $f = 1 \text{ MHz}$	Cı	8	pF	4
Output Capacitance		Vcc = 5V	Со	8	pF	4



MT52C9022

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Applicable for configured and nonconfigured modes) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

AC CHARACTERISTICS		J (1 1 2	15	77.	20	-:	25	-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle					100				Lange is	ja sajasta	14 (5 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
Shift frequency	<sup>t</sup> RF		40	N	33.3	1000	28.5		22.2	MHz	
READ cycle time	tRC	25		30	1	35		45		ns	
Access time	<sup>t</sup> A		15		20		25		35	ns	6
READ recovery time	†RR	10		10		10		10		ns	64. P. H
READ pulse width	tRPW	15		20		25		35		ns	
READ LOW to Low-Z	tRLZ	5		5		5		5		ns	7
READ HIGH to High-Z	tRHZ		15		15		18		20	ns	7
Data HOLD from R HIGH	tOH	5	1000	5		5		5		ns	
WRITE Cycle											
WRITE cycle time	tWC	25	1 1 1	30		35		45	10.36	ns	
WRITE pulse width	tWPW	15		20		25		35	896	ns	6
WRITE recovery time	tWR	10		10		10		10		ns	
WRITE HIGH to Low-Z	tWLZ	5		5		5		5		ns	5, 7
Data setup time	<sup>t</sup> DS	10		12		15		18		ns	1971 F.C
Data hold time	<sup>t</sup> DH	0		0		0		0		ns	
RETRANSMIT Cycle											
RESTRANSMIT cycle time	tRTC	25		30		35		45		ns	
RESTRANSMIT pulse width	<sup>t</sup> RT	15		20		25	100	35	100	ns	
RESTRANSMIT recovery time	<sup>t</sup> RTR	10		10		10		12		ns	
RESTRANSMIT setup time	tRTS	15		20	1	25		35	W.	ns	400
RESET Cycle						37,000					
RESET cycle time (no register programming)	tRSC	25		30		35		45		ns	
RESET pulse width	tRSP	15		20		25		35		ns	6
RESET recovery time	tRSR	10	4.11	10	100	10		10		ns	
RS LOW to R LOW	tRS	15		20		25		35		ns	
RESET and register programming cycle time	<sup>t</sup> RSPC	85		100		115		145		ns	
R LOW to DIR valid (register load cycle)	†RDV	5		5		5	1000	5		ns	
R LOW to register load	tRW	10		10		10		10	P PAG	ns	
W HIGH to RS LOW	tWRS	0		0	San San	0		0		ns	
R HIGH to RS LOW	tRRS	0		0		0		0		ns	100



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Applicable for configured mode only) (T $_{\Delta}$  = 0°C to 70°C; Vcc = 5V ±10%)

AC CHARACTERISTICS		-1	15	-2	20	-2	25	-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Expansion Mode Timing										-	
R/W to XO LOW	tXOL		20		20		25		35	ns	
R/W to XO HIGH	tXOH		20		20		25		35	ns	
XI pulse width	tXIP	15		20		25		35		ns	
XI setup time to R/W	tXIS	10		12		15		15		ns	
XI recovery time	tXIR	10		10		10		10		ns	
Flags Timing											
W HIGH to Flags Valid	tWFV		15		15		15		15	ns	
RS to AEF, EF LOW	tEFL		25		30		35		45	ns	
R LOW to EF LOW	tREF.		20		20		25		30	ns	
W HIGH to EF HIGH	tWEF		20		20		25		30	ns	
R HIGH after EF HIGH	tRPE	15		20		25		35		ns	5
RS to AFF, HF, FF HIGH	tHFH, tFFH		25		30		35		45	ns	
R HIGH to FF HIGH	tRFF		15		20		25		30	ns	
W LOW to FF LOW	tWFF		20		20		25		30	ns	
W HIGH after FF HIGH	tWPF	15		20		25		35		ns	5
W LOW to HF LOW	tWHF		25		30		35		45	ns	
R HIGH to HF HIGH	tRHF		25		30		35		45	ns	
R HIGH to AFF HIGH	<sup>t</sup> RAFF		25		30		35		45	ns	
W LOW to AFF LOW	tWAFF		25		30		35		45	ns	
R LOW to AEF LOW	<sup>t</sup> RAEF		25		30		35		45	ns	
W HIGH to AEF HIGH	<sup>t</sup> WAEF		25		30		35		45	ns	

### **AC TEST CONDITIONS**

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2





Figure 2
OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Data flow-through data mode only.

- 6. Pulse widths less than minimum are not allowed.
- 7. Values guaranteed by design, not currently tested.
- 8.  $\overline{R}$  and DIR signals must go inactive (HIGH) coincident with  $\overline{RS}$  going inactive (HIGH).
- 9. DIR must become valid before  $\overline{W}$  goes active (LOW).

# **RESET** (WITH NO REGISTER PROGRAMMING)




### **ASYNCHRONOUS READ AND WRITE**







### **EMPTY FLAG**




### **FULL FLAG**



# HALF-FULL FLAG (FOR CONFIGURED AND NONCONFIGURED MODES)




### **EXPANSION MODE (XO)**




**NOTE:** 1.  $\overline{XO}$  of the Device 1 is connected to  $\overline{XI}$  of Device 2.

### EXPANSION MODE $(\overline{XI})$







### **RETRANSMIT**



### WRITE FLOW-THROUGH




### **READ FLOW-THROUGH**






### RESET/REGISTER PROGRAMMING CYCLE TIME 8,9




### **ALMOST-FULL FLAG (2-BYTE OFFSET)**





### **ALMOST-EMPTY FLAG (10-BYTE OFFSET)**



# MICHON

STATIC RAMS	1
SYNCHRONOUS SRAMS	2
SRAM MODULES	3
CACHE DATA/LATCHED SRAMS	4
FIFO MEMORIES	5
APPLICATION/TECHNICAL NOTES	6
PRODUCT RELIABILITY	7
PACKAGE INFORMATION	8
SALES INFORMATION	9

Application/Technical Note Title		Page	
TN-00-01	Moisture Absorption in Plastic Packages	6-1	
TN-00-02	Micron Tape and Reel Procedures	6-3	
TN-05-02	SRAM Bus Contention Design Considerations	6-9	
TN-05-03	SRAM Capacitive Loading	6-13	
TN-05-06	1 Meg Fast SRAM Typical Operating Curves	6-15	
TN-05-07	256K Fast SRAM Typical Operating Curves	6-17	
TN-05-08	64K Fast SRAM Typical Operating Curves		
TN-05-12	128K x 8 SRAM Chip Enable Options		
AN-56-01	MT56C0816 Cache Data SRAM Family	6-23	

# **APPLICATION/TECHNICAL NOT**

# TECHNICAL NOTE

# MOISTURE ABSORPTION IN PLASTIC PACKAGES

### INTRODUCTION

All plastic integrated circuit packages have a tendency to absorb moisture. This moisture can vaporize when subjected to the heat associated with solder reflow operations when surface-mounting the devices. Vaporization creates internal stresses that can cause the plastic molding compound to crack. Cracks in the package allow contamination to penetrate to the die and potentially reduce the reliability of the semiconductor device. The cracking process associated with surface-mountable devices is commonly referred to as the "popcorn effect."

Cracks in the plastic pose several reliability concerns. The moisture path to the die is shortened, allowing ion migration or corrosion to occur more readily. Minor cracks, that might not be harmful initially, could propagate with time, resulting in a longer-term functional failure in the field.

Since plastic packages absorb moisture, care must be taken to prevent exposure for any long period prior to surface-mounting the devices on the printed circuit board. If exposed to excessive moisture, the devices should be baked to remove moisture prior to solder reflow operations.

This technical note describes the shipping procedures that ensure Micron customers will receive memory devices that do not exhibit the "popcorn effect." It also discusses Micron's recommendations for baking the devices if they are exposed to excessive moisture.

### ABSORPTION CHARACTERISTICS

Micron's extensive testing empirically characterizes the moisture absorption characteristics of plastic packages. As the plastic takes on moisture, the weight of the device increases. Micron employs a standard procedure for weighing the device before and after it is exposed to moisture. We calculate the percentage of weight gain to determine the relative efficiency of different packaging techniques used for shipping devices.

### MICRON PROCEDURES

Micron has eliminated any chance of having "popcorn" failures with surface-mount packages by shipping all of our surface-mount devices in sealed bags containing a desiccant. Devices stored in these bags show no measurable weight gain when subjected to a high humidity environment for long time periods.

### **DEVICE STORAGE**

To prevent device failure due to the "popcorn effect," store plastic surface-mount packages carefully before PCB assembly. Micron has run tests on devices that have been exposed to 50 percent humidity outside of their shipping containers for time intervals from six months to one year and no failures have been recorded.

Any concerns about the moisture absorption can be eliminated by storing the devices in Micron's shipping bags. We designed these containers to prevent the passage of water vapor for long periods of time.

### DEVICE BAKING

If devices have been removed from their shipping containers and exposed to high levels of moisture, Micron recommends a device bake-out procedure be performed before surface mounting. This bake-out may be accomplished by placing the parts in a tray and baking in an oven for 160 hours at 40° C. Any moisture is driven out of the devices during the exposure to the heat.

Moisture may be removed faster by baking at 100° C for 24 hours.

### SUMMARY

- All plastic packages absorb moisture when exposed to high levels of humidity for long time intervals.
- 2. Micron devices have not exhibited any "popcorn effect" when exposed to 50 percent humidity for long time periods.
- Micron ships all surface-mount packages in containers that prevent absorption of moisture.
- 4. If devices have been removed from their shipping containers and exposed to excessive moisture, they should be baked before being surface-mounted.

### REFERENCES

"Moisture Absorption and Mechanical Performance of Surface Mountable Plastic Packages": Bhattacharyya, B. K.: et. al.: 1988 Proceedings of the 38th Electronics Components Conference.

"Analysis of Package Cracking During Reflow Soldering Process": Kitano, M., et. al.: 26th Annual Proceeding, Reliability Physics, 1988.

"Moisture Induced Package Cracking in Plastic Encapsulated Surface Mounted Components During Solder Reflow Process": Lin, R., et. al.: 26th Annual Proceeding, Reliability Physics, 1988. MICHON TECHNOLOGY. INC.

TN-00-01 REV. 11/91



# TECHNICAL NOTE

# TAPE AND REEL PROCEDURES

### **GENERAL DESCRIPTION**

Tape and reel is becoming the packaging and shipment method of choice for Micron's surface-mounted memory devices. Tape and reel minimizes the handling of components by directly interfacing with automatic pick-and-place machines. Micron supports the Electronic Industries Association's (EIA) standardization of tape and reel specifications number 481A. The intent of this technical note is to describe Micron's status in support of the EIA standard.

Table 1
MICRON TAPE SIZES AND DEVICES PER REEL

COMPONENT	TAPE WIDTH (W) mm	PITCH (P) mm	DEVICES PER 13-INCH REEL
PLCC			
18 Pin	24	12	1,000
52 Pin	32	16	500
SOJ (300 mil)	•		
20/26 Pin	24	12	1,000
24 Pin	24	12	1,000
28 Pin	24	12	1,000
SOJ (400 mil)			
28 Pin	32	16	500
32 Pin	44	16	500
40 Pin	44	16	500





Figure 1 REEL


Figure 2
BENDING RADIUS



Allowable camber to be 1mm/100mm nonaccumulative over 250mm.

Figure 3 CAMBER (TOP VIEW)





## Figure 4 EMBOSSED CARRIER DIMENSIONS

(24mm Tape Only)

## Table 2 24mm EMBOSSED TAPE DIMENSIONS 3

TAPE SIZE	D	E a	P0	t (MAX)	AO, BO, KO
24mm	1.5 +0.10	1.75	4	0.400	NOTE 1
	(0.59) +0.004	(0.069 ±0.004)	(0.157 ±0.004)	(0.16)	

TAPE SIZE	B1 (MAX)	D1 (MIN)	F	K (MAX)	P2	R (MIN)	W
24mm	20.1	1.5	11.5 ±0.10	6.5	2 ±0.10	50	24 ±0.30
	(0.791)	(0.059)	(0.453 ±0.004)	(0.256)	(0.079 ±0.004)	(1.969)	(0.945 ±0.012)

			F			
TAPE SIZE	4±0.10 (0.157±0.004)	8±0.10 (0.315±0.004)	12±0.10 (0.472±0.004)	16±0.10 (0.630±0.004)	20±0.10 (0.787±0.004)	24±0.10 (0.945±0.004)
24mm			X	x	x	x

### NOTE:

- 1. A0, B0 and K0 are determined by component size. The clearance between the component and the cavity must be within 0.05 (0.002) MIN to 1.00 (0.039) MAX for 24mm tape. The component cannot rotate more than 20° within the determined cavity.
- 2. Tape and components shall pass around radius "R" without damage.
- 3. All dimensions in millimeters (inches).




Figure 5
EMBOSSED CARRIER DIMENSIONS

(32 and 44mm Tape Only)




Figure 6
DETAIL ELONGATED HOLE



TN-00-02

### Table 3 32 AND 44mm EMBOSSED TAPE 3

TAPE SIZE	D	D1 (MIN)	E	K (MAX)	P0	t (MAX)	A0, B0, K0
32 and 44mm	1.5 +0.10	2	1.75 ±0.10	10	4 ±0.10	0.500	NOTE 1
	(0.059) +0.004 +0.000	(0.079)	(0.069 ±0.004)	(0.394)	(0.156 ±0.004)	(0.20)	

TAPE SIZE	B1 (MAX)	F	P2	S	W	R (MIN)
32mm	23	14.2 ±0.10	2 ±0.10	28.4 ±0.10	32 ±0.30	50
	(0.906)	(0.559 ±0.004)	(0.079 ±0.004)	(1.118 ±0.004)	(1.26 ±0.012)	(1.973)
44mm	35	20.2 ±0.15	2 ±0.15	40.4 ±0.10	44.8 ±0.30	50
	(1.378)	(0.795 ±0.006)	(0.079 ±0.006)	(1.591 ±0.004)	(1.732 ±0.12)	(1.973)

TAPE SIZE	16±0.10 (0.630±0.004)	20±0.10 (0.787±0.004)	24±0.10 (0.945±0.004)	28±0.10 (1.102±0.004)	32 ±0.10 (1.26 ±0.004)	36±0.10 (1.417±0.004)	40±0.10 (1.575±0.004)	44 ±0.10 (1.732 ±0.004)	
32mm	x	x	x	x	x				
44mm			x	x	x	x	x	x	

### NOTE:

- 1. A0, B0 and K0 are determined by component size. The clearance between the component and the cavity must be within 0.05 (0.002) MIN to 1.00 (0.039) MAX for 24mm tape. The component cannot rotate more than 20° within the determined cavity.
- 2. Tape and components shall pass around radius "R" without damage.
- 3. All dimensions in millimeters (inches).

# ■ APPLICATION/TECHNICAL NOTE

# TECHNICAL NOTE

# SRAM BUS CONTENTION DESIGN CONSIDERATIONS

### INTRODUCTION

High-speed SRAM memory systems normally share a common data bus with other memory devices, processors and memory management or caching devices. All of these devices are required to control data bus at one time or another. Turning off a device that is driving the bus before a new device takes control of the bus can be a difficult design problem when these systems are operating at minimum cycle times.

When two or more devices are driving the bus at the same time, a conflict known as "bus contention" occurs. This technical note discusses bus contention design issues and points out features in the design of Micron's fast SRAMs to help minimize bus contention problems.

### **BUS CONTENTION EFFECTS**

System-design problems caused by bus contention are difficult to analyze. The effects are transient, normally not longer than 5ns. The most visible result of bus contention is observed as noise on power-supply lines and data lines connecting the contending devices. While these conflicts are not destructive, they potentially reduce long-term system reliability. However, in most cases, they do not affect system performance when all the active components are MOS.

MOS devices are inherently self-current limiting. As the current through a MOS transistor increases, the transistor heats up and its gain decreases. Bipolar transistors have the opposite behavior. When a bipolar transistor's temperature




Figure 1
BLOCK DIAGRAM OF A CACHE MEMORY SYSTEM




Figure 2
BUS CONTENTION CURRENT PATH

is elevated, the gain of the device increases, making it possible for the current through the transistor to increase to a destructive level. This phenomenon is known as "thermal runaway." If CMOS SRAMs share any data lines with bipolar or BiCMOS output devices, the system should be designed to eliminate any possibility of bus contention.

Figure 2 is a schematic diagram of two contending SRAM output buffers. A high current path has been created by two SRAM output buffers. The current is flowing between the "on" transistor connected to Vcc in the buffer on the left and the transistor connected to ground in the buffer on the right.

### **SRAM SPECIFICATIONS**


The critical parameters for calculating the amount of bus contention for a high-speed SRAM system design is the time it takes for a device to go to Low impedance (logic 1 or 0) on its output versus the time required for a contending output to go to high impedance. A typical SRAM has three control signals; chip enable (CE), write enable (WE) and output enable (OE). <sup>†</sup>LZCE, <sup>†</sup>LZWE and <sup>†</sup>LZOE are the times it takes for the outputs to become active or low impedance upon the assertion of CE, WE and OE. <sup>†</sup>HZCE, <sup>†</sup>HZWE and <sup>†</sup>HZOE are the times required for the outputs

to become inactive or high impedance after CE, WE and OE are removed. These times are shown in the READ and WRITE cycle timing diagram (Figure 3). A preliminary review of a fast SRAM data sheet would imply that the worst case for bus contention could be calculated from the equation:

$${}^{t}C = {}^{t}HZ (MAX) - {}^{t}LZ (MIN)$$

where  ${}^tC$  is equal to the bus-contention overlap time. For an output enable change in an SRAM rated at 20ns access time,  ${}^tHZ = 7$ ns and  ${}^tLZ = 2$ ns; therefore  ${}^tC = 5$ ns. If this calculation is correct, there would be a serious bus contention problem. Thus, for a system running with a 20ns cycle, almost 25 percent of the total cycle would be lost to bus contention and there would be a large increase in power dissipation in the output buffers.

Happily, the previous analysis is not valid because <sup>t</sup>HZ maximum occurs at completely different test conditions than <sup>t</sup>LZ minimum. <sup>t</sup>HZ maximum is worst-case at the highest operating temperature and the lowest power-supply voltage. On a commercial data sheet, this would be at 70° C and 4.5V. <sup>t</sup>LZ minimum is specified at the lowest operating



## Figure 3 READ AND WRITE CYCLE TIMING

temperature and the highest voltage. Again, on the commercial data sheet, this would be  $0^{\circ}$  C and 5.5V. It is not possible for two SRAMs on the same board to be at such diverse temperatures and voltages. In a "real world" system — that is, one with an equal operating environment for temperature and power supply voltage —  ${}^{t}HZ$  -  ${}^{t}LZ$  is approximately 0.2ns.

Futhermore, Micron fast SRAMs have been designed to insure the outputs always turn off faster than the they turn

on when operating at the same voltage and temperature:  ${}^tHZ < {}^tLZ$ . Since the devices will normally be mounted on the same board, the bus contention associated with the SRAM control signals has been minimized.

Care must be taken when mutiple vendors' SRAMs share the bus. An analysis of the output turn-off time must be done under the same operating and temperature conditions to insure that bus contention between the devices is minimized.

# APPLICATION/TECHNICAL NOTE

# TECHNICAL NOTE

# SRAM CAPACITIVE LOADING

### INTRODUCTION

Many high-speed 16-bit and 32-bit microprocessor systems require fast SRAMs. SRAMs are used either in main memory or caching subsystems. In either case, the SRAMs are typically required to interface with a system bus that is shared by one or more microprocessors, several I/O devices and other types of memory (ROM, EPROM, etc.).

Even though transceivers and/or buffers interface with the actual bus, SRAMs are typically required to drive loads larger than what is specified in the data sheet timing parameters. Hence, the access time must be derated to reflect the actual performance of the SRAM under these circumstances.

### SIMILARITY BETWEEN SRAM FAMILIES

Micron's 16K, 64K, 256K and 1 Meg SRAM families all have the same size output transistors and output architecture. Hence, all devices will have the same drive characteristics. The actual data presented in this technical note are derived from the 256K SRAM family.




Figure 1
INCREASED ACCESS TIME vs.
ADDITIONAL OUTPUT LOADING

### COMPARISON OF DEVICES

Figure 1 compares the effects of capacitive loading on the Micron SRAM family with SRAMs from a typical memory supplier and discrete CMOS logic, designed to drive heavy loads. The graph illustrates the additional access time required to drive various capacitive loads.

As expected, the Micron SRAM family does not drive heavy loads as well as the discrete CMOS logic, but does drive faster than the typical SRAM from other suppliers.

The graph line which represents the Micron SRAM family is based on data gathered on the Micron 256K SRAM. Access time measurements were taken with the SRAM subjected to various capacitive loads. In the range covered, the change in access time was seen to be a linear function of the capacitive load. The following equation may be used to determine the access time required for a specific load.

$$T_{AA}(actual) = T_{AA}(data sheet) + T_{AA}(additional)$$

$$T_{AA}$$
 (additional) (ns) = .022 (ns/pF)  $C_{AB}$ 

This applies where  $C_a$  is the additional capacitive load expressed in picofarads (pF). For example, the access time needed for a 100pF total capacitive load is:

 $T_{AA}$ (actual) = 20ns +  $T_{AA}$ (additional) = 20ns + .022 \* (total load - rated load) = 20ns + .022ns/pF \* (100pF - 30pF) = 20ns + 1.5ns = 21.5ns

### SUMMARY


The SRAM timing specifications of all major vendors are based upon an industry standard capacitive load of 30pF. In most applications, the SRAMs are required to drive much larger capacitive loads. In addition, today's designs are implemented around higher frequencies. This requires the system timing to be more precise; hence, loading becomes a more important issue. Understanding how the SRAM will perform under specific loading conditions may result in a more reliable design.


# ■ APPLICATION/TECHNICAL NOTE

# TECHNICAL NOTE


### INTRODUCTION


These curves represent the typical operating characteristics of Micron's 1 Meg, 25ns SRAM. They may be used to calculate the typical operating parameters of a memory system. For worst-case design limits, the system designer should refer to the individual data sheets in the SRAM section of this data book.








### 1 MEG FAST SRAM TYPICAL OPERATING CURVES

























# APPLICATION/TECHNICAL NOTE

## TECHNICAL NOTE


### INTRODUCTION


These curves represent the typical operating characteristics of Micron's 256K, 20ns SRAM. They may be used to calculate the typical operating parameters of a memory system. For worst-case design limits, the system designer should refer to the individual data sheets in the SRAM section of this data book.








### 256K FAST SRAM TYPICAL OPERATING CURVES
























# ■ APPLICATION/TECHNICAL NOTE


## TECHNICAL NOTE


### 64K FAST SRAM TYPICAL OPERATING CURVES


### INTRODUCTION


These curves represent the typical operating characteristics of Micron's 64K, 12ns SRAM. They may be used to calculate the typical operating parameters of a memory system. For worst-case design limits, the system designer should refer to the individual data sheets in the SRAM section of this data book.





























# APPLICATION/TECHNICAL NOT

# TECHNICAL NOTE

# 128K x 8 SRAM CHIP ENABLE OPTIONS

### INTRODUCTION

There are two standard pin configurations for the 128K x 8 SRAM. One version has a single chip enable  $(\overline{CE})$ , Figure 1. The other has two chip enables,  $\overline{CE1}$  and CE2, Figure 2. These two configurations result from the original JEDEC Standard No. 21-C, page 3.7.5-11, that allows pin 30 (CE2) to be either a chip enable or a no connect (NC).

This technical note describes a method for designing a system to accept either part for a single chip enable system. It also shows the advantages of using the dual chip enable version to eliminate decoder logic in larger memory system designs.

Micron produces both versions of the  $128K \times 8$  SRAM. The MT5C1008 has two chip enables and the MT5C1009 has one chip enable. The single chip enable version is usually used to replace modules in existing designs.

### PC BOARD DESIGN CONSIDERATIONS

When a printed circuit board is designed for a one chip enable application, it is possible to wire the board so it can use both the single chip enable and the dual chip enable 128K x 8 SRAMs. To allow the PC board to accept either SRAM, pin 30 must be connected to Vcc. For a dual chip enable SRAM, CE2 is always asserted since it is wired directly to Vcc. This allows the device to be controlled by CE1.

The single chip enable device has a NC on pin 30. Vcc wired to this pin does not affect the operation of the SRAM in any way.

### TWO CHIP ENABLE DESIGNS

The MT5C1008 with dual chip enables can be used to increase memory depth without adding additional logic gates. An example of this design technique is shown in Figure 3. Two MT5C1008 devices are connected together to form a 256K x 8 memory without using any "glue logic."

If a single chip enable device is used in this design, an inverter would be needed on the A17 address line between the two devices. The addition of this inverter adds a gate delay directly in the access time path of the memory system. This also adds 4 to 8ns to the access time of the SRAMs.

On the dual chip enable device, one enable is asserted when the input is LOW (CE1) and the other chip enable (CE2) is asserted when the input is HIGH. This allows the system designer to wire directly from an address to the SRAMs without adding an inverter.

### PIN ASSIGNMENT (Top View)

NC	þ	1 0	32	Vcc
A16	þ	2	31	A15
A14	þ	3		CE2
A12			29	WE
A7	þ	5	28	A13
A6	þ	6	27	8A [
A5	þ	7		A9
A4	þ	8	25	A11
A3	þ	9	24	ŌĒ
A2	þ	10	23	A10
A1	þ	11	22	CE1
A0	þ	12	21	DQ8
DQ1	þ	13	20	DQ7
DQ2	þ	14		DQ6
DQ3	þ	15	18	DQ5
Vss	d	16	17	DQ4

### Figure 1 MT5C1008


NC	d	1	32	Vcc
A16	d	2	31	A15
A14	9	3	30	) NC
A12	þ	4		) WE
A7	þ	5		A13
A6	d	6	27	3 A8
A5	d	7		
A4	q	8	25	A11
A3	þ	9	24	) OE
A2			23	A10
A1	¢	.11		CE
A0	q	12	21	DO8
DQ1	þ	13	20	DQ7
DQ2	d	14	19	DQ6
DQ3	þ	15	18	DQ5
Ves	d	16	17	h no4

Figure 2 MT5C1009

As shown in Figure 3,  $\overline{\text{CE1}}$  is connected to ground on the first SRAM and CE2 is connected to Vcc on the second SRAM. The input/output pins from both SRAMs are wired together to form a high-speed 256K x 8 SRAM system.

### **SUMMARY**

Micron produces two versions of the 128K x 8 SRAM. The MT5C1008 has two chip enables and the MT5C1009 has one chip enable. In new designs, the MT5C1008 optimizes system performance at a lower cost. The MT5C1009 reduces power and cost and improves reliability of systems designed with 128K x 8 SRAM modules.



U1, U2 = MT5C1008

Figure 3 256K x 8 SRAM SYSTEM

# APPLICATION/TECHNICAL NOTE

# APPLICATION NOTE

# MT56C0816 CACHE DATA SRAM FAMILY

### INTRODUCTION

The Micron MT56C0816 Cache Data SRAM family was developed in response to a need for compact cache subsystems for the Intel™ 80386 microprocessor. Applications using the 80386 demand maximum performance, and DRAM technology cannot meet the fast access times required for zero-wait-state operation. Statistics show that a small cache subsystem allows the majority of 80386 memory accesses to be completed within the 80386 cycle time. This eliminates the need for wait states¹ to be added to the memory cycle, allowing the 80386 to operate at its maximum performance level. The cache can be designed using fast commodity SRAMs.

However, the Micron Cache Data SRAM allows cache subsystem designs requiring less space, using less power and offering greater reliability than the fast SRAM implementation. Design and debug times are also reduced, because the Micron MT56C0816 is designed to connect directly to off-the-shelf 80386 cache controllers.

This application note explores why caching is needed. It then discusses how a cache subsystem works, what influences the performance of the cache, and how different cache organizations and architectures compare.

In addition, this application note looks at the most popular off-the-shelf controllers available to implement a cache subsystem. It compares several fast SRAM and cache data SRAM implementations with those controllers. Finally, a summary of the cache data SRAM advantages is shown.


### BACKGROUND

Microprocessors have typically interfaced directly to DRAM (dynamic random-access memory) main memory due to their relatively slow clock speeds and multiple clock instruction cycles. But over the past few years, complexinstruction-set computer (CISC) microprocessors have driven the clock frequencies into the 20, 25 and 33 megahertz (MHz) range. The two most dominant CISC architectures are the 80X86 and 680X0. The number of clock cycles needed to execute a specific instruction has steadily decreased and is now approaching a single clock cycle for many instructions.

The introduction of reduced-instruction-set computer (RISC) architectures has fueled the quest for higher clock frequencies and reduced clock cycles for each instruction executed. Some of the predominant RISC architectures include SPARC™, 80960, R3000, 29000 and 88000. RISC

## MT56C0816 PIN ASSIGNMENT (Top View)

### 52-Pin PLCC 52-Pin PQFP



architectures requiring the absolute minimum number of clock cycles for each instruction are not only approaching single clock execution, but in some cases are able to sustain multiple instruction execution in a single clock cycle. CISC microprocessors are not far behind, and the competition between the CISC and RISC camps is driving processor designers to continuously reach for maximum performance.

This new era of performance is placing heavy demands on memory subsystems that heretofore have been able to

For example, the 80386 can complete a memory cycle in two clock periods. With a 25 MHz processor, this allows 80ns for the processor to output its address to the memory array. It also provides time for the decode circuitry to supply the necessary signals to the memory and enables the memory to respond once it has received the necessary signals. In typical applications, the speed of the memory array that is needed to avoid any wait states is 35ns.

<sup>&</sup>lt;sup>1</sup> Wait states are one or more additional processor clock cycles added to the memory access cycle. These extra clock cycles keep the processor idling while memory has time to respond to the memory request. For a given processor's clock speed, the number of wait states needed to complete a memory access is directly related to how fast the memory can respond to a read or write request initiated by the microprocessor.

keep pace. For example, an 80386 processor operating at 25 MHz requires a memory access time of close to 40ns if it is to operate at maximum performance (meaning no wait states):

 $2 \times$  clock cycle time - address delay - data setup - decode logic and buffer delay = (2 \* 40) - 21 - 7 - 10 = 42ns

Current DRAM access speeds are in the 70ns to 80ns access range. Even with faster access techniques such as FAST PAGE and STATIC COLUMN modes, the DRAM access time is not sufficient to meet zero-wait-state access times.

The alternative to adding wait states to the system and thus degrading performance is to design a system architecture that makes the memory appear faster to the CPU. Approaches that have been implemented include organizing the DRAM in multiple banks, adding some fast SRAM for specific code and data or caching.

The use of a cache is applicable in high-end systems as well as cost-conscious, medium-performance systems. At the high end, where the goal is to maximize performance on every processor cycle, the only alternative to cache is the use of very fast SRAMs as the main memory to achieve zerowait-state performance. This is a very expensive solution.

The medium performance systems must constantly balance performance and cost. A small cache in these systems can achieve much higher performance with a relatively small, incremental cost.

### **CACHE OVERVIEW**

### WHAT IS A CACHE

A cache is small, fast, local storage for frequently accessed code and data. It consists of high-speed memory (usually SRAM) that resides between the CPU and the main memory (usually DRAM) in a processor system. Figure 1 illustrates a typical block diagram of an 80386-based cache system.

The cache increases the effective speed of the main memory by responding quickly with a copy of the most frequently used items in main memory. The cache control logic checks the address of each memory access and, if it is present in the cache, allows the cache to respond instead of main memory. Accesses to the cache are much faster (typically zero wait states) than accesses to main memory. The more accesses that are made to the cache, the better the overall system performance. Hence the goal in designing a cache is to maximize accesses to the cache (known as the cache hit rate).




Figure 1
TYPICAL 80386-BASED CACHE SYSTEM

# APPLICATION/TECHNICAL NOTE

### WHY A CACHE WORKS

The theory of a cache is based on two attributes of computer programs: temporal locality and spacial locality. Temporal locality (locality of time) is an attribute exhibited by computer programs where the same addressed code and data are used repeatedly in a short time. This behavior is typified by program loops, a very prevalent programming structure. Spacial locality (locality of place) is a computer program attribute in which the next needed information is found near the information that was just accessed. This occurs in most programs since related data are stored together (data tables, arrays, etc.) and instructions (code) are typically executed in sequence.

In a cache design, main memory may be thought of as a collection of many small, uniform segments. The cache contains a copy of one or more of these small memory segments that have been used recently. When the processor executes a read from main memory, the cache control determines if that address is contained in one of the small memory segments that are currently resident in the cache memory. If so, the access is completed by the cache. If not, the access is completed by main memory and the memory segment that has just been accessed is placed into the cache for future use. The attribute of spacial locality implies that the information needed next will also be found in the same

Table 1

	CACHE HIT RATES							
	<b>CACHE CONFIGUR</b>	ATION						
HIT RATE (%)*			LINE SIZE (BYTES)					
41	1	Direct	4					
73	8	Direct	4					
81	16	Direct	4					
86	32	Direct	4					
87	32	Two-way	4					
88	64	Direct	4					
89	64	Two-way	4					
89	64	Four-way	4					
89	128	Direct	4					
89	128	Two-way	4					
91	32	Direct	8					
92	64	Direct	8					
93	64	Two-way	8					
93	128	Direct	8					

<sup>\*</sup> Rounded to the nearest whole percent.

memory segment just accessed, which is now located in the cache. The attribute of temporal locality implies that the memory location, just accessed, will be used again in the near future.

### PERFORMANCE FACTORS

The performance of the cache (and hence the system) is measured by the cache hit rate, which is the percentage of successful cache accesses. The cache hit rate is determined by specific demands of software being executed and by cache-management policies.

The design factors that influence cache hit rate are: total cache memory size, cache memory organization (associativity), and cache transfer block size. These factors are all interrelated and each needs attention to obtain the optimum cost-effective result. Each factor presents tradeoffs of performance, complexity and cost. One factor may be decreased for cost reasons while another may be increased to improve performance. The same or better hit rate may still be obtained. However, the complexity might be increased also. The cache designer must carefully weigh each factor to achieve the best overall cost/performance/complexity ratio. Table 1 compares the cache hit rate of several cache sizes with varying associativity and line sizes.

### **COHERENCY**

Since the cache is a temporary buffer for a section of main memory, the cache designer must take into consideration how to keep the data consistent between main memory and the cache. This is called cache coherency.

There are instances when an address in the cache might not contain the same information as the same address in main memory. One such situation occurs during a write cycle, where a cache data element is updated to a new value. Now the address in main memory and the same address in the cache have two different values, with the cache containing the newest value. The main memory needs to be updated to contain the same information. This is controlled by the write policy of the cache.


Another such instance occurs when another processor writes information to a main memory address that is also located in the cache. This situation is handled by "snooping". Snooping occurs when the main memory bus is always watched by the cache logic. If a write occurs to a main memory address identical to a cached address, that cache address is marked invalid. This guarantees that if that address is accessed, it will be updated as main memory is accessed for the requested data.

There are two types of cache write policies: write-through and copy-back. A write-through cache will write to both main memory and the cache on each write cycle whenever the addressed location is found to be resident in the cache.


This ensures that the cache and main memory are always coherent, but it requires more main memory accesses, thus increasing bus usage. This also decreases performance due to the large amount of accesses to slower main memory. The main memory accesses may be made more efficient with the addition of write buffers, but this also adds significant complexity and coherency problems in the buffers.

The copy-back policy writes only to the cache, if the address location is present (cache hit), and allows the CPU to proceed. This allows maximum system performance.

However, the main memory still needs to be updated. The update of main memory occurs when the line that contains the write address in the cache is replaced by a new line. Main memory write updates occur far less often than the update policy of a write-through design. The copy-back policy also has its drawbacks. Instead of only replacing the data element (possibly one byte) that was written, all the bytes in the line are replaced. This may be as many as four, eight, 16 or more. This can result in a large time penalty when a copy-back occurs.



### **DIRECT-MAPPED BLOCK DIAGRAM**



TWO-WAY-SET BLOCK DIAGRAM
Figure 2

# APPLICATION/TECHNICAL NOTE

### **CACHE CONTROLLERS**

It quickly becomes apparent that all variables in cache design are interrelated and all have trade-offs. For most designs, especially those in the micro arena, caching represents a new realm. Unfortunately, designing a cache from scratch can add an enormous amount of time to the design. Fortunately, several companies have designed off-the-shelf cache controllers, which take into consideration all the trade-offs and performance factors. These controllers meet the majority of the needs of the 80386 cache market.

The three most popular 80386 cache controllers — Intel's 82385, Austek's A38202 and Chips & Technologies' 82C307 and Peak™ — were designed to interface with standard SRAMs as well as additional address latches and possible transceivers.

### DIRECT-MAPPED VERSUS TWO-WAY-SET IMPLEMENTATION

The use of an off-the-shelf cache controller eliminates most of the decisions that would occur in a discrete design. The trade-offs that have been made include line size, write update policy, and in some cases, even the cache size and associativity. The majority of controllers allow the user to configure only the associativity (direct or two-way set) and the cache size. The controllers support, without additional logic, both the TWO-WAY-SET ASSOCIATIVE and DIRECT-MAPPED modes.

The trade-off between DIRECT-MAPPED and TWO-WAY-SET ASSOCIATIVE modes is typically one of increased hit rate versus added complexity. Since the controllers have integrated the complexity, it might seem that the only logical choice is to use the TWO-WAY-SET ASSOCIATIVE mode. Assuming a 32 kilobyte (KB) cache, the direct mode will require four 8K x 8 SRAMs (one bank of 8K x 32 bits) while two-way mode will require 16 4K x 4 SRAMs (two banks of 4K x 32 bits). Figure 2 contains typical block diagrams illustrating implementations of direct-mapped and two-way-set designs.

The trade-off, then, is in the additional SRAMs for two-way set. This is reflected as incremental cost, power and board space needed to achieve the higher hit rate obtained over the direct-mapped implementation. For the 32KB cache size, the additional hit rate of the two-way-set implementation makes it the best choice if the board space is available. In the medium-to-high-end performance market, the extra performance (see Table 1) delivered by the two-way-set design is worth the extra cost.

Table 2 compares the board real estate and power requirements of each configuration. The two-way-set implementation requires eight 74F245 transceivers to control the flow of data between each bank and the common data bus. Figure 3 illustrates the board space requirements of each implementation.

The assumptions used for the board space comparison were .050 inch chip-to-chip spacing and .050 inch outside border around the circuitry. The power comparison is based on a 25 MHz design assuming 10ns decoding delay. This gives the following equation for the cache 8K x 8 SRAM access time:

Cache SRAM available access time = 4 \* 386CLK2 - 386 address delay - 386 ready setup - SRAM enable decode - 74F373 delay = (4 \* 20ns) - 21ns - 9ns - 10ns - 9ns = 31ns.


The 8K  $\times$  8 configuration would require SRAMs with an access time of 25ns. For the two-way-set configuration, an additional 6ns must be subtracted for the delay through the 74F245 transceivers. This barely provides 25ns for the 4K  $\times$  4 SRAM access time in this latter implementation. Any other delays that exist in the data access path must also be taken into consideration. In the case of the 4K  $\times$  4 SRAMs, a 20ns part will probably be required.

Table 2


32KB CACHE CONFIGURATION COMPARISON								
CONFIGURATION	SRAM	# SRAMs	AREA (in²)	POWER (W)				
Direct-Mapped	8K x 8	4	3.23	2.75				
Two-Way-Set	4K x 4	16	10.57	10.55*				

<sup>\*</sup> The 4K x 4 configuration incorporates two banks of eight SRAMs each. One bank is active, while the other is in standby mode. This fact was used in the power calculations.





### DIRECT-MAPPED SPACE REQUIREMENT USING 8K x 8 SRAMS



TWO-WAY-SET SPACE REQUIREMENT USING 4K x 4 SRAMS

Figure 3

### MT56C0816 INTEGRATED CACHE SRAM

The MT56C0816 is an application-specific  $8K \times 16$  SRAM designed for, but not limited to, cache data SRAM implementations. The MT56C0816 is designed to be used in either direct-mapped or two-way-set designs. It incorporates an on-chip address latch, on-chip multiplexing between the two SRAM banks (for two-way-set mode), fast output enable times and low-power consumption.

Almost all designs have used the MT56C0816 in the TWO-WAY-SET mode of operation. This is due to the fact that the MT56C0816 eliminates the major problems in implementing the TWO-WAY-SET mode architecture, namely the cost, space and power. Before the MT56C0816, a two-way-set implementation required three times the board space and four times the power of a direct-mode design when using standard SRAMs.

Due to the integration of on-chip address latches and multiplexors, often a lower-speed MT56C0816 can be used in place of a higher-speed, more costly standard SRAM. The advantages of the MT56C0816 don't stop here. It is widely second-sourced by other suppliers, the access time has been reduced to 20ns and it is available in the smaller PQFP package.

Table 3 compares the board space, power and access time requirements of standard SRAMs and both packages of the MT56C0816 in a 32KB cache design. The numbers presented are applicable to both direct-mapped and two-way-set implementations for the MT56C0816 and 4K x 4SRAMs. The use of 8K x 8 SRAMs in a two-way configuration requires a minimum of 64KB in the cache and are not considered in the comparison. The same board area assumptions are used in Table 3 as in Table 2 regarding chip-to-chip and circuitry border spacing. The area values are normalized to the MT56C0816 in the POFP package.

The SRAM access time and power considerations are based on a 33 MHz 80386 design assuming a 10ns enable decode time. The cache SRAM access time equation is as follows:

Cache SRAM access time = 4\*386CLK2 - 386 address delay - 386 ready setup - SRAM enable decode - 74F373 delay = (4\*15ns) - 15ns - 7ns - 10ns - 9ns = 19ns


This will require  $8K \times 8$  SRAMs with a 15ns access time. The  $4K \times 4$  implementation requires that the transceiver delay time (6ns) also be subtracted, which leaves only 13ns. Hence, a 12ns part must be used.

Table 3

CACHE SRAM COMPARISON (33 MHz)								
DEVICE	NUMBER OF DEVICES	PC BOARD AREA	POWER (W)	ACCESS SPEED (ns) REQUIRED				
MT56C0816 PQFP	2	1.00	2.2	25				
MT56C0816 PLCC	2	1.94	2.2	25				
8K x 8 SOJ 74F373 SOIC	4 2	2.28	3.15	15				
8K x 8 DIP 74F373 DIP	4 2	3.99	3.15	15				
4K x 4 SOJ 74F373 SOIC 74F245 SOIC	16 2 8	8.58	12.15*	12				
4K x 4 DIP 74F373 DIP 74F245 DIP	16 2 8	13.05	12.15*	12				

<sup>\*</sup> The 4K x 4 configuration incorporates two banks of eight SRAMs each. One bank is active while the other is in standby mode. This fact was used in the power calculations.







# 0.795 inches 0.795 inches 0.05

### MT56C0816 PQFP


MT56C0816 PLCC






8K x 8 SOJ/SOIC

8K x 8 DIP



4K x 4 SOJ/SOIC

Figure 4



4K x 4 DIP Figure 5

The MT56C0816 incorporates the address latch on-board and allows 9ns to be added back into the SRAM access time. This yields a 28ns access time for a MT56C0816 design, which is easily met by the 25ns part. This access time is applicable to both the direct mode and two-way set configurations since the data multiplexing is also on-chip.

Figures 4 and 5 illustrate the board space required by the MT56C0816 and the standard SRAM configurations that are summarized in Table 3.

### **OPTIMUM SYSTEM**

The available, off-the-shelf cache controllers allow very quick and efficient cache subsystem designs for 80386-based systems. And an off-the-shelf controller teamed with the MT56C0816 maximizes the system performance/cost ratio. The MT56C0816 allows the controller to be employed in its highest performance mode, two-way-set associativity, without the disadvantages incurred using standard SRAMs.




Figure 6



Table 4

	MICRON CACHE SRAM FAMILY									
PART NUMBER	DESCRIPTION	SPEED (ns)	PACKAGE	AVAILABILITY						
MT56C0816	Dual 4K x 16 or 8K x 16 Addresses 0 through 11 are latched	20, 25, 35	PLCC PQFP	Now						
MT56C0818	Dual 4K x 18 or 8K x 18 Addresses 0 through 11 are latched	20, 25, 35	PLCC PQFP	Now						
MT56C2818	Dual 4K x 18 or 8K x 18 80486 self-timed write; used on Intel Turbocache 486™ module	24, 28	PLCC PQFP	Now						
MT56C3816	Dual 4K x 16 or 8K x 16 Addresses 0 through 12 are latched	20, 25, 35	PLCC PQFP	Now						
MT56C3818	Dual 4K x 18 or 8K x 18 Addresses 0 through 12 are latched	20, 25, 35	PLCC PQFP	Now						

A two-way-set design using the MT56C0816 requires only two parts versus 10 for an 8K  $\times$  8 SRAM implementation and 26 for a 4K  $\times$  4 implementation. A direct-mapped design using the MT56C0816 requires only two parts versus six for an 8K  $\times$  8 SRAM implementation and 26 for a 4K  $\times$  4 implementation. In addition to the board-space, power and integration advantages, the MT56C0816 offers a direct connection to the controllers. This means higher system reliability and easier design and debugging over the standard SRAM implementations. Figure 6 shows a detailed diagram of a system using the MT56C0816.

### MORE SOLUTIONS

An entire family of cache-specific data SRAMs is available. Table 4 lists the members of the cache SRAM family.

In addition, Micron was the first to introduce the MT56C0816 both in a 20ns access speed and in the thin, small-outline PQFP package.

### SPECIAL CONSIDERATIONS

The Micron MT56C0816 was designed for a specific generation of cache implementations for the 80386. That generation required a nonlatched A12 address and a faster A12 access time. Since then, designs employing certain off-the-shelf controllers are more efficiently implemented if address line A12 is latched on the cache data SRAM. These designs do not require the faster A12 access time. In order to keep pace with the everchanging design community, Micron introduced time-frame versions of the MT56C0816 and the MT56C0818 with address A12 latched. The part numbers of these new devices are MT56C3816 and MT56C3818 respectively.

The latched A12 version of the cache data SRAM can be appealing in 80386DX designs where the cache uses a two-way-set associative architecture and the cache size is 64KB or larger. The latched A12 parts are applicable for 80386SX designs where the cache is structured using a two-way-set associative organization and the cache size is 32KB or larger.

Designs using a direct-mapped architecture essentially use the cache data SRAM as an 8K x 16 SRAM and as such the latched version would be advantageous in all cases. Whether the latched or unlatched A12 version of the cache data SRAM is more advantageous depends entirely on the specifics of each individual design.

### SUMMARY

The Micron MT56C0816 has been as important to 80386 caching solutions as the off-the-shelf controllers from Intel, Austek and Chips & Technologies. The direct connection of the MT56C0816 to controllers makes its implementation more appealing for the designer from both a design and debug standpoint. The reduced board space, power and comparable cost to commodity SRAM implementations are advantages that make the MT56C0816 the right choice for new designs.

Micron's MT56C0816 adds reliability to systems due to the reduced component count. It also offers other, less obvious cost advantages. For instance, reduced board space requirements directly affect board manufacturing costs and allow more components to be placed on the board. Better reliability means lower costs due to fewer returns and fewer board revisions. The MT56C0816 also minimizes inventory and assembly costs. Clearly the Micron MT56C0816 is a superior solution to standard SRAMs in cache designs.

## MICHON TECHNOLOGY, INC.

STATIC RAMS	1
SYNCHRONOUS SRAMS	2
SRAM MODULES	3
CACHE DATA/LATCHED SRAMS	4
FIFO MEMORIES	5
APPLICATION/TECHNICAL NOTES	6
PRODUCT RELIABILITY	7
PACKAGE INFORMATION	8
SALES INFORMATION	9



# RELIABILITY

### **OVERVIEW**


At Micron, we emphasize superior product quality through our unmatched reliability system. We define product reliability as a product's ability to perform its intended functions and operate under specified environmental conditions for a specified length of time. This section contains a brief overview of some of the issues that affect the reliability of IC devices and briefly describes Micron's reliability program.

For a more in-depth discussion of reliability, please refer to Micron's Quality/Reliability Literature.

### **RELIABILITY GOALS**

When we discuss reliability goals of semiconductor ICs, we typically refer to the traditional reliability curve of component life. The reliability curve, or "bathtub curve," appears below, where h(t) is the hazard rate or the probability of a component failing at  $t_0\!+\!1$  in time if it has survived at time  $t_0$ .

Figure 1 shows that the significant portion of this curve is the random failure segment. The term "infant mortality" refers to those ICs that would fail early in their lives due to manufacturing defects. To screen out such failures, Micron evaluates all our products using intelligent burn-in. This unique AMBYX™ intelligent burn-in/test system, developed is described in the following section.






Figure 1
RELIABILITY CURVE

# RELIABILITY

## MICRON'S AMBYX™ INTELLIGENT BURN-IN AND TEST SYSTEM

Throughout the semiconductor industry, burn-in has been a crucial factor to increase memory products' reliability. Micron stresses our memory devices to simulate years of normal use. Then we document and analyze the results so that we can take any corrective action needed.

To effectively screen out infant mortalities, Micron believes it is critical to functionally test devices several times during the burn-in cycle without removing them from the burn-in oven. We were so convinced of the importance of highly refined burn-in that we searched for a system to meet this need. Because we found no system that met our requirements, we introduced the concept of "intelligent" burn-in and, in 1986, we developed the AMBYX™ intelligent burn-in and test system. Today, we use it to test every component and system-level product we make.

With the AMBYX, we can determine if the failure rate curves of *individual* product lots reach the random failure region of the bathtub curve by the end of the burn-in cycle. We subject product lots that do not exhibit a stable failure rate to additional burn-in. This burn-in flow also brings the slightest variation in a product's failure rate to our attention.

Since the AMBYX allows us to test devices for functionality without removing them from the burn-in oven, we effectively eliminate failures resulting from handling, thereby minimizing "noise" from the test results. During the test phase, output produced by the devices under test is compared to the pattern expected. If a discrepancy occurs, the AMBYX records the failure and provides the bit address, device address, board address, temperature, Vcc voltage, test pattern, and time set.

During the burn-in cycle itself, devices are functionally tested in four intervals. The first test begins at room temperature. Then, we ramp up the oven to 85°C for more functional testing. This enables us to detect thermal intermittent failures, another unique feature of intelligent burn-in. We conduct the next test at 125°C — any device that does not pass this sequence is eliminated. As the

burn-in process continues, the devices are dynamically stressed at high temperature and voltage for a given number of hours. At the end of this period, we functionally test all devices again, followed by another burn-in cycle and further tests. This sequence is repeated four times on every device in every production lot.

These test results allow us to identify individual failures after each burn-in cycle. Figure 2 illustrates how the four burn-in and test cycles flow. The typical test results shown make up the first portion of the bathtub curve of component reliability.

There are two important reasons that Micron conducts the last two burn-in and test periods (or "quarters") at lower Vcc than the first two portions. First, we want the several million device hours that we accumulate weekly on production lots to be conducted at stress conditions identical to the conditions for the extended high-temperature-operating-life (HTOL) test. All semiconductor manufacturers use this test to calculate the random field failure rates. Second, we want to be sure we are not introducing new failure modes (failures unrelated to normal wearout) by testing them at extremely elevated conditions. In this way, Micron ensures that we've effectively screened our products for infant mortalities.

Control charts, such as the one shown in Figure 3, alert us to trends in the failure rates of some lots. When we detect an increase in a certain failure rate, we pinpoint the lots that need additional burn-in cycles to identify all variables that might influence the failure rates of those lots. Such variables could include fabrication and assembly equipment, manufacturing shifts and time frames when the lots were processed through specific steps.

The overall benefits of intelligent burn-in are wide ranging. It allows us to identify early-life failures and failure mechanisms as they would actually occur in customer applications. It also allows us to identify problem lots that, if undetected, could contribute substantially to infant mortalities.




Figure 2 AMBYX™ BURN-IN/TEST FLOW AND TEST RESULTS

## ENVIRONMENTAL PROCESS MONITOR PROGRAM

Micron's environmental process monitor (EPM) program is designed to ensure the reliability of our standard products. Under this program, we subject weekly samples of our various product and package types to a battery of environmental stress tests.

As discussed in the previous pages, we test our devices for many hours under conditions designed to simulate

years of normal field use. We then apply equations derived from intricate engineering models to the data collected from the accelerated tests. From these calculations, we are able to predict failure rates under *normal use*. Figure 3 shows the conditions for these tests, known as "accelerated environmental stress" tests. The EPM program described in Figure 3 is for our 1 Meg SRAM.



TEST NAME AND DESCRIPTION	TEST DURATION	BIWEEKLY SAMPLE SIZE
HIGH TEMPERATURE OPERATING LIFE (125°C, 6.0V, Checkerboard/Checkerboard Complement Pattern)	1,008 Hours	100 Devices
TEMPERATURE AND HUMIDITY (85°C, 85% R.H., 5.5V, Alternating Bias)	1,008 Hours	50 Devices
AUTOCLAVE (121°C, 100% R.H., 15 PSI, No Bias)	288 Hours	25 Devices
LOW TEMPERATURE LIFE (-25°C, 7.0V, Checkerboard/Checkerboard Complement Pattern)	1,008 Hours	5 Devices
TEMPERATURE CYCLE (-65°C TO +150°C, Air to Air)	1,000 Cycles	50 Devices
THERMAL SHOCK (-55°C TO +125°C, Liquid to Liquid)	700 Cycles	10 Devices
HIGH TEMPERATURE STORAGE (150°C, No Bias)	1,008 Hours	50 Devices
ELECTROSTATIC DISCHARGE (+ and -)	MIL-STD-3015.7	40 Devices

**NOTE:** Samples pulled from five different lots at finished goods.

Figure 3
SAMPLE ENVIRONMENTAL PROCESS MONITOR - 1 MEG SRAM

# RELIABILITY

### **FAILURE RATE CALCULATION**

The failure rate during the useful life of a device is expressed as percent failures per thousand device hours or as FITs (failures in time, per billion device hours), and is calculated as follows:

Failure Rate =  $Pn \div [Device hours \times A.F. environment]$ 

A.F. is relative to the typical operating environment.

where: Pn = Poisson Statistic (at a given confidence level). In our example, Pn = 4.175 at at 60% confidence level.

Device hours = sample size multiplied by test time (in hours) In our example, device hours equal  $3.04 \times 10^6$  in an accelerated environment.

A.F. =acceleration factor between the stress environment and *typical* use conditions. For the 1 Meg SRAM, the acceleration factor between 125°C, 6V (HTOL stress conditions) and 50°C, 5V (typical operating conditions) equals 254.9. (Calculation of this acceleration factor is described in the following section).

Thus, the failure rate of the Micron 1 Meg SRAM family is computed as follows:

Failure Rate =  $4.175 \div (3.04 \times 10^6) (254.9) = 5.388 \times 10^{-9}$ 

where: total device hours at test conditions =  $3.04 \times 10^6$ . Equivalent device hours at typical use conditions (50°C, 5V Vcc) using an acceleration factor of  $254.9 = 775 \times 10^6$ .

To translate this failure rate into percent failures per thousand device hours, we multiply the failure rate obtained from the equation above by 10<sup>5</sup>:

Failure Rate =  $(5.388^8 \times 10^{-9}) \times 10^9 = 0.0005388\%$  or 0.0005% per 1K device hours

To state the failure rate in FITs, we multiply the failure rate obtained from the equation above by 10°:

Failure Rate =  $(5.388 \times 10^{-9}) \times 10^9 = 5.388$  or 5 FITs

# RELIABILITY

### **ACCELERATION FACTOR CALCULATION**

Again, using the 1 Meg SRAM for our example, the acceleration factor between high temperature operating life stress conditions (125°C,6V) and typical operating conditions (50°C, 5.5V) is computed using the following models:

### ACCELERATION FACTOR DUE TO TEMPERATURE STRESS

The acceleration factor due to temperature stress is computed using the Arrhenius equation, which is stated as follows:

$$A.F_{t_1/t_2} = e^{\left[\frac{E_a}{kT_1} - \frac{E_a}{kT_2}\right]}$$

where: k = Boltzmann's constant, which is equal to  $8.617 \times 10^{-5} \text{ eV/K}$ 

T<sub>1</sub> and T<sub>2</sub> = typical operating and stress temperatures, respectively, in kelvins

E = activation energy in eV (For oxide defects, which is the most common failure mechanism for the 1 Meg SRAM, used in our example, the activation energy is determined to be 0.3eV).

Using these values, the temperature acceleration factor between 125°C and 50°C is computed to be 7.62.

### ACCELERATION FACTOR DUE TO VOLTAGE STRESS

The acceleration factor due to voltage stress is computed using the following model:

A. 
$$F_{v_1/v_2} = e^{[\beta (v_1 - v_2)]}$$

where:


 ${\bf v}_1$  and  ${\bf v}_2={\bf stress}$  voltage and typical operating voltage, respectively, in volts

β = constant, the value of which was derived experimentally by running several sessions of Micron's intelligent burn-in test sequence at different voltages on large numbers of the device. (For the 1 Meg SRAM used in our example, ß equals 3.5).

Thus, the voltage acceleration factor for the 1 Meg SRAM between 6V (stress condition) and 5V (typical operating condition) is computed to be 33.45.

Finally, the overall acceleration factor due to temperature and voltage stress is calculated as the product of the two respective acceleration factors or:

$$A.F._{overall} = A.F._{temperature} \times A.F._{voltage}$$
$$= 7.62 \times 33.45$$
$$= 254.9$$



### Figure 4 AMBYX™ FOURTH QUARTER FAILURES

### **OUTGOING PRODUCT QUALITY**

Before being sent to our finished goods area, where products are prepared for shipping, a special unit within the quality assurance department takes a one-percent sample from each production lot. These samples are subjected to visual and electrical testing in order to measure the acceptable quality level (AQL) of all outgoing product. Figure 4 shows a flowchart illustrating Micron's AQL test procedure.

Visual or mechanical testing consists of an unaided visual inspection of the sample devices for any physical irregularities which could negatively affect their performance. If a sample device is found to have, for example, a bent lead, a package irregularity or excess solder, the entire lot is returned to our test area for a 100% visual inspection.

Electrical testing of the sample devices is performed using

ATE (automatic test equipment) systems. Testing is conducted at room temperature (~25°C) and at 70°C. Should an electrical failure occur, a quality assurance engineer further evaluates the failing device. If after completing this analysis, the quality assurance engineer determines which production monitor/test should have caught the failure and the entire lot is retested at that point in the test flow. These are important steps to preserve the integrity of our test process.

Micron records the percent of devices found to be defective in the total number sampled weekly on a control chart. This chart, containing AQL data for the previous 52 weeks, is presented in weekly management meetings so that the Quality Assurance department can take appropriate action.




Figure 5
AQL TEST FLOW FOR ALL OUTGOING PRODUCTS



Example of Special Processing: Lot Mounted on Tape & Reel




Figure 6
AQL TEST FLOW — SPECIAL PROCESSING

# RELIABILITY

## AUTOMATED DATA CAPTURE & ANALYSIS

Micron has developed a sophisticated data capture and analysis system with a computer network tailored to the needs of quality IC manufacturing. Figure 5 shows the various functional areas that provide the input to our VAX data bases.




Figure 7
STATISTICAL CORRELATION

### DATA CAPTURE

Automated, real-time data capture makes real-time charting  $(\overline{X})$  and R charts, etc.) of all critical operations and processes possible and ensures that appropriate personnel know of any unexpected variation on a timely basis. As production lots move through each manufacturing step, detailed information (including step number, lot number, machine number, date/time, and operator number) are entered into the production data base. Automated, highly-programmable measurement systems capture a host of parameters associated with equipment, on-line process material, and environmental variables.

### ANALYTICAL TOOLS

By using highly flexible, on-line data extraction programs, system users can tap this vast data base and design their own correlation and trend analyses. Because we can correlate process variables to product performance, we can make online projections of the quality of our finished product for a given lot or process run. In addition, we can estimate the

impact of process improvements on quality well in advance and can make the impact of process deviations more visible to our engineers. This approach allows us to model yield and quality parameters based on on-line parameters. We then use this model to predict the final product results through the following means.

### **GROUP SUMMARIES**

Summaries, which provide the means and standard deviations of user-defined parametrics, enable system users to compare the parametric values of production lots as well as special engineering lots.

### TREND ANALYSIS

Trend charts are routinely generated for critical parameters. System users can plot the means and ranges of any probe or parametric data captured throughout the manufacturing process.

show various parameters as a function of position on the wafer and are very useful for problem isolation. Maps may be analyzed individually or in groups. For example, wafers from an entire lot may be analyzed in relation to one particular parameter.

Maps, which are produced for all wafers during probe,

### **CORRELATION ANALYSIS**

Correlation analysis can be performed on any combination of factors; such as equipment, masks or electrical parameters. One report, regularly produced and disseminated to key personnel, takes two groups of lots (one with a high failure rate, the other with a low failure rate) and identifies all the pieces of equipment that are **common** to one or the other group. The report, thus, quickly alerts us to any correlation between a lot with a high failure rate and a particular piece(s) of equipment in the wafer fabrication or assembly areas.

Another regularly produced report analyzes a user-selected set of database parametrics against an index, such as manufacturing yield. Lots are divided into three subgroups (upper yielding, middle yielding and lower yielding). The report then correlates the yields with all electrical parametric values taken on individual lots at wafer sort. It helps us determine which processing step may have caused the yields to vary among the three subgroups.

### STATISTICAL PROCESS CONTROL CHARTS

Micron employs SPC control charts throughout the company to monitor and evaluate critical process parameters, such as critical dimensions (CDs), oxide thickness, chemical vapor depositions (CVDs), particle counts, temperature and humidity, and many other critical process and product quality parameters.


### RS/1 DISCOVER/EXPLORE

OVERLAYS OR WAFER MAPS

This analysis software is used for experimental design, and evaluation of results. The statistical approach supported by this software (*t* tests, ANOVA tables, multiregression analysis, etc.) has proven invaluable in reducing time expended for product development and for trouble shooting. It is also used to determine the relationships between process output and probe and parametric data. Using multiregression analysis, for example, we are able to determine the relationship between L effective and CD dimensions to the speed of a device.

The use of automation in data capture, analysis and feedback greatly enhances the flexibility and speed with which we can view all aspects of the manufacturing process. This effective data analysis and feedback system helps to reduce parametric deviations, improve margin to specifications, increase manufacturing yields and provide for more accurate fabrication output planning.

### **FABRICATION\***



### Incoming

Verification that the starting material is clean and uniform, and complies with all requirements. Each wafer receives an individual laser scribe for total product traceability.

### Photolithography

Wafers are coated with a layer of light-sensitive photoresist. Specified sections of the wafer are exposed by projecting ultraviolet light onto the wafer through a mask. The exposed photoresist hardens and becomes impervious to etchants.

### Etch

The areas of the wafer not protected by the exposed photoresist are removed by either plasma (dry etch) or acid (wet etch). The photoresist is then cleaned ("stripped") off of the wafer, leaving a pattern in the exact design of the mask

### Thermal Processing

Wafers are placed in furnaces where they are exposed to various gases while being heated to temperatures over 1,000 degrees celsius. Layers similar to glass are grown on the wafer. These layers help form the building blocks for the circuitry constructed on each wafer.

### **Implant**

Wafers are bombarded with positively or negatively charged dopant ions, which are implanted into the silicon. This process changes electrical characteristics in selective areas of the silicon. This is called "doping," and forms conductive regions on the wafer.

### Metal

A thin layer of aluminum or other metal is deposited and patterned, forming interconnections between various regions of the die.

### **Passivation**

The fabrication process is completed by forming a final glass layer on the wafer. This layer protects the circuits from contamination or damage through the testing and packaging process flows.

### Probe


When the fabrication process is complete, each wafer consists of many "dice." Each die on the wafer is taken individually through a series of tests. A computer attached to a probe card tests the die and produces a "wafer map" storing data on each functioning (good) die . All data is collected and stored for each die. Wafer maps are used in assembly to ensure that only good dice are packaged.

Assembly (see next page)


<sup>\*</sup>This flow is general and is based on DRAM products.

# RELIABILITY

### **ASSEMBLY\***



<sup>\*</sup>This flow is general and is based on DRAM products.



### TEST\*

### Assembly

Fully fabricated silicon wafers reach assembly after each die has been probed to screen out failures. Passing chips are then carried through a number of steps to become individual units in leaded packages.

### Hot Pregrade

At temperatures ranging from 83°C to 125°C, parts are tested for speed grade and functionality. Parametric tests are performed to detect opens, shorts, input and output leakage, input and output high and low levels and standby current. Functional tests include low and high Vcc margin, vbump, speed sorting, dynamic and static refresh, and a full range of patterns and backgrounds. Patterns performed include row fast, column fast, single and multiple walking columns and diagonals, moving inversions, and fast page or static column. Backgrounds used include solids, checkerboard, row stripes, column stripes and parity. Specific tests and temperatures as applicable to specific products.

### Marking

Devices are marked with ink with the following information: year, special process designator, part type, package type and speed grade.

### Burn-in

Micron uses its exclusive AMBYX™ intelligent burn-in and test system to screen out infant mortalities. Devices are dynamically burned-in using checkerboard/checkerboard complement patterns in four intervals under the following conditions: 125°C, 7.5V Vcc for the first two intervals and 125°C, 6V Vcc for the final two intervals. Functional testing is performed at 85°C and back to 25°C AMBYX™ tests for thermal intermittent opens. Devices are also functionally tested at burn-in conditions (125°C, 7.5V) at the beginning of the burn-in cycle to verify that the devices under test are being properly exercised.

### **Ambient Post**

At a temperature of 25°C, parametric tests include input and output leakage as well as standby and operating currents. Functional tests include low and high Vcc margin, vbump, speed sorting, dynamic and static refresh, and a full range of patterns and backgrounds. Patterns performed include row fast, column fast, single and multiple walking columns and diagonals, moving inversions and fast page or static column. Backgrounds used include solids, checkerboard, row stripes, column stripes and parity.

### **Hot Final**

At a temperature of 78°C to 100°C, parametric tests include input and output leakage as well as input and output high and low levels. Functional tests include low and high Vcc margin, vbump, speed sorting, dynamic and static refresh, and a full range of patterns and backgrounds. Patterns performed include row fast, column fast, single and multiple walking columns and diagonals, moving inversions and fast page or static column. Backgrounds used include solids, checkerboard, row stripes, column stripes and parity.

### Scanner

Devices are optically scanned by an automated scanning machine for bent leads, incorrect splay, coplanarity failures and tweeze failures. Passing and failing parts are then sorted into appropriate bins.

### Visual Inspection

All devices, now tested to be functional, are visually inspected for cosmetic defects such as bent leads, poor marks, broken packages and poor solder. Defective products are removed and repaired if possible. Data on the type of defects found is carefuly recorded and used for improving the manufacturing processes in both assembly and test.

### Ouarantine

All production lots are held at this stage until a quality assurance monitoring program confirms that electrical and environmental specifications are met.

### **Packaging**

Devices are prepared for shipping. They may remain in tubes or they may be mechanically placed in tape-and-reel packages, ready for application in automatic pick-and-place machines. Products will be either dry packed in vacuum sealed bags, or placed in black antistatic bags.

### Finished Goods

Devices are shipped through a system that maintains lot identity.

<sup>\*</sup>This flow is general and is based on DRAM products.


# MICHON


STATIC RAMS	
SYNCHRONOUS SRAMS	2
SRAM MODULES	3
CACHE DATA/LATCHED SRAMS	4
FIFO MEMORIES	5
APPLICATION/TECHNICAL NOTES	6
PRODUCT RELIABILITY	7
PACKAGE INFORMATION	8
SALES INFORMATION	9



PACKAGE TYPE	PIN COUNT	PAGE	PACKAGE TYPE	PIN COUNT	PAGE
PLASTIC DIP	20	8-2	PLASTIC SOI	24	8-12
	22	8-3		28	
	24	8-4		32	
	28		DI ACTIC COIC	24	0 15
	32	8-7	8-7 PLASTIC SOIC.	24	0-13
PLASTIC ZIP	28	8-8	MODULE SIMM.	64	8-16
PLCC	32	8-9	MODULE ZIP	64	8-17
	52	8-10	MODULE DIP	32	8-18
POFP	52	8-11		40	8-19










**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.




A-6





NOTE:

- 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
- 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

A-7










**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.



A-9









### 28-PIN PLASTIC DIP

A-10








**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.



A-11








NOTE:

- 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
- 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

# PACKAGE INFORMATION


### 32-PIN PLASTIC DIP

A-12



### 32-PIN PLASTIC DIP

A-13





NOTE:


- 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
- 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.



C-5










**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.

### 32-PIN PLCC

D-2








NOTE:


- 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
- 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.



### **52-PIN PLCC**


D-3






**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.

52-PIN PQFP D-4



**52-PIN PQFP** D-5





1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted. NOTE:




### **24-PIN PLASTIC SOJ**

E-4









**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.




### 28-PIN PLASTIC SOJ

E-8










### 28-PIN PLASTIC SOJ

E-9









- **NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.
  - 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.




### 32-PIN PLASTIC SOJ

E-10










### 32-PIN PLASTIC SOJ

E-11








**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.



### 24-PIN PLASTIC SOIC

F-1




NOTE:

- 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
- 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.



### **64-PIN MODULE SIMM**


1-11



**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.


### **64-PIN MODULE ZIP**

J-1



### **64-PIN MODULE ZIP**


J-2





**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.

### **32-PIN MODULE DIP**

K-1








**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.

# © -


### **40-PIN MODULE DIP**

K-2



### **40-PIN MODULE DIP**

K-3



**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.

# MICHON TECHNOLOGY, INC.

SALES INFORMATION	9
PACKAGE INFORMATION	8
PRODUCT RELIABILITY	7
APPLICATION/TECHNICAL NOTES	6
FIFO MEMORIES	5
CACHE DATA/LATCHED SRAMS	4
SRAM MODULES	3
SYNCHRONOUS SRAMS	2
STATIC RAMS	1





# CUSTOMER SERVICE NOTE

# STANDARD SHIPPING BAR CODE LABELS

### INTRODUCTION

Effective July 1, 1991, Micron Technology, Inc., will implement new standard bar coding labels which will accompany all shipments. These labels conform to EIA Standard 556.

Samples and tape-and-reel boxes will have their own individual bar code labels (see CSN-02). The bar code labels will allow customers to scan individual Micron containers for quick order verification. Figure 1 shows an example of the standard bar coding label.

### **BAR CODE INFORMATION**

The information provided on the label is:

(S) — Serial: Individual box serial number

- (13Q) Special: Individual box number and total number of boxes in the shipment (example: 2 of 10)
  - (Q) Quantity: Total quantity of parts in the box
  - (K) Trans ID: Customer purchase order number
  - (P) Customer Product ID: Customer part number. If a customer part number is not designated, the Micron part number will be printed.

### ADDITIONAL SALES INFORMATION

Ship-to-Name: Customer's name and ship-to address

Ship-From-Name: Micron name and address

Lot Date Code: Indicates date of oldest lot in the box




Figure 1
Standard Bar Code Label

# CUSTOMER SERVICE NOTE

# TAPE-AND-REEL/SAMPLE BAR CODE LABELS

### INTRODUCTION

Micron Technology, Inc., provides a standard bar code label on each individual sample and tape-and-reel box. The standard bar code label allows scanning of Micron shipping containers at a receiving dock for quick order verification. Figure 1 shows an example of the standard bar code label.

### **BAR CODE INFORMATION**

The information provided on the label is:

Label 1: Individual box number (in a multi-box shipment)
Actual box number printed
Micron part number/speed/customer code
Part type/rev/quantity/date code of oldest lot\*



09100084332 MT4C1024DJ-8 UD J1 1000 9117


> Figure 1 Label 1

\*Indicates that more than one date code is contained on the reel.




### COMPONENT PRODUCT NUMBERING SYSTEM





### MODULE PRODUCT NUMBERING SYSTEM



\* Multiple processing codes are separated by a space. Listed in hierarchy in case of multiple options.

## SALES INFORMATION

### ORDER INFORMATION

Each Micron component family is manufactured and quality controlled in the USA at our modern Boise, Idaho, facility employing Micron's low-power, high-performance CMOSsilicon-gate process. Micron products are functionally equivalent to other manufacturers' products meeting JEDEC standards. Device functionality is consistently assured over a wider power supply, temperature range and refresh range than specified. Each unit receives continuous system-level testing during many hours of accelerated burn-in prior to final test and shipment. This testing is performed

with Micron's exclusive  $\mathbf{AMBYX}^{\mathsf{TM}}$  intelligent burn-in and test system.


Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's quality assured policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

Telphone: (208) 368-3900 FAX: (208) 368-4431 Customer Comment Line: (800) 932-4992

### **ORDER EXAMPLES**


### SRAM

32K x 8, 45ns in Plastic SOJ




### **SRAM MODULE**

64K x 16, 25ns in DIP Module with 2V Data Retention




### SYNCHRONOUS SRAM

16K x 16, 17ns in Plastic LCC




### **CACHE DATA SRAM**

Dual 4K x 16, Single 8K x 16, 25ns in Plastic LCC



### FIFO

512 x 9, 15ns DIP





### **ALABAMA**

### Representative

Southeast Technical Group 101 Washington, Suite 6 Huntsville, AL 35801 Phone - 205-534-2376 Fax - 205-534-2384

### **Distributors**

Hall-Mark Electronics Corporation 4890 University Square Business Center, Suite 1 Huntsville, AL 35816 Phone - 205-837-8700 FAX - 205-830-2565

Pioneer Technology 4835 University Square, #5 Huntsville, AL 35816 Phone - 205-837-9300 FAX - 205-837-9358

### **Military Distributor**

Zeus Components, Inc. 1750 W. Broadway, Suite 114 Oviedo, FL 32765 Phone - 407-365-3000 FAX - 407-365-2356

### **ARIZONA**

### Representative

Quatra Associates 4645 S. Lakeshore Dr., Suite #1 Tempe, AZ 85282 Phone - 602-820-7050 FAX - 602-820-7054

### **Distributors**

Anthem Electronics Incorporated 1555 West 10th Pl., #101 Fempe, AZ 85281 Phone - 602-966-6600 FAX - 602-966-4826

Hall-Mark Electronics Corporation 1637 S. 36th Place Phoenix, AZ 85040 Phone - 602-437-1200 PAX - 602-437-2348

Vyle Laboratories 1141 E. Raymond St., Suite #1 Phoenix, AZ 85040 Phone - 602-437-2088 PAX - 602-437-2124

### **Military Distributors**

JAN Devices, Inc. 6925 Canby Ave., Bldg. 109 Reseda, CA 91335 Phone - 818-708-1100 FAX - 818-708-7436

Zeus Components, Inc. 6276 San Ignacio Ave., Suite E San Jose, CA 95119 Phone - 408-629-4789 FAX - 408-629-4892

### **ARKANSAS**

### Representative

Nova Marketing Incorporated 4924 S. Memorial, Suite 1339 Tulsa, OK 74145 Phone - 918-660-5105 FAX - 918-665-3815

### **Distributors**

Anthem Electronics, Inc. 651 N. Plano Road, Suite 429 Richardson, TX 75081 Phone - 214-238-7100 FAX - 214-238-0237

Hall-Mark Electronics Corporation 11420 Pagemill Road Dallas, TX 75243 Phone - 214-553-4300 FAX - 214-343-5988

Pioneer Electronics 13710 Omega Road Dallas, TX 75234 Phone - 214-386-7300 FAX - 214-490-6419

Wyle Laboratories 1810 N. Greenville Ave. Richardson, TX 75081 Phone - 214- 235-9953 FAX - 214-644-5064

### **Military Distributor**

Zeus Components, Inc. 1800 N. Glenville, Suite 120 Richardson, TX 75081 Phone - 214-783-7010 FAX - 214-234-4385

### **CALIFORNIA**

### Representative (Northern California)

Bay Area Electronics Sales, Inc. 2001 Gateway Pl., Suite 315
San Jose, CA 95110
Phone - 408-452-8133
FAX - 408-452-8139

### Representatives (Southern California)

Jones & McGeoy Sales Incorporated 801 Parkcenter Dr., Suite 250 Santa Ana, CA 92705 Phone - 714-547-6466 FAX - 714-547-7670

Jones & McGeoy Sales Incorporated 9868 Scranton Road, Suite 414 San Diego, CA 92121 Phone - 619-453-7948 FAX - 619-453-0034

Jones & McGeoy Sales Incorporated 20501 Ventura Blvd., Suite 130 Woodland Hills, CA 91364 Phone - 818-715-7161 FAX - 818-715-7199

### **Distributors**

Anthem Electronics Incorporated 1160 Ridder Park Dr. San Jose, CA 95131 Phone - 408-453-1200 FAX - 408-452-2281

Anthem Electronics Incorporated 9131 Oakdale Ave. Chatsworth, CA 91311 Phone - 818-775-1333 FAX - 818-775-1302

Anthem Electronics Incorporated 1 Old Field Dr. East Irvine, CA 92718-2809 Phone - 714-768-4444 FAX - 714-380-4747

Anthem Electronics Incorporated 580 Menlo Dr., Suite 8 Rocklin, CA 95677 Phone - 916-624-9744 Fax - 916-624-9750

Anthem Electronics Incorporated 9369 Carroll Park Dr. San Diego, CA 92121 Phone - 619-453-9005 FAX - 619-546-7893

## SALES INFORMATIO

Hall-Mark Electronics Corporation 9420 Topanga Canyon Blvd. Chatsworth, CA 91311 Phone - 818-773-4500 FAX - 818-773-4555

Hall-Mark Electronics Corporation 580 Menlo Dr., Suite 2 Rocklin, CA 95677 Phone - 916-624-9781 Fax - 916-961-0922

Hall-Mark Electronics Corporation 3878 Ruffin Road, Suite B San Diego, CA 92123 Phone - 619-268-1201 FAX - 619-268-0209

Hall-Mark Electronics Corporation 2105 Lundy Ave. San Jose, CA 95131 Phone - 408-432-4000

FAX - 408-432-4044

Hall-Mark Electronics Corporation #1 Mauchly Irvine, CA 92718 Phone - 714-727-6000

Pioneer Technologies 134 Rio Robles San Jose, CA 95134 Phone - 408-954-9100 FAX - 408-954-9113

FAX - 714-727-6066

Wyle Laboratories (Accounting Office Only) 128 Maryland Ave. El Segundo, CA 90245 Phone - 213-322-1763 FAX - 213-322-1763

Wyle Laboratories 3000 Bowers Ave. Santa Clara, CA 95051 Phone - 408-727-2500 FAX - 408-727-5896

Wyle Laboratories 17872 Cowan Ave. Irvine, CA 92714 Phone - 714-863-9953 FAX - 714-863-0473

Wyle Laboratories 2951 Sunrise Blvd., Suite #175 Rancho Cordova, CA 95742 Phone - 916-638-5282 FAX - 916-638-1491 Wyle Laboratories 9525 Chesapeake Dr. San Diego, CA 92123 Phone - 619-565-9171 FAX - 619-565-0512

Wyle Laboratories 26677 W. Agoura Road Calabasas, CA 91302 Phone - 818-880-9000 FAX - 818-880-5510

### **Military Distributors**

JAN Devices, Inc. 6925 Canby, Bldg. 109 Reseda, CA 91335 Phone - 818-708-1100 FAX - 818-708-7436

Zeus Components, Inc. 22700 Savi Ranch Pkwy. Yorba Linda, CA 92686 Phone - 714-921-9000 FAX - 714-921-2715

Zeus Components, Inc. 5236 Colodny Dr., Suite 102 Agoura Hills, CA 91301 Phone - 818-889-3838 FAX - 818-889-2464

Zeus Components, Inc. 5625 Ruffin Road, Suite 200 San Diego, CA 92123 Phone - 619-277-9681 FAX - 619-277-7105

Zeus Components, Inc. 6276 San Ignacio Ave., Suite E San Jose, CA 95119 Phone - 408-629-4789 FAX - 408-629-4892

### CANADA

### Representatives

Clark-Hurman Associates 20 Regan Road, Unit #14 Brampton, Ontario L7A 1C3 Canada Phone - 416-840-6066 FAX - 416-840-6091

Clark-Hurman Associates 66 Colonnade Road, Suite 205 Nepean, Ontario K2E 7K7 Canada Phone - 613-727-5626 FAX - 613-727-1707 Clark-Hurman Associates 19 Donegani, Suite 5 Pointe Claire, Quebec H9R 2V6 Canada Phone - 514-426-0453 FAX - 514-426-0455

Davetek Marketing #37 4429 Kingsway Burnaby, BC V5H 2A1 Canada Phone 604-430-3680 FAX - 604-435-5490

### **Distributors**

Semad Electronic 85 Spy Court Markham, Ontario L3R 4Z4 Canada Phone - 416-475-3922 FAX - 416-475-4158

Semad Electronic 1825 Woodward Dr. Ottawa, Ontario K2C OR3 Canada Phone - 613-727-8325

Semad Electronic 8563 Government Street Burnaby, B.C. V3N 4S9 Canada Phone - 604-420-9889

FAX - 604-420-0124

FAX - 613-727-9489

Semad Electronic 243 Place Frontenac Pointe Claire, PQ H9R 4Z7 Canada Phone - 514-694-0860 FAX - 514-694-0965

Semad Electronic 6120 3rd St. S.E., Unit 9 Calgary, Alberta T2H 1K4 Canada Phone - 403-252-5664 FAX - 403-255-0966

## COLORADO

### Representative

Wescom Marketing 4891 Independence St. Wheatridge, CO 80033 Phone - 303-422-8957 FAX - 303-422-9892

### Distributors

Anthem Electronics Incorporated 373 Inverness Dr. South Englewood, CO 80112 Phone - 303-790-4500 FAX - 303-790-4532

Hall-Mark Electronics Corporation 12503 E. Euclid Dr., #20 Englewood, CO 80111 Phone - 303-790-1662 FAX - 303-790-4991

Wyle Laboratories 451 E. 124th Street Thornton, CO 80241 Phone - 303-457-9953 FAX - 303-457-4831

### **Military Distributors**

JAN Devices, Inc. 6925 Canby, Bldg. 109 Reseda, CA 91335 Phone - 818-708-1100 FAX - 818-708-7436

Zeus Components, Inc. 6276 San Ignacio Ave., Suite E San Jose, CA 95119 Phone - 408-629-4789 FAX - 408-629-4892

### CONNECTICUT

### Representative

Advanced Tech Sales Incorporated Westview Office Park Building 2 , Suite 1C 850 N. Main St. Extension Wallingford, CT 06492 Phone - 203-284-0838 FAX - 203-284-8232

### Distributors

Anthem Electronics 61 Mattatuck Heights Waterbury, CT 06705 Phone - 203-575-1575 FAX - 203-596-3232

Hall-Mark Electronics Corporation 615 W. Johnson Ave., Bldg. 3 Cheshire, CT 06410 Phone - 203-271-2844 FAX - 203-272-1704 Pioneer Standard 112 Main Street Norwalk, CT 06851 Phone - 203-853-1515 FAX - 203-838-9901

### Military Distributor

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

### **DELAWARE**

### Representative

Omega Electronic Sales Incorporated 2655 Interplex Dr., Suite 104 Trevose, PA 19047 Phone - 215-244-4000

### Distributor

Pioneer Technologies 261 Gibralter Road Horsham, PA 19044 Phone - 215-674-4000 FAX - 215-674-3107

FAX - 215-244-4104

### **Military Distributor**

Zeus Components, Inc. 8930-A Route 108 Columbia, MD 21045 Phone - 301-997-1118 FAX - 301-964-9784

### DISTRICT OF COLUMBIA

### Representative

Electronic Engineering & Sales, Inc. 235 Prince George St. Annapolis, MD 21401 Phone - 301-269-6573 FAX - 301-269-6476

### Distributor

Pioneer Technologies 15810 Gaither Dr. Gaithersburg, MD 20877 Phone - 301-921-0660 FAX - 301-921-3852

### **FLORIDA**

### Representatives

Photon Sales, Inc. 1600 Sarno Road, Suite #21 Melbourne, FL 32935 Phone - 407-259-8999 FAX - 407-259-1323 Photon Sales, Inc. 715 Florida St. Orlando, FL 32806 Phone - 407-896-6064 FAX - 407-896-6197

Photon Sales, Inc. 4321 W. McNab Road, A-20 Pompano Beach, FL 33069 Phone - 305-977-6872 FAX - 305-977-0056

Photon Sales, Inc. 115 112th Ave. N. #301 St. Petersburg, FL 33716 Phone - 813-578-0056 FAX - 813-578-0104

### **Distributors**

Anthem Electronics Incorporated 2555 Enterprise Road, Suite #11-2 Clearwater, FL 34623 Phone - 813-797-2900 FAX - 813-796-4880

Chip Supply 7725 N. Orange Blossom Trail Orlando, FL 32810-2696 Phone - 407-298-7100 FAX - 407-290-0164

Hall-Mark Electronics Corporation 10491 72nd St. North Largo, FL 34646 Phone - 800-282-9350 FAX - 813-544-4394

Hall-Mark Electronics Corporation 3161 Southwest 15th St. Pompano Beach, FL 33069-4806 Phone - 305-971-9280

FAX - 305-971-9339

Hall-Mark Electronics Corporation 489 E. Semoran Blvd., #145 Casselberry, FL 32707 Phone - 407-830-5855 FAX - 407-767-5002

Pioneer Technologies 337 South-North Lake #1000 Altamonte Springs, FL 32701 Phone - 407-834-9090 FAX - 407-834-0865

Pioneer Technologies 5500 Rio Vista Dr. Clearwater, FL 34620 Phone - 813-531-5037 FAX - 918-492-0546

# SALES INFORMATION

Pioneer Technologies 674 S. Military Trail Deerfield Beach, FL 33442 Phone - 305-428-8877 FAX - 305-481-2950

### Military Distributor

Zeus Components, Inc. 1750 W. Broadway, Suite 114 Oviedo, FL 32765 Phone - 407-365-3000 FAX - 407-365-2356

### **GEORGIA**

### Representative

Southeast Technical Group 2620 Deer Isle Cove Lawrenceville, GA 30244 Phone - 404-979-2055 FAX - 404-979-2055

### **Distributors**

Hall-Mark Electronics Corporation 3425 Corporate Way, Suite A Ouluth, GA 30136 Phone - 404-623-4400 FAX - 404-476-8806

Pioneer Technologies 3100F Northwoods Place Norcross, GA 30071 Phone - 404-623-1003 FAX - 404-623-0665

### Military Distributor

Zeus Components, Inc. 1750 W. Broadway, Suite 114 Oviedo, FL 32765 Phone - 407-365-3000 FAX - 407-365-2356

### HAWAII

## Representative

Bay Area Electronics 2001 Gateway Pl., Suite 315 San Jose, CA 95110 Phone - 408-452-8133 FAX - 408-452-8139

### Distributors

Anthem Electronics Incorporated 1160 Ridder Park Dr. San Jose, CA 95131 Phone - 408-453-1200 FAX - 408-452-2281 Hall-Mark Electronics Corporation 2105 Lundy Ave. San Jose, CA 95131 Phone - 408-432-4000 FAX - 408-432-4044

Wyle Laboratories 3000 Bowers Ave. Santa Clara, CA 95051 Phone - 408-727-2500 FAX - 408-727-5896

### **IDAHO**

### Representative

Contact Micron Component Sales Phone - 208-368-3900 FAX - 208-368-4431 Customer Comment Line - 800-932-4992

### **Military Distributors**

JAN Devices, Inc. 6925 Canby, Bldg. 109 Reseda, CA 91335 Phone - 818-708-1100 FAX - 818-708-7436

Zeus Components, Inc. 6276 San Ignacio Ave., Suite E San Jose, CA 95119 Phone - 408-629-4789 FAX - 408-629-4892

### **ILLINOIS**

### Representatives

Advanced Technical Sales 13755 St. Charles Rock Road Bridgeton, MO 63044 Phone - 314-291-5003 FAX - 314-291-7958

Industrial Representatives, Inc. 8430 Gross Point Road Skokie, IL 60077 Phone - 708-967-8430 FAX - 708-967-5903

### **Distributors**

Anthem Electronics Incorporated 1300 Remington, Suite A Schaumburg, IL 60173 Phone - 708-884-0200 FAX - 708-884-0480

Hall-Mark Electronics Corporation 210 Mittel Dr. Wooddale, IL 60191 Phone - 708-860-3800 FAX - 708-860-0239 Pioneer Standard 2171 Executive Dr., Suite 200 Addison, IL 60101 Phone - 708-495-9680 FAX - 708-495-9831

### Military Distributors

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

Zeus Components, Inc. 2912 Springboro West, Suite 106 Dayton, OH 45439 Phone - 513-293-6162 FAX - 513-293-1781

### **INDIANA**

### Representatives

Scott Electronics, Inc. 7321 Shadeland Station, Suite 256 Indianapolis, IN 46256 Phone - 317-841-0010 Fax - 317-841-0107

Scott Electronics, Inc. Lima Valley Office Village 8109 Lima Road Fort Wayne, IN 46818 Phone - 219-489-5690 Fax - 219-489-1842

### Distributors

Hall-Mark Electronics Corporation 4275 W. 96th Street Indianapolis, IN 46268 Phone - 317-872-8875 FAX - 317-876-7165

Pioneer Standard 9350 N. Priority Way, West Dr. Indianapolis, IN 46240 Phone - 317-573-0880 FAX - 317-573-0979

### **Military Distributors**

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

Zeus Components, Inc. 2912 Springboro West, Suite 106 Dayton, OH 45439 Phone - 513-293-6162 FAX - 513-293-1781

### **IOWA**

### Representative

Advanced Technical Sales 375 Collins Road N.E. Cedar Rapids, IA 52402 Phone - 319-393-8280 FAX - 319-393-7258

### **Distributors**

Anthem Electronics Incorporated 7646 Golden Triangle Dr. Eden Prairie, MN 55344 Phone - 612-944-5454 FAX - 612-944-3045

Hall-Mark Electronics Corporation 210 Mittel Dr. Wooddale, IL 60191 Phone - 708-860-3800

FAX - 708-860-0239 Pioneer Standard

7625 Golden Triangle Dr. Eden Prarie, MN 55344 Phone - 612-944-3355 FAX - 612-944-3794

### Military Distributor

Zeus Components, Inc. 1800 N. Glenville, Suite 120 Richardson, TX 75081 Phone - 214-783-7010 FAX - 214-234-4385

### **KANSAS**

### Representative

Advanced Technical Sales 601 N. Mur-Len, Suite 8 Olathe, KS 66062 Phone - 913-782-8702 FAX - 913-782-8641

### Distributors

Hall-Mark Electronics Corporation 10809 Lakeview Dr. Lenexa, KS 66215 Phone - 913-888-4747 FAX - 913-888-0523

Pioneer Electronics 2029 Woodland Pkwy., Suite #101 St. Louis, MO 63146 Phone - 314-432-4350 FAX - 314-432-4854

### Military Distributor

Zeus Components, Inc. 1800 N. Glenville, Suite 120 Richardson, TX 75081 Phone - 214-783-7010 FAX - 214-234-4385

### KENTUCKY

### Representatives

Scott Electronics, Inc. 7321 Shadeland Station, Suite 256 Indianapolis, IN 46256 Phone - 317-841-0010 Fax - 317-841-0107

Scott Electronics, Inc. Lima Valley Office Village 8109 Lima Road Fort Wayne, IN 46818 Phone - 819-489-5690 Fax - 819-489-1842

Scott Electronics, Inc. 10901 Reed-Hartman Hwy., Suite 301 Cincinnati, OH 45242-2821 Phone - 513-791-2513 FAX - 513-791-8059

### Distributors

Hall-Mark Electronics Corporation (E. Ky) 400 E Wilson Bridge Road, Suite S Worthington, OH 43085 Phone - 614-888-3313 FAX - 614-888-0767

Hall-Mark Electronics Corporation (W. Ky) 4275 W. 96th Street Indianapolis, IN 46268 Phone - 317-872-8875 FAX - 317-876-7165

Pioneer Standard (W. Ky) 9350 N. Priority Way, W. Dr. Indianapolis, IN 46240 Phone - 317-573-0880 FAX - 317-573-0979

Pioneer Standard (E. Ky) 4433 Interpoint Blvd. Dayton, OH 45424 Phone - 513-236-9900 FAX - 513-236-8133

### LOUISIANA

### Representative

Nova Marketing Incorporated 8350 Meadow Road, Suite 174 Dallas, TX 75231 Phone - 214-750-6082 FAX - 214-750-6068

### Distributors

Hall-Mark Electronics Corporation 11333 Pagemill Road Dallas, TX 75243 Phone - 214-343-5000 FAX - 214-343-5851 Pioneer Electronics 13710 Omega Road Dallas, TX 75234 Phone - 214-386-7300 FAX - 214-490-6419

Wyle Laboratories 1810 N. Greenville Ave. Richardson, TX 75081 Phone - 214-235-9953 FAX - 214-644-5064

### Military Distributors

Zeus Components, Inc. 8930-A Route 108 Columbia, MD 21045 Phone - 301-997-1118 FAX - 301-964-9784

Zeus Components, Inc. 1800 N. Glenville, Suite 120 Richardson, TX 75081 Phone - 214-783-7010 FAX - 214-234-4385

### MAINE

### Representative

Advanced Tech Sales Incorporated 348 Park Street, Suite 102 North Reading, MA 01864 Phone - 508-664-0888 FAX - 508-664-5503

### **Distributors**

Anthem Electronics 36 Jonspin Road Wilmington, MA 01887 Phone - 508-657-5170 FAX - 508-657-6008

Gerber Electronics 128 Carnegie Row Norwood, MA 02062 Phone - 617-769-6000 Fax - 617-762-8931

# I SALES INFORMATION

Hall-Mark Electronics Corporation Pinehurst Park, 6 Cook Street Billerica, MA 01821 Phone - 617-935-9777

FAX - 617-667-4129

Pioneer Standard 44 Hartwell Ave. Lexington, MA 02173 Phone - 617-861-9200 FAX - 617-863-1547

Wyle Laboratories 15 3rd Ave. Burlington, MA 01803 Phone - 617-272-7300 FAX - 617-272-6809

### **Military Distributors**

JAN Devices 44 Cochrane St. Melrose, MA 02176 Phone - 617-662-3901 Fax - 617-662-0837

Zeus Components, Inc. 11 Lakeside Office Park 607 North Ave. Wakefield, MA 01880 Phone - 617-246-8200 FAX - 617-246-8293

### MARYLAND Representative

Electronic Engineering & Sales, Inc. 235 Prince George Street Annapolis, MD 21401 Phone - 301-269-6573 FAX - 301-269-6476

### Distributors

Anthem Electronics 9020A Mendenhall Court Columbia, MD 21045 Phone - 301-995-6640 FAX - 301-381-4379

Hall-Mark Electronics Corporation 10240 Old Columbia Road Columbia, MD 21046 Phone - 301-988-9800 FAX - 301-381-2036

Pioneer Technologies 15810 Gaither Dr. Gaithersburg, MD 20877 Phone - 301-921-0660 FAX - 301-921-3852

### Military Distributor

Zeus Components, Inc. 8930-A Route 108 Columbia, MD 21045 Phone - 301-997-1118 FAX - 301-964-9784

### **MASSACHUSETTS**

### Representative

Advanced Tech Sales 348 Park Street, Suite 102 North Reading, MA 01864 Phone - 508-664-0888 FAX - 508-664-5503

### Distributors

Anthem Electronics, Inc. 36 Jonspin Road Wilmington, MA 01887 Phone - 508-657-5170 FAX - 508-657-6008

Gerber Electronics 128 Carnegie Row Norwood, MA 02062 Phone - 617-769-6000 FAX - 617-762-8931

Hall-Mark Electronics Corporation Pinehurst Park, 6 Cook Street Billerica, MA 01821 Phone - 617-935-9777 FAX - 617-667-4129

Pioneer Standard 44 Hartwell Ave. Lexington, MA 02173 Phone - 617-861-9200

FAX - 617-863-1547

Wyle Laboratories 15 3rd Ave. Burlington, MA 01803 Phone - 617-272-7300 FAX - 617-272-6809

### **Military Distributors**

JAN Devices, Inc. 44 Cochrane St. Melrose, MA 02176 Phone - 617-662-3901 FAX - 617-662-0837

Zeus Components, Inc. 11 Lakeside Office Park 607 North Ave. Wakefield, MA 01880 Phone 617-246-8200 FAX - 617-246-8293

### **MICHIGAN**

### Representative

Rathsburg Associates Incorporated 34605 Twelve Mile Road Farmington Hills, MI 48331-3263 Phone - 313-489-1500 FAX - 313-489-1480

### Distributors

Hall-Mark Electronics Corporation 38027 Schoolcraft Road Livonia, MI 48150 Phone - 313-462-1205 FAX - 313-462-1830

Pioneer Standard 4505 Broadmoor Ave., S.E. Grand Rapids, MI 49512 Phone - 616-698-1800 FAX - 616-698-1831

Pioneer Standard 13485 Stamford Livonia, MI 48150 Phone - 313-525-1800 FAX - 313-427 3720

### **Military Distributors**

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

Zeus Components, Inc. 2912 Springboro West, Suite 106 Dayton, OH 45439 Phone - 513-293-6162 FAX - 513-293-1781

## MINNESOTA

## Representative

HMR Incorporated 9065 Lyndale Ave. Minneapolis, MN 55420-3520 Phone - 612-888-2122 FAX - 612-884-4768

### Distributors

Anthem Electronics Inc. 7646 Golden Triangle Dr. Eden Prairie, MN 55344 Phone - 612-944-5454 FAX - 612-944-3045



Hall-Mark Electronics Corporation 10300 Valley View Road, Suite 101 Eden Prairie, MN 55343 Phone - 612-941-2600 FAX - 612-941-5778

Pioneer Standard 7625 Golden Triangle Dr. Eden Prairie, MN 55344 Phone - 612-944-3355 FAX - 612-944-3794

### Military Distributors

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

Zeus Components, Inc. 2912 Springboro West, Suite 106 Dayton, OH 45439 Phone - 513-293-6162 FAX - 513-293-1781

### **MISSISSIPPI**

### Representative

Southeast Technical Group Route 10, Box 368 Meridian, MS 39301 Phone - 601-485-7055 FAX - 601-485-7063

### Distributors

Hall-Mark Electronics Corporation 4890 University Square Business Center, Suite 1 Huntsville, AL 35816 Phone - 205-837-8700 FAX - 205-830-2565

Pioneer Technologies 4835 University Square, Suite #5 Huntsville, AL 35816 Phone - 205-837-9300 FAX - 205-837-9358

### **Military Distributor**

Zeus Components, Inc. 1800 N. Glenville, Suite 120 Richardson, TX 75081 Phone - 214-783-7010 FAX - 214-234-4385

### **MISSOURI**

### Representative

Advanced Technical Sales 13755 St. Charles Rock Road Bridgeton, MO 63044 Phone - 314-291-5003 FAX - 314-291-7958

### **Distributors**

Hall-Mark Electronics Corporation 3783 Rider Trail S. Earth City, MO 63045 Phone - 314-291-5350 FAX - 314-291-0362

Pioneer Standard 2029 Woodland Pkwy. #101 St Louis, MO 63146 Phone - 314-432-4350 FAX - 314-432-4854

### **Military Distributor**

Zeus Components, Inc. 1800 N. Glenville, Suite 120 Richardson, TX 75081 Phone - 214-783-7010 FAX - 214-234-4385

### MONTANA

### Military Distributor

Zeus Components, Inc. 6276 San Ignacio Ave., Suite E San Jose, CA 95119 Phone - 408-629-4789 FAX - 408-629-4892

## NEBRASKA

## Representative

Advanced Technical Sales 601 N. Mur-Len, Suite 8 Olathe, KS 66062 Phone - 913-782-8702 FAX - 913-782-8641

### Distributors

Hall-Mark Electronics Corporation 10809 Lakeview Dr. Lenexa, KS 66215 Phone - 913-888-4747 FAX - 913-888-0523

Wyle Laboratories 451 E. 124th Street Thornton, CO 80241 Phone - 303-457-9953 FAX - 303-457-4831

### Military Distributor

Zeus Components, Inc. 1800 N. Glenville, Suite 120 Richardson, TX 75081 Phone - 214-783-7010 FAX - 214-234-4385

### **NEVADA**

### Representative

Bay Area Electronics Sales, Inc 2001 Gateway Pl., Suite 315 San Jose, CA 95110 Phone - 408-452-8133 FAX - 408-452-8139

### **Distributors**

Anthem Electronics Incorporated 580 Menlo Dr., Suite 8 Rocklin, CA 95677 Phone - 916-624-9744 FAX - 916-624-9750

Hall-Mark Electronics Corporation 580 Menlo Dr., Suite 2 Rocklin, CA 95677 Phone - 916-624-9781 FAX - 916-961-0922

Wyle Laboratories 2951 Sunrise Blvd., Suite 175 Rancho Cordova, CA 95742 Phone - 916-638-5282 FAX - 916-638-1491

### Military Distributors

JAN Devices, Inc. 44 Cochrane St. Melrose, MA 02176 Phone - 617-662-3901 FAX - 617-662-0837

Zeus Components, Inc. 6276 San Ignacio Ave., Suite E San Jose, CA 95119 Phone - 408-629-4789 FAX - 408-629-4892

### **NEW HAMPSHIRE**

### Representative

Advanced Tech Sales Incorporated 348 Park Street, Suite 102 North Reading, MA 01864 Phone - 508-664-0888 FAX - 508-664-5503

# ■ SALES INFORMATIO

### Distributors

Anthem Electronics 36 Jonspin Road Wilmington, MA 01887 Phone - 508-657-5170 FAX - 508-657-6008

Hall-Mark Electronics Corporation Pinehurst Park, 6 Cook Street Billerica, MA 01821 Phone - 617-935-9777 FAX - 617-667-4129

Pioneer Standard 44 Hartwell Ave. Lexington, MA 02173 Phone - 617-861-9200 FAX - 617-863-1547

### **Military Distributor**

Zeus Components, Inc. 11 Lakeside Office Park 607 North Ave. Wakefield, MA 01880 Phone - 617-246-8200 FAX - 617-246-8293

### NEW JERSEY Representative

Omega Electronics 2655 Interplex Dr., Suite 104 Trevose, PA 19047 Phone - 215-244-4000 FAX - 215-244-4104

### Distributors

Anthem Electronics 26 Chapin Road, Unit K Pine Brook, NJ 07058 Phone - 201-227-7960 FAX - 201-227-9246

Hall-Mark Electronics Corporation Moorestown West Corporate Center 225 Executive Dr., Flex XI Moorestown, NJ 08057 Phone - 609-235-1900 FAX - 609-235-3381

Hall-Mark Electronics Corporation 200 Lanidex Plaza Parsippany, NJ 07054 Phone - 201-515-3000 FAX - 201-515-4475

Pioneer Standard 14A Madison Road Fairfield, NJ 07006 Phone - 201-575-3510 FAX - 201-575-3454

### **Military Distributors**

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

Zeus Components, Inc. 8930-A Route 108 Columbia, MD 21045 Phone - 301-997-1118 FAX - 301-964-9784

## **NEW MEXICO**

### Representative

Quatra Associates Incorporated 600 Autumnwood Pl., S.E. Albuquerque, NM 87123 Phone - 505-296-6781 FAX - 505-292-2092

### **Distributors**

Anthem Electronics Inc. 1555 W. 10th Pl., Suite #101 Tempe, AZ 85281 Phone - 602-966-6600 FAX - 602-966-4826

Hall-Mark Electronics Corporation 4637 S. 36th Place Phoenix, AZ 85040 Phone - 602-437-1200 FAX - 602-437-2348

Wyle Laboratories 4141 E. Raymond St., Suite #1 Phoenix, AZ 85040 Phone - 602-437-2088 FAX - 602-437-2124

### **Military Distributors**

JAN Devices, Inc. 6925 Canby, Bldg. 109 Reseda, CA 91335 Phone - 818-708-1100 FAX - 818-708-7436

Zeus Components, Inc. 6276 San Ignacio Ave., Suite E San Jose, CA 95119 Phone - 408-629-4789 FAX - 408-629-4892

### **NEW YORK**

### Representatives

Electra Sales Corporation 3000 Winston Road S., Bldg. E Rochester, NY 14623 Phone - 716-427-7860 FAX - 716-427-0614

Electra Sales Corporation 1 Alder Dr. East Syracuse, NY 13057 Phone - 315-463-1248 FAX - 315-463-1717

Parallax, Inc. 734 Walt Whitman Road Melville, NY 11747 Phone - 516-351-1000 FAX - 516-351-1606

### **Distributors**

Anthem Electronics-Military 47 Mall Dr.: Commack, NY 11725-5703 Phone - 516-864-6600 FAX - 516-493-2244

Hall-Mark Electronics Corporation 6605 Pittsford - Palmyra Road, Suite E8 Fairport, NY 14450 Phone - 716-425-3300

Hall-Mark Electronics Corporation 101 Comac St. Ronkonkoma, NY 11779

Ronkonkoma, NY 1177 Phone - 516-737-0600 FAX - 516-737-0838

FAX - 716-425-7195

MAST Distributors, Inc. 710-2 Union Pkwy. Ronkonkoma, NY 11779 Phone - 516-471-4422 FAX - 516-471-2040

Pioneer Standard 68 Corporate Dr. Binghamton, NY 13904 Phone - 607-722-9300 FAX - 607-722-9562

Pioneer Standard 840 Fairport Park Fairport, NY 14450 Phone - 716-381-7070 FAX - 716-381-5955 Pioneer Standard 60 Crossways Park West Woodbury, NY 11797 Phone - 516-921-8700 FAX - 516-921-2143

### **Military Distributors**

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

Zeus Components, Inc. 2110 Smithtown Ave. Ronkonkoma, L.I., NY 11779 Phone - 516-737-4500 FAX - 516-737-4520

Zeus Components, Inc. 2912 Springboro West, Suite 106 Dayton, OH 45439 Phone - 513-293-6162 FAX - 513-293-1781

### **NORTH CAROLINA**

### Representative

Southeast Technical Group 700 N. Arendell Ave. Zebulon, NC 27597 Phone - 919-269-5589 FAX - 919-269-5670

### **Distributors**

Hall-Mark Electronics Corporation 5234 Green's Dairy Road Raleigh, NC 27604 Phone - 919-872-0712 FAX - 919-878-8729

Pioneer Technologies 9401L Southern Pine Blvd. Charlotte, NC 28210 Phone - 704-526-8188 FAX - 704-522-8564

Pioneer Electronics 2810 Meridian Pkwy., #148 Durham, NC 27708 Phone - 919-544-5400 FAX - 919-544-5885

### **Military Distributor**

Zeus Components, Inc. 8930-A Route 108 Columbia, MD 21045 Phone - 301-997-1118 FAX - 301-964-9784

### NORTH DAKOTA

### Representative

HMR Incorporated 9065 Lyndale Ave. South Minneapolis, MN 55420-3520 Phone - 612-888-2122 FAX - 612-884-4768

### **Distributors**

Anthem Electronics Incorporated 7646 Golden Triangle Dr. Eden Prairie, MN 55344 Phone - 612-944-5454 FAX - 612-944-3045

Hall-Mark Electronics Corporation 10300 Valley View Road, Suite 101 Eden Prairie, MN 55344 Phone - 612-941-2600 FAX - 612-941-5778

Pioneer Standard 7625 Golden Triangle Dr. Eden Prairie, MN 55344 Phone - 612-944-3355 FAX - 612-944-3794

### **Military Distributors**

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

Zeus Components, Inc. 2912 Springboro West, Suite 106 Dayton, OH 45439 Phone - 513-293-6162 FAX - 513-293-1781

### OHIO

### Representatives

Scott Electronics, Inc. Corporate Headquarters 3131 S. Dixie Dr., Suite 200 Dayton, OH 45439-2223 Phone - 513-294-0539 FAX - 513-294-4769

Scott Electronics, Inc. 360 Alpha Park Cleveland OH 44143-2240 Phone - 216-473-5050 FAX - 216-473-5055 Scott Electronics, Inc. 916 Eastwind Dr. Westerville, OH 43081-3379 Phone - 614-882-6100 FAX - 614-882-0900

Scott Electronics, Inc. 10901 Reed-Hartman Hwy., Suite 301 Cincinnati, OH 45242-2821 Phone - 513-791-2513 FAX - 513-791-8059

### Distributors

Hall-Mark Electronics Corporation 5821 Harper Road Solon, OH 44139 Phone - 216-349-4632 FAX - 216-248-4803

Hall-Mark Electronics Corporation 400 E. Wilson Bridge Road, Suite S Worthington, OH 43085 Phone - 614-888-3313 FAX - 614-888-0767

Pioneer Standard 4800 E 131st Street Cleveland, OH 44105 Phone - 216-587-3600 FAX - 216-587-3906

Pioneer Standard 4433 Interpoint Blvd. Dayton, OH 45424 Phone - 513-236-9900 FAX - 513-236-8133

Pioneer Standard 5440 Naiman Pkwy. Solon, OH 44139 Phone - 216-349-1300 FAX - 216-349-0754

### **Military Distributors**

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

Zeus Components, Inc. 2912 Springboro West, Suite 106 Dayton, OH 45439 Phone - 513-293-6162 FAX - 513-293-1781

# SALES INFORMATION

### **OKLAHOMA**

### Representative

Nova Marketing Incorporated 4924 S. Memorial, Suite 1339 Tulsa, OK 74145 Phone - 918-660-5105 FAX - 918-665-3815

### Distributor

Hall-Mark Electronics Corporation 5411 S. 125th East Ave., #305 Tulsa, OK 74146 Phone - 918-254-6110 FAX - 918-254-6207

### Military Distributor

Zeus Components, Inc. 1800 N. Glenville, Suite 120 Richardson, TX 75081 Phone - 214-783-7010 FAX - 214-234-4385

### **OREGON**

### Representative

Northwest Marketing Associates 6975 S.W. Sandburg Road, Suite 330 Portland, OR 97223 Phone - 503-620-0441 FAX - 503-684-2541

### Distributors

Anthem Electronics Incorporated 9090 S.W. Gemini Dr. Beaverton, OR 97005 Phone - 503-643-1114 FAX - 503-626-7928

Wyle Laboratories 9640 S.W. Sunshine Ct., Suite 200 Beaverton, OR 97005 Phone - 503-643-7900 FAX - 503-646-5466

### **Military Distributors**

JAN Devices, Inc. 6925 Canby, Bldg. 109 Reseda, CA 91335 Phone - 818-708-1100 FAX - 818-708-7436

Zeus Components, Inc. 6276 San Ignacio Ave., Suite E San Jose, CA 95119 Phone - 408-629-4789 FAX - 408-629-4892

### **PENNSYLVANIA**

### Representatives

Omega Electronic Sales Incorporated 2655 Interplex Dr., #104 Trevose, PA 19047

Phone - 215-244-4000 FAX - 215-244-4104

Scott Electronics, Inc. (W. PA) 360 Alpha Park

Cleveland, OH 44143-2240 Phone - 216-473-5050 FAX - 216-473-5055

### Distributors

Anthem Electronics, Inc. 101 Rock Road Horsham, PA 19044 Phone - 215-443-5150 FAX - 215-675-9875

Hall-Mark Electronics Corporation Moorestown W. Corporate Center 225 Executive Dr., Flex XI Moorestown, NJ 08057 Phone - 609-235-1900 FAX - 609-235-3381

Hall-Mark Electronics Corporation (W. PA) 5821 Harper Road

Solon, OH 44139 Phone - 216-349-4632 FAX - 216-248-4803

Pioneer Technologies 261 Gibralter Road Horsham, PA 19044 Phone - 215-674-4000 FAX - 215-674-3107

Pioneer Technologies (W. PA) 259 Kappa Dr. Pittsburgh, PA 15238 Phone - 412-782-2300

### **Military Distributors**

FAX - 412-963-8255

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

Zeus Components, Inc. 2912 Springboro West, Suite 106 Dayton, OH 45439 Phone - 513-293-6162

FAX - 513-293-616

### **RHODE ISLAND**

### Representative

Advanced Tech Sales Incorporated 348 Park Street, Suite 102 North Reading, MA 01864 Phone - 508-664-0888 FAX - 508-664-5503

### Distributors

Anthem Electronics 61 Mattatuck Heights Waterbury, CT 06705 Phone - 203-575-1575 FAX - 203-596-3232

Hall-Mark Electronics Corporation 615 W. Johnson Ave., Bldg. 3 Cheshire, CT 06410 Phone - 203-271-2844 FAX - 203-272-1704

Pioneer Standard 112 Main Street Norwalk, CT 06851 Phone - 203-853-1515 FAX - 203-838-9901

### Military Distributor

Zeus Components, Inc. 11 Lakeside Office Park 607 North Ave. Wakefield, MA 01880 Phone - 617-246-8200 FAX - 617-246-8293

### **SOUTH CAROLINA**

### Representative

Southeast Technical Group 700 N. Arendell Ave. Zebulon, NC 27597 Phone - 919-269-5589 FAX - 919-269-5670

### Distributor

Pioneer Technologies 9401 L. Southern Pine Blvd. Charlotte, NC 28210 Phone - 704-526-8188 FAX - 704-522-8564

### Military Distributor

Zeus Components, Inc. 1750 W. Broadway, Suite 114 Oviedo, FL 32765 Phone - 407-365-3000 FAX - 407-365-2356

### **SOUTH DAKOTA**

### Representative

HMR Incorporated 9065 Lyndale Ave. Minneapolis, MN 55420-3520 Phone - 612-888-2122 FAX - 612-884-4768

### **Distributors**

Anthem Electronics Incorporated 7646 Golden Triangle Dr. Eden Prairie, MN 55344 Phone - 612-944-5454 FAX - 612-944-3045

Hall-Mark Electronics Corporation 10300 Valley View Road, Suite 101 Eden Prairie, MN 55343 Phone - 612-941-2600 FAX - 612-941-5778

Pioneer Standard 7625 Golden Triangle Dr. Eden Prairie, MN 55344 Phone - 612-944-3355 FAX - 612-944-3794

### Military Distributors

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

Zeus Components, Inc. 2912 Springboro West, Suite 106 Dayton, OH 45439 Phone - 513-293-6162 FAX - 513-293-1781

### **TENNESSEE**

### Representative

Southeast Technical Group 700 N. Arendell Ave. Zebulon, NC 27597 Phone - 919-269-5589 FAX - 919-269-5670

### **Distributors**

Hall-Mark Electronics Corporation 4890 University Square Business Center, Suite 1 Huntsville, AL 35816 Phone - 205-837-8700 FAX - 205-830-2565 Pioneer Technologies 4825 University Square, #5 Huntsville, AL 35816 Phone - 205-837-9300 FAX - 205-837-9358

### **Military Distributor**

Zeus Components, Inc. 8930-A Route 108 Columbia, MD 21045 Phone - 301-997-1118 FAX - 301-964-9784

### **TEXAS**

### Representatives

Nova Marketing Incorporated 8350 Meadow Road, Suite 174 Dallas, TX 75231

Phone - 214-750-6082 FAX - 214-750-6068

Nova Marketing Incorporated 9207 Country Creek #206 Houston, TX 77036 Phone - 713-988-6082 FAX - 713-774-1014

Nova Marketing Incorporated 8310 Capitol Texas Highway North, #180 Austin, TX 78731 Phone - 512-343-2321 FAX - 512-343-2487

### Distributors

Anthem Electronics, Inc. 651 N. Plano Road, Suite 429 Richardson, TX 75081 Phone - 214-238-7100 FAX - 214-238-0237

Hall-Mark Electronics Corporation 12211 Technology Blvd. Austin, TX 78727 Phone - 512-258-8848 FAX - 512-258-3777

Hall-Mark Electronics Corporation 11333 Pagemill Road Dallas, TX 75243 Phone - 214-343-5000 FAX - 214-343-5851

Hall-Mark Electronics Corporation 11420 Pagemill Road Dallas, TX 75243 Phone - 214-553-4300 FAX - 214-343-5988 Hall-Mark Electronics Corporation 8000 Westglen Houston, TX 77063 Phone - 713-781-6100 FAX - 713-953-8420

Pioneer Standard 1826 Kramer Lane, Suite D Austin, TX 78758 Phone - 512-835-4000 FAX - 512-835-9829

Pioneer Electronics 13710 Omega Road Dallas, TX 75234 Phone - 214-386-7300 FAX - 214-490-6419

Pioneer Standard 10530 Rockley Road, Suite 100 Houston, TX 77099 Phone - 713-495-4700 FAX - 713-495-5642

Wyle Laboratories 4030 W. Braker, Suite 330 Austin, TX 78759 Phone - 512-345-8853 FAX - 512-834-0981

Wyle Laboratories 1810 N. Greenville Ave. Richardson, TX 75081 Phone - 214-235-9953 FAX - 214-644-5064

Wyle Laboratories 11001 S. Wilcrest, Suite 100 Houston, TX 77099 Phone - 713-879-9953 FAX - 713-879-6540

### **Military Distributor**

Zeus Components, Inc. 1800 N. Glenville, Suite 120 Richardson, TX 75081 Phone - 214-783-7010 FAX - 214-234-4385

### **UTAH**

## Representative

Wescom Marketing 3500 S. Main, Suite 100 Salt Lake City, UT 84115 Phone - 801-269-0419 FAX - 801-269-0665

# SALES INFORMATION

### **Distributors**

Anthem Electronics Incorporated 1279 West 2200 South Salt Lake City, UT 84119 Phone - 801-973-8555 FAX - 801-973-8909

Wyle Laboratories 1325 West 2200 South, Suite E Salt Lake City, UT 84119 Phone - 801-974-9953 FAX - 801-972-2524

### **Military Distributors**

JAN Devices, Inc. 6925 Canby, Bldg. 109 Reseda, CA 91335 Phone - 818-708-1100 FAX - 818-708-7436

Zeus Components, Inc. 6276 San Ignacio Ave., Suite E San Jose, CA 95119 Phone - 408-629-4789 FAX - 408-629-4892

### **VERMONT**

### Representative

Advanced Tech Sales Incorporated 348 Park Street, Suite 102 North Reading, MA 01864 Phone - 508-664-0888 FAX - 508-664-5503

### **Distributors**

Anthem Electronics 36 Jonspin Road Wilmington, MA 01887 Phone - 508-657-5170 FAX - 508-657-6008

Hall-Mark Electronics Corporation Pinehurst Park, 6 Cook Street Billerica, MA 01821 Phone - 617-935-9777 FAX - 617-667-4129

Pioneer Standard 44 Hartwell Ave. Lexington, MA 02173 Phone - 617-861-9200 FAX - 617-863-1547

### Military Distributor

Zeus Components, Inc. 11 Lakeside Office Park 607 North Ave. Wakefield, MA 01880 Phone - 617-246-8200 FAX - 617-246-8293

### **VIRGINIA**

### Representative

Electronic Engineering & Sales, Inc. 235 Prince George Street Annapolis, MD 21401 Phone - 301-269-6573 FAX - 301-269-6476

### Distributors

Anthem Electronics 9020A Mendenhall Court Columbia, MD 21045 Phone - 301-995-6640 FAX - 301-381-4379

Hall-Mark Electronics Corporation 10240 Old Columbia Road Columbia, MD 21046 Phone - 301-988-9800 FAX - 301-381-2036

Pioneer Technologies 15810 Gaither Dr. Gaithersburg, MD 20877 Phone - 301-921-0660 FAX - 301-921-3852

### **Military Distributor**

Zeus Components, Inc. 8930-A Route 108 Columbia, MD 21045 Phone - 301-997-1118 FAX - 301-964-9784

### WASHINGTON

### Representative

Northwest Marketing Associates, Inc. 12835 Bel-Red Road, Suite 330 Bellevue, WA 98005 Phone - 206-455-5846 FAX - 206-451-1130

### Distributors

Anthem Electronics Incorporated 19017-120th Ave. N.E., Suite 102 Bothell, WA 98011 Phone - 206-483-1700 FAX - 206-486-0571 Hall-Mark Electronics Corporation 250 N.W. 39th, Suite #4 Seattle, WA 98107 Phone - 206-547-0415

Phone - 206-547-041 FAX - 314-291-0362

Wyle Laboratories 15385 N.E. 90th Street Redmond, WA 98052-3522 Phone - 206-881-1150 FAX - 206-453-0071

### **Military Distributors**

JAN Devices, Inc. 6925 Canby, Bldg. 109 Reseda, CA 91335 Phone - 818-708-1100 FAX - 818-708-7436

Zeus Components, Inc. 6276 San Ignacio Ave., Suite E San Jose, CA 95119 Phone - 408-629-4789 FAX - 408-629-4892

### **WEST VIRGINIA**

### Representative

Scott Electronics, Inc. 916 Eastwind Dr. Westerville, OH 43081-3379 Phone - 614-882-6100 FAX - 614-882-0900

### Distributor

Hall-Mark Electronics Corporation 400 E Wilson Bridge Road, Suite S Worthington, OH 43085 Phone - 614-888-3313 FAX - 614-888-0767

### Military Distributor

Zeus Components, Inc. 8930-A Route 108 Columbia, MD 21045 Phone - 301-997-1118 FAX - 301-964-9784

## WISCONSIN

## Representative

Industrial Representatives, Inc. 16745 W. Blue Mount Road, Suite 340 Brookfield, WI 53005 Phone - 414-789-9393 FAX - 414-789-9272

### **Distributors**

Hall-Mark Electronics Corporation 16255 W. Lincoln Ave. New Berlin, WI 53151 Phone - 414-797-7844 FAX - 414-797-9259

Pioneer Standard 120 Bishops Way, #163 Brookfield, WI 53005 Phone - 414-784-3480 FAX - 414-784-8207

### **Military Distributors**

Zeus Components, Inc. 100 Midland Ave. Port Chester, NY 10573 Phone - 914-937-7400 FAX - 914-937-2553

Zeus Components, Inc. 2912 Springboro West, Suite 106 Dayton, OH 45439 Phone - 513-293-6162 FAX - 513-293-1781

### WYOMING

### Representative

Wescom Marketing 3500 S. Main, Suite 100 Salt Lake City, UT 84115 Phone - 801-269-0419 FAX - 801- 269-0665

### **Distributors**

Anthem Electronics Incorporated 1279 West 2200 South Salt Lake City, UT 84119 Phone - 801-973-8555 FAX - 801-973-8909

Wyle Laboratories 1325 West 2200 South, Suite E Salt Lake City, UT 84119 Phone - 801-974-9953 FAX - 801-972-2524

### **Military Distributors**

JAN Devices, Inc. 6925 Canby, Bldg. 109 Reseda, CA 91335 Phone - 818-708-1100 FAX - 818-708-7436

Zeus Components, Inc. 6276 San Ignacio Ave., Suite E San Jose, CA 95119 Phone - 408-629-4789 FAX - 408-629-4892



### **AUSTRALIA**

### Representative

Reptechnic Pty. Ltd. 3/36 Bydown Street Neutral Bay NSW 2089 Australia Phone - 612-953-9844 FAX - 612-953-9683

### **AUSTRIA**

### Representative & Distributor

Thomas Neuroth Ges. m.b.H. Hietzinger Hauptstrasse 22/A/2 A-1130 Vienna Austria Phone - 431-82-56-45 FAX - 431-82-84-920

### **BELGIUM**

### Representative & Distributor

MCA - Tronix SPRL Parc De Recherches Du Sart Tilman Ave. Des Noisetiers B-4031 Angleur Belgium Phone - 32-41-67-4208 FAX - 32-41-67-6331

### **FINLAND**

### Representative & Distributor

Integrated Electronics OY AB Turkhaudantie 1 P.O. Box 160 SF-00700 Helsinki Finland Phone - 358-0-351-3133 FAX - 358-0-351-3134

### **FRANCE**

### Representative

Rep'Tronic, SA 1 Bis, Rue Marcel Paul Batiment A Z.I. De La Bonde 91300 Massy

Phone - 33-1-60-13-9300 FAX - 33-1-60-13-9198

### Distributors

LEX Electronics SA 73-79 Rue Des Gemeaux Silic 580 94653 Rungis Cedex France Phone - 33-1-49-78-4848

FAX - 33-1-49-78-0699

Paris Sud Electronique Composants 12, rue Rene Cassin 91300 Massy

91300 Massy France

Phone - 33-1-69-20-6699 FAX - 33-1-69-20-7532

RTF Diffusion 79 Rue Pierre Semard 92320 Chatillon France

Phone - 1-49-65-2600 FAX - 1-49-65-2649

### **GERMANY**

### Representative

Micron Technology (U.K.) Ltd. Niederlassung Deutschland Marsstrasse 3 D-8011 Aschheim Germany Phone - 49-89-903-0021 FAX - 49-89-904-3114

### Representatives & Distributors

EBV Elektronik Hans-Pinsel-Str. 4 D-8013 Haar b. Muchen Germany Phone - 89-4-60-96-255 FAX - 89-46-44-88

Neumuller Gmer EskhenstraBe 2 Postfach 1250

D-8028 Taufkirchen Munchen Germany Phone - 49-89-612-08227

Phone - 49-89-612-08227 FAX - 49-89-612-2680

FAX - 49-89-611-22-46

### Distributor

Metronik Kompetenz (in Halbeitern) Leonhardsweg 2 8025 Unterhaching b. Munich Germany Phone - 49-89-611-08-0

### HONG KONG

### Representatives

Lestina International Ltd. Rm 405, Park Tower 15 Austin Rd Tsimshatsui Hong Kong Phone - 852-735-1736 FAX - 852-730-7538

Micron Technology (Hong Kong) Apt. A, 15/F Block 3 Pacific View 38 Tai Tam Road Hong Kong

### **INDIA**

### Distributor

Silicon Electronics 3350 Scott Blvd., Suite 1201 Santa Clara, CA 95054 Phone - 408-988-4408 FAX - 408-988-4431

### **INDONESIA**

### Representative

Desner Electronics (FE) Ltd. 42 Mactaggart Road #04-01 Mactaggart Bldg. Republic of Singapore, 1336 Phone - 65-285-1566 FAX - 65-284-9466

### **IRELAND**

### Representative

New England Technical Sales The Diamond Malahide County Dublin Republic of Ireland Phone - 353-1-450635 FAX - 353-1-453625

### Distributor

Lyco, Ltd. Estuary House New Street Malahide, Dublin Ireland Phone - 353-1-452-020 FAX - 353-1-451-741

### ISRAEL.

### Representative & Distributor

Rapac Electronics, Ltd. Mailing Address: P.O. Box 18053 Tel Aviv, Israel 61180 Office Address: #7, Kehilat Saloniki Street Tel Aviv, Israel 69513 Phone - 972-3-477115 FAX - 972-3-493272

### ITALY

### Representative & Distributor

Moxel S.R.L. Via C Frova 34 20092 Cinisello Balsamo (MI) Italy Phone - 39-261-290521 FAX - 39-261-72582

### Distributor

EUR Elettronica S.p.A. 20094 Assago (MI) Sede: Via E. Fermi, 8 Partita IVA 00883800153 Italy Phone - 02-4880022 FAX - 02-4880275

### **IAPAN**

### Distributor

Sanyo Electronic Co., Ltd. Natsume Bldg., 4th Floor 18-6, 2-Chome, Yushima 3unkyo-Ku, Tokyo 113 apan Phone - 81-3-3818-4430 FAX - 81-3-3818-1124

### KOREA

### Representative

Anam Semiconductor 3rd Floor, Yoowha Bldg. 195-16, Daechi-Dong (angnam-Ku, Seoul Corea 'hone - 822-553-2997 AX - 822-553-2998

### THE NETHERLANDS

### Distributor

Microtron Postbus 188 1243 ZK's Graveland The Netherlands Phone - 31-35-61834 FAX - 31-35-62709 Shipping Address: Meenthof 18 NL-1241 CP Kortenhoef The Netherlands

### **NEW ZEALAND**

## Representative

Reptechnic 3/36 Bydown Street Neutral Bay, NSW 2089 Australia Phone - 612-953-9844 FAX - 612-953-9683

### **NORWAY**

### Representative & Distributor

BIT Elektronikk AS Postboks 36 3401 Lier Lierbyen, Norway Phone - 47-3-847099 FAX - 47-3-845510

### **PHILLIPINES**

### Representative

Desner Electronics (FE) Ltd. 42 Mactaggart Road #04-01 Mactaggart Bldg. Republic of Singapore, 1336 Phone - 65-285-1566 FAX - 65-284-9466

### **PORTUGAL**

### Representative & Distributor

ATD Electronica LDA. Rua Dr. Faria De Vasconcelos, 3A 1900 Lisboa Portugal Phone - 351-1-847-2196 FAX - 351-1-847-2197

### **SCOTLAND**

### Representative

Micron Technology (U.K.) Ltd. Crompton Way North Newmoor Industrial Estate Irvine, Ayrshire, KA11 4DY Scotland Phone - 44-294-214415 Fax - 44-294-222162

### SINGAPORE

### Representative

Desner Electronics (FE) Ltd. 42 Mactaggart Road #04-01 Mactaggart Bldg. Republic of Singapore, 1336 Phone - 65-285-1566 FAX - 65-284-9466

### **SPAIN**

### Representative & Distributor

ATD Electronica, S.A. Plaza Cuidad de Viena. 6 28040 Madrid Spain Phone - 341-534-4000 FAX - 341-534-7663

### **SWEDEN**

### Representative

Gateline AB Sadelmakarvagen 9, Box 590 S-146 00 Tullinge, Sweden Phone - 46-8-778-44-40 FAX - 46-8-778-87-17

### Representative & Distributor

IE Komponenter AB Box 11 113 S-161 11 Bromma Sweden Phone - 46-8-804685 FAX - 46-8-262286

### **SWITZERLAND**

### Distributor

Pabstronic AG Aarauerstrasse 20 5200 Brugg Switzerland Phone - 41-56-41-7957

FAX - 41-56-41-0792

## SALES INFORMATION

### TAIWAN, R.O.C.

### Representative

ASEC

ASIC 4F, No. 344 Min-Sheng Ed. Road Min-Sheng Commercial Bldg. Taipei, Taiwan R.O.C. Phone - 886-2-505-7025 FAX - 886-2-501-1524

### UNITED KINGDOM

### Representatives

Micron Technology (U.K.) Ltd. European Office Centennial Court Easthampstead Road Bracknell Berkshire RG12 1JA Phone - 44-344-360055 FAX - 44-344-869504

Rep A Tec Ltd. Saville Court, Saville Place, Clifton, Bristol BS8 4EJ United Kingdom Phone - 44-272-237-594 FAX - 44-272-237-598

Rep A Tec Ltd. 22, Four Oaks Road Sutton Coldfield West Midlands, B74 2TJ United Kingdom Phone - 44-21-308-2521 FAX - 44-21-308-2521

Rep A Tec Ltd. 21 Birch Grove, Hook Hampshire RG27 ORH United Kingdom Phone - 44-256-762-568 FAX - 44-256-760-154

Rep A Tec Ltd. 14 Montgomery Way Kinross, Tayside KY13DU United Kingdom Phone - 44-577-64550 FAX - 44-577-63230

### **Distributors**

Abacus Electronics Holdings Ltd. Abacus House, Bone Lane Newbury, Berkshire RG14 5SF United Kingdom Phone - 44-635-36222 FAX - 44-635-38432 Bytech Computers, Ltd. 12 A Cedarwood Chineham Business Park Crockford Lane, Basingstoke Hampshire, RG24 OWD United Kingdom Phone - 44-256-707-107 FAX - 44-256-707-162

Thame Components, Ltd. Thame Park Road Thame, Oxon, OX9 3UQ United Kingdom Phone - 44-84-426-1188 FAX - 44-84-426-1681

## MCRON

STATIC RAMS	1
SYNCHRONOUS SRAMS	2
SRAM MODULES	3
CACHE DATA/LATCHED SRAMS	4
FIFO MEMORIES	5
APPLICATION/TECHNICAL NOTES	6
PRODUCT RELIABILITY	7
PACKAGE INFORMATION	8
SALES INFORMATION	9

## MICHON

	STATIC RAMS
2	SYNCHRONOUS SRAMS
3	SRAM MODULES
4	CACHE DATA/LATCHED SRAMS
5	FIFO MEMORIES
6	APPLICATION/TECHNICAL NOTES
7	PRODUCT RELIABILITY
8	PACKAGE INFORMATION
9	SALES INFORMATION