## GENERAL SYSTEM BULLETIN



## INSTRUCTION

## SET

SUE PROCESSOR INSTRUCTION SET
GENERAL SYSTEM BULLETIN G3
Third Edition
This bulletin supercedes
SUE Processor Instruction SetGeneral System Bulletin G3, Rev. Adated June 1972
Bulletin GB13020009103
May 1973
©Copyright 1973 by Lockheed Electronics Company
Los Angeles, California All rights reserved

## EFFECTIVE PAGES

New pages introduced in this third edition include Processor Instruction Sets for $\operatorname{SUE} 1110 \mathrm{~A} / \mathrm{B}, 1111 \mathrm{~A} / \mathrm{B}, 1112 \mathrm{~A} / \mathrm{B}$, and Appendices D and E.

Changes in the second edition, which included Processor Instruction Set SUE 1110, and Appendices A through C, are indicated by a heavy line in the outer margin of the changed page.

## CONTENTS

Title Page
SUE 1110 INSTRUCTION SET
Introduction ..... 1
Word Formats ..... 2
Data Words ..... 2
Address Words ..... 3
Instruction Words ..... 4
Fields ..... 5
Addressing ..... 6
Byte-Word Addressing ..... 6
Absolute and Relative Addressing ..... 6
Extended Addressing. ..... 6
Indexing ..... 7
Auto Incrementing and Decrementing ..... 7
Indirect Addressing ..... 7
Register, Immediate and Literal Operands ..... 8
Combination Addressing Modes ..... 8
Special Addresses ..... 10
Status Indicators ..... 11
Instruction Descriptions ..... 12
General Register Instructions ..... 12
General Operations ..... 12
General Register Instruction Word Formats ..... 13
General Register Instruction Times ..... 18
Branch Conditional Instructions ..... 20
Branch Conditions ..... 21
Branch Instruction Word Formats ..... 22
Branch Instruction Times ..... 23

## CONTENTS (continued)

Title Page
Shift Instructions ..... 24
Shift Instruction Word Formats ..... 25
Shift Instruction Timing ..... 27
Control Instructions ..... 28
Control Instruction Word Formats ..... 28
Control Instruction Times ..... 33
Unimplemented Instructions ..... 34
Input/Output Instructions ..... 34
SUE 1110A INSTRUCTION SET
Introduction ..... 35
Store Key Instruction ..... 35
SUE 1110B INSTRUCTION SET
Introduction ..... 37
Fetch and Clear Instructions ..... 37
Fetch and Clear Operation ..... 38
SUE 1111A INSTRUCTION SET
Introduction ..... 39
Temporary Storage ..... 39
Instruction Format ..... 40
Decimal Data Format ..... 41
Character Data Format ..... 41
Symbolic Coding for Operands ..... 42
Instructions ..... 42
SUE 1111B INSTRUCTION SET
Introduction ..... 46
Fetch and Clear Instructions ..... 46
Fetch and Clear Operations ..... 46

## CONTENTS (continued)

$$
\underline{\text { Title } \quad \underline{\text { Page }}}
$$

## SUE 1112A INSTRUCTION SET

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Double Precision Data Format . . . . . . . . . . . . . . . . . . . . . . . . . 49
Instruction Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Bit Manipulation Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Bit Manipulation Instruction Formats . . . . . . . . . . . . . . . . . . . 51
Bit Manipulation Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Move Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Move Instruction Format. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Move Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Normalize and Count Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Normalize and Count Instruction Format . . . . . . . . . . . . . . . . . . 53
Normalize and Count Operations . . . . . . . . . . . . . . . . . . . . . . . . 53
Double Length Shift Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Double Length Shift Instruction Format' . . . . . . . . . . . . . . . . . . . 57
Double-Length Shift Operations . . . . . . . . . . . . . . . . . . . . . . . 57
Class B Instruction Set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Class B Instruction Format . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Accumulator Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Single-Precision Fixed Point Instructions . . . . . . . . . . . . . . . . 60
Addressing Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
One-Word Operand Format . . . . . . . . . . . . . . . . . . . . . . . 61
Single Precision Fixed-Point Operations . . . . . . . . . . . . . . . . . 61
Double Precision Fixed-Point Instructions . . . . . . . . . . . . . . . . . 62
Addressing Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Double Precision Fixed Point Operations . . . . . . . . . . . . . . . . . . 63
Control Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Control Instruction Formats . . . . . . . . . . . . . . . . . . . . . . . . . . 64

## CONTENTS (continued)

Title Page
SUE 1112B INSTRUCTION SET
Introduction ..... 65
Fetch and Clear Instructions ..... 65
Fetch and Clear Operation ..... 66
APPENDIX A, INSTRUCTION TIMES
Single Shift Instruction Timing for SUE 1110 (Basic), 1110A/B, $1111 \mathrm{~A} / \mathrm{B}, 1112 \mathrm{~A} / \mathrm{B}$ ..... A-3
SUE 1111A/B CLASS C INSTRUCTION TIMES DECIMAL AND CHARACTER INSTRUCTIONS
Decimal Add and Subtract Timing ..... A-5
Decimal Shift Timing ..... A-10
Move Timing ..... A-11
Compare-Field Timing ..... A-11
Decimal Compare Timing ..... A-13
APPENDIX B, INSTRUCTION SUMMARY AND INDEX
SUE 1110 (Basic) Instructions Summary ..... B-1
SUE 1110 (Basic) Instruction Index ..... B-2
APPENDIX C, INPUT/OUTPUT ADDRESSES
APPENDIX D, SELF-INTERRUPT AND SYSTEM INTERRUPTEXECUTIVE SPACE
APPENDIX E, USASCII CHARACTER SET AND HEXADECIMAL CODES

## LIST OF TABLES

TableTitlePage
1 Combination Addressing Modes ..... 9
2 Special Addresses ..... 10
3 General Register Instruction Word Formats ..... 14
4 SUE 1110 (Basic) General Register Instruction Times ..... 19
5 Branch Instruction Times ..... 24
6 SUE 1110 (Basic) Control Instruction Times ..... 33
A-1 SUE 1110 (Basic) General Register Instruction Times ..... A-1
A-2
SUE 1110A/B, 1111A/B, and 1112A/B General Register Instruction Times ..... A-2
A-3 SUE 1110 (Basic), 1110A/B, 1111A/B and 1112A/B Control Instruction Times ..... A-3
A-4 SUE 1110 (Basic) Branch Instruction Times ..... A-4
A-5 SUE 1110A/B, 1111A/B and 1112A/B Branch Instruction Times ..... A-4
A-6 Decimal Shift Timing Chart ..... A-10
A-7A-8SUE 1112A/B Single- and Double-Precision Fixed-PointInstruction TimesA-20
C-1 Input-Output Device Addresses ..... C-1

## PREFACE

This bulletin contains instructions to program seven types of SUE processors:

## Number of Instructions

SUE 1110 (basic) ..... 108
SUE 1110A ..... 109
SUE 1110B ..... 111
SUE 1111A, Decimal Arithmetic ..... 118
SUE 1111B, Decimal Arithmetic ..... 120
SUE 1112A, Scientific Double Precision ..... 144
SUE 1112B, Scientific Double Precision ..... 146

SUE 1110 basic is the first instruction set described in this bulletin. SUE 1110A performs the basic instruction set and one additional instruction, Store Key (SKEY). Both SUE 1111A and 1112A processors have the speed and capabilities of SUE 1110A, and each has an extended instruction set. Descriptions of these extended instructions follow the description of the SUE 1110B. Instruction times for all instructions are summarized in Appendix A.

Processors SUE 1110B, 1111B, and 1112B perform the same instructions as the respective A-series processors, and two additional instructions Fetch and Clear Word (FCLW), and Fetch and Clear Byte (FCLB). These two instructions can be used in multiprocessor systems as a synchronizing mechanism.

Instructions in this bulletin are described in machine language for the system user possessing a background in digital computer terminology and operation. Additional information on the basic instruction set is contained in the LAP-2 Assembler manual. Operation and maintenance of SUE processors is contained in the respective reference and maintenance bulletins designated by the processor model number.

## SUE 1110 INSTRUCTION SET

## INTRODUCTION

SUE 1110 instruction set includes 108 basic instructions exclusive of 16 addressing modes. Many of these instructions operate on either 16 -bit data or 8 -bit byte formats. Other instructions test one or more of the 16 status indicator bits. This bulletin presents a detailed description of word formats, addressing modes, and status indicators followed by a definition of each instruction operation.

The 108 instructions are divided into eleven classes according to type of instruction function. Seven of these classes are grouped as general register instructions. They contain arithmetic, logical, move, compare and test functions that involve the eight general registers of the processor. Two classes represent the branch instructions. They contain unconditional and conditional branch functions on the true or false condition of status indicators. The shift class contains full 15-bit shift capabilities with eight different operations and two address modes. The control class contains system control functions such as load/store of all general registers, load/store of status indicators and control of interrrupt operations.

The eleven instruction classes are:

Class Code
1
2
3
4
5
6
7

Description
Accumulator to Memory with Auto Decrement Accumulator to Memory with Auto Increment Accumulator to Memory Data to Accumulator, Jump to Subroutine, Jump, and Register to Register Memory to Accumulator with Auto Decrement Memory to Accumulator with Auto Increment Memory to Accumulator

| 8 | Branch False and No Operation <br> 9 |
| :--- | :--- |
| Branch True and Unconditional |  |

Class codes are specified in the instruction word format by the four-bit C field. (Fields are defined later under instruction words in this bulletin). Five class codes are not defined for the basic instruction set. They have been reserved for specification of additional general purpose instructions in the SUE 1111A, B and 1112A, B Processors; or, for special purpose instructions in future SUE processors with expanded ROM control memories.

SUE 1110 Processor contains eight, 16-bit general registers including the program counter. Seven of these registers may be used as accumulators or index registers. The arithmetic-logic unit processes 16 -bit operands but memory data may be 8 -bit bytes or 16 -bit words.

Memory addresses are 16 -bit numbers that select up to $60 \mathrm{k}(\mathrm{k}=1024)$ bytes. Addresses 60 k to 64 k are used to directly address registers within system modules other than program memory modules.

## WORD FORMATS

Bit positions within a word are numbered right to left starting with 0 . Bit 0 is the least significant bit of the word and bit 15 is the most significant.

## DATA WORDS

Two data word formats can be processed, an 8-bit byte and a 16-bit word. The most significant bit (15) represents the algebraic sign of numeric data. A ONE in bit position 15 represents a negative number, and a ZERO represents a positive number. Negative numbers are in twos complement form.

## Byte Format



## Word Format



| $\frac{S}{1}$ | $\frac{\text { Sign }}{\text { negative (-) }}$ |
| :--- | :--- |
| 0 | positive ( |

In byte operations, the entire selected 16-bit register is used in the operation with the byte operand. In register-to-memory instructions (byte mode), the right byte of the register operates on the designated byte in memory. In memory-to-register instructions (byte mode), the designated byte in memory operates on the full 16-bit register as though the memory operand has a left byte equal to ZERO attached to it. In either type of operation, arithmetic operations occur in a 16 -bit register and carry and overflow are detected out of a 16 -bit register.

## ADDRESS WORDS

The 16 -bit address represents a byte address. Bit zero selects the left or right byte of a 16 -bit word. On word addresses, bit zero is used to specify more than one level of indirect addressing.

## Byte Address



$$
\frac{\text { Bit } 0}{0}-\frac{\text { Byte }}{\text { left }}
$$

## Word Address



Bit 0-Addressing
0 address direct
1 indirect

## INSTRUCTION WORDS

Instruction words are constructed to facilitate encoding and decoding of the machine language code. The words are defined so that the fields of the instruction do not overlap the four hexadecimal digits represented by H1, H2, H3, and H4. Those fields that are subsets of a hexadecimal digit are right-justified, with the high-order bit used to indicate the less common condition.


## Digit

H1 Class Designation 0 through 15
H2 Operation Designator (usually)
H3 Accumulator Designator (usually)
H4 Index Designator (usually)

FIELDS. - A variety of word formats are interpreted by the processor. All of the fields used, and their positions, are defined below in a composite drawing. Functions of a given field may vary according to the instruction.


NOTE: Several fields have more than one function depending on the instruction that contains them. In the field definitions below, any function common to several instructions is defined. For descriptions of other functions, refer to corresponding instruction descriptions.

## Field Definitions

C Class Indicator (4 bits) - Specifies 1 of 16 classes or divisions of the instruction set. Classes indicate the type of function.

T Test Operation (4 bits) - Defines operation codes for the Control and Branch classes.

D Displacement Address (8 bits) - Direct address (+ or -) to words relative to the address of the instruction. May be expressed as P (Program Counter) +D , where D is the range, -128 through +127 . An exception, if the absolute-address mode of a Control instruction is specified, then D directly addresses the first 256 words in memory.
B Byte Indicator ( 1 bit ) - Specifies whether the memory operand is a word ( $B=0$ ) or a byte ( $B=1$ ). Field of a Control instruction specifies the Relative ( $\mathrm{B}=1$ ) or Absolute ( $\mathrm{B}=0$ ) address mode.
OP Operation Indicator (3 bits) - Defines 1 of 8 operations available to certain classes. Several classes use the same set of operations, as explained in greater detail under Instruction Descriptions.
I Indirect Addressing Indicator (1 bit) - Specifies first level of indirect addressing if $\mathrm{I}=1$.

AR Accumulator Register Designator (3 bits) - Designates 1 of 8 general registers as an A-Register during instruction execution.

E Extended-Address Indicator (1 bit) - Indicates (when 1) that the word following the instruction will be accessed as an extended-address part of the instruction.

XR Index Register Designator (3 bits) - Designates 1 of 7 general registers as an X -Register during instruction execution.

K Constant (4 bits) - Designates length of a Shift command, or an immediate constant. Also used to enable interrupts.
F Status Bit-Pattern (7 bits) - Comprises the bit pattern for changing control states for certain Control instructions.

## ADDRESSING

SUE 1110 Processor develops a 16 -bit operand address based on the mode that is selected by the instruction class code and other fields of the instruction word format.

BYTE-WORD ADDRESSING

A bit (B) in the instruction word specifies if the operand is to be a byte (8 bits) or a word ( 16 bits) in general register instructions. If $\mathrm{B}=1$ and bit zero of the effective operand address is ZERO, the left byte (bits 15 through 8 ) is used; the right byte (bits 7 through 0 ) is used if bit zero is ONE. If $B=0$, a word operand is requested and the address of the word is treated as an even-numbered byte address.

## ABSOLUTE AND RELATIVE ADDRESSING

Branch instructions use the relative displacement method to develop the branch address. The $D$ field of the instruction is an 8 -bit ( 7 bits plus sign) number that specifies a branch within +127 or -128 words (not bytes) from the current location. Negative numbers are represented in twos complement form.

Control instructions use the relative displacement as well as the absolute addressing modes. Bit B of the instruction word, when set to a ONE, selects the relative mode and, when ZERO, selects the absolute mode. In the absolute address mode the D field of the instruction is an 8 bit number that specifies direct address of the first 256 words (not bytes) of memory.

## EXTENDED ADDRESSING

When the E bit of the instruction is a ONE, the word following the instruction becomes the base address and is used to develop the operand address. When $\mathrm{E}=0$ the base address is ZERO.

## INDEXING

Content of one of the seven general registers may be selected as an index register. The XR field of the instruction selects the register. When the XR field is all zeros, no indexing is specified. If neither extended addressing nor indexing is called for (i.e. bits 3-0 all ZEROs) then no address is specified and an unimplemented instruction trap is generated.

Two types of indexing are used:
Base Relative Indexing (indexing relative to the base address of the computer or user program). - In this type of indexing, the index register contains the complete address of the desired memory location. Base relative indexing together with autoincrement or autodecrement provide generalized push down and pop up stack processing capabilities.

Table Indexing (indexing relative to the base address of a table). - In this type of indexing the index register contains the variable n to fetch the quantity located at TABLE +n .

## AUTO INCREMENTING AND DECREMENTING

Within the general register instructions, separate class codes are used to provide the option for automatic increment or decrement of the index register selected by the XR field of the instruction. When autodecrement is specified, the content of the index register is decremented before the operand address is generated. When autoincrement is specified, the content of the selected index register is incremented after the operand address is generated.

ONE is subtracted or added to the content of the index register when the instruction specifies a byte operand with autodecrement or autoincrement. TWO is subtracted or added when the instruction specifies a word operand with autodecrement or autoincrement.

## INDIRECT ADDRESSING

If indirect bit I of the instruction is set to a ONE, the address developed by the processor points to the address of the operand.

Multi-level indirect addressing is provided in the word mode only. The processor tests the least significant bit of the indirect address. If this bit is a ONE, and the word mode is specified, the word pointed-to is also treated as an indirect address. If the least significant bit of the address is a ZERO, the processor stops the multi-level indirect addressing for this instruction. If the processor counts up to 16 levels of indirect addressing, an unimplemented instruction self-interrupt is generated and the instruction is trapped.

Only single level indirect addressing is available in the byte mode because the least significant bit of the operand address specifies left or right byte.

REGISTER, IMMEDIATE AND LITERAL OPERANDS

The data-to-accumulator (class code 4) general instruction provides for selection of register, literal or immediate operands. The register operand is the register specified by the XR field, and can be the program counter if $\mathrm{XR}=0$. The literal operand may be the 16 -bit word following the instruction or the 16-bit word following the instruction plus the contents of XR. An immediate operand is the 4-bit value in the instruction's K field.

## COMBINATION ADDRESSING MODES

In most general register instructions, combinations of addressing modes may be specified to yield fourteen useful functions for memory operand selection. The processor develops addresses in combinations of the following in the sequence shown:

Extended Address<br>Autodecrement the Index<br>Indexed<br>Indirect<br>Autoincrement the Index

Autodecrement and autoincrement functions apply to the contents of the general register selected by the XR field of the instruction.

On autodecrement the content of the index register is decremented by one for byte addresses or by two for word addresses before the index register contents is used as an index value. On autoincrement the content of the index register is incremented by one or two after it is used as an index value.

If the XR field of an instructions is all ZEROs, no indexing is specified. However, auto-increment or auto-decrement specified with a ZERO XR field affects the program counter.

Table 1 contains a summary of the fourteen combinational addressing modes.

Table 1. Combination Addressing Modes

| Address Mode | M Effective Address | XR <br> Index <br> Register | Assembler <br> Mnemonic |
| :---: | :---: | :---: | :---: |
| Extended <br> Extended, Indexed <br> Extended, Indexed, Autoincrement <br> Extended, Autodecrement, Indexed <br> Indexed <br> Indexed, Autoincrement <br> Autodecrement, Indexed <br> Extended, Indirect <br> Extended, Indexed, Indirect <br> Extended, Indexed, Autoincrement, Indirect <br> Extended, Autodecrement, Indexed, Indirect <br> Indexed, Indirect <br> Indexed, Autoincrement, Indirect <br> Autodecrement, Indexed, Indirect <br> NOTES: A - 16-bit word following instruction <br> X - Content of General register sele <br> e - A ONE if byte address, a TWO <br> [] - 16-bit word at address specified | $\begin{gathered} A \\ A+X \\ A+X \\ A+X-e \\ X \\ X \\ X-e \\ {[A]} \\ {[A+X]} \\ {[A+X]} \\ {[A+X-e]} \\ {[X]} \\ {[X]} \\ {[X-e]} \end{gathered}$ <br> cted by XR <br> f word addr <br> in brackets | $\begin{gathered} X+e \\ X-e \\ - \\ X+e \\ x-e \\ - \\ - \\ X+e \\ x-e \\ - \\ X+e \\ X-e \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ \mathrm{~A}(\mathrm{R}) \\ \mathrm{A}(\mathrm{R}+) \\ \mathrm{A}(-\mathrm{R}) \\ (\mathrm{R}) \\ (\mathrm{R}+) \\ (-\mathrm{R}) \\ \text { *A } \\ \text { *A(R) } \\ \text { *A(R+) } \\ \text { *A(-R) } \\ \text { *(R) } \\ \text { *(R+) } \\ \text { *(-R) } \end{gathered}$ |

## SPECIAL ADDRESSES

Even addresses 61,440 to 65,534 (hexadecimal F000 to FFFE) are reserved for addressing of system hardware registers within SUE system modules. The odd numbered addresses in this range are not used. Each system module is assigned a set of even (word) addresses as shown in table 2.

Addressing a system register for either a read or write function is allowed by master modules. The slave module always transmits or receives 16 data bits. If the selected register is less than 16 bits in length, the data is transmitted in the least significant bit positions and the most significant; unused, bit positions are ZEROs.

Table 2. Special Addresses

| Addresses (Hexadecimal) | Module Assignment |
| :---: | :---: |
| F000-F7FE | Reserved for special memory assignments |
| F800 <br> F802 <br> F804 <br> F806 <br> F808 <br> F80A-F80E <br> F810-F81E <br> F820-FAFE | I/O Device Controller \#1, Status Register <br> I/O Device Controller \#1, BTA Address Register <br> I/O Device Controller \#1, BTA Block Length Register <br> I/O Device Controller \#1, Control Register <br> I/O Device Controller \#1, Data Register <br> Reserved for I/O Device Controller \#1 <br> I/O Device Controller \#2 as in \#1 <br> Reserved for I/O Device Controllers as in \#1. (see Appendix C) |
| $\begin{aligned} & \text { FB00-FBFE } \\ & \text { FC00-FEFFE } \end{aligned}$ | Auto Load Memory Reserved for Auto Load |
| FF00 <br> FF02-FF0E <br> FF10 <br> FF12 <br> FF14-FF1C <br> FF1E <br> FF20-FF3E <br> FF40-FF5E <br> FF60-FF7E | ```Central Processor (\#0) Register 0, (Program Counter) Central Processor (\#0), General Registers 1-7 Central Processor (\#0), Status Indicators Central Processor (\#0), Instruction Register Reserved for Central Processor \#0 Central Processor (\#0), Control Flip-Flops Processor \#1, same set as \#0 Processor \#2, same set as \#0 Processor \#3, same set as \#0``` |
| FF80 <br> FF82 <br> FF84-FF86 <br> FF88-FF8A <br> FF8C-FF8E | ```Control Panel #1 Address Register-Attention Interrupt Control Panel #1 Data Register Control Panel #2 as in #1 Control Panel #3 as in #1 Control Panel #4 as in #1``` |
| FF90-FFFF | Reserved for other System Modules to be assigned. |

## STATUS INDICATORS

SUE 1110 Processor has a 16 -bit status indicator register. Status indicators may be affected by execution of general register and shift instructions. This is indicated by their symbol in INSTRUCTION DESCRIPTIONS. The status indicators may also be set or reset with special control instructions.

The status bit position withir the status register, symbol, name, and description are as follows:

Symbol

EQ

GT

OV

CY

## Name and Description

Equal - In a compare operation, the source operand equals the target operand.

Greater-Than - In a compare operation, the source operand is greater than the target operand.

Bit
0

M4
$\left.\begin{array}{c}1 \\ 2 \\ 34\end{array}\right\}$

Flags 1, 2, or 3-Programmable flag bits.

Loop Complete - Set if content of register selected by XR field equals ZERO at the completion of an Autoincrement or Autodecrement instruction. Reset if content of XR is NOT ZERO.

OD $\quad \begin{aligned} & \text { Odd }- \text { For all general register instructions except } \\ & \text { Compare, the Odd indicator receives the least signi }\end{aligned}$ ficant bit of the result.

ZE Zero - For all general register instructions except Compare, set if the result is ZERO and reset if NOT ZERO.

NG Negative - Receives the most significant bit of the result of any general register instruction except Compare.
A Active - Indicates that the processor is executing instructions. A is set unless the processor is quiescent.
Interrupt Mask - Bits M1 through M4 correspond to system interrupts 1 through 4 . When any bit is set or reset, respectively, the Bus Controller is requested to ignore or allow interrupt requests for the corres- ponding vector.

## INSTRUCTION DESCRIPTIONS

## GENE RAL REGISTER INSTRUCTIONS

Class codes 1 through 7 specify the general register instructions. They are all two-operand instructions with one set of eight general operations. In the definitions of these operations, the terms target (T) and source (S) are used. The target is the register or memory cell to be modified, the source is the register or memory cell used as an operand that is to remain unchanged.

GENERAL OPERATIONS. - The OP field of the instruction selects the operation for each class of general register instruction as follows:

Status

## OP Code

 (Hexadecimal2 ADD

## SUBtract

MOVe

Indicators Affected

NG, ZE, OD
Transfer the source operand to the target operand.

$$
(\mathrm{S}) \rightarrow(\mathrm{T})
$$

Subtract the source operand from the target operand and store the

$$
\mathrm{CY}, \mathrm{OV}, \mathrm{NG} ; \mathrm{ZE},
$$ OD result in the target operand. $-(\mathrm{S})+(\mathrm{T}) \rightarrow(\mathrm{T})$

Form the sum of the source $(\mathrm{S})$ and target ( T ) operands and

CY, OV, NG, ZE, OD store in (T). $(\mathrm{S})+(\mathrm{T}) \rightarrow(\mathrm{T})$

NG, ZE, OD source and target operands and store the result in the target operand.
(S).AND. (T) $\rightarrow$ (T)

Inclusive Form the logical sum of the $\quad \mathrm{NG}, \mathrm{ZE}, \mathrm{OD}$ OR source and target operands and store in the target operand.
(S). OR. (T) $\rightarrow$ (T)

5

Exclusive Form the logical difference of the NG, ZE, OD OR source and target operands and store in the target operand. (S).EOR. (T) $\rightarrow$ (T)

NOTE
Bit 15 of each word is considered a magnitude bit, not a sign bit. The compare result is unsigned based on the 16 -bit magnitude.

TeST Form the logical product of the NG, ZE, OD source and target operands. Register and memory contents are not affected.

If (S) . AND. $(T)=0$, SET ZE, RESET NG, OD
If (S) . AND. $(\mathrm{T}) \neq 0$, RESET ZE
If (S) . AND. (T) is odd, SET OD (odd implies bit 0 is set)

If (S) . AND. (T) is negative, SET NG (negative implies bit 15 is set)

GENERAL REGISTER INSTRUCTION WORD FORMATS. - The instruction word formats used for the general register instructions is shown in table 3.

Table 3. General Register Instruction Word Formats

| General Register Classes* | $\mathrm{H}_{1}$    <br> 15 14 13 12 | $\begin{array}{llll} & \mathrm{H}_{2} \\ 11 & 10 & 9 & 8\end{array}$ |  | H37654 |  | $\begin{array}{llllll} & & \mathrm{H}_{4} \\ 3 & \\ 3 & 2 & 1 & 0\end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Accumulator Auto Decrement | $\mathrm{C}=1$ | B | OP | I | AR | E | XR |
| To Auto Increment | $\mathrm{C}=2$ | B | OP | I | AR | E | XR |
| Memory | $\mathrm{C}=3$ | B | OP | I | AR | E | XR |
| Jump to Subroutine | $\mathrm{C}=4$ | 0 | 0 | I | AR | E | XR |
| Jump | $\mathrm{C}=4$ | 0 | 0 | I | 0 | E | XR |
| Data to $\quad$ Literal/Register | $\mathrm{C}=4$ | 1 | OP | 0 | AR | E | XR |
| Accumulator Immediate Data | $\mathrm{C}=4$ | 1 | OP | 1 | AR |  |  |
| Memory fato Decrement | $\mathrm{C}=5$ | B | OP | I | AR | E | XR |
| To $\quad$ Auto Increment | $\mathrm{C}=6$ | B | OP | I | AR | E | XR |
| Accumulator | $\mathrm{C}=7$ | B | OP | I | AR | E | XR |

NOTES:

| C | Class Codes 1-7 |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| OP | Operation Code: | 0 | MOV | Move |
|  |  | SUB | Subtraction |  |
|  |  | 2 | ADD | Addition |
|  |  | 3 | AND | Logical Product |
|  |  | 4 | IOR | Logical Inclusive OR |
|  |  | 5 | EOR | Logical Exclusive OR |
|  |  | 6 | CMP | Compare |
|  |  | 7 | TST | Test |

B Word when 0 , Byte when 1
I Indirect when 1
AR Accumulator Register designator (0-7)
E Extended or two-word instruction when 1
XR Index Register designator ( $0-7$ ), no indexing when 0
K 4-bit Immediate data constant
For $\mathrm{E}=0$ and $\mathrm{XR} \neq 0$, XR provides the entire operand address. If no index register is selected ( $\mathrm{XR}=0$ ), and $\mathrm{E}=0$, an instruction trap occurs, except for class 4, Register, where the PC is the source operand.
For $\mathrm{E}=1, \mathrm{XR}=0$, the next word provides the entire operand address. If $\mathrm{E}=1$ and $\mathrm{XR} \neq 0$, indexing operation is specified. In this case, the content of (XR) is added to the next word to produce the effective address of the memory operand or an indirect address.
*SUE 1112 Instruction Set contains more instructions in class code 4.

The following additional symbols are used in the instruction definitions:
() Contents of

M effective operand address
PC Program Counter, general register 0.
P Current instruction address

## General Register Instruction Definitions

## ACCUMULATOR TO MEMORY, AUTO DECREMENT



Extended Address
(AR) operates on (M). (XR) is decremented before use.

ACCUMULATOR TO MEMORY, AUTO INCREMENT


Extended Address
(AR) operates on (M). (XR) is incremented after use.

## ACCUMULATOR TO MEMORY



Extended Address
(AR) operates on (M). (XR) is not affected.

## JUMP TO SUBROUTINE <br> JSBR



Extended Address
$P+2$ replaces (AR) for $E=0$ and $P+4$ replaces (AR) for $E=1$.
(M) operates on PC (content of general register 0 ). Thus, the return address is stored in AR and PC is set to the jump-location address.

JUMP
JUMP


Extended Address
(M) operates on PC, setting it to the jump-location address. The jump function is the same as a MOV (M) to PC, but does not affect status indicators.

DATA TO ACCUMULATOR, INDEX REGISTER


A register-to-register instruction. (XR) operates on (AR).

DATA TO ACCUMULATOR, LITERAL


Literal (Source)

The word following the instruction is the literal source operand. It operates on (AR). If XR is not 0 , then (XR) is added to the literal before operating on (AR).

DATA TO ACCUMULATOR, IMMEDIATE

$K$ operates on (AR). $K$ is the 4-bit immediate constant operand.

## MEMORY TO ACCUMULATOR, AUTO DECREMENT


(M) operates on (AR). (XR) is decremented before ase.

MEMORY TO ACCUMULATOR, AUTO INCREMENT


Extended Address
(M) operates on (AR). (XR) is incremented after use.

## MEMORY TO ACCUMULATOR



Extended Address
(M) operates on (AR). (XR) is not affected.

GENERAL REGISTER INSTRUCTION TIMES. - Instruction execution times depend on:

Operand addressing modes
General operation code
Program memory access and cycles
INFIBUS availability

Table 4 contains a summary of typical general register instruction times assuming the INFIBUS is available to the processor and a SUE 3311 Core Memory is used for instruction and data storage. A memory cycle time of 850 nanoseconds, read access time of 750 nanoseconds, and a write access time of 550 nanoseconds is used. Access is the total time to access both the bus scheduler and memory. Microprogram steps of 160 nanoseconds are used for arithmetic operations and 130 nanoseconds for non-arithmetic operations.

Table 4. SUE 1110 (Basic) Gene ral Register Instruction Times

| General Instruction | Time (Microseconds) |  |  |
| :---: | :---: | :---: | :---: |
|  | Indexed | AutoIncrement | AutoDecrement |
| ACCUMULATOR TO MEMORY Class Codes | 3 | 2 | 1 |
| ```Logical: MOV, AND, IOR, EOR \\ Op Codes: \(\begin{array}{lllll} & 0 & 3 & 4 & 5\end{array}\) \\ Arithmetic: SUB, ADD \\ Op Codes: \(1 \quad 2\) \\ Compare: CMP \\ Op Code: 6 \\ Test: TST \\ Op Code: 7``` <br> Address Modes: <br> For Extended, add 0.13 <br> For Indirect, add 1.14 for first level, add 1.01 for each additional level <br> For Extended, Indirect, add 1.40 for first level, add 1.01 for each additional level | $3: 94$ <br> 4.03 <br> 3.70 <br> 3.35 | $\begin{aligned} & 4.81 \\ & 4.90 \\ & 4.57 \\ & 4.22 \end{aligned}$ | $\begin{aligned} & 4.81 \\ & 4.90 \\ & 4.57 \\ & 4.22 \end{aligned}$ |
| JUMP, JUMP TO SUBROUTINE Class Code | 4 | - | - |
| Instruction: JUMP, JSBR <br> Op Code: $0, \mathrm{AR}=0, \mathrm{AR} \neq 0$ <br> Address Modes: <br> For Extended, add 0.06 <br> For Indirect, add 1.14 for first level, add 1.01 for each additional level <br> For Extended, Indirect add 1.33 for first level, add 1.01 for each additional level | $\begin{aligned} & 2.79 \\ & \\ & 2.85 \\ & 3.93 \\ & 4.12 \end{aligned}$ | - - - - | - - - - |
| DATA TO ACCUMULATOR Class Code | 4 | - | - |
| Logical: MOV, AND, IOR, EOR     <br> Op Codes: 0 3 4 5 Register to <br> Arithmetic: SUB, ADD  Register or   <br> Op Codes: 1 2   Immediate <br> Compare: CMP     <br> Op Code: 6     <br> Test: TST     <br> Op Code: 7      <br> Address Modes:      <br> For Literal add 0.68      <br> For Literal Indexed add 0.84      | 2.50 <br> 2.79 <br> 2.69 <br> 2.50 | - - - - | - - - - |
| MEMORY TO ACCUMULATOR Class Codes | 7 | 6 | 5 |
| Logical: MOV, AND, IOR, EOR <br> Op Codes: $\begin{array}{lllll} & 0 & 3 & 4 & 5\end{array}$ <br> Arithmetic: SUB, ADD <br> Op Codes: 12 <br> Compare: CMP <br> Op Code: 6 <br> Test: TST <br> Op Code: 7 <br> Address Modes: <br> For Extended add 0.13 <br> For Indirect add 1.14 for first level, add 1.01 for each additional level <br> For Extended, Indirect add 1.40 for first level, 1.01 for each additional level | 3.35 <br> 3.64 <br> 3.67 <br> 3.35 | $\begin{aligned} & 4.09 \\ & 4.38 \\ & 4.41 \\ & 4.09 \end{aligned}$ | $\begin{aligned} & 4.09 \\ & 4.38 \\ & 4.41 \\ & 4.09 \end{aligned}$ |
| NOTE: All times are in microseconds. |  |  |  |

To compute the actual instruction execution time, it is necessary to add the time increments shown in Table 4 for each selected addressing mode. The minimum times shown in the table assume an indexed addressing mode. A more complete table of general instruction times is given in Appendix A.

For example, an ADD register-to-register instruction requires 2.79 microseconds with the SUE core memory. An ADD memory-to-accumulator instruction requires 3.64 microseconds when the operand address is held in an index register. If the address is located in the next word location (extended instruction mode), the time is 3.77 microseconds. Indexing the extended address does not add time to the instruction. Indirect addressing adds 1.14 microseconds for the first level and 1.01 for each subsequent level.

## BRANCH CONDITIONAL INSTRUCTIONS

Thirteen conditions can be tested by branch conditional (TRUE or FALSE) instructions. Each condition can be tested to produce a branch or a fallthrough to the next instruction for either state (TRUE for class code 9 and FALSE for class code 8). The condition status is determined by testing the status indicators and programmable flags affected by the last operation.

BRANCH CONDITIONS. - Following is a list of the 13 branch conditions and their meaning when TRUE.

T Field Condition Symbol Meaning (TRUE Condition)

| 0 | Unconditional | UN | The branch is made unconditionally. |
| :---: | :---: | :---: | :---: |
| 1 | Equal | EQ | The latest compare operation found the two operands to be equal to each other. |
| 2 | Greater-Than | GT | The latest compare operation found the source operand to be greater than the target operand. |
| 3 | Overflow | OV | An add, subtract, or shift operation produced a result outside of the range $-2^{15} \leq R \leq+\left(2^{15}-1\right)$ since overflow was last reset. |
| 4 | Carry | CY | The latest add, subtract, or shift operation produced a carry out of the most significant end of the arithmetic unit. |
| 5 | Flag 1 | F1 | These three programmable flags can be |
| 6 | Flag 2 | F2 | set or reset by a set or reset status |
| 7 | Flag 3 | F3 | indicator instruction. |
| 8 | Loop Complete | LP | This indicator is set if the result of the latest autoincrement or autodecrement of any index register equals zero; otherwise it is reset. |
| 9 | Odd | OD | The result of the latest general operation (except compare), or shift operation is an odd number (Bit $0=1$ ). |
| A | Zero | ZE | The latest general operation (except compare), or shift operation results in all zeros. |
| B | Negative | NG | Result of the latest general operation (except compare), or shift operation is a negative number ( $\operatorname{Bit} 15=1$ ). |
| C | Less-Than | LT | In the latest compare operation, the source operand was less than the target operand. |
| D, E, F |  |  | Cause an unimplemented instruction trap. |

## BRANCH INSTRUCTION WORD FORMATS. -

No Operation Branch Unconditional Branch False Branch True

| $\mathrm{H}_{1}$ | $\mathrm{H}_{2}$ |  |  | $\mathrm{H}_{3}$ |  |  | $\mathrm{H}_{4}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 |

D Displacement word address in twos complement form.

T The T-Field specifies each Branch test. That is, which processor status indicator (if any) is to be tested. A list of each indicator, the corresponding value for $T$, and the operator assembler-mnemonics follows ( $\mathrm{z}=\mathrm{T}$ for true and F for false):

| T <br> (hexadecimal) | Indicator | Assembler <br> Mnemonic |
| :---: | :--- | :---: |
|  |  | xx <br> 1 |
| 2 | Equal | BEQz |
| 3 | Greater Than | BGTz |
| 4 | Overflow | BOVz |
| 5 | Carry | BCYz |
| 6 | Flag 1 | $\mathrm{BF1z}$ |
| 7 | Flag 2 | $\mathrm{BF2z}$ |
| 8 | Flag 3 | $\mathrm{BF3z}$ |
| 9 | Loop Complete | BLPz |
| A | Odd | BODz |
| B | Zero | BZEz |
| C | Negative | BNGz |
| $\mathrm{D}, \mathrm{E}, \mathrm{F}$, | Less Than | BLTz |
|  | (Instruction is trapped) |  |

## Branch Instruction Definitions

## NO OPERATION

NOPR


A one-word NO-OP which does not affect status indicators.

## BRANCH UNCONDITIONAL

BRUN


An unconditional (no testing) branch is made to the relative address specified by D. PC $+2 \times \mathrm{D}$ replaces PC. D is in twos complement form with sign extended to represent a 16 bit number.

## BRANCH FALSE

BxxF


A Branch is made to the relative address specified by D if the indicator specified by T is false, or 0 ; otherwise, the next instruction in sequence is accessed.

## BRANCH TRUE



A Branch is made to the relative address specified by D if the indicator specified by $T$ is true, or 1 ; otherwise, the next instruction in sequence is accessed.

BRANCH INSTRUCTION TIMES. - Branch instruction execution times depend on whether or not the branch occurs, or the next instruction in sequence is executed. The branch-on-less-than operation $(T=C)$ has different timing than the branch on other status bits. The branch instruction times are shown in Table 5.

Table 5. Branch Instruction Times

| Instruction | Assembler <br> Mnemonic | Time (microseconds) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Next Word |  | Branch |  |
|  |  | $\begin{aligned} & 1110 \\ & \text { Basic } \end{aligned}$ | All <br> Others** | $\begin{aligned} & 1110 \\ & \text { Basic } \end{aligned}$ | $\underset{\text { Others** }}{\text { All }}$ |
| No Operation | NOPR | 1.78 | 1.75 | - | - |
| Branch Unconditional | BRUN | - | - | 2.72 | 2.82 |
| Branch True | BxxT* | 1.78 | 1.75 | 2.72 | 2.82 |
| Branch False | BxxF* | 1.78 | 1.75 | 2.72 | 2.82 |
| Branch Less Than True | BLTT | 1.75 | 1.75 | 3.08 | 3.21 |
| Branch Less Than False | BLTF | 1.88 | 1.88 | 3.08 | 3.21 |
| *where $\mathrm{xx}=\mathrm{EQ}, \mathrm{GT}, \mathrm{OV}, \mathrm{CY}, \mathrm{F} 1, \mathrm{~F} 2, \mathrm{~F} 3, \mathrm{LP}, \mathrm{OD}, \mathrm{ZE}, \mathrm{NG}$. <br> $* *$ includes Processors 1110A and B, 1111A and B, and 1112A and B. |  |  |  |  |  |

## SHIFT INSTRUCTIONS

Class code A (hexadecimal) specifies a shift instruction. Up to 15 bit-position shifts may be specified in a single shift instruction. Two formats are provided to allow an option on the location of the shift count. When bit 7 of the instruction is a ZERO, the least significant four bits of the general register selected by XR, contains the shift count. When bit 7 is a ONE, the K field of the instruction word specifies the shift count.

## SHIFT INSTRUCTION WORD FORMATS. -

Two single-word formats are used. The formats illustrated are for the shift count defined by (XR) or K , respectively.

|  |  | $\mathrm{H}_{1}$ |  |  |  | 2 |  |  |  |  |  |  | $\mathrm{H}_{4}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15 | 14 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Shift Indexed |  | ${ }^{\text {A }} 16$ |  | 0 |  | OP |  | 0 |  | AR |  | 0 |  | XR |  |
| Shift Immediate |  | $\mathrm{A}_{16}$ |  | 0 |  | OP |  | 1 |  | AR |  |  |  | K |  |

AR Accumulator Register designator (to be shifted).
K Shift Count
XR Shift Count Source Register.
OP Shift Operation Code:

| OP | Bits |  |  | Operation |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 | 9 | 8 |  |  |
| 0 | 0 | 0 | 0 | Single | Left Arithmetic Open |
| 1 | 0 | 0 | 1 | Single | Left Logical Linked |
| 2 | 0 | 1 | 0 | Single | Left Logical Open |
| 3 | 0 | 1 | 1 | Single | Left Logical Closed |
| 4 | 1 | 0 | 0 | Single | Right Arithmetic Open |
| 5 | 1 | 0 | 1 | Single | Right Logical Linked |
| 6 | 1 | 1 | 0 | Single | Right Logical Open |
| 7 | 1 | 1 | 1 | Single | Right Logical Closed |

## NOTE

SUE 1112 Processor provides double length shifts and also normalize instructions in addition to these basic single shifts.

## Shift Instruction Definitions

SINGLE LEFT ARITHMETIC OPEN
SLAO

(AR) bits are shifted left out of (AR) 15 to the carry (CY) and zeros are shifted to $(A R)_{0}$. If any $(A R)_{14}$ bit is different than $(A R)_{15}$ preceding a shift, then the overflow indicator, OV, is set. Operation affects status indicators: CY, OV, NG, ZE, OD.

SINGLE LEFT LOGICAL LINKED
$O P=1$


Carry (CY) is shifted into $(A R)_{0}$ and $(A R)_{15}$ is shifted into CY. If any $(\mathrm{AR})_{14}$ bit is different than $(\mathrm{AR})_{15}$ preceding a shift, then the overflow indicator, OV , is set. Operation affects status indicators: $\mathrm{CY}, \mathrm{OV}, \mathrm{NG}$, ZE, OD.

SINGLE LEFT LOGICAL OPEN
SLLO
$\mathrm{OP}=2$

$(A R)$ is shifted left. For each bit shifted, (AR) 15 is lost and (AR) $)_{0}$ equals 0 . Operation affects status indicators: NG, ZE, OD.

SINGLE LEFT LOGICAL CLOSED
SLLC
$\mathrm{OP}=3$

$(A R)$ is shifted left. $(A R)_{15}$ is shifted into $(A R)_{0}$. Operation affects status indicators: NG, ZE, OD.

SINGLE RIGHT ARITHMETIC OPEN SRAO

$$
O P=4
$$


(AR) is shifted right. (AR) ${ }_{15}$, the sign bit, remains the same and is shifted into $(A R)_{14} \cdot(A R)_{0}$ bits shifted out are lost. Carry (CY) is reset. Operation affects status indicators: CY, NG, ZE, OD.

## SINGLE RIGHT LOGICAL LINKED

SRLL
$O P=5$


Carry (CY) is shifted into $(A R)_{15}$, and $(A R)_{0}$ is shifted into CY. Operation affects status indicators: CY, NG, ZE, OD.

SINGLE RIGHT LOGICAL OPEN
SRLO
$\mathrm{OP}=6$

$(A R)$ is shifted right. For each bit shifted, $(A R)_{0}$ is lost and $(A R)_{15}$ equals 0 . Operation affects status indicators: NG, ZE, OD.

SINGLE RIGHT LOGICAL CLOSED
SRLC

$$
O P=7
$$


(AR) is shifted right. $(\mathrm{AR})_{0}$ is shifted into $(\mathrm{AR})_{15}$. Operation affects status indicators: NG, ZE, OD.

SHIFT INSTRUCTION TIMING. - Shift instruction execution times depend on the number of single bit shifts (N) specified in either the K field (immediate) or the selected register, XR. The time is calculated by the formula:

$$
\mathrm{T}_{\mathrm{S}}=2.76+(0.26) \mathrm{N}
$$

where $\mathrm{N}=0,1, \ldots, 15$.

## CONTROL INSTRUCTIONS

Class code $0^{1}$ specifies a group of instructions that provide control of processor operation in a system. The instructions provide control of system interrupts, and storing and restoring status indicators and general registers.

## CONTROL INSTRUCTION WORD FORMATS。-

| Formats |  |  |  |  |  | Assembler Mnemonic | Instructions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{H}_{1}$ | $\mathrm{H}_{2}$ |  | $\mathrm{H}_{3}$ $\mathrm{H}_{4}$ |  |  |  |  |
|  | 11 | 1098 | 7 | $6{ }^{6}$ | $3{ }^{3}$ |  |  |
| $\mathrm{C}=0$ |  | 0 |  | ¢ |  | HALT | Halt |
| $\mathrm{C}=0$ |  | 2 | 0 |  | F | RSTS | Reset Programmable Status Indicators |
| $\mathrm{C}=0$ |  | 2 | 1 |  | F | SETS | Set Programmable Status Indicators |
| $\mathrm{C}=0$ |  | 8 |  | 0 | K | ENBL | Enable Interrupts |
| $\mathrm{C}=0$ |  | 8 |  | 4 | K | ENBW | Enable and Wait |
| $\mathrm{C}=0$ |  | 8 |  | 8 | K | DSBL | Disable Interrupt |
| $\mathrm{C}=0$ |  | 8 |  | C | K | DSBW | Disable and Wait |
| $\mathrm{C}=0$ |  | 8 |  | 4/C | 0 | WAIT | Wait |
| $\mathrm{C}=0$ | B | 1 |  | D |  | STSM | Status to Memory |
| $\mathrm{C}=0$ | B | 3 |  | D |  | REGM | Registers to Memory |
| $\mathrm{C}=0$ | B | 4 |  | D |  | RETN | Return from Interrupt |
| $\mathrm{C}=0$ | B | 5 |  | D |  | MSTS | Memory to Status |
| $\mathrm{C}=0$ | B | 7 |  | D |  | MREG | Memory to Registers |

Notes:

Shaded areas are ignored.
F - Programmable status bits to be reset (RST) or set (SET) (bit positions correspond with status register).

K - Interrupt mask bits to be reset (ENBL) or set (DSBL) (corresponding mask bits in status register).

B - Address mode, absolute when 0 or relative when 1.
D - Address field (words), twos complement form for relative.

[^0]
## Control Instruction Definitions

## HALT



Further instruction execution ceases. Execution resumes if the RUN switch on the control panel is pressed or if RUN is enabled by another processor. Return from a HALT is to the next instruction in sequence. Interrupts cause no resumption.

RESET PROGRAMMABLE STATUS INDICATORS RSTS


F is a mask for resetting status indicators. For each corresponding bit of F and the least significant seven bits of the status indicator word, if $F$ is ONE, the indicator is reset to ZERO.

## SET PROGRAMMABLE STATUS INDICATORS

 SETS

F is a mask for setting status indicators. For each corresponding bit of $F$, and the least significant seven bits of the status indicator word, if $F$ is ONE, the indicator is set to ONE.

## F Bits for RSTS and SETS

F bits set

| 0 | EQ EQUAL |
| :--- | :--- |
| 1 | GT GREATER THAN |
| 2 | OV OVERFLOW |
| 3 | CY CARRY |
| 4 | F1 FLAG 1 |
| 5 | F2 FLAG 2 |
| 6 | F3 FLAG 3 |

## NOTE

In the following five interrupt control instructions, the K field (bits 3 through 0 ) corresponds to status register bits 15 through 12 that enable or disable interrupts 4 through 1 , respectively.

## ENABLE INTERRUPTS

ENBL


Each ZERO in the K field is ignored, each ONE in the K field enables the corresponding interrupt.

## ENABLE and WAIT

ENBW

| C | T | K |  |
| :--- | :--- | :--- | :--- |
| 0 | 8 | 4 |  |
| 15 |  | 8 |  |

Each ZERO in the K field is ignored, each ONE in the K field enables the corresponding interrupt. The processor enters the WAIT state until an enabled interrrupt occurs. If the enabled interrupt is 4 , the interrupt is processed in the normal manner. If the enabled interrupt is 1 , 2 , or 3 , execution continues at the next instruction in sequence. If no interrupts are enabled an instruction trap occurs.


Each ZERO in the K field is ignored, each ONE causes an interrupt disable for the corresponding interrupt.

## DISABLE and WAIT

DSBW


Each ZERO in the K field is ignored, each ONE in the K field disables the corresponding interrupt. The processor enters the WAIT state until a non-disabled interrupt occurs. If the enabled interrupt is 4 , the interrupt will be processed in the normal manner. If the interrupt is 1,2 , or 3 , execution continues at the next instruction in sequence. If no interrupts are enabled, an instruction trap occurs.

WAIT
WAIT


When the K-field is zero, no interrupt masking takes place, and the processor enters the WAIT state until an inter rupt occurs. If the interrupt is level 4, it will be taken. The normal return after a level 4 interrupt is to the WAIT instruction.

If the interrupt level is 1,2 , or 3 , execution continues at the next instruction in sequence. If no interrupts are enabled, an instruction trap occurs.

| $C$ | OP | D |  |
| :--- | :--- | :--- | :--- |
| 0 |  | 1 |  |
| 15 |  | 11 |  |

The content of the status indicator register replaces M. Relative $(B=1)$ or absolute ( $B=0$ ) addressing is used to determine $M$.

## REGISTERS TO MEMORY

REGM

| C | B | OP | D |
| :--- | :--- | :--- | :--- | :--- |
| 0 |  | 3 |  |
| 15 |  |  |  |

The general registers $1,2,3,4,5,6$, and 7 are stored into memory in words $M, M+2, \ldots, M+12$. Relative $(B=1)$ or absolute $(B=0)$ addressing is used to determine $M$.

## RETURN FROM INTERRUPT

RETN

| C |  | B | OP |
| :--- | :--- | :--- | :--- |
|  | 0 |  | 4 |
| 15 |  |  |  |
| 1110 | 10 |  |  |

(M) replaces the status indicator register, and $\mathrm{M}+2$ replaces the Program Counter, PC. Relative ( $B=1$ ) or Absolute ( $B=0$ ) addressing is used to determine M.

## MEMORY TO STATUS

MSTS

(M) replaces the content of the status indicator register. Relative ( $B=1$ ) or absolute ( $B=0$ ) addressing is used to determine $M$.

MEMORY TO REGISTERS
MREG

| C | OP | D |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 |  | 7 |  |  |
| 15 |  | 11 | 10 | 7 |

General registers $1,2,3,4,5,6$, and 7 are loaded from memory, from words $M, M+2, \ldots, M+12$. Relative $(B=1)$ or absolute ( $B=0$ ) addressing is used to determine M .

CONTROL INSTRUCTION TIMES. - Table 6 contains a list of the instruction execution times for control instructions.

Table 6. SUE 1110 (basic) Control Instruction Times

| Instruction | Assembler <br> Mnemonic | Time (microseconds) |
| :--- | :--- | :--- |
| Halt | HALT | $1.01+$ time to restart |
| Reset Programmable | RSTS | 1.59 |
| Status Indicators |  |  |
| Set Programmable Status | SETS | 1.72 |
| Indicators |  |  |
| Enable Interrupts | ENBL | 1.85 |
| Enable and Wait | ENBW | $2.80+$ time to interrupt |
| Disable Interrupts | DSBL | 1.98 |
| Disable and Wait | DSBW | $2.80+$ time to interrupt |
| Wait | WAIT | $2.80+$ time to interrupt |
| Status to Memory | STSM | 2.14 Absolute, 2.46 Relative |
| Registers to Memory | REGM | 7.24 Absolute, 7.56 Relative |
| Return from Interrupt | RETN | 4.26 Absolute, 4.58 Relative |
| Memory to Status | MSTS | 2.47 Absolute, 2.79 Relative |
| Memory to Registers | MREG | 7.93 Absolute, 8.25 Relative |
|  |  |  |

## UNIMPLEMENTED INSTRUCTIONS

Instruction class codes $\mathrm{B}_{16}$ to $\mathrm{F}_{16}$ (11-15) have not been implemented for SUE 1110 Processors. They are reserved for instruction set expansion, and some have been expanded to accommodate Processors SUE 1111A and B, and 1112 A and B , as described in the last four sections of this bulletin. Use of these class codes for SUE 1110 causes the instruction to be trapped for software interpretation of the instruction. Trapping an instruction refers to the action taken on unimplemented instructions. When an unimplemented bit combination is detected, a transfer is made to an interpretive subroutine that can either simulate the instruction execution or perform some specialized system functions.

## INPUT/OUTPUT INSTRUCTIONS

There are no dedicated input-output instructions. The upper 4K addresses (out of a total 64 K ) are reserved for device addresses, control words, status words, etc. Input/output functions may be accomplished by ordinary general instructions, and status checking by test instructions.

## INTRODUCTION

Processor SUE 1110A, an improved design of SUE 1110, provides the capability to set the key bits of the address bus. The SUE 1110A instruction set includes all of the instructions for SUE 1110 (basic) plus the Store Key, SKEY, instruction.

## STORE KEY INSTRUCTION

A subclass of class code 0 , the Store Key instruction has the following format:


K - A two bit value to be stored into the key bits.

Refer to Appendix A for instruction times.

SUE 1110B INSTRUCTION SET

## INTRODUCTION

SUE 1110B Instruction Set includes all of the instructions performed by Processors SUE 1110 (basic), and 1110A, and the two Fetch and Clear (word or byte) instructions described below. Refer to Appendix A for instruction times.

## FETCH AND CLEAR INSTRUCTIONS

A subclass of class code 0 , Fetch and Clear allows implementation of multiprocessor systems with shared resources.

## FETCH AND CLEAR INSTRUCTION WORD FORMAT

FCLW FCLB


$$
\text { B - Word when } 0 \text { (FCLW), byte when } 1 \text { (FCLB) }
$$

I - Indirect when 1
AR - Accumulator register designator (0-7)
E - Extended or two-word instruction when 1
XR - Index register designator (0-7), no indexing when 0

## FETCH AND CLEAR OPERATION

This instruction reads and clears the designated memory word or byte and places the previous contents into the designated register. In particular, it allows a processor to read a memory operand without allowing another processor to read the same memory operand before it has been cleared by the first processor.

## NOTE

Both the memory cell and the designated register are cleared by these instructions when performed by SUE 1110A, 1111A and 1112A processors. SUE 1110 (basic) processor traps on this instruction.

SUE 1111A INSTRUCTION SET

## INTRODUCTION

The SUE 1111A Instruction Set includes all instructions described for processors SUE 1110 (basic), SUE 1110A, and instructions described in this section under SUE 1111A. Processor SUE 1111A can perform the following decimal arithmetic instructions:

| Instruction | Mnemonic | Operation Code | Description |
| :---: | :---: | :---: | :---: |
| Zero and Add | ZADD | 2 | Move decimal field |
| Add Decimal | ADDD | 3 | Add decimal fields |
| Subtract Decimal | SUBD | 4 | Subtract decimal fields |
| Compare Decimal | CMPD | 5 | Compare decimal fields |
| Shift Right | SFTR | 8 | Shift decimal field right |
| Move Right | MOVR | 9 | Move field right to left |
| Shift Left | SFTL | A | Shift decimal field left |
| Move Left | MOVL | B | Move field left to right |
| Compare Field | COMP | C | Compare fields |

## TEMPORARY STORAGE

The decimal instructions implemented in SUE 1111 use the storage locations associated with the unimplemented instruction trap as temporary storage. For example, locations 20, 22, and 24 for the CPU have the contents of registers 5, 6, and 7 during and after completion of a decimal instruction. If an unimplemented instruction routine is to use a decimal instruction, it must save and restore these locations.

## INSTRUCTION FORMAT

All decimal instructions except Shift Right (SFTR) and Shift Left (SFTL) are accommodated by one standard format as follows:

Word 0
Word 1

\left.| H 1 |  | H 2 |  |  | H 3 |  |  | H 4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4$\right)$

A modification of this format accommodates SFTR and SFTL instructions:

Word 0
Word 1

| H 1 |  | H 2 |  |  | H 3 |  |  |  | H 4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| 3 |  | 2 | 1 | 0 |  |  |  |  |  |  |  |
| C |  | OP |  |  | 0 | R1 |  |  | 0 |  |  |
| L1 |  | S |  |  | 0 | X 1 |  |  | 0 | X 2 |  |

C $\quad$ Class Code - All instructions use class code $\mathrm{C}_{16}$
OP Operation Codes 216 through $5_{16}$ and $8_{16}$ through $\mathrm{C}_{16}$ (see instruction description)

R1 Register designator (1-7) for address of the most significant byte of the source field

R2 Register designator (1-7) for the address of the most significant byte of the destination field

L1 Source field length, minus 1 (bytes)
L2 Destination field length, minus 1 (bytes)
S Number of decimal digit positions to be shifted.
X1 Index register, content of which is appended to the L1 field, (only if X1 is non-zero). Length is then L1 + (X1) + 1 .

X2 Index register, content of which is appended to the L2 or S field, (only if X2 is non-zero). Length is then $\mathrm{L} 2+(\mathrm{X} 2)+1$. For Shift instructions the content of X 2 is appended to the S field. The total digit positions shifted is then $\mathrm{S}+(\mathrm{X} 2)$.

## NOTES

All seven general registers may be used as the source for parameters. If zero is specified as the register for X 1 or X 2 , then only the L or S field is used. R1 and R2 cannot be zero.

The target field must be large enough to hold each operation result, else the result is truncated without overflow status being set.

## DECIMAL DATA FORMAT

Decimal data is formatted with two digits ( 4 bit fields or nibbles) per byte with the right-most nibble taken as a sign. The valid decimal digits are 0 to ${ }_{16}$ with $\mathrm{A}_{16}$ to $\mathrm{F}_{16}$ giving invalid results. Valid signs are C for plus and D for minus.

Two examples of decimal data format required for operation codes $2,3,4,5$, 8, and A follow:

Example 1

| 0 1 3 8 <br> Byte 1 Byte 2 Byte 3  |
| :---: | :---: | :---: | :---: | :---: |

Example 1 represents the number +1385 .

Example 2 $\quad$| 3 | 5 | 5 | 7 | 3 | $D$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

Example 2 represents the number -35573 .

## CHARACTER DATA FORMAT

The character data format used with operation codes $9, B$, and $C$ follow:

| A | B | C |
| :---: | :---: | :---: |
| Byte 1 | Byte 2 | Byte 3 |

## SYMBOLIC CODING FOR OPERANDS

Symbolic coding of the operand field for all instructions except Shift is: (R1), L1(X1), (R2), L2(X2). For Shift instructions, SFTR and SFTL, the coding is: (R1), L(X1), $\mathrm{S}(\mathrm{X} 2)$.

## INSTRUCTIONS

$$
\begin{aligned}
& \text { ZERO AND ADD ZADD } \\
& \text { OP }=2
\end{aligned}
$$

Zero And Add moves the source field to the destination field. If the destination field is longer than the source field, the excess high-order bytes are filled with zeros. If the destination field is shorter than the source field, the excess data is truncated. The move takes place from the right end first so that truncated data is in the most significant portion of the field.

```
ADD
                                    ADDD
\(\mathrm{OP}=3\)
```

Add Decimal numerically adds the signed source field to the signed destination field with the sum placed into the destination field. If the sum is larger than the destination field, the excess high-order bytes are truncated. If the sum is smaller than the destination field, the excess high-order destination field bytes are filled with zeros.

Addition occurs from right to left one byte at a time. The sum contains the correct sign following the normal rules of algebra. If the result of the addition is zero, the result has the same sign as the original destination field.

SUBTRACT
$\mathrm{OP}=4$
Subtract Decimal numerically subtracts the signed source field from the destination field with the difference placed into the destination field. If the difference is larger than the destination field, the excess high-order bytes are truncated. If the difference is smaller than the destination field, the excess high-order destination field bytes are filled with zeros.

Subtraction occurs from right to left one byte at a time. The difference contains the correct sign following the normal rules of algebra. If zero, the difference has the same sign as the original destination field.

COMPARE DECIMAL
CMPD
$\mathrm{OP}=5$
Compare Decimal numerically compares the signed source field with the signed destination field. Status bits EQ (bit 0) and GT (bit 1) indicate the results of the compare. The status bits are affected as follows:

|  | $\frac{\text { GT }}{}$ | $\frac{\text { EQ }}{1}$ |
| :--- | :---: | :---: |
| Source $=$ Destination | 0 | 1 |
| Source $>$ Destination | 1 | 0 |
| Source < Destination | 0 | 0 |

Commensurate with the rules of order, positive and negative zeros are equal by the Decimal Compare instruction, and large negative numbers are smaller than small negative numbers.

The source and destination fields need not be the same length. The numeric values of the two fields are compared and leading zeros are ignored. Neither the source nor the destination field is altered by this instruction. To provide a faster decision algorithm, comparison is made first on the sign and units digits, then on digits in order of most significance.

$$
\begin{array}{lr}
\text { SHIFT RIGHT } & \text { SFTR } \\
\text { OP }=8 &
\end{array}
$$

Shift Right performs a decimal digit shift to the right. Digit positions on the left end of thr field are filled with zeros as shifting proceeds. Digits on the right end are shifted out around the sign and lost, leaving the sign unchanged. Note that the number of shifts refers to the digit positions shifted and not the number of bytes. Also note that the true number of shifts is given and not the number minus 1. Therefore, zero shifts can be specified causing no operation to be performed. Shift Right provides a fast way to divide by a power of ten, and can be used for decimal point alignment, etc.

MOVE RIGHT
MOVR
$\mathrm{OP}=9$
Move Right transfers the source field to the destination field. The right-most byte (units/sign byte in decimal field) is moved first. Then, the move proceeds to the left one byte at a time.

If the source field is smaller than the destination field, the remaining left end of the destination field is unchanged. If the destination field is smaller than the source field, the move proceeds to the left until the destination field is full; then the move aborts so that all right-end bytes are transferred correctly. The source field is left unchanged unless it overlaps the destination field.

## SHIFT LEFT

SFTL

$$
\mathrm{OP}=\mathrm{A}
$$

Shift Left performs a decimal digit shift to the left. Digit positions on the right end of the field, except the sign position, are filled with zeros as shifting proceeds. The sign is not shifted and left unaltered. Digits on the left end are shifted out and lost.

Note that the number of shifts refers to the digit positions shifted and not the number of bytes. Also note that the true number of shifts is given and not the number minus 1. Therefore, zero shifts can be specified causing no operation to be performed. Shift Left provides a fast way to multiply by a power of ten, and can be used for decimal point alignment, etc.

## MOVE LEFT

MOVL

$$
\mathrm{OP}=\mathrm{B}
$$

Move Left transfers the source field to the destination field. The left-most byte is moved first, then the move proceeds to the right one byte at a time.

If the source field is smaller than the destination field, the remaining right end of the destination field is left unchanged. If the destination field is smaller than the source field, the move proceeds to the right until the destination field is
full; then the move aborts so that all left-end bytes are transferred correctly. The source field is left unchanged unless it overlaps the destination field.

COMPARE FIELD COMP

$$
\mathrm{OP}=\mathrm{C}
$$

Compare Field compares the source field with the destination field. The compare operates from left to right. If either field is shorter than the other, the shorter field is considered to be extended to the right with ASCII blanks (A0) during the compare operation. Status bits EQ (bit 0) and GT (bit 1) indicate the compare results and are affected as follows:

|  | GT | $\frac{\text { EQ }}{}$ |
| :--- | :---: | :---: |
| Source $=$ Destination | 0 | 1 |
| Source $>$ Destination | 1 | 0 |
| Source $<$ Destination | 0 | 0 |

The compare assumes the collating sequence of ASCII (i. e. binary values of 8-bit characters as stored internally in core).

## SUE 1111B INSTRUCTION SET

## INTRODUCTION

The SUE 1111B Instruction Set includes all instructions performed by processors SUE 1110 (basic), 1110A, and 1111A, and the two Fetch and Clear instructions described below. (Fetch and Clear, described for SUE 1110B and 1112B processors, is repeated here for programmer convenience.)

Refer to Appendix A for instruction times.

## FETCH AND CLEAR INSTRUCTIONS

A subclass of class code 0 , Fetch and Clear allows implementation of multiprocessor systems with shared resources.

## FETCH AND CLEAR INSTRUCTION WORD FORMAT

FCLW FCLB

| C | B | OP | 1 | AR | ${ }^{\text {E }}$ | XR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  |  |  |  |



B - Word when 0 (FCLW), byte when 1 (FCLB)
I - Indirect when 1
AR - Accumulator register designator (0-7)
E - Extended or two-word instruction when 1
XR - Index register designator (0-7), no indexing when 0

## FETCH AND CLEAR OPERATIONS

This instruction reads and clears the designated memory word or byte and places the previous contents into the designated register. In particular it
allows a processor to read a memory operand without allowing another processor to read the same memory operand before it has been cleared by the first processor.


#### Abstract

NOTE Both the memory cell and the designated register are cleared by this instruction when performed with SUE 1110A, 1111A, and 1112A processors. SUE 1110 (basic) processor traps on this instruction.


## SUE 1112A INSTRUCTION SET

## INTRODUCTION

The SUE 1112A Double Precision Processor performs all instructions described in this bulletin for SUE 1110 (basic), 1110A, and the extended instructions described in this section under SUE 1112A. Following is a list of the 1112A extended instructions and their class codes:

Instruction
Bit Manipulation
Move
Normalize and Count
Double-Length Shift
Single Precision Fixed Point B
Double Precision Fixed Point B
Control 0

Class Codes (Hexadecimal) 4 4

A
A

DOUBLE PRECISION DATA FORMAT
Double-precision data operations are accommodated by the following format:

| Word 0 | S | Data (AR, even) |
| :--- | :--- | :--- |
| Word 1 | $\mathrm{~S}^{\prime}$ | Data (AR+1, odd) |
|  |  |  |

Word 0 - Most significant fifteen bits of the fixed-point number
Word 1 - Least significant fifteen bits of the fixed-point number Range - $-\left(2^{30}\right) \leq$ Number $<+\left(2^{30}\right)$

S - Sign bit of the 32-bit twos complement fixed-point number
$S^{\prime}-\operatorname{Sign}$ bit extension in the least significant word

> Upon termination of all

> $$
> \begin{array}{l}\text { double-length arithmetic normalize, } \\ \text { double-length arithmetic shift, and } \\ \text { double-precision add, subtract, and multiply }\end{array}
>
$$

instructions, sign $S^{\prime}$ is adjusted to reflect sign $S$ unless bits 14 through 0 of word 1 are all zeros. In that event, sign $\mathrm{S}^{\prime}$ also is zero. Also, on these double-length instructions, and double-length Load And Store: the zero indicator (ZE) reflects the condition of both words, the sign indicator (NG) reflects the sign of the most significant word, and the odd indicator (OD) reflects the value of the least significant bit of the least significant word.

NOTE

> To take the two's complement of a double precision number, use the following procedure: If the least significant word is not zero, take the two's complement of the least significant word and the one's complement of the most significant word. If the least significant word is zero, take the two's complement of the most significant word.

## INSTRUCTION TIMES

Refer to Appendix A for timing of SUE 1112A arithmetic instructions.

## BIT MANIPULATION INSTRUCTIONS

Bit Manipulation Instructions use a subclass of class code 4. Each of six operations in the bit manipulation instructions may alter status indicators NG, ZE, OD, and CY, for subsequent testing by Branch Conditional instructions. OV is unaffected. $\mathrm{CY}=0$ indicates the designated bit or bits are all ZEROs.

## BIT MANIPULATION INSTRUCTION FORMATS

Three instruction word formats are used by bit manipulation instructions:

- Single Bit Addressed by (XR)


OP - Operation code 1-6
AR - Accumulator register (0-7) that contains the operation result
XR - Index register of which the least significant four bits contain the bit number to be tested and modified.

## Single Bit Explicitly Designated by K



OP - Operation code 1-6
AR - Designator (0-7) for the accumulator register that contains the operation result

K - A four-bit value that specifies the bit number to be tested.
Multiple Bits Selected by the Mask and (XR)


OP - Operation code 1-6
AR - Designator (0-7) for the accumulator register that contains the operation result
Mask - Second word of extended instruction to select the bits for testing and modification.
XR - If 0 , only the mask field is used to determine the bits to be tested; if 1-7, the mask is ANDed with the content of XR to select the bits to be tested and modified.

## BIT MANIPULATION OPERATIONS

Following are bit manipulation operations. Each of the operations (OP codes 1-6) tests the designated bit or bits and sets CY if any are not zero; resets CY if all are zero.

| Operation Code | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | RBIT | Make the designated bit or bits a 0 , all others unchanged |
| 2 | SBIT | Make the designated bit or bits a 1 , all others unchanged |
| 3 | CBIT | Change the designated bit or bits, all others unchanged |
| 4 | IBIT | Isolate the designated bit or bits, all others reset to 0 |
| 5 | TSBT | Test the designated bit or bits and shift (AR) left one. The bit shifted out of (AR) 15 is lost and a zero is shifted into (AR) 0 |
| 6 | TBIT | Only test the designated bit or bits |

## MOVE INSTRUCTIONS

Another subclass of class code 4 is used by the Move instructions. There are four operations, each of which may alter status indicators NG, ZE, and OD for subsequent testing by Branch Conditional instructions. CY and OV are unaffected.

## MOVE INSTRUCTION FORMAT



AR - Destination register designator
XR - Source register designator

## MOVE OPERATIONS

Following are Move instruction operations:

| I-J |  |  |
| :---: | :---: | :---: |
| Codes | Mnemonic | Description |
| $\mathrm{I}=0, \mathrm{~J}=0$ | $\begin{aligned} & \text { NEGT } \\ & \text { MovT } \end{aligned}$ | Move the twos complement value of register XR to register AR. The content of XR is unchanged unless $\mathrm{XR}=\mathrm{AR}$. |
| $\mathrm{I}=0, \mathrm{~J}=1$ | $\begin{aligned} & \text { CPLM } \\ & \text { Movo } \end{aligned}$ | Move the ones complement value of register XR to register AR. The content of XR is unchanged. |
| $\mathrm{I}=1, \mathrm{~J}=0$ | MOVP | Move the positive magnitude of register XR to register AR. The content of XR is unchanged. |
| $\mathrm{I}=1, \mathrm{~J}=1$ | MOVM | Move the negative magnitude of register XR to register AR. The content of XR is unchanged. |

## NORMALIZE AND COUNT INSTRUCTIONS

A subclass of class A (Shift) instructions is used by the Normalize And Count instructions. There are 8 instructions, 4 single-, and 4 double-length.

NORMALIZE AND COUNT INSTRUCTION FORMAT


B-0 $=$ single length shift, $1=$ double length shift
AR - Designator of register to be shifted
XR - Designator of register to be incremented by shift count

## NORMALIZE AND COUNT OPERATIONS

Following are Normalize And Count operations:

| Operation Code | Mnemonic | Description |
| :---: | :---: | :---: |
| Single Length |  |  |
| 0 | SLAN | Single left arithmetic normalize |
| 2 | SLLN | Single left logical normalize |
| 4 | SRAN | Single right arithmetic normalize |
| 6 | SRLN | Single right logical normalize |


| Operation Code |  | Mnemonic |
| :---: | :---: | :--- |
| Double Length |  | Description |
| 0 |  |  |
| 2 | DLAN |  |
| 4 | DLLN |  |
| 6 | Double left arithmetic normalize |  |
| 6 | DRAN |  |
|  | Double right logical normalize |  |
|  |  | Double right logical normalize normalize |

The register (AR), or pair of registers, (AR and AR+1, where AR is even) is shifted in the direction indicated until the requested condition is met. The count of positions shifted is added to (XR). A maximum shift of 15 ( 31 for double) may occur. If the register or registers indicated for normalize contain zero, the instruction sets only the status bits; AR and XR are not altered. Also, on double arithmetic normalize, the sign position of the odd register is ignored by the zero test; but the position is set to the sign of the even register, or it is cleared if the odd register bits 14 to 0 are all ZERO. Double-length arithmetic format is described under INTRODUCTION at the beginning of this section.

SINGLE LEFT ARITHMETIC NORMALIZE SLAN

$$
\mathrm{OP}=0
$$


[Shift stops when bits (AR) 15 and (AR) 14 are different] If any $(A R)_{14}$ is the same as $(A R)_{15}$, shift until these bits differ. Then add the shift count to (XR). ZEROs are shifted into (AR) ${ }_{0}$ and bits shifted out of (AR) ${ }_{15}$ are lost. Status bits NG, ZE, OD are affected accordingly. CY and OV are unaffected.

SINGLE LEFT LOGICAL NORMALIZE

## SLLN

$$
\mathrm{OP}=2
$$


$(A R) 15$ is tested for a set condition; if not set, (AR) is shifted left. Zero is shifted into $(\mathrm{AR})_{0}$. When $(\mathrm{AR})_{15}$ is set, the operation terminates and the shift count is added to (XR). Status bits NG, ZE, and OD reflect the shift result. CY and OV are unaffected.


#### Abstract

SRAN



$(A R)_{0}$ is tested for a set condition. If not set, (AR) is shifted right. (AR) ${ }_{15}$, the sign bit, remains the same and is shifted into (AR) 14 . When (AR) $)_{0}$ is set, the operation terminates and the shift count is added to (XR). Status bits NG, ZE, OD reflect the shift result. CY and OV are unaffected.

SINGLE RIGHT LOGICAL NORMALIZE
SRLN

$$
\mathrm{OP}=6
$$


$(A R)_{0}$ is tested for a set condition. If not set, (AR) is shifted right. Zero bits are shifted into $(A R)_{15}$. When $(A R)_{0}$ is set, the operation terminates and the shift count is added to (XR). Status bits NG, ZE, and OD reflect the shift result. CY and OV are unaffected.

DOUBLE LEFT ARITHMETIC NORMALIZE

## DLAN



If any $(A R)_{14}$ is the same as $(A R)_{15}$, shift until these bits differ. Then add the shift count to (XR). ZEROs are shifted into $(\mathrm{AR}+1)_{0}$ and $(A R+1){ }_{14}$ is shifted into $(A R)_{0}$. When shift stops: $(A R+1)_{15}=0$ if $(A R+1)_{14-0}=0$; if not, $(A R+1)_{15}=$ $(A R)_{15}$ • Status bits NG, ZE, and OD are affected accordingly. CY and OV are unaffected.

DOUBLE LEFT LOGICAL NORMALIZE
DLLN
$\mathrm{OP}=2$

$(A R)_{15}$ is tested for a set condition; if not set, (AR) is shifted left. ZEROs are shifted into $(A R+1)_{0} \cdot(A R+1)_{15}$ is shifted into $(A R)_{0}$. When $(A R)_{15}$ is set, the operation terminates and the shift count is added to (XR). Status bits NG, ZE, and OD reflect the shift result. CY and OV are unaffected.

DOUBLE RIGHT ARITHMETIC NORMALIZE
DRAN
$\mathrm{OP}=4$

$(A R+1)_{0}$ is tested for a set condition. If not set, (AR) and (AR+1) are shifted right. $(A R)_{15}$, the sign bit, remains the same and is shifted into $(A R)_{14}$ • $(A R)_{0}$ is shifted into $(A R+1)_{14}$. When $(A R+1)_{0}$ is set, the operation terminates. Upon termination, $(\mathrm{AR}+1)_{15}$ is adjusted to reflect the sign of the even register.

DOUBLE RIGHT LOGICAL NORMALIZE
DRLN
$\mathrm{OP}=6$


Zero is shifted into $(A R)_{15} \cdot(A R+1)_{0}$ is tested for a set condition. If not set, $(A R)$ and $(A R+1)$ are shifted right and $(A R)_{0}$ is shifted into $(A R+1)_{15}$. When $(\mathrm{AR}+1)_{0}$ is set, the operation terminates and the shift count is added to XR. Status bits NG, ZE, and OD reflect the shift result. CY and OV are unaffected.

## DOUBLE LENGTH SHIFT INSTRU̇CTIONS

A subclass of class A (Shift) instructions is used by the Double-Length Shift Instructions. There are 8 instructions, corresponding to the 8 single-length shifts.

## DOUBLE-LENGTH SHIFT INSTRUCTION FORMAT

Two formats are shown below. The shift count is contained either in the register designated by XR (bit $7=0$ ), or in instruction bits 4 through 0 , designated by K (bit $7=1$ ).

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | 

AR - Designates the register pair ( 2,$3 ; 4,5$ or 6,7 ) to be shifted
XR - Designates register containing the shift count
K - Shift count for immediate. Note that the field contains 5 bits, extending into bit position 4 (which is not used by AR).

OP - Shift operation code

## DOUBLE-LENGTH SHIFT OPERATIONS

The double-length shift operations are similar to the single-length shift subclass, and are defined as follows:

| Operation <br> Code | Mnemonic | Operation |
| :---: | :---: | :--- |
| 0 | DLAO |  |
| 1 | DLLL |  |
| 2 | DLLO |  |
| 3 | DLLC | Double Left Arithmetic Open Left Logical Linked |
| 4 | DRAO | Double Left Logical Open Closed |
| 4 | DRLL | Double Right Arithmetic Open |
| 5 | DRLO | Double Right Logical Linked |
| 6 | DRLC | Double Right Logical Open |
| 7 |  | Double Right Logical Closed |

On arithmetic shifts, the inter-register shift coupling is between bit 0 of the even register and bit 14 of the odd register.

## DOUBLE LEFT ARITHMETIC OPEN

DLAO $\mathrm{OP}=0$

(AR) and (AR+1) are shifted left. (AR) 15 is shifted to carry (CY), and zeros are shifted into $(A R+1)_{0}$. If any $(A R)_{14}$ bit shifted is different than $(A R)_{15}$, overflow indicator, OV , is set. When shift stops: $(\mathrm{AR}+1)_{15}=0$ if $(\mathrm{AR}+1)_{14-0}=0$; if not, $(A R+1)_{15}=(A R)_{15}$. Operation affects status indicators CY, OV, NG, ZE, OD.

DOUBLE LEFT LOGICAL LINKED
DLLL
$\mathrm{OP}=1$


Carry (CY) is shifted into $(\mathrm{AR}+1)_{0}$. (AR) ${ }_{15}$ is shifted into CY. Operation affects status indicators: CY, NG, ZE, OD. (OV cannot set as in SLLL.)

DOUBLE LEFT LOGICAL OPEN
DLLO
$\mathrm{OP}=2$

(AR) and (AR + 1) are shifted left. For each bit shifted, (AR) ${ }_{15}$ is lost and $(A R+1)_{0}$ equals 0 . Operation affects status indicators: NG, ZE, OD.

DOUBLE LEFT LOGICAL CLOSED
$\mathrm{OP}=3$

$(A R)$ and $(A R+1)$ are shifted left. $(A R)_{15}$ is shifted into $(A R+1)_{0}$. Operation affects status indicators: NG, ZE, OD.

DOUBLE RIGHT ARITHMETIC OPEN
DRAO

$$
\mathrm{OP}=4
$$


$(A R+1)$ and $(A R)$ are shifted right. Sign bit $(A R) 15$ remains the same and is shifted into $(A R)_{14} \cdot(A R+1)_{0}$ bits shifted out are lost. When shift stops: $(A R+1)_{15}=0$ if $(A R+1)_{14-0}=0$; if not, $(A R+1)_{15}=(A R)_{15}$. Operation affects status indicators: NG, ZE, OD.

DOUBLE RIGHT LOGICAL LINKED
DRLL


Carry (CY) is shifted into (AR) $15 \cdot(\mathrm{AR}+1)_{0}$ is shifted into CY. Operation affects status indicators $\mathrm{CY}, \mathrm{NG}, \mathrm{ZE}, \mathrm{OD}$.

DOUBLE RIGHT LOGICAL OPEN
DRLO
$\mathrm{OP}=6$

(AR) and (AR + 1) are shifted right. For each bit shifted, $(A R+1)_{0}$ is lost, and $(\mathrm{AR})_{15}$ equals 0 . Operation affects status indicators: NG, ZE, OD.

DOUBLE RIGHT LOGICAL CLOSED
DRLC

$$
\mathrm{OP}=7
$$


(AR) and (AR +1) are shifted right. (AR +1$)_{0}$ is shifted into $(A R)_{15}$. Operation affects status indicators: NG, ZE, OD.

## CLASS B INSTRUCTION SET

The Class B instruction set contains two sets of arithmetic instructions: singleprecision fixed point and double-precision fixed point.

## CLASS B INSTRUCTION FORMAT



OP - Operation code
I - Indirect address indicator
AR - Accumulator register pair for fixed point instructions (See definition below)
E - Extended address indicator
XR - Index register designator
M - Extended address (if required)

## ACCUMULATOR REGISTERS

A register pair beginning with an even-numbered register, such as (R2, R3), ( $\mathrm{R} 4, \mathrm{R} 5$ ) or ( $\mathrm{R} 6, \mathrm{R} 7$ ) are defined as one accumulator for some single-precision and all double-precision fixed point instructions. An attempt to use R0 or R1 as an accumulator causes a level-5 inter rupt.

## SINGLE-PRECISION FIXED POINT INSTRUCTIONS

Three single-precision fixed point instructions supplement the basic instruction set. These extended instructions have a one-word memory operand and a tworegister accumulator operand.

ADDRESSING MODES. - Standard memory-to-register addressing is permitted within this subclass. The accumulator registers are designated as a pair of registers addressed by the even-numbered register of the pair. The evennumbered register contains the most significant data.

ONE-WORD OPERAND FORMAT. - Following is the one-word operand format:


S - Sign bit of the 16-bit twos complement fixed point number
M - Remaining 15 bits of the fixed point number

$$
-\left(2^{15}\right) \leq \text { NUMBER }<+\left(2^{15}\right)
$$

Format for double-length word is described under INTRODUCTION to this section.

## SINGLE-PRECISION FIXED-POINT OPERA TIONS

Three single-precision operations are described as follows:

| Operation Code | AR | Mnemonic and Operation | Description | Status Indicators Affected |
| :---: | :---: | :---: | :---: | :---: |
| 3 | 2,4, 6 | MLTA (Multiply, Add) | Multiply the data in the oddnumbered register by the effective operand, and add the contents of the evennumbered register. A twoword product is formed in the combined registers. | NG, ZE, OD, CY |
| 3 | 3, 5, 7 | MULT <br> (Multiply) | Multiply the data in the oddnumbered register by the effective operand to form a two-word product in the even-odd register pair. | NG, ZE, OD |
| 4 | $\begin{aligned} & 2-3 \\ & 4-5 \\ & 6-7 \end{aligned}$ | DIVD <br> (Divide) | Divide the data in the tworegister accumulator by the effective operand. A pro-perly-signed quotient results in the odd-numbered register, with the remainder (in the even-numbered register) having the same sign as the original dividend. | OV, NG, ZE, OD |

## NOTES

a. If register 0 or 1 is specified as AR, the instruction traps as an unimplemented instruction.
b. A multiplier or divisor of 8000 (i. e. , - 65, 536, the most negative number) has the same effect as if zero; results in setting OV on divide.
c. A multiplicand or addend of 8000 is treated as -65, 536.
d. A dividend of 80000000 (i. e., most negative double-precision number) causes a divide check result.

## DOUBLE PRECISION FIXED-POINT INSTRUCTIONS

Four double-precision, fixed-point instructions are provided in the extended instructions. Each has a two-word memory operand and a two-register accumulator operand. Format for double precision fixed point words is described under INTRODUCTION to this instruction set.

ADDRESSING MODES. - Standard memory-to-register addressing is permitted within the extended class. No other addressing modes are permitted. The effective memory address is the address of two consecutive memory words, the first containing the most significant data. The accumulator registers are designated as a pair of registers, addressed by the even-numbered register of the pair (e.g. R2 of the R2, R3 pair). The even-numbered register contains the most significant data.

## DOUBLE PRECISION FIXED POINT OPERATIONS

Four operations are described as follows:

| Operation Code | AR | Mnemonic and Operation | Description | Status Indicators $\qquad$ <br> Affected |
| :---: | :---: | :---: | :---: | :---: |
| 5 | 2,4, 6 | DLOD (Double Load) | Move the contents of the two consecutive words located at the effective address to the combined registers. | NG, ZE, OD |
| 0 | 2, 4, 6 | DSTA <br> (Double Store) | Move the contents of the two registers to the two consecutive words located at the effective address. | NG, ZE, OD |
| 2 | 2,4, 6 | DADD (Double Add) | Add the contents of the consecutive words located at the effective address to the two registers. | CY, OV, NG, ZE, OD |
| 1 | 2,4, 6 | DSUB <br> (Double <br> Subtract) | Subtract the contents of the two consecutive words located at the effective address from the two registers. | CY, OV, NG, ZE, OD |

NOTE
If register 0 is specified as $A R$, the instruction traps as an unimplemented instruction.

## CONTROL INSTRUCTIONS

Four control instructions (mnemonics SKEY, JKEY, LCPU, LKEY) are included in the SUE 1112A Instruction Set. Instruction Store Key (SKEY), described in the SUE 1110A Instruction Set, is repeated here for programming convenience.

## CONTROL INSTRUCTION FORMATS

A subclass of class code 0 , the control instructions use the following format:

SKEY JKEY


Jump Address

E-See description below
K - A two-bit value to be stored into the key bits of the address bus

Mnemonic
SKEY
JKEY

E
0
1

Description
Store the value K into the key bits
Store the value K into the key bits and the jump address into the program counter (i.e. jump)


OP - Operation code 2-3
XR - Index register designator

Operation
Code
2

3


Mnemonic
Description
LCPU Load the processor number into (XR) 5, 6; all other bits in (XR) are cleared.

LKEY Load the Lkey value into (XR) right justified.

SUE 1112B INSTRUCTION SET

## INTRODUCTION

SUE 1112B Instruction Set includes all of the instructions performed by processors SUE 1110 (basic), 1110A, 1112A and the two Fetch and Clear (word or byte) instructions described below. The Fetch and Clear Instructions, described also in the SUE 1110B and 1111B Instruction Sets, are repeated here for programmer convenience.

## FETCH AND CLEAR INSTRUCTIONS

A subclass of class code 0 , Fetch and Clear allows implementation of multiprocessor systems with shared resources.

FETCH AND CLEAR INSTRUCTION WORD FORMAT

FCLW
FCLB

| C | B | OP | I | AR | E | E | XR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 6 |  |  |  |  |  |
|  | 11 | - | 7 |  | 13 | 2 | - |

Extended Address

B - Word when 0 (FCLW), byte when 1 (FCLB)
I - Indirect when 1
AR - Accumulator register designator (0-7)
E - Extended or two-word instruction when 1
XR - Index register designator (0-7), no indexing when 0

## FETCH AND CLEAR OPERATION

This instruction reads and clears the designated memory word or byte and places the previous contents into the designated register. In particular it allows a processor to read a memory operand without allowing another processor to read the same memory operand before it has.been cleared by the first processor.

NOTE
Both the memory cell and the designated register are cleared by this instruction when performed with SUE 1110A, 1111A and 1112A processors. SUE 1110 (basic) processor traps on this instruction.

Table A-1. SUE 1110 (Basic) General Register Instruction Times


Table A-2. SUE $1110 \mathrm{~A} / \mathrm{B}, 1111 \mathrm{~A} / \mathrm{B}$, and $1112 \mathrm{~A} / \mathrm{B}$ General Register Instruction Times

| General Instruction Class | Class Code | Address Mode | Assembler Mnemonics |  | Operation Word or Byte Time in Microseconds |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{gathered} \mathrm{MOV}(\mathrm{~W} / \mathrm{B}) \\ \mathrm{OP}=0 \end{gathered}$ | $\begin{gathered} \hline \text { SUB }(W / B) \\ O P=1 \end{gathered}$ | $\begin{gathered} \text { ADD (W/B) } \\ \mathrm{OP}=2 \end{gathered}$ | $\begin{gathered} \text { AND }(\mathrm{W} / \mathrm{B}) \\ \mathrm{OP}=3 \end{gathered}$ | $\begin{gathered} \text { IOR (W/B) } \\ \mathrm{OP}=4 \end{gathered}$ | $\begin{gathered} \text { EOR }(W / B) \\ O P=5 \end{gathered}$ | $\begin{gathered} \text { CMP (W/B) } \\ \mathrm{OP}=6 \end{gathered}$ |  | $\left\{\begin{array}{c} \text { TST }(\mathrm{W} / \mathrm{B}) \\ \mathrm{OP}=7 \end{array}\right.$ |
|  |  |  | $\begin{gathered} \text { OP } \\ \text { Code } \end{gathered}$ | Operands |  |  |  |  |  |  | Result! | Result > |  |
| ACCUMULATOR TO MEMORY, AUTO DECREMENT | 1 | Register Address (Indexed) | ---- | R, (-R) | 4.73 | 4.86 | 4.76 | 4.73 | 4.73 | 4.73 | 4.34 | 4.43 | 4.31 |
|  |  | Extended (with/without Indexing) | ---- | $\mathrm{R}, \mathrm{A}(-\mathrm{R})$ | 4.73 | 4.89 | 4.79 | 4.76 | 4.76 | 4.76 | 4.37 | 4.46 | 4.34 |
|  |  | Register Address, Indirect (Word) ${ }^{1}$ | ---w | $\mathrm{R},{ }^{( }(-\mathrm{R})$ | 6. 71 | 6.87 | 6.77 | 6.74 | 6.74 | 6. 74 | 6. 35 | 6.44 | 6.32 |
|  |  | 1 (Byte) | ---B | R, *(-R) | 5.96 | 6. 12 | 6.02 | 5.99 | 5.99 | 5.99 | 5.60 | 5.69 | 5.57 |
|  |  | Extended, Indirect (Word) ${ }^{1}$ | ---w | $\mathrm{R}, * \mathrm{~A}(-\mathrm{R})$ | 6. 32 | 6.48 | 6.38 | 6.35 | 6.35 | 6.35 | 5.96 | 6.05 | 5.93 |
|  |  | (Byte) | --- ${ }^{\text {B }}$ | $\mathrm{R}, * \mathrm{~A}(-\mathrm{R})$ | 5. 70 | 5.86 | 5.76 | 5.73 | 5.73 | 5.73 | 5.34 | 5.43 | 5.31 |
| ACCUMULATOR TO MEMORY, AUTO INCREMENT | 2 | Register Address (Indexed) | ---- | $\mathrm{R},(\mathrm{R}+$ ) | 4.73 | 4.86 | 5.76 | 4.73 | 4.73 | 4.73 | 4.34 | 4.43 | 4.31 |
|  |  | Extended (with/without Indexing) | ---- | $\mathrm{R}, \mathrm{A}(\mathrm{R}+$ ) | 4.80 | 4.96 | 4.86 | 4.86 | 4.86 | 4.86 | 4.44 | 4.53 | 4.41 |
|  |  | Register Address, Indirect (Word) ${ }^{1}$ | ---w | $\mathrm{R},{ }^{(\mathrm{R}+}$ ) | 6.71 | 6.87 | 6.77 | 6.74 | 6.74 | 6.74 | 6.35 | 6.44 | 6.32 |
|  |  | (Byte) | ---B | $\mathrm{R}, *(\mathrm{R}+)$ | 5.96 | 6. 12 | 6.02 | 5.99 | 5.99 | 5. 99 | 5.60 | 5.69 | 5.57 |
|  |  | Extended, Indirect (Word) ${ }^{1}$ | ---w | $\mathrm{R}, * \mathrm{~A}(\mathrm{R}+$ ) | 6.39 | 6.55 | 6.45 | 6. 42 | 6.42 | 6. 42 | 6. 03 | 6. 12 | 6.00 |
|  |  | (Byte) | ---B | $\mathrm{R},{ }^{*} \mathrm{~A}(\mathrm{R}+$ ) | 5.77 | 5.93 | 5.83 | 5. 80 | 5.80 | 5.80 | 5.41 | 5. 50 | 5.38 |
| ACCUMULATOR TO MEMORY | 3 | Register Address (Indexed) | ---- | R , (R) | 3.76 | 4.22 | 4.12 | 4.09 | 4.09 | 4.09 | 3.70 | 3.79 | 3.67 |
|  |  | Extended (with/without Indexing) | ---- | $\mathrm{R}, \mathrm{A}(\mathrm{R})$ or R, A | 3.83 | 4.16 | 4.06 | 4.03 | 4.03 | 4.03 | 3.64 | 3.73 | 3.61 |
|  |  | Register Address, Indirect (Word) ${ }^{1}$ | ---W | $\mathrm{R}, *(\mathrm{R})$ | 5. 74 | 6. 07 | 5.97 | 5.94 | 5.94 | 5.94 | 5.55 | 5. 64 | 5. 52 |
|  |  | ${ }^{\text {(Byte) }}$ | ---B | $\mathrm{R},{ }^{*}(\mathrm{R})$ | 4.99 | 5.32 | 5.22 | 5.19 | 5. 19 | 5. 19 | 4.80 | 4. 89 | 4.77 |
|  |  | Extended, Indirect, (Word) ${ }^{1}{ }^{\text {a }}$ | ---w | $\mathrm{R}, \mathrm{*}_{\mathrm{A}}(\mathrm{R})$ or $\mathrm{R}, * \mathrm{~A}$ | 5.42 | 5.75 | 5.65 | 5. 62 | 5. 62 | 5.62 | 5. 23 | 5.32 | 5. 20 |
|  |  | (w/wo Indexing) (Byte) | --- ${ }^{\text {B }}$ | $\mathrm{R},{ }^{*} \mathrm{~A}(\mathrm{R})$ or $\mathrm{R}, * \mathrm{~A}$ | 4.80 | 5. 13 | 5.03 | 5.00 | 5. 00 | 5. 00 | 4.61 | 4.70 | 4.58 |
| ACCUMULATOR/EXPLICIT data to accumulator | 4 | Register to Register | --- | R, R | 2.24 | 2.66 | 2.53 | 2.24 | 2.24 | 2.24 | 2.40 | 2.49 | 2.24 |
|  |  | Indexed, Literal | ---- | =H) $\mathrm{XXXx}, \mathrm{R}$ | 3.12 | 3.54 | 3.41 | 3.12 | 3.12 | 3.12 | 3.28 | 3.37 | 3.12 |
|  |  | Literal (Full Word) | ---- | $=\mathrm{H}) \mathrm{XXXX}(\mathrm{R}), \mathrm{R}$ | 2.96 | 3.38 | 3.25 | 2.96 | 2.96 | 2.96 | 3.12 | 3.21 | 2.96 |
|  |  | Immediate (Four-bits) | ---- | $=\mathrm{H}) \mathrm{X}, \mathrm{R}$ | 2.24 | 2.66 | 2.53 | 2. 24 | 2.24 | 2.24 | 2.40 | 2.49 | 2.24 |
| MEMORY TO ACCUMULATOR, AUTO DECREMENT | 5 | Register Address (Indexed) | -- | (-R), R | 4.05 | 4.47 | 4.34 | 4.05 | 4.05 | 4.05 | 4.21 | 4.30 | 4.05 |
|  |  | Extended (with/without Indexing) | ---- | A( -R ) , R | 4.08 | 4.50 | 4.37 | 4.08 | 4.08 | 4.08 | 4.24 | 4.33 | 4.08 |
|  |  | Register Address, Indirect (Word) ${ }^{1}$ | ---W | *(-R), R | 6. 06 | 6.48 | 6.35 | 6. 06 | 6.06 | 6. 06 | 6. 22 | 6.31 | 6. 06 |
|  |  | ${ }^{1}{ }^{1}$ (Byte) | ---B | *(-R), R | 5.31 | 5.73 | 5.60 | 5.31 | 5.31 | 5. 31 | 5.47 | 5.56 | 5.31 |
|  |  | Extended, Indirect (Word) ${ }^{1}$ | ---W | *A(-R), R | 5. 67 | 6. 09 | 5.96 | 5.67. | 5. 67 | 5. 67 | 5.83 | 5.92 | 5. 67 |
|  |  | (Byte) | ---B | * $\mathrm{A}(-\mathrm{R}), \mathrm{R}$ | 5.05 | 5.47 | 5.34 | 5.05 | 5. 05 | 5. 05 | 5.21 | 5.30 | 5.05 |
| MEMORY TO ACCUMU LATOR, AUTO INCREMENT | 6 | Register Address (Indexed) | - | ( $\mathrm{R}+$, R | 4.05 | 4.47 | 4.34 | 4.05 | 4.05 | 4.05 | 4.21 | 4.30 | 4.05 |
|  |  | Extended (with/without Indexing) | ---- | $\mathrm{A}(\mathrm{R}+), \mathrm{R}$ | 4.15 | 4.57 | 4.44 | 4.15 | 4.15 | 4.15 | 4.31 | 4.40 | 4.15 |
|  |  | Register Address, Indirect (Word) ${ }^{1}$ | ---w | *(R+), R | 6. 06 | 5.48 | 6.35 | 6. 06 | 6. 06 | 6. 06 | 6. 22 | 6. 31 | 6. 06 |
|  |  | ${ }^{1}$ (Byte) | ---B | *(R+), R | 5.31 | 5.73 | 5.60 | 5. 31 | 5. 31 | 5. 31 | 5.47 | 5.56 | 5. 31 |
|  |  | Extended, Indirect (Word) ${ }^{1}$ | ---w | *A(R+), R | 5.74 | 6.16 | 6.03 | 5.74 | 5.74 | 5. 74 | 5.90 | 5.99 | 5.74 |
|  |  | (Byte) | ---B | ${ }^{*} \mathrm{~A}(\mathrm{R}+), \mathrm{R}$ | 5.12 | 5.54 | 5.41 | 5. 12 | 5.12 | 5. 12 | 5. 28 | 5.37 | 5.12 |
| MEMORY TO ACCUMU LA TOR | 7 | Register Address (indexed) | ---- | (R), R | 3.54 | 3.96 | 3.83 | 3. 54 | 3.54 | 3.54 | 3.70 | 3.79 | 3.54 |
|  |  | Extended (with/without Indexing) | ---- | $\mathrm{A}(\mathrm{R})$, R or $\mathrm{A}, \mathrm{R}$ | 3.48 | 3.90 | 3.77 | 3.48 | 3. 48 | 3. 48 | 3.64 | 3.73 | 3.48 |
|  |  | Register Address, Indirect (Word) ${ }^{1}$ | ---W | *(R), R | 5. 39 | 5.81 | 5.68 | 5. 39 | 5. 39 | 5. 39 | 5. 55 | 5. 64 | 5. 39 |
|  |  | ${ }^{(B y t e)}$ | ---B | *(R), R | 4. 64 | 5. 06 | 4.93 | 4. 64 | 4. 64 | 4. 64 | 4.80 | 4.89 | 4. 64 |
|  |  | Extended, Indirect, (Word) ${ }^{1}$ | ---W | *A(R), R or $\mathrm{*}^{\text {A }}$, R | 5. 07 | 5. 49 | 5. 36 | 5. 07 | 5.07 | 5. 07 | 5. 23 | 5.32 | 5.07 |
|  |  | (w/wo Indexing) (Byte) | ---B | * $\mathrm{A}(\mathrm{R}), \mathrm{R}$ or $\mathrm{A}^{\text {A }}$, R | 4.45 | 4.87 | 4.74 | 4.45 | 4.45 | 4.45 | 4.61 | 4.70 | 4.45 |
| JUMP OR CALL SUBROUTINE | 4 | Register Address (Indexed) <br> Extended (with/without Indexing) <br> Register Address, Indirect ${ }^{1}$ <br> Extended, Indirect ${ }^{1}$ (w/wo Indexing) | JUMP $R$ <br> JSBR $R, R$ <br> JUMP A or $A(R)$ <br> JSBR $A, R$ or $A(R), R$ <br> JUMP $* R$ <br> JSBR $* R, R$ <br> JUMP ${ }^{*} A$ or ${ }^{* A(R)}$ <br> JSBR $* A, R$ or $* A(R), R$ |  |  | NOTE ${ }^{1}$ Add 1.01 microseconds for each additional level of indirect. |  |  |  |  |  |  |  |
|  |  |  |  |  | 3.01 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | 3.04 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | 5.02 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | 4. 63 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| FETCH AND CLEAR | ${ }^{0}$ | Register Address (Indexed) <br> Extended (with/without Indexing) <br> Register Address, Indirect (Word) ${ }^{1}$ <br> ( ${ }^{1}{ }^{\text {(Byte) }}$ <br> Extended, Indirect (Word) <br> (Byte) | ---- | (R), R | 5.02 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | ---- | $\mathrm{A}(\mathrm{R})$, R or $\mathrm{A}, \mathrm{R}$ | 4.96 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | FCLW | *(R), R | 6.87 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | FCLB | *(R), R | 6. 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | FCLW | *A(R), R or *A, R | 6. 55 |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | FCLB | *A(R), R or *A, R | 5.93 |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table A-3. SUE 1110 (Basic), 1110A/B, 1111A/B and 1112A/B Control Instruction Times

| Instruction | Assembler <br> Mnemonic | Time (microseconds) |
| :--- | :--- | :--- |
| Halt | HALT | 1.01 + time to restart |
| Reset Programmable | RSTS | 1.59 |
| Status Indicators |  |  |
| Set Programmable Status | SETS | 1.72 |
| Indicators | ENBL | 1.85 |
| Enable Interrupts | ENBW | $2.80+$ time to interrupt |
| Enable and Wait | DSBL | 1.98 |
| Disable Interrupts | DSBW | $2.80+$ time to interrupt |
| Disable and Wait | WAIT | $2.80+$ time to interrupt |
| Wait | STSM | 2.14 Absolute, 2.46 Relative |
| Status to Memory | REGM | 7.24 Absolute, 7.56 Relative |
| Registers to Memory | RETN | 4.26 Absolute, 4.58 Relative |
| Return from Interrupt | MSTS | 2.47 Absolute, 2.79 Relative |
| Memory to Status | MREG | 7.93 Absolute, 8.25 Relative |
| Memory to Registers | SKEY* | 2.6 |
| Store Key |  |  |
| *Not available in SUE 1110 (Basic) Processor |  |  |

SINGLE SHIFT INSTRUCTION TIMING FOR SUE 1110 (Basic), 1110A/B, 1111A/B, 1112A/B
Shift instruction execution times depend on the number of single bit shifts specified in either the K field (immediate) or the selected register, XR. The time is calculated by the formula:

$$
\mathrm{T}_{\mathrm{S}}=2.76+(0.26) \mathrm{N}
$$

where $\mathrm{N}=0,1, \ldots, 15$.

Table A-4. SUE 1110 (Basic) Branch Instruction Times

| Instruction | Assembler <br> Mnemonic | Time (microseconds) |  |
| :---: | :---: | :---: | :---: |
|  |  | Next Word | Branch |
| No Operation | NOPR | 1.78 | - |
| Branch Unconditional | BRUN | - | 2.72 |
| Branch True | BxxT* | 1.78 | 2.72 |
| Branch False | BxxF* | 1.78 | 2.72 |
| Branch Less Than True | BLTT | 1.75 | 3.08 |
| Branch Less Than False | BLTF | 1.88 | 3.08 |
| *where $\mathrm{xx}=\mathrm{EQ}, \mathrm{GT}, \mathrm{OV}, \mathrm{CY}, \mathrm{F} 1, \mathrm{~F} 2, \mathrm{~F} 3, \mathrm{LP}, \mathrm{OD}, \mathrm{ZE}, \mathrm{NG}$. |  |  |  |

Table A-5. SUE 1110A/B, 1111A/B and 1112A/B Branch Instruction Times

| Instruction | Assembler <br> Mnemonic | Time (microseconds) |  |
| :--- | :---: | :---: | :---: |
|  |  | Branch |  |
| No Operation | NOPR | 1.75 | - |
| Branch Unconditional | BRUN | - | 2.82 |
| Branch True | BxxT* | 1.75 | 2.82 |
| Branch False | BxxF* | 1.75 | 2.82 |
| Branch Less Than True | BLTT | 1.75 | 3.21 |
| Branch Less Than False | BLTF | 1.88 | 3.21 |
| *where xx = EQ, GT, OV, CY, F1, F2, F3, LP, OD, ZE, NG. |  |  |  |

## SUE 1111A/B CLASS C INSTRUCTION TIMES

## DECIMAL AND CHARACTER INSTRUCTIONS

## DECIMAL ADD AND SUBTRACT TIMING

Both the decimal add and subtract operations are started with a sign analysis to determine whether true addition (ADDD with like signs or SUBD with unlike signs), or true subtraction (ADDD with unlike signs or SUBD with like signs) is to occur. Timing for both situations can be calculated using the following case formats and procedures:

TRUE ADDITION CASE FORMATS
a. Propagate if final carry out of $L$

| XX | XX | $<99$ | $=99$ | $=99$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{P} \geq 0$ | L | DL |  |  |

$\mathrm{DL}>\mathrm{SL}=\mathrm{L}$
b. Propagate and overflow if final carry out of $L$

| -99 | $=99$ |
| :--- | :--- |
|  | $=99$ |
| $\mathrm{P} \rightarrow$ | LL |

$$
\mathrm{DL}-\mathrm{SL}=\mathrm{P}>0 \quad \mathrm{DL}>\mathrm{SL}=\mathrm{L}
$$

c. No propagate and overflow, if final carry out of L

d. No propagate and overflow, if final carry out of $L$


## TRUE ADDITION TIMING PROCEDURES

| Step | For Case Formats | Conditions (Times in Microseconds) | Times <br> (Microseconds) |
| :---: | :---: | :---: | :---: |
| 1 | $a, b, c, d$ | Start with the basic time of 10.70 and go to Step 2. | 10.70 |
| 2 | $a, b, c, d$ | For each digit pair to be added (including units and signs) add in 3.21 and go to Step 3. | 3.21L |
| 3 | $a, b, c, d$ | STOP if no final carry from the summation; otherwise take Step 4. | + 0 |
| 4 | c, d | Add in 0.26 and STOP if $\mathrm{SL} \geq \mathrm{DL}$; otherwise take Step 5. | +0.26 |
| 5 | $a, b$ | For each digit pair in the extension field (i.e. where $D L>S L$ or $P>0$ ) that equals 99 , add in 2.7 until a non-99 pair is encountered (take Step 6), or the extension field runs out (take Step 8). | 2.70P |
| 6 | a | Add in 2.30 and STOP if the LSD of an extension pair is not 9; otherwise take Step 7. | $+2.30$ |
| 7 | a | Add in 2.33 and STOP when the MSD of an extension pair is not 9 . | +2.33 |
| 8 | b | Add in 0.26 and STOP when the extension field runs out (i. e. only 99 is encountered). | +0.26 |

## Example



TRUE SUBTRACTION CASE FORMATS
e. Propagate if final borrow out of $L$

| XX | XX | $>0$ | 00 | 00 | L |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | DL |  |  |  |
|  |  | $\mathrm{P} \rightarrow-\mathrm{SL}$ |  |  |  |

$\mathrm{P} \geq 0 \quad \mathrm{DL}>\mathrm{SL}=\mathrm{L}$
f. Propagate and recomplement if final borrow out of L

$\mathrm{DL}-\mathrm{SL}=\mathrm{P} \quad 0 \quad \mathrm{DL}>\mathrm{SL}=\mathrm{L}$
g. No propagate and recomplement if final borrow out of L

| DL |
| :---: |
| SL |
| $\mathrm{DL}=\mathrm{SL}=\mathrm{L}$ |

h. No propagate and recomplement if final borrow out of L


## RECOMPLEMENT CASE FORMATS

j. Units digit $\neq 0$, start nine's complement

k. Short ten's complement


1. Extended ten's complement


## TRUE SUBTRACTION TIMING PROCEDURE

## For Case

Step
$1 \quad$ Add 1.33 for each digit pair in the destination field that is zero until a non-zero pair is encountered, then go to Step 9.

$$
e, f, g, h
$$

$e, f, g, h$
e, f, g, h
$4 \quad \mathrm{~g}, \mathrm{~h}$
$e, f$

Add 2. 43 (for first step of recomplement); go to Step 10 if the units digit is not zero; otherwise go to Step 8.
$8 \quad 1$
k ,
j, $\mathrm{k}, 1$
Conditions
(Times in Microseconds)

Start with the basic time of 10.99 and go to Step 2.
Add in 3.21 for each digit pair to be subtracted (including units and signs) and go to Step 3.

STOP if there is no final borrow from the subtraction process; otherwise take Step 4.

Go to Step 7 if $\mathrm{SL} \geq \mathrm{DL}$; otherwise take Step 5.

Add in 2.01 for each digit pair in the extension field (i. e. where $\mathrm{DL}>\mathrm{SL}$ or $\mathrm{P}>0$ ) until a non-zero is encountered (take Step 6), or the extension field runs out (take Step 7).

e Add 2.01 and STOP when a non-zero
$+2.01$
digit is encountered in the extension
field.
digit is encountered in the extension field.

Add 2.14 if the LSD of a digit pair is not zero; add 2.40 if the LSD is zero and the MSD of a digit pair is not zero. Go to Step 10.

Add 1. 75 for each remaining digit pair$+0$ $+1.33 \mathrm{~T}$ 2.14 2.40 $+1.75 \mathrm{~N}$ in the destination field and STOP.

## Four Examples of Subtract Timing.

1. No Borrow:

2. Borrow Without Recomplement:

| 02 | 00 | 22 | 64 | $5+$ |
| :--- | :--- | :--- | :--- | :--- |
| -P | P | $\mathrm{P}=1$ |  |  | minus | 72 | 70 | $5+$ |
| :--- | :--- | :--- | equals | 01 | 99 | 99 | 94 | $0+$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathrm{L} \longrightarrow$ | $\mathrm{L}=3$ |  |  |

Case format: e

| time $=10.99$ | basic |
| ---: | :--- |
| $3 \times 3.21$ | subtraction |
|  | 2.01 | propagate borrow $\quad$| 2.01 | terminate borrow |
| ---: | :--- |
|  | $\frac{24.64}{}$ |

3. Recomplement:

| 01 | 07 | 23 | 5- | minus | 00 | 01 | 09 |  | 23 | 5- | equals | 00 | 02 | 00 | 04 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{L}=4$ $\mathrm{~L}=$$\mathrm{N}=1, \mathrm{~T}=1 \rightarrow \mathrm{~N} \rightarrow \mathrm{~T}$  <br>  Case format: g or h <br> time $=10.99$ basic |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $4 \times 3.21$ subtraction |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2.43 tens complement units and |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1.33 tens complement zer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2.14 tens complement |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| + 1.75 nines complement |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 31.48 microseconds total |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

4. Borrow and Recomplement:


## DECIMAL SHIFT TLMING

Table A-6 lists times for Shift Left (SFTL) and Shift Right (SFTR) instructions.

Table A-6. Decimal Shift Timing Chart


## CLASS C NON-IMPLEMENTED OP-CODES

All SUE 1111A and 1111B, class C instructions (Operation Codes 0, 1, 6, 7, D,
E and F) trap. Time to trap takes 16.28 microseconds.

## MOVE TIMING

Time (T) for MOVR, MOVL, and ZADD is calculated using the following formulae:

| Mnemonic | Formula |
| :--- | :---: |
| MOVR or MOVL | $\mathrm{T}=11.36+1.76 \mathrm{~N}$ |
| ZADD | $\mathrm{T}=11.36+1.76 \mathrm{~N}+0.85 \mathrm{Z}$ |

where:
N is the number of characters (i.e. DL or SL, whichever is smaller)
$Z$ is the number of zeros ( $Z=D L-S L$ if $D L>S L$ ).

## COMPARE-FIELD TIMING

The following general format applies to Compare-Field timing calculations.

where:
SL = Source Length
DL $=$ Destination Length
$\mathrm{X}=$ Difference in Length in characters, $\mathrm{SL}-\mathrm{DL}$
B = Length of the shorter field, SL or DL
$\mathrm{XK}=$ Number of leading blank characters ( 5 ) in the extension field (X) before a non-blank character is encountered.

BK = Number of character pairs in the two body fields that are in corresponding positions, before a non-equal pair is encountered.

## COMPARE FIELD TIME CALCULATIONS

Time ( T ) in microseconds can be calculated for the six distinct cases as follows:

Body Fields Equal, SL = DL

| B |  |  |
| :---: | :---: | :---: |
| A | B | C |
| A | B | C |

$$
\begin{aligned}
& \mathrm{X}=\mathrm{XK}=0 \\
& \mathrm{~B}=\mathrm{BK}>0
\end{aligned}
$$

$$
\mathrm{T}=11.35+2.4 \mathrm{~B}
$$

Unequal Pair in Body Scan

$\mathrm{B}>\mathrm{BK} \geq 0$
$\mathrm{T}=13.72+2.4 \mathrm{BK}$

Body Fields Equal, SL >DL, or SL < DL, Extension Field Blank


$$
\mathrm{B}=\mathrm{BK}>0
$$

$$
\mathrm{X}=\mathrm{XK}>0
$$

$$
\begin{aligned}
& \mathrm{SL}>\mathrm{DL}: \\
& \mathrm{T}=11.64+2.4 \mathrm{~B}+1.2 \mathrm{X} \\
& \mathrm{SL}<\mathrm{DL}: \\
& \mathrm{T}=11.51+2.4 \mathrm{~B}+1.2 \mathrm{X}
\end{aligned}
$$

Body Fields Equal, SL $>$ DL or SL $<$ DL, Non-blank in Extension Field


$$
\begin{array}{ll} 
& \mathrm{SL}>\mathrm{DL}: \\
\mathrm{T}=13.39+2.4 \mathrm{~B}+1.2 \mathrm{XK} \\
\mathrm{~B}=\mathrm{BK}>0 & \mathrm{SL}<\mathrm{DL}: \\
\mathrm{X}>\mathrm{XK} \geq 0 & \mathrm{~T}=13.26+2.4 \mathrm{~B}+1.2 \mathrm{XK}
\end{array}
$$

## DECIMAL COMPARE TIMING

Decimal comparison is done in a manner to provide the fastest comparison result. The fields are scanned in the following order of significance: signs and units digits, extension fields, body fields. The extension field (of length X ) is the most significant portion of the longer comparand and includes all digits of more significance than the most significant digit of the shorter comparand. The body fields (of length $B$ ) are those portions of the comparands remaining (i.e. not units or signs, or extension). Comparison may take one of four basic formats based on the relative lengths of the fields:

1. Source length $=$ destination length $=1$ (both fields are units digits and signs).

| U | S |
| :---: | :---: |
| U | S |

2. Source length $\neq$ destination length, but one field $=1$ (one comparand is units and sign).

3. Source length $=$ destination length $>1$
(both fields are equal length and more than units and sign).

4. Source length $\neq$ destination length; both fields $>1$ (not equal length but both fields are more than units and sign).

| 0 | 0 |  | X | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: |

where:
X is the difference in field lengths in characters (digit pairs).
$B$ is the length of the shorter field minus one.
XK is the number of leading zero characters in the extension field.
BK is the number of leading characters in the body fields which are equal in corresponding positions (or are both zero in the case of Zero Scan), before non-equal (or non-zero) pair is encountered.

## DECIMAL COMPARE TIME CALCULATIONS

Time ( T ) in microseconds can be calculated for three cases as follows:
Case 1 - The signs are not equal and the units digits are not both zero.

Case 2 - The signs are not alike and both units digits are zero. A zero scan is evoked.

## Case 2 Formats:

a.

$$
\begin{array}{|l|}
\hline 0 \mathrm{D} \\
\hline 0 \mathrm{C}
\end{array} \quad \mathrm{X}=\mathrm{XK}=\mathrm{B}=\mathrm{BK}=0
$$

b.


$$
\begin{aligned}
& \mathrm{X}=\mathrm{XK}>0 \\
& \mathrm{~B}=\mathrm{BK}=0
\end{aligned}
$$

c.

| 00 | 00 | 00 | 00 | 0 D |
| :--- | :--- | :--- | :--- | :--- |
|  | 00 | 00 | 00 | 0 C |
| $-\mathrm{X}-\mathrm{C}$ |  |  |  |  |

$$
\begin{aligned}
& \mathrm{X}=\mathrm{XK} \geq 0 \\
& \mathrm{~B}=\mathrm{BK}>0
\end{aligned}
$$

d.

| 00 | 00 | 05 | 0 C |
| :--- | :--- | :--- | :--- |
| $-\mathrm{XK} \rightarrow$ |  | 0 D |  |

$$
\begin{aligned}
& \mathrm{X}>\mathrm{XK}>0 \\
& \mathrm{~B}=\mathrm{BK}=0
\end{aligned}
$$

e.

| 00 | 00 | 00 | 10 | 0 D |
| :--- | :--- | :--- | :--- | :--- |
|  | 00 | 02 | 00 | 0 C |
| $-\mathrm{X}-\mathrm{AKK}$ |  |  |  |  |
| B |  |  |  |  |

$$
\mathrm{X}=\mathrm{XK} \geq 0
$$

B $>\mathrm{BK} \geq 0$

## DECIMAL COMPARE TIMING PROCEDURE FOR CASE 2

| Step | For Case $\qquad$ | Conditions (Times in Microseconds) | Times (Microseconds) |
| :---: | :---: | :---: | :---: |
| 1 | a, b, c, d, e | Start with basic time of 14.40 and go to Step 2. | 14.40 |
| 2 | $\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}, \mathrm{e}$ | Add 0.13 if destination comparand sign is positive, and go to Step 3. | 0.13 |
| 3 | b, c, d, e | Add 0.03 if SL > DL, and go to Step 4. | 0.03 |
| 4 | b, c, d, e | Add 1.17 for each leading zero character in the extension field and go to Step 5. | 1.17 XK |
| 5 | d | Add 1.69 and STOP (Note 1) if there is a non-zero character in the extension field; otherwise go to Step 6. | +1.69 |
| 6 | $\mathrm{a}, \mathrm{b}$ | Add 0.42 and STOP (Note 2) if B=0 (i. e. no body) and if either the extension field is all zero ( $[\mathrm{X}]=0$ ) or there is no extension field $(\mathrm{X}=0)$; otherwise go to Step 7. | +0.42 |
| 7 | c, e | Add 2.53 for each pair of leading zero characters in the body field. Go to Step 8. | 2.53 BK |
| 8 | e | Add 3.18 and STOP (Note 1) for the first non-zero character encountered in either body field; otherwise go to Step 9. | +3.18 |
| 9 | c | Add 0.81 and STOP (Note 2) if both body fields are all zero (i. e. +0 and -0 ). | +0.81 |

Note 1 - The result is Greater-Than or Less-Than depending upon the signs.
Note 2 - The result is Equal (and specifically a positive zero equals a negative zero).

Case 3 - The signs are alike. A compare scan is evoked.

## Case 3 Formats:

f.

7D 3D

| 00 | 00 | 00 | 2 C |
| :---: | :---: | :---: | :---: |
| -x |  | 9 C |  |

$$
\mathrm{X}=\mathrm{XK}>\mathrm{B}=\mathrm{BK}=0
$$

| 00 | 02 | 37 | 5 C |
| :--- | :--- | :--- | :--- |
|  | 02 | 37 | 4 C |

$\mathrm{X}=\mathrm{XK} \geq 0$
$\mathrm{B}=\mathrm{BK}>0$
$\mathrm{X}>\mathrm{XK} \geq \mathrm{B}=\mathrm{BK}=0$
$\mathrm{X}=\mathrm{XK} \geq 0$
$\mathrm{B}>\mathrm{BK} \geq 0$

DECIMAL COMPARE TIMING PROCEDURE FOR CASE 3

| Step | For Case Formats | Conditions (Times in Microseconds) | Times <br> (Microseconds) |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{f}, \mathrm{g}, \mathrm{h}, \mathrm{j}, \mathrm{k}$ | Start with basic time of 14.01 and go to Step 2. | 14.01 |
| 2 | $\mathrm{f}, \mathrm{g}, \mathrm{h}, \mathrm{j}, \mathrm{k}$ | Add 0.13 if the destination comparand sign is positive and go to Step 3. | 0.13 |
| 3 | $\mathrm{g}, \mathrm{h}, \mathrm{j}, \mathrm{k}$ | Add 0.03 if $\mathrm{SL}>\mathrm{DL}$ and go to Step 4. | 0.03 |
| 4 | $\mathrm{g}, \mathrm{h}, \mathrm{j}, \mathrm{k}$ | Add 1.17 for each leading zero character in the extension field and go to Step 5. | 1.17XK |
| 5 | j | Add 1.98 and STOP (Note 3) if there is a non-zero character in the extension field; otherwise go to Step 6. | +1.98 |
| 6 | $\mathrm{f}, \mathrm{g}$ | Add 0.42 and STOP (Note 4) if B=0 (i. e. no body) and if either the extension field is all zero ( $[\mathrm{X}]=0$ ) or there is no extension field ( $\mathrm{X}=0$ ); otherwise, go to Step 7. | +0.42 |
| 7 | $\mathrm{h}, \mathrm{k}$ | Add 2.40 for each corresponding equal pair of leading characters in the body field and go to Step 8. | 2.40 BK |
| 8 | k | Add 4.34 and STOP (Note 5) for the first corresponding un-equal character pair in the body field; otherwise go to Step 9. | +4.34 |
| 9 | h | Add 0.81 and STOP (Note 4) if all corresponding characters in the body fields are equal. | +0.81 |

Note 3 - Not equal: compare based on sign and which field is longer.
Note 4 - Compare based on units and signs only
Note 5 - Not equal: compare based on sign and un-equal body characters.

Table A-7. SUE 1112A/B Instruction Times

| Instruction |  | Execution Time in Microseconds |  |
| :---: | :---: | :---: | :---: |
| Bit Manipulation |  | Selected by |  |
|  |  | XR or K | Maskw/wo XR |
| RBIT | Make the designated bit a zero | 3.24 | 3.30 |
| SBIT | Make the designated bit a one | 3.24 | 3.30 |
| CBIT | Change (complement) the designated bit | 3.24 | 3.30 |
| IBIT | Isolate (extract) the designated bit | 3.24 | 3.30 |
| TSBT | Test the designated bit and shift left | 3.27 | 3.33 |
| TBIT | Only test the designated bit | 3.24 | 3.30 |
| Move |  | Operand Value |  |
|  |  | Positive | Negative |
| NEGT | Move the twos complement value | 2.49 | 2.49 |
| CPLM | Move the ones complement value | 2.49 | 2.49 |
| MOVP | Move the positive magnitude | 2.75 | 2.88 |
| MOVN | Move the negative magnitude | 2.75 | 2.88 |
| Normalize and Count |  |  |  |
| SxxN | Single Normalize, AC $=0$ | 2.82 |  |
| SLAN | Single Left Arithmetic Normalize | $3.24+0.32$ per shift |  |
| SLLN | Single Left Logical Normalize | $2.95+0.29$ per shift |  |
| SRAN | Single Right Arithmetic Normalize | $2.95+0.29$ per shift |  |
| SRLN | Single Right Logical Normalize | $2.95+0.29$ per shift |  |
| DxxN | Double Normalize, both $\mathrm{AC}^{\prime} \mathrm{s}=0$ | 3.89 |  |
| DLAN | Double Left Arithmetic Normalize | $5.21+0.61$ per shift |  |
| DLLN | Double Left Logical Normalize | $4.89+0.48$ per shift |  |
| DRAN | Double Right Arithmetic Normalize | $5.18+0.97$ per shift |  |
| DRLN | Double Right Logical Normalize | $4.31+0.81$ per shift |  |

Table A-7. SUE 1112A/B Instruction Times (continued)

| Instruction |  | Execution Time in Microseconds |
| :---: | :---: | :---: |
| Double-Length Shift |  |  |
| DLAO | Double Left Arithmetic Open With Zero Count | $5.08+0.61$ per shift 3.95 |
| DLLL | Double Left Logical Linked With Zero Count | $\begin{aligned} & 4.50+0.32 \text { per shift } \\ & 3.89 \end{aligned}$ |
| DLLO | Double Left Logical Open | $3.95+0.48$ per shift |
| DLLC | Double Left Logical Closed | $4.11+0.64$ per shift |
| DRAO | Double Right Arithmetic Open | $4.11+0.97$ per shift |
| DRLL | Double Right Logical Linked | $3.89+0.81$ per shift |
| DRLO | Double Right Logical Open | $3.50+0.81$ per shift |
| DRLC | Double Right Logical Closed | $3.76+1.07$ per shift |

Table A-8. SUE 1112A/B Single- and Double-Precision Fixed-Point Instruction Times

|  | Store | Load | Add | Sub | Multiply <br> (See notes) |  | Divide <br> (See notes) |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DSTA | DLOD | DADD | DSUB | MLTA | MULT | DIVD |
| Register Address <br> (Indexed) | 5.06 | 4.44 | 5.96 | 5.96 | $\approx 16.87$ | $\approx 15.35$ | $\approx 15.29$ |
| Extended <br> (w/wo Indexing) | 5.13 | 4.54 | 6.06 | 6.06 | $\approx 16.97$ | $\approx 15.45$ | $\approx 15.39$ |
| Register Address, <br> Indirect* | 7.04 | 6.45 | 7.97 | 7.97 | $\approx 18.88$ | $\approx 17.36$ | $\approx 17.30$ |
| Extended, <br> Indirect* | 6.72 | 6.13 | 7.65 | 7.65 | $\approx 18.56$ | $\approx 17.04$ | $\approx 16.98$ |

Notes:
*Add 1.01 for each additional level of indirect

## DIVIDE

1. Assumes divisor is positive and quotient is positive and even
2. Time is 4.10 if divide check occurs
3. Add 0.29 if divisor is negative
4. Subtract 0.06 if quotient is negative
5. Subtract 0.13 if quotient is odd
6. Total range (except divide check) for extended direct divide is 15.68 to 15.20

## MULTIPLY

7. Assumes typically seven 'one' bits in the absolute value of the multiplier; if more (or less) add (or subtract) $N x 0.03$ to the time, where N is the additional number of significant multiplier bits.
8. Add 0.19 if the product is negative
9. Total range for extended direct multiply (w/o accumulate) is $\mathbf{1 5 . 2 4}$ to 15.88

## APPENDIX B

## INSTRUCTION SUMMARY AND INDEX

SUE 1110 (BASIC) INSTRU CTIONS SUMIMARY

Page
A. GENERAL REGISTER INSTRUCTIONS
ADDB Add byte ..... 12
SUBB Subtract byte ..... 12
CMPB Compare byte ..... 13
ANDB Logical Product byte (and) ..... 12
IORB Logical sum byte (inclusive or). ..... 12
EORB Logical difference byte (exclusive or) ..... 13
TSTB Test byte ..... 13
MOVB Move byte ..... 12
ADDW Add word ..... 12
SUBW Subtract word ..... 12
CMPW Compare word ..... 13
ANDW Logical product word (and) ..... 12
IORW Logical sum word (inclusive or) ..... 12
EORW Logical difference word (exclusive or) ..... 13
TSTW Test word. ..... 13
MOVW Move word ..... 12
B. JUMP INSTRUCTIONS
JSBR Jump to subroutine - ..... 16
JUMP Jump to location ..... 16
C. BRANCH CONDITIONAL INSTRUCTIONS
NOPR No operation ..... 22
BRUN Branch unconditional ..... 23
BEQT Branch if equal true ..... 21
BGTT Branch if greater than true ..... 21
BLTT Branch if less than true ..... 21
BZET Branch if zero true ..... 21
BNGT Branch if negative true ..... 21
BLPT Branch if loop true ..... 21
BODT Branch if odd true ..... 21
BOVT Branch if overflow true ..... 21
BCYT Branch if carry true ..... 21
BF1T Branch if flag 1 true ..... 21
BF2T Branch if flag 2 true. ..... 21
BF3T Branch if flag 3 true ..... 21
Page
BEQF $\quad$ Branch if equal false ..... 21
BGTF Branch if greater than false ..... 21
BLTF Branch if less than false ..... 21
BZEF Branch if zero false ..... 21
BNGF Branch if negative false ..... 21
BLPF Branch if loop false ..... 21
BODF Branch if odd false ..... 21
BOVF Branch if overflow false ..... 21
BCYF Branch if carry false ..... 21
BF1F Branch if flag 1 false ..... 21
BF2F Branch if flag 2 false ..... 21
BF3F Branch if flag 3 false ..... 21
D. SHIFT INSTRUCTIONS
SLAO Single left arithmetic open ..... 26
SLLO Single left logical open ..... 26
SLLC $\quad$ Single left logical closed ..... 26
SLLL $\quad$ Single left logical linked ..... 26
SRAO Single right arithmetic open ..... 27
SRLO Single right logical open ..... 27
SRLC Single right logical closed ..... 27
SRLL Single right logical linked ..... 27
E. CONTROL INSTRUCTIONS
RETN Return from interrupt ..... 32
STSM Status to memory ..... 32
REGM Registers to memory ..... 32
MSTS Memory to status ..... 32
MREG Memory to registers ..... 33
HALT Halt the computer ..... 29
WAIT Wait for interrupt ..... 31
DSBL Disable interrupts ..... 31
DSBW Disable interrupts and wait ..... 31
ENBL Enable interrupts ..... 30
ENBW Enable interrupts and wait ..... 30
SETS Set programmable status indicators ..... 29
RSTS Reset programmable status indicators ..... 29

## SUE 1110A INSTRUCTIONS

Includes all instructions listed under SUE 1110 (Basic) and the following:

SKEY Store Key . . . . . . . . . . . . . . . . . . . . . . . . . . 35

## SUE 1110B INSTRUCTIONS

Includes all instructions listed under SUE 1110 (Basic), 1111A, and the following:

FCLW . Fetch and Clear Word . . . . . . . . . . . . . . . . . . . 37
FCLB Fetch and Clear Byte. 37

## SUE 1111A INSTRUCTIONS

## Includes all instructions listed under SUE 1110 (Basic), 1110A, and the following:

ZADD Zero and Add . . . . . . . . . . . . . . . . . . . . . . . . . 42
ADDD Add . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
SUBD Subtract . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
CMPD Compare Decimal . . . . . . . . . . . . . . . . . . . . . 43
SFTR Shift Right . . . . . . . . . . . . . . . . . . . . . . . . . . 43
MOVR Move Right. . . . . . . . . . . . . . . . . . . . . . . . . . . 44
SFTL Shift Left. . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
MOVL Move Left . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
COMP Compare Field . . . . . . . . . . . . . . . . . . . . . . . 45

## SUE 1111B INSTRUCTIONS

Includes all instructions listed under SUE 1110 (Basic), 1110A, 1111A and the following:
FCLW Fetch and Clear Word ..... 46
FCLB Fetch and Clear Byte ..... 46
Page
SUE 1112A INSTRUCTIONS
Includes all instructions listed under SUE 1110 (Basic), 1110A, and the following:
A. BIT MANIPULATION INSTRUCTIONS
RBIT Make the Designated Bit a Zero ..... 52
SBIT Make the Designated Bit a One ..... 52
CBIT Change (Complement) the Designated Bit ..... 52
IBIT Isolate (Extract) the Designated Bit ..... 52
TSBT Test the Designated Bit and Shift Left ..... 52
TBIT Only Test the Designated Bit ..... 52
B. MOVE INSTRUCTIONS
NEGT Move the Twos Complement Value. ..... 53
CPLM Move the Ones Complement Value ..... 53
MOVP Move the Positive Magnitude ..... 53
MOVN Move the Negative Magnitude ..... 53
C. NORMALIZE AND COUNT INSTRUCTIONS
SLAN Single Left Arithmetic Normalize ..... 54
SLLN Single Left Logical Normalize ..... 54
SRAN Single Right Arithmetic Normalize ..... 55
SRLN Single Right Logical Normalize ..... 55
DLAN Double Left Arithmetic Normalize ..... 55
DLLN Double Left Logical Normalize ..... 56
DRAN Double Right Arithmetic Normalize ..... 56
DRLN Double Right Logical Normalize ..... 56
D. DOUBLE LENGTH SHIFT
DLAO Double Left Arithmetic Open ..... 58
DLLL Double Left Logical Linked ..... 58
DLLO Double Left Logical Open ..... 58
DLLC Double Left Logical Closed ..... 58
DRAO Double Right Arithmetic Open ..... 59
DRLL Double Right Logical Linked. ..... 59
DRLO Double Right Logical open ..... 59
DRLC Double Right Logical Closed ..... 59
Page
E. SINGLE PRECISION FIXED POINT
MLTA Multiply and Add ..... 61
MULT Multiply (no add) ..... 61
DIVD Divide ..... 61
F. DOUBLE PRECISION FIXED POINT
DLOD Double Load Accumulator ..... 63
DSTA Double Store Accumulator ..... 63
DADD Double Add ..... 63
DSUB Double Subtract ..... 63
G. CONTROL INSTRUCTIONS
SKEY Store Value (K) in Key Bits ..... 64
JKEY Store Value (K) in Key Bits and Address M into Program Counter ..... 64
LCPU Load Processor Number into (XR) Bits 5 and 6 ..... 64
LKEY Load Key Bits into (XR) ..... 64
SUE 1112B INSTRUCTIONS
Includes all instructions listed under SUE 1110 (Basic), 1110A, 1112 A , and the following:
FCLW Fetch and Clear Word ..... 65
FCLB Fetch and Clear Byte ..... 65

APPENDIX C
INPUT/OUTPUT ADDRESSES

Table C-1. Input-Output Device Addresses*

| Address (Hex) | Input/Output Device Controller |
| :--- | :--- |
| F800 |  |
| F810 | Teletypewriter No. 1 |
| F820 | Teletypewriter No. 2 |
| F830 | High Speed Paper Tape Reader No. 1 |
| F850 | High Speed Paper Tape Punch No. 1 |
| F860 | High Speed Paper Tape Reader No. 2 |
| F870 | High Speed Paper Tape Punch No. 2 |
| F880 | Card Reader No. 1 |
| F890 | Card Reader No. 2 |
| F8A0 | Card Punch No. 1 |
| F8B0 | Card Punch No. 2 |
| F8C0 | Line Printer No.1 |
| F8D0 | Line Printer No. 2 |
| F8E0 | Magnetic Tape No. 1 (handles 4 Drives) |
| F8F0 | Magnetic Tape No. 2 (handles 4 Drives) |
| F900 | Bulk File No. 1 (Fixed Head) |
| F910 | Bulk File No. 2 (Fixed Head) |
| F920 | Disk File Unit No. 1 (Fixed and Removable) |
| F930 | Disk File Unit No. 2 (Fixed and Removable) |
| FA00 | Cassette No. 1 |
| FA10 | Cassette No. 2 |
| $\vdots$ | CRT Display, Alphanumeric No. 1 |
| FAF0 | CRT Display, Alphanumeric No. 2 |
| FF90 |  |
| FFA0 | CRT Display, Alphanumeric No. 16 |
| *Note: Device address assignment is variable by jumper wires |  |
| connected on each controller. The addresses shown are |  |
| recommended and are subject to change. |  |
|  |  |

## APPENDIX D

## SELF-INTERRUPT AND SYSTEM INTERRUPT <br> EXECUTIVE SPACE



1110-R03-72

## APPENDIX E

USASCII CHARACTER SET AND HEXADECIMAL CODES

| HEX | CHARACTER | HEX | CHARACTER |
| :---: | :---: | :---: | :---: |
| A0 | space | C1 | A |
| A1 | ! | C2 | B |
| A2 | " | C3 | C |
| A3 | \# | C4 | D |
| A4 | \$ | C5 | E |
| A5 | \% | C6 | F |
| A6 | \& | C7 | G |
| A7 | ' (apostrophe) | C8 | H |
| A8 | ( | C9 | I |
| A9 | ) | CA | J |
| AA | * | CB | K |
| AB | + | CC | L |
| AC | , (comma) | CD | M |
| AD | - | CE | N |
| AE | - (period) | CF | O |
| AF | / | D0 | P |
| B0 | 0 | D1 | Q |
| B1 | 1 | D2 | R |
| B2 | 2 | D3 | S |
| B3 | 3 | D4 | T |
| B4 | 4 | D5 | U |
| B5 | 5 | D6 | V |
| B6 | 6 | D7 | W |
| B7 | 7 | D8 | X |
| B8 | 8 | D9 | Y |
| B9 | 9 | DA | Z |
| BA | : | DB | [ left bracket |
| BB | ; | DC | $\backslash$ back slash |
| BC | $<$ less than | DD | ] right bracket |
| BD | $=$ | DE | $\uparrow$ up arrow |
| BE | $>$ greater than | DF | $\leftarrow$ left arrow |
| BF | ? |  |  |
| C0 | @ | 87 | bell |
|  |  | 8A | line feed |
|  |  | 8D | carriage return |


[^0]:    $1_{\text {More }}$ instructions in class code 0 are described under SUE 1110A and B, and 1112 A and B Instruction Sets.

