## 1992 Linear Databook Supplement



## PUICK REfeRENCE INDEX

| 155 ..............'90DB 2-271 | LM385-1.2 ........'90DB 3-105 |
| :---: | :---: |
| LF156 .............''90DB 2-271 | LM385-2.5 ........'90DB 3-109 |
| LF198 ..............'90DB 9-97 | LM385S8-1.2....'90DB 3-113 |
| LF355 ..............'90DB 2-271 | LM385S8-2.5....'90DB 3-113 |
| LF356 ..............'90DB 2-271 | LM399 .............'90DB 3-115 |
| LF398 ..............'90DB 9-97 | LT111 ..............'90DB 6-85 |
| LF398S8 ..........'90DB 9-113 | LT117 ..............'90DB 4-137 |
| LF412 ..............'90DB 2-275 | LT118 ..............'90DB 2-311 |
| LH0070 ............'90DB 3-65 | LT119 ..............'90DB 6-93 |
| LH2108 ............'90DB 2-279 | LT123 ..............'90DB 4-149 |
| LM10 ...............'90DB 2-281 | LT137 ..............'90DB 4-157 |
| LM101 .............'90DB 2-297 | LT138 ..............'90DB 4-169 |
| LM107 .............'90DB 2-297 | LT150 ..............'90DB 4-177 |
| LM108 .............'90DB 2-303 | LTC201 ............'90DB 13-3 |
| LM111 .............'90DB 6-85 | LTC201A .................. 11-4 |
| LM117 .............'90DB 4-137 | LTC202 .................... 11-4 |
| LM117HV .........'90DB 4-145 | LTC203 .................... 11-4 |
| LM118 .............'90DB 2-311 | LTC221 . .................11-15 |
| LM119 .............'90DB 6-93 | LTC222 ..................11-15 |
| LM123 .............'90DB 4-149 | LT311 ..............'90DB 6-85 |
| LM129 .............'90DB 3-83 | LT317 ..............'90DB 4-137 |
| LM134 .............'90DB 3-87 | LT318 ..............'90DB 2-311 |
| LM136 .............'90DB 3-101 | LT319 ..............'90DB 6-93 |
| LM136-2.5 .......''90DB 3-101 | LT323 ..............'90DB 4-149 |
| LM137 .............'90DB 4-157 | LT337 ..............'90DB 4-157 |
| LM137HV .........'90DB 4-165 | LT338 ..............'90DB 4-169 |
| LM138 .............'90DB 4-169 | LT350 ..............'90DB 4-177 |
| LM150 .............'90DB 4-177 | LTC485 .................... 5-6 |
| LM185-1.2 .......''90DB 3-105 | LTC486 .................... 5-16 |
| LM185-2.5 .......'90DB 3-109 | LTC487 . . . . . . . . . . . . . . 5-24 |
| LM199 .............'90DB 3-115 | LTC488 .................... 13-3 |
| LM301 .............'90DB 2-297 | LTC489 .................. 13-12 |
| LM307 .............'90DB 2-297 | LTC490 .................... 5-32 |
| LM308 .............'90DB 2-303 | LTC491 ................... 5-40 |
| LM311 .............'90DB 6-85 | LT580 ..............'90DB 3-121 |
| LM317 .............'90DB 4-137 | LT581 ..............'90DB 3-121 |
| LM317HV .........'90DB 4-145 | LT685 ..............'90DB 6-5 |
| LM318 .............'90DB 2-311 | LTC690 .................... 9-4 |
| LM318S8 ..........'90DB 2-319 | LTC691 ..................... 9-4 |
| LM319 .............'90DB 6-93 | LTC694 ..................... 9-4 |
| LM323 .............'90DB 4-149 | LTC695 ..................... 9-4 |
| LM329 .............'90DB 3-83 | LTC699 ....................9-18 |
| LM336 .............'90DB 3-101 | LT1001 ............'90DB 2-11 |
| LM336-2.5 ........'90DB 3-101 | LT1001CS8 .......'90DB 2-23 |
| LM337 .............'90DB 4-157 | LT1002 ............' '90DB 2-25 |
| LM337HV ........'90DB 4-165 | LT1003 ............'900B 4-9 |
| LM338 .............'90DB 4-169 | LT1004 ............'90DB 3-17 |
| LM350 .............'90DB 4-177 | LT1004CS8-1.2 '90DB 3-25 |


| LT1004CS8-2.5 '90DB | 3-25 | LT1034-2.5 .......'90DB | 3-77 |
| :---: | :---: | :---: | :---: |
| LT1005 ............'90DB | 4-17 | LT1035 ............'900D | 4-57 |
| LT1006 ............'90DB | 2-41 | LT1036 ............'90DB | 4-69 |
| LT1006S8 .........'90DB | 2-53 | LT1037 ............'90DB | 2-57 |
| LT1007 ............'90DB | 2-57 | LT1037CS .........'90DB | 2-69 |
| LT1007CS .........'90DB | 2-69 | LT1037CS8 | 2-16 |
| LT1007CS8 | 2-16 | LT1038 ............ '90DB | 4-77 |
| LT1008 ............'90DB | 2-73 | LT1039 ............'90DB | 0-19 |
| LT1009 ............'90DB | 3-27 | LTC1040 ...........'90DB | 6-57 |
| LT1009S8 .........'90DB | 3-31 | LTC1041 ...........'90DB | 6-69 |
| LT1010 ............ '90DB | 2-85 | LTC1042 .......... '90DB | 6-77 |
| LT1011 ............ '90DB | 6-9 | LTC1043 .......... '90DB | 1-15 |
| LT1012 ............'90DB | 2-105 | LTC1043CS ......'90DB | 11-31 |
| LT1012S8 .........'90DB | 2-117 | LTC1044 ..........'90DB | 5-9 |
| LT10 | 2-19 | LTC1044CS8.....'900B | 5-21 |
| LT1014 | .2-19 | LTC1045 .......... '90DB | 10-27 |
| LT1015 | .10-4 | LTC1046 | 4-16 |
| LT1016 ............ '90DB | 6-25 | LTC1047 | 2-292 |
| LT1016CS8 .......'90DB | 6-41 | LTC1049 | 2-299 |
| LT1017 ............'90DB | 6-45 | LTC1050 .......... '90DB | 2-181 |
| LT1017CS ........' '90DB | 6-53 | LTC1051.. | 2-306 |
| LT1017CS8 | 10-6 | LTC1052 ...........'90DB | 2-197 |
| LT1018 ............'90DB | 6-45 | LTC1052CS .....'90DB | 2-217 |
| LT1018CS .........'90DB | 6-53 | LTC1053. | 2-306 |
| LT1018CS8 | 10-6 | LT1054 ............'90DB | 5-23 |
| LT1019 ............'90DB | 3-33 | LT1054CS .........'90DB | 5-35 |
| LT1020 ............'90DB | 4-29 | LT1054IS .........'90DB | 5-35 |
| LT1020CS .........'90DB | 4-45 | LT1055 ............'90DB | 2-219 |
| LT1021 ............'90DB | 3-41 | LT1055S8 .........'90DB | 2-231 |
| LT1021DCS8 ....'90DB | 3-57 | LT1056 ............'90DB | 2-219 |
| LT1022 ............'90DB | 2-145 | LT1056S8 .........'90DB | 2-231 |
| LT1024 ............ '90DB | 2-153 | LT1057 .............'90DB | 2-235 |
| LT1025 ............'90DB | 11-7 | LT1057IS | 2-41 |
| LT1026 ............'90DB | 5-3 | LT1057IS8 | 2-44 |
| LT1027 | 7-6 | LT1057S | 2-41 |
| LT1028 ............'90DB | 2-161 | LT1057S8 | 2-44 |
| LT1028CS .........'90DB | 2-177 | LT1058 ............'90DB | 2-235 |
| LT1028CS8 | 2-38 | LT1058IS | 2-41 |
| LT1029 ............'90DB | 3-61 | LT1058S | 2-41 |
| LT1030 ............'90DB | 10-5 | LTC1059 .......... '90DB | 7-3 |
| LT1030CS .........'90DB | 10-9 | LTC1059CS ......'90DB | 7-11 |
| LT1031 ............'90DB | 3-65 | LTC1060 ..........'90DB | 7-15 |
| LT1032 ............'90DB | 10-11 | LTC1060CS ......'90DB | 7-35 |
| LT1033 ............'90DB | 4-49 | LTC1061 ..........'90DB | 7-39 |
| LT1034 ............'90DB | 3-77 | LTC1061CS ......'90DB | 7-55 |
| LT1034CS8-1.2 '90DB | 3-81 | LTC1062 .......... '90DB | 7-59 |
| LT1034CS8-2.5 '90DB | 3-31 | LTC1062CS ......'90DB | 7-71 |
| LT1034-1.2 .......'90DB | 3-77 | LTC1063. | 13-21 |

Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook). Quick Reference Index continued on inside back cover.

## COnTInUING PRODUCT EXCELLENCE

The founding theme of Linear Technology Corporation was to create a company capable of leading and directing linear circuit technology and design concepts of the future, and thus become the market's linear specialist. The Company believes that the total IC business has become so diverse and so complex that a single company will have great difficulty assembling the engineering talent necessary to lead in all areas of device technology.
Today, the customer base benefits by accessing the best product available in each functional area of the IC market from those vendors who are atthe leading edge of performance and technology as a result of their "focused" strategy approach. The customer now has the choice of acquiring the best linear, the best microprocessor, the best memory products, etc., by choosing the best vendor in each area. In order to achieve the goal of becoming the market's first choice in the linear area. LTC has assembled the leading design, test, product, assembly, quality and process engineering talent in the industry, operating in what we feel is the most modern linear integrated circuit facility in production today.

This 1992 Databook Supplement contains new products introduced since the production of LTC's 1990 Databook. The offering of LTC products has continued to expand such that there are now over 325 basic product die types in the Company's product porffolio. These die types are the basis for over 2500 different devices available to order from the Company.

This was accomplished by fulfilling our commitment to advancing the state of the art in high performance analog functions. To do this, LTC developed the latest in bipolar, LTCMOS, micropower, high voltage, high speed and complementary process technologies. These products are 100\% fabricated in LTC's state of theart waferfabfacilities which include a new area doubling LTC's capacity. Many of our products are now recognized as industry standard products setting new levels in the high performance analog market for parametric performance as well as in functional and value added engineering in our customers' applications. Simultaneously, LTC has focused on providing these new products with uncompromised quality, reliability and service.
Linear Technology Corporation remains committed to servicing the requirements of the Military/Aerospace Marketplace. Our MIL-STD-883 and SMD (Standard Military Drawings) products are tested to the latest revision requirements of MIL-STD-883. The Company also services JAN approved devices for both B and S level requirements as well as " $S$ " level source control drawings. Both commercial and military outgoing quality levels are sampled over temperature with full lot traceability back to the original wafer from which the device was derived. A new addition to LTC's Mil/Aerospace product line is a line of radiation hardened devices. These products have individual data sheets which have guaranteed parametric performance limits for several different radiation levels.
Our commitment to designing and developing the next generation of high performance analog technology remains unchanged. Our goals of offering the best in quality, reliability and service to our customers are renewed to achieve even higher levels of performance and to remain focused on providing the highest performance yet lowest overall "cost to use" linear products.
LTC's successes are indicators of an acceptance of Linear Technology in the marketplace over these last ten years, for which we extend our sincere thanks and appreciation to our customers. It also sets new goals and expectations for our company to maintain the technical and business focus to meet your future needs. We are prepared to meet these challenges and remain... exclusively committed to linear.

Footnote: The original 1990 Databook has been reprinted unchanged in format or content. Since its creation some of the products in the 1990 Databook have had some changes made to the data sheets due to additional package types such as surface mount, extended temperature ranges and parametric changes. Where possible we have cross referenced from the 1992 Supplement to the 1990 Databook to indicate these changes.

## Linear Technology Corporation

## Linear Databook Supplement 1992

## LIFE SUPPORT POLICY

LINEAR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF LINEAR TECHNOLOGY CORPORATION. As used herein:
a. Life support devices or systems are devices or systems which (1) are intended for surgical implant into the body, or (2) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user.
b. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Information furnished herein by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits, as described herein, will not infringe on existing patent rights.

## 1992 <br> Linear <br> Databook <br> Supplement

## GEnERAL Information

AMPLIFIERS
instrumentation amplifiers
POWER PRODUCTS

## interface

DATA CONVERSION
VOLTAGE REFERENCES
mOnOLITHIC FILTERS
mICROPROCESSOR SUPERVISORY CIRCUITS
COMPARATORS
SPECIAL fUnCTION
military products
new products
PACKAGE DImensions
APPENDICES

NOTES

## TABLE OF CONTENTS

SECTION 1-GENERAL INFORMATION
INDEX ..... 1-2
GENERAL ORDERING INFORMATION ..... 1-3
ALTERNATE SOURCE CROSS REFERENCE GUIDE ..... 1-4
SECTION 2-AMPLIFIERS
INDEX ..... 2-2
SELECTION GUIDES ..... 2-3
PROPRIETARY PRODUCTS PRECISION OPERATIONAL AMPLIFIERS ..... 2-15
LT1001, Precision Op Amp ..... '90DB ..... 2-11
LT1001CS8, Precision Op Amp ..... '90DB ..... 2-23
LT1002, Dual, Matched Precision Op Amp ..... 90DB ..... 2-25
LT1006, Precision, Single Supply Op Amp ..... '90DB ..... 2-41
LT1006S8, Precision, Single Supply Op Amp ..... '90DB ..... 2-53
LT1007, Low Noise, High Speed Precision Op Amp ..... 2-57
LT1007CS/LT1037CS, Low Noise, High Speed Precision Op Amps ..... '90DB ..... 2-69
LT1007CS8/LT1037CS8, Low Noise, High Speed Precision Operational Amplifiers ..... 2-16
LT1008, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp ..... '90DB ..... 2-73
LT1010, Fast $\pm 150 \mathrm{~mA}$ Power Buffer '90DB ..... 2-85
LT1012, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp ..... '90DB 2-105
LT1012S8, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp ..... '90DB 2-117
LT1013/LT1014, Dual/Quad Precision Operational Amplifiers ..... 2-19
LT1022, High Speed, Precision JFET Input Op Amp ..... 90DB 2-145
LT1024, Dual, Matched Picoampere, Microvolt Input, Low Noise Op Amp ..... 90DB 2-153
LT1028, Ultra-Low Noise Precision High Speed Op Amp ..... '90DB 2-161
LT1028CS, Ultra-Low Noise Precision High Speed Op Amp ..... '90DB 2-177
LT1028CS8, Ultra-Low Noise Precision High Speed Operational Amplifier ..... 2-38
LT1037, Low Noise, High Speed Precision Op Amp ..... '90DB 2-57
LT1055, Precision, High Speed, JFET Input Op Amp ..... '90DB 2-219
LT1056, Precision, High Speed, JFET Input Op Amp ..... '90DB 2-219
LT1055S8/LT1056S8, Precision, High Speed, JFET Input Op Amps ..... 90DB 2-231
LT1057, Dual JFET Input Precision, High Speed Op Amp ..... '90DB 2-235
LT1057S/LT1057IS, LT1058S/LT1058IS, Dual/Quad JFET Input Precision High Speed Op Amps ..... 2-41
LT1057S8/LT1057IS8, Dual JFET Input Precision High Speed Op Amps ..... 2-44
LT1058, Quad JFET Input Precision, High Speed Op Amp ..... 90DB 2-235
LT1077, Micropower, Single Supply, Precision Operational Amplifier ..... 2-45
LT1078/LT1079, Micropower, Dual/Quad, Single Supply, Precision Operational Amplifiers ..... 2-56
LT1097, Low Cost, Low Power Precision Operational Amplifier ..... 2-74
LT1112/LT1114, Dual/Quad Low Power Precision, Picoamp Input Operational Amplifiers ..... 13-43
LT1115, Ultra-Low Noise, Low Distortion, Audio Operational Amplifier ..... 2-82
LT1124/LT1125, Dual/Quad Low Noise, High Speed Precision Operational Amplifiers ..... 2-94
LT1126/LT1127, Dual/Quad Decompensated Low Noise, High Speed Precision Operational Amplifiers ..... 2-105
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier ..... 13-50
LT1178/LT1179, 17 $\mu$ A Max, Dual/Quad, Single Supply, Precision Operational Amplifiers ..... 2-112

[^0]
## TABLE OF CONTENTS

PRECISION OPERATIONAL AMPLIFIERS, ENHANCED AND SECOND SOURCE
LF155/LF355, JFET Input Op Amp, Low Supply Current ..... '90DB ..... 2-271
LF155A/LF355A, JFET Input Op Amp, Low Supply Current ..... '90DB ..... 2-271
LF156/LF356, JFET Input Op Amp, High Speed ..... '90DB 2-271
LF156A/LF356A, JFET Input Op Amp, High Speed ..... '90DB 2-271
LF412A, Dual Precision JFET Input Op Amp ..... '90DB ..... 2-275
LH2108A, Dual LM108 Op Amp ..... '90DB ..... 2-279
LM10/B(L)/C(L), Low Power Op Amp and Reference ..... '90DB ..... 2-281
LM101A/LM301A, Uncompensated General Purpose Op Amp ..... '90DB ..... 2-297
LM107/LM307, Compensated General Purpose Op Amp ..... '90DB 2-297
LM108/LM308, Super Gain Op Amp ..... '90DB 2-303
LM108A/LM308A, Super Gain Op Amp ..... '90DB 2-303
LM118/LM318, High Slew Rate Op Amp ..... '90DB ..... 2-311
LM318S8, High Speed Op Amp ..... '90DB ..... 2-319
LT118A/LT318A, Improved LM118 Op Amp ..... '90DB 2-311
OP-05, Internally Compensated Op Amp ..... '90DB ..... 2-321
OP-07, Precision Op Amp ..... '90DB 2-329
OP-07CS8, Precision Op Amp ..... '90DB 2-337
OP-15, Precision, High Speed JFET Input Op Amp ..... '90DB 2-341
OP-16, Precision, High Speed JFET Input Op Amp ..... '90DB ..... 2-341
OP-27, Low Noise, Precision Op Amp ..... '90DB ..... 2-345
OP-37, Low Noise, High Speed Op Amp ..... '90DB 2-345
OP-215, Dual Precision JFET Input Op Amp ..... '90DB 2-275
OP-227, Dual Matched, Low Noise Op Amp ..... '90DB 2-357
OP-237, Dual High Speed, Low Noise Op Amp ..... '90DB 2-357
OP-270/0P-470, Dual/Quad Low Noise, Precision Operational Amplifiers ..... 2-120
HIGH SPEED AMPLIFIERS ..... 2-125
LT1190, Ultra High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-126
LT1191, Ultra High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-137
LT1192, Ultra High Speed Operational Amplifier (Av $\geq 5$ ) ..... 2-148
LT1193, Video Difference Amplifier, Adjustable Gain ..... 2-159
LT1194, Video Difference Amplifier, Gain of 10 ..... 2-171
LT1200, Low Power High Speed Operational Amplifier ..... 2-182
LT1217, Low Power High Speed Current Feedback Amplifier ..... 2-190
LT1220, Very High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-198
LT1221, Very High Speed Operational Amplifier (Av $\geq$ 4) ..... 2-210
LT1222, Low Noise, Very High Speed Operational Amplifier (Av $\geq$ 10) ..... 2-218
LT1223, 100MHz Current Feedback Amplifier ..... 2-226
LT1224, Very High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-237
LT1225, Very High Speed Operational Amplifier (Av $\geq$ 5) ..... 2-245
LT1226, Low Noise Very High Speed Operational Amplifier (Av $\geq$ 25) ..... 2-253
LT1227, 140MHz Video Current Feedback Amplifier ..... 13-65
LT1228, 100MHz Current Feedback Amplifier with DC Gain Control ..... 2-261
LT1229/LT1230, Dual and Quad 100MHz Current Feedback Amplifiers ..... 2-280
ZERO DRIFT OPERATIONAL AMPLIFIERS ..... 2-291
LTC1047, Dual Micropower Zero Drift Operational Amplifier with Internal Capacitors ..... 2-292
LTC1049, Low Power Zero Drift Operational Amplifier with Internal Capacitors ..... 2-299
LTC1050, Precision Zero Drift Op Amp with Internal Capacitors ..... 90DB 2-181
LTC1051/LTC1053, Dual/Quad Precision Zero Drift Operational Amplifiers with Internal Capacitors ..... 2-306
LTC1052, Zero Drift Op Amp ..... '90DB 2-197
LTC1052CS, Zero Drift Op Amp ..... '90DB 2-217
LTC1150, $\pm 15 \mathrm{~V}$ Zero Drift Operational Amplifier with Internal Capacitors ..... 2-321
LTC1151, Dual $\pm 15 \mathrm{~V}$ Zero Drift Operational Amplifier with Internal Capacitors ..... 13-56
LTC1250, Very Low Noise Zero Drift Bridge Amplifier ..... 13-80
ZERO DRIFT OPERATIONAL AMPLIFIERS, ENHANCED AND SECOND SOURCE
LTC7652, Chopper Stabilized Op Amp ..... '90DB 2-197
SECTION 3-INSTRUMENTATION AMPLIFIERS
INDEX ..... 3-2
SELECTION GUIDE ..... 3-3
PROPRIETARY PRODUCTS
LTC1043, Dual Instrumentation Switched Capacitor Building Block ..... '90DB 11-15
LTC1100, Precision, Zero Drift Instrumentation Amplifier ..... 3-4
LT1101, Precision, Micropower, Single Supply Instrumentation Amplifier (Fixed Gain = 10 or 100) ..... 3-11
LT1102, High Speed, Precision, JFET Input Instrumentation Amplifier (Fixed Gain = 10 or 100) ..... 3-23
LT1193, Video Difference Amplifier, Adjustable Gain ..... 2-159
LT1194, Video Difference Amplifier, Gain of 10 ..... 2-171
SECTION 4-POWER PRODUCTS
INDEX ..... 4-2
SELECTION GUIDES ..... 4-3
PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS ..... 4-15
LT1026, Voltage Converter ..... '90DB ..... 5-3
LTC1044/7660, Switched Capacitor Voltage Converter '90DB ..... 5-9
LTC1044CS8, Switched Capacitor Voltage Converter ..... '90DB ..... 5-21
LTC1046, 50mA Switched Capacitor Voltage Converter ..... 4-16
LT1054, Switched Capacitor Voltage Converter with Regulator ..... '90DB 5-23
LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator ..... '90DB 5-35
HIGH SIDE SWITCHES ..... 4-25
LT1089, High Side Switch ..... '90DB 11-45
LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump ..... 4-26
LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump ..... 4-41
LT1188, 1.5A High Side Switch ..... 4-48
LINEAR REGULATORS ..... 4-55
LT1003, 5 Volt, 5 Amp Voltage Regulator ..... 90DB ..... 4-9
LT1005, Logic Controlled Regulator ..... 90DB ..... 4-17
LT1020, Micropower Regulator and Comparator. '90DB ..... 4-29
LT1020CS, Micropower Regulator and Comparator '90DB ..... 4-45

[^1]
## TABLE OF CONTENTS

LT1033, 3A Negative Adjustable Regulator ..... '90DB ..... 4-49
LT1035, Logic Controlled Regulator ..... '90DBLT1036, Logic Controlled Regulator'90DB
LT1038, 10 Amp Positive Adjustable Voltage Regulator ..... '90DB ..... 4-77
LT1083, 7.5A Low Dropout Positive Adjustable Regulator ..... '90DB ..... 4-89
LT1083-5, 7.5A Low Dropout Positive Fixed 5V Regulator ..... '90DB ..... 4-1014-57
LT1083-12, 7.5A Low Dropout Positive Fixed 12V Regulator ..... '90DB ..... 4-1014-69
LT1084, 5A Low Dropout Positive Adjustable Regulator ..... '90DB
LT1084-5, 5A Low Dropout Positive Fixed 5V Regulator ..... '90DB
LT1084-12, 5A Low Dropout Positive Fixed 12V Regulator ..... '90DB
LT1085, 3A Low Dropout Positive Adjustable Regulator ..... '90DB
LT1085-5, 3A Low Dropout Positive Fixed 5V Regulator '90DB ..... 4-101
LT1085-12, 3A Low Dropout Positive Fixed 12V Regulator ..... '90DB ..... 4-101
LT1086, 1.5A Low Dropout Positive Adjustable Regulator ..... '90DB ..... 4-113
LT1086-5, 1.5A Low Dropout Positive Fixed 5V Regulator ..... '90DB 4-113
LT1086-12, 1.5A Low Dropout Positive Fixed 12V Regulator ..... '90DB ..... 4-113
LT1087, Adjustable Low Dropout Regulator with Kelvin-Sense Inputs ..... 4-56
LT1117, 800mA Low Dropout Positive Regulators; Adjustable and Fixed 2.85V, 5V ..... 4-63
LT1120, Micropower Regulator with Comparator and Shutdown ..... '90DB 4-125
LT1121-5, Micropower Low Dropout Regulator ..... 13-46
LT1123, 5V Low Dropout Regulator Driver ..... 4-75
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination ..... 13-48
LT1185, Low Dropout Regulator with Adjustable Current Limit ..... 4-86
LINEAR REGULATORS, ENHANCED AND SECOND SOURCE
LM117/LM317, Positive Adjustable Regulator ..... '90DB ..... 4-137
LT117A/LT317A, Improved LM117. '90DB ..... 4-137
LM117HV/ LM317HV, High Voltage Positive Adjustable Regulator '90DB ..... 4-145
LT117AHV/LT317AHV, Improved LM117HV. ..... '90DB 4-145
LM123/LM323, 5 Volt, 3 Amp Regulator ..... '90DB 4-149
LT123A/LT323A, Improved LM123 ..... '90DB 4-149
LM137/LM337, Negative Adjustable Regulator ..... '90DB ..... 4-157
LT137A,/LT337A, Improved LM137. ..... '90DB 4-157
LM137HV/LM337HV, High Voltage Negative Adjustable Regulator ..... '90DB 4-165
LT137AHV/LT337AHV, Improved LM137HV. ..... '90DB 4-165
LM138/LM338, 5 Amp Positive Adjustable Regulator ..... '90DB 4-169
LT138A/LT338A, Improved LM138 ..... '90DB 4-169
LM150/LM350, 3 Amp Positive Adjustable Regulator ..... '90DB 4-177
LT150A/LT350A, Improved LM150 ..... '90DB 4-177
POWER AND MOTOR CONTROL ..... 4-101
LT1158, Half Bridge N-Channel Power MOSFET Driver ..... 4-102
LT1241-45, High Speed Current Mode Pulse Width Modulators ..... 4-122
LT1246, 1MHz Off-Line Current Mode PWM ..... 4-134
LT1432, 5V High Efficiency Step-Down Switching Regulator Controller ..... 4-145
POWER AND MOTOR CONTROL, ENHANCED AND SECOND SOURCE
SG1524/SG3524, Regulating Pulse Width Modulators ..... '90DB ..... 5-85
SG3524S, Regulating Pulse Width Modulator '90DB ..... 5-93

[^2]LT1524/LT3524, Regulating Pulse Width Modulators ..... '90DB ..... 5-85
SG1525A/SG3525A, Regulating Pulse Width Modulators ..... '90DB ..... 5-97
LT1525ALLT3525A, Regulating Pulse Width Modulators '90DB ..... 5-97
LT1526/LT3526, Regulating Pulse Width Modulators ..... '90DB ..... 5-105
SG1527A/SG3527A, Regulating Pulse Width Modulators ..... 90DB 5-97
LT1527A/LT3527A, Regulating Pulse Width Modulators ..... '90DB ..... 5-97
LT1846/LT1847, Current Mode PWM Controller ..... 90DB ..... 5-113
LT3846/LT3847, Current Mode PWM Controller ..... '90DB 5-113
SWITCHING REGULATORS ..... 4-173
LT1070, 5A High Efficiency Switching Regulator ..... 90DB 5-37
LT1071, 2.5A High Efficiency Switching Regulator ..... '90DB 5-37
LT1072, 1.25A High Efficiency Switching Regulator ..... '90DB 5-49
LT1073, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V ..... 4-174
LT1074/LT1076, Step-Down Switching Regulator ..... 4-193
LT1076-5, 5V Step-Down Switching Regulator ..... 4-208
LT1082, 1A High Voltage High Efficiency Switching Regulator ..... 13-29
LT1103/LT1105, Off-Line Switching Regulator ..... 4-211
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V ..... 13-37
LT1109, Flash Memory Vpp Generator/Low Cost DC-to-DC Converter ..... 4-238
LT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V . ..... 13-41
LT1110, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V, High Frequency ..... 4-245
LT1111, Micropower DC-to-DC Converter Adjustable and Fixed 5V, 12V, High Frequency ..... 4-260
LT1129-2.85, LT1129-3.3, LT1129-5, 500mA Low Iq Low Dropout Regulator ..... 13-51
LT1170, 5A High Efficiency 100kHz Switching Regulator ..... '90DB 5-61
LT1171, 2.5A High Efficiency 100 kHz Switching Regulator ..... 90DB 5-61
LT1172, 1.25A High Efficiency 100kHz Switching Regulator ..... '90DB 5-73
LT1173, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V ..... 4-275
LT1270/LT1270A, 8A and 10A High Efficiency Switching Regulators ..... 4-290
LT1271, 4A High Efficiency Switching Regulator ..... 13-88
SECTION 5-INTERFACE
INDEX ..... 5-2
SELECTION GUIDES ..... 5-3
PROPRIETARY PRODUCTS
LTC485, Low Power RS485 Interface Transceiver ..... 5-6
LTC486, Quad Low Power RS485 Driver ..... 5-16
LTC487, Quad Low Power RS485 Driver ..... 5-24
LTC488, Quad RS485 Line Receiver ..... 13-3
LTC489, Quad RS485 Line Receiver ..... 13-12
LTC490, Low Power RS485 Interface Transceiver ..... 5-32
LTC491, Low Power RS485 Interface Transceiver ..... 5-40
LT1030, Quad Low Power Line Driver ..... '90DB ..... 10-5
LT1030CS, Quad Low Power Line Driver ..... '90DB ..... 10-9
LT1032, Quad Low Power Line Driver ..... '90DB 10-11
LT1039, RS232 Driver/Receiver with Shutdown ..... '90DB 10-19

[^3]
## TABLE OF CONTENTS

LTC1045, Programmable Micropower Hex Translator/Receiver/Driver. '90DB ..... 10-27
LT1080, Advanced Low Power 5 V RS232 Dual Driver/Receiver ..... '90DB 10-43
LT1081, Advanced Low Power 5 V RS232 Dual Driver/Receiver ..... '90DB 10-43
LT1080CS/LT1081CS, 5V Powered RS232 Driver/Receiver with Shutdown ..... '90DB ..... 10-51
LT1130, 5-Driver/5-Receiver RS232 Transceiver ..... '90DB 10-55
LT1131, 5-Driver/4-Receiver RS232 Transceiver with Shutdown ..... '90DB 10-55
LT1132, 5-Driver/3-Receiver RS232 Transceiver ..... '90DB 10-55
LT1133, 3-Driver/5-Receiver RS232 Transceiver ..... '90DB ..... 10-55
LT1134, 4-Driver/4-Receiver RS232 Transceiver ..... '90DB 10-55
LT1135, 5-Driver/3-Receiver RS232 Transceiver without Charge Pump ..... '90DB 10-55
LT1136, 4-Driver/5-Receiver RS232 Transceiver with Shutdown ..... '90DB 10-55
LT1137, 3-Driver/5-Receiver RS232 Transceiver with Shutdown ..... '90DB 10-55
LT1137A, Advanced Low Power 5V RS232 Transceiver with Small Capacitors ..... 13-52
LT1138, 5-Driver/3-Receiver RS232 Transceiver with Shutdown ..... '90DB 10-55
LT1139, 4-Driver/4-Receiver RS232 Transceiver with Shutdown ..... '90DB ..... $10-55$
LT1140, 5-Driver/3-Receiver RS232 Transceiver without Charge Pump ..... '90DB 10-55
LT1141, 3-Driver/5-Receiver RS232 Transceiver without Charge Pump ..... '90DB 10-55
LT1180, Advanced Low Power 5V RS232 Dual Driver/Receiver with Small Capacitors ..... '90DB 10-67
LT1181, Advanced Low Power 5V RS232 Dual Driver/Receiver with Small Capacitors ..... '90DB 10-67
LT1237, 5V RS232 Transceiver with Advanced Power Management and One Receiver Active in SHUTDOWN ..... 13-76
LT1280, Advanced Low Power 5V RS232 Dual Driver/Receiver ..... '90DB 10-75
LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver ..... '90DB 10-75
LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN ..... 13-99
LTC1485, High Speed RS485 Interface Transceiver. ..... 13-103
SECTION 6-DATA CONVERSION
INDEX ..... 6-2
SELECTION GUIDES ..... 6-3
PROPRIETARY PRODUCTS
LTC1090, Single Chip 10-Bit Data Acquisition System ..... '90DB ..... 9-5
LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System ..... '90DB ..... 9-29
LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System ..... '90DB ..... 9-29
LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System ..... '90DB ..... 9-29
LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System ..... '90DB ..... 9-29
LTC1095, Complete 10-Bit Data Acquisition System with On Board Reference ..... '90DB 9-57
LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters ..... 13-33
LTC1099, High Speed 8-Bit A/D Converter with Built-In Sample-and-Hold ..... '90DB 9-81
LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters ..... 13-64
LTC1272, 12-Bit, 3 $\mu \mathrm{s}$, 250kHz Sampling A/D Converter ..... 6-6
LTC1287, 3V Single Chip 12-Bit Data Acquisition System ..... 6-25
LTC1289, 3V Single Chip 12-Bit Data Acquisition System ..... 6-40
LTC1290, Single Chip 12-Bit Data Acquisition System ..... 6-67
LTC1291, Single Chip 12-Bit Data Acquisition System ..... 13-92
LTC1292, Single Chip 12-Bit Data Acquisition System ..... 6-94
LTC1293/LTC1294/LTC1296, Single Chip 12-Bit Data Acquisition System ..... 6-113

[^4]
## TABLE OF CONTENTS

SECOND SOURCE PRODUCTS
LF198A/LF398A, Precision Sample and Hold Amplifier ..... '90DB ..... 9-97
LF198/LF398, Precision Sample and Hold Amplifier '90DB ..... 9-97
LF398S8, Precision Sample and Hold Amplifier '90DB ..... 9-113
SECTION 7-VOLTAGE REFERENCES
INDEX ..... 7-2
SELECTION GUIDES ..... 7-3
PROPRIETARY PRODUCTS
LTZ1000, Ultra Precision Reference ..... '90DB ..... 3-9
LTZ1000A, Ultra Precision Reference ..... '90DB ..... 3-9
LT1004, Micropower Voltage Reference ..... '90DB ..... 3-17
LT1004CS8-1.2/LT1004CS8-2.5, Micropower Voltage References ..... 3-25
LT1009 Series, 2.5 Volt Reference. ..... 3-27
LT1009S8, 2.5 Volt Reference ..... '90DB ..... 3-31
LT1019, 2.5V, 4.5V, 5.0V, 10.0V, Precision References '90DB ..... 3-33
LT1021, 5.0V, 7.0V, 10.0V, Precision References ..... '90DB ..... 3-41
LT1021DCS8, 5.0V, 7.0V, 10.0V, Precision References '90DB ..... 3-57
LT1027, Precision 5V Reference ..... 7-6
LT1029, 5V Bandgap Reference ..... 3-61
LT1031, Precision 10V Reference ..... 3-65
LT1034-1.2/LT1034-2.5, Micropower Dual Reference ..... 3-77
LT1034CS8-1.2/LT1034CS8-2.5, Micropower Dual Reference ..... 3-81
LT1431, Programmable Reference ..... 7-13
SECOND SOURCE PRODUCTS
LH0070, Precision 10V Reference '90DB ..... 3-65
LM129/LM329, 6.9V Precision Voltage Reference ..... '90DB ..... 3-83
LM134 Series, Constant Current Source and Temperature Sensor ..... '90DB ..... 3-87
LM334S8, Constant Current Source and Temperature Sensor '90DB ..... 3-99
LM136-2.5/LM336-2.5, 2.5 Volt Reference ..... '90DB 3-101
LM185-1.2/LM385-1.2, Micropower Voltage Reference ..... '90DB 3-105
LM185-2.5/LM385-2.5, Micropower Voltage Reference '90DB ..... 3-109
LM385S8-1.2/LM385S8-2.5, Micropower Voltage Reference ..... '90DB ..... 3-113
LM199/LM399/LM199A/LM399A, Precision Reference ..... '90DB ..... 3-115
LT580, Precision Reference ..... '90DB ..... 3-121
LT581, Precision Reference '90DB ..... 3-121
REF-01/REF-02, Precision Voltage References '90DB ..... 3-125
SECTION 8-MONOLITHIC FILTERS
INDEX ..... 8-2
SELECTION GUIDES ..... 8-3
PROPRIETARY PRODUCTS
LTC1059, High Peformance Switched Capacitor Universal Filter ..... '90DB ..... 7-3
LTC1059CS, High Performance Switched Capacitor Universal Filter ..... '90DB ..... 7-11
LTC1060, Universal Dual Filter Building Block '90DB ..... 7-15Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook).

## TABLE OF CONTENTS

LTC1060CS, Universal Dual Filter Building Block ..... '90DB ..... 7-35
LTC1061, High Performance Triple Universal Filter Building Block ..... '90DB ..... 7-39
LTC1061CS, High Performance Triple Universal Filter Building Block ..... '90DB ..... 7-55
LTC1062, 5th Order Lowpass Filter ..... '90DB ..... 7-59
LTC1062CS, 5th Order Lowpass Filter ..... '90DB ..... 7-71
LTC1063, Low Offset, Clock Tunable 5th Order Butterworth Lowpass Filter ..... 13-21
LTC1064, Low Noise, Fast, Quad Universal Filter Building Block ..... '90DB 7-73
LTC1064-1, Low Noise, 8th Order, Clock Sweepable Elliptic Lowpass Filter '90DB ..... 7-89
LTC1064-2, Low Noise, High Frequency, 8th Order Butterworth Lowpass Filter ..... 8-5
LTC1064-3, Low Noise, High Frequency, 8th Order Linear Phase Lowpass Filter ..... 8-13
LTC1064-4, Low Noise, 8th Order, Clock Sweepable Cauer Lowpass Filter ..... 8-21
LTC1064-7/LTC1164-7/LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Fliters ..... 13-25
LTC1164, Low Power, Low Noise, Quad Universal Filter Building Block ..... 8-29
LTC1164-5, Low Power, Clock Tunable 8th Order Butterworth Lowpass Filter ..... 13-58
LTC1164-6, Low Power, Clock Tunable 8th Order Elliptic Lowpass Filter ..... 13-62
LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter ..... 13-84
SECTION 9—MICROPROCESSOR SUPERVISORY CIRCUITS
INDEX ..... 9-2
SELECTION GUIDE ..... 9-3
PROPRIETARY PRODUCTS
LTC690/LTC691/LTC694/LTC695, Microprocessor Supervisory Circuits ..... 9-4
LTC699, Microprocessor Supervisory Circuit ..... 9-18
LTC1232, Microprocessor Supervisory Circuit ..... 9-22
LTC1235, Microprocessor Supervisory Circuit with Conditional Battery Backup ..... 9-29
SECTION 10-COMPARATORS
INDEX ..... 10-2
SELECTION GUIDES ..... 10-3
PROPRIETARY PRODUCTS
LT1011, Voltage Comparator ..... '90DB 6-9
LT1015, High Speed Dual Line Receiver ..... 10-4
LT1016, Ultra Fast Precision Comparator ..... '90DB 6-25
LT1016CS8, Ultra Fast Precision Comparator ..... '90DB ..... 6-41
LT1017, Micropower Dual Comparator ..... '90DB ..... 6-45
LT1018, Micropower Dual Comparator ..... '90DB 6-45
LT1017CS/LT1018CS, Micropower Dual Comparator ..... '90DB 6-53
LT1017CS8/LT1018CS8, Micropower Dual Comparator ..... 10-6
LTC1040, Dual Micropower Comparator ..... '90DB ..... 6-57
LTC1041, BANG-BANG Controller. ..... '90DB ..... 6-69
LTC1042, Window Comparator ..... '90DB
LT1116, 12ns, Single Supply Ground-Sensing Comparator ..... 10-7
ENHANCED AND SECOND SOURCE PRODUCTS
LM111/LM311, Voltage Comparator ..... '90DB 6-85
LT111A/LT311A, Improved LM111 ..... 90DB ..... 6-85

[^5]
## TABLE OF CONTENTS

LM119/LM319, Dual Comparator '90DB ..... 6-93
LT119A/LT319A, Improved LM119 ..... '90DB ..... 6-93
LT685, High Speed Comparator '90DB ..... 6-5
SECTION 11-SPECIAL FUNCTION
INDEX ..... 11-2
SELECTION GUIDE ..... 11-3
PROPRIETARY PRODUCTS
LTK001, Thermocouple Cold Junction Compensator and Matched Amplifier '90DB ..... 11-3
LTC201A/LTC202/LTC203, Micropower, Low Charge Injection, Quad CMOS Analog Switches ..... 11-4
LTC221/LTC222, Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches ..... 11-15
LT1025, Micropower Thermocouple Cold Junction Compensator '90DB ..... 11-7
LTC1043, Dual Precision Instrumentation Switched Capacitor Building Block ..... '90DB 11-15
LTC1043CS, Dual Precision Instrumentation Switched Capacitor Building Block ..... '90DB 11-31
LT1088, Wideband RMS-DC Converter Building Block ..... '90DB 11-33
SECTION 12—MILITARY PRODUCTS
INDEX ..... 12-2
Military Products/Programs ..... 12-3
JAN ..... 12-3
MIL-M-38510 Class B Flow (Figure 1) ..... 12-4
MIL-M-38510 Class S Flow (Figure 2) ..... 12-5
Standard Military Drawings ..... 12-4
SMD Preparation Flowchart (Figure 3) ..... 12-6
SMDs Get a New Part Numbering System ..... 12-6
MIL-STD-883 Product ..... 12-7
883 Group A Sampling Plan (Table 1) ..... 12-7
Hi-Rel (SCDs) ..... 12-7
Radiation Hardness Program ..... 12-7
Military Market Commitment ..... 12-7
883 Certificate of Conformance ..... 12-8
MIL-STD-883 Test Methods ..... 12-9
Military Parts List ..... 12-13
SECTION 13—NEW PRODUCTS
INDEX ..... 13-2
PROPRIETARY PRODUCTS
LTC488, Quad RS485 Line Receiver ..... 13-3
LTC489, Quad RS485 Line Receiver ..... 13-12
LTC1063, Low Offset, Clock Tunable 5th Order Buttenworth Lowpass Filter ..... 13-21
LTC1064-7/LTC1164-7/LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Fliters ..... 13-25
LT1082, 1A High Voltage High Efficiency Switching Voltage Regulator ..... 13-29
LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters ..... 13-33
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V ..... 13-37
LT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V ..... 13-41
Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook)

## TABLE OF CONTENTS

LT1112/LT1114, Dual/Quad Low Power Precision, Picoamp Input Operational Amplifiers ..... 13-43
LT1121-5, Micropower Low Dropout Regulator ..... 13-46
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination ..... 13-48
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier ..... 13-50
LT1129-2.85, LT1129-3.3, LT1129-5, 500mA Low Iq Low Dropout Regulator ..... 13-51
LT1137A, Advanced Low Power 5V RS232 Transceiver with Small Capacitors ..... 13-52
LTC1151, Dual $\pm 15 \mathrm{~V}$ Zero Drift Operational Amplifier with Internal Capacitors ..... 13-56
LTC1164-5, Low Power Clock Tunable 8th Order Butterworth Lowpass Filter ..... 13-58
LTC1164-6, Low Power Clock Tunable 8th Order Elliptic Lowpass Filter ..... 13-62
LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters ..... 13-64
LT1227, 140MHz Video Current Feedback Amplifier ..... 13-65
LT1237, 5V RS232 Transceiver with Advanced Power Management and One Receiver Active in SHUTDOWN ..... 13-76
LTC1250, Very Low Noise Zero Drift Bridge Amplifier ..... 13-80
LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter ..... 13-84
LT1271, 4A High Efficiency Switching Regulator ..... 13-88
LTC1291, Single Chip 12-Bit Data Acquisition System ..... 13-92
LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN ..... 13-99
LTC1485, High Speed RS485 Interface Transceiver ..... 13-103
SECTION 14—PACKAGE DIMENSIONS
INDEX ..... 14-2
PACKAGE CROSS REFERENCE ..... 14-3
PACKAGE DIMENSIONS ..... 14-5
SECTION 15—APPENDICES
INDEX ..... 15-2
Introduction to Quality and Reliability Assurance Programs ..... 15-3
Reliability Assurance Program ..... 15-4
Quality Assurance Program. ..... 15-20
Wafer Fabrication Flowchart ..... 15-26
Assembly Flowchart ..... 15-30
Test and End of Line Flowchart ..... 15-33
R-Flow ..... 15-34
ESD Protection Program ..... 15-36
Statistical Process Control ..... 15-47
Surface Mount Products ..... 15-50
Surface Mount Data Sheets List ..... 15-60
Dice Products ..... 15-63
Design Tools ..... 15-65
Application Notes ..... 15-65
Design Notes ..... 15-68
Applications on Disk ..... 15-70
Technical Books Order Form ..... 15-71

## ALPHANUMERIC INDEX

Extended Temperature Range- $200^{\circ} \mathrm{C}$ Products ..... '90DB ..... 13-74
LF155, JFET Input Op Amp, Low Supply Current ..... '90DB ..... 2-271
LF155A, JFET Input Op Amp, Low Supply Current ..... '90DB ..... 2-271
LF156, JFET Input Op Amp, High Speed ..... '90DB 2-271
LF156A, JFET Input Op Amp, High Speed ..... '90DB ..... 2-271
LF198, Precision Sample and Hold Amplifier ..... '90DB ..... 9-97
LF198A, Precision Sample and Hold Amplifier ..... '90DB ..... 9-97
LF355, JFET Input Op Amp, Low Supply Current ..... '90DB ..... 2-271
LF355A, JFET Input Op Amp, Low Supply Current ..... '90DB ..... 2-271
LF356, JFET Input Op Amp, High Speed ..... '90DB ..... 2-271
LF356A, JFET Input Op Amp, High Speed ..... '90DB 2-271
LF398, Precision Sample and Hold Amplifier ..... '90DB ..... 9-97
LF398A, Precision Sample and Hold Amplifier ..... '90DB ..... 9-97
LF398S8, Precision Sample and Hold Amplifier ..... '90DB 9-113
LF412A, Dual Precision JFET Input Op Amp ..... '90DB 2-275
LH0070, Precision 10V Reference ..... '90DB 3-65
LH2108A, Dual LM108 Op Amp ..... '90DB 2-279
LM10, Low Power Op Amp and Reference ..... '90DB 2-281
LM10B, Low Power Op Amp and Reference ..... '90DB ..... 2-281
LM10BL, Low Power Op Amp and Reference ..... '90DB ..... 2-281
LM10C, Low Power Op Amp and Reference ..... '90DB 2-281
LM10CL, Low Power Op Amp and Reference ..... '90DB 2-281
LM101A, Uncompensated General Purpose Op Amp ..... '90DB 2-297
LM107, Compensated General Purpose Op Amp ..... '90DB 2-297
LM108, Super Gain Op Amp ..... '90DB 2-303
LM108A, Super Gain Op Amp ..... '90DB 2-303
LM111, Voltage Comparator ..... '90DB 6-85
LM117, Positive Adjustable Regulator ..... '90DB ..... 4-137
LM117HV, High Voltage Positive Adjustable Regulator ..... '90DB ..... 4-145
LM118, High Slew Rate Op Amp ..... '90DB 2-311
LM119, Dual Comparator ..... '90DB 6-93
LM123, 5 Volt, 3 Amp Regulator ..... '90DB ..... 4-149
LM129, 6.9V Precision Voltage Reference ..... 3-83
LM134 Series, Constant Current Source and Temperature Sensor ..... '90DB 3-87
LM136-2.5, 2.5 Volt Reference ..... '90DB 3-101
LM137, Negative Adjustable Regulator ..... '90DB 4-157
LM137HV, High Voltage Negative Adjustable Regulator ..... '90DB 4-165
LM138, 5 Amp Positive Adjustable Regulator ..... '90DB 4-169
LM150, 3 Amp Positive Adjustable Regulator ..... '90DB 4-177
LM185-1.2, Micropower Voltage Reference ..... '90DB 3-105
LM185-2.5, Micropower Voltage Reference ..... '90DB 3-109
LM199, Precision Reference ..... '90DB 3-115
LM199A, Precision Reference ..... '90DB 3-115
LM301A, Uncompensated General Purpose Op Amp ..... '90DB 2-297
LM307, Compensated General Purpose Op Amp ..... '90DB 2-297

## ALPHANUMERIC INDEX

LM308, Super Gain Op Amp ..... '90DB 2-303
LM308A, Super Gain Op Amp ..... 90DB 2-303
LM311, Voltage Comparator ..... '90DB 6-85
LM317, Positive Adjustable Regulator ..... '90DB ..... 4-137
LM317HV, High Voltage Positive Adjustable Regulator ..... '90DB 4-145
LM318, High Slew Rate Op Amp ..... '90DB 2-311
LM318S8, High Speed Op Amp ..... '90DB 2-319
LM319, Dual Comparator ..... '90DB 6-93
LM323, 5 Volt, 3 Amp Regulator ..... '90DB ..... 4-149
LM329, 6.9V Precision Voltage Reference ..... '90DB ..... 3-83
LM334S8, Constant Current Source and Temperature Sensor ..... 90DB 3-99
LM336-2.5, 2.5 Volt Reference ..... '90DB 3-101
LM337, Negative Adjustable Regulator ..... '90DB 4-157
LM337HV, High Voltage Negative Adjustable Regulator ..... '90DB 4-165
LM338, 5 Amp Positive Adjustable Regulator ..... '90DB 4-169
LM350, 3 Amp Positive Adjustable Regulator ..... '90DB ..... 4-177
LM385-1.2, Micropower Voltage Reference ..... '90DB ..... 3-105
LM385-2.5, Micropower Voltage Reference ..... 90DB 3-109
LM385S8-1.2, Micropower Voltage Reference ..... '90DB 3-113
LM385S8-2.5, Micropower Voltage Reference ..... '90DB ..... 3-113
LM399, Precision Reference ..... '90DB 3-115
LM399A, Precision Reference ..... '90DB 3-115
LT111A, Improved LM111 ..... '90DB 6-85
LT117A, Improved LM117 ..... '90DB ..... 4-137
LT117AHV, Improved LM117HV ..... '90DB 4-145
LT118A, Improved LM118 Op Amp ..... '90DB 2-311
LT119A, Improved LM119 ..... '90DB 6-93
LT123A, Improved LM123 ..... '90DB 4-149
LT137A, Improved LM137 ..... '90DB 4-157
LT137AHV, Improved LM137HV. ..... '90DB 4-165
LT138A, Improved LM138 ..... '90DB 4-169
LT150A, Improved LM150 ..... '90DB 4-177
LTC201A, Micropower, Low Charge Injection, Quad CMOS Analog Switch ..... 11-4
LTC202, Micropower, Low Charge Injection, Quad CMOS Analog Switch ..... 11-4
LTC203, Micropower, Low Charge Injection, Quad CMOS Analog Switch ..... 11-4
LTC221, Micropower, Low Charge Injection, Quad CMOS Analog Switch with Data Latches ..... 11-15
LTC222, Micropower, Low Charge Injection, Quad CMOS Analog Switch with Data Latches ..... 11-15
LT311A, Improved LM111 '90DB ..... 6-85
LT317A, Improved LM117 ..... '90DB 4-137
LT317AHV, Improved LM117HV. ..... '90DB 4-145
LT318A, Improved LM118 Op Amp ..... '90DB 2-311
LT319A, Improved LM119 ..... '90DB 6-93
LT323A, Improved LM123 ..... '90DB 4-149
LT337A, Improved LM137 ..... '90DB ..... 4-157
LT337AHV, Improved LM137HV. ..... '90DB ..... 4-165
LT338A, Improved LM138 ..... '90DB ..... 4-169
LT350A, Improved LM150 ..... '90DB ..... 4-177
LTC485, Low Power RS485 Interface Transceiver ..... 5-6
LTC486, Quad Low Power RS485 Driver ..... 5-16
LTC487, Quad Low Power RS485 Driver ..... 5-24
LTC488, Quad RS485 Line Receiver ..... 13-3
LTC489, Quad RS485 Line Receiver ..... 13-12
LTC490, Low Power RS485 Interface Transceiver ..... 5-32
LTC491, Low Power RS485 Interface Transceiver ..... 5-40
LT580, Precision Reference ..... '90DB 3-121
LT581, Precision Reference ..... '90DB ..... 3-121
LT685, High Speed Comparator ..... '90DB ..... 6-5
LTC690, Microprocessor Supervisory Circuit ..... 9-4
LTC691, Microprocessor Supervisory Circuit ..... 9-4
LTC694, Microprocessor Supervisory Circuit ..... 9-4
LTC695, Microprocessor Supervisory Circuit ..... 9-4
LTC699, Microprocessor Supervisory Circuit ..... 9-18
LT1001, Precision Op Amp '90DB ..... 2-11
LT1001CS8, Precision Op Amp ..... '90DB ..... 2-23
LT1002, Dual, Matched Precision Op Amp ..... '90DB ..... 2-25
LT1003, 5 Volt, 5 Amp Voltage Regulator ..... '90DB ..... 4-9
LT1004, Micropower Voltage Reference ..... '90DB 3-17
LT1004CS8-1.2, Micropower Voltage Reference ..... '90DB ..... 3-25
LT1004CS8-2.5, Micropower Voltage Reference ..... '90DB ..... 3-25
LT1005, Logic Controlled Regulator ..... '90DB ..... 4-17
LT1006, Precision, Single Supply Op Amp ..... '90DB ..... 2-41
LT1006S8, Precision, Single Supply Op Amp ..... '90DB ..... 2-53
LT1007, Low Noise, High Speed Precision Op Amp ..... 2-57
LT1007CS, Low Noise, High Speed Precision Op Amp ..... '90DB ..... 2-69
LT1007CS8, Low Noise, High Speed Precision Operational Amplifier ..... 2-16
LT1008, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp ..... '90DB ..... 2-73
LT1009 Series, 2.5 Volt Reference ..... '90DB ..... 3-27
LT1009S8, 2.5 Volt Reference ..... '90DB ..... 3-31
LT1010, Fast $\pm 150 \mathrm{~mA}$ Power Buffer ..... '90DB ..... 2-85
LT1011, Voltage Comparator '90DB ..... 6-9
LT1012, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp ..... '90DB 2-105
LT1012S8, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp. ..... '90DB 2-117
LT1013, Dual Precision Operational Amplifier ..... 2-19
LT1014, Quad Precision Operational Amplifier ..... 2-19
LT1015, High Speed Dual Line Receiver ..... 10-4
LT1016, Ultra Fast Precision Comparator ..... '90DB ..... 6-25
LT1016CS8, Ultra Fast Precision Comparator. ..... '90DB ..... 6-41
LT1017, Micropower Dual Comparator ..... '90DB ..... 6-45
LT1017CS, Micropower Dual Comparator ..... '90DB ..... 6-53
LT1017CS8, Micropower Dual Comparator ..... 10-6

[^6]
## ALPHANUMERIC INDEX

LT1018, Micropower Dual Comparator 90DB ..... 6-45
LT1018CS, Micropower Dual Comparator ..... 6-53
LT1018CS8, Micropower Dual Comparator ..... 10-6
LT1019, 2.5V, 4.5V, 5.0V, 10.0V, Precision References ..... 3-33
LT1020, Micropower Regulator and Comparator ..... 4-29
LT1020CS, Micropower Regulator and Comparator ..... 4-45
LT1021, 5.0V, 7.0V, 10.0V, Precision References ..... 3-41
LT1021DCS8, 5.0V, 7.0V, 10.0V, Precision References ..... 3-57
LT1022, High Speed, Precision JFET Input Op Amp ..... 90DB ..... 2-145
LT1024, Dual, Matched Picoampere, Microvolt Input, Low Noise Op Amp ..... 90DB 2-153
LT1025, Micropower Thermocouple Cold Junction Compensator ..... 90DB ..... 11-7
LT1026, Voltage Converter ..... 90DB ..... 5-3
LT1027, Precision 5V Reference ..... 7-6
LT1028, Ultra-Low Noise Precision High Speed Op Amp ..... '90DB 2-161
LT1028CS, Ultra-Low Noise Precision High Speed Op Amp ..... 90DB 2-177
LT1028CS8, Ultra-Low Noise Precision High Speed Operational Amplifier ..... 2-38
LT1029, 5V Bandgap Reference ..... 3-61
LT1030, Quad Low Power Line Driver ..... 10-5
LT1030CS, Quad Low Power Line Driver ..... 10-9
LT1031, Precision 10V Reference ..... 3-65
LT1032, Quad Low Power Line Driver ..... 10-11
LT1033, 3A Negative Adjustable Regulator ..... 4-49
LT1034-1.2, Micropower Dual Reference ..... 3-77
LT1034-2.5, Micropower Dual Reference ..... 3-77
LT1034CS8-1.2, Micropower Dual Reference ..... 3-81
LT1034CS8-2.5, Micropower Dual Reference ..... 3-81
LT1035, Logic Controlled Regulator ..... 4-57
LT1036, Logic Controlled Regulator ..... 4-69
LT1037, Low Noise, High Speed Precision Op Amp ..... 2-57
LT1037CS, Low Noise, High Speed Precision Op Amp ..... 2-69
LT1037CS8, Low Noise, High Speed Precision Operational Amplifier ..... 2-16
LT1038, 10 Amp Positive Adjustable Voltage Regulator ..... 4-77
LT1039, RS232 Driver/Receiver with Shutdown ..... 90DB 10-19
LTC1040, Dual Micropower Comparator ..... 90DB ..... 6-57
LTC1041, BANG-BANG Controller ..... 90DB ..... 6-69
LTC1042, Window Comparator ..... 6-77
LTC1043, Dual Precision Instrumentation Switched Capacitor Building Block ..... 90DB 11-15
LTC1043CS, Dual Precision Instrumentation Switched Capacitor Building Block ..... 90DB 11-31
LTC1044, Switched Capacitor Voltage Converter ..... 90DB ..... 5-9
LTC1044CS8, Switched Capacitor Voltage Converter ..... 90DB 5-21
LTC1045, Programmable Micropower Hex Trans/ator/Receiver/Driver. ..... '90DB 10-27
LTC1046, 50mA Switched Capacitor Voltage Converter ..... 4-16
LTC1047, Dual Micropower Zero Drift Operational Amplifier with Internal Capacitors ..... 2-292
LTC1049, Low Power Zero Drift Operational Amplifier with Internal Capacitors ..... 2-299
LTC1050, Precision Zero Drift Op Amp with Internal Capacitors ..... 90DB 2-181

[^7]LTC1051, Dual Precision Zero Drift Operational Amplifier with Internal Capacitors ..... 2-306
LTC1052, Zero Drift Op Amp ..... '90DB ..... 2-197
LTC1052CS, Zero Drift Op Amp ..... '90DB 2-217
LTC1053, Quad Precision Zero Drift Operational Amplifier with Internal Capacitors ..... 2-306
LT1054, Switched Capacitor Voltage Converter with Regulator ..... '90DB 5-23
LT1054CS, Switched Capacitor Voltage Converter with Regulator ..... '90DB 5-35
LT1054IS, Switched Capacitor Voltage Converter with Regulator. ..... '90DB ..... 5-35
LT1055, Precision, High Speed, JFET Input Op Amp ..... 90DB 2-219
LT1055S8, Precision, High Speed, JFET Input Op Amp ..... '90DB 2-231
LT1056, Precision, High Speed, JFET Input Op Amp ..... 90DB 2-219
LT1056S8, Precision, High Speed, JFET Input Op Amp ..... 90DB 2-231
LT1057, Dual JFET Input Precision, High Speed Op Amp ..... '90DB 2-235
LT1057IS, Dual JFET Input Precision High Speed Op Amp ..... 2-41
LT1057IS8, Dual JFET Input Precision High Speed Op Amp ..... 2-44
LT1057S, Dual JFET Input Precision High Speed Op Amp ..... 2-41
LT1057S8, Dual JFET Input Precision High Speed Op Amp ..... 2-44
LT1058, Quad JFET Input Precision, High Speed Op Amp ..... '90DB 2-235
LT1058IS, Quad JFET Input Precision High Speed Op Amp ..... 2-41
LT1058S, Quad JFET Input Precision High Speed Op Amp ..... 2-41
LTC1059, High Peformance Switched Capacitor Universal Filter ..... 90DB ..... 7-3
LTC1059CS, High Performance Switched Capacitor Universal Filter ..... '90DB ..... 7-11
LTC1060, Universal Dual Filter Building Block ..... '90DB 7-15
LTC1060CS, Universal Dual Filter Building Block ..... '90DB ..... 7-35
LTC1061, High Performance Triple Universal Filter Building Block ..... '90DB 7-39
LTC1061CS, High Performance Triple Universal Filter Building Block ..... '90DB 7-55
LTC1062, 5th Order Lowpass Filter ..... '90DB 7-59
LTC1062CS, 5th Order Lowpass Filter ..... '90DB 7-71
LTC1063, Low Offset ,Clock Tunable 5th Order Butterworth Lowpass Filter ..... 13-21
LTC1064, Low Noise, Fast, Quad Universal Filter Building Block ..... '90DB 7-73
LTC1064-1, Low Noise, 8th Order, Clock Sweepable Elliptic Lowpass Filter ..... '90DB $\quad 7-89$
LTC1064-2, Low Noise, High Frequency, 8th Order Butterworth Lowpass Filter ..... 8-5
LTC1064-3, Low Noise, High Frequency, 8th Order Linear Phase Lowpass Filter ..... 8-13
LTC1064-4, Low Noise, 8th Order, Clock Sweepable Cauer Lowpass Filter ..... 8-21
LTC1064-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Fliter ..... 13-25
LT1070, 5A High Efficiency Switching Regulator ..... '90DB 5-37
LT1071, 2.5A High Efficiency Switching Regulator ..... '90DB 5-37
LT1072, 1.25A High Efficiency Switching Regulator ..... '90DB 5-49
LT1073, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V ..... 4-174
LT1074, Step-Down Switching Regulator ..... 4-193
LT1076, Step-Down Switching Regulator ..... 4-193
LT1076-5, 5V Step-Down Switching Regulator ..... 4-208
LT1077, Micropower, Single Supply, Precision Operational Amplifier ..... 2-45
LT1078, Micropower, Dual, Single Supply, Precision Operational Amplifier ..... 2-56
LT1079, Micropower, Quad, Single Supply, Precision Operational Amplifier ..... 2-56
LT1080, Advanced Low Power 5V RS232 Dual Driver/Receiver ..... 90DB 10-43

[^8]
## ALPHANUMERIC INDEX

LT1080CS, 5V Powered RS232 Driver/Receiver with Shutdown '90DB ..... 10-51
LT1081, Advanced Low Power 5V RS232 Dual Driver/Receiver ..... '90DB ..... 10-43
LT1081CS, 5V Powered RS232 Driver/Receiver with Shutdown ..... '90DB 10-51
LT1082, 1A High Voltage High Efficiency Switching Regulator ..... 13-29
LT1083, 7.5A Low Dropout Positive Adjustable Regulator ..... '90DB ..... 4-89
LT1083-5, 7.5A Low Dropout Positive Fixed 5V Regulator ..... '90DB ..... 4-101
LT1083-12, 7.5A Low Dropout Positive Fixed 12V Regulator ..... '90DB ..... 4-101
LT1084, 5A Low Dropout Positive Adjustable Regulator ..... '90DB ..... 4-89
LT1084-5, 5A Low Dropout Positive Fixed 5V Regulator ..... '90DB ..... 4-101
LT1084-12, 5A Low Dropout Positive Fixed 12V Regulator ..... '90DB 4-101
LT1085, 3A Low Dropout Positive Adjustable Regulator ..... '90DB 4-89
LT1085-5, 3A Low Dropout Positive Fixed 5V Regulator ..... '90DB ..... 4-101
LT1085-12, 3A Low Dropout Positive Fixed 12V Regulator . ..... '90DB ..... 4-101
LT1086, 1.5A Low Dropout Positive Adjustable Regulator ..... '90DB ..... 4-113
LT1086-5, 1.5A Low Dropout Positive Fixed 5V Regulator ..... '90DB 4-113
LT1086-12, 1.5A Low Dropout Positive Fixed 12V Regulator ..... '90DB 4-113
LT1087, Adjustable Low Dropout Regulator with Kelvin-Sense Inputs ..... 4-56
LT1088, Wideband RMS-DC Converter Building Block ..... '90DB 11-33
LT1089, High Side Switch ..... '90DB ..... 11-45
LTC1090, Single Chip 10-Bit Data Acquisition System ..... '90DB ..... 9-5
LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System ..... '90DB ..... 9-29
LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System ..... '90DB ..... 9-29
LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System ..... '90DB ..... 9-29
LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System ..... '90DB ..... 9-29
LTC1095, Complete 10-Bit Data Acquisition System with On Board Reference ..... '90DB ..... 9-57
LTC1096, Micropower, Sampling 8-Bit Serial I/O A/D Converter ..... 13-33
LT1097, Low Cost, Low Power Precision Operational Amplifier ..... 2-74
LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converter ..... 13-33
LTC1099, High Speed 8-Bit A/D Converter with Built-In Sample-and-Hold. ..... '90DB 9-81
LTC1100, Precision, Zero Drift Instrumentation Amplifier ..... 3-4
LT1101, Precision, Micropower, Single Supply Instrumentation Amplifier (Fixed Gain = 10 or 100) ..... 3-11
LT1102, High Speed, Precision, JFET Input Instrumentation Amplifier (Fixed Gain = 10 or 100) ..... 3-23
LT1103, Off-Line Switching Regulator ..... 4-211
LT1105, Off-Line Switching Regulator ..... 4-211
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V ..... 13-37
LT1109, Flash Memory Vpp Generator/Low Cost DC-to-DC Converter ..... 4-238
LT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V ..... 13-41
LT1110, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V, High Frequency ..... 4-245
LT1111, Micropower DC-to-DC Converter Adjustable and Fixed 5V, 12V, High Frequency ..... 4-260
LT1112, Dual Low Power Precision, Picoamp Input Operational Amplifier ..... 13-43
LT1114, Quad Low Power Precision, Picoamp Input Operational Amplifier ..... 13-43
LT1115, Ultra-Low Noise, Low Distortion, Audio Operational Amplifier ..... 2-82
LT1116, 12ns, Single Supply Ground-Sensing Comparator ..... 10-7
LT1117, 800mA Low Dropout Positive Regulators; Adjustable and Fixed 2.85V, 5V ..... 4-63
LT1120, Micropower Regulator with Comparator and Shutdown ..... '90DB 4-125

[^9]
## ALPHANUMERIC INDEX

LT1121-5, Micropower Low Dropout Regulator ..... 13-46
LT1123, 5V Law Dropout Regulator Driver ..... 4-75
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination ..... 13-48
LT1124, Dual Low Noise, High Speed Precision Operational Amplifier ..... 2-94
LT1125, Quad Low Noise, High Speed Precision Operational Amplifier ..... 2-94
LT1126, Dual Decompensated Low Noise, High Speed Precision Operational Amplifier ..... 2-105
LT1127, Quad Decompensated Low Noise, High Speed Precision Operational Amplifier ..... 2-105
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier ..... 13-50
LT1129-2.85, 500mA Low Iq Low Dropout Regulator ..... 13-51
LT1129-3.3, 500mA Low Iq Low Dropout Regulator ..... 13-51
LT1129-5, 500mA Low Iq Low Dropout Regulator ..... 13-51
LT1130, 5-Driver/5-Receiver RS232 Transceiver ..... '90DB 10-55
LT1131, 5-Driver/4-Receiver RS232 Transceiver with Shutdown ..... '90DB ..... 10-55
LT1132, 5-Driver/3-Receiver RS232 Transceiver. ..... '90DB ..... 10-55
LT1133, 3-Driver/5-Receiver RS232 Transceiver ..... '90DB ..... 10-55
LT1134, 4-Driver/4-Receiver RS232 Transceiver ..... '90DB ..... 10-55
LT1135, 5-Driver/3-Receiver RS232 Transceiver without Charge Pump ..... '90DB 10-55
LT1136, 4-Driver/5-Receiver RS232 Transceiver with Shutdown ..... '90DB 10-55
LT1137, 3-Driver/5-Receiver RS232 Transceiver with Shutdown ..... '90DB 10-55
LT1137A, Advanced Low Power 5V RS232 Transceiver with Small Capacitors ..... 13-52
LT1138, 5-Driver/3-Receiver RS232 Transceiver with Shutdown ..... '90DB 10-55
LT1139, 4-Driver/4-Receiver RS232 Transceiver with Shutdown ..... '90DB 10-55
LT1140, 5-Driver/3-Receiver RS232 Transceiver without Charge Pump ..... '90DB 10-55
LT1141, 3-Driver/5-Receiver RS232 Transceiver without Charge Pump ..... '90DB 10-55
LTC1150, $\pm 15 V$ Zero Drift Operational Amplifier with Internal Capacitors ..... 2-321
LTC1151, Dual $\pm 15 \mathrm{~V}$ Zero Drift Operational Amplifier with Internal Capacitors ..... 13-56
LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump ..... 4-26
LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump ..... 4-41
LT1158, Half Bridge N-Channel Power MOSFET Driver ..... 4-102
LTC1164, Low Power, Low Noise, Quad Universal Filter Building Block ..... 8-29
LTC1164-5, Low Power, Clock Tunable 8th Order Butterworth Lowpass Filter ..... 13-58
LTC1164-6, Low Power, Clock Tunable 8th Order Elliptic Lowpass Filter ..... 13-62
LTC1164-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Fliter ..... 13-25
LT1170, 5A High Efficiency 100 kHz Switching Regulator ..... '90DB ..... 5-61
LT1171, 2.5A High Efficiency 100kHz Switching Regulator ..... '90DB ..... 5-61
LT1172, 1.25A High Efficiency 100kHz Switching Regulator '90DB ..... 5-73
LT1173, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V ..... 4-275
LT1178, 17uA Max, Dual, Single Supply, Precision Operational Amplifier ..... 2-112
LT1179, 17 $\mu$ A Max, Quad, Single Supply, Precision Operational Amplifier ..... 2-112
LT1180, Advanced Low Power 5V RS232 Dual Driver/Receiver with Small Capacitors ..... '90DB 10-67
LT1181, Advanced Low Power 5V RS232 Dual Driver/Receiver with Small Capacitors ..... '90DB 10-67
LT1185, Low Dropout Regulator with Adjustable Current Limit ..... 4-86
LT1188, 1.5A High Side Switch ..... 4-48
LT1190, Ultra High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-126
LT1191, Ultra High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-137

## ALPHANUMERIC INDEX

LT1192, Ultra High Speed Operational Amplifier (Av $\geq$ 5) ..... 2-148
LT1193, Video Difference Amplifier, Adjustable Gain ..... 2-159
LT1194, Video Difference Amplifier, Gain of 10 ..... 2-171
LTC1196, 8-Bit, 600ns, 1.3MHz Sampling A/D Converter ..... 13-64
LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converter ..... 13-64
LT1200, Low Power High Speed Operational Amplifier ..... 2-182
LT1217, Low Power High Speed Current Feedback Amplifier ..... 2-190
LT1220, Very High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-198
LT1221, Very High Speed Operational Amplifier (Av $\geq$ 4) ..... 2-210
LT1222, Low Noise, Very High Speed Operational Amplifier (Av $\geq$ 10) ..... 2-218
LT1223, 100MHz Current Feedback Amplifier ..... 2-226
LT1224, Very High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-237
LT1225, Very High Speed Operational Amplifier (Av $\geq$ 5) ..... 2-245
LT1226, Low Noise Very High Speed Operational Amplifier (Av $\geq$ 25) ..... 2-253
LT1227, 140MHz Video Current Feedback Amplifier ..... 13-65
LT1228, 100MHz Current Feedback Amplifier with DC Gain Control ..... 2-261
LT1229, Dual 100MHz Current Feedback Amplifier ..... 2-280
LT1230, Quad 100MHz Current Feedback Amplifier. ..... 2-280
LTC1232, Microprocessor Supervisory Circuit ..... 9-22
LTC1235, Microprocessor Supervisory Circuit with Conditional Battery Backup ..... 9-29
LT1237, 5V RS232 Transceiver with Advanced Power Management and One Receiver Active in SHUTDOWN. ..... 13-76
LT1241, High Speed Current Mode Pulse Width Modulator ..... 4-122
LT1242, High Speed Current Mode Pulse Width Modulator ..... 4-122
LT1243, High Speed Current Mode Pulse Width Modulator ..... 4-122
LT1244, High Speed Current Mode Pulse Width Modulator ..... 4-122
LT1245, High Speed Current Mode Pulse Width Modulator ..... 4-122
LT1246, 1MHz Off-Line Current Mode PWM ..... 4-134
LTC1250, Very Low Noise Zero Drift Bridge Amplifier ..... 13-80
LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter ..... 13-84
LT1270, 8A High Efficiency Switching Regulator ..... 4-290
LT1270A, 10A High Efficiency Switching Regulator ..... 4-290
LT1271, 4A High Efficiency Switching Regulator ..... 13-88
LTC1272, 12-Bit, $3 \mu s, 250 \mathrm{kHz}$ Sampling A/D Converter ..... 6-6
LT1280, Advanced Low Power 5V RS232 Dual Driver/Receiver ..... '90DB 10-75
LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver ..... '90DB 10-75
LTC1287, 3V Single Chip 12-Bit Data Acquisition System ..... 6-25
LTC1289, $3 V$ Single Chip 12-Bit Data Acquisition System ..... 6-40
LTC1290, Single Chip 12-Bit Data Acquisition System ..... 6-67
LTC1291, Single Chip 12-Bit Data Acquisition System ..... 13-92
LTC1292, Single Chip 12-Bit Data Acquisition System ..... 6-94
LTC1293, Single Chip 12-Bit Data Acquisition System ..... 6-113
LTC1294, Single Chip 12-Bit Data Acquisition System ..... 6-113
LTC1296, Single Chip 12-Bit Data Acquisition System ..... 6-113
LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN ..... 13-99
LT1431, Programmable Reference ..... 7-13

[^10]
## ALPHANUMERIC INDEX

LT1432, 5V High Efficiency Step-Down Switching Regulator Controller ..... 4-145
LTC1485, High Speed RS485 Interface Transceiver ..... 13-103
LT1524, Regulating Pulse Width Modulator ..... '90DB ..... 5-85
LT1525A, Regulating Pulse Width Modulator ..... '90DB ..... 5-97
LT1526, Regulating Pulse Width Modulator ..... '90DB 5-105
LT1527A, Regulating Pulse Width Modulator ..... '90DB ..... 5-97
LT1846, Current Mode PWM Controller ..... '90DB 5-113
LT1847, Current Mode PWM Controller ..... '90DB 5-113
LT3524, Regulating Pulse Width Modulator ..... '90DB 5-85
LT3525A, Regulating Pulse Width Modulator ..... '90DB ..... 5-97
LT3526, Regulating Pulse Width Modulator ..... '90DB 5-105
LT3527A, Regulating Pulse Width Modulator ..... '90DB ..... 5-97
LT3846, Current Mode PWM Controller ..... '90DB ..... 5-113
LT3847, Current Mode PWM Controller ..... '90DB 5-113
LTC7652, Chopper Stabilized Op Amp ..... '90DB 2-197
LTC7660, Switched Capacitor Voltage Converter. ..... '90DB ..... 5-9
LTK001, Thermocouple Cold Junction Compensator and Matched Amplifier ..... '90DB ..... 11-3
LTZ1000, Ultra Precision Reference ..... '90DB ..... 3-9
LTZ1000A, Ultra Precision Reference ..... '90DB ..... 3-9
OP-05, Internally Compensated Op Amp ..... '90DB 2-321
OP-07, Precision Op Amp ..... '90DB 2-329
OP-07CS8, Precision Op Amp ..... '90DB 2-337
OP-15, Precision, High Speed JFET Input Op Amp ..... '90DB 2-341
OP-16, Precision, High Speed JFET Input Op Amp ..... '90DB 2-341
OP-27, Low Noise, Precision Op Amp ..... '90DB 2-345
OP-37, Low Noise, High Speed Op Amp ..... '90DB 2-345
OP-215, Dual Precision JFET Input Op Amp ..... '90DB 2-275
OP-227, Dual Matched, Low Noise Op Amp ..... '90DB 2-357
OP-237, Dual High Speed, Low Noise Op Amp ..... '90DB 2-357
OP-270, Dual Low Noise, Precision Operational Amplifier ..... 2-120
OP-470, Quad Low Noise, Precision Operational Amplifier ..... 2-120
REF-01, Precision Voltage Reference ..... '90DB 3-125
REF-02, Precision Voltage Reference. ..... '90DB 3-125
SG1524, Regulating Pulse Width Modulator ..... '90DB 5-85
SG1525A, Regulating Pulse Width Modulator ..... '90DB 5-97
SG1527A, Regulating Pulse Width Modulator ..... '90DB ..... 5-97
SG3524, Regulating Pulse Width Modulator ..... '90DB ..... 5-85
SG3524S, Regulating Pulse Width Modulator ..... '90DB ..... 5-93
SG3525A, Regulating Pulse Width Modulator ..... '90DB ..... 5-97
SG3527A, Regulating Pulse Width Modulator ..... '90DB ..... 5-97

NOTES

## SECTION 1- GEnERAL <br> InfORMATION

INDEX

## SECTION 1-GENERAL INFORMATION

INDEX ..... 1-2
GENERAL ORDERING INFORMATION ..... 1-3
ALTERNATE SOURCE CROSS REFERENCE GUIDE ..... 1-4

## I. ORDER ENTRY

Orders for products contained herein should be directed to: LINEAR TECHNOLOGY CORPORATION, 1630 McCarthy Boulevard, Milpitas, California 95035. Phone: 408-432-1900.
II. ORDERING INFORMATION

Minimum order value is $\$ 2000.00$ per order; minimum value per line item is $\$ 500.00$.
Each item must be ordered using the complete part number exactly as listed on the data sheet.
F.O.B.: Milpitas, California.
III. RELIABILITY PROGRAMS

Linear Technology Corporation currently offers the following Reliability Programs:
A. JAN QPL devices.
B. DESC drawings.
C. MIL-STD-883, Level B, latest revision for all military temperature range devices.
D. "R-Flow" Burn-In Program for commercial temperature range devices. Consult Factory regarding burn-in program.
E. Radiation Hardened (RH) products.

## IV. PART NUMBER EXPLANATION



## V. PACKAGE SUFFIX EXPLANATION Letter Designator Description

| D8 | 8-Lead Side Brazed Hermetic DIP | S | 14, 16, 18, 20, 24, and 28-Lead Small |
| :---: | :--- | :---: | :--- |
| D | 14,16, 18, 20, and 24-Lead Side |  | Outline (SO) package (Note 1, 2) |
|  | Brazed Hermetic DIP | ST | SOT-223 Molded |
| H | Multi-Lead Metal Can | T | 3 and 5-Lead TO-220 Molded |
| J8 | 8-Lead Ceramic DIP | W | 10-Lead Flatpack (Cerpak) |
| J | 14, 16, 18, and 20-Lead Ceramic DIP | Y | 7-Lead TO-220 Molded |
| K | TO-3 Metal Can (Steel) | Z | 3-Lead TO-92 Molded |

8-Lead Molded DIP
14, 16, 18, 20, 24, and 28-Lead

5-Lead DD package Molded
7-Lead DD package Molded
8 -Lead Small Outline (SO) package (Note 1)

Note 1: Pinout and electrical specifications may differ from standard

## Letter Designator Description

14, 16, 18, 20, 24, and 28-Lead Small Outline (SO) package (Note 1, 2) SOT-223 Molded 3 and 5-Lead TO-220 Molded 7-Lead TO-220 Molded 3-Lead TO-92 Molded commercial grade N8 package. See SO data sheet for specific information.
Note 2: These devices are delivered in either 150 MIL (SO) or 300 MIL (SO-L) wide packages depending on device die size. See specific SO data sheet for pin counts and package dimensions.

| P/N | LTC DIRECT REPL | P/N | LTC DIRECT REPL | P/N | LTC DIRECT REPL | P/N | LTC DIRECT REPL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD101A | LM101A | ADS7800 | LTC1272** | LF355A | LF355A | LM185BX-2.5 | LT1034BM-2.5* |
| AD232 | LTC1081* | CMP01 | LT1011** |  | LT1055AC* | LM185BY-1.2 | LT1034M-1.2* |
| AD235 | LT1130** | CMP02 | LT1011** | LF356A | LF356A | LM185BY-2.5 | LT1034M-2.5* |
| AD237 | LT1138** | DG201A | LTC201 |  | LT1056AC* | LM196 | LT1038M** |
| AD238 | LT1139** | DG202 | LTC202 |  | LT1022AC* | LM199 | LM199 |
| AD239 | LT1137** | DS1232 | LTC1232 | LF357 | LT1022* | LM199A | LM199A |
| AD241 | LT1136** | DS3695 | LTC485* | LF398 | LF398 | LM199A-20 | LM199A-20 |
| AD381 | LT1022** | EL2020 | LT1223** | LF398A | LF398A | LM234-3 | LM234-3 |
| AD510J | OP07E* | EL2028 | LT1220** | LF400 | LT1122DC | LM234-6 | LM234-6 |
|  | LT1001C* | EL2029 | LT1221** |  | LT1122CC | LM308A | LM308A |
| AD510K | LT1001AC* | EL2030 | LT1223*********** | LF400A | LT1122BC |  | LT1008C* |
| AD510L | LT1001AC* | EL2038 | LT1222** |  | LT1122AC | LM311 | LM311 |
| AD510S | OP07A* | EL2039 |  | LH0002 | LT1010M** |  | LT311A** |
|  | LT1001AM* | EL2040 | LT1222** | LH0044 | LT1001M* |  | LT1011C* |
| AD517 | OP07*** | EL2041 | LT1220** | LH0070 | LH0070 | LM317 | LM317 |
|  | LT1001** | EL2120 | LTT190** LT1223** $^{\text {a }}$ |  | LT1031M* |  | LT317A* |
| AD518 | LM118*** | EL2130 | LT1223*** | LH2108 | LH2108 | LM317HV | LM317HV |
| AD524 | LT118A** | EL2232 | LT1229** | LH2108A | LH2108A | LM317KC | LT317AHV* |
| AD536 | LT1088** | HA2502 | LT1220** | LM10B | LM 10 B | LM317KC | LM317AT* |
| AD580 | LT580 | HA2505 | LT1220** | LM10C | LM10C | LM318 | LM318 |
| AD581 | LT581 | HA2510 | LT118A** | LM101A | LM101A |  | LT318A* |
|  | LT1031** |  | LM118** | LM107 | LM107 | LM319 | LM319 |
| AD586 | LT1027** | HA2512 | LT118A********** | LM108 | LM108 |  | LT319A* |
| AD589 | LT1034** |  | LM118A** |  | LT1008M* | LM323 | LM323 |
| AD636 | LT1088** | HA2515 | LT318A** | LM108A | LM108A |  | LT323A* |
| AD637 | LT1088** |  | LM318*** |  | LT1008M* |  | LT1003C** |
| AD642 | LT1057** | HA2520 | LT1220** | LM111 | LM111 | LM329A | LM329A |
| AD647 | LT1057** | HA2541 |  |  | LT111A* | LM329B | LM329B |
| AD705 | LT1097 | HA2544 | LT1224** |  | LT1011M* | LM329C | LM329C |
| AD707 | LT1097 | HA5004 | LT1223** | LM112 | LT1012M* | LM329D | LM329D |
| AD711 | LT1056** | HA5130-2 | OP07A | LM113 | LT1004M-1.2* | LM333 | LT1033C* |
| AD712 | LT1057** |  | LT1001AM* | LM117 | LM117 | LM333A | LT1033C |
| AD713 | LT1058** | HA5130-5 | OP07E |  | LT117A* | LM334 | LM334 |
| AD736 | LT1088** |  | LT1001C** | LM117HV | LM117HV | LM 336 -2.5 | LM336 |
| AD737 AD744 | LT1088** | HA5135-2 | ${ }_{\text {OP07 }}^{\text {LT1001M* }}$ | LM118 | ${ }_{\text {LT117AHV* }}$ | LM336-5 | LT1009C** LT1029C** |
| AD790 | LT1016** | HA5135-5 | OP07C |  | LT118A* | LM3368-2.5 | LM336B |
| AD821 | LT1006** |  | LT1001C* | LM119 | LM119 |  | LT1009C* |
| AD822 | LT1013** | HAOP07 | OP07 |  | LT119A* | LM337 | LM337 |
| AD824 | LT1014** |  | LT1001M* | LM123 | LM123 |  | LT337A* |
| AD840 AD841 | LT1222*** LT1220** | HAOP07A | OP07A |  | ${ }_{\text {LT123A* }}{ }^{\text {LT1003M* }}$ | м337НV | LT1033C** LM337HV |
| AD842 | LT1221** | HAOP07C | OPO7C | LM124 | LT1014M* | LMふэ7 | LTз37AHV* |
| AD844 | LT1223** |  | LT1001C* | LM129A | LM129A | LM338 | LM338 |
| AD845 | LT1122 | HAOP07E | OP07E | LM129B | LM129B |  | LT338A* |
| AD846 | LT1223** |  | LT1001C* | LM129C | LM129C | LM350 | LM350 |
| AD847 | LT1224**, LT1190** | ICL232 | LT1081 | LM133 | LT1033M* |  | LT350A* ${ }^{*}$ |
| AD848 AD849 | LT1225**, LT1191** | ICL7650 | LTC1050** LTC1052** | LM134 LM $134-3$ | LM134 | LM368-5.0 LM368-10.0 |  |
| AD7572 |  | ICL7652 | LTC7652 | LM134-6 | LM134-6 | LM368Y-5.0 | LT1019AC-5* |
| AD7820 | LTC1099* |  | LTC1052* | LM136-2.5 | LT136-2.5 | LM368Y-10.0 | LT1019C-10** |
| AD9617 | LT1223** | ICL7660 | LTC1044************ |  | LT1009M ${ }^{*}$ | LM385-1.2 | LM385-1.2 |
| AD9618 AD9686 | LT1223** | ICL8069C | LTC1054** | LM136-5 | LT1029M** |  | LT1004C-1.2* |
| ADC032 | LTC1091 | ICL8069C | LT1004C-1.2* | LM 136 A | LT1009M* | LM385-2.5 | LT1004C-2.5* |
| ADC0820 | LTC1099* | ICL8069M | LM185-1.2 | LM137 | LM137 | LM385BX-1.2 | LT1034BC-1.2******** |
| ADG201A | LTC201A |  | LT1004M-1.2* |  | LT137A | LM385BX-2.5 | LT1034BC-2.5* |
| $\begin{aligned} & \text { ADG202 } \\ & \text { ADG221 } \end{aligned}$ | LTC202 | LF155 | $\begin{aligned} & \text { LF155 } \\ & \text { LT1055M } \end{aligned}$ | LM137HV | $\begin{aligned} & \text { LT1033M** } \\ & \text { LM137HV } \end{aligned}$ | $\begin{aligned} & \text { LM385BY-1.2 } \\ & \text { LM385BY-2.5 } \end{aligned}$ | $\begin{aligned} & \mathrm{LT} 1034 \mathrm{C}-1.2^{*} \\ & \text { LT1034C-2.5 } \end{aligned}$ |
| ADG222 | LTC222 |  | LT1055M* | LM | LT137AHV* | LM396 | LT1038C** |
| ADOP07 | OP07 ${ }^{\text {a }}$ | LF155A | LF155A | LM138 | LM138 | LM399 | LM399 |
| ADOP07A | LT1001M* OP07A |  | LT1055AM ${ }_{\text {LT1055AM }}$ |  | ${ }_{\text {LT138A* }}{ }_{\text {LT1014 }}{ }^{\text {a }}$ | LM399A | LM399A |
|  | LT1001AM* | LF156 | LF156 | LM150 | LM150 | LM399A-50 | LM399A-50 |
| ADOP07C | OP07C |  | LT1056M |  | LT150A* | LM1524 | SG1524 |
|  | LT1001C* |  | LT1056M* | LM158 | LT1013M* |  | LT1524** |
| ADOP07D | $\begin{aligned} & \text { OPO7D } \\ & \text { LT1001C** } \end{aligned}$ | LF156A | ${ }_{\text {LT1022M }}{ }_{\text {LF156A }}$ | LM168BY-5.0 | LT1019M-5************) | $\begin{aligned} & \text { LM2575 } \\ & \text { LM2576 } \end{aligned}$ | LT1076** |
| ADOP07E | OP07E | LFIS6A | LT1056AM | LM185-1.2 | LM185-1.2 | LM2577 | LT1071** |
|  | LT1001C* $^{\text {a }}$ |  | LT1056AM** |  | LT1004M-1.2* | LM2935 | LT1005** |
| ADOP27 | OP27 |  | LT1022AM* | LM185-2.5 | LM185-2.5 | LM2940 | LT1086** |
|  | LT1007** | $\begin{aligned} & \text { LF198 } \\ & \text { LF198A } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LF198 } \\ & \text { LF198A } \\ & \hline \end{aligned}$ | LM185BX-1. 2 | LT1004M-2.5* <br> LT1034BM-1.2 | LM3524 | $\begin{aligned} & \text { SG3524 } \\ & \text { LT3524* } \end{aligned}$ |

[^11]| P/N | LTC DIRECT REPL | P/N | LTC DIRECT REPL | P/N | LTC DIRECT REPL | P/N | LTC DIRECT REPL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP2950-5 | LT1117-5** | OP05C | OP05C | OP37C | OP37C | OP470G | OP470G |
| LP2951 | LT1120** |  | LT1001C* |  | LT1037M* |  | LT1125C** |
| $\mu$ A96172 | LTC486 | OP05E | OP05E | OP37E | OP37E | OP490 | LT1079** |
| $\mu \mathrm{A} 96174$ | LTC487 |  | LT1001C* |  | LT1037AC* | PM108 | LM108 |
| $\mu$ A96176 | LTC485 | OP07 | OP07 | OP37F | OP37E |  | LT1008M* |
| MAX162 | LTC1272** |  | LT1001M* |  | LT1037C* | PM108A | LM108A |
| MAX163 | LTC1272** | OP07/714C | OP07C | OP37G | OP37G |  | LT1008M* |
| MAX232 | LT1081*********** |  | LT1001C* |  | LT1037C* | PM155 | LF155 |
| MAX235 | LT1130** | OP07/714D | OP07D | OP42A | LT1122DM |  | LT1055M* |
| MAX237 | LT1138** |  | LT1001C* |  | LT1122CM | PM155A | LF155A |
| MAX238 | LT1139** | OP07/714E | OP07E | OP42E | LT1122BC |  | LT1055M* |
| MAX239 | LT1137** |  | LT1001C* |  | LT1122AC | PM156 | LF156 |
| MAX241 | LT1136** | OP07A | OP07A | OP42F | LT1122DC |  | LT1056M* |
| MAX400 | LT1001 |  | LT1001AM* |  | LT1122CC | PM156A | LF156A |
| MAX420 | LTC1150* | OP07C | OP07C | OP42G | LT1122DC |  | LT1056M* |
| MAX422 | LTC1150** |  | LT1001C* |  | LT1122CC | PM308A | LM308A |
| MAX428 | LT1229 | OP07E | OP07E | OP77A | LT1001AM** |  | LT1008C* |
| MAX430 | LTC1150 |  | LT1001C* | OP77B | LT1001M** | PM355A | LF355A |
| MAX432 | LTC1150** | OP10 | LT1002M* | OP77E | LT1001AC** |  | LT1055C* |
| MAX480 | LT1077* | OP10A | LT1002AM* | OP77F | LT1001C** | PM356A | LF356A |
| MAX630 | LT1173** | OP10C | LT1002C* | OP77G | LT1001C** |  | LT1056C* |
| MAX631 | LT1173-5** | OP10E | LT1002C | OP97A | LT1012AM | PM1008 | LT1008 |
| MAX632 | LT1173-12** | OP11 | LT1014* | OP97E | LT1012AC* | PM1012 | LT1012 |
| MAX633 | LT1173** | OP12A | LT1012M** | OP97F | LT1012D* | PM1558 | LT1013M* |
| MAX634 | LT1173** | OP12B | LT1012M** |  | LT1097*** | PM2108 | LH2108 |
| MAX635 | LT1173-5** | OP12C | LT1012M* | OP160 | LT1223** | PM2108A | LH2108A |
| MAX636 | LT1173-12** | OP12E | LT1012C* | OP177B | LT1001AM/883 | RC714CH | OP07C |
| MAX637 | LT1173** | OP12F | LT1012C** | OP177F | LT1001AC |  | LT1001C* |
| MAX638 | LT1173-5** | OP12G | LT1012C* | OP177G | LT1001C | RC714EH | OP07E |
| MAX641 | LT1173-5** | OP14 | LT1013** |  | LT1097C |  | LT1001C* |
| MAX642 | LT1173-12** | OP15A | OP15A | OP207A | LT1002M** | REF01 | REF01 |
| MAX643 | LT1173** |  | LT1055AM* | OP207B | LT1002M* |  | LT1019M-10* |
| MAX654 | LT1073-5 | OP15B | OP15B | OP207E | LT1002C* |  | LT1021-10** |
| MAX655 | LT1173-5** |  | LT1055M | OP207F | LT1002C* | REF01A | REF01A |
| MAX656 | LT1073-5** | OP15C | OP15C | OP215A | OP215A |  | LT1021-10** |
| MAX657 | LT1073** |  | LT1055M* |  | LT1057AM* | REF01C | REF01C |
| MAX658 | LT1173-5** | OP15E | OP15E | OP215B | OP215A* |  | LT1019C-10* |
| MAX659 | LT1173-5** |  | LT1055AC* |  | LT1057AM* |  | LT1021-10** |
| MAX660 | LT1054 | OP15F | OP15F | OP215C | OP215C | REF01E | REF01E |
| MAX680 | LT1026** |  | LT1055C* |  | LT1057M* |  | LT1021-10** |
| MAX690 | LTC690 | OP15G | OP15G | OP215E | OP215E | REF01H | REF01H |
| MAX691 | LTC691 |  | LT1055C* |  | LT1057C** |  | LT1019C-10* |
| MAX694 | LTC694 | OP16A | OP16A | OP215F | OP215E** |  | LT1021-10** |
| MAX695 | LTC695 |  | LT1056AM* |  | LT1057C* | REF02 | REF02 ${ }^{\text {LT1019M-5* }}$ |
| MAX699 MAX1232 | LTC699 LTC1232 | OP16B | OP16B ${ }_{\text {LT1056 }}{ }^{*}$ | OP215G | OP215G ${ }^{\text {LT1057C }}$ |  | LT1019M-5* |
| MC78T05 | LM323T | OP16C | OP16C | OP220 | LT1078* | REF02A | REF02A |
|  | LT323AT* |  | LT1056M* | OP221 | LT1013* |  | LT1021-5** |
| MC1400AU2 MC1400AU5 | LT1019CN8-2.5** | OP16E | OP16E ${ }^{\text {LT105 }{ }^{\text {c }} \text { * }}$ | OP227A | OP227A | REF02C | REF02C |
| MC1400AU10 | LT1019CN8-10** | OP16F | OP16F | OP227C | OP227C |  | LT1021-5** |
| MC1400U2 | LT1019CN8-2.5* |  | LT1056C* | OP227E | OP227E | REF02D | LT1019C-5* |
| MC1400U5 | LT1019CN8-5* | OP16G | OP16G | OP227F | OP227E |  | LT1021-5** |
| MC1400U10 | LT1019CN8-10* |  | LT1056C* | OP227G | OP227G | REF02E | REF02E |
| MC1558 | LT1013M** | OP27 | OP27 | OP260 | LT1229** |  | LT1021-5** |
| MC145406 | LT1039-16* | OP27A | OP27A | OP270A | OP270A | REF02H | REF02H |
| MC34166 | LT1074 |  | LT1007AM* |  | LT1124AM* |  | LT1019C-5* |
| MF5 | LTC1059* | OP27B | OP27A | OP270E | OP270E |  | LT1021-5** |
| MF10 | LTC1060 |  | LT1007M | OP270F | OP270E | REF03 | LT1019-2.5 |
|  | LTC1060* |  | LT1007M* |  | LT1124C* | REF43B | LT1019AM-2.5 |
| MX7572 | LTC1272* | OP27C | OP27C | OP270G | OP270G | REF43F | LT1019AC-2.5 |
| MX7820 | LTC1099* |  | LT1007M |  | LT1124C* | REF43G | LT1019C-2.5 |
| NE1037 | LT1037 |  | LT1007M* | OP290 | LT1078** | RM714H | OP07 |
| NE5534 | OP37* ${ }_{\text {LT1037* }}$ | OP27E | OP27E ${ }^{\text {LT1007AC* }}$ | OP400A | LT1014AM*** |  | LT1001M ${ }^{\text {L }}$ |
| NE5534A | LT1037* OP37* | OP27F | LT207AC* | OP400E | LT1014AC** | $\begin{aligned} & \text { RM1558 } \\ & \text { SE5534 } \end{aligned}$ | LT1013M* ${ }_{\text {OP37* }}$ |
|  | LT1037* |  | LT1007C* | OP420 | LT1079** |  | LT1037* |
| OP04 | LT1013* | OP27G | OP27G | OP421 | LT1014* | SE5534A | OP37* |
| OP05 | OP05 |  | LT1007C* | OP470A | OP470A |  | LT1037* |
| OP05A | LT1001M ${ }^{*}$ | OP37A | OP37A |  | LT1125AM* | SG101A | LM101A |
|  | OP05A |  | LT1037AM* | OP470E | OP470E | SG108 | LM108 |
|  | LT1001AM* | OP37B | OP37A | OP470F | OP470E |  | LT1008M* |
|  | LT1001M* |  | LT1037M |  | LT1125C* | SG108A | LM108A |
|  |  |  | LT1037M ${ }^{*}$ |  |  |  | LT1008M* |

*LTC Improved Replacement: $100 \%$ Pin-for-pin compatible with better electrical specifications.
**Similar Device: Please consult the data sheet to determine the suitability of the replacement for
**Similar Device: Please consult the data sheet to determine the suitability of the replacement for specific applications.

| P/N | LTC DIRECT REPL | P/N | LTC DIRECT REPL | P/N | LTC DIRECT REPL | P/N | LTC DIRECT REPL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SG111 | LM111 <br> LT111A <br> LT1011M* | UC117 | LT1021-10** <br> LM117 <br> LT117A* |  |  |  |  |
| SG117 | LM117 | UC137 | LM137 |  |  |  |  |
| SG117A SG123 | LT117A LM123 |  | LT137A* LT1033M** |  |  |  |  |
| SG123A | $\begin{aligned} & \text { LT123A } \\ & \text { LT1003M** } \end{aligned}$ | UC150 | LM150 LT150A* |  |  |  |  |
| SG124 | LT1014M* | UC317 | LM317 |  |  |  |  |
| SG137 | LT137 |  | LT317A* |  |  |  |  |
| SG137A | $\begin{aligned} & \text { LT137A } \\ & \text { LT1033M** } \end{aligned}$ | UC337 | $\begin{aligned} & \text { LM337 } \\ & \text { LT337A* } \end{aligned}$ |  |  |  |  |
| SG138 | LM138 |  | LT1033C** |  |  |  |  |
| SG138A | LT138A | UC350 | LM350 |  |  |  |  |
| SG150 | LM150 |  | LT350A* |  |  |  |  |
| SG150A | LT150A | UC1524 | SG1524 |  |  |  |  |
| SG311 | $\begin{aligned} & \text { LM311 } \\ & \text { LT311A* } \end{aligned}$ | UC1525A | $\begin{aligned} & \text { LT1524* } \\ & \text { SG1525A } \end{aligned}$ |  |  |  |  |
|  | LT1011C* |  | LT1525A* |  |  |  |  |
| SG317 | LM317 | UC1527A | SG1527A |  |  |  |  |
| SG317A | LT317A |  | LT1527A* |  |  |  |  |
| SG323 | LM323 | UC1846 | LT1846 |  |  |  |  |
| SG323A | LT323A | UC1847 <br> UC2525A | LT1847 SG3525A |  |  |  |  |
| SG337 | LM337 |  | LT3525A* |  |  |  |  |
| SG337A | LT337A | UC3524 | SG3524 |  |  |  |  |
|  | LT1033C** |  | LT3524* |  |  |  |  |
| $\begin{aligned} & \text { SG338 } \\ & \text { SG338A } \end{aligned}$ | LM338 <br> LT338A | UC3527A | $\begin{aligned} & \text { SG3527A } \\ & \text { LT3527A } \end{aligned}$ |  |  |  |  |
| SG350 | LM350 | UC3842 | LT1242* |  |  |  |  |
| SG350A | LT350A | UC3843 | LT1243* |  |  |  |  |
| SG1524 | $\begin{aligned} & \text { SG1524 } \\ & \text { LT1524* } \end{aligned}$ | UC3844 UC3845 | LT1244* <br> LT1245* |  |  |  |  |
| SG1525A | $\begin{aligned} & \text { SG1525A } \\ & \text { LT1525A* } \end{aligned}$ |  |  |  |  |  |  |
| SG1526 | LT1526 |  |  |  |  |  |  |
| SG1527A | SG1527A LT1527A* |  |  |  |  |  |  |
| SG1558 | LT1013M* |  |  |  |  |  |  |
| SG3524 | $\begin{aligned} & \text { SG3524 } \\ & \text { LT3524* } \end{aligned}$ |  |  |  |  |  |  |
| SG3525A | SG3525A |  |  |  |  |  |  |
|  | LT3525A* |  |  |  |  |  |  |
| SG3526 | LT3526 |  |  |  |  |  |  |
|  | SG3527A* |  |  |  |  |  |  |
|  | LT3527A* |  |  |  |  |  |  |
| SN75172 | LTC486* |  |  |  |  |  |  |
| SN75174 | LTC487* |  |  |  |  |  |  |
| SN75176 | LTC485** |  |  |  |  |  |  |
| SN75186 | LT1134** |  |  |  |  |  |  |
| TL431AP | LT1431* |  |  |  |  |  |  |
| TSC04 | LM385-1.2 |  |  |  |  |  |  |
| TSC05 | LM385-2.5 |  |  |  |  |  |  |
| TSC170 | LT3846** |  |  |  |  |  |  |
| TSC171 | LT3847** |  |  |  |  |  |  |
| TSC232 | $\begin{aligned} & \text { LT1080** } \\ & \text { LT1081** } \end{aligned}$ |  |  |  |  |  |  |
| TSC911 | LTC1050* |  |  |  |  |  |  |
| TSC913 | LT1078** <br> LTC1051* |  |  |  |  |  |  |
| TSC914 | LT1079** |  |  |  |  |  |  |
|  | LTC1053* |  |  |  |  |  |  |
| TSC918 | LTC7652** |  |  |  |  |  |  |
| TSC962 | LTC1046** |  |  |  |  |  |  |
| TSC7650 | LTC1050 |  |  |  |  |  |  |
| TSC7652 | LTC7652 <br> LTC1052 |  |  |  |  |  |  |
| TSC7660 | LTC1044* |  |  |  |  |  |  |
| TSC9491 | LM385-1.2 <br> LT1004C-1.2 |  |  |  |  |  |  |
| TSC9495 | REF02 |  |  |  |  |  |  |
|  | LT1019M-5 <br> LT1021-5** |  |  |  |  |  |  |
| TSC9496 | REF01E |  |  |  |  |  |  |

*LTC Improved Replacement: $100 \%$ Pin-for-pin compatible with better electrical specifications.
*Similar Device: Please consult the data sheet to determine the suitability of the replacement for specific applications.

## SECTION 2-AMPLIFIERS

SECTION 2—AMPLIFIERS
INDEX ..... 2-2
SELECTION GUIDES ..... 2-3
PROPRIETARY PRODUCTS
PRECISION OPERATIONAL AMPLIFIERS ..... 2-15
LT1007CS8/LT1037CS8, Low Noise, High Speed Precision Operational Amplifiers ..... 2-16
LT1013/LT1014, Dual/Quad Precision Operational Amplifiers ..... 2-19
LT1028CS8, Ultra-Low Noise Precision High Speed Operational Amplifier ..... 2-38
LT1057S/LT1057IS, LT1058S/LT1058IS, Dual/Quad JFET Input Precision High Speed Op Amps ..... 2-41
LT1057S8/LT1057IS8, Dual JFET Input Precision High Speed Op Amps ..... 2-44
LT1077, Micropower, Single Supply, Precision Operational Amplifier ..... 2-45
LT1078/LT1079, Micropower, Dual/Quad, Single Supply, Precision Operational Amplifiers ..... 2-56
LT1097, Low Cost, Low Power Precision Operational Amplifier ..... 2-74
LT1112/LT1114, Dual/Quad Low Power Precision, Picoamp Input Operational Amplifiers ..... 13-43
LT1115, Ultra-Low Noise, Low Distortion, Audio Operational Amplifier ..... 2-82
LT1124/LT1125, Dual/Quad Low Noise, High Speed Precision Operational Amplifiers ..... 2-94
LT1126/LT1127, Dual/Quad Decompensated Low Noise, High Speed Precision Operational Amplifiers ..... 2-105
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier ..... 13-50
LT1178/LT1179, 17 A Max, Dual/Quad, Single Supply, Precision Operational Amplifiers ..... 2-112
PRECISION OPERATIONAL AMPLIFIERS, ENHANCED AND SECOND SOURCE
OP-270/OP-470, Dual/Quad Low Noise, Precision Operational Amplifiers ..... 2-120
HIGH SPEED AMPLIFIERS ..... 2-125
LT1190, Ultra High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-126
LT1191, Ultra High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-137
LT1192, Ultra High Speed Operational Amplifier (Av $\geq$ 5) ..... 2-148
LT1193, Video Difference Amplifier, Adjustable Gain ..... 2-159
LT1194, Video Difference Amplifier, Gain of 10 ..... 2-171
LT1200, Low Power High Speed Operational Amplifier ..... 2-182
LT1217, Low Power High Speed Current Feedback Amplifier . ..... 2-190
LT1220, Very High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-198
LT1221, Very High Speed Operational Amplifier (Av $\geq$ 4) ..... 2-210
LT1222, Low Noise, Very High Speed Operational Amplifier (Av $\geq$ 10) ..... 2-218
LT1223, 100MHz Current Feedback Amplifier ..... 2-226
LT1224, Very High Speed Operational Amplifier (Av $\geq$ 1) ..... 2-237
LT1225, Very High Speed Operational Amplifier (Av $\geq 5$ ) ..... 2-245
LT1226, Low Noise Very High Speed Operational Amplifier (Av $\geq$ 25) ..... 2-253
LT1227, 140MHz Video Current Feedback Amplifier ..... 13-65
LT1228, 100MHz Current Feedback Amplifier with DC Gain Control ..... 2-261
LT1229/LT1230, Dual and Quad 100MHz Current Feedback Amplifiers ..... 2-280
ZERO DRIFT OPERATIONAL AMPLIFIERS ..... 2-291
LTC1047, Dual Micropower Zero Drift Operational Amplifier with Internal Capacitors ..... 2-292
LTC1049, Low Power Zero Drift Operational Amplifier with Internal Capacitors ..... 2-299
LTC1051/LTC1053, Dual/Quad Precision Zero Drift Operational Amplifiers with Internal Capacitors ..... 2-306
LTC1150, $\pm 15 \mathrm{~V}$ Zero Drift Operational Amplifier with Internal Capacitors ..... 2-321
LTC1151, Dual $\pm 15 V$ Zero Drift Operational Amplifier with Internal Capacitors ..... 13-56
LTC1250, Very Low Noise Zero Drift Bridge Amplifier ..... 13-80

mILITARY PRECISION OP AMPS

| PART NUMBER | ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vos MAX <br> ( $\mu \mathrm{V}$ ) | $\begin{gathered} \mathrm{TC} \\ \mathrm{~V}_{\mathrm{OS}} \\ \left(\mu \mathrm{~V} /{ }^{\prime} \mathrm{C}\right) \end{gathered}$ | ${ }_{\text {MAX }}^{\mathrm{I}_{\mathrm{B}}}$ <br> (nA) |  | $\begin{gathered} \hline \text { SLEW RATE } \\ \text { MIN } \\ \text { (V/ } / \mu \mathrm{s}) \\ \hline \end{gathered}$ | $\begin{gathered} \text { NOISE } \\ \text { MAX } 10 \mathrm{~Hz} \\ (\mathrm{nV} \mathrm{VHz}) \\ \hline \end{gathered}$ | PACKAGES AVAILABLE |  |
| SINGLE |  |  |  |  |  |  |  |  |
| LT1001AM | 15 | 0.6 | 2.0 | 450 | 0.15 | 18 | H, J8 | Extremely Low Offset Voltage, Low Noise, Low Drift |
| LT1001M | 60 | 1.0 | 3.8 | 400 | 0.15 | 18 | H, J8 |  |
| LT1006AM | 50 | 1.3 | 15 | 1000 | 0.25 | $24^{\dagger}$ | H, J8 | Single Supply Operation, Fully Specified for +5V Supply |
| LT1006M | 80 | 1.8 | 25 | 700 | 0.25 | $24^{\dagger}$ | H, J8 |  |
| LT1007AM | 25 | 0.6 | 35 | 7000 | 1.7 | 4.5 | H, J8 | Extremely Low Noise, Low Drift |
| LT1007M | 60 | 1.0 | 55 | 5000 | 1.7 | 4.5 | H, J8 |  |
| LT1008M | 120 | 1.5 | 0.1 | 200 | 0.1 | 30 | H | Low Bias Current, Low Power |
| LT1010M | 90 mV | $0.6 \mathrm{mV} /{ }^{\circ} \mathrm{C}{ }^{\dagger}$ | $150 \mu \mathrm{~A}$ | 0.995 | 75 | $90^{\dagger}$ | H, K | High Speed Buffer, Drives $\pm 10 \mathrm{~V}$ into $75 \Omega$ |
| LT1012M | 35 | 1.5 | 0.1 | 200 | 0.1 | 30 | H | Low V ${ }_{\text {OS }}$, Low Power |
| LT1022AM | 250 | 5.0 | 0.05 | 150 | 23 | 50 | H | Very High Speed JFET Input Op Amp with Very Good DC Specs |
| LT1022M | 600 | 9.0 | 0.05 | 120 | 18 | 60 | H |  |
| LT1028AM | 40 | 0.8 | 90 | 7000 | 11 | 1.7 | H, J8 | Lowest Noise, High Speed, Low Drift |
| LT1028M | 80 | 1.0 | 180 | 5000 | 11 | 1.9 | H, J8 |  |
| LT1037AM | 25 | 0.6 | 35 | 7000 | 11 | 4.5 | H, J8 | Extremely Low Noise, High Speed |
| LT1037M | 60 | 1.0 | 55 | 5000 | 11 | 4.5 | H, J8 |  |
| LT1055AM | 150 | 4 | 0.05 | 150 | 10 | 50 | H | Lowest Offset, JFET Input Op Amp Combines High Speed and Precision |
| LT1055M | 400 | 8 | 0.05 | 120 | 7.5 | 60 | H |  |
| LT1056AM | 180 | 4 | 0.05 | 150 | 12 | 50 | H |  |
| LT1056M | 450 | 8 | 0.05 | 120 | 9 | 60 | H |  |
| LT1077AM | 40 | 0.4 | 9 | 250 | 0.12 | 40 | H, J8 | Micropower, Single Supply, Precision, Low Noise |
| LT1077M | 60 | 0.4 | 11 | 200 | 0.12 | $29^{\dagger}$ | H, J8 |  |
| LTC1050AM | 5 | 0.05 | 0.035 | 3162 | $4^{\dagger}$ | $0.6 \mu \mathrm{Vp}$-p** | H, J8 | Auto Zeroed Precision Op Amp, No External Capacitors Required |
| LTC1050M | 5 | 0.05 | 0.050 | 1000 | $4^{\dagger}$ | $0.6 \mu \vee p-p^{* *}$ | H, J8 |  |
| LTC1052M | 5 | 0.05 | 0.03 | 1000 | $3^{\dagger}$ | $0.5 \mu \vee p-p^{* *}$ | H, J, J8 | Low Noise, Auto Zeroed Precision Op Amp |
| LTC1150M | 5 | $\pm 0.05$ | 0.03 | 10000 | $3^{\dagger}$ | $0.6 \mu \mathrm{Vp}-\mathrm{p}^{* *}$ | H, J8 | Auto Zeroed Precision Op Amp That Operates on $\pm 15 \mathrm{~V}$ Supplies. No External Capacitors Required |
| LF155A | 2000 | 5 | 0.05 | 75 | 5 | $25^{\text {t* }}$ | H | JFET Inputs, Low I Bias, No Phase Reversal, Guaranteed TC $\mathrm{V}_{\text {OS }}$ on All Grades |
| LF155 | 3500 | 15 | 0.10 | 50 | 5 | $25^{\dagger *}$ | H |  |
| LF156A | 2000 | 5 | 0.05 | 75 | 10 | $15^{\dagger *}$ | H |  |
| LF156 | 3500 | 15 | 0.10 | 50 | 9 | $15^{\dagger *}$ | H |  |
| LM10 | 2000 | $2^{\dagger}$ | 20 | 120 |  | $50^{\dagger}$ | H, J8 | On-Chip Reference Operates with +1.2 V Single Battery |
| LM101A | 2000 | 15 | 75 | 25 | 0.3 | $28^{\dagger}$ | H, J8 | Uncompensated General Purpose |
| LM107 | 2000 | 15 | 75 | 25 | 0.3 | $28^{\dagger}$ | H, J8 | Compensated General Purpose |
| LM108A | 500 | 5 | 2 | 40 | 0.1 | $30^{\dagger}$ | H | Low Bias Current, Low Supply Current |
| LM108 | 2000 | 15 | 3 | 25 | 0.1 | $30^{\dagger}$ | H |  |
| LM118 | 4000 |  | 250 | 25 | 50 | $42^{\dagger}$ | H | High Speed, 15MHz |
| LT118A | 1000 |  | 250 | 200 | 50 | $42^{\dagger}$ | H, J8 | High Speed, 15MHz |
| OP-05A | 150 | 0.9 | 2 | 300 | 0.1 | 18 | H, J8 | Low Noise, Low Offset Drift with Time |
| OP-05 | 500 | 2.0 | 3 | 200 | 0.1 | 18 | H, J8 |  |
| OP-07A | 25 | 0.6 | 2 | 300 | 0.1 | 18 | H, J8 | Low Initial Offset, Low Noise, Low Drift |
| OP-07 | 75 | 1.3 | 3 | 200 | 0.1 | 18 | H, J8 |  |
| OP-15A | 500 | 5 | 0.05 | 100 | 10 | $20^{\dagger *}$ | H | Precicion JFET Input, Low I Bias, No Phase Reversal |
| OP-15B | 1000 | 10 | 0.1 | 75 | 7.5 | $20^{\dagger *}$ | H |  |
| OP-15C | 3000 | 15 | 0.2 | 50 | 5 | $20^{\dagger *}$ | H |  |

${ }^{+}$Typical Spec

* 100Hz Noise
** DC to 1 Hz Noise
NOTE: See page 4-3 for DESC Cross Reference Numbers


## OP AMP SELECTION GUIDE

mILITARY PRECISION OP AmPS

| $\begin{aligned} & \text { PART } \\ & \text { NUMBER } \end{aligned}$ | ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{OS}} \\ & \mathrm{MAX} \\ & (\mu \mathrm{~V}) \end{aligned}$ | $\begin{gathered} \text { TC } \\ V_{0 S} \\ \left(\mu V /{ }^{\circ} \mathrm{C}\right) \end{gathered}$ | $\begin{gathered} \mathrm{I}_{\mathrm{B}} \\ \text { MAX } \end{gathered}$ $(\mathrm{nA})$ |  | SLEW RATE MIN $(\mathrm{V} / \mu \mathrm{s})$ | NOISE MAX 10Hz ( $\mathrm{nV} \sqrt{\mathrm{Hz} \text { ) }}$ | PACKAGES AVAILABLE |  |
| SINGLE |  |  |  |  |  |  |  |  |
| OP-16A | 500 | 5 | 0.5 | 100 | 18 | $20^{\dagger *}$ | H | Precicion JFET Input, High Speed, No Phase Reversal |
| OP-16B | 1000 | 10 | 0.1 | 75 | 12 | $20^{\dagger *}$ | H |  |
| OP-16C | 3000 | 15 | 0.2 | 50 | 9 | $20^{\dagger *}$ | H |  |
| OP-27A | 25 | 0.6 | 40 | 1000 | 1.7 | 5.5 | H, J8 | Very Low Noise, Unity Gain Stable |
| OP-27C | 100 | 1.8 | 80 | 700 | 1.7 | 8.0 | H, J8 |  |
| OP-37A | 25 | 0.6 | 40 | 1000 | 11 | 5.5 | H, J8 | Very Low Noise, Stable for Gain $\geq 5$ |
| OP-37C | 100 | 1.8 | 80 | 700 | 11 | 8.0 | H, J8 |  |
| OP-97A | 25 | 0.6 | $\pm 0.1$ | 300 | 0.1 | 30 | H, J8 | Low Noise, Low Bias Current |
| DUAL |  |  |  |  |  |  |  |  |
| LT1002AM | 60 | 0.9 | 3.0 | 400 | 0.15 | 20 | $J$ | Dual, Matched LT1001 High CMRR, PSRR Matching |
| LT1002M | 100 | 1.3 | 4.5 | 350 | 0.15 | 20 | $J$ |  |
| LT1013AM | 150 | 2.0 | 20 | 1500 | 0.2 | $24^{\dagger}$ | H, J8 | Precision Dual Op Amp in 8-Pin Package |
| LT1013M | 300 | 2.5 | 30 | 1200 | 0.2 | $24^{\dagger}$ | H, J8 |  |
| LT1024AM | 50 | 1.5 | 0.12 | 250 | 0.1 | 33 | D | Low Vos, Low Power, Matching Specs |
| LT1024M | 100 | 2.0 | 0.20 | 180 | 0.1 | 33 | D |  |
| LT1057AM | 450 | 7 | 0.05 | 150 | 10 | $26^{\dagger}$ | H, J8 | Low Offset, JFET Input Multiple Op Amps Combine High Speed and Excellent DC Specs |
| LT1057M | 800 | 12 | 0.075 | 100 | 8 | $26^{\dagger}$ | H, J8 |  |
| LT1078AM | 70 | 2.0 | 0.25 | 250 | $0.07{ }^{\dagger}$ | 40 | H, J8 | Micropower, Precision, Single Supply, Low Noise Dual |
| LT1078M | 120 | 2.5 | 0.35 | 200 | $0.07{ }^{\dagger}$ | $29^{\dagger}$ | H, J8 |  |
| LT1124AM | 170 | 1 | 55 | 1000 | 2.3 | 5.5 | J8 | Dual Precision Op Amp, Low Noise, High Speed |
| LT1124M | 250 | 1.5 | 70 | 700 | 2.0 | 5.5 | 58 |  |
| LT1126A | 170 | 1.0 | 55 | 1000 | 7.2 | 5.5 | J8 |  |
| LT1126 | 250 | 1.5 | 70 | 700 | 7.0 | 5.5 | 18 |  |
| LT1178AM | 70 | 2.2 | 5 | 140 | 0.013 | 75 | H, J8 | $17 \mu \mathrm{~A}$ Max, Single Supply, Precision Dual |
| LT1178M | 120 | 3.0 | 6 | 110 | 0.013 | $50^{\dagger}$ | J, N |  |
| LTC1051M | 5 | 0.05 | 0.05 | 1000 | $4^{\text {t }}$ | $0.4 \mu \mathrm{Vp}-\mathrm{p} * *$ | J8 | Dual, Precision Auto Zeroed Op Amp. No External Capacitors Required. |
| LF412AM | 1000 | 10 | 0.1 | 100 | 10 | $20^{\dagger *}$ | H, J8 | High Performance Dual JFET Input Op Amp |
| LH2108A | 500 | 5.0 | 2 | 40 | 0.1 | $30^{+}$ | D | Dual, Low Bias Current, Side Brazed Package |
| LH2108 | 2000 | 15.0 | 2 | 25 | 0.1 | $30^{\dagger}$ | D |  |
| OP-215A | 1000 | 10 | 0.1 | 150 | 10 | $20^{\dagger *}$ | H, J8 | High Performance Dual JFET Input Op Amp |
| OP-215C | 3000 | 20 | 0.2 | 50 | 8 | $20^{\dagger *}$ | H, J8 |  |
| OP-227A | 80 | 1.0 | 40 | 3000 | 1.7 | 6 | $J$ | Dual Matched OP-27 |
| OP-227C | 180 | 1.8 | 80 | 2000 | 1.7 | 9 | $J$ |  |
| OP-237A | 80 | 1.0 | 40 | 3000 | 10 | 6 | $J$ | Dual Matched OP-37 |
| OP-237C | 180 | 1.8 | 80 | 2000 | 10 | 9 | $J$ |  |
| OP-270A | 175 | 1 | 60 | 400 | 1.7 | $3.6{ }^{\dagger}$ | J8 | Dual Precision Op Amp, Low Noise |
| QUAD |  |  |  |  |  |  |  |  |
| LT1014AM | 180 | 2.0 | 20 | 1500 | 0.2 | $24^{\dagger}$ | $J$ | Precision Quad Op Amp in 14-Pin Package |
| LT1014M | 300 | 2.5 | 30 | 1200 | 0.2 | $24^{\dagger}$ | $J$ |  |
| LT1058AM | 600 | 10 | 0.05 | 150 | 10 | $26^{\dagger}$ | $J$ | Low Offset JFET Input Multiple Op Amps Combine High Speed and Excellent DC Specs |
| LT1058M | 1000 | 15 | 0.075 | 100 | 8 | $29^{\dagger}$ | J |  |
| LT1079AM | 120 | 2.0 | 0.25 | 250 | $0.07{ }^{\dagger}$ | 40 | J | Micropower, Precision, Single Supply, Low Noise Quad |
| LT1079M | 150 | 2.5 | 0.35 | 200 | $0.07{ }^{\dagger}$ | $26^{+}$ | $J$ |  |
| LT1125AM | 170 | 1 | 55 | 1000 | 2.3 | 5.5 | $J$ | Quad Precision Op Amp, Low Noise, High Speed |
| LT1125M | 250 | 1.5 | 70 | 700 | 2.0 | 55 | $J$ |  |
| LT1127A | 190 | 1.0 | 55 | 1000 | 7.2 | 5.5 | $J$ |  |
| LT1127 | 290 | 1.5 | 70 | 700 | 7.0 | 5.5 | $J$ |  |
| LT1179AM | 100 | 2.2 | 3 | 140 | 0.013 | 75 | $J$ | $17 \mu \mathrm{~A}$ Max, Single Supply, Precision Quad |
| LT1179M | 150 | 3.0 | 6 | 110 | 0.013 | $50^{\dagger}$ | J |  |
| LTC1053M | 5 | 0.05 | 0.05 | 1000 | $4^{\dagger}$ | $0.4 \mu \mathrm{Vp}-\mathrm{p}^{* *}$ | J | Quad Precision Auto Zeroed Op Amp, No External Capacitors Required. |
| OP-470A | 600 | 2 | 50 | 400 | 1.4 | 6.5 | $J$ | Quad Precision Op Amp, Low Noise |

[^12]
## OP AMP SELECTION GUIDE

COMmERCIAL PRECISION OP AMPS

| PART <br> NUMBER | ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{0 S}$ MAX $(\mu \mathrm{V})$ | $\begin{gathered} \text { TC } \\ V_{O S} \\ \left(\mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right) \end{gathered}$ | $\mathrm{MAX}_{\mathrm{I}}^{\mathrm{IAX}^{2}}$ $(\mathrm{nA})$ |  | SLEW RATE MIN ( $\mathrm{V} / \mu \mathrm{s}$ ) | NOISE MAX 10Hz ( $\mathrm{n} V / \mathrm{VHz}$ ) | PACKAGES AVAILABLE |  |
| SINGLE |  |  |  |  |  |  |  |  |
| LT1001AC | 25 | 0.6 | 2.0 | 450 | 0.15 | 18 | H, J8, N8 | Extremely Low Offset Voltage, Low Noise, Low Drift |
| LT1001C | 60 | 1.0 | 3.8 | 400 | 0.15 | 18 | H, J8, N8, S8 |  |
| LT1006AC | 50 | 1.3 | 15 | 1000 | 0.25 | $24^{\dagger}$ | H, J8 | Single Supply Operation, Fully Specified for +5V Supply |
| LT1006C | 80 | 1.8 | 25 | 700 | 0.25 | $24^{\dagger}$ | H, J8, N8 |  |
| LT1006S8 | 400 | 3.5 | 25 | 700 | 0.25 | 25 | S8 |  |
| LT1007AC | 25 | 0.6 | 35 | 7000 | 1.7 | 4.5 | H, J8, N8 | Extremely Low Noise, Low Drift |
| LT1007C | 60 | 1.0 | 55 | 5000 | 1.7 | 4.5 | H, J8, N8, S |  |
| LT1008C | 120 | 1.5 | 0.1 | 200 | 0.1 | 30 | H, N8 | Low Bias Current, Low Power |
| LT1010C | 100 mV | $0.6 \mathrm{mV} /{ }^{\circ} \mathrm{C}^{\dagger}$ | $250 \mu \mathrm{~A}$ | 0.995 | 75 | $90^{\dagger}$ | H, K, T | High Speed Buffer, Drives $\pm 10 \mathrm{~V}$ into $75 \Omega$ |
| LT1012C | 25 | 0.6 | 100 | 300 | 0.1 | 30 | H, N8 | Low Vos, Low Power |
| LT1012CA | 50 | 1.5 | 0.15 | 200 | 0.1 | 30 | H, N8 |  |
| LT1012D | 60 | 1.7 | 150 | 200 | 0.1 | 30 | H, N8 |  |
| LT1012S8 | 120 | 1.8 | 0.28 | 200 | 0.1 | 30 | S8 |  |
| LT1022AC | 250 | 5.0 | 0.05 | 150 | 23 | 50 | H | Very High Speed JFET Input Op Amp with Very Good DC Specs |
| LT1022CH | 600 | 9.0 | 0.05 | 120 | 18 | 60 | H |  |
| LT1022CN8 | 1000 | 15.0 | 0.05 | 100 | 18 | 60 | N8 |  |
| LT1028AC | 40 | 0.8 | 90 | 7000 | 11 | 1.7 | H, J8, N8 | Lowest Noise, High Speed, Low Drift |
| LT1028C | 80 | 1.0 | 180 | 5000 | 11 | 1.9 | H, J8, N8, S |  |
| LT1037AC | 25 | 0.6 | 35 | 7000 | 11 | 4.5 | H, J8, N8 | Extremely Low Noise, High Speed |
| LT1037C | 60 | 1.0 | 55 | 5000 | 11 | 4.5 | H, J8, N8, S |  |
| LT1055AC | 150 | 4 | 0.05 | 150 | 10 | 50 | H | Lowest Offset, JFET Input Op Amp Combines High Speed and Precision |
| LT1055C | 400 | 8 | 0.05 | 120 | 7.5 | 60 | H |  |
| LT1055CN8 | 700 | 12 | 0.05 | 120 | 7.5 | 60 | N8 |  |
| LT1055S8 | 1500 | 15 | 0.1 | 120 | 7.5 | 70 | S8 |  |
| LT1056AC | 180 | 4 | 0.05 | 150 | 12 | 50 | H |  |
| LT1056C | 450 | 8 | 0.05 | 120 | 9 | 60 | H |  |
| LT1056CN8 | 800 | 12 | 0.05 | 120 | 9 | 60 | N8 |  |
| LT1056S8 | 1500 | 15 | 0.1 | 120 | 9.0 | 70 | S8 |  |
| LT1077AC | 40 | 0.4 | 9 | 250 | 0.12 | 40 | H, J8, N8 | Micropower, Single Supply, Precision, Low Noise |
| LT1077C | 60 | 0.4 | 11 | 200 | 0.12 | $29^{\dagger}$ | H, J8, N8 |  |
| LT1077S8 | 150 | 3.0 | 11 | 240 | 0.05 | $28^{\dagger}$ | S8 |  |
| LT1097C | 50 | 1.0 | $\pm 0.250$ | 700 | 0.1 | $16^{\dagger}$ | N8 | Low Cost, Low Power Precision |
| LT1097S8 | 60 | 1.4 | $\pm 0.350$ | 700 | 0.1 | $16^{\dagger}$ | S8 |  |
| LT1115C | 280 | 0.5 (Typ) | $\pm 380$ | 2000 | 10 | 1.8 | N8, S | Lowest Noise, Ultra Low Distortion Audio Optimized Op Amp |
| LTC1049C | 10 | 0.1 | $\pm 0.050$ | 3162 | $0.8{ }^{\dagger}$ | $1.0 \mu \vee p$-p** | J8, N8 | Auto Zeroed Precision Op Amp, No External Capacitors Required |
| LTC1050AC | 5 | 0.05 | 0.035 | 3162 | $4^{\dagger}$ | $0.6 \mu \mathrm{Vp}$ - ${ }^{* *}$ | H, J8, N8, S8 |  |
| LTC1050C | 5 | 0.05 | 0.050 | 1000 | $4^{\dagger}$ | $0.6 \mu \vee p-p^{* *}$ | H, J8, N8, S8 |  |
| LTC1052C | 5 | 0.05 | 0.03 | 1000 | $3^{\dagger}$ | $0.5 \mu \mathrm{Vp}-\mathrm{p}^{* *}$ | H, N8, N | Low Noise, Auto Zeroed Precision Op Amp |
| LTC7652C | 5 | 0.05 | 0.03 | 1000 | $3^{\dagger}$ | $0.5 \mu \mathrm{Vp}-\mathrm{p}^{* *}$ | H, N8 |  |
| LTC1150 | 5 | 0.05 | 0.03 | 10000 | $3^{\dagger}$ | $0.6 \mu \mathrm{Vp}-\mathrm{p}^{* *}$ | H, J8, N8, S8 | Auto Zeroed Precision Op Amp That Operates on Standard $\pm 15 \mathrm{~V}$ Supplies. No External Capacitors Required |
| LF355A | 2000 | 5 | 0.05 | 75 | 5 | $25^{\dagger *}$ | H, N8 | JFET Inputs, Low I Bias, No Phase Reversal |
| LF356A | 2000 | 5 | 0.05 | 75 | 10 | $15^{\dagger *}$ | H, N8 |  |
| LM10B | 2000 | $2^{+}$ | 20 | 120 | - | $50^{\dagger}$ | H, J8 | On-Chip Reference Operates with +1.2 V Single Battery |
| LM10BL | 2000 | $2^{\dagger}$ | 20 | 60 | - | $50^{\dagger}$ | H, J8 |  |
| LM10C | 4000 | $5^{\dagger}$ | 30 | 80 | - | $50^{\dagger}$ | H, J8, N8 |  |
| LM10CL | 4000 | $5^{\dagger}$ | 30 | 40 | - | $50^{\dagger}$ | H, J8, N8 |  |

[^13]NOTE: See page 4-3 for DESC Cross Reference Numbers

## COMmERCIAL PRECISION OP AMPS

|  | ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PART NUMBER | $V_{O S}$ MAX <br> $(\mu \mathrm{V})$ | $\begin{gathered} \text { TC } \\ V_{\text {OS }} \\ \left(\mu V /^{\prime} \mathbf{C}\right) \\ \hline \end{gathered}$ | ${ }_{\text {MÄX }}^{\mathrm{I}_{\mathrm{B}}}$ $(\mathrm{nA})$ |  | SLEW RATE MIN (V/ $/ \mathrm{s})$ | $\begin{gathered} \text { NOISE } \\ \text { MAX 10Hz } \\ (\mathrm{nV} / \sqrt{\mathrm{Hz}}) \end{gathered}$ | PACKAGES AVAILABLE |  |
| SINGLE |  |  |  |  |  |  |  |  |
| LM308A | 500 | 5 | 7 | 60 | 0.1 | $30^{\dagger}$ | H, N8 | Low Bias, Supply Current |
| LT318A | 1000 |  | 250 | 200 | 50 | $42^{\dagger}$ | H, J8, N8 | High Speed, 15MHz |
| LM318 | 10000 |  | 500 | 25 | 50 | $42^{\dagger}$ | H, J8, N8, S8 | High Speed, 15MHz |
| OP-05C | 1300 | 4.5 | 7 | 120 | 0.1 | 20 | H, J8, N8 | Low Noise, Low Offset Drift With Time |
| OP-05E | 500 | 2.0 | 4 | 200 | 0.1 | 18 | H, J8, N8 |  |
| OP-07C | 150 | 1.8 | 7 | 120 | 0.1 | 20 | H, J8, N8, S8 | Low Initial Offset, Low Noise, Low Drift |
| OP-07E | 75 | 1.3 | 4 | 200 | 0.1 | 18 | H, J8, N8 |  |
| OP-15E | 500 | 5 | 0.05 | 100 | 10 | $20^{\dagger *}$ | H, N8 | Precision JFET Input, Low I Bias, No Phase Reversal |
| OP-15F | 1000 | 10 | 0.1 | 75 | 7.5 | $20^{\dagger *}$ | H, N8 |  |
| OP-15G | 3000 | 15 | 0.2 | 50 | 5 | $20^{\dagger *}$ | H, N8 |  |
| OP-16E | 500 | 5 | 0.05 | 100 | 18 | $20^{\dagger *}$ | H, N8 | Precision JFET Input, High Speed, No Phase Reversal |
| OP-16F | 1000 | 10 | 0.1 | 75 | 12 | $20^{\dagger *}$ | H, N8 |  |
| OP-16G | 3000 | 15 | 0.2 | 50 | 9 | $20^{\dagger *}$ | H, N8 |  |
| OP-27E | 25 | 0.6 | 40 | 1000 | 1.7 | 5.5 | H, J8, N8 | Very Low Noise, Unity Gain Stable |
| OP-27G | 100 | 1.8 | 80 | 700 | 1.7 | 8.0 | H, N8 |  |
| OP-37E | 25 | 0.6 | 40 | 1000 | 11 | 5.5 | H, J8, N8 | Very Low Noise, Stable for Gains $\geq 5$ |
| OP-37G | 100 | 1.8 | 80 | 700 | 11 | 8.0 | H, N8 |  |
| OP-97E | 25 | 0.6 | $\pm 0.1$ | 300 | 0.1 | 30 | H, N8 | Low Power, Low IB, Precision |
| DUAL |  |  |  |  |  |  |  |  |
| LT1002AC | 60 | 0.9 | 3.0 | 400 | 0.15 | 20 | J, N | Dual, Matched LT1001 High CMRR, PSRR Matching |
| LT1002C | 100 | 1.3 | 4.5 | 350 | 0.15 | 20 | J, N |  |
| LT1013AC | 150 | 2.0 | 20 | 1500 | 0.2 | $24^{\dagger}$ | H, J8 | Precision Dual Op Amp in 8-Pin Package |
| LT1013C | 300 | 2.5 | 30 | 1200 | 0.2 | $24^{\dagger}$ | H, J8, N8 |  |
| LT1013D | 800 | 5.0 | 30 | 1200 | 0.2 | $24^{\dagger}$ | N8, S8 |  |
| LT1024AC | 50 | 1.5 | 0.12 | 250 | 0.1 | 33 | N | Low V ${ }_{\text {OS }}$, Low Power, Matching Specs |
| LT1024C | 100 | 2.0 | 0.20 | 180 | 0.1 | 33 | N |  |
| LT1057AC | 450 | 7 | 0.05 | 150 | 10 | $26^{\dagger}$ | H, J8 | Low Offset JFET Input Multiple Op Amps Combine High Speed and Excellent DC Specs |
| LT1057ACN8 | 450 | 10 | 0.05 | 150 | 10 | $26^{\dagger}$ | N8 |  |
| LT1057C | 800 | 12 | 0.075 | 100 | 8 | $26^{\dagger}$ | H, J8 |  |
| LT1057CN8 | 800 | 16 | 0.075 | 100 | 8 | $26^{+}$ | N8 |  |
| LT1057S | 2000 | $5^{\dagger}$ | 0.1 | 100 | 8 | $26^{+}$ | S |  |
| LT1057IS | 2000 | $5^{\dagger}$ | 0.1 | 100 | 8 | $26^{\dagger}$ | S |  |
| LT1078AC | 70 | 2.0 | 8 | 250 | $0.07^{\dagger}$ | 40 | H, J8, N8 | Micropower, Precision, Single Supply, Low Ncise Dual |
| LT1078C | 120 | 2.5 | 10 | 200 | $0.07{ }^{\dagger}$ | $29^{\dagger}$ | H, J8, N8, S |  |
| LT1124AC | 70 | 1 | 55 | 2000 | 3 | 5.5 | N | Dual Precision Op Amp, Low Noise, High Speed |
| LT1124C | 100 | 1.5 | 70 | 1500 | 2.7 | 5.5 | J, N, S |  |
| LT1126AC | 70 | 1.0 | 20 | 2.0 | 8 | 5.5 | N8 |  |
| LT1126C | 100 | 1.5 | 30 | 1.5 | 8 | 5.5 | J8, N8, $\mathrm{S8}$ |  |
| LT1178AC | 70 | 2.2 | 5 | 140 | 0.013 | 75 | H, J8, N8 | $17 \mu \mathrm{~A}$ Max, Single Supply, Precision Dual |
| LT1178C | 120 | 3.0 | 6 | 110 | 0.013 | $50^{\dagger}$ | H, J8, N8 |  |
| LTC1047C | 10 | 0.01 | 0.02 | 1000 | $0.2{ }^{\text {t }}$ | $0.8 \mu \vee p-p^{* *}$ | N8, S | No External Capacitors Required Dual, Precision Auto Zeroed Op Amp. |
| LTC1051C | 5 | 0.05 | 0.05 | 1000 | $4^{\dagger}$ | $0.4 \mu \mathrm{Vp}$-p** | J8, N8, S |  |
| LF412AC | 1000 | 10 | 0.1 | 100 | 10 | $20^{\dagger *}$ | H, J8, N8 | High Performance Dual JFET Input Op Amp |
| OP-215E | 1000 | 10 | 0.1 | 150 | 10 | $20^{\dagger *}$ | H, J8, N8 |  |
| OP-215G | 3000 | 20 | 0.2 | 50 | 8 | $20^{\dagger *}$ | H, J8, N8 |  |
| OP-227E | 80 | 1.0 | 40 | 3000 | 1.7 | 6 | J, N | Dual Matched OP-27 |
| OP-227G | 180 | 1.8 | 80 | 2000 | 1.7 | 9 | J, N |  |
| OP-237E | 80 | 1.0 | 40 | 3000 | 10 | 6 | J, N | Dual Matched OP-37 |
| OP-237G | 180 | 1.8 | 80 | 2000 | 10 | 9 | J, N |  |
| OP-270A | 75 | 1 | 20 | 750 | 1.7 | 6.5 | $J$ | Dual Op Amp, Low Noise |
| OP-270C | 250 | 3 | 60 | 350 | 1.7 | $3.6{ }^{\dagger}$ | N, S |  |

[^14]
## OP AMP SELECTION GUIDE

COMmERCIAL PRECISION OP AMPS

| PART NUMBER | ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{0 S}$ MAX <br> $(\mu \mathrm{V})$ | $\begin{gathered} \text { TC } \\ V_{0 S} \\ \left(\mu V /{ }^{\circ} \mathrm{C}\right) \\ \hline \end{gathered}$ | ${ }_{\text {MAX }}^{\mathrm{IB}_{8}}$ <br> (nA) | AyoL MIN (V/mV) | $\begin{gathered} \hline \text { SLEW RATE } \\ \text { MIN } \\ (\mathrm{V} / \mu \mathrm{s}) \end{gathered}$ | NOISE MAX 10Hz ( $\mathrm{n} V / \mathrm{Hzz}$ ) | PACKAGES AVAILABLE |  |
| QUAD |  |  |  |  |  |  |  |  |
| LT1014AC | 180 | 2.0 | 20 | 1500 | 0.2 | $24^{\dagger}$ | J | Precision Quad Op Amp in 14-Pin Package |
| LT1014C | 300 | 2.5 | 30 | 1200 | 0.2 | $24^{+}$ | J, N |  |
| LT1014D | 800 | 5.0 | 30 | 1200 | 0.2 | $24^{\dagger}$ | N, S |  |
| LT1058AC | 600 | 10 | 0.05 | 150 | 10 | $26^{+}$ | $J$ | Low Offset JFET Input Multiple Op Amps Combine High Speed and Excellent DC Specs |
| LT1058ACN | 600 | 15 | 0.05 | 150 | 10 | $26^{+}$ | N |  |
| LT1058C | 1000 | 15 | 0.075 | 100 | 8 | $26^{+}$ | J |  |
| LT1058CN | 1000 | 22 | 0.075 | 100 | 8 | $26^{+}$ | N |  |
| LT1079AC | 120 | 2.0 | 8 | 250 | $0.07^{\dagger}$ | 40 | J, N | Micropower, Precision, Single Supply, Low Noise Quad |
| LT1079C | 150 | 2.5 | 10 | 200 | $0.07{ }^{\dagger}$ | $29^{\dagger}$ | J, N, S |  |
| LT1125AC | 90 | 1 | 20 | 2000 | 3 | 5.5 | N | Precision Quad Op Amp, Low Noise, High Speed |
| LT1125C | 140 | 1.5 | 30 | 1500 | 2.7 | 5.5 | J, N, S |  |
| LT1127AC | 90 | 1.0 | 20 | 2.0 | 8 | 5.5 | N |  |
| LT1127C | 140 | 1.5 | 30 | 1.5 | 8 | 5.5 | N, J, S |  |
| LT1179AC | 100 | 2.2 | 5 | 140 | 0.013 | 75 | J, N | 174A Max, Single Supply, Precision Quad |
| LT1179C | 150 | 3.0 | 6 | 1.10 | 0.013 | $50^{\dagger}$ | J, N |  |
| LTC1053C | 5 | 0.05 | 0.05 | 1000 | $4^{\dagger}$ | $0.4 \mu \vee p-p * *$ | J, N | Quad, Precision Auto Zeroed Op Amp. No External Capacitors Required. |
| OP-470A | 400 | 2 | 25 | 500 | 1.4 | 6.5 | J | Quad Op Amp, Low Noise |
| OP-470C | 1000 | $2^{\dagger}$ | 60 | 400 | 1.4 | 6.5 | N, S |  |

${ }^{\dagger}$ Typical Spec * 100Hz Noise ** DC to 1 Hz Noise
NOTE: See page 4-3 for DESC Cross Reference Numbers

MILITARY HIGH SPEED OP AMPS

|  | ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PART NUMBER | MIN SLEW RATE (V/us) | ```TYP SETTLING TIME T0 0.01\% ( \(\mu \mathrm{s}\) )``` | TYPICAL GAIN BANDWIDTH PRODUCT (MHz) |  | $\begin{aligned} & \operatorname{MAX} \\ & V_{O S} \\ & (\mu V) \end{aligned}$ | $\stackrel{\mathrm{I}_{\mathrm{B}}}{\text { MAX }}$ $(\mathrm{nA})$ | PACKAGES AVAILABLE | IMPORTANT FEATURES |
| SINGLE |  |  |  |  |  |  |  |  |
| LT1022AM | 23 | 1.5 | 8.5 | 150 | 250 | 0.05 | H | Very Good DC Specs |
| LT1022M | 18 | 1.5 | 8.0 | 120 | 600 | 0.05 | H |  |
| LT1028AM | 11 | * | 75 | 7000 | 40 | 90 | H, J8 | Lowest Voltage Noise, Good DC Specs |
| LT1028M | 11 | * | 75 | 5000 | 80 | 180 | H, 18 |  |
| LT1037AM | 11 | * | 60 | 7000 | 25 | 35 | H, J8 | Low Voltage Noise, Good DC Specs |
| LT1037M | 11 | * | 60 | 5000 | 60 | 55 | H, J8 |  |
| LT1055AM | 10 | 1.5 | 5.5 | 150 | 150 | 0.05 | H | Lowest Offset JFET Input Op Amps |
| LT1055M | 7.5 | 1.5 | 4.5 | 120 | 400 | 0.05 | H |  |
| LT1056AM | 12 | 1.5 | 6.5 | 150 | 180 | 0.05 | H |  |
| LT1056M | 9 | 1.5 | 5.5 | 120 | 450 | 0.05 | H |  |
| LT1122AM | 60 | $\begin{gathered} 0.340^{\star \star} \\ 0.540^{* * *} \end{gathered}$ | 14 | 180 | 600 | 0.075 | 18 | JFET Input. Faster and Better DC Specs Than OP-42. A and C Grades Have 100\% Tested Settling Time |
| LT1122BM | 60 | 0.350 ** | 14 | 180 | 600 | 0.075 | J8 |  |
| LT1122CM | 50 | $\begin{gathered} 0.350^{\star \star} \\ 0.590^{\star * *} \end{gathered}$ | 13 | 150 | 900 | 0.1 | J8 |  |
| LT1122DM | 50 | 0.360** | 13 | 150 | 900 | 0.1 | J8 | Inverting Applications Can Use External Compensation to Get $150 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate |
| LT1190 | 325 | $0.140^{\dagger}$ | 50 | 8 | 14000 | 2500 | J8 | Color Video Performance, High Speed, Wide Bandwidth, High Output Drive |
| LT1191 | 325 | $0.110^{\dagger}$ | 90 | 6 | 5000 | 2500 | J8 |  |
| LT1192 | 325 | $0.090^{+}$ | 350 | 16 | 2500 | 2500 | J8 |  |
| LT1193 | 350 | $0.180^{+}$ | 160 | - | 12000 | 3500 | J8 | High Speed, High Output Drive, High CMRR, Color Video, Preset Gain and Adj Gain |
| LT1194 | 350 | $0.200^{\dagger}$ | 350 | - | 6000 | 3500 | J8 |  |
| LT1223 | 800 | $0.075^{\dagger}$ | 100 | - | 3000 | - | J8, N8, S8 | High Speed Plus Good DC Performance |
| LT1228 | 300 | $0.045^{\dagger}$ | 100 | - | 15000 | - | J8 | Electronic DC Gain Control |
| LM118 | 50 | $1^{\dagger}$ | 15 | 25 | 4000 | 250 | H | Inverting Applications Can Use External Compensation to Get 150V/us Slew Rate |
| LT118A | 50 | $1^{\dagger}$ | 15 | 200 | 1000 | 250 | H, J8 | Fast Slew Rate |
| OP-15A | 10 | 4.5 | 6 | 100 | 500 | 0.05 | H | Precision JFET Input, No Phase Reversal |
| OP-15B | 7.5 | 4.5 | 5.7 | 75 | 1000 | 0.1 | H |  |
| OP-15C | 5 | 4.7 | 5.4 | 50 | 3000 | 0.2 | H |  |
| OP-16A | 18 | 3.8 | 8 | 100 | 500 | 0.05 | H | Precision JFET Input, No Phase Reversal |
| OP-16B | 12 | 3.8 | 7.6 | 75 | 1000 | 0.1 | H |  |
| OP-16C | 9 | 4.0 | 7.2 | 50 | 3000 | 0.2 | H |  |
| DUAL |  |  |  |  |  |  |  |  |
| LT1057AM | 10 | 1.4 | 3.5 | 150 | 450 | 0.05 | H, J8 | Low Offset Voltage, JFET Input |
| LT1057M | 8 | 1.4 | 3 | 100 | 800 | 0.075 | H, J8 |  |
| LT1229 | 300 | $0.045^{\dagger}$ | 100 | - | 15000 | - | $J 8$ | Fast Slew Rate, Current Feedback Architecture |
| LF412AM | 10 | 2.3 | 5.7 | 100 | 1000 | 0.1 | H, J8 | JFET Input |
| OP-215A | 10 | 2.3 | 5.7 | 150 | 1000 | 0.1 | H, J8 | JFET Input |
| OP-215C | 8 | 2.4 | 5.5 | 50 | 3000 | 0.2 | H, J8 |  |
| OP-237A | 10 | * | 40 | 3000 | 80 | 40 | $J$ | Dual Matched OP-37 |
| OP-237C | 10 | * | 40 | 2000 | 180 | 80 | $J$ |  |
| QUAD |  |  |  |  |  |  |  |  |
| LT1058AM | 10 | 1.4 | 3.5 | 150 | 600 | 0.05 | J | Lowest Offset Voltage, JFET Input Quad |
| LT1058M | 8 | 1.4 | 3 | 100 | 1000 | 0.075 | $J$ |  |
| LT1230 | 300 | $0.045^{\dagger}$ | 100 | - | 15000 | - | J | Fast Slew Rate, Current Feedback Architecture |

${ }^{\dagger}$ To $0.1 \% \quad *$ Not recommended for Fast Settling Applications. $\quad{ }^{* *} 10 \mathrm{~V}$ Step, to 1 mV at Sum Node. $\quad * * *$ Maximum Value, 10 V Step, to 1 mV at Sum Node. NOTE: See page 4-3 for DESC Cross Reference Numbers

## OP AMP SELECTION GUIDE

## COMmercial hich speed op amps

| PART NUMBER | ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN SLEW RATE ( $\mathrm{V} / \mathrm{\mu s}$ ) | TYP SETTLING TIME TO $0.01 \%$ $(\mu \mathrm{~s})$ | TYPICAL GAIN BANDWIDTH PRODUCT (MHz) |  | $\begin{aligned} & \operatorname{MAX} \\ & V_{0 S} \\ & (\mu \mathrm{~V}) \\ & \hline \end{aligned}$ | $\stackrel{l_{B}^{\prime}}{\text { MAXX }}$ $(\mathrm{nA})$ | PACKAGES AVAILABLE |  |
| SINGLE |  |  |  |  |  |  |  |  |
| LT1022AC | 23 | 1.5 | 8.5 | 150 | 250 | 0.05 | H | JFET Input, Very Good Specs |
| LT1022CH | 18 | 1.5 | 8.0 | 120 | 600 | 0.05 | H |  |
| LT1022CN8 | 18 | 1.5 | 8.0 | 100 | 1000 | 0.05 | N8 |  |
| LT1028AC | 11 | * | 75 | 7000 | 40 | 90 | H, J8, N8 | Lowest Voltage Noise, Good DC Specs |
| LT1028C | 11 | * | 75 | 5000 | 80 | 180 | H, J8, N8, S |  |
| LT1037AC | 11 | * | 60 | 7000 | 25 | 35 | H, J8, N8 | Low Voltage Noise, Good DC Specs |
| LT1037C | 11 | * | 60 | 5000 | 60 | 55 | H, J8, N8, S |  |
| LT1055AC | 10 | 1.5 | 5.5 | 150 | 150 | 0.05 | H | Lowest Offset Voltage, JFET Input Op Amp |
| LT1055C | 7.5 | 1.5 | 4.5 | 120 | 400 | 0.05 | H |  |
| LT1055CN8 | 7.5 | 1.5 | 4.5 | 120 | 700 | 0.05 | H8 |  |
| LT1055S8 | 7.5 | 1.5 | 4.5 | 120 | 1500 | 0.1 | S8 |  |
| LT1056AC | 12 | 1.5 | 6.5 | 150 | 180 | 0.05 | H | Lowest Offset Voltage, JFET Input Op Amp |
| LT1056C | 9 | 1.5 | 5.5 | 120 | 450 | 0.05 | H |  |
| LT1056CN8 | 9 | 1.5 | 5.5 | 120 | 800 | 0.05 | N8 |  |
| LT1056S8 | 9 | 1.5 | 5.5 | 120 | 1500 | 0.1 | S8 |  |
| LT1115C | 10 | * | 70 | 2000 | 280 | 380 | N8, S8 | Optimized for Audio Applications |
| LT1122AC | 60 | $\begin{gathered} 0.340^{* *} \\ 0.540^{* * *} \end{gathered}$ | 14 | 180 | 600 | 0.075 | J8, N8 | JFET Input. Faster and Better DC Specs Than OP-42. A and C Have Grades 100\% Tested Settling Time |
| LT1122BC | 60 | 0.350 ** | 14 | 180 | 600 | 0.075 | J8, N8 |  |
| LT1122CC | 50 | $\begin{aligned} & 0.350^{* *} \\ & 0.590^{* * *} \end{aligned}$ | 13 | 150 | 900 | 0.1 | J8, N8, S8 |  |
| LT1122DC | 50 | 0.360** | 13 | 150 | 900 | 0.1 | J8, N8, S8 |  |
| LT1190C | $450^{\text {tt }}$ | $0.1{ }^{+}$ | 50 | $45^{\text {tt }}$ | $2^{\text {+t }}$ | $500^{+t}$ | N8, S8 | $\pm 5 \mathrm{~V}$ Supply Color Video Op Amps |
| LT1191C | $450{ }^{++}$ | $0.1{ }^{+}$ | 90 | $44^{+\dagger}$ | $1^{\text {t+ }}$ | $500^{\text {tt }}$ | N8, S8 |  |
| LT1192C | $450{ }^{\text {tt }}$ | $0.1^{\dagger}$ | $400\left(A_{V} \geq 5\right)$ | $40^{t t}$ | $0.2{ }^{\text {tt }}$ | $500^{\text {tt }}$ | N8, S8 |  |
| LT1193 | $450{ }^{+t}$ | $0.1{ }^{+}$ | 70 | - | $2^{+1}$ | $500^{+t}$ | N8, S8 | Color Video Differential Amplifier |
| LT1194C | $450{ }^{\text {tt }}$ | $0.1{ }^{+}$ | 40 | - | $2^{\text {tt }}$ | $500^{\text {tt }}$ | N8, S8 |  |
| LT1200C | 30 | $0.430^{+}$ | 11.0 | 4 | 1000 | 1000 | N8, 58 | Low Supply Current Op Amp |
| LT1217C | 100 | $280{ }^{\dagger}$ | 10.0 | 3.1 | 3000 | 500 | N8, 88 | Low Power Current Feedback Amplifier |
| LT1220C | 200 | $0.09^{\dagger}$ | 45 | 20 | 1000 | 300 | N8 | Ultra High Speed, Good DC Specs |
| LT1221C | 200 | $0.09^{\dagger}$ | 150 ( $A_{V} \geq 4$ ) | 50 | 1000 | 300 | N8 |  |
| LT1222C | 200 | $0.09^{\dagger}$ | 500 ( $A_{V} \geq 10$ ) | 100 | 1000 | 300 | N8 |  |
| LT1223C | 800 | $0.075^{\dagger}$ | 100 | 3.1 | 3000 | 3000 | N8, S8 | Current Feedback Amplifier |
| LT1224 | 250 | $0.090^{\dagger}$ | 45 | 3.3 | 2000 | 8000 | J8, N8, S8 | High Speed, DC Precision, Can Drive Unlimited Capacitive Load While Remaining Stable |
| LT1225 | 250 | $0.070^{\dagger}$ | 150 | 12.5 | 1000 | 8000 | J8, N8, S8 |  |
| LT1226 | 250 | $0.075^{\dagger}$ | 1000 | 50 | 1000 | 8000 | J8, N8, S8 |  |
| LT1227C | 500 | $0.050^{\dagger}$ | 140.0 | 1 | 10000 | 3000 | N8, S8 | Current Feedback Amplifier |
| LT1228 | 300 | $0.045^{\dagger}$ | 100 | - | 10000 | - | J8, N8, S8 | Electronic DC Gain Control |
| LM318 | 50 | $1^{+}$ | 15 | 25 | 10000 | 500 | H, J8, N8. | Inverting Applications Can Use External Compensation to Set $150 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate |
| LT318A | 50 | $1^{+}$ | 15 | 200 | 1000 | 250 | H, J8, N8, S8 |  |
| OP-15E | 10 | 4.5 | 6 | 100 | 500 | 0.05 | H, N8 | Precision JFET Input, No Phase Reversal |
| OP-15F | 7.5 | 4.5 | 5.7 | 75 | 1000 | 0.1 | H, N8 |  |
| OP-15G | 5 | 4.7 | 5.4 | 50 | 3000 | 0.2 | H, N8 |  |
| OP-16E | 18 | 3.8 | 8 | 100 | 500 | 0.05 | H, N8 |  |
| OP-16F | 12 | 3.8 | 7.6 | 75 | 1000 | 0.1 | H, N8 |  |
| OP-16G | 9 | 4.0 | 7.2 | 50 | 3000 | 0.2 | H, N8 |  |

[^15]NOTE: See page 4-3 for DESC Cross Reference Numbers

## COMmercial hich speed op amps

|  | ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PART NUMBER | $\begin{aligned} & \text { MIN } \\ & \text { SLEW } \\ & \text { RATE } \\ & (V / \mu s) \end{aligned}$ | TYP <br> SETTLING TIME <br> TO $0.01 \%$ <br> $(\mu \mathrm{~s})$ | TYPICAL GAIN BANDWIDTH PRODUCT (MHz) |  | $\begin{aligned} & \operatorname{MAX} \\ & V_{0 S} \\ & (\mu \mathrm{~V}) \\ & \hline \end{aligned}$ | $\begin{aligned} & I_{B} \\ & \text { MÄX } \end{aligned}$ $(n A)$ | PACKAGES AVAILABLE |  |
| DUAL |  |  |  |  |  |  |  |  |
| LT1057AC | 10 | 1.4 | 3.5 | 150 | 450 | 0.05 | H, J8 | Low Offset Voltage, JFET Input |
| LT1057ACN8 | 10 | 1.4 | 3.5 | 150 | 450 | 0.05 | N8 |  |
| LT1057C | 8 | 1.4 | 3 | 100 | 800 | 0.075 | H, J8 |  |
| LT1057CN8 | 8 | 1.4 | 3 | 100 | 800 | 0.075 | N8 |  |
| LT1057S | 8 | 1.4 | 3 | 100 | 2000 | 0.1 | S |  |
| LT1057IS | 8 | 1.4 | 3 | 100 | 2000 | 0.1 | S |  |
| LT1229 | 300 | $0.045^{\dagger}$ | 100 | - | 15000 | - | N8, J8, S8 | Fast Slew Rate, Current Feedback Architecture |
| LF412AC | 10 | 2.3 | 5.7 | 100 | 1000 | 0.1 | H, J8, N8 | JFET Input |
| OP-215E | 10 | 2.3 | 5.7 | 150 | 1000 | 0.1 | H, J8, N8 | JFET Input |
| OP-215G | 8 | 2.4 | 5.5 | 50 | 3000 | 0.2 | H, J8, N8 |  |
| OP-237E | 10 | * | 40 | 3000 | 80 | 40 | J, N | Dual Matched OP-37 |
| OP-237G | 10 | * | 40 | 2000 | 180 | 80 | J, N |  |
| QUAD |  |  |  |  |  |  |  |  |
| LT1058AC | 10 | 1.4 | 3.5 | 150 | 600 | 0.05 | $J$ | Lowest Offset Voltage, Quad JFET, Input Op Amp |
| LT1058ACN | 10 | 1.4 | 3.5 | 150 | 600 | 0.05 | N |  |
| LT1058C | 8 | 1.4 | 3 | 100 | 1000 | 0.075 | $J$ |  |
| LT1058CN | 8 | 1.4 | 3 | - | 1000 | 0.075 | N |  |
| LT1230 | 300 | $0.045^{\dagger}$ | 100 | - | 15000 | - | N, J, S | Fast Slew Rate, Current Feedback Architecture |

${ }^{\dagger}$ To 0.1\% *Not recommended for Fast Settling Applications.
**10V Step, to 1 mV aî Sum Node.
***Maximum Value, 10 V Step, to 1 mV at Sum Node.
NOTE: See page 4-3 for DESC Cross Reference Numbers

## SELECTION BY DESIGN PARAMETEß

LOW OFFSET VOLTAGE - Max Input Offset Voltage ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| $\leq 15 \mu \mathrm{~V}$ | $\leq 25 \mu \mathrm{~V}$ | $\leq 75 \mu \mathrm{~V}$ | $\leq 150 \mu \mathrm{~V}$ | $\leq 1 \mathrm{mV}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LT1001AM | LT1001AC | LT1001 | LT1002 | LF412A |  |
| LTC1047 | LT1007A | LT1002A (D) | LT1006 | LH2108A (D) |  |
| LTC1049 | LT1012A | LT1006A | LT1008 | LM108A |  |
| LTC1050 | LT1037A | LT1007 | LT1012S8 | LM308A |  |
| LTC1050A | OP-07A | LT1012 | LT1013A (D) | LT1013 (D) |  |
| LTC1051 | OP-27A | LT1012D | LT1024 (D) | LT1014 (Q) |  |
| LTC1052 | OP-27E | LT1012S8 | LT1028 | LT1014A (Q) |  |
| LTC1053 | OP-37A | LT1024A (D) | LT1055AM | LT1022 ALL |  |
| LTC1150 | OP-37E | LT1037 | LT1055AC | LT1055M |  |
| LTC7652 |  | LT1077 | LT1079A (Q) | LT1055C |  |
|  |  | LT1078A (D) | LT1124 (D) | LT1056AM |  |
|  |  | LT1097C | LT1125A (Q) | LT1056AC |  |
|  |  | LT1097S8 | LT1126 (D) | LT1056M |  |
|  |  | LT1124A (D) | LT1127A (0) | LT1056C |  |
|  |  | LT1126A (D) | LT1178 (D) | LT1057 ALL (D) |  |
|  |  | LT1178A (D) | LT1179 (Q) | LT1058 ALL (Q) |  |
|  |  | OP-07E | LT1179A (Q) | LT1078 (D) |  |
|  |  | OP-07 | OP-05A | LT1079 (Q) |  |
|  |  | OP-97A | OP-07C, D | LT1115C |  |
|  |  | OP-97E | OP-27C | LT1122 ALL |  |
|  |  |  | CO-37C | LT1125 (Q) |  |
|  |  |  | OP-227A, E (D) | LT1127 (Q) |  |
|  |  |  | OP-237A, E (D) | LT1191 |  |
|  |  |  |  | LT1192 |  |
|  |  |  |  | LT1220 |  |
|  |  |  |  | LT1221 |  |
|  |  |  |  | LT1222 |  |
|  |  |  |  | OP-05 |  |
|  |  |  |  | OP-05E |  |
|  |  |  |  | OP-15A, E |  |
|  |  |  |  | OP-15B, F |  |
|  |  |  |  | OP-16A, E |  |
|  |  |  |  | OP-16B, F | (D) - Dual Op Amp <br> (Q) — Quad Op Amp |
|  |  |  |  | OP-215A, E (D) |  |

## OP AMP SELECTION GUIDE

## selection by design parameter

LOW BIAS CURRENT
Max Input Bias Current ( $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ )

| $\leq 0.2 \mathrm{nA}$ | $\leq 3 n \mathrm{~A}$ | $\leq 5 \mathrm{nA}$ | $\leq 10 \mathrm{nA}$ |
| :---: | :---: | :---: | :---: |
| LF155 ALL | LM108 | LT1001 | LM308A |
| LF156 ALL | LM108A | LT1002 (D) | LT1077A |
| LF412A ALL | LT1001A | LT1178A (D) | LT1078 (D) |
| LT1008 | LT1002A (D) | LT1179A (Q) | LT1078A (D) |
| LT1012 ALL | LT1006 ALL | OP-05E | LT1079 (Q) |
| LT1022 ALL | OP-05 | OP-07E | LT1079A (Q) |
| LT1024 ALL (D) | OP-05A |  | LT1178 (D) |
| LT1055 ALL | OP-07 |  | LT1179 (Q) |
| LT1056 ALL | OP-07A |  | OP-05C |
| LT1057 ALL (D) |  |  |  |
| LT1058 ALL (Q) |  |  |  |
| LT1097 |  |  |  |
| LT1122 ALL |  |  |  |
| LTC1047 (D) |  |  |  |
| LTC1049 ALL |  |  |  |
| LTC1050 |  |  |  |
| LTC1051 |  |  |  |
| LTC1052 |  |  |  |
| L.TC1053 |  |  |  |
| LTC1150 |  |  |  |
| LTC7652 |  |  |  |
| OP-15 ALL |  |  |  |
| OP-16 ALL |  |  |  |
| OP-97A/E |  |  |  |
| OP-215 ALL (D) |  |  |  |

(D) - Dual Op Amp
(Q) — Quad Op Amp

## SINGLE SUPPLY OPERATION

(Inputs and Outputs Operate Down to Ground
with +V, GND Voltage Supplies)

| SINGLE | DUAL | QUAD |
| :--- | :--- | :--- |
| LT1006 | LT1013 | LT1014 |
| LT1077 | LT1078 | LT1079 |
| LTC1049 | LT1178 | LT1179 |
| LTC1050 | LTC1047 | LTC1053 |
| LTC1052 | LTC1051 |  |
| LTC1150 |  |  |

LOW OFFSET VOLTAGE DRIFT
Maximum Offset Voltage Drift

| $\leq 0.05 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\leq 0.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\leq 1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\leq 1.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\leq 2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\leq 3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\leq 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LTC1047 (D) | LT1001A | LT1001 | LT1002 (D) | LM10* | LT1006CN8 | LH2108A (D) |
| LTC1050 | LT1007A | LT1002A (D) | LT1006A | LM108* | LT1013C (D) | LM10C* |
| LTC1050A | LT1012A | LT1007 | LT1008 | LT1006 | LT1013M (D) | LM108A |
| LTC1051 (D) | LT1037A | LT1012C | LT1012M | LT1012D | LT1014C (Q) | LM308A |
| LTC1052 | LTC1049 ALL | LT1037 | LT1024A (D) | LT1012S8 | LT1014M ( ${ }^{\text {a }}$ ) | LT1006S8 |
| LTC1053 (Q) | OP-07A | LT1028 ALL | LT1124 (D) | LT1013A (D) | LT1078 (D) | LT1013D (D) |
| LTC1150 | OP-27A/E | LT1124A (D) | LT1125 (Q) | LT1014A (Q) | LT1079 (Q) | LT1014D (Q) |
|  | OP-37A/E | LT1125A (Q) | LT1126 (D) | LT1024 (D) | LT1178 (D) | LT1022A |
|  |  | LT1126A (D) | LT1127 (Q) | LT1078A (D) | LT1179 (Q) | LT1055A |
|  |  | LT1127A (Q) | OP-07 | LT1079A (Q) |  | LT1056A |
|  |  | OP-05A/E | OP-07E | OP-05 |  | OP-05C |
|  |  | OP-227A/E |  | OP-07C |  | OP-15A/E |
|  |  | OP-237AE |  | OP-27C/G |  | OP-16A/E |
|  |  |  |  | OP-37C/G |  |  |
|  |  |  |  | OP-227C/G |  |  |
|  |  |  |  | OP-237C/G |  |  |

*Typical (D) - Dual Op Amp (Q) - Quad Op Amp

## OP AMP SELECTION GUIDE

## SELECTION BY DESIGO PARAMETER

## LOW NOISE

Typ Equivalent Input Noise Voltage
per $\sqrt{ } \mathrm{Hz}, \mathrm{f}=10 \mathrm{~Hz}, \mathrm{R}_{\mathrm{S}}=100 \Omega$

| $\leq 1 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | $\leq 25 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| :---: | :---: |
| LT1028 ALL | *LF155 ALL |
| LT1115 | *LF156 ALL |
|  | *LF355 ALL |
|  | LT1001 ALL |
|  | LT1002 ALL (D) |
| $\leq 5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | LT1006 ALL |
| LT1007 ALL | LT1008 |
| LT1037 ALL | $\begin{aligned} & \text { LT1012 } \\ & \text { LT1013 ALL (D) } \end{aligned}$ |
| LT1124 ALL (D) |  |
| LT1125 ALL (Q) | LT1014 ALL (D) |
| LT1126 ALL (D) | LT1022 ALL <br> *LT1055 ALL |
| LT1127 ALL (Q) | *LT1056 ALL |
| OP-27 ALL | LTC7652 |
| OP-37 ALL |  |
| OP-227 ALL (D) | OP-07 ALL |
| OP-237 ALL (D) | *OP-15 ALL |
|  | *OP-16 ALL |

*100 Hz Noise (D) - Dual Op Amp

HIGH SLEW RATE
Typ Slew Rate

| $\geq \mathbf{1 0 V} / \mu \mathbf{s}$ | $\geq \mathbf{5 0 V} / \mu \mathbf{s}$ | $\geq \mathbf{1 0 0 V} / \mu \mathbf{s}$ |
| :--- | :--- | :--- |
| LF412A (D) | LM118/318 | LT1190 |
| LT1022 ALL | LT118A/318A | LT1191 |
| LT1028 ALL | LT1010 | LT1192 |
| LT1037 ALL | LT1122 ALL | LT1193 |
| LT1055 ALL | LT1200 | LT1194 |
| LT1056A |  | LT1217 |
| LT1057A (D) |  | LT1220 |
| LT1058A (Q) |  | LT1221 |
| LT1115 |  | LT1222 |
| LT1126 ALL (D) |  | LT1223 |
| LT1127 ALL (Q) |  | LT1224 |
| OP-16A, B |  | LT1225 |
| OP-16E, F |  | LT1226 |
| OP-37 ALL |  | LT1227 |
| OP-215A, E (D) |  | LT1228 |
| OP-237 ALL (D) |  | LT1229 (D) |
|  |  | LT1230 (Q) |

(D) — Dual Op Amp (Q) - Quad Op Amp

LOW POWER
Maximum Supply Current (per Amplifier)

| $\leq \mathbf{5 0} \mu \mathbf{A}$ | $\leq \mathbf{6 0 \mu} \mathbf{A}$ | $\leq 1 \mathrm{~mA}$ |
| :--- | :--- | :--- |
| LT1078A (D) | LT1077 | LH2108A (D) |
| LT1079A (Q) | LT1078 (D) | LM108A |
| LT1178 (D) | LT1079 (Q) | LT1006 |
| LT1178A (D) |  | LT1008 |
| LT1179 (Q) |  | LT1012 ALL |
| LT1179A (Q) |  | LT1013 (D) |
|  |  | LT1014 (Q) |
|  |  | LT1024 (D) |
|  |  | LT1079 |
|  |  | LTC1047 |
|  |  | LTC1049 ALL |
|  |  | OP-97A/E |

(D) - Dual Op Amp

HIGH GAIN
Typ Open Loop Gain

| $\geq \mathbf{2 0 0} \frac{\mathbf{V}}{\mathbf{m V}}$ | $\geq \mathbf{1 0 0 0} \frac{\mathbf{V}}{\mathbf{m V}}$ |
| :--- | :--- |
| LT118A | LT1006A |
| LT318A | LT1007 |
| LT1001 | LT1012 ALL |
| LT1002 (D) | LT1013 (D) |
| LT1006 | LT1014 (Q) |
| LT1008 | LT1028 |
| LT1077 | LT1037 |
| LT1078 (D) | LT1077 |
| LT1079 (Q) | LT1078 |
| LT1178 (D) | LT1079 |
| LT1179 (Q) | LT1097 |
| OP-05 | LT1115 |
| OP-07 | LT1124 |
|  | LT1125 |
|  | LT1126 |
|  | LT1127 |
|  | LTC1049 ALL |
|  | LTC1050 |
|  | LTC1051 |
|  | LTC1052 |
|  | LTC1053 |
|  | LTC7652 |
|  | OP-27 |
|  | OP-37 |
|  | OP-97AE |
| OP-227 (D) |  |
| OP-237 (D) |  |

PACKAGES

|  |  | 0000008 0 000000 <br> Papyerirg | 8000 0.000 8000 |  | $\begin{aligned} & \text { Anan } \\ & \text { ARMWN } \end{aligned}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} H \\ \text { TO.5 } \\ 8 \text { LEAD } \\ \text { 10LEAD } \end{gathered}$ | $\begin{gathered} \text { J8 } \\ \text { HERMETIC } \\ \text { DIP } \\ \text { 8LEAD } \end{gathered}$ | HERMETIC <br> DIP <br> 14 LEAD <br> 16 LEAD <br> 18 LEAD <br> 20 LEAD <br> 24 LEAD | $\begin{aligned} & \text { N8 } \\ & \text { PLASTIC } \\ & \text { DIP } \\ & \text { 8LEAD } \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \text { PLASTIC } \\ & \text { DIP } \\ & \text { 14LEAD } \\ & \text { 16LEAD } \\ & \text { 18LEAD } \\ & \text { 20 LEAD } \\ & \text { 24LEAD } \end{aligned}$ | $\begin{aligned} & \text { D8 } \\ & \text { HERMETIC } \\ & \text { DIP } \\ & \text { 8LEAD } \end{aligned}$ | $\begin{gathered} \text { D } \\ \text { HERMETIC } \\ \text { DIP } \\ 14 \text { LEAD } \\ 16 \text { LEAD } \\ 18 \text { LEAD } \end{gathered}$ | $\begin{gathered} \text { S8 } \\ \text { PLASTIC } \\ \text { SO } \\ \text { 8LEAD } \end{gathered}$ | $\begin{gathered} \text { S } \\ \text { PLASTIC } \\ \text { SO } \\ 14 \text { LEAD } \\ 16 \text { LEAD } \end{gathered}$ | S <br> PLASTIC <br> SOL <br> 16 LEAD <br> 18LEAD <br> 20LEAD <br> 24LEAD <br> 28LEAD | $\begin{gathered} \text { W } \\ \text { CERPAK } \\ \text { 10IEAD } \end{gathered}$ |

NOTES
SECTION 2—AMPLIFIERS
PRECISION OPERATIONAL AMPLIFIERS
LT1007CS8/LT1037CS8, Low Noise, High Speed Precision Operational Amplifiers ..... 2-16
LT1013/LT1014, Dual/Quad Precision Operational Amplifiers ..... 2-19
LT1028CS8, Ultra-Low Noise Precision High Speed Operational Amplifier ..... 2-38
LT1057S/LT1057IS, LT1058S/LT1058IS, Dual/Quad JFET Input Precision High Speed Op Amps ..... 2-41
LT1057S8/LT1057IS8, Dual JFET Input Precision High Speed Op Amps ..... 2-44
LT1077, Micropower, Single Supply, Precision Operational Amplifier ..... 2-45
LT1078/LT1079, Micropower, Dual/Quad, Single Supply, Precision Operational Amplifiers ..... 2-56
LT1097, Low Cost, Low Power Precision Operational Amplifier ..... 2-74
LT1112/LT1114, Dual/Quad Low Power Precision, Picoamp Input Operational Amplifiers ..... 13-43
LT1115, Ultra-Low Noise, Low Distortion, Audio Operational Amplifier ..... 2-82
LT1124/LT1125, Dual/Quad Low Noise, High Speed Precision Operational Amplifiers ..... 2-94
LT1126/LT1127, Dual/Quad Decompensated Low Noise, High Speed Precision Operational Amplifiers ..... 2-105
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier ..... 13-50
LT1178/LT1179, 17 $\mu$ A Max, Dual/Quad, Single Supply, Precision Operational Amplifiers ..... 2-112
PRECISION OPERATIONAL AMPLIFIERS, ENHANCED AND SECOND SOURCE
OP-270/OP-470, Dual/Quad Low Noise, Precision Operational Amplifiers ..... 2-120

## features

- Guaranteed $4.5 \mathrm{nV} / \sqrt{\mathrm{Hz}} 10 \mathrm{~Hz}$ Noise
- Guaranteed $3.8 \mathrm{nV} / \sqrt{\mathrm{Hz}} 1 \mathrm{kHz}$ Noise
- 0.1 Hz to 10 Hz Noise, $60 n \mathrm{Vp}-\mathrm{p}$, Typical
- Guaranteed 5 Million Min. Voltage Gain, $R_{L}=2 k \Omega$
- Guaranteed 2 Million Min. Voltage Gain, $\mathrm{R}_{\mathrm{L}}=600 \Omega$
- Guaranteed $60 \mu \mathrm{~V}$ Max. Offset Voltage
- Guaranteed $1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Max. Drift with Temperature
- Guaranteed 11V/ $\mu$ sec Min. Slew Rate (LT1037)
- Guaranteed 110 dB Min. CMRR


## APPLICATIONS

- Low Noise Signal Processing
- Microvolt Accuracy Threshold Detection
- Strain Gauge Amplifiers
- Direct Coupled Audio Gain Stages
- Sine Wave Generators
- Tape Head Preamplifiers
- Microwave Preamplifiers


## DESCRIPTIOn

Next to the LT1028, the LT1007/LT1037 series features the lowest noise performance available to date for monolithic operational amplifiers: $2.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ wideband noise (less than the noise of a $400 \Omega$ resistor), $1 / f$ corner frequency of 2 Hz and 60 nV peak-to-peak 0.1 Hz to 10 Hz noise. Low noise is combined with outstanding precision and speed specifications: $20 \mu \mathrm{~V}$ offset voltage, $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, drift, 126 dB common mode and power supply rejection, and 60 MHz gain-bandwidth-product on the decompensated LT1037, which is stable for closed loop gains of 5 or greater.

The voltage gain of the LT1007/LT1037 is an extremely high 20 million driving a $2 \mathrm{k} \Omega$ load and 12 million driving a $600 \Omega$ load to $\pm 10 \mathrm{~V}$.

In the design, processing, and testing of the device, particular attention has been paid to the optimization of the entire distribution of several key parameters. Consequently, the specifications have been spectacularly improved compared to competing amplifiers.

The sine wave generator application shown below utilizes the low noise and low distortion characteristics of the LT1037.

Ultra-Pure 1kHz Sine Wave Generator

0.1 Hz to 10 Hz Noise


LT1007CSE•TAO1

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage $\qquad$ $\pm 22 \mathrm{~V}$
Input Voltage $\qquad$ Equal to Supply Voltage
Output Short Circuit Duration $\qquad$ .Indefinite
Differential Input Current (Note 5) $\pm 25 \mathrm{~mA}$
Operating Temperature Range $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range All Devices $\qquad$ .$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $\qquad$

PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
| - 20 | LT1007CS8 |
| +10 ${ }^{3}$ - 6 OUt | LT1037CS8 |
|  | PART MARKING |
| 8 8-LEAD PLASTIC SOOL | 1007 |
|  | 1037 |

ELECTRICAL CHARACTERISTICS $v_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | $\begin{gathered} \text { LT1007C } \\ \text { LT1037C } \\ \text { TYP } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 1) |  | 20 | 60 | $\mu \mathrm{V}$ |
| $\frac{\overline{\Delta V_{O S}}}{\overline{\Delta T i m e}}$ | Long Term Input Offset Voltage Stability | (Notes 2 and 3) |  | 0.2 | 1.0 | $\mu \mathrm{V} / \mathrm{Mo}$ |
| los | Input Offset Current |  |  | 12 | 50 | nA |
| ${ }_{\text {I }}$ | Input Bias Current |  |  | $\pm 15$ | $\pm 55$ | nA |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | 0.1 Hz to 10 Hz (Note 3) |  | 0.06 | 0.13 | $\mu \vee p$-p |
|  | Input Noise Voltage Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \text { (Note 3) } \\ & f_{0}=1000 \mathrm{~Hz} \text { (Note 3) } \end{aligned}$ |  | $\begin{aligned} & 2.8 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.8 \end{aligned}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{i}_{n}$ | Input Noise Current Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \text { (Note 3) } \\ & f_{0}=1000 \mathrm{~Hz} \text { (Note 3) } \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
|  | Input Resistance-Common Mode |  |  | 5 |  | G $\Omega$ |
|  | Input Voltage Range |  | $\pm 11.0$ | $\pm 12.5$ |  | $V$ |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 11 \mathrm{~V}$ | 110 | 126 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 106 | 126 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 12 \mathrm{~V} \\ & R_{L} \geq 1 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 600 \Omega, V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 3.5 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20.0 \\ & 16.0 \\ & 12.0 \\ & \hline \end{aligned}$ |  | $\mathrm{V} / \mu \mathrm{V}$ <br> $\mathrm{V} / \mu \mathrm{V}$ <br> $\mathrm{V} / \mu \mathrm{V}$ |
| $V_{\text {OUT }}$ | Maximum Output Voltage Swing | $\begin{aligned} & R_{L} \geq 2 k \Omega \\ & R_{L} \geq 600 \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 10.5 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 12.5 \end{aligned}$ |  | V |
| SR | $\begin{array}{ll}\text { Slew Rate } & \text { LT1007 } \\ & \text { LT1037 }\end{array}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~A}_{\mathrm{VCL}} \geq 5 \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 11 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & V / \mu \mathrm{s} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |
| GBW | Gain-Bandwidth Product LT1007 | $\begin{aligned} & f_{0}=100 \mathrm{kHz} \text { (Note 4) } \\ & \left.f_{0}=10 \mathrm{kHz} \text { (Note 4), (AVCL } \geq 5\right) \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 45 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 60 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| $\underline{Z_{0}}$ | Open Loop Output Resistance | $V_{0}=0, l_{0}=0$ |  | 70 |  | $\Omega$ |
| $\mathrm{P}_{\mathrm{d}}$ | $\begin{array}{ll}\text { Power Dissipation } & \text { LT1007 } \\ & \text { LT1037 }\end{array}$ |  |  | $\begin{aligned} & 80 \\ & 85 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |

## 

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | $\begin{gathered} \text { LT1007C } \\ \text { LT1037C } \\ \text { TYP } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | (Note 1) | - |  | 35 | 110 | $\mu \mathrm{V}$ |
| $\frac{\Delta \mathrm{V}_{\mathrm{os}}}{\Delta \mathrm{Temp}}$ | Average Input Offset Drift | (Note 6) | $\bullet$ |  | 0.3 | 1.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 15 | 70 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  | $\bullet$ |  | $\pm 20$ | $\pm 75$ | nA |
|  | Input Voltage Range |  | $\bullet$ | $\pm 10.5$ | $\pm 11.8$ |  | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 10.5 \mathrm{~V}$ | $\bullet$ | 106 | 120 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 102 | 120 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 1 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 18.0 \\ & 14.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mu \mathrm{V} \\ & \mathrm{~V} / \mu \mathrm{V} \end{aligned}$ |
| V OUT | Maximum Output Voltage Swing | $R_{L} \geq 2 \mathrm{k} \Omega$ | $\bullet$ | $\pm 12.0$ | $\pm 13.6$ |  | V |
| $\mathrm{P}_{\mathrm{d}}$ | Power Dissipation |  | $\bullet$ |  | 90 | 160 | mW |

The - denotes the specifications which apply over full operating temperature range.
Note 1: Input Offset Voltage measurements are performed by automatic test equipment approximately 0.5 seconds after application of power.
Note 2: Long Term Input Offset Voltage Stability refers to the average trend line of Offset Voltage vs Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in $V_{O S}$ during the first 30 days are typically $2.5 \mu \mathrm{~V}$.
Note 3: This parameter is tested on a sample basis only.

Note 4: This parameter is guaranteed by design and is not tested.
Note 5: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 0.7 \mathrm{~V}$, the input current should be limited to 25 mA .
Note 6: The Average Input Offset Drift performance is within the specifications unnulled or when nulled with a pot having a range of $8 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$.

## features

\author{

- Single Supply Operation <br> Input Voltage Range Extends to Ground <br> Output Swings to Ground while Sinking Current <br> - Pin Compatible to 1458 and 324 with Precision Specs <br> - Guaranteed Offset Voltage <br> - Guaranteed Low Drift <br> - Guaranteed Offset Current <br> - Guaranteed High Gain <br> 5 mA Load Current <br> 17mA Load Current <br> - Guaranteed Low Supply Current <br> $150 \mu \mathrm{~V}$ Max. <br> $2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Max. <br> 0.8 nA Max. <br> 1.5 Million Min. <br> 0.8 Million Min. <br> $500 \mu \mathrm{~A}$ Max. <br> - Low Voltage Noise, 0.1 Hz to $10 \mathrm{~Hz} \quad 0.55 \mu \mathrm{Vp}-\mathrm{p}$ <br> - Low Current Noise-Better than OP-07, $0.07 \mathrm{pA} / \sqrt{\mathrm{Hz}}$
}


## APPLICATIONS

- Battery-Powered Precision Instrumentation

Strain Gauge Signal Conditioners
Thermocouple Amplifiers
Instrumentation Amplifiers

- 4mA-20mA Current Loop Transmitters
- Multiple Limit Threshold Detection
- Active Filters
- Multiple Gain Blocks


## DESCRIPTION

The LT1014 is the first precision quad operational amplifier which directly upgrades designs in the industry standard 14-pin DIP LM324/LM348/OP-11/4156 pin configuration. It is no longer necessary to compromise specifications, while saving board space and cost, as compared to single operational amplifiers.
The LT1014's low offset voltage of $50 \mu \mathrm{~V}$, drift of $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, offset current of 0.15 nA , gain of 8 million, common-mode rejection of 117 dB , and power supply rejection of 120 dB qualify it as four truly precision operational amplifiers. Particularly important is the low offset voltage, since no offset null terminals are provided in the quad configuration. Although supply current is only $350 \mu \mathrm{~A}$ per amplifier, a new output stage design sources and sinks in excess of 20 mA of load current, while retaining high voltage gain.
Similarly, the LT1013 is the first precision dual op amp in the 8 -pin industry standard configuration, upgrading the performance of such popular devices as the MC1458/ 1558, LM158 and OP-221. The LT1013's specifications are similar to (even somewhat better than) the LT1014's.
Both the LT1013 and LT1014 can be operated off a single 5 V power supply: input common-mode range includes ground; the output can also swing to within a few millivolts of ground. Crossover distortion, so apparent on previous single-supply designs, is eliminated. A full set of specifications is provided with $\pm 15 \mathrm{~V}$ and single 5 V supplies.


LT1014 Distribution of Offset Voltage


## LT1013/LT1014

## absolute maximum ratings

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 22 \mathrm{~V}$
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . $\pm 30 \mathrm{~V}$
Input Voltage $\qquad$ Equal to Positive Supply Voltage ......... 5 V Below Negative Supply Voltage
Output Short Circuit Duration $\qquad$ Indefinite
Storage Temperature Range ............. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |  | ORDER PART NUMBER |  |  | ORDER PART NUMBER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LT1013AMH <br> LT1013MH <br> LT1013ACH <br> LT1013CH |  | LT1013AMJ8 LT1013MJ8 LT1013ACJ8 LT1013CJ8 LT1013CN8 T1013DN8 LT1013IN8 |  |  | LT1014AMJ LT1014MJ LT1014ACJ LT1014CJ LT1014CN LT1014DN LT1014IN |
|  |  | ORDER PART NUMBER |  |  |  | RDER PART NUMBER |
|  |  | LT1013DS8 LT1013IS8 |  |  |  | LT1014DS LT1014IS |
|  |  | PART MARKING |  |  |  | RT MARKING |
|  |  | $\begin{aligned} & \hline 1013 \\ & 10131 \end{aligned}$ |  |  |  | LT1014DS LT1014IS |

ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cm}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted

| SYMBOL | PARAMETER | CONDITIONS | LT1013AM/AC LT1014AM/AC |  |  | LT1013C/DIIM LT1014C/D/I/M |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{0 S}$ | Input Offset Voltage | $\begin{aligned} & \text { LT1013 } \\ & \text { LT1014 } \\ & \text { LT1013DII, LT1014D/I } \end{aligned}$ | - | $\begin{aligned} & 40 \\ & 50 \\ & - \end{aligned}$ | $\begin{aligned} & 150 \\ & 180 \\ & - \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \hline 60 \\ & 60 \\ & 200 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 300 \\ & 800 \\ & \hline \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
|  | Long Term Input Offset Voltage Stability |  | - | 0.4 | - | - | 0.5 | - | $\mu \mathrm{V} / \mathrm{Mo}$. |
| Ios | Input Offset Current |  | - | 0.15 | 0.8 | - | 0.2 | 1.5 | nA |
| ${ }_{\text {I }}$ | Input Bias Current |  | - | 12 | 20 | - | 15 | 30 | nA |
| $e_{n}$ | Input Noise Voltage | 0.1 Hz to 10 Hz | - | 0.55 | - | - | 0.55 | - | $\mu \mathrm{Vp}$-p |
| $e_{n}$ | Input Noise Voltage Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 24 \\ & 22 \\ & \hline \end{aligned}$ | - | - | $\begin{aligned} & 24 \\ & 22 \end{aligned}$ | $-$ | $\begin{aligned} & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \hline \end{aligned}$ |
| $\mathrm{i}_{n}$ | Input Noise Current Density | $\mathrm{f}_{0}=10 \mathrm{~Hz}$ | - | 0.07 | - | - | 0.07 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  | Input Resistance-Differential Common-Mode | (Note 1) | $100$ | $\begin{aligned} & 400 \\ & 5 \\ & \hline \end{aligned}$ | $-$ | $70$ | $\begin{aligned} & 300 \\ & 4 \end{aligned}$ | - | $\begin{gathered} \hline \mathrm{M} \Omega \\ \mathrm{G} \Omega \\ \hline \end{gathered}$ |

## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted

| SYMBOL | PARAMETER | CONDITIONS | LT1013AM/AC LT1014AM/AC |  |  | LT1013C/DIIM LT1014C/DIIM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{A}_{\mathrm{VOL}}$ | Large Signal Voltage Gain | $\begin{aligned} & V_{0}= \pm 10 \mathrm{~V}, R_{L}=2 \mathrm{k} \\ & \mathrm{~V}_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=600 \Omega \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 0.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 2.5 \end{aligned}$ | - | $\begin{aligned} & 1.2 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 2.0 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{V} / \mu \mathrm{V} \\ & \mathrm{~V} / \mu \mathrm{V} \end{aligned}$ |
|  | Input Voltage Range |  | $\begin{aligned} & +13.5 \\ & -15.0 \end{aligned}$ | $\begin{aligned} & +13.8 \\ & -15.3 \end{aligned}$ | - | $\begin{aligned} & +13.5 \\ & -15.0 \end{aligned}$ | $\begin{aligned} & +13.8 \\ & -15.3 \end{aligned}$ | - | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=+13.5 \mathrm{~V},-15.0 \mathrm{~V}$ | 100 | 117 | - | 97 | 114 | - | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 103 | 120 | - | 100 | 117 | - | dB |
|  | Channel Separation | $\mathrm{V}_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k}$ | 123 | 140 | - | 120 | 137 | - | dB |
| V ${ }_{\text {OUT }}$ | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k}$ | $\pm 13$ | $\pm 14$ | - | $\pm 12.5$ | $\pm 14$ | - | V |
|  | Slew Rate |  | 0.2 | 0.4 | - | 0.2 | 0.4 | - | $\mathrm{V} / \mu \mathrm{S}$ |
| $I_{S}$ | Supply Current | Per Amplifier | - | 0.35 | 0.50 | - | 0.35 | 0.55 | mA |

Note 1: This parameter is guaranteed by design and is not tested.
Typical parameters are defined as the $60 \%$ yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1014s (or 100 LT1013s) typically 240 op amps (or 120 ) will be better than the indicated specification.

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{S}^{+}=+5 \mathrm{~V}, \mathrm{~V}_{S}^{-}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathrm{OV}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise roted

| SYMBOL | PARAMETER | CONDITIONS | LT1013AM/AC LT1014AM/AC |  |  | LT1013C/D/IM LT1014C/DIIM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{0 \mathrm{~S}}$ | Input Offset Voltage | LT1013 <br> LT1014 <br> LT1013D//, LT1014D/I | - | $\begin{aligned} & 60 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & 250 \\ & 280 \\ & - \end{aligned}$ | - | $\begin{aligned} & 90 \\ & 90 \\ & 250 \end{aligned}$ | $\begin{aligned} & 450 \\ & 450 \\ & 950 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\mathrm{I}_{0 S}$ | Input Offset Current |  | - | 0.2 | 1.3 | - | 0.3 | 2.0 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  | - | 15 | 35 | - | 18 | 50 | nA |
| A VOL | Large Signal Voltage Gain | $\mathrm{V}_{0}=5 \mathrm{mV}$ to $4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | - | 1.0 | - | - | 1.0 | - | $\mathrm{V} / \mu \mathrm{V}$ |
|  | Input Voltage Range |  | $\begin{gathered} +3.5 \\ 0 \end{gathered}$ | $\begin{aligned} & +3.8 \\ & -0.3 \end{aligned}$ | $-$ | $\begin{gathered} +3.5 \\ 0 \end{gathered}$ | $\begin{aligned} & +3.8 \\ & -0.3 \end{aligned}$ | $-$ | V |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Swing | Output Low, No Load <br> Output Low, $600 \Omega$ to Ground <br> Output Low, $\mathrm{I}_{\mathrm{SINK}}=1 \mathrm{~mA}$ <br> Output High, No Load <br> Output High, 600』 to Ground | $\begin{aligned} & - \\ & \overline{4.0} \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 15 \\ & 5 \\ & 220 \\ & 4.4 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 25 \\ & 10 \\ & 350 \end{aligned}$ | $\begin{aligned} & - \\ & \overline{4.0} \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 15 \\ & 5 \\ & 220 \\ & 4.4 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 25 \\ & 10 \\ & 350 \\ & - \\ & - \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mV} \\ \mathrm{mV} \\ \mathrm{~V} \\ \mathrm{~V} \end{gathered}$ |
| $\mathrm{I}_{5}$ | Supply Current | Per Amplifier | - | 0.31 | 0.45 | - | 0.32 | 0.50 | mA |

## ELECTRICAL CHARACTERISTICS $v_{s}= \pm 15, V, V_{c m}=O V,-55^{\circ} C \leq T_{A} \leq 125^{\circ} \mathrm{C}$ uness othewise noted

| SYMBOL | PARAMETER | CONDITIONS |  | LT1013AM |  |  | LT1014AM |  |  | LT1013M/LT1014M |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{0 \mathrm{~S}}$ | Input Offset Voltage |  | $\bullet$ | - | 80 | 300 | - | 90 | 350 | - | 110 | 550 | $\mu \mathrm{V}$ |
|  |  | $\begin{aligned} & V_{S}=+5 \mathrm{~V}, 0 \mathrm{~V} ; \mathrm{V}_{0}=+1.4 \mathrm{~V} \\ & -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 100^{\circ} \mathrm{C} \end{aligned}$ | $\bullet$ | - | 80 | 450 | - | 90 | 480 | - | 100 | 750 | $\mu \mathrm{V}$ |
|  |  | $V_{C M}=0.1 \mathrm{~V}, \mathrm{~T}_{A}=125^{\circ} \mathrm{C}$ |  | - | 120 | 450 | - | 150 | 480 | - | 200 | 750 | $\mu \mathrm{V}$ |
|  |  | $V_{C M}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | - | 250 | 900 | - | 300 | 960 | - | 400 | 1500 | $\mu \mathrm{V}$ |
|  | Input Offset Voltage Drift | (Note 2) | $\bullet$ | - | 0.4 | 2.0 | - | 0.4 | 2.0 | - | 0.5 | 2.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current |  | $\bullet$ | - | 0.3 | 2.5 | - | 0.3 | 2.8 | - | 0.4 | 5.0 | nA |
|  |  | $\mathrm{V}_{S}=+5 \mathrm{~V}, 0 \mathrm{~V} ; \mathrm{V}_{0}=+1.4 \mathrm{~V}$ | $\bullet$ | - | 0.6 | 6.0 | - | 0.7 | 7.0 | - | 0.9 | 10.0 | nA |
| $I_{B}$ | Input Bias Current | $V_{S}=+5 \mathrm{~V}, 0 \mathrm{~V} ; \mathrm{V}_{0}=+1.4 \mathrm{~V}$ | $\bullet$ | - | 15 | 30 | - | 15 | 30 | - | 18 | 45 | nA |
|  |  |  | $\bullet$ | - | 20 | 80 | - | 25 | 90 | - | 28 | 120 | nA |
| $A_{\text {VOL }}$ | Large Signal Voltage | $\mathrm{V}_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k}$ | $\bullet$ | 0.5 | 2.0 | - | 0.4 | 2.0 | - | 0.25 | 2.0 | - | $\overline{\mathrm{V}} / \mu \mathrm{V}$ |
| CMRR | Common-Mode Rejection | $V_{C M}=+13.0 \mathrm{~V},-14.9 \mathrm{~V}$ | $\bullet$ | 97 | 114 | - | 96 | 114 | - | 94 | 113 | - | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 2 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 100 | 117 | - | 100 | 117 | - | 97 | 116 | - | dB |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Swing | $\begin{aligned} & R_{L}=2 \mathrm{k} \\ & \mathrm{~V}_{S}=+5 \mathrm{~V}, 0 \mathrm{~V} ; \\ & \mathrm{R}_{\mathrm{L}}=600 \Omega \text { to } \text { Ground } \end{aligned}$ | $\bullet$ | $\pm 12$ | $\pm 13.8$ | - |  | $\pm 13.8$ | - | $\pm 11.5$ | $\pm 13.8$ | - | V |
|  |  | Output Low | - | - | 6 | 15 | - | 6 | 15 | - | 6 | 18 | mV |
|  |  |  | $\bullet$ | 3.2 | 3.8 |  | 3.2 | 3.8 |  | 3.1 | 3.8 |  | V |
| $\mathrm{I}_{\mathrm{S}}$ | Supply Current Per Amplifier | $\mathrm{V}_{S}=+5 \mathrm{~V}, 0 \mathrm{~V} ; \mathrm{V}_{0}=+1.4 \mathrm{~V}$ | $\bullet$ | - | $\begin{aligned} & 0.38 \\ & 0.34 \end{aligned}$ | $\begin{aligned} & 0.60 \\ & 0.55 \end{aligned}$ | - | $\begin{aligned} & 0.38 \\ & 0.34 \end{aligned}$ | $\begin{aligned} & 0.60 \\ & 0.55 \end{aligned}$ | - | $\begin{aligned} & 0.38 \\ & 0.34 \end{aligned}$ | $\begin{aligned} & \hline 0.7 \\ & 0.65 \end{aligned}$ | mA |

## ELECTRICAL CHARACTGRISTICS

$V_{S}= \pm 15 V, V_{C M}=0 V,-40^{\circ} \mathrm{C} \leq T_{A} \leq 85^{\circ} \mathrm{C}$ for $L T 10131, L T 10141,0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$ for $L T 1013 C, L T 1013 D, L T 1014 \mathrm{C}, L T 1014 D$ unless otherwise noted

| SYMBOL | PARAMETER | CONDITIONS |  | LT1013AC |  |  | LT1014AC |  |  | LT1013C/D/I LT1014C/D// |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\overline{V_{0 S}}$ | Input Offset Voltage | $\begin{aligned} & \text { LT1013D/I, LT1014D/I } \\ & V_{S}=+5 V, 0 V ; V_{0}=1.4 \mathrm{~V} \\ & \text { LT1013D/II, LT1014D/I } \\ & V_{S}=+5 V, 0 V ; V_{0}=1.4 \mathrm{~V} \end{aligned}$ |  | - | 55 | 240 | - | 65 | 270 | - | 80 | 400 | k |
|  |  |  |  | - |  | - | - | - | - | - | 230 | 1000 | ${ }_{\mu} \mathrm{V}$ |
|  |  |  |  | - | 75 | 350 | - | 85 | 380 | - | 110 | 570 | $\mu \mathrm{V}$ |
|  |  |  |  | - |  | - | - | - | - | - | 280 |  | $\mu$ |
| $\mathrm{l}_{0 S}$ | Average Input Offset | (Note 2) | - | - | 0.3 | 2.0 | - | 0.3 | 2.0 | - | 0.4 | 2.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | Voltage Drift | LT1013D//, LT1014D// | - | - | - | - | - | - | - | - | 0.7 | 5.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | Input Offset Current | $\mathrm{V}_{S}=+5 \mathrm{~V}, 0 \mathrm{~V} ; \mathrm{V}_{0}=1.4 \mathrm{~V}$ | $\bullet$ | - | 0.2 | 1.5 | - | 0.2 | 1.7 | - | 0.3 | 2.8 | nA |
|  |  |  | $\bullet$ | - | 0.4 | 3.5 | - | 0.4 | 4.0 | - | 0.5 | 6.0 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{S}=+5 \mathrm{~V}, 0 \mathrm{~V} ; \mathrm{V}_{0}=1.4 \mathrm{~V}$ | $\bullet$ | - | 13 | 25 | - | 13 | 25 | - | 16 | 38 | nA |
|  |  |  |  | - | 18 | 55 | - | 20 | 60 | - | 24 | 90 | nA |
| AvoL | Large Signal Voltage Gain | $\begin{aligned} & V_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \\ & \mathrm{~V}_{\mathrm{CM}}=+13.0 \mathrm{~V},-15.0 \mathrm{~V} \end{aligned}$ | $\bullet$ | 1.0 | 5.0 | - | 1.0 | 5.0 | - | 0.7 | 4.0 | - | $\mathrm{V} / \mu \mathrm{V}$ |
| CMRR | Common-Mode Rejection Ratio |  | $\bullet$ | 98 | 116 | - | 98 | 116 | - | 94 | 113 | - | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 2 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 101 | 119 | - | 101 | 119 | - | 97 | 116 | - | dB |
| $\overline{V_{\text {OUT }}}$ | Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \\ & \mathrm{~V}_{\mathrm{S}}=+5 \mathrm{~V}, 0 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=600 \Omega \\ & \text { Output Low } \\ & \text { Output High } \end{aligned}$ | - | $\pm 12.5$ | $\pm 13.9$ | - | $\pm 12.5$ | +13.9 | - | $\pm 12.0$ | 13.9 | - | V |
|  |  |  | $\bullet$ | - | 6 | 13 | - | 6 | 13 | - | 6 | 13 | mV |
|  |  |  | - | 3.3 | 3.9 | - | 3.3 | 3.9 | - | 3.2 | 3.9 |  | V |
| Is | Supply Current per Amplifier | $\mathrm{V}_{S}=+5 \mathrm{~V}, 0 \mathrm{~V} ; \mathrm{V}_{0}=1.4 \mathrm{~V}$ | $\bullet$ | - | 0.36 | 0.55 | - | 0.36 | 0.55 | - | 0.37 | 0.60 | mA |
|  |  |  | $\bullet$ | - | 0.32 | 0.50 | - | 0.32 | 0.50 | - | 0.34 | 0.55 | mA |

Note 2: This parameter is not $100 \%$ tested.
The denotes the specifications which apply over the full operating temperature range.

## TYPICAL PGRFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



Output Saturation vs Sink Current vs Temperature


Small Signal Transient
Response, $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$, 0 V


Input Offset Current vs Temperature


Small Signal Transient
Response, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$

$A_{V}=+1$
$2 \mu \mathrm{~S} /$ DIV

Large Signal Transient
Response, $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$, 0 V


Input Bias Current vs Temperature


Large Signal Transient
Response, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$


Large Signal Transient
Response, $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$, 0 V

$A_{V}=+1$
$10 \mu \mathrm{~S}$ / DIV
NO LOAD
INPUT $=0 \mathrm{~V}$ TO 4V PULSE

## TYPICAL PGRFORMANCG CHARACTERISTICS



## APPLICATIONS INFORMATION

## Single Supply Operation

The LT1013/1014 are fully specified for single supply operation, i.e., when the negative supply is OV . Input common-mode range includes ground; the output swings within a few millivolts of ground. Single supply operation, however, can create special difficulties, both at the input and at the output. The LT1013/LT1014 have specific circuitry which addresses these problems.

At the input, the driving signal can fall below 0 V -inadvertently or on a transient basis. If the input is more than
a few hundred millivolts below ground, two distinct problems can occur on previous single supply designs, such as the LM124, LM158, OP-20, OP-21, OP-220, OP-221, OP-420:
a) When the input is more than a diode drop below ground, unlimited current will flow from the substrate ( $\mathrm{V}^{-}$terminal) to the input. This can destroy the unit. On the LT1013/1014, the $400 \Omega$ resistors, in series with the input (see schematic diagram), protect the devices even when the input is 5 V below ground.

## APPLICATIONS INFORMATION

(b) When the input is more than 400 mV below ground (at $25^{\circ} \mathrm{C}$ ), the input stage saturates (transistors Q3 and Q4) and phase reversal occurs at the output. This can cause lock-up in servo systems. Due to a unique phase reversal protection circuitry (Q21, Q22, Q27, Q28), the LT1013/1014's outputs do not reverse, as illustrated below, even when the inputs are at -1.5 V .

There is one circumstance, however, under which the phase reversal protection circuitry does not function: when the other op amp on the LT1013, or one specific amplifier of the other three on the LT1014, is driven hard into negative saturation at the output.

Phase reversal protection does not work on amplifier:
A when D's output is in negative saturation. B's and C's outputs have no effect.
B when C's output is in negative saturation. A's and D's outputs have no effect.
C when B's output is in negative saturation. A's and D's outputs have no effect.
D when A's output is in negative saturation. B's and C's outputs have no effect.

At the output, the aforementioned single supply designs either cannot swing to within 600 mV of ground (OP-20) or cannot sink more than a few microamperes while swinging to ground (LM124, LM158). The LT1013/ 1014's all-NPN output stage maintains its low output resistance and high gain characteristics until the output is saturated.

In dual supply operations, the output stage is crossover distortion-free.

## Comparator Applications

The single supply operation of the LT1013/1014 lends itself to its use as a precision comparator with TTL compatible output:

In systems using both op amps and comparators, the LT1013/1014 can perform multiple duties; for example, on the LT1014, two of devices can be used as op amps and the other two as comparators.

Voltage Follower with Input Exceeding the Negative Common-Mode Range


## APPLICATIONS INFORMATION

## Low Supply Operation

The minimum supply voltage for proper operation of the LT1013/1014 is 3.4 V (three Ni-Cad batteries). Typical supply current at this voltage is $290 \mu \mathrm{~A}$, therefore power dissipation is only one milliwatt per amplifier.

## Noise Testing

For application information on noise testing and calculations, please see the LT1007 or LT1008 data sheet.

Test Circuit for Offset Voltage and Offset Drift with Temperature


## TYPICAL APPLICATIONS

50 MHz Thermal rms to DC Converter


5V Single Supply Dual Instrumentation Amplifier


TYPICAL APPLICATIONS
Hot Wire Anemometer


Liquid Flowmeter


## TYPICAL APPLICATIONS

5V Powered Precision Instrumentation Amplifier


9V Battery Powered Strain Gage Signal Conditioner


## TYPICAL APPLICATIONS

## 5V Powered Motor Speed Controller No Tachometer Required



5V Powered EEPROM Pulse Generator


## TYPICAL APPLICATIONS

Methane Concentration Detector with Linearized Output


Low Power 9V to 5V Converter

## TYPICAL APPLICATIONS

5V Powered 4mA-20mA Current Loop Transmitter ${ }^{\dagger}$


Fully Floating Modification to 4mA-20mA Current Loop $\dagger$


## TYPICAL APPLICATIONS

5V Powered, Linearized Platinum RTD Signal Conditioner


ALL RESISTORS ARE TRW-MAR-6 METAL. FILM.
RATIO MATCH $2 \mathrm{M}-200 \mathrm{~K} \pm 0.01 \%$.
TRIM SEQUENCE:
SET SENSOR TO $0^{\circ}$ VALUE.
ADJUST ZERO FOR OV OUT.
SET SENSOR TO $100^{\circ} \mathrm{C}$ VALUE.
ADJUST GAIN FOR 1.000 V OUT.
SET SENSOR TO $400^{\circ} \mathrm{C}$.
ADJUST LINEARITY FOR 4.000V OUT, REPEAT AS REQUIRED.

## Strain Gage Bridge Signal Conditioner



## LT1013/LT1014

TYPICAL APPLICATIONS


Triple Op Amp Instrumentation Amplifier with Bias Current Cancellation


## TYPICAL APPLICATIONS



Voltage Controlled Current Source with Ground Referred Input and Output



## TYPICAL APPLICATIONS

Low Power, 5V Driven, Temperature Compensated Crystal Oscillator (TXCO) ${ }^{\dagger}$


Step-Up Switching Regulator for 6V Battery


L1 =AIE-VERNITRON 24-104
$78 \%$ EFFICIENCY

## SCHEMATIC DIAGRAM

½ LT1013, $1 / 4$ LT1014


## feATURES

- Available in 8-Pin SO Package
- Voltage Noise
$1.2 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Max at 1 kHz $0.9 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Typ at 1 kHz $1.0 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Typ at 10 Hz
35 nV P-p Typ, 0.1 Hz to 10 Hz
- Voltage and Current Noise 100\% Tested
- Gain-Bandwidth Product
- Slew Rate
- Offset Voltage
- Voltage Gain
- Drift with Temperature

50MHz Min
11V/ $\mu \mathrm{s}$ Min
$80 \mu \mathrm{~V}$ Max
5 Million Min
$1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Max

## APPLICATIONS

- Low Noise Frequency Synthesizers
- High Quality Audio
- Infrared Detectors
- Accelerometer and Gyro Amplifiers
- $350 \Omega$ Bridge Signal Conditioning
- Magnetic Search Coil Amplifiers
- Hydrophone Amplifiers


## TYPICAL APPLICATION

## Flux Gate Amplifier



Flux Gate Amplifier


## AßSOLUTG maxImUm RATInGS

Supply Voltage .$\pm 22 \mathrm{~V}$
Differential Input Current (Note 4) ..................... $\pm 25 \mathrm{~mA}$ Input Voltage $\qquad$ Equal to Supply Voltage
Output Short Circuit Duration $\qquad$ Indefinite
Operating Temperature Range $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

PACKRGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1028CS8 |
|  | PART MARKING |
|  | 1028 |

ELECTRICAL CHARACTERISTICS $v_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {OS }}$ | Input Offset Voltage | (Note 1) |  | 20 | 80 | $\mu \mathrm{V}$ |
| $\frac{\Delta V_{\mathrm{OS}}}{\Delta \mathrm{Time}}$ | Long Term Input Offset Voltage Stability | (Note 2) |  | 0.3 |  | $\mu \mathrm{V} / \mathrm{Mo}$ |
| los | Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 18 | 100 | nA |
| $I_{B}$ | Input Bias Current | $\mathrm{V}_{\text {CM }}=0 \mathrm{~V}$ |  | $\pm 30$ | $\pm 180$ | nA |
| $e_{n}$ | Input Noise Voltage | 0.1 Hz to 10 Hz (Note 3) |  | 35 | 90 | $n V_{\text {P-P }}$ |
|  | Input Noise Voltage Density | $\begin{aligned} & \left.f_{0}=10 \mathrm{~Hz} \text { (Note } 3\right) \\ & f_{0}=1000 \mathrm{~Hz}, 100 \% \text { Tested } \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 0.9 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 1.2 \end{aligned}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $i_{n}$ | Input Noise Current Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz}(\text { Note } 3 \text { and } 5) \\ & f_{0}=1000 \mathrm{~Hz}, 100 \% \text { Tested } \end{aligned}$ |  | $\begin{aligned} & 4.7 \\ & 1.0 \end{aligned}$ | $\begin{array}{r} 12.0 \\ 1.8 \end{array}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\overline{\mathrm{R}_{\text {IN }}}$ | Input Resistance Common Mode Differential Mode |  |  | $\begin{gathered} 300 \\ 20 \end{gathered}$ |  | $\begin{gathered} \mathrm{M} \Omega \\ \mathrm{k} \Omega \end{gathered}$ |
| CIN | Input Capacitance |  |  | 5 |  | pF |
|  | Input Voltage Range |  | $\pm 11.0$ | $\pm 12.2$ |  | V |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 11 \mathrm{~V}$ | 110 | 126 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 110 | 132 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 12 \mathrm{~V} \\ & R_{L} \geq 1 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 600 \Omega, V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 3.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 30.0 \\ & 20.0 \\ & 15.0 \\ & \hline \end{aligned}$ |  | $\mathrm{V} / \mu \mathrm{V}$ <br> $\mathrm{V} / \mu \mathrm{V}$ <br> $\mathrm{V} / \mu \mathrm{V}$ |
| V OUT | Maximum Output Voltage Swing | $\begin{aligned} & R_{L} \geq 2 k \Omega \\ & R_{L} \geq 600 \Omega \end{aligned}$ | $\begin{aligned} & \pm 12.0 \\ & \pm 10.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.2 \end{aligned}$ |  | V |
| SR | Slew Rate | $A_{\text {VCL }}=-1$ | 11 | 15 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| GBW | Gain-Bandwidth Product | $\mathrm{f}_{0}=20 \mathrm{kHz}$ (Note 6) | 50 | 75 |  | MHz |
| $\mathrm{Z}_{0}$ | Open Loop Output Impedance | $\mathrm{V}_{0}=0, \mathrm{I}_{0}=0$ |  | 80 |  | $\Omega$ |
| Is | Supply Current |  |  | 7.6 | 10.5 | mA |

## ELECTRICAL CHARACTERISTICS $v_{s}= \pm 55,0{ }^{\circ} \leq T_{A} \leq 7 \nabla^{\circ}$, , uness onlemise noled.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | (Note 1) | $\bullet$ |  | 30 | 125 | $\mu \mathrm{V}$ |
| $\frac{\Delta V_{0 S}}{\Delta T e m p}$ | Average Input Offset Voltage Drift | (Note 7) | $\bullet$ |  | 0.2 | 1.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\bullet$ |  | 22 | 130 | nA |
| $I_{B}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 40$ | $\pm 240$ | nA |
|  | Input Voltage Range |  | $\bullet$ | $\pm 10.5$ | $\pm 12.0$ |  | V |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 10.5 \mathrm{~V}$ | $\bullet$ | 106 | 124 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 107 | 132 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 1 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 3.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 25.0 \\ & 18.0 \end{aligned}$ |  | $\begin{aligned} & V / \mu V \\ & V / \mu V \end{aligned}$ |
| $V_{\text {OUT }}$ | Maximum Output Voltage Swing | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 600 \Omega \end{aligned}$ | $\bullet$ | $\begin{array}{r}  \pm 11.5 \\ \pm 9.0 \end{array}$ | $\begin{aligned} & \pm 12.7 \\ & \pm 10.5 \end{aligned}$ |  | V |
| Is | Supply Current |  | $\bullet$ |  | 8.2 | 11.5 | mA |

## ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, unless otherwise noted. (Note 8)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage |  | $\bullet$ |  | 35 | 150 | $\mu \mathrm{V}$ |
| $\frac{\Delta V_{0 S}}{\Delta \text { Temp }}$ | Average Input Offset Voltage Drift |  | $\bullet$ |  | 0.25 | 1.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current | $\mathrm{V}_{\text {CM }}=0 \mathrm{~V}$ | $\bullet$ |  | 28 | 180 | nA |
| $I_{B}$ | Input Bias Current | $V_{C M}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 45$ | $\pm 300$ | nA |
|  | Input Voltage Range |  | $\bullet$ | $\pm 10.4$ | $\pm 11.8$ |  | $V$ |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 10.4 \mathrm{~V}$ | $\bullet$ | 102 | 123 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 106 | 131 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 1 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 20.0 \\ & 14.0 \end{aligned}$ |  | $\begin{aligned} & V / \mu V \\ & V / \mu V \end{aligned}$ |
| $\mathrm{V}_{\text {OUT }}$ | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\bullet$ | $\pm 11.0$ | $\pm 12.5$ |  | V |
| Is | Supply Current |  | $\bullet$ |  | 8.7 | 12.5 | mA |

The denotes specifications which apply over the full operating temperature range.
Note 1: Input Offset Voltage measurements are performed by automatic test equipment approximately 0.5 sec . after application of power. In addition, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, offset voltage is measured with the chip heated to approximately $55^{\circ} \mathrm{C}$ to account for the chip temperature rise when the device is fully warmed up.
Note 2: Long Term Input Offset Voltage Stability refers to the average trend line of Offset Voltage vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in $V_{0 S}$ during the first 30 days are typically $2.5 \mu \mathrm{~V}$.
Note 3: This parameter is tested on a sample basis only.
Note 4: The inputs are protected by back-to-back diodes. Current limiting
resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 1.8 \mathrm{~V}$, the input current should be limited to 25 mA .
Note 5: Current noise is defined and measured with balanced source resistors. The resultant voltage noise (after substracting the resistor noise on an RMS basis) is divided by the sum of the two source resistors to obtain current noise. Maximum 10 Hz current noise can be inferred from $100 \%$ testing at 1 kHz .
Note 6: Gain-bandwidth product is not tested. It is guaranteed by design and by inference from the slew rate measurement.
Note 7: This parameter is not $100 \%$ tested.
Note 8: The LT1028CS8s are not tested and are not quality-assurancesampled at $-40^{\circ} \mathrm{C}$ and at $85^{\circ} \mathrm{C}$. These specifications are guaranteed by design, correlation and/or inference from $0^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}, 70^{\circ} \mathrm{C}$ tests.

## feATURES

- 13V/ $\mu$ s Slew Rate
- 5MHzGain-Bandwidth Product
- Fast Settling Time
- $300 \mu \mathrm{~V}$ Offset Voltage (LT1057)
- $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \mathrm{V}_{0 S}$ Drift
- 60 pA Bias Current at $70^{\circ} \mathrm{C}$
- Low Voltage Noise


## APPLICATIONS

- Precision, High Speed Instrumentation
- Fast, Precision Sample and Hold
- Logarithmic Amplifiers
- D/A Output Amplifiers
- Photodiode Amplifiers
- Voltage to Frequency Converters
- Frequency to Voltage Converters


## DESCRIPTION

8V/ $\mu \mathrm{s}$ Min.
$1.3 \mu$ s to $0.02 \%$
$13 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 1 kHz $26 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 10 Hz

Current Output, High Speed, High Input Impedance Instrumentation Amplifier


## absolute maximum ratings

Supply Voltage .................................................... $\pm 20 \mathrm{~V}$
Differential Input Voltage ...................................... $\pm 40 \mathrm{~V}$
Input Voltage ....................................................... $\pm 20 \mathrm{~V}$
Output Short Circuit Duration .........................Indefinite
Operating Temperature Range
LT1057S, LT1058S $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LT1057IS, LT1058IS ......................... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range
All Devices $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec. ) ................. $300^{\circ} \mathrm{C}$

PACKAGE/ORDER InFORmATION


ELECTRICAL CHARACTERISTICS $v_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | $\begin{aligned} & \text { LT1057 } \\ & \text { LT1058 } \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.35 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2.5 \end{aligned}$ | mV |
| Ios | Input Offset Current | Fully Warmed Up |  | 5 | 50 | pA |
| IB | Input Bias Current | Fully Warmed Up |  | $\pm 10$ | $\pm 100$ | pA |
|  | Input Resistance - Differential <br> - Common-Mode | $\begin{aligned} & V_{C M}=-11 \mathrm{~V} \text { to }+8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=+8 \mathrm{~V} \text { to }+11 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.4 \\ & 0.4 \\ & 0.05 \end{aligned}$ |  | T $\Omega$ |
|  | Input Capacitance |  |  | 4 |  | pF |
| $e_{n}$ | Input Noise Voltage | 0.1 Hz to 10 Hz LT1057 <br>  LT1058 |  | $\begin{aligned} & 2.1 \\ & 2.5 \end{aligned}$ |  | $\mu \vee p-p$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 26 \\ & 13 \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{in}_{n}$ | Input Noise Current Density | $\mathrm{f}_{0}=10 \mathrm{~Hz}, 1 \mathrm{kHz}$ |  | 1.8 |  | $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{0}= \pm 10 \mathrm{~V}$ | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | $\begin{aligned} & 300 \\ & 220 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ |
|  | Input Voltage Range |  | $\pm 10.5$ | $\begin{array}{r} 14.3 \\ -11.5 \end{array}$ |  | V |

ELECTRICAL CHARACTERISTICS $v_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.
$\left.\begin{array}{l|l|l|cc|c}\hline \text { SYMBOL } & \text { PARAMETER } & \text { CONDITIONS } & \text { MIN } & \text { TYP } & \text { MAX } \\ \hline \text { CMRR } & \text { Common-Mode Rejection Ratio } & V_{\text {CM }}= \pm 10.5 \mathrm{~V} & \text { UNITS } \\ & & & 82 & 98 \\ \text { LT1057 }\end{array}\right)$

ELECTRICAL CHARACTERISTICS $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, (LT1057S, LT1058S) or $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, (LT1057IS, LT1058IS), unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | $\begin{aligned} & \text { LT1057 } \\ & \text { LT1058S } \\ & \text { LT1058IS } \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ |  | $\begin{aligned} & 0.5 \\ & 0.6 \\ & 0.7 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | mV |
|  | Average Temperature Coefficient of Input Offset Voltage |  |  | $\bullet$ |  | 5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current | Warmed $\cup \mathrm{p}, \mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> Warmed Up, $T_{A}=85^{\circ} \mathrm{C}$ |  |  |  | $\begin{aligned} & 20 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & 250 \\ & 400 \\ & \hline \end{aligned}$ | pA |
| $I_{B}$ | Input Bias Current | Warmed Up, $T_{A}=70^{\circ} \mathrm{C}$ <br> Warmed Up, $T_{A}=85^{\circ} \mathrm{C}$ |  |  |  | $\begin{aligned} & \pm 60 \\ & \pm 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 400 \\ & \pm 700 \\ & \hline \end{aligned}$ | pA |
| AVOL | Large Signal Voltage Gain | $V_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k}$ | $\begin{aligned} & \text { LT1057 } \\ & \text { LT1058 } \\ & \hline \end{aligned}$ | $\bullet$ | $\begin{aligned} & 50 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 200 \\ & 200 \\ & \hline \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ |
| CMRR | Common-Mode Rejection Ratio | $V_{C M}= \pm 10.5 \mathrm{~V}$ | $\begin{aligned} & \text { LT1057 } \\ & \text { LT1058 } \end{aligned}$ | $\bullet \bullet$ | $\begin{aligned} & 80 \\ & 78 \\ & \hline \end{aligned}$ | $\begin{aligned} & 96 \\ & 96 \\ & \hline \end{aligned}$ |  | dB |
| PSRR | Power Supply Rejection Ratio | $V_{S}= \pm 10 \mathrm{~V} \text { to } \pm 18 \mathrm{~V}$ | $\begin{aligned} & \text { LT1057 } \\ & \text { LT1058 } \end{aligned}$ | $\bullet$ | $\begin{aligned} & 84 \\ & 82 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ |  | dB |
| V OUT | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k}$ |  | $\bullet$ | $\pm 12$ | $\pm 12.8$ |  | V |

The - denotes the specifications which apply over the full operating temperature range.
Note 1: Gain bandwidth product is not tested. It is guaranteed by design and by inference from the slew rate measurement.

## DESCRIPTIOn

The LT1057 is a matched JFET input dual op amp featuring a combination of outstanding high speed and precision specifications. It replaces all the popular bipolar and JFET input dual op amps. In particular, the LT1057 upgrades the performance of systems using the LF412A and OP-215 JFET input duals.

## APPLICATIONS

- Precision, High Speed Instrumentation
- Fast, Precision Sample-and-Hold
- Logarithmic Amplifiers
- D/A Output Amplifiers
- Photodiode Amplifiers
- Voltage-to-Frequency Converters
- Frequency-to-Voltage Converters

PACKAGG/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | $\begin{aligned} & \text { LT1057S8 } \\ & \text { LT1057IS8 } \end{aligned}$ |
|  | PART MARKING |
|  | 1057 |

PLEASE NOTICE THAT THE LT1057S8 STANDARD SURFACE MOUNT PINOUT DIFFERS FROM THAT OF THE LT1057 STANDARD PLASTIC OR CERAMIC DUAL-IN-LINE PACKAGES.

## ABSOLUTG MAXIMUM RATINGS

Operating Temperature Range
LT1057S8 $.0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$
LT1057IS8 ............................... $-40^{\circ} \mathrm{C} \leq T_{A} \leq 85^{\circ} \mathrm{C}$

## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$, unless otherwise noted.
For electrical specifications not listed below, refer to the standard LT1057C datasheet with the changes noted on this page.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vos | Input Offset Voltage | $\begin{aligned} & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 220 \\ & 400 \\ & 500 \end{aligned}$ | $\begin{aligned} & 1200 \\ & 1900 \\ & 2300 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\frac{\Delta \mathrm{V}_{0 \mathrm{~S}}}{\Delta \mathrm{~T}}$ | Input Offset Voltage Drift (Note 4) | $\begin{aligned} & 0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 85^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |  | $\pm 100$ | $\pm 900$ | pA |
| los | Input Offset Current | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |  | 35 | 600 | pA |

Note 4: Not 100\% production tested.

# Micropower, Single Supply, Precision Op Amp 

## features

- $60 \mu \mathrm{~A}$ Max Supply Current
- $40 \mu \mathrm{~V}$ Max Offset Voltage
- 350pA Max Offset Current
- $0.5 \mu \mathrm{~V} p-\mathrm{p} 0.1 \mathrm{~Hz}$ to 10 Hz Voltage Noise
- 2.5pAp-p 0.1 Hz to 10 Hz Current Noise
- $0.4 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Offset Voltage Drift
- 250kHz Gain-Bandwidth-Product
- $0.12 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate
- Single Supply Operation

Input Voltage Range Includes Ground
Output Swings to Ground while Sinking Current
No Pull-Down Resistors are Needed

- Output Sources and Sinks 5mA Load Current


## APPLICATIONS

- Replaces OP-07, OP-77, AD707, LT1001, LT1012
at 10 to 60 Times Lower Power
- Battery or Solar Powered Systems
- 4 mA to 20 mA Current Loops
- Two Terminal Current Source
- Megaohm Source Resistance Difference Amplifier


## DESCRIPTION

The LT1077 is a micropower precision operational amplifier optimized for single supply operation at $5 \mathrm{~V} . \pm 15 \mathrm{~V}$ specifications are also provided.
Micropower performance of competing devices is achieved at the expense of seriously degrading precision, noise, speed, and output drive specifications. The LT1077 reduces supply current without sacrificing other parameters. The offset voltage achieved is the lowest of any micropower op amp. Offset current, voltage and current noise, slew rate and gain-bandwidth product are all two to ten times better than on previous micropower op amps.
The $1 / f$ corner of the voltage noise spectrum is at 0.7 Hz . This results in low frequency ( 0.1 Hz to 10 Hz ) noise performance which can only be found on devices with an order of magnitude higher supply current.
The LT1077 is completely plug-in compatible (including nulling) with all industry standard precision op amps. Thus, it can replace these precision op amps in many applications without sacrificing performance, yet with significant power savings.
The LT1077 can be operated from one lithium cell or two Ni -Cad batteries. The input range goes below ground. The all-NPN output stage swings to ground while sinking cur-rent-no pull-down resistors are needed.
For dual and quad op amps with similar specifications please see the LT1078/LT1079 datasheet.

## Self Buffered Micropower Reference



Distribution of Input Offset Voltage


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage $\pm 22 \mathrm{~V}$
Differential Input Voltage .......................... $\pm 30 \mathrm{~V}$ Input Voltage .Equal to Positive Supply Voltage ........5V Below Negative Supply Voltage Output Short Circuit Duration . Indefinite Operating Temperature Range
LT1077AM/LT1077M $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ LT1077AI/LT10771 ...................... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ LT1077AC/LT1077C/LT1077S8 $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range

All Grades $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec.). $.300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

| $\begin{aligned} & \text { TOP VIEW } \\ & V_{O S} \text { TRR } \end{aligned}$ | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1077AMH <br> LT1077MH <br> LT1077ACH <br> LT1077CH |
|  | LT1077AMJ8 LT1077AIN8 <br> LT1077MJ8 LT1077IN8 <br> LT1077ACJ8 LT1077ACN8 <br> LT1077CJ8 LT1077CN8 |
|  | LT1077S8 |
|  | PART MARKING |
|  | 1077 |

ELECTRICAL CHARACTERISTICS $\mathrm{v}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{ov}, \mathrm{v}_{\mathrm{CM}}=0.11 \mathrm{v}, \mathrm{v}_{0}=1.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1077AMIAIIAC |  |  | LT1077M/I/C/S8 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1077S8 |  | 9 | 40 |  | $\begin{aligned} & 10 \\ & 12 \end{aligned}$ | $\begin{aligned} & 60 \\ & 150 \end{aligned}$ | ${ }_{\mu}^{\mu} \mathrm{V}$ |
| $\frac{\Delta \mathrm{V}_{O S}}{\Delta \text { Time }}$ | Long Term Input Offset Voltage Stability |  | 0.4 |  |  | 0.4 |  |  | ${ }_{\mu} \mathrm{V} / \mathrm{Mo}$ |
| los | Input Offset Current |  |  | 0.06 | 0.35 |  | 0.06 | 0.45 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  |  | 7 | 9 |  | 7 | 11 | nA |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | 0.1 Hz to 10 Hz (Note 2) |  | 0.5 | 1.1 |  | 0.5 |  | ${ }_{\mu} \mathrm{V} \mathrm{p} \cdot \mathrm{p}$ |
|  | Input Noise Voltage Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz}(\text { Note } 2) \\ & f_{0}=1000 \mathrm{~Hz} \text { (Note 2) } \end{aligned}$ |  | $\begin{aligned} & 28 \\ & 27 \end{aligned}$ | $\begin{aligned} & 43 \\ & 35 \end{aligned}$ |  | $\begin{aligned} & 28 \\ & 27 \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $i_{n}$ | Input Noise Current | 0.1 Hz to 10 Hz (Note 2) |  | 2.5 | 4.5 |  | 2.5 |  | pAp-p |
|  | Input Noise Current Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \text { (Note 2) } \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 0.065 \\ & 0.02 \end{aligned}$ | 0.11 |  | $\begin{aligned} & 0.065 \\ & 0.02 \\ & \hline \end{aligned}$ |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  | Input Resistance Differential Mode Common-Mode | (Note 3) | 350 | $\begin{aligned} & 700 \\ & 6 \\ & \hline \end{aligned}$ |  | 270 | $\begin{aligned} & 700 \\ & 6 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{G} \Omega \\ & \hline \end{aligned}$ |
|  | Input Voltage Range |  | $\begin{aligned} & 3.5 \\ & 0 \end{aligned}$ | $\begin{array}{r} 3.8 \\ -0.3 \\ \hline \end{array}$ |  | $\begin{aligned} & 3.5 \\ & 0 \end{aligned}$ | $\begin{array}{r} 3.8 \\ -0.3 \\ \hline \end{array}$ |  | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ to 3.5V | 97 | 106 |  | 94 | 105 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}=2.3 \mathrm{~V}$ to 12 V | 102 | 118 |  | 100 | 117 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & V_{0}=0.03 \mathrm{~V} \text { to } 4 \mathrm{~V}, \mathrm{No} \text { Load } \\ & V_{D}=0.03 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1000 \\ & 1000 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 240 \\ & 200 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1000 \\ & 1000 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \overline{\mathrm{V} / \mathrm{mV}} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |

ELECTRICAL CHARACTERISTICS $v_{S}=5 V, 0 v, v_{C M}=0.1 V, V_{0}=1.4 V^{\prime}, T_{A}=25^{\circ} \mathrm{C}$, unless noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1077AM/AIIAC |  |  | LT1077M/I/C/S8 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
|  | Maximum Output Voltage | Output Low, No Load |  | 3.5 |  |  | 3.5 | 6 | mV |
|  | Swing | Output Low, 2 k to GND |  | 0.7 | 1.1 |  | 0.7 | 1.1 | mV |
|  |  | Output Low, $\mathrm{I}_{\text {SINK }}=100 \mu \mathrm{~A}$ |  | 90 | 130 |  | 90 | 130 | mV |
|  |  | Output High, No Load | 4.2 | 4.4 |  | 4.2 | 4.4 |  | V |
|  |  | Output High, 2k to GND | 3.5 | 3.9 |  | 3.5 | 3.9 |  | V |
| SR | Slew Rate | (Note 1) | 0.05 | 0.08 |  | 0.05 | 0.08 |  | $\mathrm{V} / \mathrm{LS}$ |
| GBW | Gain Bandwidth Product | $\mathrm{f}_{0} \leq 20 \mathrm{kHz}$ |  | 230 |  |  | 230 |  | kHz |
| Is | Supply Current |  |  | 48 | 60 |  | 48 | 68 | $\mu \mathrm{A}$ |
|  | Offset Adjustment Range | Rpot $=10 \mathrm{k}$, Wiper to $\mathrm{V}+$ | $\pm 500$ | $\pm 900$ |  | $\pm 500$ | $\pm 900$ |  | ${ }_{\mu \mathrm{V}} \mathrm{V}$ |
|  | Minimum Supply Voltage | (Note 4) |  | 2.2 | 2.3 |  | 2.2 | 2.3 | V |

## ELECTRICAL CHARACTERISTICS

$V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ for AM/M grades, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ for Alll grades.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1077AM/AI |  |  | LT1077M/I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | $\bullet$ |  | 50 | 200 |  | 60 | 260 | ${ }_{\mu} \mathrm{V}$ |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Input Offset Voltage Drift | (Note 5) | $\bullet$ |  | 0.4 | 1.6 |  | 0.5 | 2.0 | ${ }_{\mu V}{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.08 | 0.60 |  | 0.08 | 0.80 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  | $\bullet$ |  | 8 | 11 |  | 8 | 13 | nA |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=0.05 \mathrm{~V}$ to 3.2 V | $\bullet$ | 92 | 104 |  | 88 | 103 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}=3.1 \mathrm{~V}$ to 12V | $\bullet$ | 98 | 114 |  | 94 | 113 |  | dB |
| Avol | Large Signal Voltage Gain | $\mathrm{V}_{0}=0.05 \mathrm{~V}$ to 3.5V, $\mathrm{R}_{\mathrm{L}}=50 \mathrm{k}$ | $\bullet$ | 120 | 600 |  | 100 | 600 |  | $\mathrm{V} / \mathrm{mV}$ |
|  | Maximum Output Voltage Swing | Output Low, No Load Output Low, $\mathrm{I}_{\text {SINK }}=100_{\mu} \mathrm{A}$ Output High, No Load Output High, 2k to GND | $\stackrel{\bullet}{\bullet}$ | $\begin{aligned} & 3.9 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 120 \\ & 4.2 \\ & 3.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 8 \\ & 170 \end{aligned}$ | $\begin{aligned} & 3.9 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 4.5 \\ & 120 \\ & 4.2 \\ & 3.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 8 \\ & 170 \end{aligned}$ | $m V$ $m V$ $V$ $V$ |
| Is | Supply Current |  | $\bullet$ |  | 54 | 80 |  | 54 | 90 | $\mu \mathrm{A}$ |

## ELECTRICPL CHARACTERISTICS $\mathrm{v}_{\mathrm{S}}=5 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{v}_{\mathrm{CM}}=0.1 \mathrm{~V}, \mathrm{v}_{0}=1.4 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1077AC |  |  | LT1077C/S8 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1077S8 | $\bullet$ |  | 30 | 110 |  | $\begin{aligned} & 35 \\ & 40 \end{aligned}$ | $\begin{aligned} & 150 \\ & 280 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\overline{\Delta V_{\text {OS }} / \Delta T}$ | Input Offset Voltage Drift | (Note 5) LT1077S8(Note5) | $\bullet$ |  | 0.4 | 1.6 |  | $\begin{aligned} & \hline 0.5 \\ & 0.7 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \mu V /{ }^{\circ} \mathrm{C} \\ & \mu V /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.07 | 0.45 |  | 0.07 | 0.60 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | $\bullet$ |  | 7 | 10 |  | 7 | 12 | nA |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{C M}=0 \mathrm{~V}$ to 3.4V | $\bullet$ | 94 | 105 |  | 90 | 104 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}=2.6 \mathrm{~V}$ to 12 V | $\bullet$ | 100 | 116 |  | 97 | 115 |  | dB |
| $A_{\text {VOL }}$ | Large Signal Voltage Gain | $\mathrm{V}_{0}=0.05 \mathrm{~V}$ to 3.5V, $\mathrm{R}_{\mathrm{L}}=50 \mathrm{k}$ | $\bullet$ | 180 | 800 |  | 150 | 800 |  | $\mathrm{V} / \mathrm{mV}$ |
|  | Maximum Output Voltage Swing | Output Low, No Load Output Low, $\mathrm{I}_{\text {SINK }}=100 \mu \mathrm{~A}$ Output High, No Load Output High, 2k to GND | $\stackrel{\bullet}{\bullet}$ | $\begin{aligned} & 4.1 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 100 \\ & 4.3 \\ & 3.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 7 \\ & 150 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 100 \\ & 4.3 \\ & 3.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 7 \\ & 150 \end{aligned}$ | $m V$ $m V$ $V$ $V$ |
| Is | Supply Current |  | $\bullet$ |  | 52 | 70 |  | 52 | 80 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTGRISTICS $\mathrm{V}_{\mathrm{S}}= \pm 15 V, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1077AM/AIIAC |  |  | LT1077M/I/C/S8 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{0 S}$ | Input Offset Voltage | LT1077S8 |  | 20 | 150 |  | $\begin{aligned} & 25 \\ & 30 \end{aligned}$ | $\begin{aligned} & 200 \\ & 300 \end{aligned}$ | ${ }_{\mu \mathrm{\mu}}^{\mathrm{M}} \mathrm{V}$ |
| los | Input Offset Current |  |  | 0.06 | 0.35 |  | 0.06 | 0.45 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  |  | 7 | 9 |  | 7 | 11 | nA |
|  | Input Voltage Range |  | $\begin{array}{r} 13.5 \\ -15.0 \\ \hline \end{array}$ | $\begin{array}{r} 13.8 \\ -15.3 \\ \hline \end{array}$ |  | $\begin{array}{r} 13.5 \\ -15.0 \\ \hline \end{array}$ | $\begin{array}{r} 13.8 \\ -15.3 \\ \hline \end{array}$ |  | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}+13.5 \mathrm{~V},-15 \mathrm{~V}$ | 100 | 109 |  | 97 | 108 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 106 | 122 |  | 103 | 120 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \\ & V_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 1000 \\ & 400 \\ & \hline \end{aligned}$ | $\begin{array}{r} 8000 \\ 1500 \\ \hline \end{array}$ |  | $\begin{aligned} & 800 \\ & 300 \\ & \hline \end{aligned}$ | $\begin{array}{r} 8000 \\ 1500 \\ \hline \end{array}$ |  | V/mV V/mV |
| $\bar{V}_{\text {OUT }}$ | Maximum Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 11.0 \\ & \hline \end{aligned}$ | $\begin{array}{r}  \pm 14.0 \\ \pm 13.2 \\ \hline \end{array}$ |  | $\begin{aligned} & \pm 13.0 \\ & \pm 11.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 13.2 \end{aligned}$ |  | V |
| SR | Slew Rate |  | 0.07 | 0.12 |  | 0.07 | 0.12 |  | $\mathrm{V} / \mathrm{L}$ |
| Is | Supply Current | . |  | 56 | 75 |  | 56 | 85 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTGRISTICS

## $V_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C}$ for $\mathrm{AM} / \mathrm{M}$ grades, $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ for Alll grades.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1077AM/AI |  |  | LT1077M/I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{0 S}$ | Input Offset Voltage |  | $\bullet$ |  | 60 | 330 |  | 75 | 450 | ${ }_{\mu} \mathrm{V}$ |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Input Offset Voltage Drift | (Note 5) | $\bullet$ |  | 0.4 | 1.8 |  | 0.5 | 2.5 | ${ }_{\mu}{ }^{\prime} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.08 | 0.60 |  | 0.08 | 0.80 | nA |
| $I_{8}$ | Input Bias Current |  | $\bullet$ |  | 8 | 11 |  | 8 | 13 | nA |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ | $\bullet$ | 300 | 1000 |  | 250 | 1000 |  | V/mV |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{C M}=+13 \mathrm{~V},-14.9 \mathrm{~V}$ | $\bullet$ | 94 | 107 |  | 90 | 106 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, 0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 100 | 118 |  | 97 | 116 |  | dB |
|  | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ | $\bullet$ | $\pm 11.0$ | $\pm 13.5$ |  | $\pm 11.0$ | $\pm 13.5$ |  |  |
| Is | Supply Current |  | $\bullet$ |  | 60 | 95 |  | 60 | 105 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1077AC |  |  | LT1077C/S8 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1077S8 | $\bullet$ |  | 40 | 230 |  | $\begin{aligned} & 50 \\ & 65 \end{aligned}$ | $\begin{aligned} & 320 \\ & 450 \end{aligned}$ | ${ }_{\mu}^{\mu}{ }^{\mathrm{V}} \mathrm{V}$ |
| $\overline{\Delta V_{O S} / \Delta T}$ | Input Offset Voltage Drift | (Note5) LT1077S8(Note5) | $\bullet$ |  | 0.4 | 1.8 |  | $\begin{aligned} & 0.5 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 3.5 \end{aligned}$ | ${ }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> ${ }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.07 | 0.45 |  | 0.07 | 0.60 | nA |
| IB | Input Bias Current |  | $\bullet$ |  | 7 | 10 |  | 7 | 12 | nA |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ | $\bullet$ | 500 | 2000 |  | 400 | 2000 |  | $\mathrm{V} / \mathrm{mV}$ |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{C M}=13 \mathrm{~V},-15 \mathrm{~V}$ | $\bullet$ | 97 | 108 |  | 94 | 107 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, 0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 103 | 120 |  | 100 | 118 |  | dB |
|  | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ | $\bullet$ | $\pm 11.0$ | $\pm 13.6$ |  | $\pm 11.0$ | $\pm 13.6$ |  | V |
| Is | Supply Current |  | $\bullet$ |  | 59 | 85 |  | 59 | 95 | $\mu \mathrm{A}$ |

The denotes the specifications which apply over the full operating temperature range.
Note 1: Slew rate at $5 \mathrm{~V}, 0 \mathrm{~V}$ is guaranteed by inference from the slew rate measurement at $\pm 15 \mathrm{~V}$.
Note 2: This parameter is tested on a sample basis only. All noise parameters are tested with $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$.

Note 3: This parameter is guaranteed by design and is not tested.
Note 4: Power supply rejection ratio is measured at the minimum supply voltage. The op amps actually work at 1.8 V supply but with a typical offset skew of $-300 \mu \mathrm{~V}$.
Note 5: This parameter is not $100 \%$ tested.

## TYPICAL PGRFORMANCE CHARACTERISTICS

Supply Current vs Temperature

0.1 Hz to 10 Hz Noise



Input Bias and Offset Currents vs Temperature

0.01 Hz to 10 Hz Noise


Distribution of Offset Voltage Drift with Temperature (In All Packages)


Input Bias Current vs Common-Mode Voliage


## Distribution of Input Offset Voltage in Small Outline (S8) Package



## TYPICAL PGRFORMANCE CHARACTGRISTICS



Slew Rate, Gain Bandwidth Product and Phase Margin vs Temperature


Small Signal Transient Response
$V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$

$10 \mu \mathrm{~S}$ / DIV
$A_{V}=+1, C_{L}=15 \mathrm{pF}$, INPUT 50 mV TO 150 mV .

Gain, Phase vs Frequency


Large Signal Transient Response
$V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$

$50 \mu \mathrm{~S} / \mathrm{DIV}$
INPUT PULSE OV TO $3.8 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1$, NO LOAD

Small Signal Transient Response
$V_{S}= \pm 2.5 \mathrm{~V}$

$10 \mu \mathrm{~S} / \mathrm{DIV}$
$A_{V}=+1, C_{L}=15 \mathrm{pF}$

Capacitive Load Handling


Large Signal Transient Response
$V_{S}= \pm 15 \mathrm{~V}$


Small Signal Transient Response
$V_{S}= \pm 15 \mathrm{~V}$

$10 \mu \mathrm{~S} / \mathrm{DIV}$
$A_{V}=+1, C_{L}=15 p F$

## TYPICAL PERFORMANCE CHARACTGRISTICS



Output Saturation vs Temperature vs Sink Current


## Common-Mode Range vs Temperature



Warm.Up Drift


Output Voltage Swing vs Load Current


SOURCING OR SINKING LOAD CURRENT (mA)

Undistorted Output Swing vs Frequency


Voltage Gain vs Load Resistance


2


Short Circuit Current vs Time

## Closed Loop Output Impedance



## TYPICAL PGRFORMANCE CHARACTGRISTICS



## APPLICATIONS INFORMATION

The LT1077 is fully specified with $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CM}}=0.1 \mathrm{~V}$. This set of operating conditions appears to be the most representative for battery powered micropower circuits. Offset voltage is internally trimmed to a minimum value at these supply voltages. When 9 V or 3 V batteries or $\pm 2.5 \mathrm{~V}$ dual supplies are used, bias and offset current changes will be minimal. Offset voltage changes will be just a few microvolts as given by the PSRR and CMRR specifications. For example, if PSRR $=114 \mathrm{~dB}(=2 \mu \mathrm{~V} / \mathrm{V})$, at 9 V the offset voltage change will be $8 \mu \mathrm{~V}$. Similarly, $\mathrm{V}_{S}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0$ is equivalent to a common-mode voltage change of 2.4 V or a $\mathrm{V}_{0}$ change of $7 \mu \mathrm{~V}$ if $C M R R=110 \mathrm{~dB}\left(3_{\mu} \mathrm{V} / \mathrm{V}\right)$.

A full set of specifications is also provided at $\pm 15 \mathrm{~V}$ supply voltages for comparison with other devices and for completeness.

The LT1077 is pin compatible to, and directly replaces, such precision op amps as the OP-07, OP-77, AD707 and LT1001 with 30 to 60 times savings in supply current. The LT1077 is also a direct plug-in replacement for LT1012 and OP-97 devices with 10 times lower dissipation. Compatibility includes externally nulling the offset voltage, as all of the above devices are trimmed with a potentiometer between pins 1 and 8 and the wiper tied to $\mathrm{V}^{+}$.

The LT1077 replaces and upgrades such micropower op amps as the OP-20, LM4250, and OP-90, provided that the
external nulling circuitry (and set resistor in the case of the LM4250) are removed. Since the offset voltage of the LT1077 is extremely low, nulling will be unnecessary in most applications.

## Single Supply Operation

The LT1077 is fully specified for single supply operation, i.e., when the negative supply is OV . Input common-mode range goes below ground and the output swings within a few millivolts of ground while sinking current. All competing micropower op amps either cannot swing to within 600 mV of ground (OP-20, OP-220, OP-420) or need a pull down resistor connected to the output to swing to ground (OP-90, OP-290, OP-490, HA5141/42/44). This difference is critical because in many applications these competing devices cannot be operated as micropower op amps and swing to ground simultaneously.

As an example, consider the difference amplifiers shown as Typical Applications. When the common-mode signal is high and the output low, the amplifier has to sink current. In the gain of 10 circuit, the competing devices require a 30k pull down resistor at the output to handle the specified signals. (The LT1077 does not need pull down resistors.) When the output is high the pull down resistor draws $80 \mu \mathrm{~A}$ which dominates the micropower current budget.

This situation is much worse in the gain of one circuit with $\mathrm{V}^{-}=0 \mathrm{~V}$. At 100 V common mode the output has to sink

## APPLICATIONS INFORMATION

$2 \mu \mathrm{~A}$. At a minimum output voltage of 20 mV competing devices require a 10 k pull down resistor. As the output now swings to 10 V , this resistor draws 1 mA of current.

Since the output of the LT1077 cannot go exactly to ground, but can only approach ground to within a few millivolts, care should be exercised to ensure that the output is not saturated. For example, a 1 mV input signal will cause the amplifier to set up in its linear region in the gain 100 configuration shown below, but is not enough to make the amplifier function properly in the voltage follower mode.


Single supply operation can also create difficulties at the input. The driving signal can fall below OV-inadvertently or on a transient basis. If the input is more than a few hundred millivolts below ground, two distinct problems can occur on previous single supply designs, such as the LM124, LM158, OP-20, OP-21, OP-220, OP-221, OP-420 ( $a$ and b), OP-90/290/490 (b only):
a) When the input is more than a diode drop below ground, unlimited current will flow from the substrate ( $\mathrm{V}^{-}$ terminal) to the input. This can destroy the unit. On the LT1077, resistors in series with the input protect the device even when the input is 5 V below ground.
b) When the input is more than 400 mV below ground (at $25^{\circ} \mathrm{C}$ ), the input stage saturates and phase reversal occurs at the output. This can cause lock-up in servo systems. Due to a unique phase reversal protection circuitry, the LT1077's output does not reverse, as illustrated below, even when the input is at -1.0 V .

Voltage Follower with Input Exceeding the Negative Common-Mode Range ( $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{OV}$ )


## Comparator Applications

The single supply operation of the LT1077 and its ability to swing close to ground while sinking current lends itself to

> Comparator Rise Response Time to $10 \mathrm{mV}, 5 \mathrm{mV}, 2 \mathrm{mV}$ Overdrives

use as a precision comparator with TTL compatible output.

Comparator Fall Response Time to $10 \mathrm{mV}, 5 \mathrm{mV}, 2 \mathrm{mV}$ Overdrives


## TYPICAL APPLICATIONS

Megaohm Input Impedance Gain of 10 Difference Amplifier


THE USEFULNESS OF DIFFERENCE AMPLIFIERS IS LIMITED BY THE FACT THAT THE INPUT RESISTANCE IS EQUAL TO THE SOURCE RESISTANCE. THE PICOAMPERE OFFSET CURRENT AND LOW CURRENT NOISE OF THE LT1077 ALLOWS THE USE OF $1 \mathrm{M} \Omega$ SOURCE RESISTORS WITHOUT DEGRADATION IN PERFORMANCE. IN ADDITION, WITH MEGAOHM RESISTORS MICROPOWER OPERATION CAN BE MAINTAINED.
$\pm 250 \mathrm{~V}$ Common-Mode Range Difference Amplifier ( $\mathrm{A}_{\mathrm{v}}=1$ )

$\begin{aligned} \text { COMMON MODE REJECTION RATIO } & =74 \mathrm{~dB} \text { (RESISTOR LIMITED) } \\ \text { WITH OPTIONAL TRIM } & =108 \mathrm{~dB}\end{aligned}$ WITH OPTIONAL TRIM $=108 \mathrm{~dB}$
OUTPUT OFFSET (TRIMMABLE TO ZERO $)=500 \mu \mathrm{~V}$
$\begin{aligned} \text { OUTPUT OFFSET DRIFT } & =25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\end{aligned}$
INPUT RESISTANCE $=1 \mathrm{M}$

Half-Wave Rectifier

$$
\begin{aligned}
\text { COMMON MODE RANGE } & = \pm 250 \mathrm{~V}, \mathrm{~V}+=6.2 \mathrm{~V} \text { T0 } 18 \mathrm{~V}, \mathrm{~V}-=-4.7 \mathrm{~V} \mathrm{TO}-18 \mathrm{~V} \\
& = \pm 100 \mathrm{~V}, \mathrm{~V}+\geq 3.2 \mathrm{~V}, \mathrm{~V}-\leq-1.8 \mathrm{~V} \\
& =+100 \mathrm{~V},-13 \mathrm{~V}, \mathrm{~V}+\geq 3.2 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}
\end{aligned}
$$

MINIMUM CURRENT $=50 \mu \mathrm{~A}\left(\mathrm{R}_{1}-\infty\right)$
MAXIMUM CURRENT $=10.3 \mathrm{~mA}\left(R_{1}=120 \Omega\right)$

クILUWЭHOS वэ|ナIาdWIS


## feATURES

- Available in 8-Pin SO Package
- $50 \mu \mathrm{~A}$ Max Supply Current Per Amplifier
- $70 \mu \mathrm{~V}$ Max Offset Voltage
- $180 \mu \mathrm{~V}$ Max Offset Voltage in 8-Pin SO
- 250pA Max Offset Current
- $0.6 \mu \mathrm{Vp}-\mathrm{p} 0.1 \mathrm{~Hz}$ to 10 Hz Voltage Noise
- 3pAp-p 0.1Hz to 10 Hz Current Noise
- $0.4 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Offset Voltage Drift
- 200kHz Gain-Bandwidth Product
- 0.07V/us Slew Rate
- Single Supply Operation

Input Voltage Range Includes Ground
Output Swings to Ground While Sinking Current
No Pull Down Resistors Needed

- Output Sources and Sinks 5mA Load Current


## APPLICATIONS

- Battery or Solar Powered Systems

Portable Instrumentation
Remote Sensor Amplifier
Satellite Circuitry

- Micropower Sample-and-Hold
- Thermocouple Amplifier
- Micropower Filters


## DESCRIPTIOn

The LT1078 is a micropower dual op amp in 8-pin packages including the small outline surface mount package. The LT1079 is a micropower quad op amp offered in the standard 14-pin packages. Both devices are optimized for single supply operation at 5 V . $\pm 15 \mathrm{~V}$ specifications are also provided.

Micropower performance of competing devices is achieved at the expense of seriously degrading precision, noise, speed, and output drive specifications. The design effort of the LT1078/1079 was concentrated on reducing supply current without sacrificing other parameters. The offset voltage achieved is the lowest on any dual or quad nonchopper stabilized op amp - micropower or otherwise. Offset current, voltage and current noise, slew rate and gain-bandwidth product are all two to ten times better than on previous micropower op amps.

The $1 / f$ corner of the voltage noise spectrum is at 0.7 Hz , at least three times lower than on any monolithic op amp. This results in low frequency ( 0.1 Hz to 10 Hz ) noise performance which can only be found on devices with an order of magnitude higher supply current.
Both the LT1078 and LT1079 can be operated from a single supply (as low as one lithium cell or two Ni-cad batteries). The input range goes below ground. The allNPN output stage swings to within a few millivolts of ground while sinking current - no power consuming pull down resistors are needed.

Single Battery, Micropower, Gain = 100, Instrumentation Amplifier


INPUT OFFSET VOLTAGE $=40 \mu \mathrm{~V}$ INPUT OFFSET CURRENT $=0.2 \mathrm{nA}$
TOTAL POWER DISSIPATION $=240 \mu \mathrm{~W}$ COMMON-MODE REJECTION = 110dB (AMPLIFIER LIMITED)
GAIN-BANDWIDTH PRODUCT $=200 \mathrm{kHz}$

OUTPUT NOISE $=85 \mu \mathrm{Vp}-\mathrm{p} 0.1 \mathrm{~Hz}$ TO 10 Hz
$=300 \mu V_{\text {RMS }}$ OVER FULL BANDWIDTH INPUT RANGE $=0.03 \mathrm{~V}$ TO 1.8 V
OUTPUT RANGE $=0.03 \mathrm{~V}$ TO 2.3V
$\left(0.3 \mathrm{mV} \leq \mathrm{V}_{I N_{+}}-\mathrm{V}_{1 \mathrm{~N}_{-}} \leq 23 \mathrm{mV}\right.$ )
OUTPUTS SINK CURRENT - NO PULL DOWN RESISTORS ARE NEEDED

Distribution of Input Offset Voltage
(LT1078 and LT1079 in H, J, N Packages)


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage ............................................... $\pm 22 \mathrm{~V}$ | Operating Temperature Range |
| :---: | :---: |
| Differential Input Voltage ................................. $\pm 30 \mathrm{~V}$ | LT1078AM/LT1078M/ |
| Input Voltage ..............Equal to Positive Supply Voltage | LT1079AM/LT1079M ......................... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| 5V Below Negative Supply Voltage | LT10781/LT1079I ................................ $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Output Short Circuit Duration .......................Indefinite | LT1078AC/LT1078C/LT1078S8/LT1078S16/ |
| Storage Temperature Range | LT1079AC/LT1079C ................................ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| All Grades .................................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | Lead Temperature (Soldering, 10 sec.$)$............... $300^{\circ} \mathrm{C}$ |

## PACKAGE/ORDER INFORMATION

|  |  |  | J4-LEACKAGE N PACKAGE 14-LEAD CERAMIC DIP 14-LEAD PLASTIC DIP Lтіо78. Poovs |
| :---: | :---: | :---: | :---: |
| ORDER PART NUMBER |  | ORDER PART NUMBER | ORDER PART NUMBER |
| LT1078AMH <br> LT1078MH <br> LT1078ACH <br> LT1078CH |  | LT1078AMJ8 LT1078ACN8 <br> LT1078MJ8 LT1078CN8 <br> LT1078ACJ8 LT1078IN8 <br> LT1078CJ8  | LT1079AMJ LT1079ACN <br> LT1079MJ LT1079CN <br> LT1079ACJ LT1079IN <br> LT1079CJ  |
| NOTE: THIS PIN CONFIGURATIO 8-LEAD DIP PIN LOCATIONS. IN THE INDUSTRY STANDARD LT10 CONFIGURATION. | soic <br> N DIFFERS FROM THE STEAD, IT FOLLOWS 13DS8 SO PACKAGE | NORE:THIS DEVICE IS NOT RECOMMENDED FOR NEW DESIGNS. |  |
| ORDER PART NUMBER | PART MARKING | ORDER PART NUMBER | ORDER PART NUMBER |
| LT1078IS8 <br> LT1078S8 | $\begin{aligned} & 10781 \\ & 1078 \end{aligned}$ | LT1078IS16 <br> LT1078S16 | LT1079IS <br> LT1079S |

ELECTRICAL CHARACTERISTICS
$V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) | LT1078AM/AC LT1079AM/AC |  |  | LT1078M/C//S LT1079M/C/I/S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | LT1078 <br> LT1078IS8/LT1078S8 <br> LT1079 <br> LT1078IS16/S16, LT1079IS/S |  | $\begin{aligned} & 30 \\ & 35 \end{aligned}$ | $\begin{aligned} & 70 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 60 \\ & 40 \\ & 60 \end{aligned}$ | $\begin{aligned} & 120 \\ & 180 \\ & 150 \\ & 300 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\frac{\Delta V_{0 S}}{\Delta T i m e}$ | Long Term Input Offset Voltage Stability |  |  | 0.4 |  |  | 0.5 |  | $\mu \mathrm{V} / \mathrm{Mo}$ |
| los | Input Offset Current |  |  | 0.05 | 0.25 |  | 0.05 | 0.35 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  |  | 6 | 8 |  | 6 | 10 | nA |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | 0.1 Hz to 10 Hz (Note 2) |  | 0.6 | 1.2 |  | 0.6 |  | $\mu \vee \mathrm{p}-\mathrm{p}$ |
|  | Input Noise Voltage Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz}(\text { Note } 2) \\ & f_{0}=1000 \mathrm{~Hz}(\text { Note } 2) \end{aligned}$ |  | $\begin{aligned} & 29 \\ & 28 \end{aligned}$ | $\begin{aligned} & 45 \\ & 37 \end{aligned}$ |  | $\begin{aligned} & 29 \\ & 28 \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{i}_{n}$ | Input Noise Current | 0.1 Hz to 10 Hz (Note 2) |  | 2.3 | 4.0 |  | 2.3 |  | pAp-p |
|  | Input Noise Current Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz}(\text { Note } 2) \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 0.06 \\ & 0.02 \end{aligned}$ | 0.10 |  | $\begin{aligned} & \hline 0.06 \\ & 0.02 \end{aligned}$ |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} \sqrt{\mathrm{Hz}}$ |
|  | Input Resistance Differential Mode | (Note 3) | 400 | 800 |  | 300 | 800 |  | $\mathrm{M} \Omega$ |
|  | Common-Mode |  |  | 6 |  |  | 6 |  | G $\Omega$ |
|  | Input Voltage Range |  |  | $\begin{array}{r} 3.8 \\ -0.3 \end{array}$ |  |  | $\begin{array}{r} 3.8 \\ -0.3 \end{array}$ |  | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ to 3.5 V | 97 | 110 |  | 94 | 108 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}=2.3 \mathrm{~V}$ to 12 V | 102 | 114 |  | 100 | 114 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & V_{0}=0.03 \mathrm{~V} \text { to } 4 \mathrm{~V}, \mathrm{No} \text { Load } \\ & \mathrm{V}_{0}=0.03 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 200 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1000 \\ & 600 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1000 \\ & 600 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
|  | Maximum Output Voltage Swing | Output Low, No Load Output Low, 2k to GND Output Low, $\mathrm{I}_{\text {SINK }}=100 \mu \mathrm{~A}$ |  | $\begin{aligned} & 3.5 \\ & 0.55 \\ & 95 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 6 \\ & 1.0 \\ & 130 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 3.5 \\ & 0.55 \\ & 95 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6 \\ & 1.0 \\ & 130 \\ & \hline \end{aligned}$ | mV mV mV |
|  |  | Output High, No Load Output High, 2 k to GND | $\begin{aligned} & 4.2 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 3.9 \end{aligned}$ |  | $\begin{aligned} & 4.2 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 3.9 \end{aligned}$ |  | V |
| SR | Slew Rate | $\mathrm{A}_{\mathrm{V}}=+1, \mathrm{~V}_{S}= \pm 2.5 \mathrm{~V}$ | 0.04 | 0.07 |  | 0.04 | 0.07 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| GBW | Gain-Bandwidth Product | $\mathrm{f}_{0} \leq 20 \mathrm{kHz}$ |  | 200 |  |  | 200 |  | kHz |
| Is | Supply Current Per Amplifier |  |  | 38 | 50 |  | 39 | 55 | $\mu \mathrm{A}$ |
|  | Channel Separation | $\Delta V_{\text {IN }}=3 V, R_{L}=10 \mathrm{k}$ |  | 130 |  |  | 130 |  | dB |
|  | Minimum Supply Voltage | (Note 4) |  |  | 2.3 |  | 2.2 | 2.3 | V |

eLECTRICAL CHARACTERISTICS
$V_{S}=5 V, 0 V, V_{C M}=0.1 V, V_{0}=1.4 V,-40^{\circ} \mathrm{C} \leq T_{A} \leq 85^{\circ} \mathrm{C}$ for I grades, $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ for $\mathrm{AM} / \mathrm{M}$ grades, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1078AM LT1079AM |  |  | LT1078M/I LT1079M/I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{0 S}$ | Input Offset Voltage | LT1078 <br> LT1079, LT1078IS8 <br> LT1078IS16, LT1079IS | $\stackrel{\bullet}{\bullet}$ |  | $\begin{aligned} & 70 \\ & 80 \end{aligned}$ | $\begin{aligned} & 250 \\ & 280 \end{aligned}$ |  | $\begin{aligned} & 95 \\ & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 370 \\ & 400 \\ & 560 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\frac{\Delta V_{0 S}}{\Delta T}$ | input Offset Voltage Drift (Note 5) | LT1078IS8 <br> LT1078IS16, LT1079IS | $\stackrel{\bullet}{\bullet}$ |  | 0.4 | 1.8 |  | $\begin{aligned} & 0.5 \\ & 0.6 \\ & 0.7 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 3.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mu V /{ }^{\circ} \mathrm{C} \\ & \mu V /{ }^{\circ} \mathrm{C} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| los | Input Offset Current | LT1078I, LT1079 | $\bullet$ |  | 0.07 | 0.50 |  | $\begin{aligned} & 0.07 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.70 \\ & 1.0 \end{aligned}$ | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  | $\bullet$ |  | 7 | 10 |  | 7 | 12 | nA |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=0.05 \mathrm{~V}$ to 3.2 V | $\bullet$ | 92 | 106 |  | 88 | 104 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}=3.1 \mathrm{~V}$ to 12 V | $\bullet$ | 98 | 110 |  | 94 | 110 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & \mathrm{V}_{0}=0.05 \mathrm{~V} \text { to } 4 \mathrm{~V}, \mathrm{No} \text { Load } \\ & \mathrm{V}_{0}=0.05 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 110 \\ & 80 \end{aligned}$ | $\begin{aligned} & 600 \\ & 400 \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ | $\begin{aligned} & 600 \\ & 400 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ |
|  | Maximum Output Voltage Swing | Output Low, No Load Output Low, $\mathrm{I}_{\text {SINK }}=100 \mu \mathrm{~A}$ | $\bullet$ |  | $\begin{aligned} & 4.5 \\ & 125 \end{aligned}$ | $\begin{aligned} & 8 \\ & 170 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 4.5 \\ & 125 \end{aligned}$ | $\begin{aligned} & 8 \\ & 170 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  |  | Output High, No Load Output High, 2k to GND | $\bullet$ | $\begin{aligned} & 3.9 \\ & 3.0 \end{aligned}$ | $4.2$ |  | $\begin{aligned} & 3.9 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 3.7 \end{aligned}$ |  | V |
| $\mathrm{I}_{5}$ | Supply Current Per Amplifier |  | $\bullet$ |  | 43 | 60 |  | 45 | 70 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS

$V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0.1 \mathrm{~V}, \mathrm{~V}_{0}=1.4 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1078AC LT1079AC |  |  | LT1078C/S LT1079C/S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN |  | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1078 <br> LT1079 <br> LT1078S8 <br> LT1078S16, LT1079S | $\stackrel{\bullet}{\bullet}$ |  | $\begin{aligned} & 50 \\ & 60 \end{aligned}$ | $\begin{aligned} & 150 \\ & 180 \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 70 \\ & 85 \\ & 90 \end{aligned}$ | $\begin{aligned} & 240 \\ & 270 \\ & 350 \\ & 480 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\frac{\Delta V_{O S}}{\Delta T}$ | Input Offset Voltage Drift (Note 5) | $\begin{aligned} & \text { LT1078S8 } \\ & \text { LT1078S16, LT1079S } \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ |  | 0.4 | 1.8 |  | $\begin{aligned} & 0.5 \\ & 0.6 \\ & 0.7 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 3.5 \\ & 4.0 \end{aligned}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.06 | 0.35 |  | 0.06 | 0.50 | nA |
| $I_{B}$ | Input Bias Current |  | $\bullet$ |  | 6 | 9 |  | 6 | 11 | nA |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ to 3.4V | $\bullet$ | 94 | 108 |  | 90 | 106 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}=2.6 \mathrm{~V}$ to 12V | $\bullet$ | 100 | 112 |  | 97 | 112 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{0}=0.05 \mathrm{~V} \text { to } 4 \mathrm{~V}, \mathrm{No} \text { Load } \\ & \mathrm{V}_{0}=0.05 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 150 \\ & 110 \end{aligned}$ | $\begin{aligned} & 750 \\ & 500 \end{aligned}$ |  | $\begin{aligned} & 110 \\ & 80 \end{aligned}$ | $\begin{aligned} & 750 \\ & 500 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ $\mathrm{V} / \mathrm{mV}$ |
|  | Maximum Output Voltage Swing | Output Low, No Load Output Low, $\mathrm{I}_{\text {SINK }}=100 \mu \mathrm{~A}$ | $\bullet$ |  | $\begin{aligned} & 4.0 \\ & 105 \end{aligned}$ | $\begin{aligned} & 7 \\ & 150 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 4.0 \\ & 105 \end{aligned}$ | $\begin{aligned} & 7 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  |  | Output High, No Load Output High, 2k to GND | $\bullet$ | $\begin{aligned} & 4.1 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 3.8 \end{aligned}$ |  | $\begin{aligned} & 4.1 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 3.8 \end{aligned}$ |  | V |
| Is | Supply Current Per Amplifier |  | $\bullet$ |  | 40 | 55 |  | 42 | 63 | $\mu \mathrm{A}$ |

LT1078/LT 1079
€LECTRICAL CHARACTGRISTICS $V_{S}= \pm 15, T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1078AM/AC LT1079AM/AC |  |  | LT1078M/C//S LT1079M/C//S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | (Including LT1078IS8/S8) LT1078IS16/S16, LT1079IS/S |  | 50 | 250 |  | $\begin{aligned} & 70 \\ & 80 \end{aligned}$ | $\begin{aligned} & 350 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{V} \\ & \mu \mathrm{~V} \end{aligned}$ |
| los | Input Offset Current |  |  | 0.05 | 0.25 |  | 0.05 | 0.35 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  |  | 6 | 8 |  | 6 | 10 | nA |
|  | Input Voltage Range |  | $\begin{array}{r} 13.5 \\ -15.0 \end{array}$ | $\begin{array}{r} 13.8 \\ -15.3 \end{array}$ |  | $\begin{array}{r} 13.5 \\ -15.0 \end{array}$ | $\begin{array}{r} 13.8 \\ -15.3 \end{array}$ |  | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=+13.5 \mathrm{~V},-15 \mathrm{~V}$ | 100 | 114 |  | 97 | 114 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, 0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 102 | 114 |  | 100 | 114 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \\ & \mathrm{~V}_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 1000 \\ & 400 \end{aligned}$ | $\begin{aligned} & 5000 \\ & 1100 \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & 300 \end{aligned}$ | $\begin{aligned} & 5000 \\ & 1100 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {OUT }}$ | Maximum Output Voltage Swing | $\begin{aligned} & R_{\mathrm{L}}=50 \mathrm{k} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 11.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 13.2 \end{aligned}$ |  | $\begin{aligned} & \pm 13.0 \\ & \pm 11.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 13.2 \end{aligned}$ |  | V |
| SR | Slew Rate |  | 0.06 | 0.10 |  | 0.06 | 0.10 |  | V/us |
| Is | Supply Current Per Amplifier |  |  | 46 | 65 |  | 47 | 75 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 15 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 85^{\circ} \mathrm{C}$ for I grades, $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ for $A M / M$ grades, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1078AM LT1079AM |  |  | LT1078M/I LT1079M/I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Including LT1078IS8) <br> LT1078IS16, LT1079IS | $\bullet$ |  | 90 | 430 |  | $\begin{aligned} & 120 \\ & 130 \end{aligned}$ | $\begin{aligned} & 600 \\ & 825 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\frac{\Delta V_{O S}}{\Delta \mathrm{~T}}$ | Input Offset Voltage Drift (Note 5) | LT1078IS8 <br> LT1078IS16, LT1079IS | $\bullet$ |  | 0.5 | 1.8 |  | $\begin{aligned} & 0.6 \\ & 0.7 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 3.8 \\ & 5.0 \end{aligned}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current | LT1078I, LT1079 | $\bullet$ |  | 0.07 | 0.50 |  | $\begin{aligned} & 0.07 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.70 \\ & 1.0 \end{aligned}$ | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | $\bullet$ |  | 7 | 10 |  | 7 | 12 | nA |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ | $\bullet$ | 200 | 700 |  | 150 | 700 |  | V/mV |
| CMRR | Common-Mode Rejection Ratio | $V_{C M}=+13 \mathrm{~V},-14.9 \mathrm{~V}$ | $\bullet$ | 94 | 110 |  | 90 | 110 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 98 | 110 |  | 94 | 110 |  | dB |
|  | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ | $\bullet$ | $\pm 11.0$ | $\pm 13.5$ |  | $\pm 11.0$ | $\pm 13.5$ |  | V |
| Is | Supply Current Per Amplifier |  | - |  | 52 | 80 |  | 54 | 95 | $\mu \mathrm{A}$ |

## LT1078/LT 1079

ELECTRICAL CHARACTGRISTICS $v_{S}= \pm 15 V, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1078AC LT1079AC |  |  | $\begin{aligned} & \text { LT1078C/S } \\ & \text { LT1079C/S } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | LT1078S8 <br> LT1078S16, LT1079S | $\bullet$ - |  | 70 | 330 |  | $\begin{aligned} & 90 \\ & 100 \\ & 115 \end{aligned}$ | $\begin{aligned} & 460 \\ & 540 \\ & 750 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\frac{\Delta V_{O S}}{\Delta \mathrm{~T}}$ | Input Offset Voltage Drift (Note 5) | $\begin{aligned} & \text { LT1078S8 } \\ & \text { LT1078S16, LT1079S } \end{aligned}$ | $\bullet$ - |  | 0.5 | 1.8 |  | $\begin{aligned} & 0.6 \\ & 0.7 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 3.8 \\ & 5.0 \end{aligned}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.06 | 0.35 |  | 0.06 | 0.50 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  | $\bullet$ |  | 6 | 9 |  | 6 | 11 | nA |
| AVOL | Large Signal Voltage Gain | $V_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ | $\bullet$ | 300 | 1200 |  | 250 | 1200 |  | $\mathrm{V} / \mathrm{mV}$ |
| CMRR | Common-Mode Rejection Ratio | $V_{C M}=13 \mathrm{~V},-15 \mathrm{~V}$ | $\bullet$ | 97 | 112 |  | 94 | 112 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 100 | 112 |  | 97 | 112 |  | dB |
|  | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ | $\bullet$ | $\pm 11.0$ | $\pm 13.6$ |  | $\pm 11.0$ | $\pm 13.6$ |  | V |
| $I_{S}$ | Supply Current Per Amplifier |  | $\bullet$ |  | 49 | 73 |  | 50 | 85 | $\mu \mathrm{A}$ |

The $\bullet$ denotes the specifications which apply over the full operating temperature range.
Note 1: Typical parameters are defined as the $60 \%$ yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1079s (or 100 LT1078s) typically 240 op amps (or 120) will be better than the indicated specification.
Note 2: This parameter is tested on a sample basis only. All noise parameters are tested with $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$.

Note 3: This parameter is guaranteed by design and is not tested.
Note 4: Power supply rejection ratio is measured at the minimum supply voltage. The op amps actually work at 1.8 V supply but with a typical offset skew of $-300 \mu \mathrm{~V}$.
Note 5: This parameter is not $100 \%$ tested.

## TYPICAL PGRFORMANCE CHARACTERISTICS




10Hz Voltage Noise Distribution


Input Bias and Offset Currents vs Temperature

0.01 Hz to 10 Hz Noise


Distribution of Offset Voltage Dritt with Temperature (In All Packages Except Surface Mount)


Input Bias Current vs Common-Mode Voltage


Noise Spectrum


Long Term Stability of Two
Representative Units (LT1078)


## TYPICAL PGRFORMANCE CHARACTERISTICS



Slew Rate, Gain Bandwidth Product and Phase Margin vs Temperature

 IV/DIV

## Large Signal Transient Response $V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$


$50 \mu \mathrm{~S} / \mathrm{DIV}$
INPUT PULSE OV TO 3.8V, $A_{V}=+1$, NO LOAD


Minimum Supply Voltage

Gain, Phase vs Frequency


OV

Warm.Up Drift


Capacitive Load Handling


Large Signal Transient Response
$V_{S}= \pm 15 \mathrm{~V}$

$100 \mu \mathrm{~s} / \mathrm{DIV}$
$A_{V}=+1$, N 0 LOAD

Voltage Gain vs Load Resistance


## TYPICAL PGRFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



Small Signal Transient Response
$V_{S}= \pm 2.5 \mathrm{~V}$

$10 \mu \mathrm{~S} / \mathrm{DIV}$
$A_{V}=+1, C_{L}=15 \mathrm{pF}$

Small Signal Transient Response
$V_{S}= \pm 15 \mathrm{~V}$

$10 \mu \mathrm{~S} / \mathrm{DIV}$
$A_{V}=+1, C_{L}=15 \mathrm{pF}$

## APPLICATIONS INFORMATION

The LT1078/LT1079 devices are fully specified with $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=0, \mathrm{~V}_{\mathrm{CM}}=0.1 \mathrm{~V}$. This set of operating conditions appears to be the most representative for battery powered micropower circuits. Offset voltage is internally trimmed to a minimum value at these supply voltages. When 9 V or 3 V batteries or $\pm 2.5 \mathrm{~V}$ dual supplies are used, bias and offset current changes will be minimal. Offset voltage changes will be just a few microvolts as given by the PSRR and CMRR specifications. For example, if PSRR $=114 \mathrm{~dB}(=2 \mu \mathrm{~V} / \mathrm{V})$, at 9 V the offset voltage change will be $8 \mu \mathrm{~V}$. Similarly, $\mathrm{V}_{S}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{C M}=0$ is equivalent to a common-mode voltage change of 2.4 V or a $\mathrm{V}_{\text {OS }}$ change of $7 \mu \mathrm{~V}$ if $\mathrm{CMRR}=110 \mathrm{~dB}(3 \mu \mathrm{~V} / \mathrm{V})$.

A full set of specifications is also provided at $\pm 15 \mathrm{~V}$ supply voltages for comparison with other devices and for completeness.

## Single Supply Operation

The LT1078/LT1079 are fully specified for single supply operation, i.e., when the negative supply is OV . Input com-mon-mode range goes below ground and the output swings within a few millivolts of ground while sinking current. All competing micropower op amps either cannot swing to within 600 mV of ground (OP-20, OP-220, OP-420)

## applications information

or need a pull down resistor connected to the output to swing to ground (OP-90, OP-290, OP-490, HA5141/42/44). This difference is critical because in many applications these competing devices cannot be operated as micropower op amps and swing to ground simultaneously.

As an example, consider the instrumentation amplifier shown on the front page. When the common-mode signal is low and the output is high, amplifier A has to sink current. When the common-mode signal is high and the output low, amplifier B has to sink current. The competing devices require a 12 k pull down resistor at the output of amplifier A and a 15 k at the output of $B$ to handle the specified signals. (The LT1078 does not need pull down resistors.) When the common-mode input is high and the output is high these pull down resistors draw $300 \mu \mathrm{~A}(150 \mu \mathrm{~A}$ each), which is excessive for micropower applications.

The instrumentation amplifier is by no means the only application requiring current sinking capability. In 7 of the 9 single supply applications shown in this data sheet the op amps have to be able to sink current. In two of the applications the first amplifier has to sink only the 6nA input bias current of the second op amp. The competing devices, however, cannot even sink 6nA without a pull down resistor.

Since the output of the LT1078/LT1079 cannot go exactly to ground, but can only approach ground to within a few millivolts, care should be exercised to ensure that the output is not saturated. For example, a 1 mV input signal will cause the amplifier to set up in its linear region in the gain

100 configuration shown below, but is not enough to make the amplifier function properly in the voltage follower mode.



Single supply operation can also create difficulties at the input. The driving signal can fall below OV-inadvertently or on a transient basis. If the input is more than a few hundred millivolts below ground, two distinct problems can occur on previous single supply designs, such as the LM124, LM158, OP-20, OP-21, OP-220, OP-221, OP-420 (a and b), OP-90/290/490 (b only):
a) When the input is more than a diode drop below ground, unlimited current will flow from the substrate ( $\mathrm{V}^{-}$ terminal) to the input. This can destroy the unit. On the LT1078/LT1079, resistors in series with the input protect the devices even when the input is 5 V below ground.
b) When the input is more than 400 mV below ground (at $25^{\circ} \mathrm{C}$ ), the input stage saturates and phase reversal occurs at the output. This can cause lock-up in servo systems. Due to a unique phase reversal protection circuitry, the LT1078/LT1079's output does not reverse, as illustrated below, even when the inputs are at -1.0 V .

Voltage Follower with Input Exceeding the Negative Common-Mode Range ( $\mathrm{V}_{\mathbf{S}}=5 \mathrm{~V}$, OV )




## LT 1078/LT1079

## APPLICATIONS INFORMATION

## Matching Specifications

In many applications the performance of a system depends on the matching between two op amps, rather than the individual characteristics of the two devices. The two and three op amp instrumentation amplifier configurations shown in this data sheet are examples. Matching characteristics are not $100 \%$ tested on the LT1078/79.

Some specifications are guaranteed by definition. For example, $70 \mu \mathrm{~V}$ maximum offset voltage implies that mismatch cannot be more than $140 \mu \mathrm{~V} .97 \mathrm{~dB}(=14 \mu \mathrm{~V} / \mathrm{V})$ CMRR means that worst case CMRR match is $91 \mathrm{~dB}(=28 \mu \mathrm{~V} / \mathrm{V})$. However, the following table can be used to estimate the expected matching performance at $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$, 0 V between the two sides of the LT1078, and between amplifiers A and D , and between amplifiers B and C of the LT1079.

| PARAMETER |  | LT1078AM/AC LT1079AMIAC |  | LT1078M/C LT1079M/C |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 50\% YIELD | 98\% YIELD | 50\% YIELD | 98\% YIELD |  |
| $\mathrm{V}_{\text {OS }}$ Match, $\Delta \mathrm{V}_{\text {OS }}$ | LT1078 | 30 | 110 | 50 | 190 | ${ }_{\mu} \mathrm{V}$ |
|  | LT1079 | 40 | 150 | 50 | 250 |  |
| Temperature Coefficient $\Delta V_{\text {OS }}$ |  | 0.5 | 1.2 | 0.6 | 1.8 | ${ }_{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}$ |
| Average Non-Inverting IB |  | 6 | 8 | 6 | 10 | nA |
| Match of Non-Inverting $\mathrm{I}_{B}$ |  | 0.12 | 0.4 | 0.15 | 0.5 | nA |
| CMRR Match |  | 120 | 100 | 117 | 97 | dB |
| PSRR Match |  | 117 | 105 | 117 | 102 | dB |

## Comparator Applications

The single supply operation of the LT1078/1079 and its ability to swing close to ground while sinking current
lends itself to use as a precision comparator with TTL compatible output.


Comparator Fall Response Time to $10 \mathrm{mV}, 5 \mathrm{mV}, 2 \mathrm{mV}$ Overdrives


## TYPICAL APPLICATIONS



THE LT1078 CONTRIBUTES LESS THAN 3\% OF THE TOTAL OUTPUT NOISE AND DRIFT WITH TIME AND TEMPERATURE. THE ACCURACY OF THE - 5V OUTPUT DEPENDS ON THE MATCHING OF THE TWO IM RESISTORS.

Gain of 10 Difference Amplifier


THE USEFULNESS OF DIFFERENCE AMPLIFIERS IS LIMITED BY THE FACT THAT THE INPUT RESISTANCE IS EQUAL TO THE SOURCE RESISTANCE. THE PICOAMPERE OFFSET CURRENT AND LOW CURRENT NOISE OF THE LT 1078 AL LOWS THE USE OF 1MS SOURCE RESISTORS WITHOUT DEGRADATION IN PERFORMANCE. IN ADDITION, WITH MEGAOHM RESISTORS MICROPOWER OPERATION CAN BE MAINTAINED.

Picoampere Input Current, Triple Op Amp Instrumentation Amplifier with Bias Current Cancellation


## TYPICAL APPLICATIONS

$+85 \mathrm{~V},-100 \mathrm{~V}$ Common Mode
Range Instrumentation Amplifier
( $A_{V}=10$ )
Half-Wave Rectifier


Absolute Value Circuit (Full-Wave Rectifier)


Programmable Gain Amplifier (Single Supply)


## LT1078/LT1079

## TYPICAL APPLICATIONS

Single Supply, Micropower, Second Order Low Pass Filter with 60Hz Notch


Micropower Multiplier/Divider


## TYPICAL APPLICATIONS

Micropower Dead Zone Generator


## TYPICAL APPLICATIONS

## Lead Acid Low Battery Detector with System Shutdown



Platinum RTD Signal Conditioner with Curvature Correction

SIMPLIFIED SCHEMATIC
LT 1078/LT1079

## Low Cost, Low Power Precision Op Amp

## feATURES

- Offset Voltage
- Offset Voltage Drift
- Bias Current
- Offset Current
- Bias and Offset Current Drift
- Supply Current
- 0.1 Hz to 10 Hz Noise
- CMRR
- Voltage Gain
- PSRR
- Guaranteed Operation on Two NiCad Batteries
- Price (1000's) for Above Specs


## APPLICATIONS

- Replaces OP-07/OP-77/OP-97/OP-177/AD707/LT1001 with Improved Price/Performance
- High Impedance Difference Amplifiers
- Logarithmic Amplifiers (Wide Dynamic Range)
- Thermocouple Amplifiers
- Precision Instrumentation
- Active Filters (with Small Capacitors)
$50 \mu \mathrm{~V}$ Max
$1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Max 250pA Max 250pA Max $4 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ Max $560 \mu \mathrm{~A}$ Max $0.5 \mu V p-p, 2.2 p A p-p$ 115dB Min 117dB Min 114 dB Min


## DESCRIPTION

The design effort of the LT1097 concentrated on optimizing the performance of all precision specs - at only $350 \mu \mathrm{~A}$ of supply current. Typical values are $10 \mu \mathrm{~V}$ offset voltage, 40 pA bias and offset currents, $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ and $0.4 \mathrm{pA} /^{\circ} \mathrm{C}$ drift. Common mode and power supply rejections, voltage gain are typically in excess of 128dB.

All parameters that are important for precision, low power op amps have been optimized. Consequently, using the LT1097, error budget calculations in most applications are unnecessary.

Protected by U.S. patents 4,575,685; 4,775,884 and 4,837,496

## TYPICAL APPLICATION

## Saturated Standard Cell Amplifier



## Input Offset Voltage Distribution



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage $\pm 20 \mathrm{~V}$
Differential Input Current (Note 1) .................. $\pm 10 \mathrm{~mA}$
Input Voltage $\qquad$ $\pm 20 \mathrm{~V}$
Output Short Circuit Duration Indefinite Operating Temperature Range ............. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Storage Temperature Range $\ldots \ldots \ldots . . . . . . . . . .5^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) $.300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION


ELECTRICAL CHARACTERISTICS $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{v}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | $\begin{aligned} & \text { LT1097CN8 } \\ & \text { TYP } \end{aligned}$ | MAX | MIN | $\begin{aligned} & \text { LT1097S8 } \\ & \text { TYP } \end{aligned}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{0 S}$ | Input Offset Voltage |  |  | 10 | 50 |  | 10 | 60 | ${ }_{\mu} \mathrm{V}$ |
| $\frac{\Delta V_{\text {OS }}}{\Delta \text { Time }}$ | Long Term Input Offset Voltage Stability |  | 0.3 |  |  | 0.3 |  |  | ${ }_{\mu} \mathrm{V} / \mathrm{Mo}$ |
| los | Input Offset Current |  |  | 40 | 250 |  | 60 | 350 | pA |
| IB | Input Bias Current |  |  | $\pm 40$ | $\pm 250$ |  | $\pm 50$ | $\pm 350$ | pA |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | 0.1 Hz to 10 Hz | 0.5 |  |  | 0.5 |  |  | ${ }_{\mu} \mathrm{Vp}$-p |
|  | Input Noise Voltage Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 16 \\ & 14 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 16 \\ & 14 \end{aligned}$ |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $i_{n}$ | Input Noise Current | 0.1 Hz to 10 Hz | 2.2 |  |  | 2.4 |  |  | pAp-p |
|  | Input Noise Current Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 0.030 \\ & 0.008 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 0.035 \\ & 0.008 \\ & \hline \end{aligned}$ |  |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  | Input Resistance Differential Mode Common-Mode | (Note 2) | $\begin{array}{ll} 30 & 80 \\ & 10^{12} \\ \hline \end{array}$ |  |  | $\begin{array}{ll} 25 & 70 \\ & 8 \times 10^{11} \\ \hline \end{array}$ |  |  | $\begin{array}{r}\text { M } \Omega \\ \Omega \\ \hline\end{array}$ |
|  | Input Voltage Range |  | $\pm 13.5 \pm 14.3$ |  |  | $\pm 13.5 \pm 14.3$ |  |  | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 13.5 \mathrm{~V}$ | 115130 |  |  | 115 | 130 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 1.2 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ | 114 | 130 |  | 114 | 130 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & V_{0}= \pm 12 V, R_{L}=10 \mathrm{k} \\ & V_{0}= \pm 10 V, R_{L}=2 k \end{aligned}$ | $\begin{aligned} & 700 \\ & 250 \end{aligned}$ | $\begin{aligned} & 2500 \\ & 1000 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 700 \\ & 250 \end{aligned}$ | $\begin{aligned} & 2500 \\ & 1000 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
| V OUT | Output Voltage Swing | $\begin{aligned} & R_{L}=10 \mathrm{k} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \end{aligned}$ | $\begin{aligned} & \pm 13 \\ & \pm 11.5 \\ & \hline \end{aligned}$ | $\begin{array}{r}  \pm 13.8 \\ \pm 13.0 \\ \hline \end{array}$ |  | $\begin{aligned} & \pm 13 \\ & \pm 11.5 \\ & \hline \end{aligned}$ | $\begin{array}{r}  \pm 13.8 \\ \pm 13.0 \\ \hline \end{array}$ |  | V |
| SR | Slew Rate |  | 0.1 | 0.2 |  | 0.1 | 0.2 |  | $\mathrm{V} / \mathrm{\mu S}$ |
| GBW | Gain Bandwidth Product |  | 700 |  |  | 700 |  |  | kHz |
| Is | Supply Current |  | 350 |  | 560 |  | 350 | 560 | $\mu \mathrm{A}$ |
|  | Offset Adjustment Range | $\mathrm{R}_{\text {pot }}=10 \mathrm{k}$, Wiper to $\mathrm{V}+$ | $\pm 600$ |  |  | $\pm 600$ |  |  | ${ }_{\mu \mathrm{L}} \mathrm{V}$ |
|  | Minimum Supply Voltage | (Note 3) | $\pm 1.2$ | - |  | $\pm 1.2$ | - |  | V |

## 

| SYMBOL | PARAMETER | CONDITIONS |  | LT1097CN8 |  |  | LT1097S8 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Vos | Input Offset Voltage |  | $\bullet$ |  | 20 | 100 |  | 20 | 130 | ${ }_{\mu} \mathrm{V}$ |
|  | Average Temperature Coefficient of Input Offset Voltage | (Note 4) | $\bullet$ |  | 0.2 | 1.0 |  | 0.2 | 1.4 | ${ }_{\mu} \mathrm{V}^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 60 | 430 |  | 75 | 570 | pA |
|  | Average Temperature Coefficient of Input Offset Current | (Note 4) | $\bullet$ |  | 0.4 | 4 |  | 0.5 | 5 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| IB | Input Bias Current |  | $\bullet$ |  | $\pm 60$ | $\pm 430$ |  | $\pm 75$ | $\pm 570$ | PA |
|  | Average Temperature Coefficient of Input Bias Current | (Note 4) | $\bullet$ |  | 0.4 | 4 |  | 0.5 | 5 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| AvoL | Large Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}= \pm 12 \mathrm{~V}, R_{L} \geq 10 \mathrm{k} \Omega \\ & V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{L} \geq 2 \mathrm{k} \Omega \end{aligned}$ | $\bullet$ | $\begin{aligned} & 450 \\ & 180 \end{aligned}$ | $\begin{aligned} & 2000 \\ & 800 \end{aligned}$ |  | $\begin{aligned} & \hline 450 \\ & 180 \end{aligned}$ | $\begin{aligned} & 2000 \\ & 800 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 13.5 \mathrm{~V}$ | $\bullet$ | 112 | 128 |  | 112 | 128 |  | dB |
| PSRR | Power Supply Rejection Ratio | $V_{S}= \pm 1.3 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ | $\bullet$ | 111 | 128 |  | 111 | 128 |  | dB |
|  | Input Voltage Range |  | $\bullet$ | $\pm 13.5$ | $\pm 14.2$ |  | $\pm 13.5$ | $\pm 14.2$ |  | V |
| V OUT | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\bullet$ | $\pm 13$ | $\pm 13.7$ |  | $\pm 13$ | $\pm 13.7$ |  | V |
| Is | Supply Current |  | $\bullet$ |  | 380 | 700 |  | 380 | 700 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 15 \mathrm{~V}, V_{C M}=0 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, unless otherwise noted. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LT1097CN8 |  |  | LT1097S8 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Vos | Input Offset Voltage |  | $\bullet$ |  | 25 | 130 |  | 30 | 170 | ${ }_{\mu} \mathrm{V}$ |
|  | Average Temperature Coefficient of Input Offset Voltage |  | $\bullet$ |  | 0.3 | 1.2 |  | 0.3 | 1.6 | ${ }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current |  | $\bullet$ |  | 70 | 600 |  | 85 | 750 | PA |
|  | Average Temperature Coefficient of Input Offset Current |  | $\bullet$ |  | 0.5 | 5 |  | 0.6 | 6 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| IB | Input Bias Current |  | $\bullet$ |  | $\pm 70$ | $\pm 600$ |  | $\pm 85$ | $\pm 750$ | PA |
|  | Average Temperature Coefficient of Input Bias Current |  | $\bullet$ |  | 0.5 | 5 |  | 0.6 | 6 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| $A_{\text {VOL }}$ | Large Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}= \pm 12 V, R_{L} \geq 10 \mathrm{k} \Omega \\ & V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{L} \geq 2 \mathrm{k} \Omega \end{aligned}$ |  | 300 | $\begin{aligned} & 1700 \\ & 700 \\ & \hline \end{aligned}$ |  | 300 | $\begin{aligned} & 1700 \\ & 700 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 13.5 \mathrm{~V}$ | $\bullet$ | 108 | 127 |  | 108 | 127 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 1.5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ | $\bullet$ | 108 | 127 |  | 108 | 127 |  | dB |
|  | Input Voltage Range |  | $\bullet$ | $\pm 13.5$ | $\pm 14.0$ |  | $\pm 13.5$ | $\pm 14.0$ |  | V |
| $V_{\text {Out }}$ | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\bullet$ | $\pm 13$ | $\pm 13.6$ |  | $\pm 13$ | $\pm 13.6$ |  | V |
| Is | Supply Current |  | $\bullet$ |  | 400 | 800 |  | 400 | 800 | $\mu \mathrm{A}$ |

The - denotes the specifications which apply over the full operating temperature range.
Note 1: Differential input voltages greater than 1 V will cause excessive current to flow through the input protection diodes unless limiting resistance is used.
Note 2: This parameter is guaranteed by design and is not tested.

Note 3: Power supply rejection ratio is measured at the minimum supply voltage.
Note 4: This parameter is not $100 \%$ tested.
Note 5: The LT1097 is not tested and is not quality-assurance-sampled at
$-40^{\circ} \mathrm{C}$ and at $85^{\circ} \mathrm{C}$. These specifications are guaranteed by design, correlation and/or inference from $0^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}$ and/or $70^{\circ} \mathrm{C}$ tests.

## TYPICAL PGRFORMANCE CHARACTERISTICS

Distribution of Offset Voltage Drift with Temperature


Warm.Up Drift

0.1Hz to 10 Hz Noise


Input Bias Current vs Temperature


Input Bias Current Over Common Mode Range

0.01 Hz to 10 Hz Noise


Minimum Supply Voltage, Common Mode Range and Voltage Swing at $V_{\text {MIN }}$



## Output Short Circuit Current vs

 Time

Noise Spectrum


## TYPICAL PERFORMANCE CHARACTERISTICS



## APPLICATIONS InFORMATION

The LT1097 is pin compatible to, and directly replaces such precision op amps as the OP-07, OP-77, AD707, OP-97, OP-177, LM607, and LT1001 with improved price/performance. Compatibility includes externally nulling the offset voltage, as all of the above devices are trimmed with a potentiometer between pins 1 and 8 and the wiper tied to $\mathrm{V}^{+}$.

The simple difference amplifier can be used to illustrate the all-around excellence of the LT1097. The 50k input resistance is selected to be large enough compared to input signal source resistances. Simultaneously, the 50k resistors should not dominate the precision and noise error

## $\pm 27 \mathrm{~V}$ Common Mode Range Difference Amplifier



## Frequency Compensation and Optional Offset Nulling


budget. Assuming perfect matching between the four resistors, the following table summarizes the input referred performance obtained using the LT1097 and other popular, low-cost precision op amps.

Input offset voltage can be adjusted over a $\pm 600 \mu \mathrm{~V}$ range with a 10k potentiometer.

The LT1097 is internally compensated for unity gain stability. As shown on the Capacitive Load Handling plot, the LT1097 is stable with any capacitive load. However, the overcompensation capacitor, $\mathrm{C}_{\mathrm{s}}$, can be used to reduce overshoot with heavy capacitive loads, to narrow noise bandwidth, or to stabilize circuits with gain in the feedback loop.

## Guaranteed Performance, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER/UNITS | LT1097CN8 | OP.77GP | AD707JN | OP.177GP | OP-97FP |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ```Error Terms in \(\mu \mathrm{V}\) \(V_{0 S}\) Max los Max \(\times 25 \mathrm{k}\) Gain Min, 10V Out CMRR, Min, \(\pm 25 \mathrm{~V}\) in PSRR, Min, \(V_{S}= \pm 15 \mathrm{~V} \pm 10 \%\)``` | $\begin{array}{r} 50 \\ 6 \\ 14 \\ 22 \\ 6 \\ \hline \end{array}$ | $\begin{array}{r} 100 \\ 70 \\ 5 \\ 20 \\ 9 \\ \hline \end{array}$ | $\begin{array}{r} 90 \\ 50 \\ 3 \\ 13 \\ 9 \\ \hline \end{array}$ | $\begin{array}{r} 60 \\ 70 \\ 5 \\ 22 \\ 9 \\ \hline \end{array}$ | $\begin{array}{r} 75 \\ 4 \\ 50 \\ 39 \\ 9 \\ \hline \end{array}$ |
| Sum of All Error Terms, $\mu \mathrm{V}$ | 98 | 204 | 165 | 166 | 177 |
| 0.1 Hz to 10 Hz Noise, $\mu \mathrm{Vp}$-p Typ Voltage Noise Current Noise $\times 50 \mathrm{~K}$ Resistor Noise | $\begin{aligned} & 0.50 \\ & 0.11 \\ & 0.55 \end{aligned}$ | $\begin{aligned} & 0.38 \\ & 0.75 \\ & 0.55 \end{aligned}$ | $\begin{aligned} & 0.23 \\ & 0.70 \\ & 0.55 \end{aligned}$ | $\begin{aligned} & 0.38 \\ & 0.75 \\ & 0.55 \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.10 \\ & 0.55 \end{aligned}$ |
| RMS Sum $\mu \mathrm{V}$ p-p | 0.75 | 1.00 | 0.92 | 1.00 | 0.75 |
| Drift with Temp, $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ TCV ${ }_{\text {OS }}$ Max TClos $\operatorname{Max} \times 25 \mathrm{k}$ | $\begin{aligned} & 1.0 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 0.2 \end{aligned}$ |
| Sum of Drift Terms $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | 1.1 | 3.3 | 2.0 | 3.3 | 2.2 |
| Supply Current Max, mA | 0.56 | 2.0 | 3.0 | 2.0 | 0.60 |
| Price, 1000's, \$ | 0.97 | SIMILAR OR HIGHER |  |  | HIGHER |

## APPLICATIONS INFORMATION

The availability of the compensation terminal permits the use of feedforward frequency compensation to enhance slew rate. The voltage follower feedforward scheme bypasses the amplifier's gain stages and slews at nearly $10 \mathrm{~V} / \mu \mathrm{s}$.

The inputs of the LT1097 are protected with back-to-back diodes. In the voltage follower configuration, when the input is driven by a fast, large signal pulse ( $>1 \mathrm{~V}$ ), the input
protection diodes effectively short the output to the input during slewing, and a current, limited only by the output short circuit protection will flow through the diodes.

The use of a feedback resistor, as shown in the voltage follower feedforward diagram, is recommended because this resistor keeps the current below the short circuit limit, resulting in faster recovery and settling of the output.

Follower Feediorward Compensation


Pulse Response of Feediorward Compensation


Test Circuit for Ofiset Voltage and its Drift with Temperature

*RESISTORS MUST HAVE LOW THERMOELECTRIC POTENTIAL

## TYPICAL APPLICATIONS

Low Power Comparator with < $10 \mu \mathrm{~V}$ Hysteresis


## Input Amplifier for 4 1/2 Digit Voltmeter



## SCHEMATIC DIAGRAM



## feATURES

- Voltage Noise
$1.2 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Max at 1 kHz $0.9 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Typ at 1 kHz
- Voltage and Current Noise $100 \%$ Tested
- Gain-Bandwidth Product
- Slew Rate
- Voltage Gain
- Low THD@10kHz, $A_{V}=-10, R_{L}=600 \Omega$, $V_{0}=7 V_{\text {RMS }}$
- Low IMD, CCIF Method, $\mathrm{A}_{V}=+10, \mathrm{R}_{\mathrm{L}}=600 \mathrm{\Omega}, \quad 0.0002 \%$ $V_{0}=7 V_{\text {RMS }}$


## APPLICATIONS

- High Quality Audio Preamplifiers
- Low Noise Microphone Preamplifiers
- Very Low Noise Instrumentation Amplifiers
- Low Noise Frequency Synthesizers
- Infrared Detector Amplifiers
- Hydrophone Amplifiers
- Low Distortion Oscillators


## Low Distortion, Audio Op Amp DESCRIPTIOn

The LT1115 is the lowest noise audio operational amplifier available. This ultra-low noise performance $(0.9 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ @ 1 kHz ) is combined with high slew rates ( $>15 \mathrm{~V} / \mu \mathrm{S}$ ) and very low distortion specifications.

The RIAA circuit shown below using the LT1115 has very low distortion and little deviation from ideal RIAA response (see graph).

TYPICAL APPLICATION
RIAA Phonograph Preamplifier (40160db Gain)


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage .$\pm 22 \mathrm{~V}$
Differential Input Current (Note 4). $\qquad$ $\pm 25 \mathrm{~mA}$ Input Voltage $\qquad$ .Equal to Supply Voltage Output Short Circuit Duration $\qquad$
$\qquad$
$\qquad$ Indefinite Operating Temperature Range ............... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature Range.............. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1115CN8 |
|  | LT1115CS |

ELECTRICAL CHARACT $\in$ RISTICS $\mathrm{v}_{\mathrm{S}}= \pm 18 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1115C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| THD | Total Harmonic Distortion@ 10kHz | $A_{V}=-10, V_{0}=7 V_{\text {RMS }}, R_{L}=600$ |  | $<0.002$ |  | \% |
| IMD | Inter-Modulation Distortion (CCIF) | $A_{V}=10, V_{0}=7 V_{\text {RMS }}, R_{L}=600$ |  | <0.0002 |  | \% |
| $\mathrm{V}_{0}$ | Input Offset Voltage | (Note 1) |  | 50 | 200 | ${ }_{\mu} \mathrm{V}$ |
| los | Input Offset Current | $\mathrm{V}_{C M}=0 \mathrm{~V}$ |  | 30 | 200 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current | $\mathrm{V}_{\text {CM }}=0 \mathrm{~V}$ |  | $\pm 50$ | $\pm 380$ | nA |
| $e_{n}$ | Input Noise Voltage Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz}, 100 \% \text { tested } \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 0.9 \end{aligned}$ | 1.2 | $\begin{aligned} & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{nV} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
|  | Wideband Noise | DC to 20kHz |  | 120 |  | $\mathrm{nV}_{\text {RMS }}$ |
|  | Corresponding Voltage Level re 0.775 V |  |  | -136 |  | dB |
| $i_{n}$ | Input Noise Current Density (Note 2) | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz}, 100 \% \text { tested } \end{aligned}$ |  | $\begin{aligned} & 4.7 \\ & 1.2 \\ & \hline \end{aligned}$ | 2.2 | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  | Input Resistance Common-Mode Differential Mode |  |  | $\begin{aligned} & 250 \\ & 15 \end{aligned}$ |  | $\begin{gathered} M \Omega \\ \mathrm{k} \Omega \end{gathered}$ |
|  | Input Capacitance |  |  | 5 |  | pF |
|  | Input Voltage Range |  | $\pm 13.5$ | $\pm 15.0$ |  | V |
| CMRR | Common-Mode Rejection Ratio | $V_{C M}= \pm 13.5 \mathrm{~V}$ | 104 | 123 |  | dB |
| PSRR | Power Supply Rejection Ratio | $V_{S}= \pm 4 \mathrm{~V}$ to $\pm 19 \mathrm{~V}$ | 104 | 126 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 14.5 \mathrm{~V} \\ & R_{L} \geq 1 \mathrm{k} \Omega, V_{0}= \pm 13 \mathrm{~V} \\ & R_{L} \geq 600 \Omega, V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.5 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \\ & 10 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & V / \mu V \\ & V / \mu V \\ & V / \mu V \\ & \hline \end{aligned}$ |
| $\overline{V_{\text {OUT }}}$ | Maximum Output Voltage Swing | $\begin{aligned} & \text { No Load } \\ & R_{L} \geq 2 k \Omega \\ & R_{L} \geq 600 \Omega \end{aligned}$ | $\begin{aligned} & \pm 15.5 \\ & \pm 14.5 \\ & \pm 11.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 16.5 \\ & \pm 15.5 \\ & \pm 14.5 \end{aligned}$ |  | V V V |
| SR | Slew Rate | $\mathrm{A}_{\mathrm{VCL}}=-1$ | 10 | 15 |  | $\mathrm{V} / \mathrm{L} \mathrm{S}$ |
| GBW | Gain-Bandwidth Product | $\mathrm{f}_{0}=20 \mathrm{kHz}$ (Note 3) | 40 | 70 |  | MHz |
| $\underline{Z_{0}}$ | Open Loop Output Impedance | $\mathrm{V}_{0}=0, \mathrm{l}_{0}=0$ |  | 70 |  | $\Omega$ |
| Is | Supply Current |  |  | 8.5 | 11.5 | mA |

ELECTRICAL CHARACTERISTICS $\mathrm{v}_{\mathrm{S}}= \pm 18 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | LT1115C TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 1) | $\bullet$ |  | 75 | 280 | ${ }_{\mu \mathrm{L}} \mathrm{V}$ |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta T$ | Average Input Offset Drift |  |  |  | 0.5 |  | ${ }_{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}$ |
| los | Input Offset Current | $\mathrm{V}_{C M}=0 \mathrm{~V}$ | $\bullet$ |  | 40 | 300 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current | $\mathrm{V}_{C M}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 70$ | $\pm 550$ | nA |
|  | Input Voltage Range |  | $\bullet$ | $\pm 13$ | $\pm 14.8$ |  | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 13 \mathrm{~V}$ | $\bullet$ | 100 | 120 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 100 | 123 |  | dB |
| $\mathrm{A}_{\text {VOL }}$ | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 13 \mathrm{~V} \\ & R_{L} \geq 1 \mathrm{k} \Omega, V_{0}= \pm 11 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 1.5 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 15 \\ & 10 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & V_{\mu} \mathrm{V} V \\ & V_{\mu \mu} V \end{aligned}$ |
| $V_{\text {OUT }}$ | Maximum Output Voltage Swing | $\begin{aligned} & \text { No Load } \\ & R_{L} \geq 2 k \Omega \\ & R_{L} \geq 600 \Omega \\ & \hline \end{aligned}$ | $\bullet$ | $\begin{aligned} & \pm 15 \\ & \pm 13.8 \\ & \pm 10 \\ & \hline \end{aligned}$ | $\begin{array}{r}  \pm 16.3 \\ \pm 15.3 \\ \pm 14.3 \\ \hline \end{array}$ |  | V V V |
| Is | Supply Current |  | $\bullet$ |  | 9.3 | 13 | mA |

The - denotes the specifications which apply over the full operating temperature range.
Note 1: Input Offset Voltage measurements are performed by automatic test equipment approximately 0.5 sec . after application of power.
Note 2: Current noise is defined and measured with balanced source resistors. The resultant voltage noise (after subtracting the resistor noise on an RMS basis) is divided by the sum of the two source resistors to obtain current noise.

Note 3: Gain-bandwidth product is not tested. It is guaranteed by design and by inference from the slew rate measurement.
Note 4: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 1.8 \mathrm{~V}$, the input current should be limited to 25 mA .

## TYPICAL PGRFORMANCE CHARACTERISTICS

Wideband Noise, DC to 20kHz


VERTICAL SCALE $=0.5 \mu \mathrm{~V} / \mathrm{DIV}$
HORIZONTAL SCALE $=0.5 \mathrm{~ms} / \mathrm{DIV}$

Wideband Voltage Noise ( 0.1 Hz to Frequency Indicated)


Total Noise vs Matched Source Resistance


## TYPICAL PGRFORMANC CHARACTERISTICS


*See CCIF Test Note at end of "Typical Performance Characteristics."

## LTII15

## TYPICAL PGRFORMANC $\in$ CHARACT $\in$ RISTICS

Total Noise vs Unmatched Source

Resistance


Voltage Noise vs Supply Voltage


Voltage Gain vs Frequency


Current Noise Spectrum


Supply Current vs Temperature


Gain, Phase vs Frequency


FREQUENCY (Hz)

Voltage Noise vs Temperature


Output Short Circuit Current vs Time


Voltage Gain vs Supply Voltage


## TYPICAL PERFORMANCE CHARACTERISTICS



Common-Mode Rejection Ratio vs Frequency


## Small Signal Transient Response


$0.2 \mu \mathrm{~s} /$ DIVISION
$A_{V}=-1, R_{S}=R_{f}=2 k \Omega$
$\mathrm{C}_{\mathrm{f}}=30 \mathrm{pF}, \mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$


Power Supply Rejection Ratio vs Frequency


Maximum Output vs Frequency (Power Bandwidth*)


Common-Mode Limit Over Temperature


Large Signal Transient Response

$1 \mu \mathrm{~S} /$ DIVISION
$A_{V}=-1, R_{S}=R_{f}=2 k, C_{f}=30 \mathrm{pF}$


## TYPICAL PERFORMANCE CHARACTERISTICS

## CCIF Testing

Note: The CCIF twin-tone intermodulation test inputs two closely spaced equal amplitude tones to the device under test (DUT). The analyzer then measures the intermodulation distortion (IMD) produced in the DUT by measuring the difference tone equal to the spacing between the tones.
The amplitude of the IMD test input is in sinewave peak equivalent terms. As an example, selecting an amplitude of 1.000 V will result in the complex IMD signal having the same 2.828 V peak-to-peak amplitude that a 1.000 V sinewave has. Clipping in a DUT will thus occur at the same input amplitude for THD +N and IMD modes.

## APPLICATIONS INFORMATION - nOISE

## Voltage Noise vs Current Noise

The LT1115's less than $1 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ voltage noise matches that of the LT1028 and is three times better than the lowest voltage noise heretofore available (on the LT1007/ 1037). A necessary condition for such low voltage noise is operating the input transistors at nearly 1 mA of collector currents, because voltage noise is inversely proportional to the square root of the collector current. Current noise, however, is directly proportional to the square root of the collector current. Consequently, the LT1115's current noise is significantly higher than on most monolithic op amps.

Therefore, to realize truly low noise performance it is important to understand the interaction between voltage noise ( $e_{n}$ ), current noise ( $i_{n}$ ) and resistor noise $\left(r_{n}\right)$.

## Total Noise vs Source Resistance

The total input referred noise of an op amp is given by

$$
e_{t}=\left[e_{n}^{2}+r_{n}^{2}+\left(i_{n} R_{e q}\right)^{2}\right]^{1 / 2}
$$

where $R_{\text {eq }}$ is the total equivalent source resistance at the two inputs and $r_{n}=\sqrt{4 \mathrm{KTR}} \mathrm{Req}=0.13 \sqrt{R_{\text {eq }}}$ in $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ at $25^{\circ} \mathrm{C}$

As a numerical example, consider the total noise at 1 kHz of the gain of 1000 amplifier shown below.


$$
\begin{aligned}
R_{e q} & =100 \Omega+100 \Omega \| 100 \mathrm{k} \approx 200 \Omega \\
r_{n} & =0.13 \sqrt{200}=1.84 \mathrm{nV} / \sqrt{\mathrm{Hz}} \\
e_{\mathrm{n}} & =0.85 \mathrm{nV} / \sqrt{\mathrm{Hz}} \\
i_{n} & =1.0 \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
e_{t} & =\left[0.85^{2}+1.84^{2}+(1.0 \times 0.2)^{2}\right]^{1 / 2}=2.04 \mathrm{nV} / \sqrt{\mathrm{Hz}}
\end{aligned}
$$

output noise $=1000 e_{\mathrm{t}}=2.04 \mu \mathrm{~V} / \sqrt{\mathrm{Hz}}$
At very low source resistance ( $\left.\mathrm{R}_{\mathrm{eq}}<40 \mathrm{~S}\right)$ voltage noise dominates. As $R_{\text {eq }}$ is increased resistor noise becomes the largest term-as in the example above-and the LT1115's voltage noise becomes negligible. As $R_{\text {eq }}$ is further increased, current noise becomes important. At 1 kHz , when $\mathrm{R}_{\mathrm{eq}}$ is in excess of $20 \mathrm{k} \Omega$, the current noise component is larger than the resistor noise. The total noise versus matched source resistance plot illustrates the above calculations.

## APPLICATIONS INFORMATION - nOISE

The plot also shows that current noise is more dominant at low frequencies, such as 10 Hz . This is because resistor noise is flat with frequency, while the $1 / f$ corner of current noise is typically at 250 Hz . At 10 Hz when $\mathrm{Req}_{\text {eq }}>1 \mathrm{k} \Omega$, the current noise term will exceed the resistor noise.
When the source resistance is unmatched, the total noise versus unmatched source resistance plot should be consulted. Note that total noise is lower at source resistances below $1 \mathrm{k} \Omega$ because the resistor noise contribution is less. When $R_{S}>1 k \Omega$ total noise is not improved, however. This is because bias current cancellation is used to reduce input bias current. The cancellation circuitry injects two correlated current noise components into the two inputs. With matched source resistors the injected current noise creates a common-mode voltage noise and gets rejected by the amplifier. With source resistance in one input only, the cancellation noise is added to the amplifier's inherent noise.

In summary, the LT1115 is the optimum amplifier for noise performance-provided that the source resistance is kept low. The following table depicts which op amp manufactured by Linear Technology should be used to minimize noise-as the source resistance is increased beyond the LT1115's level of usefulness.

Best Op Amp for Lowest Total Noise vs Source Resistance

| SOURCE RESISTANCE <br> (Note 1) | BEST OP AMP |  |
| :---: | :---: | :---: |
|  | AT LOW FREQ(10Hz) | WIDEBAND (1kHz) |
| 0 to $400 \Omega$ | LT1028/1115 | LT1028/1115 |
| $400 \Omega$ to $4 \mathrm{k} \Omega$ | LT1007/1037 | LT1028/1115 |
| $4 \mathrm{k} \Omega$ to $40 \mathrm{k} \Omega$ | LT1001** | LT1007/1037 |
| $40 \mathrm{k} \Omega$ to $500 \mathrm{k} \Omega$ | LT1012** | LT1001** |
| $500 \mathrm{k} \Omega$ to $5 \mathrm{M} \Omega$ | LT1012* or LT1055 $^{*}$ | LT1012* |
| $>5 \mathrm{M}$ | LT1055 | LT1055 |

Note 1: Source resistance is defined as matched or unmatched, e.g., $R_{S}=1 \mathrm{k} \Omega$ means: $1 \mathrm{k} \Omega$ at each input, or $1 \mathrm{k} \Omega$ at one input and zero at the other.
*These op amps are best utilized in applications requiring less bandwidth than audio.

## APPLICATIONS INFORMATION -GENERAL

The LT1115 is a very high performance op amp, but not necessarily one which is optimized for universal application. Because of very low voltage noise and the resulting high gain-bandwidth product, the device is most applicable to relatively high gain applications. Thus, while the LT1115 will provide notably superior performance to the 5534 in most applications, the device may require circuit modifications to be used at very low noise gains.

The part is not generally applicable for unity gain followers or inverters. In general, it should always be used with good low impedance bypass capacitors on the supplies, low impedance feedback values, and minimal capacitive loading. Ground plane construction is recommended, as is a compact layout.

TYPICAL APPLICATIONS
Figure 1. Balanced Transformerless Microphone Preamp


THD + Noise vs Frequency
(Figure 1)


## TYPICAL APPLICATIONS

Figure 2. Low Noise DC Accurate $\times 10$ Buffered Line Amplifier


Figure 3. RIAA Moving Coil "Pre-Pre" Amplifier
$(+401+30 \mathrm{~dB}$ Gain Low Noise Servo'd Amplifier)
Figure 3. RIAA Moving Coil "Pre-Pre" Amplifier
$(+401+30 d B$ Gain Low Noise Servo'd Amplifier)


THD + Noise vs Frequency (Figure 2)


CCIF IMD Test (Twin Tones at 13 and 14 kHz ) (Figure 3 )


Noise vs Frequency (Figure 3)


NOTE: NOISE AT 1 kHz REFERRED TO INPUT $\sim 2 n V$

## TYPICAL APPLICATIONS

Figure 4. Moving Coil Passive RIAA Phonograph Pre-Amp


Deviation from RIAA Response
Input@ $1 \mathrm{kHz}=232 \mu \mathrm{~V}_{\text {RMS }}$
Pre-Emphasized (Figure 4)


THD + Noise vs Frequency Input@1kHz=232 $V_{\text {RMS }}$ Pre-Emphasized (Figure 4)


## TYPICAL APPLICATIONS

Figure 5. High Performance Transformer Coupled Microphone Pre-Amp


Risetime of High Performance
Transformer Coupled Microphone
Pre-Amp (Figure 5)


RISETIME OF PRE-AMP
$\mathrm{A}_{\mathrm{V}}=20 \mathrm{~dB}$
$V_{\text {IN }}=400 \mathrm{mV}$
2 kHz SQUARE WAVE MEASURED AT SINGLE
ENDED OUTPUT BEFORE TRANSFORMER

THD + Noise vs Frequency (Gain = 20dB) Balanced In/ Balanced Out (Figure 5)


Frequency Response
(Gain = 20dB) Balanced In/ Balanced Out (Figure 5)


## TYPICAL APPLICATIONS

Figure 6. Ultra Low THD Oscillator (Sine Wave) (<5ppm Distortion)


## features

- $100 \%$ Tested Low Voltage Noise
- Slew Rate
- Gain Bandwidth Product
- Offset Voltage, Prime Grade Low Grade
- High Voltage Gain
- Supply Current Per Amplifier
- Common Mode Rejection
- Power Supply Rejection
- Available in 8-Pin SO Package


## APPLICATIONS

- Two and Three Op Amp Instrumentation Amplifiers
- Low Noise Signal Processing
- Active Filters
- Microvolt Accuracy Threshold Detection
- Strain Gauge Amplifiers
- Direct Coupled Audio Gain Stages
- Tape Head Preamplifiers
- Infrared Detectors
$2.7 n \mathrm{~V} / \sqrt{\mathrm{Hz}} \operatorname{Typ}$ $4.2 \mathrm{nV} / \sqrt{\mathrm{Hz}} \mathrm{Max}$ 4.5V/ $\mu \mathrm{s}$ Typ
12.5 MHz Typ $70 \mu \mathrm{~V}$ Max $100 \mu \mathrm{~V}$ Max
5 Million Min
2.75mA Max

112dB Min
116dB Min

## DESCRIPTIOn

The LT1124 dual and LT1125 quad are high performance op amps that offer higher gain, slew rate, and bandwidth than the industry standard OP-27 and competing OP-270/ OP-470 op amps. In addition, the LT1124/LT1125 have lower $I_{B}$ and $I_{O S}$ than the OP-27; lower $V_{O S}$ and noise than the OP-270/OP-470.

In the design, processing, and testing of the device, particular attention has been paid to the optimization of the entire distribution of several key parameters. Slew rate, gain bandwidth, and 1 kHz noise are $100 \%$ tested for each individual amplifier. Consequently, the specifications of even the lowest cost grades (the LT1124C and the LT1125C) have been spectacularly improved compared to equivalent grades of competing amplifiers.

Power consumption of the LT1124 is one half of two OP-27s. Low power and high performance in an 8-pin SO package make the LT1124a firstchoice for surface mounted systems and where board space is restricted.

For a decompensated version of these devices, with three times higher slew rate and bandwidth, please see the LT1126/LT1127 data sheet.

Protected by U.S. patents 4,775,884 and 4,837,496.


ABSOLUTE MAXIMUM RATINGS
Supply Voltage ...................................................................22V
Input Voltages ............................................efinite
Output Short Circuit Duration .................. $\pm 25 \mathrm{~mA}$
Differential Input Current (Note 5)
Lead Temperature (Soldering, 10 sec.)................ $300^{\circ} \mathrm{C}$
Operating Temperature RangeLT1124AM/LT1124MLT1125AM/LT1125M ........................ $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$LT1124AC/LT1124CLT1125AC/LT1125C
$\qquad$Storage Temperature RangeAll Grades

PACKAGE/ORDER INFORMATION

| NOTE: THIS PIN CONFIGURATION DIFFERS FROM THE 8-PIN DIP CONFIGURATION. INSTEAD, IT FOLLOWS THE INDUSTRY STANDARD LT1013DS8 SO PACKAGE PIN LOCATIONS | ORDER PART NUMBER |  | ORDER PART NUMBER |
| :---: | :---: | :---: | :---: |
|  | LT1124CS8 |  | LT1124AMJ8 <br> LT1124MJ8 <br> LT1124CJ8 <br> LT1124ACN8 <br> LT1124CN8 |
|  | PART MARKING |  |  |
|  | 1124 |  |  |
|  | LT1125CS | 14-LEAD CERAMIC DIP 14-LEAD PLASTIC DIP LT1 124 - Polos | LT1125AMJ <br> LT1125MJ <br> LT1125CJ <br> LT1125ACN <br> LT1125CN |

## ELECTRICAL CHARACTERISTICS $\mathrm{v}_{\mathrm{s}}= \pm 15, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) | LT1124AM/AC <br> LT1125AM/AC |  | LT1124M/C <br> LT1125M/C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\begin{aligned} & \text { LT1124 } \\ & \text { LT1125 } \end{aligned}$ | $\begin{aligned} & 20 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 90 \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 30 \end{aligned}$ | $\begin{aligned} & 100 \\ & 140 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\frac{\overline{\Delta V_{O S}}}{\Delta \text { Time }}$ | Long Term Input Offset Voltage Stability |  | 0.3 |  |  | 0.3 |  | $\mu \mathrm{V} / \mathrm{Mo}$ |
| los | Input Offset Current | $\begin{aligned} & \text { LT1124 } \\ & \text { LT1125 } \end{aligned}$ | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ | $\begin{aligned} & 15 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & 6 \\ & 7 \end{aligned}$ | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ | nA nA |

ELECTRICPL CHARACTERISTICS $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) | LT1124AM/AC LT1125AM/AC |  |  | LT1124M/C LT1125M/C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| IB | Input Bias Current |  |  | $\pm 7$ | $\pm 20$ |  | $\pm 8$ | $\pm 30$ | $n \mathrm{~A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | 0.1 Hz to 10Hz (Notes 7 and 8) |  | 70 | 200 |  | 70 |  | n Vp-p |
|  | Input Noise Voltage Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz}(\text { Note } 3) \\ & f_{0}=1000 \mathrm{~Hz}(\text { Note 2) } \end{aligned}$ |  | $\begin{aligned} & 3.0 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 4.2 \end{aligned}$ |  | $\begin{aligned} & \hline 3.0 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{nV} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| $\mathrm{i}_{n}$ | Input Noise Current Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 1.3 \\ & 0.3 \end{aligned}$ |  |  | $\begin{aligned} & 1.3 \\ & 0.3 \end{aligned}$ |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{V}_{\text {CM }}$ | Input Voltage Range |  | $\pm 12.0$ | $\pm 12.8$ |  | $\pm 12.0$ | $\pm 12.8$ |  | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ | 112 | 126 |  | 106 | 124 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 116 | 126 |  | 110 | 124 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 17.0 \\ & 4.0 \end{aligned}$ |  | $\begin{aligned} & 3.0 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 15.0 \\ & 3.0 \end{aligned}$ |  | $\begin{aligned} & V / \mu V \\ & V / \mu V \end{aligned}$ |
| V OUT | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 13.0$ | $\pm 13.8$ |  | $\pm 12.5$ | $\pm 13.8$ |  | V |
| SR | Slew Rate | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ (Notes 2 and 6) | 3.0 | 4.5 |  | 2.7 | 4.5 |  | V/us |
| GBW | Gain-Bandwidth Product | $\mathrm{f}_{0}=100 \mathrm{kHz}$ (Note 2) | 9.0 | 12.5 |  | 8.0 | 12.5 |  | MHz |
| $\mathrm{Z}_{0}$ | Open Loop Output Resistance | $\mathrm{V}_{0}=0, \mathrm{I}_{0}=0$ |  | 75 |  |  | 75 |  | $\Omega$ |
| Is | Supply Current Per Amplifier |  |  | 2.3 | 2.75 |  | 2.3 | 2.75 | mA |
|  | Channel Separation | $\mathrm{f} \leq 10 \mathrm{~Hz}$ (Note 8) $V_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  | 150 |  | 130 | 150 |  | dB |

ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted.


ELECTRICAL CHARACT $\in$ RISTICS $\mathrm{v}_{S}= \pm 15 v, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 70^{\circ}$, unless otherwis noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) |  | LT1124AC <br> LT1125AC |  | $\begin{aligned} & \text { LT1124C } \\ & \text { LT1125C } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN TYP | MAX | MIN | TYP | MAX |  |
| $\overline{\mathrm{V}} \mathrm{S}$ | Input Offset Voltage | LT1124 |  | $35$ | $120$ |  | $45$ | $170$ | $\mu \mathrm{V}$ |
| $\overline{\Delta V_{0 S}}$ $\Delta$ Temp | Average Input Offset Voltage Drift | (Note 4) | - | 0.3 | 1.0 |  | 0.4 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current | $\begin{aligned} & \text { LT1124 } \\ & \text { LT1125 } \end{aligned}$ | $\bullet$ | $\begin{aligned} & 6 \\ & 7 \end{aligned}$ | $\begin{aligned} & 25 \\ & 35 \end{aligned}$ |  | $\begin{aligned} & 7 \\ & 8 \end{aligned}$ | $\begin{aligned} & 35 \\ & 45 \end{aligned}$ | nA $n A$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | $\bullet$ | $\pm 8$ | $\pm 35$ |  | $\pm 9$ | $\pm 45$ | nA |
| $V_{C M}$ | Input Voltage Range |  | $\bullet$ | $\pm 11.5 \pm 12.4$ |  | $\pm 11.5$ | $\pm 12.4$ |  | V |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 11.5 \mathrm{~V}$ | $\bullet$ | 109125 |  | 102 | 122 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 112125 |  | 107 | 122 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \mathrm{~V}_{0}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ | $\bullet$ | 4.0 15.0 <br> 1.5 3.5 |  | $\begin{aligned} & 2.5 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 14.0 \\ & 2.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & V / \mu V \\ & V / \mu V \end{aligned}$ |
| $\mathrm{V}_{\text {OUT }}$ | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\bullet$ | $\pm 12.5 \pm 13.7$ |  | $\pm 12.0$ | $\pm 13.7$ |  | V |
| SR | Slew Rate | $\mathrm{R}_{L} \geq 2 \mathrm{k} \Omega$ (Notes 2 and 6) | $\bullet$ | 2.64 .0 |  | 2.4 | 4.0 |  | V/ $\mu \mathrm{s}$ |
| IS | Supply Current Per Amplifier |  | $\bullet$ | 2.4 | 3.0 |  | 2.4 | 3.0 | mA |

CLECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, unless otherwise noted. (Note 9 )

| SYMBOL | PARAMETER | CONDITIONS (Note 1) |  | LT1124AC LT1125AC |  | LT1124C <br> LT1125C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN TYP | MAX | MIN | TYP | MAX |  |
| $\overline{\mathrm{V}} \mathrm{S}$ | Input Offset Voltage | $\begin{aligned} & \text { LT1124 } \\ & \text { LT1125 } \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 45 \end{aligned}$ | $\begin{aligned} & \hline 140 \\ & 160 \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 55 \end{aligned}$ | $\begin{aligned} & 200 \\ & 240 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\frac{\Delta V_{0 S}}{\Delta \text { Temp }}$ | Average Input Offset Voltage Drift |  | $\bullet$ | 0.3 | 1.0 |  | 0.4 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current | $\begin{aligned} & \hline \text { LT1124 } \\ & \text { LT1125 } \end{aligned}$ | $\bullet$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | $\begin{aligned} & 40 \\ & 50 \\ & \hline \end{aligned}$ |  | 17 17 | $\begin{aligned} & 55 \\ & 65 \end{aligned}$ | nA |
| $I_{B}$ | Input Bias Current |  | $\bullet$ | $\pm 15$ | $\pm 50$ |  | $\pm 17$ | $\pm 65$ | nA |
| $\mathrm{V}_{\text {CM }}$ | Input Voltage Range |  | $\bullet$ | $\pm 11.4 \pm 12.2$ |  | $\pm 11.4$ | $\pm 12.2$ |  | V |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 11.4 \mathrm{~V}$ | $\bullet$ | 107124 |  | 101 | 121 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 111124 |  | 106 | 121 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geq 10 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ | $\bullet$ | 3.5 12.0 <br> 1.2 3.2 |  | $\begin{aligned} & 2.2 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 12.0 \\ & 2.3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & V / \mu V \\ & V / \mu V \end{aligned}$ |
| V ${ }_{\text {OUT }}$ | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\bullet$ | $\pm 12.5 \pm 13.6$ |  | $\pm 12.0$ | $\pm 13.6$ |  | V |
| SR | Slew Rate | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ (Note 6) | $\bullet$ | 2.43 .9 |  | 2.1 | 3.9 |  | V/ $/ \mathrm{S}$ |
| IS | Supply Current Per Amplifier |  | $\bullet$ | 2.4 | 3.25 |  | 2.4 | 3.25 | mA |

The $\bullet$ denotes the specifications which apply over the full operating temperature range.
Note 1: Typical parameters are defined as the $60 \%$ yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1125's (or 100 LT1124's) typically 240 op amps (or 120 ) will be better than the indicated specification.
Note 2: This parameter is 100\% tested for each individual amplifier.
Note 3: This parameter is sample tested only.
Note 4: This parameter is not $100 \%$ tested.
Note 5: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 1.4 \mathrm{~V}$, the input current should be limited to 25 mA .

Note 6: Slew rate is measured in $A_{V}=-1$; input signal is $\pm 7.5 \mathrm{~V}$, output measured at $\pm 2.5 \mathrm{~V}$.
Note 7: 0.1 Hz to 10 Hz noise can be inferred from the 10 Hz noise voltage density test. See the test circuit and frequency response curve for 0.1 Hz to 10 Hz tester in the Applications Information section of the LT1007 or LT1028 data sheets.
Note 8: This parameter is guaranteed but not tested.
Note 9: The LT1124/LT1125 are not tested and are not quality-assurancesampled at $-40^{\circ} \mathrm{C}$ and at $85^{\circ} \mathrm{C}$. These specifications are guaranteed by design, correlation and/or inference from $-55^{\circ} \mathrm{C}, 0^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}, 70^{\circ} \mathrm{C}$ and/or $125^{\circ} \mathrm{C}$ tests.

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PGRFORMARCG CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS


*See LT1115 data sheet for definition of CCIF testing

## APPLICATIONS INFORMATION

The LT1124 may be inserted directly into OP-270 sockets. The LT1125 plugs into OP-470 sockets. Of course, all standard dual and quad bipolar op amps can also be replaced by these devices.

## Matching Specifications

In many applications the performance of a system depends on the matching between two op amps, rather than the individual characteristics of the two devices. The three op amp instrumentation amplifier configuration shown in this data sheet is an example. Matching characteristics are not $100 \%$ tested on the LT1124/LT1125.

Some specifications are guaranteed by definition. For example, $70 \mu \mathrm{~V}$ maximum offset voltage implies that mismatch cannot be more than $140 \mu \mathrm{~V}$. $112 \mathrm{~dB}(=2.5 \mu \mathrm{~V} / \mathrm{V})$ CMRR means that worst case CMRR match is 106 dB $(5 \mu \mathrm{~V} / \mathrm{V})$. However, the following table can be used to estimate the expected matching performance between the two sides of the LT1124, and between amplifiers A and D, and between amplifiers B and C of the LT1125.

## Offset Voltage and Drift

Thermocouple effects, caused by temperature gradients across dissimilar metals at the contacts to the input terminals, can exceed the inherent drift of the amplifier unless proper care is exercised. Air currents should be minimized, package leads should be short, the two input leads should be close together and maintained at the same temperature.

The circuit shown to measure offset voltage is also used as the burn-in configuration for the LT1124/LT1125, with the supply voltages increased to $\pm 16 \mathrm{~V}$.

Test Circuit for Offset Voltage and Offset Voltage Drift with Temperature


## Expected Match

| PARAMETER |  | LT1124AM/AC LT1125AM/AC |  | LT1124M/C <br> LT1125M/C |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 50\% YIELD | 98\% YIELD | 50\% YIELD | 98\% YIELD |  |
| $\mathrm{V}_{\text {OS }}$ Match, $\Delta \mathrm{V}_{\text {OS }}$ | LT1124 LT1125 | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ | $\begin{aligned} & 110 \\ & 150 \end{aligned}$ | $\begin{aligned} & \hline 30 \\ & 50 \end{aligned}$ | $\begin{aligned} & 130 \\ & 180 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| Temperature Coefficient Match |  | 0.35 | 1.0 | 0.5 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Non-Inverting I ${ }_{B}$ |  | 6 | 18 | 7 | 25 | nA |
| Match of Non-Inverting IB |  | 7 | 22 | 8 | 30 | nA |
| CMRR Match |  | 126 | 115 | 123 | 112 | dB |
| PSRR Match |  | 127 | 118 | 127 | 114 | dB |

## APPLICATIONS IMFORMATION

## High Speed Operation

When the feedback around the op amp is resistive ( $\mathrm{R}_{\mathrm{F}}$ ), a pole will be created with $R_{F}$, the source resistance and capacitance ( $\mathrm{R}_{\mathrm{S}}, \mathrm{C}_{\mathrm{S}}$ ), and the amplifier input capacitance ( $\mathrm{C}_{\mathrm{IN}} \approx 2 \mathrm{pF}$ ). In low closed loop gain configurations and with $R_{S}$ and $R_{F}$ in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor $\left(C_{F}\right)$ in parallel with $R_{F}$ eliminates this problem. With $R_{S}$ $\left(C_{S}+C_{I N}\right)=R_{F} C_{F}$, the effect of the feedback pole is completely removed.


Unity Gain Buffer Applications
When $R_{F} \leq 100 \Omega$ and the input is driven with a fast, large signal pulse (>1V), the output waveform will look as shown.


During the fast feedthrough-like portion of the output, the input protection diodes effectively short the output to the input and a current, limited only by the output short circuit protection, will be drawn by the signal generator. With $R_{F}$ $\geq 500 \Omega$, the output is capable of handling the current requirements ( $\mathrm{l}_{\mathrm{L}} \leq 20 \mathrm{~mA}$ at 10 V ) and the amplifier stays in its active mode and a smooth transition will occur.

## Noise Testing

Each individual amplifier is tested to $4.2 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ voltage noise; i.e., for the LT1124 two tests, for the LT1125 four tests are performed. Noise testing for competing multiple op amps, if done at all, may be sample tested or tested using the circuit below.
$e_{\text {n OUT }}=\sqrt{\left(e_{n A}\right)^{2}+\left(e_{n B}\right)^{2}+\left(e_{n C}\right)^{2}+\left(e_{n D}\right)^{2}}$
If the LT1125 were tested this way, the noise limit would be $\sqrt{4 \times(4.2 \mathrm{nV} / \sqrt{\mathrm{Hz}})^{2}}=8.4 \mathrm{nV} / \sqrt{\mathrm{Hz}}$. But is this an effective screen? What if three of the four amplifiers are at a typical $2.7 \mathrm{nV} / \sqrt{\mathrm{Hz}}$, and the fourth one was contaminated and has $6.9 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ noise?
RMS Sum $=\sqrt{(2.7)^{2}+(2.7)^{2}+(2.7)^{2}+(6.9)^{2}}=8.33 \mathrm{nV} / \sqrt{\mathrm{Hz}}$
This passes an $8.4 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ spec, yet one of the amplifiers is $64 \%$ over the LT1125 spec limit. Clearly, for proper noise measurement, the op amps have to be tested individually.

Competing Quad Op Amp Noise Test Method


## PGRFORMANCE COMPARISON

The following table summarizes the performance of the LT1124/LT1125 compared to the low cost grades of alternate approaches.
but in most cases are superior. Normally dual and quad performance is degraded when compared to singles, for the LT1124/LT1125 this is not the case.

The comparison shows how the specs of the LT1124/ LT1125 not only stand up to the industry standard OP-27,

Guaranteed performance, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, low cost devices.

| PARAMETER/UNITS |  | $\begin{aligned} & \text { LT1124CN8 } \\ & \text { LT1125CN } \end{aligned}$ | OP-27 GP | OP-270 GP | OP-470 GP | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage Noise, 1kHz |  | $\begin{gathered} 4.2 \\ 100 \% \text { Tested } \end{gathered}$ | $\begin{gathered} 4.5 \\ \text { Sample Tested } \end{gathered}$ | No Limit | 5.0 Sample Tested | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Slew Rate |  | $\begin{gathered} 2.7 \\ 100 \% \text { Tested } \\ \hline \end{gathered}$ | $\begin{gathered} 1.7 \\ \text { Not Tested } \end{gathered}$ | 1.7 | 1.4 | V/ $/ \mathrm{s}$ |
| Gain Bandwidth Product |  | $\begin{gathered} 8.0 \\ 100 \% \text { Tested } \end{gathered}$ | $\begin{gathered} 5.0 \\ \text { Not Tested } \end{gathered}$ | No Limit | No Limit | MHz |
| Offset Voltage | $\begin{aligned} & \hline \text { LT1124 } \\ & \text { LT1125 } \end{aligned}$ | $\begin{aligned} & 100 \\ & 140 \end{aligned}$ | 100 | 250 | $1000$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| Offset Current | $\begin{aligned} & \text { LT1124 } \\ & \text { LT1125 } \end{aligned}$ | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ | 75 <br> - | 20 - | $\overline{30}$ | $n A$ $n A$ |
| Bias Current |  | 30 | 80 | 60 | 60 | nA |
| Supply Current/Amp |  | 2.75 | 5.67 | 3.25 | 2.75 | mA |
| Voltage Gain, $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k}$ |  | 1.5 | 0.7 | 0.35 | 0.4 | $\mathrm{V} / \mu \mathrm{V}$ |
| Common Mode Rejection Ratio |  | 106 | 100 | 90 | 100 | dB |
| Power Supply Rejection Ratio |  | 110 | 94 | 104 | 105 | dB |
| S8 Package |  | Yes - LT1124 | Yes | No | - |  |

## TYPICAL APPLICATIONS

Gain 1000 Amplifier with $\mathbf{0 . 0 1 \%}$ Accuracy, DC to 5 Hz


THE HIGH GAIN AND WIDE BANDWIDTH OF THE LT1124/LT1125, IS USEFUL IN LOW FREQUENCY HIGH CLOSED LOOP GAIN AMPLIFIER APPLICATIONS. A TYPICAL PRECISION OP AMP MAY HAVE AN OPEN LOOP GAIN OF ONE MILLION WITH 500 kHz BANDWIDTH. AS THE GAIN ERROR PLOT SHOWS, THIS DEVICE IS CAPABLE OF $0.1 \%$ AMPLIFYING ACCURACY UP TO 0.3 Hz ONLY. EVEN INSTRUMENTATION RANGE SIGNALS CAN VARY AT A FASTER RATE. THE LT1124/LT1125 "GAIN PRECISION BANDWIDTH PRODUCT" IS 75 TIMES HIGHER, AS SHOWN.

Gain Error vs Frequency Closed Loop Gain = 1000


## LT1124/LT1125

## TYPICAL APPLICATIONS

## Strain Gauge Signal Conditioner with Bridge Excitation



## SCHEMATIC DIAGRAM ${ }_{(1 / 2 L T 1124,1 / 4 L T 1125)}$



## feATURES

- $100 \%$ Tested Low Voltage Noise
- Slew Rate
- Gain-Bandwidth Product
- Offset Voltage, Prime Grade

Low Grade

- High Voltage Gain
- Supply Current Per Amplifier
- Common Mode Rejection
- Power Supply Rejection
- Available in 8-Pin SO Package


## APPLICATIOOS

- Two and Three Op Amp Instrumentation Amplifiers
- Low Noise Signal Processing
- Active Filters
- Microvolt Accuracy Threshold Detection
- Strain Gauge Amplifiers
- Direct Coupled Audio Gain Stages
- Tape Head Preamplifiers
- Microphone Preamplifiers
- Accelerometer Amplifiers
- Infrared Detectors
$2.7 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Typ $4.2 \mathrm{nV} / \sqrt{\mathrm{Hz}} \operatorname{Max}$ 11V/us Typ 65MHz Typ $70 \mu \mathrm{~V}$ Max $100 \mu \mathrm{~V}$ Max 5 Million Min
3.1mA Max

112dB Min
116dB Min

## DESCRIPTION



Low Noise, Wide Bandwidth Instrumentation Amplifier


GAIN $=1000$, BANDWIDTH $=480 \mathrm{kHz}$ INPUT REFERRED NOISE $=4.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ AT $1 \mathrm{kHz}, 6 \mu \mathrm{~V}_{\text {RMS }}$ OVER BANDWIDTH

LT1126.TAOI

## Voltage Noise vs Frequency



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage $\qquad$ $\pm 22 \mathrm{~V}$
Input Voltage. $\qquad$ Voltage
Output Short Circuit Duration $\qquad$ Indefinite
Differential Input Current (Note 5) $\pm 25 \mathrm{~mA}$
Lead Temperature (Soldering, 10 sec.) ................. $300^{\circ} \mathrm{C}$
Operating Temperature RangeLT1126AM/LT1126MLT1127AM/LT1127M$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT1126AC/LT1126C
LT1127AC/LT1127C.$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature RangeAll Grades$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

| NOTE: THIS PIN CONFIGURATION DIFFERS FROM THE 8-PIN DIP CONFIGURATION. INSTEAD, IT FOLLOWS THE INDUSTRY STANDARD LT1013DS8 SO PACKAGE PIN LOCATIONS | ORDER PART NUMBER |  | ORDER PART NUMBER |
| :---: | :---: | :---: | :---: |
|  | LT1126CS8 |  | LT1126AMJ8 <br> LT1126MJ8 <br> LT1126CJ8 <br> LT1126ACN8 <br> LT1126CN8 |
|  | S8 PART MARKING |  |  |
|  | 1126 |  |  |
| 16-LEAD PLASTIC SOL | LT1127CS | $\checkmark$ PACKAGE <br> N PACKAGE <br> 14-LEAD CERAMIC DIP 14-LEAD PLASTIC DIP | LT1127AMJ <br> LT1127MJ <br> LT1127CJ <br> LT1127ACN <br> LT1127CN |

ELECTRICAL CHARACTERISTICS $v_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) | LT1126AM/AC LT1127AM/AC |  |  | LT1126M/CLT1127M/C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1126 |  | 20 | 70 |  | 25 | 100 | $\mu \mathrm{V}$ |
|  |  | LT1127 |  | 25 | 90 |  | 30 | 140 | $\mu \mathrm{V}$ |
| $\triangle \mathrm{V}_{\text {OS }}$ | Long Term Input Offset |  |  | 0.3 |  |  | 0.3 |  | $\mu \mathrm{V} / \mathrm{Mo}$ |
| $\Delta$ Time | Voltage Stability |  |  |  |  |  |  |  |  |
| los | Input Offset Current | LT1126 |  | 5 | 15 |  | 6 | 20 | nA |
|  |  | LT1127 |  | 6 | 20 |  | 7 | 30 | nA |
| IB | Input Bias Current |  |  | 7 | $\pm 20$ |  | $\pm$ | $\pm 30$ | nA |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | 0.1 1 Hz to 10 Hz (Notes 7 and 8) |  | 70 | 200 |  | 70 |  | nV p -p |

ELECTRICPL CHARACTERISTICS $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) | LT1126AM/AC LT1127AM/AC |  |  | LT1126M/C <br> LT1127M/C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
|  | Input Noise Voltage Density | $\mathrm{f}_{0}=10 \mathrm{~Hz}$ (Note 3) |  | 3.0 | 5.5 |  | 3.0 | 5.5 | $\mathrm{nV} / \sqrt{\mathrm{Hzz}}$ |
|  |  | $\mathrm{f}_{0}=1000 \mathrm{~Hz}$ (Note 2) |  | 2.7 | 4.2 |  | 2.7 | 4.2 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $i_{n}$ | Input Noise Current Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ | 1.30.3 |  |  | 1.3 |  |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  |  |  |  |  |  | 0.3 |  |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{V}_{\text {CM }}$ | Input Voltage Range |  | $\pm 12.0 \pm 12.8$ |  |  | $\pm 12.0 \pm 12.8$ |  |  | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 112 | 126 |  | 106 | 124 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 116126 |  |  | 110 | 124 |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \mathrm{V}_{0}= \pm 10 \mathrm{~V}$ | $\begin{array}{ll}5.0 & 17.0 \\ 2.0 & 4.0\end{array}$ |  |  | 3.0 | 15.0 |  | $\mathrm{V} / \mathrm{\mu V}$ |
|  |  | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{0}= \pm 10 \mathrm{~V}$ |  |  |  | 1.5 | 3.0 |  | $\mathrm{V} / \mathrm{\mu V}$ |
| V OUT | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 13.0 \pm 13.8$ |  |  | $\pm 12.5$ | $\pm 13.8$ |  | V |
| SR | Slew Rate | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ (Notes 2 and 6) | $8.0 \quad 11$ |  |  | 8.0 | 11 |  | V/us |
| GBW | Gain-Bandwidth Product | $\mathrm{f}_{0}=10 \mathrm{kHz}$ (Note 2) | 45 | 65 |  | 45 | 65 |  | MHz |
| $\mathrm{Z}_{0}$ | Open Loop Output Resistance | $\mathrm{V}_{0}=0, \mathrm{I}_{0}=0$ |  | 75 |  | 75 |  |  | $\Omega$ |
| Is | Supply Current Per Amplifier |  | 2.63 .1 |  |  | 2.63 .1 |  |  | mA |
|  | Channel Separation | $\begin{aligned} & f \leq 10 \mathrm{~Hz} \text { (Note } 8 \text { ) } \\ & V_{0}= \pm 10 \mathrm{~V}, R_{L}=2 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 134 | 150 |  | 130 | 150 |  | dB |

## ©LECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) |  | LT1126AM <br> LT1127AM |  |  | LT1126M <br> LT1127M |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MaX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1126 | $\bullet$ |  | 50 | 170 |  | 60 | 250 | $\mu \mathrm{V}$ |
|  |  | LT1127 | $\bullet$ |  | 55 | 190 |  | 70 | 290 | $\mu \mathrm{V}$ |
| $\triangle \mathrm{V}_{0 S}$ | Average Input Offset Voltage Drift | (Note 4) | $\bullet$ |  | 0.3 | 1.0 |  | 0.4 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\triangle$ Temp |  |  |  |  |  |  |  |  |  |  |
| los | Input Offset Current | LT1126 | $\bullet$ |  | 18 | 45 |  | 20 | 60 | nA |
|  |  | LT1127 | $\bullet$ |  | 18 | 55 |  | 20 | 70 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | $\bullet$ |  | $\pm 18$ | $\pm 55$ |  | $\pm 20$ | $\pm 70$ | nA |
| $\mathrm{V}_{\text {CM }}$ | Input Voltage Range |  | $\bullet$ | $\pm 11.3$ | $\pm 12$ |  | $\pm 11.3$ | $\pm 12$ |  | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 11.3 \mathrm{~V}$ | $\bullet$ | 106 | 122 |  | 100 | 120 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 110 | 122 |  | 104 | 120 |  | dB |
| Avol | Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \mathrm{V}_{0}= \pm 10 \mathrm{~V}$ | $\bullet$ | 3.0 | 10.0 |  | 2.0 | 10.0 |  | $\mathrm{V} / \mathrm{\mu V}$ |
|  |  | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{0}= \pm 10 \mathrm{~V}$ | $\bullet$ | 1.0 | 3.0 |  | 0.7 | 2.0 |  | $\mathrm{V} / \mu \mathrm{V}$ |
| $V_{\text {OUT }}$ | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\bullet$ | $\pm 12.5$ | $\pm 13.6$ |  | $\pm 12.0$ | $\pm 13.6$ |  | V |
| SR | Slew Rate | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ (Notes 2 and 6) | $\bullet$ | 7.2 | 10 |  | 7.0 | 10 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| Is | Supply Current Per Amplifier |  | $\bullet$ |  | 2.8 | 3.5 |  | 2.8 | 3.5 | mA |

The - denotes the specifications which apply over the full operating temperature range.
Note 1: Typical parameters are defined as the $60 \%$ yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1127s (or 100 LT1126s) typically 240 op amps (or 120) will be better than the indicated specification.
Note 2: This parameter is $100 \%$ tested for each individual amplifier.
Note 3: This parameter is sample tested only.
Note 4: This parameter is not $100 \%$ tested.
Note 5: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 1.4 \mathrm{~V}$, the input current should be limited to 25 mA .

Note 6: Slew rate is measured in $A_{V}=-10$; input signal is $\pm 1 \mathrm{~V}$, output measured at $\pm 5 \mathrm{~V}$.
Note 7: 0.1 Hz to 10 Hz noise can be inferred from the 10 Hz noise voltage density test. See the test circuit and frequency response curve for 0.1 Hz to 10 Hz tester in the Applications Information section of the LT1007 or LT1028 datasheets.
Note 8: This parameter is guaranteed but not tested.
Note 9: The LT1126 and LT1127 are not tested and are not quality assurance sampled at $-40^{\circ} \mathrm{C}$ and at $85^{\circ} \mathrm{C}$. These specifications are guaranteed by design, correlation and/or inference from $-55^{\circ} \mathrm{C}, 0^{\circ} \mathrm{C}$, $25^{\circ} \mathrm{C}, 70^{\circ} \mathrm{C}$ and $/$ or $125^{\circ} \mathrm{C}$ tests.

ELECTRICAL CHARACTERISTICS $v_{s}=155,0 \cdot 0^{\circ} \leq T_{A} \leq 50^{\circ}$, unless onteremise noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) |  | $\begin{aligned} & \text { LT1126AC } \\ & \text { LT1127AC } \end{aligned}$ |  |  | $\begin{aligned} & \text { LT1126C } \\ & \text { LT1127C } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1126 | $\bullet$ |  | 35 | 120 |  | 45 | 170 | $\mu \mathrm{V}$ |
|  |  | LT1127 | $\bullet$ |  | 40 | 140 |  | 50 | 210 | $\mu \mathrm{V}$ |
| $\overline{\Delta \mathrm{VOS} / \Delta \mathrm{T}}$ | Average Input Offset Voltage Drift | (Note 4) | $\bullet$ |  | 0.3 | 1.0 |  | 0.4 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| tos | Input Offset Current | LT1126 | $\bullet$ |  | 6 | 25 |  | 7 | 35 | $n \mathrm{~A}$ |
|  |  | LT1127 | $\bullet$ |  | 7 | 35 |  | 8 | 45 | nA |
| IB | Input Bias Current |  | $\bullet$ |  | $\pm 8$ | $\pm 35$ |  | $\pm 9$ | $\pm 45$ | nA |
| $\mathrm{V}_{\text {CM }}$ | Input Voltage Range |  | $\bullet$ | $\pm 11.5$ | $\pm 12.4$ |  | $\pm 11.5$ | $\pm 12.4$ |  | V |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 11.5 \mathrm{~V}$ | $\bullet$ | 109 | 125 |  | 102 | 122 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 112 | 125 |  | 107 | 122 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geq 10 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 4.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 15.0 \\ & 3.5 \end{aligned}$ |  | $\begin{aligned} & 2: 5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 14.0 \\ & 2.5 \end{aligned}$ |  | $\mathrm{V} / \mu \mathrm{V}$ $\mathrm{V} / \mu \mathrm{V}$ |
| $\bar{V}_{\text {OUT }}$ | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\bullet$ | $\pm 12.5$ | $\pm 13.7$ |  | $\pm 12.0$ | $\pm 13.7$ |  | V |
| SR | Slew Rate | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ (Notes 2 and 6) | $\bullet$ | 7.5 | 10.5 |  | 7.3 | 10.5 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| Is | Supply Current Per Amplifier |  | $\bullet$ |  | 2.7 | 3.3 |  | 2.7 | 3.3 | mA |

©LECTRICAL CHARACTERISTICS $V_{S}= \pm 15 V,-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$, unless otherwise noted. (Note 9 )

| SYMBOL | PARAMETER | CONDITIONS (Note 1) |  | LT1126AC <br> LT1127AC |  |  | LT1126C <br> LT1127C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MaX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1126 | $\bullet$ |  | 40 | 140 |  | 50 | 200 | $\mu \mathrm{V}$ |
|  |  | LT1127 | $\bullet$ |  | 45 | 160 |  | 55 | 240 | $\mu \mathrm{V}$ |
| $\triangle \mathrm{V}_{0 \mathrm{~S}} / \Delta \mathrm{T}$ | Average Input Offset Voltage Drift |  | $\bullet$ |  | 0.3 | 1.0 |  | 0.4 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current | LT1126 | $\bullet$ |  | 15 | 40 |  | 17 | 55 | $n \mathrm{~A}$ |
|  |  | LT1127 | - |  | 15 | 50 |  | 17 | 65 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | $\bullet$ |  | $\pm 15$ | $\pm 50$ |  | $\pm 17$ | $\pm 65$ | $n \mathrm{~A}$ |
| $\mathrm{V}_{\text {CM }}$ | Input Voltage Range |  | $\bullet$ | $\pm 11.4$ | $\pm 12.2$ |  | $\pm 11.4$ | $\pm 12.2$ |  | V |
| CMRR | Common Mode Rejection Ratio | $V_{\text {CM }}= \pm 11.4 \mathrm{~V}$ | $\bullet$ | 107 | 124 |  | 101 | 121 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 111 | 124 |  | 106 | 121 |  | dB |
| A VOL | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geq 10 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 2 \mathrm{k} \Omega, V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & \hline 3.5 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 12.0 \\ & 3.2 \end{aligned}$ |  | $\begin{aligned} & 2.2 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \hline 12.0 \\ & 2.3 \end{aligned}$ |  | $\mathrm{V} / \mu \mathrm{V}$ $\mathrm{V} / \mathrm{MV}$ |
| $\mathrm{V}_{\text {OUT }}$ | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\bullet$ | $\pm 12.5$ | $\pm 13.6$ |  | $\pm 12.0$ | $\pm 13.6$ |  | V |
| SR | Slew Rate | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ (Note 6) | $\bullet$ | 7.3 | 10.2 |  | 7.1 | 10.2 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| Is | Supply Current Per Amplifier |  | $\bullet$ |  | 2.8 | 3.4 |  | 2.8 | 3.4 | mA |

## TYPICAL PGRFORMANCE CHARACTERISTICS

The typical behavior of many LT1126/LT1127 parameters is identical to the LT1124/LT1125. Please refer to the LT1124/LT1125 data sheet for the following performance characteristics:

### 0.1 Hz to 10 Hz Voltage Noise

0.01 Hz to 1 Hz Voltage Noise

Current Noise vs Frequency
Input Bias or Offset Current vs Temperature
Output Short Circuit Current vs Time

```
Input Bias Current Over the Common Mode Range
Voltage Gain vs Temperature
Input Offset Voltage Drift Distribution
Offset Voltage Drift with Temperature of Representative Units
Output Voltage Swing vs Load Current
Common Mode Limit vs Temperature
Channel Separation vs Frequency
Warm-Up Drift
Power Supply Rejection Ratio vs Frequency
```


## TYPICAL PERFORMANCE CHARACTERISTICS


*See LT1115 data sheet for definition of CCIF testing

## APPLICATIONS INFORMATION

## Matching Specifications

In many applications the performance of a system depends on the matching between two op amps, rather than the individual characteristics of the two devices. The three op amp instrumentation amplifier configuration shown in this data sheet is an example. Matching characteristics are not $100 \%$ tested on the LT1126/LT1127.

Some specifications are guaranteed by definition. For example, $70 \mu \mathrm{~V}$ maximum offset voltage implies that mismatch cannot be more than $140 \mu \mathrm{~V}$. $112 \mathrm{~dB}(=2.5 \mu \mathrm{~V} / \mathrm{V})$ CMRR means that worst case CMRR match is 106 dB $(5 \mu \mathrm{~V} / \mathrm{V})$. However, the following table can be used to estimate the expected matching performance between the two sides of the LT1126, and between amplifiers A and D, and between amplifiers B and C of the LT1127.

## High Speed Operation

When the feedback around the op amp is resistive $\left(R_{F}\right)$, a pole will be created with $R_{F}$, the source resistance and capacitance ( $\mathrm{R}_{\mathrm{S}}, \mathrm{C}_{\mathrm{S}}$ ), and the amplifier input capacitance ( $\mathrm{C}_{\mathrm{IN}} \approx 2 \mathrm{pF}$ ). In low closed loop gain configurations and with $R_{S}$ and $R_{F}$ in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor $\left(C_{F}\right)$ in parallel with $R_{F}$ eliminates this problem. With $R_{S}\left(C_{S}+C_{I N}\right)=R_{F} C_{F}$, the effect of the feedback pole is completely removed.


## Expected Match

| PARAMETER |  | LT1126AM/AC LT1127AM/AC |  | LT1126M/C <br> LT1127M/C |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 50\% YIELD | 98\% YIELD | 50\% YIELD | 98\% YIELD |  |
| V ${ }_{\text {OS }}$ Match, $\Delta \mathrm{V}_{\text {OS }}$ | LT1126 LT1127 | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ | $\begin{aligned} & \hline 110 \\ & 150 \end{aligned}$ | $\begin{aligned} & 30 \\ & 50 \end{aligned}$ | $\begin{aligned} & 130 \\ & 180 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| Temperature Coefficient Match |  | 0.35 | 1.0 | 0.5 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Non-Inverting IB |  | 6 | 18 | 7 | 25 | nA |
| Match of Non-Inverting $\mathrm{I}_{B}$ |  | 7 | 22 | 8 | 30 | nA |
| CMRR Match |  | 126 | 115 | 123 | 112 | dB |
| PSRR Match |  | 127 | 118 | 127 | 114 | dB |

## TYPICAL APPLICATIONS

Gain 1000 Amplifier with $\mathbf{0 . 0 1 \%}$ Accuracy, DC to 5Hz


THE HIGH GAIN AND WIDE BANDWIDTH OF THE LT1126/LT1127 IS USEFUL IN LOW FREQUENCY HIGH CLOSED LOOP GAIN AMPLIFIER APPLICATIONS. A TYPICAL PRECISION OP AMP MAY HAVE AN OPEN LOOP GAIN OF ONE MILLION WITH 500 kHz BANDWIDTH. AS THE GAIN ERROR PLOT SHOWS, THIS DEVICE IS CAPABLE OF $0.1 \%$ AMPLIFYING ACCURACY UP TO 0.3 Hz ONLY. EVEN INSTRUMENTATION RANGE SIGNALS CAN VARY AT A FASTER RATE. THE LT1126/LT1127 "GAIN PRECISION - BANDWIDTH PRODUCT" IS 330 TIMES HIGHER, AS SHOWN.

LT1126. TA03

Gain Error vs Frequency Closed Loop Gain = 1000


## TYPICAL APPLICATIONS

Low Noise, Wideband, Gain = 100 Amplifier with High Input Impedance


SCHEMATIC DIAGRAM ${ }_{(1 / 2 L T 1126,1 / 4 L T 1127)}$


# $17 \mu \mathrm{~A}$ Max, Dual and Quad, Single Supply, Precision Op Amps 

## feATURES

- 17 $\mu \mathrm{A}$ Max Supply Current per Amplifier
- $70 \mu \mathrm{~V}$ Max Offset Voltage
- 250pA Max Offset Current
- 5nA Max Input Bias Current
- $0.9_{\mu} \mathrm{Vp}-\mathrm{p} 0.1 \mathrm{~Hz}$ to 10 Hz Voltage Noise
- 1.5pAp-p 0.1 Hz to 10 Hz Current Noise
- $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Offset Voltage Drift
- 85 kHz Gain-Bandwidth-Product
- 0.04V/ $\mu \mathrm{S}$ Slew Rate
- Single Supply Operation

Input Voltage Range Includes Ground
Output Swings to Ground while Sinking Current
No Pull Down Resistors are Needed

- Output Sources and Sinks 5mA Load Current


## APPLICATIONS

- Battery or Solar Powered Systems

Portable Instrumentation
Remote Sensor Amplifier
Satellite Circuitry

- Micropower Sample and Hold
- Thermocouple Amplifier
- Micropower Filters


## DESCRIPTION

The LT1178 is a micropower dual op amp in the standard 8 -pin configuration; the LT1179 is a micropower quad op amp offered in the standard 14 -pin packages. Both devices are optimized for single supply operation at 5 V . Specifications are also provided at $\pm 15 \mathrm{~V}$ supplies.

The extremely low supply current is combined with true precision specifications: offset voltage is $30 \mu \mathrm{~V}$, offset current is 50 pA . Both offset parameters have low drift with temperature. The 1.5 pAp-p current noise and picoampere offset current permit the use of megaohm level source resistors without introducing serious errors. Voltage noise, at $0.9_{\mu} \mathrm{Vp}-\mathrm{p}$, is remarkably low considering the low supply current.

Both the LT1178 and LT1179 can be operated from a single supply (as low as one lithium cell or two Ni-cad batteries). The input range goes below ground. The all-NPN output stage swings to within a few millivolts of ground while sinking current-no power consuming pull down resistors are needed.

For applications where three times higher supply current is acceptable, the micropower LT1077 single, LT1078 dual and LT1079 quad are recommended. The LT1077/78/79 have significantly higher bandwidth, slew rate; lower voltage noise and better output drive capability.

Self-Buffered, Dual Output, Micropower Reference


Supply Current vs Temperature


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage . ................................... $\pm 22 \mathrm{~V}$
Differential Input Voltage .......................... $\pm 30 \mathrm{~V}$
Input Voltage $\qquad$ .Equal to Positive Supply Voltage 5V Below Negative Supply Voltage
Output Short Circuit Duration $\qquad$ . Indefinite

Operating Temperature Range
LT1178/LT1179| $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ LT1178C/LT1178S/LT1179C/LT1179S $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature Range $\ldots . . . . . . . . . .-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec.)

## PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |  |  | ORDER PART NUMBER |  | ORDER PART NUMBER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LT1178ACH LT1178CH |  |  | LT1178ACJ8 LT1178CJ8 LT1178ACN8 LT1178CN8 LT11781N8 |  | LT1179ACJ LT1179CJ LT1179ACN LT1179CN LT11791N |
|  |  |  | ORDER PART NUMBER |  |  | ORDER PART NUMBER |
|  |  |  | LT1178S |  |  | LT1179S |

ELGCTRICAL CHARACTGRISTICS $\mathrm{v}_{\mathrm{S}}=5 \mathrm{v}, \mathrm{ov}, \mathrm{v}_{\mathrm{CM}}=0.1 \mathrm{v}, \mathrm{v}_{0}=1.4 v, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless noted.


## ELECTRICAL CHARACTERISTICS $\mathrm{v}_{\mathrm{S}}=5 \mathrm{~V}, 0 \mathrm{v}, \mathrm{v}_{\mathrm{CM}}=0.1 \mathrm{~V}_{,} \mathrm{V}_{0}=1.4 \mathrm{v}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless noted.

| SYMBOL | PARAMETER | CONDITIONS (NOTE 1) | LT1178AC/1179AC |  |  | LT11781/C/S/1179/C/S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| AvoL | Large Signal Voltage Gain | $\begin{aligned} & V_{0}=0.03 \mathrm{~V} \text { to } 4 \mathrm{~V}, \mathrm{No} \text { Load (Note 3) } \\ & V_{0}=0.03 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 140 \\ & 80 \end{aligned}$ | $\begin{aligned} & 700 \\ & 200 \end{aligned}$ |  | $\begin{aligned} & 110 \\ & 70 \end{aligned}$ | $\begin{aligned} & 700 \\ & 200 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ VimV |
|  | Maximum Output Voltage Swing | Output Low, No Load Output Low, $2 k$ to GND Output Low, $\mathrm{I}_{\text {SINK }}=100 \mu \mathrm{~A}$ Output High, No Load Output High, 2 k to GND | $\begin{aligned} & 4.2 \\ & 3.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 0.2 \\ & 120 \\ & 4.4 \\ & 3.8 \end{aligned}$ | $\begin{aligned} & \hline 9 \\ & 0.6 \\ & 160 \end{aligned}$ | $\begin{array}{r} 4.2 \\ 3.5 \\ \hline \end{array}$ | $\begin{aligned} & 6.5 \\ & 0.2 \\ & 120 \\ & 4.4 \\ & 3.8 \end{aligned}$ | $\begin{aligned} & 9 \\ & 0.6 \\ & 160 \end{aligned}$ | $m V$ $m V$ $m V$ $V$ $V$ |
| SR | Slew Rate | $A_{V}=+1, C_{L}=10 \mathrm{pF}$ (Note 3) | 0.013 | 0.025 |  | 0.013 | 0.025 |  | $\underline{V / \mu \mathrm{S}}$ |
| GBW | Gain Bandwidth Product | $\mathrm{f}_{0} \leq 5 \mathrm{kHz}$ |  | 60 |  |  | 60 |  | kHz |
| $\mathrm{I}_{5}$ | Supply Current per Amplifier | $\mathrm{V}_{S}= \pm 1.5 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ |  | $\begin{aligned} & 13 \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 18 \\ & 17 \end{aligned}$ |  | $\begin{aligned} & 14 \\ & 13 \end{aligned}$ | $\begin{aligned} & 21 \\ & 20 \end{aligned}$ | ${ }_{\mu \mathrm{A}} \mathrm{A}^{\text {A }}$ |
|  | Channel Separation | $\Delta V_{\mathbb{N}}=3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}$ |  | 130 |  |  | 130 |  | dB |
|  | Minimum Supply Voltage | (Note 4) |  | 2.0 | 2.2 |  |  | 2.2 | V |

ELECTRICAL CHARACTERISTICS $v_{S}=5 v, 0 v, v_{C M}=0.1 v, v_{0}=1.4 v,-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ for 1 grades,
$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ for S grades, unless noted. (Note 6)

| SYMBOL | PARAMETER | CONDITIONS |  | LT1178\|/1179 |  |  | LT1178S/1179S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1178 LT1179 | $\bullet$ |  | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 315 \\ & 345 \end{aligned}$ |  | $\begin{aligned} & 120 \\ & 130 \end{aligned}$ | $\begin{aligned} & 650 \\ & 800 \end{aligned}$ | ${ }_{\mu}^{\mu \mathrm{V}} \mathrm{V}$ |
| $\overline{\Delta V_{\text {OS }} / \Delta T}$ | Input Offset Voltage Drift | (Note 5) | $\bullet$ |  | 0.6 | 3.0 |  | 0.8 | 4.5 | ${ }_{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.07 | 0.7 |  | 0.06 | 0.50 | nA |
| IB | Input Bias Current |  | $\bullet$ |  | 4 | 8 |  | 3 | 7 | nA |
| CMRR | Common-Mode Rejection Ratio | $\begin{aligned} & V_{C M}=0.05 \mathrm{~V} \text { to } 3.2 \mathrm{VI} \text { grade } \\ & V_{C M}=0 \mathrm{~V} \text { to } 3.4 \mathrm{~V} \text { grade } \end{aligned}$ | $\bullet$ | 84 | 98 |  | 86 | 100 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}=3.0 \mathrm{~V}$ to 12 V I grade $\mathrm{V}_{\mathrm{S}}=2.5 \mathrm{~V}$ to 12 V S grade | $\bullet$ | 86 | 100 |  | 88 | 102 |  | dB |
| AvoL | Large Signal Voltage Gain | $\begin{aligned} & V_{0}=0.05 \mathrm{~V} \text { to } 4 \mathrm{~V}, \mathrm{No} \text { Load (Note 3) } \\ & \mathrm{V}_{0}=0.05 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 55 \\ & 35 \end{aligned}$ | $\begin{aligned} & 350 \\ & 130 \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 45 \end{aligned}$ | $\begin{aligned} & 500 \\ & 160 \end{aligned}$ |  | $\begin{aligned} & \overline{\mathrm{V} / \mathrm{mV}} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
|  | Maximum Output Voltage Swing | Output Low, No Load Output Low, $\mathrm{I}_{\text {SINK }}=100 \mu \mathrm{~A}$ Output High, No Load Output High, 2 k to GND |  | $\begin{aligned} & 3.9 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 9 \\ & 160 \\ & 4.2 \\ & 3.7 \end{aligned}$ | $\begin{aligned} & \hline 13 \\ & 220 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & \hline 8 \\ & 140 \\ & 4.3 \\ & 3.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 11 \\ & 190 \end{aligned}$ | mV mV V V |
| Is | Supply Current per Amplifier |  | $\bullet$ |  | 15 | 27 |  | 15 | 24 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS $\mathrm{V}_{S}=5 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0.1 \mathrm{~V}, \mathrm{~V}_{0}=1.4 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1178AC/1179AC |  |  | LT1178C/1179C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{\text {OS }}$ | Input Offset Voltage | LT1178 LT1179 | $\bullet$ |  | $\begin{aligned} & \hline 50 \\ & 60 \end{aligned}$ | $\begin{aligned} & \hline 170 \\ & 200 \end{aligned}$ |  | $\begin{aligned} & 65 \\ & 70 \end{aligned}$ | $\begin{aligned} & 250 \\ & 290 \end{aligned}$ | ${ }_{\mu}^{\mu \mathrm{L}} \mathrm{V}$ |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Input Offset Voltage Drift | (Note 5) | $\bullet$ |  | 0.5 | 2.2 |  | 0.6 | 3.0 | ${ }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.06 | 0.35 |  | 0.06 | 0.50 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | $\bullet$ |  | 3 | 6 |  | 3 | 7 | nA |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ to 3.4V | $\bullet$ | 90 | 101 |  | 86 | 100 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}=2.5 \mathrm{~V}$ to 12 V | $\bullet$ | 90 | 102 |  | 88 | 102 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{0}=0.05 \mathrm{~V} \text { to } 4 \mathrm{~V}, \mathrm{No} \text { Load (Note 3) } \\ & V_{0}=0.05 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, R_{L}=50 \mathrm{~K} \end{aligned}$ |  | $\begin{aligned} & 105 \\ & 55 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 500 \\ & 160 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 45 \\ & \hline \end{aligned}$ | $\begin{aligned} & 500 \\ & 160 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
|  | Maximum Output Voltage Swing | Output Low, No Load <br> Output Low, $\mathrm{I}_{\text {SINK }}=100 \mu \mathrm{~A}$ <br> Output High, No Load <br> Output High, 2k to GND |  | $\begin{aligned} & 4.1 \\ & 3.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8 \\ & 140 \\ & 4.3 \\ & 3.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 11 \\ & 190 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 8 \\ & 140 \\ & 4.3 \\ & 3.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 11 \\ & 190 \end{aligned}$ | $m V$ $m V$ $V$ $V$ |
| Is | Supply Current per Amplifier |  | $\bullet$ |  | 14 | 21 |  | 15 | 24 | $\mu \mathrm{A}$ |

ELECRICL CMFRACTESTMCS $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$, unless noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1178AC/1179AC |  |  | LT1178/IC/S/11791/C/S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1178S <br> LT1179S |  | 80 | 350 |  | $\begin{aligned} & 100 \\ & 150 \\ & 160 \end{aligned}$ | $\begin{aligned} & 480 \\ & 900 \\ & 1050 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| los | Input Offset Current |  |  | 0.05 | 0.25 |  | 0.05 | 0.35 | nA |
| IB | Input Bias Current |  |  | 3 | 5 |  | 3 | 6 | nA |
|  | Input Voitage Range |  | $\begin{array}{r} 13.5 \\ -15.0 \end{array}$ | $\begin{array}{r} 13.9 \\ -15.3 \\ \hline \end{array}$ |  | $\begin{array}{r} 13.5 \\ -15.0 \end{array}$ | $\begin{array}{r} 13.9 \\ -15.3 \end{array}$ |  | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{C M}+13.5 \mathrm{~V},-15 \mathrm{~V}$ | 97 | 106 |  | 94 | 106 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, 0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 96 | 112 |  | 94 | 112 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{0}= \pm 10 \mathrm{~V}, R_{\mathrm{L}}=50 \mathrm{k} \\ & V_{0}= \pm 10 \mathrm{~V}, \text { No Load } \end{aligned}$ | $\begin{aligned} & 300 \\ & 600 \end{aligned}$ | $\begin{aligned} & 1200 \\ & 2500 \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 400 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1000 \\ & 2500 \end{aligned}$ |  | $\begin{aligned} & \overline{\mathrm{V} / \mathrm{mV}} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
| $V_{\text {OUT }}$ | Maximum Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 11.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 14.2 \\ & \pm 12.7 \\ & \hline \end{aligned}$ |  | $\begin{array}{r}  \pm 13.0 \\ \pm 11.0 \\ \hline \end{array}$ | $\begin{array}{r}  \pm 14.2 \\ \pm 12.7 \\ \hline \end{array}$ |  | V |
| SR | Slew Rate | $\mathrm{A}_{\mathrm{V}}=+1$ | 0.02 | 0.04 |  | 0.02 | 0.04 |  | $\mathrm{V}^{\prime} \mathrm{L}$ S |
| GBW | Gain Bandwidth Product | $\mathrm{f}_{0} \leq 5 \mathrm{kHz}$ |  | 85 |  |  | 85 |  | kHz |
| Is | Supply Current per Amplifier |  |  | 16 | 21 |  | 17 | 25 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS $v_{S}= \pm 15 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ for 1 grades, $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ for S grades, unless noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1178\|/1179 |  |  | LT1178S/1179S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| VOS | Input Offset Voltage | LT1178 <br> LT1179 | $\bullet$ |  | $\begin{aligned} & 130 \\ & 130 \end{aligned}$ | $\begin{aligned} & 740 \\ & 740 \end{aligned}$ |  | $\begin{aligned} & 190 \\ & 200 \end{aligned}$ | $\begin{aligned} & 1150 \\ & 1300 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| $\overline{\Delta V_{O S} / \Delta T}$ | Input Offset Voltage Drift | (Note 5) | - |  | 0.7 | 4.0 |  | 0.9 | 5.5 | ${ }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | - |  | 0.07 | 0.7 |  | 0.06 | 0.35 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | $\bullet$ |  | 4 | 8 |  | 3 | 7 | nA |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k}$ | - | 100 | 500 |  | 150 | 750 |  | V/mV |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{C M}=+13 \mathrm{~V},-14.9 \mathrm{~V}$ | $\bullet$ | 88 | 103 |  | 91 | 104 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 88 | 109 |  | 91 | 110 |  | dB |
|  | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ | $\bullet$ | $\pm 11.0$ | $\pm 13.5$ |  | $\pm 11.0$ | $\pm 13.5$ |  | V |
| Is | Supply Current per Amplifier |  | $\bullet$ |  | 19 | 30 |  | 18 | 28 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS $\mathrm{v}_{S}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1178AC/1179AC |  |  | LT1178C/1179C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {os }}$ | Input Offset Voltage |  | $\bullet$ |  | 100 | 480 |  | 130 | 660 | ${ }_{\mu} \mathrm{V}$ |
| $\Delta V_{\text {OS }} / \Delta T$ | Input Offset Voltage Drift | (Note 5) | $\bullet$ |  | 0.6 | 2.8 |  | 0.7 | 4.0 | ${ }_{\mu} V^{\prime}{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.06 | 0.35 |  | 0.06 | 0.35 | nA |
| IB | Input Bias Current |  | $\bullet$ |  | 3 | 6 |  | 3 | 7 | nA |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k}$ | $\bullet$ | 200 | 800 |  | 150 | 750 |  | V/mV |
| CMRR | Common-Mode Rejection Ratio | $V_{C M}=13 \mathrm{~V},-15 \mathrm{~V}$ | $\bullet$ | 94 | 104 |  | 91 | 104 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, 0 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 93 | 110 |  | 91 | 110 |  | dB |
|  | Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k}$ | $\bullet$ | $\pm 11.0$ | $\pm 13.6$ |  | $\pm 11.0$ | $\pm 13.6$ |  | V |
| Is | Supply Current per Amplifier |  | $\bullet$ |  | 17 | 24 |  | 18 | 28 | ${ }_{\mu \mathrm{A}}$ |

The denotes the specifications which apply over the full operating temperature range.
Note 1: Typical parameters are defined as the $60 \%$ yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1179s (or 100 LT1178s) typically 240 op amps (or 120) will be better than the indicated specification.
Note 2: This parameter is tested on a sample basis only. All noise parameters are tested with $\mathrm{V}_{\mathrm{S}}= \pm 2.5, \mathrm{~V}_{0}=0 \mathrm{~V}$.

Note 3: This parameter is guaranteed by design and is not tested.
Note 4: Power supply rejection ratio is measured at the minimum supply voltage. The op amps actually work at 1.7 V supply but with a typical offset skew of $-300 \mu \mathrm{~V}$.
Note 5: This parameter is not $100 \%$ tested.
Note 6: During testing at $-40^{\circ} \mathrm{C}$, the 5 V power supply turn on time is less than 0.5 seconds.

## TYPICAL PGRFORMANC CHARACTERISTICS



Input Bias and Offset Currents vs
Temperature


### 0.1 Hz to 10 Hz Noise



Input Offiset Voltage Distribution Surface Mount Package


Output Saturation vs Temperature vs Sink Current


0.01 Hz to 10 Hz Noise


Noise Spectrum


## TYPICAL PGRFORMANCE CHARACTERISTICS




Large Signal Transient Response
$V_{S}= \pm 15 \mathrm{~V}$

$500 \mu \mathrm{~S} / \mathrm{DIV}$
$A V=+1, C_{L}=12 p F$


Small Signal Transient Response
$V_{S}= \pm 15 \mathrm{~V}$

$20 \mu \mathrm{~S}$ /DV
$A V=+1, C_{L}=12 p F$

Large Signal Transient Response
$V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$

$100 \mu$ s/DIV
INPUT PULSE $=0 \mathrm{~V}$ TO 3.8 V
$A_{V}=+1, C_{L}=12 p F$


Small Signal Transient Response
$V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$

$20 \mu \mathrm{~S} / \mathrm{DIV}$
$A V=+1, C_{L}=12 \mathrm{pF}$, INPUT 50 TO 150 mV

## LT1178/LT1179

## TYPICAL PGRFORMANCE CHARACTGRISTICS



## APPLICATIONS INFORMATION

Please see the LT1078/LT1079 data sheet for applications information. All comments relating to specifications,
single supply operation and phase reversal protection are directly applicable to the LT1178/LT1179.

Micropower 100 Hz to 1 MHz V -to.F Converter


## SIMPLIFIED SCHEMATIC



## features

- Low Noise
- Input Offset Voltage
- Low Offset Voltage Drift
- Very High Gain
- Outstanding CMRR
- Slew Rate
- Gain Bandwidth Product
- Industry Standard Pinouts


## applications

- Two and Three Op Amp Instrumentation Amplifiers
- Low Noise Signal Processing
- Microvolt Accuracy Threshold Detection
- Strain Gauge Amplifiers
- Accelerometer Amplifiers
- Infrared Detectors


## DESCRIPTION

$5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ @ 1 kHz Max OP-270: $75 \mu \mathrm{~V}$ Max OP-470: $400 \mu \mathrm{~V}$ Max OP-270: $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Max OP-470: $2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Max OP-270: $1500 \mathrm{~V} / \mathrm{mV}$ Min OP-470: 1000V/mV Min OP-270: 106dB Min OP-470: 110dB Min
$3.0 \mathrm{~V} / \mu \mathrm{s}$ Typ 6 MHz Typ


The OP-270 dual and OP-470 quad are high performance op amps with 80 nVp -p noise, from 0.1 Hz to 10 Hz , offering comparable performance to the industry standard OP-27.
The OP-270 (OP-470) feature input offset voltage below $75 \mu \mathrm{~V}(400 \mu \mathrm{~V})$ and offset drift under $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\left(2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)$, guaranteed over the full military temperature range. Openloop gain of the OP-270 (OP-470) is over 1.5 million ( 1.0 million) into a $10 \mathrm{k} \Omega$ load ensuring excellent gain accuracy and linearity, even in high-gain applications. Input bias current is under $\pm 20 \mathrm{nA}( \pm 25 \mathrm{nA})$ which reduces errors due to signal source resistance. The OP-270's (OP-470's) CMRR of over 106 dB (110dB) and PSRR of less than $3.2 \mu \mathrm{~V} N(1.8 \mu \mathrm{~V} / \mathrm{N})$ significantly reduce errors due to ground noise and power supply fluctuations. Power consumption of the dual OP-270 (quad OP-470) is one-third less than two (four) OP-27's, a significant advantage for power conscious applications. The OP-270 and OP-470 are unitygain stable with a gain bandwidth product of 6 MHz and a slew rate of $3.0 \mathrm{~V} / \mu \mathrm{s}$.
For applications requiring higher performance, see the LT1124 and LT1125 data sheets.

## OP-270/OP-470

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage .................................................... $\pm 18 \mathrm{~V}$
Differential Input Voltage (Note 4) ........................ $\pm 1.0 \mathrm{~V}$
Differential Input Current (Note 4) ...................... $\pm 25 \mathrm{~mA}$
Input Voltages ........................Equal to Supply Voltages
Output Short Circuit Duration .........................Indefinite

Operating Temperature Range
OP270A/OP470A .............................. $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
OP270E/OP470E
OP270G/OP470G ................................ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

Storage Temperature Range
All Grades $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec.) ................. $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

|  |  |  |
| :---: | :---: | :---: |
| ORDER PART NUMBER | ORDER PART NUMBER | ORDER PART NUMBER |
| $\begin{aligned} & \text { OP-270AJ8 } \\ & \text { OP-270EJ8 } \\ & \text { OP-270GN8 } \end{aligned}$ | $\begin{aligned} & \text { OP-470AJ } \\ & \text { OP-470EJ } \\ & \text { OP-470GN } \end{aligned}$ | OP-470GS |

€LECTRICAL CHARACT $\in$ RISTICS $v_{s}= \pm 15, T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | OP-270A/E |  |  | OP-470A/E |  |  | $\begin{aligned} & \text { OP-270G } \\ & \text { OP-470G } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\begin{aligned} & \hline \text { OP- } 270 \\ & \text { OP- } 170 \end{aligned}$ |  | 10 | 75 |  | 100 | 400 |  | $\begin{aligned} & 50 \\ & 400 \end{aligned}$ | $\begin{aligned} & 250 \\ & 1000 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| 10 S | Input Offset Current | $\begin{aligned} & 0 P-270 V_{C M}=0 \mathrm{~V} \\ & 0 P-470 V_{C M}=0 \mathrm{~V} \end{aligned}$ |  |  | 15 |  | 6 | 20 |  | $\begin{aligned} & \hline 6 \\ & 12 \end{aligned}$ | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ | nA |
| $I_{B}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  | $\pm 20$ |  | $\pm 7$ | $\pm 25$ |  | $\pm 15$ | $\pm 60$ | nA |
| $e_{n} p$-p | Input Noise Voltage | 0.1 Hz to 10 Hz (Note 1) |  | 80 | 200 |  | 80 | 200 |  | 80 | 200 | nVp-p |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \text { (Note 2) } \\ & f_{0}=100 \mathrm{~Hz} \text { (Note 2) } \\ & f_{0}=1000 \mathrm{~Hz} \text { (Note 2) } \end{aligned}$ |  |  | $\begin{aligned} & 6.5 \\ & 5.5 \\ & 5.0 \end{aligned}$ |  | 3.6 3.2 3.2 | $\begin{aligned} & 6.5 \\ & 5.5 \\ & 5.0 \end{aligned}$ |  | 3.6 3.2 3.2 | $\begin{aligned} & 6.5 \\ & 5.5 \\ & 5.0 \end{aligned}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |

ELECTRICPL CHARFCTERISTICS $v_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

|  | PARAMETER | CONDITIONS | OP-270A/E |  |  | OP-470A/E |  |  | $\begin{aligned} & \text { OP-270G } \\ & \text { OP-470G } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $i_{n}$ | Input Noise Current Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 0.5 \\ & 0.4 \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 0.5 \\ & 0.4 \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 0.5 \\ & 0.4 \end{aligned}$ |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega \\ & V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{L}=2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 1500 \\ & 750 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5000 \\ & 2000 \end{aligned}$ |  | $\begin{aligned} & 1000 \\ & 500 \end{aligned}$ | $\begin{aligned} & 5000 \\ & 2000 \end{aligned}$ |  | $\begin{aligned} & 800 \\ & 400 \end{aligned}$ | $\begin{aligned} & 2000 \\ & 1000 \\ & \hline \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ |
| $V_{C M}$ | Input Voltage Range | (Note 3) | $\pm 12$ | $\pm 12.5$ |  | $\pm 12$ | $\pm 12.5$ |  | $\pm 12$ | $\pm 12.5$ |  | V |
| VOUT | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 13.5$ |  | $\pm 12$ | $\pm 13.5$ |  | $\pm 12$ | $\pm 13.5$ |  | V |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 12 \mathrm{~V}$ | 106 | 125 |  | 110 | 125 |  | 100 | 120 |  | dB |
| PSRR | Power Supply Rejection Ratio | $V_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ |  | 0.56 | 3.2 |  | 0.56 | 1.8 |  | 1.0 | 5.6 | $\mu \mathrm{V} / \mathrm{N}$ |
| SR | Slew Rate |  | 1.7 | 3.0 |  | 1.7 | 3.0 |  | 1.7 | 3.0 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| Is | Supply Current | OP-270 No Load OP-470 No Load |  | 4.5 | 6.5 |  | 9.0 | 11.0 |  | $\begin{aligned} & 4.0 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 11.0 \end{aligned}$ | mA mA |
| GBW | Gain Bandwidth Product | $A_{V}=+10$ |  | 6 |  |  | 6 |  |  | 6 |  | MHz |
| CS | Channel Separation | $\begin{aligned} & V_{\text {OUT }}=20 \mathrm{Vp}-\mathrm{p}, \mathrm{f}_{0}=10 \mathrm{~Hz} \\ & (\text { Note 1) } \end{aligned}$ | 125 | 175 |  | 125 | 175 |  | 125 | 175 |  | dB |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3 |  |  | 3 |  |  | 3 |  | pF |

ELECTRICAL CHARPCTERISTIC $V_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | OP-270A |  |  | OP-470A |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Vos | Input Offset Voltage |  | $\bullet$ |  | 30 | 175 |  | 140 | 600 | $\mu \mathrm{V}$ |
| $\frac{\Delta V_{O S}}{\Delta T e m p}$ | Average Input Offset Voltage Drift |  | $\bullet$ |  | 0.2 | 1.0 |  | 0.4 | 2.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current | $V_{C M}=0 \mathrm{~V}$ | $\bullet$ |  | 10 | 45 |  | 10 | 55 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current | $V_{C M}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 15$ | $\pm 60$ |  | $\pm 15$ | 50 | nA |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & R_{L} \geq 10 \mathrm{k} \Omega, V_{\text {OUT }}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 2 \mathrm{k} \Omega, V_{\text {OUT }}= \pm 10 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 750 \\ & 400 \end{aligned}$ | $\begin{aligned} & 3000 \\ & 1500 \end{aligned}$ |  | $\begin{aligned} & 750 \\ & 400 \end{aligned}$ | $\begin{aligned} & 3000 \\ & 1500 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
| $V_{C M}$ | Input Voltage Range | (Note 3) | $\bullet$ | $\pm 11$ | $\pm 12$ |  | $\pm 11$ | $\pm 12$ |  | V |
| Vout | Output Voltage Swing | $R_{L} \geq 2 \mathrm{k} \Omega$ | $\bullet$ | $\pm 12$ | $\pm 13$ |  | $\pm 12$ | $\pm 13$ |  | V |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 11 \mathrm{~V}$ | $\bullet$ | 100 | 120 |  | 100 | 120 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ |  | 1.0 | 5.6 |  | 1.0 | 5.6 | $\mu \mathrm{V} N$ |
| IS | Supply Current All Amplifiers | No Load | $\bullet$ |  | 5.0 | 7.5 |  | 10 | 13 | mA |

The - denotes the specifications which apply over the full operating temperature range.
Note 1: This parameter is guaranteed but not $100 \%$ tested.
Note 2: This parameter is sample tested only.

Note 3: This parameter is guaranteed by the CMRR test.
Note 4: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 1.4 \mathrm{~V}$, the input current should be limited to 25 mA .

## OP-270/OP-470

ELECTRICPL CHARACTERISTICS $V_{S}= \pm 15 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 85^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | OP-270E |  |  | OP-470E |  |  | $\begin{aligned} & \text { OP-270G } \\ & \text { OP-470G } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MaX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{0 S}$ | Input Offset Voltage | $\begin{aligned} & \text { OP-270 } \\ & \text { OP-470 } \end{aligned}$ | $\bullet$ |  |  | 150 |  | 120 | 500 |  | $\begin{aligned} & 100 \\ & 500 \end{aligned}$ | $\begin{aligned} & 400 \\ & 1500 \end{aligned}$ | $\begin{aligned} & \mu V \\ & \mu V \end{aligned}$ |
| $\frac{\Delta \mathrm{V}_{0 S}}{\Delta \mathrm{Temp}}$ | Average Input Offset Voltage Drift | $\begin{aligned} & \text { OP-270 } \\ & \text { OP-470 } \end{aligned}$ | $\bullet$ |  |  | 1.0 |  | 0.4 | 2.0 |  | $\begin{aligned} & 0.7 \\ & 2.0 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| los | Input Offset Current | $V_{C M}=0 \mathrm{~V}$ | $\bullet$ |  |  | 30 |  | 17 | 20 |  | 17 | 50 | nA |
| IB | Input Bias Current | $\mathrm{V}_{\text {CM }}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 15 \pm$ | $\pm 60$ |  | $\pm 17$ | $\pm 50$ |  | $\pm 18$ | $\pm 75$ | nA |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \end{aligned}$ | $\bullet$ | $\begin{aligned} & 1000 \\ & 500 \end{aligned}$ | $\begin{aligned} & 2000 \\ & 1000 \end{aligned}$ |  | $\begin{aligned} & 800 \\ & 400 \end{aligned}$ | $\begin{aligned} & 2000 \\ & 1000 \end{aligned}$ |  | $\begin{aligned} & 600 \\ & 300 \end{aligned}$ | $\begin{aligned} & 1500 \\ & 800 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ $\mathrm{V} / \mathrm{mV}$ |
| $V_{C M}$ | Input Voltage Range | (Note 3) | $\bullet$ | $\pm 11 \pm$ | $\pm 12$ |  | $\pm 11$ | $\pm 12$ |  | $\pm 11$ | $\pm 12$ |  | V |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\bullet$ | $\pm 12 \pm$ | $\pm 13$ |  | $\pm 12$ | $\pm 13$ |  | $\pm 12$ | $\pm 13$ |  | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 11 \mathrm{~V}$ | $\bullet$ | 100 | 120 |  | 100 | 120 |  | 90 | 110 |  | dB |
| $\overline{\text { PSRR }}$ | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ |  |  | 5.6 |  | 0.7 | 5.6 |  | 1.8 | 10 | $\mu \mathrm{V} / \mathrm{N}$ |
| $\mathrm{I}_{S}$ | Supply Current All Amplifiers | OP-270 No Load OP-470 No Load | $\bullet$ |  |  | 7.2 |  | 9.6 | 13 |  | $\begin{aligned} & 4.8 \\ & 9.6 \end{aligned}$ | $\begin{aligned} & 7.2 \\ & 13 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |

## TYPICAL PERFORMANCE CHARACTERISTICS




NOTES

## SECTION 2—AMPLIFIERS

## HIGH SPEED AMPLIFIERS

LT1190, Ultra High Speed Operational Amplifier (Av $\geq$ 1) .........................................................................2-126
LT1191, Ultra High Speed Operational Amplifier (Av $\geq$ 1) ...........................................................................2-137
LT1192, Ultra High Speed Operational Amplifier (Av $\geq$ 5) ........................................................................2-148
LT1193, Video Difference Amplifier, Adjustable Gain .............................................................................2-159
LT1194, Video Difference Amplifier, Gain of 10 .....................................................................................2-171
LT1200, Low Power High Speed Operational Amplifier .............................................................................. 2-182
LT1217, Low Power High Speed Current Feedback Amplifier......................................................................2-190
LT1220, Very High Speed Operational Amplifier (Av $\geq$ 1) ..........................................................................2-198
LT1221, Very High Speed Operational Amplifier (Av $\geq$ 4) ..........................................................................2-210
LT1222, Low Noise, Very High Speed Operational Amplifier (Av $\geq$ 10) .......................................................2-218
LT1223, 100MHz Current Feedback Amplifier .........................................................................................2-226
LT1224, Very High Speed Operational Amplifier (Av $\geq$ 1) ...........................................................................2-237
LT1225, Very High Speed Operational Amplifier (Av $\geq$ 5) ..........................................................................2-245
LT1226, Low Noise Very High Speed Operational Amplifier (Av $\geq$ 25) ..........................................................2-253
LT1227, 140MHz Video Current Feedback Amplifier ................................................................................ 13-65
LT1228, 100MHz Current Feedback Amplifier with DC Gain Control ..............................................................2-261
LT1229/LT1230, Dual and Quad 100MHz Current Feedback Amplifiers .......................................................2-280

## features

- Gain Bandwidth Product, $A_{V}=+1$
- Slew Rate
- Low Cost
- Output Current
- Settling Time
- Differential Gain Error
- Differential Phase Error
- High Open Loop Gain
- Single Supply +5 V Operation
- Output Shutdown


## APPLICATIONS

- Video Cable Drivers
- Video Signal Processing
- Fast Integrators
- Pulse Amplifiers
- D/A Current to Voltage Conversion


## DESCRIPTIOn

The LT1190 is a video operational amplifier optimized for operation on $\pm 5 \mathrm{~V}$, and a single +5 V supply. Unlike many high speed amplifiers, this amplifier features high open loop gain, over 85 dB , and the ability to drive heavy loads to a full power bandwidth of 20 MHz at $7 \mathrm{Vp}-\mathrm{p}$. In addition to its very fast slew rate, the LT1190 features a unity gain stable bandwidth of 50 MHz , and a $75^{\circ}$ phase margin, making it extremely easy to use.

Because the LT1190 is a true operational amplifier, it is an ideal choice for wideband signal conditioning, fast integrators, active filters, and applications requiring speed, accuracy, and low cost.

The LT1190 is available in 8-pin miniDIPs and SO packages with standard pinouts. The normally unused pin 5 is used for a shutdown feature that shuts off the output and reduces power dissipation to a mere 15 mW .


## ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) .............................. 18 V
Differential Input Voltage ....................................... $\pm 6 \mathrm{~V}$
Input Voltage......................................................... $\pm \mathrm{V}_{\mathrm{S}}$
Output Short Circuit Duration (Note 1) .........Continuous Operating Junction Temperature Range LT1190M $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ LT1190C ............................................ $0^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Max. Junction Temperature Storage Temperature Range See Pkg. Descriptions Lead Temperature (Soldering, 10 sec .) $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) ................. $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
| bal 1 - 8 bal | LT1190MJ8 |
| $-1 \mathrm{~L} 2$ | LT1190CJ8 |
| ${ }^{+10} 3$ | LT1190CN8 |
| $v-4$ | LT1190CS8 |
| 8-LEAD HERMETC DIP 8-LEAD PLASTIC DIP | S8 PART MARKING |
| S8 PACKAGE <br> 8-LEAD PLASTIC SOIC | 1190 |

ЄLECTRICAL CHARACTERISTICS $\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, pin 5 open circuit unless otherwise noted.

|  | PARAMETER |  |  | LT1190M/C |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  |  | CONDITIONS | MIN | TYP | MAX |  |
| $V_{\text {OS }}$ | Input Offset Voltage |  |  |  | 3.0 | 10.0 | mV |
| Ios | Input Offset Current |  |  |  | 0.2 | 1.7 | $\mu \mathrm{A}$ |
| IB | Input Bias Current |  |  |  | $\pm 0.5$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $e_{n}$ | Input Noise Voltage |  | $\mathrm{f}_{0}=10 \mathrm{kHz}$ |  | 50 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{in}_{n}$ | Input Noise Current |  | $\mathrm{f}_{0}=10 \mathrm{kHz}$ |  | 4.0 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| RIN | Input Resistance | Differential Mode |  |  | 130 |  | k $\Omega$ |
|  |  | Common Mode |  |  | 5.0 |  | $\mathrm{M} \Omega$ |
| ClN | Input Capacitance |  | $\mathrm{A}_{\mathrm{V}}=+1$ |  | 2.2 |  | pF |
|  | Input Voltage Range |  | (Note 2) | -2.5 |  | +3.5 | V |
| CMRR | Common Mode Rejection Ratio |  | $V_{\text {CM }}=-2.5 \mathrm{~V}$ to +3.5 V | 60 | 70 |  | dB |
| PSRR | Power Supply Rejection Ratio |  | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 8.0 \mathrm{~V}$ | 60 | 70 |  | dB |
| Avol | Large Signal Voltage Gain |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{V}_{0}= \pm 3.0 \mathrm{~V}$ | 10 | 22 |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{0}= \pm 3.0 \mathrm{~V}$ | 2.5 | 6 |  |  |
|  |  |  | $V_{S}= \pm 8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{0}= \pm 5 \mathrm{~V}$ | 3.5 | 12 |  |  |
| V OUT | Output Voltage Swing |  | $V_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\pm 3.7$ | $\pm 4.0$ |  | V |
|  |  |  | $\mathrm{V}_{S}= \pm 8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\pm 6.7$ | $\pm 7.0$ |  |  |
| SR | Slew Rate |  | $A_{V}=-1, R_{L}=1 \mathrm{k},($ Note 3, 8) | 325 | 450 |  | V/us |
| FPBW | Full Power Bandwidth |  | $\mathrm{V}_{0}=6 \mathrm{Vp}$-p, (Note 4) | 17.2 | 23.9 |  | MHz |
| GBW | Gain Bandwidth Product |  |  |  | 50 |  | MHz |
| $\mathrm{t}_{\mathrm{r1}}, \mathrm{t}_{\mathrm{f1}}$ | Rise Time, Fall Time |  | $A_{V}=+50, V_{0}= \pm 1.5 \mathrm{~V}, 20 \%$ to $80 \%$, (Note 8) | 175 | 250 | 325 | ns |
| $\mathrm{t}_{52}, \mathrm{t}_{\mathrm{t} 2}$ | Rise Time, Fall Time |  | $A_{V}=+1, V_{0}= \pm 125 \mathrm{mV}, 10 \%$ to $90 \%$ |  | 1.9 |  | ns |
| tPD | Propagation Delay |  | $A_{V}=+1, V_{0}= \pm 125 \mathrm{mV}, 50 \%$ to $50 \%$ |  | 2.4 |  | ns |
|  | Overshoot |  | $A_{V}=+1, V_{0}= \pm 125 \mathrm{mV}$ |  | 5 |  | \% |
| $\mathrm{t}_{\text {S }}$ | Settling Time |  | 3 V Step, 0.1\%, (Note 5) |  | 140 |  | ns |
| Diff $A_{V}$ | Differential Gain |  | $R_{L}=150 \Omega, A_{V}=+2$, (Note 6) |  | 0.35 |  | \% |
| Diff Ph | Differential Phase |  | $R_{L}=150 \Omega, A_{V}=+2$, (Note 6) |  | 0.16 |  | Deg. p-p |

ELECTRICPL CHARACTERISTICS $V_{S}= \pm 5 V, T_{A}=25^{\circ} C, C_{L} \leq 10 p F$, pin 5 open circuit unless otherwise noted.
$\left.\begin{array}{l|l|l|l|l}\hline \text { SYMBOL } & \text { PARAMETER } & \text { CONDITIONS } & \text { MIN } \begin{array}{l}\text { LT1190M/C } \\ \text { TYP }\end{array} & \text { MAX }\end{array}\right]$ UNITS

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=+2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, pin 5 open circuit unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | $\begin{array}{c}\text { LT1190M/C } \\ \text { TYP }\end{array}$ |  | MAX |
| :--- | :--- | :--- | :--- | :--- | :---: |$)$ UNITS



| SYMBOL | PARAMETER | CONDITIONS |  | LT1190M |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | $\bullet$ |  | 5.0 | 14.0 | mV |
| $\Delta V_{\text {OS }} / \Delta T$ | Input $\mathrm{V}_{0 S}$ Drift |  | $\bullet$ |  | 16 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current |  | $\bullet$ |  | 0.2 | 2.0 | $\mu \mathrm{A}$ |
| IB | Input Bias Current |  | $\bullet$ |  | $\pm 0.5$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=-2.5 \mathrm{~V}$ to +3.5 V | $\bullet$ | 55 | 70 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 5.0 \mathrm{~V}$ | $\bullet$ | 55 | 70 |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{V}_{0}= \pm 3.0 \mathrm{~V}$ | $\bullet$ | 8 | 16 |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{0}= \pm 3.0 \mathrm{~V}$ | $\bullet$ | 1.0 | 2.5 |  |  |
| VOUT | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ | $\pm 3.7$ | $\pm 3.9$ |  | V |
| Is | Supply Current |  | $\bullet$ |  | 32 | 38 | mA |
|  | Shutdown Supply Current | Pin 5 at $\mathrm{V}^{-}$, (Note 7) | $\bullet$ |  | 1.5 | 2.5 | mA |
| $\mathrm{I}_{\mathrm{S} / \mathrm{D}}$ | Shutdown Pin Current | Pin 5 at $\mathrm{V}^{-}$ | $\bullet$ |  | 20 |  | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS $v_{S}=55 v, 0^{\circ} \subset \leq T_{A} \leq 70^{\circ} \mathrm{C}$, pin 5 open circuit unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1190C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | $\bullet$ |  | 3.0 | 11.0 | mV |
| $\Delta V_{O S} / \Delta T$ | Input V OS Drift |  | $\bullet$ |  | 16 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.2 | 1.7 | $\mu \mathrm{A}$ |
| IB | Input Bias Current |  | $\bullet$ |  | $\pm 0.5$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| CMRR | Common Mode Rejection Ratio | $V_{C M}=-2.5 \mathrm{~V}$ to +3.5 V | $\bullet$ | 58 | 70 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 5.0 \mathrm{~V}$ | $\bullet$ | 58 | 70 |  | dB |
| Avol | Large Signal Voltage Gain | $R_{L}=1 \mathrm{k}, \mathrm{V}_{0}= \pm 3.0 \mathrm{~V}$ | $\bullet$ | 9 | 20 |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  | $R_{L}=100 \Omega, V_{0}= \pm 3.0 \mathrm{~V}$ | $\bullet$ | 2.0 | 6.0 |  |  |
| $V_{\text {OUT }}$ | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ | $\pm 3.70$ | $\pm 3.9$ |  | V |
| Is | Supply Current |  | $\bullet$ |  | 32 | 38 | mA |
|  | Shutdown Supply Current | Pin 5 at $\mathrm{V}^{-}$, (Note 7) | $\bullet$ |  | 1.4 | 2.1 | mA |
| $\mathrm{I}_{\text {S/D }}$ | Shutdown Pin Current | Pin 5 at $\mathrm{V}^{-}$ | $\bullet$ |  | 20 |  | $\mu \mathrm{A}$ |

The denotes the specifications which apply over the full operating temperature range.
Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.
Note 2: Exceeding the input common mode range may cause the output to invert.
Note 3: Slew rate is measured between $\pm 1 \mathrm{~V}$ on the output, with $\mathrm{a} \pm 3 \mathrm{~V}$ input step.
Note 4: Full power bandwidth is calculated from the slew rate measurement: $F P B W=S R / 2 \pi V$.

Note 5: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985. $A_{V}=-1, R_{L}=1 k$.

Note 6: NTSC (3.58MHz). For $R_{L}=1 k$, Diff $A_{V}=0.1 \%$, Diff $P h=0.06^{\circ}$.
Note 7: See Applications section for shutdown at elevated temperatures. Do not operate the shutdown above $T_{j}>125^{\circ} \mathrm{C}$.
Note 8: AC parameters are 100\% tested on the ceramic and plastic DIP packaged parts ( $J$ and $N$ suffix) and are sample tested on every lot of the SO packaged parts (S suffix).

Optional Offset Nulling Circuit


INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER $\mathrm{A} \pm 150 \mathrm{mV}$ RANGE WITH A $1 \mathrm{k} \Omega$ TO 10k $\Omega$ POTENTIOMETER.

## TYPICAL PERFORmANCE CHARACTERISTICS



## TYPICAL PGRFORmANCE CHARACTERISTICS



Unity Gain Frequency and Phase Margin vs Temperature


LT1190. TPC12

Gain Bandwidth Product vs
Supply Voltage


Common Mode Rejection Ratio vs Frequency


LT1190. TPC/14

Output Short Circuit Current vs Temperature



Output Impedance vs
Frequency


Power Supply Rejection Ratio vs Frequency


Output Voltage Swing vs Load Resistance


## TYPICAL PGRFORMANCE CHARACTERISTICS



Large Signal Transient Response

$A_{V}=+1, C_{L}=10 \mathrm{pF}$ SCOPE PROBE
LT1 190 -TPC22

Output Voltage Step vs
Settling Time, $A_{V}=-1$


Output Voltage Step vs
Settling Time, $A_{V}=+1$


Output Overload

$A_{V}=-1, V_{\text {IN }}=12 V p-p$
LT1190.TPC23

Small Signal Transient Response

$A_{V}=+1$, SMALL SIGNAL RISE TIME, WITH FET PROBES
LT1190-TPC24

## APPLICATIONS INFORMATION

## Power Supply Bypassing

The LT1190 is quite tolerant of power supply bypassing. In some applications a $0.1 \mu \mathrm{~F}$ ceramic disc capacitor placed $1 / 2$ inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$.

No Supply Bypass Capacitors

$A_{V}=-1, \operatorname{IN}$ DEMO BOARD, $R_{L}=1 \mathrm{k} \Omega$ LT1 190 - TA04

Supply bypassing can also affect the response in the frequency domain. It is possible to see a slight 1 dB rise in the frequency response at 130 MHz depending on the gain configuration, supply bypass, inductance in the supply leads, and printed circuit board layout. This can be further minimized by not using a socket.

Closed Loop Voltage Gain vs Frequency


In most applications, and those requiring good settling time, it is important to use multiple bypass capacitors. A $0.1 \mu \mathrm{~F}$ ceramic disc in parallel with a $4.7 \mu \mathrm{~F}$ tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at $1 \mathrm{~V} / \mathrm{div}$, when amplified to $1 \mathrm{mV} / \mathrm{div}$ the settling time to 2 mV is $4.244 \mu \mathrm{~s}$ for the $0.1 \mu \mathrm{~F}$ bypass; the time drops to 163 ns with multiple bypass capacitors.


SETTLING TIME TO $2 \mathrm{mV}, \mathrm{A}_{V}=-1$
SUPPLY BYPASS CAPACITORS $=0.1 \mu \mathrm{~F}+4.7 \mu \mathrm{~F}$ TANTALUM
LTtigo. TAOR

## APPLICATIONS Information

## Cable Terminations

The LT1190 operational amplifier has been optimized as a low cost video cable driver. The $\pm 50 \mathrm{~mA}$ guaranteed output current enables the LT1190 to easily deliver 7.5Vp-p into $100 \Omega$, while operating on $\pm 5 \mathrm{~V}$ supplies, or $2.6 \mathrm{Vp}-\mathrm{p}$ on a single 5 V supply.


When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end ( $75 \Omega$ to ground) to absorb unwanted energy. The best performance can be obtained by double termination ( $75 \Omega$ in series with the output of the amplifier, and $75 \Omega$ to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2 , or 6 dB . This can be compensated for by taking a gain of 2 , or 6 dB in the amplifier. The cable driver has a -3 dB bandwidth in excess of 30 MHz while driving the $150 \Omega$ load.

## Using the Shutdown Feature

The LT1190 has a unique feature that allows the amplifier to be shutdown for conserving power, or for multiplexing several amplifiers onto a common cable. The amplifier will shutdown by taking pin 5 to $\mathrm{V}^{-}$. In shutdown, the amplifier dissipates 15 mW while maintaining a true high impedance output state of $15 \mathrm{k} \Omega$ in parallel with the feedback resistors. The amplifiers must be used in a non-inverting configuration for MUX applications. In inverting configurations the input signal is fed to the output through the feedback components. The following scope photos show that with very high $\mathrm{R}_{\mathrm{L}}$, the output is truly high impedance; the output slowly decays toward ground. Additionally, when the output is loaded with as little as $1 \mathrm{k} \Omega$ the amplifier shuts off in 400 ns . This shutoff can be under the control of HC CMOS operating between OV and -5 V .

Output Shutdown


1 MHz SINE WAVE GATED OFF WITH SHUTDOWN PIN, $A_{V}=+1, R_{L}=$ SCOPE PROBE

Output Shutdown


1MHz SINE WAVE GATED OFF WITH SHUTDOWN PIN, $A_{V}=+1, R_{L}=1 \mathrm{k} \Omega$

## APPLICATIONS INFORMATION

The ability to maintain shutoff is shown on the curve Shutdown Supply Current vs Temperature in the Typical Performance Characteristics section. At very high elevated temperatures it is important to hold the shutdown pin close to the negative supply to keep the supply current from increasing.

## Murphy Circuits

There are several precautions the user should take when using the LT1190 in order to realize its full capability. Although the LT1190 can drive a 50 pF load, isolating the capacitance with $10 \Omega$ can be helpful. Precautions primarily have to do with driving large capacitive loads.

Other precautions include:

1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
2. Do not use high source impedances. The inputcapacitance of 2 pF , and $\mathrm{R}_{S}=10 \mathrm{k} \Omega$ for instance, will give an $8 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth.
3. PC board socket may reduce stability.
4. A feedback resistor of $1 \mathrm{k} \Omega$ or lower reduces the effects of stray capacitance at the inverting input. (For instance, closed loop gain of +2 can use $R_{F B}=300 \Omega$ and $R_{G}=300 \Omega$.)

Driving Capacitive Load

$A_{V}=-1$, iN DEMO BOARD, $C_{L}=50 \mathrm{pF}$ $\qquad$

Driving Capacitive Load

$A_{V}=-1$, IN DEMO BOARD, $C_{L}=50 \mathrm{pF}$ WITH $10 \Omega$ ISOLATING RESISTOR

## Murphy Circuits




A 1X Scope Probe Is a
Large Capacitive Load


A Scope Probe on the Inverting Input Reduces Phase Margin

2-135

## SIMPLIFIED SCHEMATIC



* SUBSTRATE DIODE, DO NOT FORWARD BIAS


# Ultra High Speed Operational Amplifier 

## feATURES

- Gain Bandwidth Product, $A_{V}=+1$
- Slew Rate
- Low Cost
- Output Current
- Settling Time
- Differential Gain Error
- Differential Phase Error
- High Open Loop Gain
- Single Supply +5 V Operation
- Output Shutdown


## APPLICATIONS

- Video Cable Drivers
- Video Signal Processing
- Fast Integrators
- Pulse Amplifiers
- D/A Current to Voltage Conversion


## DESCRIPTION

90 MHz
450V/ $\mu \mathrm{s}$
$\pm 50 \mathrm{~mA}$
110ns to 0.1\%
$0.07 \%,\left(R_{L}=1 \mathrm{k}\right)$
$0.02^{\circ},\left(R_{L}=1 \mathrm{k}\right)$
$25 \mathrm{~V} / \mathrm{mV}$ Min

Video MUX Cable Driver


Inverter Pulse Response

$A_{V}=-1, C_{L}=10 \mathrm{pF}$ SCOPE PROBE
grators, active filters, and applications requiring speed, accuracy, and low cost.
The LT1191 is available in 8-pin miniDIPs and S0 packages with standard pinouts. The normally unused pin 5 is ages with standard pinouts. The normally unused pin 5 is
used for a shutdown feature that shuts off the output and reduces power dissipation to a mere 15 mW .
The LT1191 is a video operational amplifier optimized for operation on $\pm 5 \mathrm{~V}$, and a single +5 V supply. Unlike many high speed amplifiers, this amplifier features high open loop gain, over 90 dB , and the ability to drive heavy loads to a full power bandwidth of 20 MHz at $7 \mathrm{Vp}-\mathrm{p}$. In addition to its very fast slew rate, the LT1191 features a unity gain stable bandwidth of 90 MHz .

Because the LT1191 is a true operational amplifier, it is an ideal choice for wideband signal conditioning, fast inte-

## ABSOLUTE MAXIMUUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) .18V
Differential Input Voltage ....................................... $\pm 6 \mathrm{~V}$
Input Voltage $\qquad$ .$\pm V_{S}$ Output Short Circuit Duration (Note 1) .........Continuous Operating Junction Temperature Range LT1191M $\qquad$ .$-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
LT1191C ... . $0^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Max. Junction Temperature $\qquad$ See Pkg. Descriptions Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER InFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1191MJ8 |
|  | LT1191CJ8 |
|  | LT1191CN8 |
|  | LT1191CS8 |
|  | S8 PART MARKING |
|  | 1191 |

## 

| SYMBOL | PARAMETER |  | CONDITIONS | LT1191M/C |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | UNITS |
| $\mathrm{V}_{0}$ | Input Offset Voltage |  |  |  |  | 1.0 | 5.0 | mV |
| Ios | Input Offset Current |  |  |  | 0.2 | 1.7 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  |  | $\pm 0.5$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage |  | $\mathrm{f}_{0}=10 \mathrm{kHz}$ |  | 25 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{in}_{n}$ | Input Noise Current |  | $\mathrm{f}_{0}=10 \mathrm{kHz}$ |  | 4.0 |  | $\mathrm{pA} \sqrt{\mathrm{Hz}}$ |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance | Differential Mode |  |  | 70 |  | k $\Omega$ |
|  |  | Common Mode |  |  | 5.0 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | $A_{V}=+1$ |  | 2.0 |  | pF |
|  | Input Voltage Range |  | (Note 2) | -2.5 |  | +3.5 | V |
| CMRR | Common Mode Rejection Ratio |  | $\mathrm{V}_{\mathrm{CM}}=-2.5 \mathrm{~V}$ to +3.5 V | 60 | 75 |  | dB |
| PSRR | Power Supply Rejection Ratio |  | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 8.0 \mathrm{~V}$ | 60 | 75 |  | dB |
| AVOL | Large Signal Voltage Gain |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{V}_{0}= \pm 3.0 \mathrm{~V}$ | 20 | 45 |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{0}= \pm 3.0 \mathrm{~V}$ | 6.0 | 12 |  |  |
|  |  |  | $\mathrm{V}_{S}= \pm 8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{0}= \pm 5 \mathrm{~V}$ | 9.0 | 17 |  |  |
| $V_{\text {OUT }}$ | Output Voltage Swing |  | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\pm 3.7$ | $\pm 4.0$ |  | V |
|  |  |  | $\mathrm{V}_{S}= \pm 8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\pm 6.7$ | $\pm 7.0$ |  |  |
| SR | Slew Rate |  | $A_{V}=-2, \mathrm{~B}_{\mathrm{L}}=1 \mathrm{k}$, (Note 3, 8) | 325 | 450 |  | V/us |
| FPBW | Full Power Bandwidth |  | $\mathrm{V}_{0}=6 \mathrm{Vp}$-p, (Note 4) | 17.2 | 23.9 |  | MHz |
| GBW | Gain Bandwidth Product |  |  |  | 90 |  | MHz |
| $\mathrm{t}_{\mathrm{r} 1}, \mathrm{t}_{\text {f1 }}$ | Rise Time, Fall Time |  | $A_{V}=+50, V_{0}= \pm 1.5 \mathrm{~V}, 20 \%$ to $80 \%$, (Note 8) | 100 | 130 | 160 | ns |
| $\mathrm{t}_{\mathrm{r} 2}, \mathrm{t}_{\mathrm{t} 2}$ | Rise Time, Fall Time |  | $A_{V}=+1, V_{0}= \pm 125 \mathrm{mV}, 10 \%$ to $90 \%$ |  | 1.25 |  | ns |
| tPD | Propagation Delay |  | $A_{V}=+1, V_{0}= \pm 125 \mathrm{mV}, 50 \%$ to $50 \%$ |  | 2.2 |  | ns |
|  | Overshoot |  | $A_{V}=+1, V_{0}= \pm 125 \mathrm{mV}$ |  | 25 |  | \% |
| $\mathrm{t}_{\text {s }}$ | Settling Time |  | 3 V Step, 0.1\%, (Note 5) |  | 110 |  | ns |
| Diff AV | Differential Gain |  | $R_{L}=150 \Omega, A_{V}=+2$, (Note 6) |  | 0.15 |  | \% |
| Diff Ph | Differential Phase |  | $R_{L}=150 \Omega, A_{V}=+2$, (Note 6) |  | 0.09 |  | Deg. p-p |

ELECTRICAL CARRFCTERISTICS $V_{S}= \pm 5 V, T_{A}=25^{\circ} C, C_{L} \leq 10 p F$, pin 5 open circuit unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1191M/C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| Is | Supply Current |  |  | 32 | 38 | mA |
|  | Shutdown Supply Current | Pin 5 at $\mathrm{V}^{-}$ |  | 1.3 | 2.0 | mA |
| $\underline{\mathrm{I}_{S / D}}$ | Shutdown Pin Current | Pin 5 at $\mathrm{V}^{-}$ |  | 20 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {on }}$ | Turn On Time | Pin 5 from $\mathrm{V}^{-}$to Ground, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ |  | 100 |  | ns |
| $\mathrm{t}_{\text {fff }}$ | Turn Off Time | Pin 5 from Ground to $\mathrm{V}^{-}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ |  | 400 |  | ns |

## ELECRICAL CHPRACTERISTICS

$V_{S^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=\mathbf{0 V}, \mathrm{V}_{\mathrm{CM}}=+2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, pin 5 open circuit unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | $\begin{array}{c}\text { LT1191M/C } \\ \text { TYP }\end{array}$ |  | MAX |
| :--- | :--- | :--- | ---: | ---: | ---: |$)$ UNITS

ELECTRICAL CHARACTERISTICS $V_{S}= \pm 5 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 125^{\circ} \mathrm{C}$, pin 5 open circuit unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1191M |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | UNITS |
| $V_{0 S}$ | Input Offset Voltage |  | $\bullet$ |  | 2.0 | 8.0 | mV |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Input $\mathrm{V}_{\text {OS }}$ Drift |  | $\bullet$ |  | 8.0 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.2 | 2.0 | $\mu \mathrm{A}$ |
| IB | Input Bias Current |  | $\bullet$ |  | $\pm 0.5$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=-2.5 \mathrm{~V}$ to +3.5 V | $\bullet$ | 55 | 70 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 5.0 \mathrm{~V}$ | $\bullet$ | 55 | 70 |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{V}_{0}= \pm 3.0 \mathrm{~V}$ | $\bullet$ | 16 | 32 |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  | $\mathrm{R}_{\mathrm{L}}=100, \mathrm{~V}_{0}= \pm 3.0 \mathrm{~V}$ | $\bullet$ | 2.0 | 5.0 |  |  |
| V OUT | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ | $\pm 3.7$ | $\pm 3.9$ |  | V |
| Is | Supply Current |  | $\bullet$ |  | 32 | 38 | mA |
|  | Shutdown Supply Current | Pin 5 at $\mathrm{V}^{-}$, (Note 7) | $\bullet$ |  | 1.5 | 2.5 | mA |
| $\mathrm{I}_{\text {S/D }}$ | Shutdown Pin Current | Pin 5 at $\mathrm{V}^{-}$ | $\bullet$ |  | 20 |  | $\mu \mathrm{A}$ |

ELECTRICAL CMPRPCTERISTMS $V_{S}= \pm 5 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, pin 5 open circuit unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1191C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | $\bullet$ |  | 2.0 | 6.0 | mV |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Input $\mathrm{V}_{0 S}$ Drift |  | $\bullet$ |  | 8.0 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current |  | $\bullet$ |  | 0.2 | 1.7 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | $\bullet$ |  | $\pm 0.5$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| CMRR | Common Mode Rejection Ratio | $V_{C M}=-2.5 \mathrm{~V}$ to +3.5 V | $\bullet$ | 58 | 70 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 5.0 \mathrm{~V}$ | $\bullet$ | 58 | 70 |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{V}_{0}= \pm 3.0 \mathrm{~V}$ | $\bullet$ | 20 | 40 |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  | $R_{L}=100, V_{0}= \pm 3.0 \mathrm{~V}$ | $\bullet$ | 5.0 | 9.0 |  |  |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ | $\pm 3.7$ | $\pm 3.9$ |  | V |
| Is | Supply Current |  | $\bullet$ |  | 32 | 38 | mA |
|  | Shutdown Supply Current | Pin 5 at $\mathrm{V}^{-}$, (Note 7) | $\bullet$ |  | 1.4 | 2.1 | mA |
| $\underline{I_{S / D}}$ | Shutdown Pin Current | Pin 5 at $\mathrm{V}^{-}$ | $\bullet$ |  | 20 |  | $\mu \mathrm{A}$ |

The denotes the specifications which apply over the full operating temperature range.
Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.
Note 2: Exceeding the input common mode range may cause the output to invert.
Note 3: Slew rate is measured between $\pm 1 \mathrm{~V}$ on the output, with $\mathrm{a} \pm 1.5 \mathrm{~V}$ input step.
Note 4: Full power bandwidth is calculated from the slew rate measurement: $F P B W=S R / 2 \pi V$.

Note 5: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985. $A_{V}=-1, R_{L}=1 \mathrm{k}$.

Note 6: NTSC ( 3.58 MHz ). For $R_{L}=1 k$, Diff $A_{V}=0.07 \%$, Diff $\mathrm{Ph}=0.02^{\circ}$.
Note 7: See Applications section for shutdown at elevated temperatures. Do not operate the shutdown above $\mathrm{T}_{\mathrm{J}}>125^{\circ} \mathrm{C}$.
Note 8: AC parameters are 100\% tested on the ceramic and plastic DIP packaged parts ( J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).

Optional Offset Nulling Circuit


INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER $A \pm 100 \mathrm{mV}$ RANGE WITH A $1 \mathrm{k} \Omega$ TO 10k $\Omega$ POTENTIOMETER.

## TYPICAL PGRFORMANCE CHARACTERISTICS



LT1191•TPC01

Equivalent Input Noise Voltage vs Frequency


LT1191•TPC04


Equivalent Input Noise Current vs


LT1191.TPCOS




Open Loop Voltage Gain vs


## TYPICAL PERFORMANCE CHARACTERISTICS



Unity Gain Frequency and Phase Margin vs Temperature


LT1191•TPC12


Common Mode Rejection Ratio vs Frequency


LT1191.TPC14


Power Supply Rejection Ratio vs Frequency


Output Voltage Swing vs
Load Resistance


## TYPICAL PGRFORMANCE CHARACTERISTICS



Output Voltage Step vs
Settling Time, $A_{\mathbf{V}}=\mathbf{- 1}$


Output Voltage Step vs
Settling Time, $\mathbf{A}_{\mathbf{V}}=+1$


Large Signal Transient Response

$A_{V}=+1, C_{L}=10 p F$ SCOPE PROBE

Output Overload

$A_{V}=-1, V_{I N}=12 V_{p-p}$

Small Signal Transient Response

$A_{V}=+1$, SMALL SIGNAL RISE TIME, WITH FET PROBES

## APPLICATIONS INFORMATION

## Power Supply Bypassing

The LT1191 is quite tolerant of power supply bypassing. In some applications a $0.1 \mu \mathrm{~F}$ ceramic disc capacitor placed $1 / 2$ inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$.

No Supply Bypass Capacitors

$A_{V}=-1$, IN DEMO BOARD, $R_{L}=1 k \Omega$
LT1191 - TA04
Supply bypassing can also affect the response in the frequency domain. It is possible to see a slight rise in the frequency response at 130 MHz depending on the gain configuration, supply bypass, inductance in the supply leads, and printed circuit board layout. This can be further minimized by not using a socket.

Closed Loop Voltage Gain vs Frequency


In most applications, and those requiring good settling time, it is important to use multiple bypass capacitors. A $0.1 \mu \mathrm{~F}$ ceramic disc in parallel with a $4.7 \mu \mathrm{~F}$ tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at $1 \mathrm{~V} / \mathrm{div}$, when amplified to $1 \mathrm{mV} / \mathrm{div}$ the settling time to 2 mV is $2.61 \mu \mathrm{~s}$ for the $0.1 \mu \mathrm{~F}$ bypass; the time drops to 143 ns with multiple bypass capacitors.

## Settling Time Poor Bypass



Settling Time Good Bypass


## APPLICATIONS InFORMATION

## Cable Terminations

The LT1191 operational amplifier has been optimized as a low cost video cable driver. The $\pm 50 \mathrm{~mA}$ guaranteed output current enables the LT1191 to easily deliver 7.5Vp-p into $100 \Omega$, while operating on $\pm 5 \mathrm{~V}$ supplies, or 2.6 Vp -p on a single 5 V supply.
When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end ( $75 \Omega$ to ground) to absorb unwanted energy. The best performance can be obtained by double termination ( $75 \Omega$ in series with the output of the amplifier, and $75 \Omega$ to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2 , or 6 dB . This can be compensated for by taking a gain of 2 , or 6 dB in the amplifier. The cable driver has a -3 dB bandwidth of 100 MHz while driving the $150 \Omega$ load. Note the response can be improved by lowering the impedance of the feedback elements.

## Double Terminated Cable Driver



Cable Driver Voltage Gain vs Frequency


## Using the Shutdown Feature

The LT1191 has a unique feature that allows the amplifier to be shutdown for conserving power, or for multiplexing several amplifiers onto a common cable. The amplifier will shutdown by taking pin 5 to $\mathrm{V}^{-}$. In shutdown, the amplifier dissipates 15 mW while maintaining a true high impedance output state of $15 \mathrm{k} \Omega$ in parallel with the feedback resistors. The amplifiers must be used in a non-inverting configuration for MUX applications. In inverting configurations the input signal is fed to the output through the feedback components. The following scope photos show that with very high $R_{L}$, the output is truly high impedance; the output slowly decays toward ground. Additionally, when the output is loaded with as little as $1 \mathrm{k} \Omega$ the amplifier shuts off in 400 ns . This shutoff can be under the control of HC CMOS operating between OV and -5 V .


## APPLICATIONS INFORMATION

The ability to maintain shutoff is shown on the curve Shutdown Supply Current vs Temperature in the Typical Performance Characteristics section. At very high elevated temperatures it is important to hold the shutdown pin close to the negative supply to keep the supply current from increasing.

## Murphy Circuits

There are several precautions the user should take when using the LT1191 in order to realize its full capability. Although the LT1191 can drive a 30 pF load, isolating the capacitance with $10 \Omega$ can be helpful. Precautions primarily have to do with driving large capacitive loads.

Other precautions include:

1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
2. Do not use high source impedances. The input capacitance of $2 p \mathrm{~F}$, and $\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega$ for instance, will give an $8 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth.
3. PC board socket may reduce stability.
4. A feedback resistor of $1 \mathrm{k} \Omega$ or lower reduces the effects of stray capacitance at the inverting input. (For instance, closed loop gain of +2 can use $R_{F B}=300 \Omega$ and $R_{G}=300 \Omega$.)

Driving Capacitive Load

$A_{V}=-1$, IN DEMO BOARD, $C_{L}=30 \mathrm{pF}$ WITH
$10 \Omega$ ISOLATING RESISTOR LT1191•TA12

## Murphy Circuits



## sImplified schematic



## features

- Gain Bandwidth Product, $A_{V}=+5$
- Slew Rate
- Low Cost
- Output Current
- Settling Time
- Differential Gain Error
- Differential Phase Error
- High Open Loop Gain
- Single Supply +5 V Operation
- Output Shutdown


## APPLICATIONS

- Video Cable Drivers
- Video Signal Processing
- Photo-Diode Amplifier
- Pulse Amplifiers
- D/A Current to Voltage Conversion


## DESCRIPTIO

350 MHz
450V/ $\mu \mathrm{s}$
$\pm 50 \mathrm{~mA}$
90 ns to $0.1 \%$
$0.1 \%\left(R_{L}=1 \mathrm{k} \Omega\right)$
$0.01^{\circ}\left(R_{L}=1 \mathrm{k} \Omega\right)$
$125 \mathrm{~V} / \mathrm{mV}$ Min loop gain of 5 or greater.

The LT1192 is a video operational amplifier optimized for operation on $\pm 5 \mathrm{~V}$, and a single +5 V supply. Unlike many high speed amplifiers, this amplifier features high open loop gain, over 100 dB , and the ability to drive heavy loads to a full power bandwidth of 20 MHz at $7 \mathrm{Vp}-\mathrm{p}$. In addition to its very fast slew rate, the LT1192 has a high gain bandwidth of 350 MHz , and is compensated for a closed

Because the LT1192 is a true operational amplifier, it is an ideal choice for wideband signal conditioning, active filters, and applications requiring speed, accuracy, and low cost.

The LT1192 is available in 8-pin miniDIPs and S0 packages with standard pinouts. The normally unused pin 5 is used for a shutdown feature that shuts off the output and reduces power dissipation to a mere 15 mW .

Double Terminated Cable Driver


Inverter Pulse Response

$A_{V}=-5, C_{L}=10 \mathrm{PF}$ SCOPE PROBE

## ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) .............................. 18 V
Differential Input Voltage ....................................... $\pm 6 \mathrm{~V}$
Input Voltage ........................................................ $\pm \mathrm{V}_{\mathrm{S}}$
Output Short Circuit Duration (Note 1) .........Continuous Operating Junction Temperature Range

LT1192M $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
LT1192C $0^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Max. Junction Temperature $\qquad$ See Pkg. Descriptions Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

| J8 PACKAGE 8-LEAD HERMETIC DIP 8-LEAD PLASTIC DIP | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1192MJ8 <br> LT1192CJ8 <br> LT1192CN8 <br> LT1192CS8 |
|  | S8 PART MARKING |
|  | 1192 |

## ELECTRICAL CHARACTERISTICS $v_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, pin 5 open circuit unless otherwise noted.

| SYMBOL | PARAMETER |  | CONDITIONS | LT1192M/C |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | UNITS |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage |  |  |  |  | 0.2 | 2.5 | mV |
| Ios | Input Offset Current |  |  |  | 0.2 | 1.7 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  |  | $\pm 0.5$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage |  | $\mathrm{f}_{0}=10 \mathrm{kHz}$ |  | 9.0 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $i_{n}$ | Input Noise Current |  | $\mathrm{f}_{0}=10 \mathrm{kHz}$ |  | 4.0 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | Differential Mode |  |  | 16 |  | k $\Omega$ |
|  |  | Common Mode |  |  | 5.0 |  | $\mathrm{M} \Omega$ |
| $\mathrm{ClN}^{\text {IN }}$ | Input Capacitance |  | $A_{V}=+10$ |  | 1.8 |  | pF |
|  | Input Voltage Range |  | (Note 2) | -2.5 |  | +3.5 | V |
| CMRR | Common Mode Rejection Ratio |  | $\mathrm{V}_{\mathrm{CM}}=-2.5 \mathrm{~V}$ to +3.5 V | 70 | 85 |  | dB |
| PSRR | Power Supply Rejection Ratio |  | $V_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 8.0 \mathrm{~V}$ | 70 | 85 |  | dB |
| Avol | Large Signal Voltage Gain |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{V}_{0}= \pm 3.0 \mathrm{~V}$ | 100 | 180 |  | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{0}= \pm 3.0 \mathrm{~V}$ | 16 | 35 |  |  |
|  |  |  | $V_{S}= \pm 8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{0}= \pm 5 \mathrm{~V}$ | 20 | 60 |  |  |
| $V_{\text {OUT }}$ | Output Voltage Swing |  | $V_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\pm 3.7$ | $\pm 4.0$ |  | v |
|  |  |  | $\mathrm{V}_{S}= \pm 8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\pm 6.7$ | $\pm 7.0$ |  |  |
| SR | Slew Rate |  | $A_{V}=-10, R_{L}=1 \mathrm{k},($ Note 3, 8) | 325 | 450 |  | V/ $/ \mathrm{s}$ |
| FPBW | Full Power Bandwidth |  | $\mathrm{V}_{0}=6 \mathrm{Vp}-\mathrm{p}$, (Note 4) | 17.2 | 23.9 |  | MHz |
| GBW | Gain Bandwidth Product |  |  |  | 350 |  | MHz |
| $\mathrm{t}_{11}, \mathrm{t}_{\text {f1 }}$ | Rise Time, Fall Time |  | $A_{V}=+50, \mathrm{~V}_{0}= \pm 1.5 \mathrm{~V}, 20 \%$ to $80 \%$, (Note 8) | 23 | 35 | 50 | ns |
| $\mathrm{t}_{12}, \mathrm{t}_{\mathrm{f} 2}$ | Rise Time, Fall Time |  | $A_{V}=+5, V_{0}= \pm 125 \mathrm{mV}, 10 \%$ to $90 \%$ |  | 2.7 |  | ns |
| tPD | Propagation Delay |  | $A_{V}=+5, V_{0}= \pm 125 \mathrm{mV}, 50 \%$ to $50 \%$ |  | 3.5 |  | ns |
|  | Overshoot |  | $A_{V}=+5, V_{0}= \pm 125 \mathrm{mV}$ |  | 50 |  | \% |
| $\mathrm{t}_{\text {s }}$ | Settling Time |  | 3 V Step, 0.1\%, (Note 5) |  | 90 |  | ns |
| Diff Av | Differential Gain |  | $R_{L}=150 \Omega, A_{V}=+10$, (Note 6) |  | 0.23 |  | \% |
| Diff Ph | Differential Phase |  | $R_{L}=150 \Omega, A_{V}=+10$, (Note 6) |  | 0.15 |  | Deg. p-p |

ELECTRCPL CHARACTERISTICS $V_{S}= \pm 5 V, T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, pin 5 open circuit unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | LT1192M/C <br> TYP |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{I}_{\mathrm{S}}$ | Supply Current |  | 32 | 38 |
|  | Shutdown Supply Current | Pin 5 at $\mathrm{V}^{-}$ | 1.3 | 2.0 |
| $\mathrm{I}_{S / D}$ | Shutdown Pin Current | Pin 5 at $\mathrm{V}^{-}$ | 20 | 50 |
| $\mathrm{t}_{\text {on }}$ | Turn On Time | Pin 5 from $\mathrm{V}^{-}$to Ground, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | mA |  |
| $\mathrm{t}_{\text {off }}$ | Turn Off Time | Pin 5 from Ground to $\mathrm{V}^{-}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | 100 | mA |

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=+2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, pin 5 open circuit unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | $\begin{array}{c}\text { LT1192M/C } \\ \text { TYP }\end{array}$ |  | MAX |
| :--- | :--- | :--- | :--- | :--- | :---: |$)$ UNITS

ELECTRICPL CHPRPCTERISTCS $V_{S}= \pm 5 V,-55^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 125^{\circ} \mathrm{C}$, pin 5 open circuit unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | $\begin{array}{c}\text { LT1192M } \\ \text { TYP }\end{array}$ |  | MAX |
| :--- | :--- | :--- | :--- | :--- | :---: |$)$ UNITS

ELECTRICAL CHARFCTERISTICS $V_{S}= \pm 5 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, pin 5 open circuit unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | $\begin{array}{c}\text { LT1192C } \\ \text { TYP }\end{array}$ |  | MAX |
| :--- | :--- | :--- | :--- | :--- | ---: |$)$ UNITS

The denotes the specifications which apply over the full operating temperature range.
Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.
Note 2: Exceeding the input common mode range may cause the output to invert.
Note 3: Slew rate is measured between $\pm 1 \mathrm{~V}$ on the output, with $\mathrm{a} \pm 0.3 \mathrm{~V}$ input step.
Note 4: Full power bandwidth is calculated from the slew rate measurement: $F P B W=S R / 2 \pi V$. .

Note 5: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985. $A_{V}=-5, R_{L}=1 k$.

Note 6: NTSC (3.58MHz). For $R_{L}=1 k$, Diff $A_{V}=0.1 \%$, Diff $P h=0.01^{\circ}$. Diff $A_{V}$ and Diff Ph can be reduced for $A_{V}<10$.
Note 7: See Applications section for shutdown at elevated temperatures. Do not operate the shutdown above $\mathrm{T}_{\mathrm{J}}>125^{\circ} \mathrm{C}$.
Note 8: AC parameters are $100 \%$ tested on the ceramic and plastic DIP packaged parts ( $J$ and $N$ suffix) and are sample tested on every lot of the SO packaged parts (S suffix).

## Optional Offset Nulling Circuit



INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER A $\pm 20 \mathrm{mV}$ RANGE WITH A $1 \mathrm{k} \Omega$ TO $10 \mathrm{k} \Omega$ POTENTIOMETER.

## TYPICAL PERFORMANCE CHARACTERISTICS




LT192.TPC04


LT1192.TPCO2

Equivalent Input Noise Current vs




LT1192.TPCO3


## TYPICAL PERFORMARCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



Large Signal Transient Response

$A_{V}=+5, C_{L}=10 \mathrm{pF}$ SCOPE PROBE

Output Voltage Step vs
Settling Time, $A_{V}=-5$


Output Voltage Step vs
Settling Time, $A_{V}=+5$


Output Overload

$A_{V}=+10, V_{I N}=1.2 V_{p-p}$

Small Signal Transient Response

|  |  |  | 雨 |  | 2.1 | $\pi^{n 7}$ | $\overline{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  | $+1$ |  |  | + + + | $4+4$ | $4+$ |
|  | 1 |  | $\ddagger$ |  |  |  |  |
|  |  |  | $\bar{f}$ |  |  |  |  |
|  | 10040 | \% 20 m | $\ddagger$ | 5ns |  |  |  |

$A_{V}=+5$ SMALL SIGNAL RISE TIME, WITH FET PROBES

## APPLICATIONS IMFORMATION

## Power Supply Bypassing

The LT1192 is quite tolerant of power supply bypassing. In some applications a $0.1 \mu \mathrm{~F}$ ceramic disc capacitor placed $1 / 2$ inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $R_{L}=1 k \Omega$.

No Supply Bypass Capacitors

$A_{V}=-5$, IN DEMO BOARD, $R_{L}=1 \mathrm{k} \Omega$

In most applications, and those requiring good settling time, it is important to use multiple bypass capacitors. A $0.1 \mu \mathrm{~F}$ ceramic disc in parallel with a $4.7 \mu \mathrm{~F}$ tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at $1 \mathrm{~V} / \mathrm{div}$, when amplified to $1 \mathrm{mV} /$ div the settling time to 1 mV is $4.132 \mu \mathrm{~s}$ for the $0.1 \mu \mathrm{~F}$ bypass; the time drops to 140 ns with multiple bypass capacitors.

Settling Time Poor Bypass


SETTLING TIME TO $1 \mathrm{mV}, \mathrm{A}_{\mathrm{V}}=-1$ SUPPLY BYPASS CAPACITORS $=0.1 \mu \mathrm{~F}$

Settling Time Good Bypass


SETTLING TIME TO $1 \mathrm{mV}, A_{V}=-1$ SUPPLY BYPASS CAPACITORS $=0.1 \mu \mathrm{~F}+4.7 \mu \mathrm{~F}$ TANTALUM

## Cable Terminations

The LT1192 operational amplifier has been optimized as a low cost video cable driver. The $\pm 50 \mathrm{~mA}$ guaranteed output current enables the LT1192 to easily deliver 7.5Vp-p into $100 \Omega$, while operating on $\pm 5 \mathrm{~V}$ supplies, or $2.6 \mathrm{Vp}-\mathrm{p}$ on a single 5 V supply.

## Double Terminated Cable Driver



Cable Driver Voltage Gain vs Frequency


When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With

## APPLICATIONS INFORMATION

single termination, the cable must be terminated at the receiving end ( $75 \Omega$ to ground) to absorb unwanted energy. The best performance can be obtained by double termination ( $75 \Omega$ in series with the output of the amplifier, and $75 \Omega$ to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2 , or 6 dB . For a cable driver with a gain of +5 ( 0 p amp gain of +10 ) the -3 dB bandwidth is 56 MHz with only 0.25 dB of peaking.

## Using the Shutdown Feature

The LT1192 has a unique feature that allows the amplifier to be shutdown for conserving power, or for multiplexing several amplifiers onto a common cable. The amplifier will shutdown by taking pin 5 to $\mathrm{V}^{-}$. In shutdown, the amplifier dissipates 15 mW while maintaining a true high impedance output state of $15 \mathrm{k} \Omega$ in parallel with the feedback resistors. The amplifiers must be used in a non-inverting configuration for MUX applications. In inverting configurations the input signal is fed to the output through the feedback components. When the output is loaded with as little as $1 \mathrm{k} \Omega$ from the amplifier's feedback resistors, the amplifier shuts off in 400 ns . This shutoff can be under the control of HC CMOS operating between 0 V and -5 V .


1MHz SINE WAVE GATED OFF WITH SHUTDOWN PIN, $A_{V}=+10, R_{L}=1 k$

The ability to maintain shutoff is shown on the curve Shutdown Supply Current vs Temperature in the Typical

Performance Characteristics section. At very high elevated temperatures it is important to hold the shutdown pin close to the negative supply to keep the supply current from increasing.

## Operating with Low Closed Loop Gains

When using de-compensated amplifiers it should be realized that peaking in the frequency domain, and overshoot and ringing in the time domain occur as closed loop gain is lowered. The LT1192 is stable to a closed loop gain of +5 , however, peaking and ringing can be minimized by increasing the closed loop gain. For instance, the LT1192 peaks +5 dB when used in a gain of +5 , but peaks by less than 0.5 dB for a closed loop gain of +10 . Likewise, the overshoot drops from $50 \%$ to $4 \%$ for gains of +10 .

Small Signal Transient Response

$A_{V}=+10$ SMALL SIGNAL RISE TIME, WITH FET PROBES
LT1192.taOg
Closed Loop Voltage Gain vs Frequency


## APPLICATIONS INFORMATION

## Murphy Circuits

There are several precautions the user should take when using the LT1192 in order to realize its full capability. Although the LT1192 can drive a 50pF load, isolating the capacitance with $20 \Omega$ can be helpful. Precautions primarily have to do with driving large capacitive loads.

Other precautions include:

1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
2. Do not use high source impedances. The input capacitance of 2 pF , and $\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega$ for instance, will give an $8 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth.
3. PC board socket may reduce stability.
4. A feedback resistor of $1 \mathrm{k} \Omega$ or lower reduces the effects of stray capacitance at the inverting input.

## Murphy Circuits



An Unterminated Cable Is a Large Capacitive Load


A Scope Probe on the Inverting Input Reduces Phase Margin

## APPLICATIONS INFORMATION

Driving Capacitive Load

$A_{V}=-5$, IN DEMO BOARD, $C_{L}=50 \mathrm{pF}$
LT1 192• TA11

Driving Capacitive Load

$\mathrm{A}_{\mathrm{V}}=-5$, IN DEMO BOARD, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ WITH $20 \Omega$ ISOLATING RESISTOR

## SIMPLIFIED SCHEMATIC



* SUBSTRATE DIODE, DO NOT FORWARD BIAS


## feATURES

- Differential or Single-Ended Gain Block (Adjustable)
- -3 dB Bandwidth, $\mathrm{A}_{V}= \pm 2$

80 MHz

- Slew Rate
$500 \mathrm{~V} / \mu \mathrm{s}$
- Low Cost
- Output Current
- Settling Time
- CMRR @ 10MHz
- Differential Gain Error
- Differential Phase Error
- Single +5 V Operation
- Drives Cables Directly
- Output Shutdown


## APPLICATIONS

- Line Receivers
- Video Signal Processing
- Cable Drivers
- Oscillators
- Tape and Disc Drive Systems


## DESCRIPTIOn

The LT1193 is a video difference amplifier optimized for operation on $\pm 5 \mathrm{~V}$, and a single +5 V supply. This versatile amplifier features uncommitted high input impedance (+) and ( - ) inputs, and can be used in differential or singleended configurations. Additionally, a second set of inputs give gain adjustment and DC control to the differential amplifier.

The LT1193's high slew rate, $500 \mathrm{~V} / \mu \mathrm{s}$, wide bandwidth, 80 MHz , and $\pm 50 \mathrm{~mA}$ output current, make it ideal for driving cables directly. The shutdown feature reduces the power dissipation to a mere 15 mW , and allows multiple amplifiers to drive the same cable.
The LT1193 is available in 8-pin miniDIPs and SO packages.

Cable Sense Amplifier for Loop Through Connections with DC Adjust


Recovered Signal from Common Mode Noise


## ABSOLUTG maxImUM RATInGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) .............................. 18 V
Differential Input Voltage ....................................... $\pm 6 \mathrm{~V}$
Input Voltage ........................................................ $\pm V_{S}$
Output Short Circuit Duration (Note 1) .........Continuous
Operating Junction Temperature Range
LT1193M $\qquad$ $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
LT1193C $\qquad$ $.0^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Max. Junction Temperature .........See Pkg. Descriptions Storage Temperature Range $\qquad$ $.65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) ................ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1193MJ8 <br> LT1193CJ8 <br> LT1193CN8 <br> LT1193CS8 |
|  | S8 PART MARKING |
|  | 1193 |

ELECTRICAL CHARACTERISTICS
$V_{S}= \pm 5 V, V_{\text {REF }}=0 V, R_{\text {FB1 }}=900 \Omega$ from pins 6 to $8, R_{F B 2}=100 \Omega$ from pin 8 to ground, $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{FB} 1}+\mathrm{R}_{\mathrm{FB2}}=1 \mathrm{k}$ (Note 2), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, pin 5 open circuit, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1193M/C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | Both Inputs, (Note 3) |  | 2.0 | 12.0 | mV |
| Ios | Input Offset Current | Either Input |  | 0.2 | 3.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | Either Input |  | $\pm 0.5$ | $\pm 3.5$ | $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | $\mathrm{f}_{0}=10 \mathrm{kHz}$ |  | 50 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{i}_{n}$ | Input Noise Current | $\mathrm{f}_{0}=10 \mathrm{kHz}$ |  | 4.0 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | Either Input |  | 100 |  | $\mathrm{k} \Omega$ |
| $\mathrm{CiN}^{\text {In }}$ | Input Capacitance | Either Input |  | 2.0 |  | pF |
| VIN LIM | Input Voltage Limit | (Note 4) |  | 1.3 |  | V |
|  | Input Voltage Range |  | -2.5 |  | +3.5 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=-2.5 \mathrm{~V}$ to +3.5 V | 60 | 75 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ | 60 | 75 |  | dB |
| $V_{\text {OUT }}$ | Output Voltage Swing | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\pm 3.8$ | $\pm 4.0$ |  | V |
|  |  | $\mathrm{V}_{S}= \pm 8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\pm 6.8$ | $\pm 7.0$ |  |  |
|  |  | $V_{S}= \pm 8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | 6.4 | 6.6 |  |  |
| $\overline{\mathrm{GE}}$ | Gain Error | $\mathrm{V}_{0}= \pm 3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ |  | 0.1 | 1.0 | \% |
|  |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  | 0.1 | 1.2 |  |
| SR | Slew Rate | $\mathrm{V}_{0}= \pm 2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega$, (Note 5, 10) | 350 | 500 |  | V/us |
| FPBW | Full Power Bandwidth | $\mathrm{V}_{0}=6 \mathrm{Vp}$-p, (Note 6) | 18.5 | 26.5 |  | MHz |
| BW | Small Signal Bandwidth |  |  | 9.0 |  | MHz |
| $\mathrm{tr}_{\mathrm{r}, \mathrm{t}_{\mathrm{f}}}$ | Rise Time, Fall Time | $\mathrm{A}_{\mathrm{V}}=+50, \mathrm{~V}_{0}= \pm 1.5 \mathrm{~V}, 20 \%$ to $80 \%$ (Note 10) | 110 | 160 | 210 | ns |
| ${ }_{\text {tPD }}$ | Propagation Delay | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{V}_{0}= \pm 125 \mathrm{mV}, 50 \%$ to $50 \%$ |  | 15 |  | ns |
|  | Overshoot | $\mathrm{V}_{0}= \pm 50 \mathrm{mV}$ |  | 0 |  | \% |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 3V Step, 0.1\%, (Note 7) |  | 180 |  | ns |
| Diff $A_{V}$ | Differential Gain | $R_{L}=150 \Omega, A_{V}=+2$, (Note 8) |  | 0.2 |  | \% |
| Diff Ph | Differential Phase | $\mathrm{R}_{L}=150 \Omega, A_{V}=+2$, (Note 8) |  | 0.08 |  | Deg. p-p |
| Is | Supply Current |  |  | 35 | 43 | mA |
|  | Shutdown Supply Current | Pin 5 at $\mathrm{V}^{-}$ |  | 1.3 | 2.0 | mA |

ELECTRICAL CHARACTERISTICS
$V_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\mathrm{OV}, \mathrm{R}_{\mathrm{FB} 1}=900 \Omega$ from pins 6 to $8, \mathrm{R}_{\mathrm{FB2}}=100 \Omega$ from pin 8
to ground, $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{FB} 1}+\mathrm{R}_{\mathrm{FB} 2}=1 \mathrm{k}$ (Note 2), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, pin 5 open circuit, unless otherwise noted.
$\left.\begin{array}{l|l|l|c|c}\hline \text { SYMBOL } & \text { PARAMETER } & \text { CONDITIONS } & \text { MIN } \begin{array}{c}\text { LT1193M/C } \\ \text { TYP }\end{array} & \text { MAX }\end{array}\right]$ UNITS

ELECTRICALCHARACTERISTACS $V_{S^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{FB} 1}=900 \Omega$ from pins 6 to 8 , $\mathrm{R}_{\mathrm{FB} 2}=$
$100 \Omega$ from pin 8 to $V_{R E F}, R_{L}=R_{F B 1}+R_{F B 2}=1 \mathrm{k}$ (Note 2), $T_{A}=25^{\circ} C, C_{L} \leq 10 p F$, pin 5 open circuit, unless otherwise noted.

| SYMBOL | PARAMETER | LT1193M/C <br> TYP |  | MAX | UNITS |
| :--- | :--- | :--- | ---: | :--- | :---: |

ELETRICFL CHARFCTERISTICS $V_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{FB} 1}=900 \Omega$ from pins 6 to $8, \mathrm{R}_{\mathrm{FB} 2}=100 \Omega$ from pin 8 to ground, $R_{L}=R_{F B 2}=1 \mathrm{k}$ (Note 2), $T_{A}=-55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C}, C_{L} \leq 10 \mathrm{pF}$, pin 5 open circuit, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1193M |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | UNITS |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  | $\bullet$ |  | 2.0 | 16 | mV |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Input $\mathrm{V}_{0 S}$ Drift |  | $\bullet$ |  | 20 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.8 | 5.0 | $\mu \mathrm{A}$ |
| IB | Input Bias Current |  | $\bullet$ |  | $\pm 1.0$ | $\pm 5.5$ | $\mu \mathrm{A}$ |
|  | Input Voltage Range |  | $\bullet$ | -2.5 |  | +3.5 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=-2.5 \mathrm{~V}$ to +3.5 V | $\bullet$ | 53 | 70 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 5.0 \mathrm{~V}$ | $\bullet$ | 53 | 70 |  | dB |
| V OUT | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ | 3.6 | 4.0 |  | V |
|  |  | $\mathrm{V}_{S}= \pm 8 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\bullet$ | 6.0 | 6.5 |  |  |
| GE | Gain Error | $V_{0}= \pm 3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ |  | 0.2 | 1.2 | \% |
| Is | Supply Current |  | $\bullet$ |  | 35 | 43 | mA |
|  | Shutdown Supply Current | Pin 5 at $\mathrm{V}^{-}$, (Note 9) | $\bullet$ |  | 1.3 | 2.2 | mA |
| $\mathrm{I}_{\mathrm{S} / \mathrm{D}}$ | Shutdown Pin Current | Pin 5 at $\mathrm{V}^{-}$ | $\bullet$ |  | 20 |  | $\mu \mathrm{A}$ |

ELECTRCAL CHARACTERSTICS $V_{S}= \pm 5 V, V_{R E F}=O V, R_{F B 1}=900 \Omega$ from pins 6 to $8, R_{F B 2}=100 \Omega$ from pin 8
to ground, $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{FB} 1}+\mathrm{R}_{\mathrm{FB} 2}=1 \mathrm{k}$ (Note 2), $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, pin 5 open circuit, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1193C |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | UNITS |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage |  | $\bullet$ |  | 2.0 | 14 | mV |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Input $\mathrm{V}_{0 S}$ Drift |  | $\bullet$ |  | 20 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  | $\bullet$ |  | 0.2 | 3.5 | $\mu \mathrm{A}$ |
| IB | Input Bias Current |  | $\bullet$ |  | $\pm 0.5$ | $\pm 4.0$ | $\mu \mathrm{A}$ |
|  | Input Voltage Range |  | $\bullet$ | $-2.5$ |  | +3.5 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=-2.5 \mathrm{~V}$ to +3.5 V | $\bullet$ | 55 | 70 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 5.0 \mathrm{~V}$ | $\bullet$ | 55 | 70 |  | dB |
| $V_{\text {OUT }}$ | Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ | 3.7 | 4.0 |  | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | $\bullet$ | 6.2 | 6.6 |  |  |
| $\mathrm{G}_{\mathrm{E}}$ | Gain Error | $\mathrm{V}_{0}= \pm 3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ |  | 0.2 | 1.2 | \% |
| IS | Supply Current |  | $\bullet$ |  | 35 | 43 | mA |
|  | Shutdown Supply Current | Pin 5 at $\mathrm{V}^{-}$, (Note 9) | $\bullet$ |  | 1.3 | 2.1 | mA |
| IS/D | Shutdown Pin Current | Pin 5 at $\mathrm{V}^{-}$ | $\bullet$ |  | 20 |  | $\mu \mathrm{A}$ |

The denotes the specifications which apply over the full operating temperature range.
Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.
Note 2: When $R_{L}=1 k$ is specified, the load resistor is $R_{F B 1}+R_{F B 2}$, but when $R_{L}=100 \Omega$ is specified, then an additional $100 \Omega$ is added to the output.
Note 3: $V_{O S}$ measured at the output (pin 6) is the contribution from both input pair, and is input referred.
Note 4: $\mathrm{V}_{\text {IN }}$ LIM is the maximum voltage between $-\mathrm{V}_{\text {IN }}$ and $+\mathrm{V}_{\text {IN }}$ (pin 2 and pin 3) for which the output can respond.
Note 5: Slew rate is measured between $\pm 2 \mathrm{~V}$ on the output, with $\mathrm{a} \pm 1 \mathrm{~V}$ input step, $A_{V}=+3$.

Note 6: Full power bandwidth is calculated from the slew rate measurement: FPBW = SR/2 $\pi V$ p.
Note 7: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985.

Note 8: NTSC ( 3.58 MHz ).
Note 9: See Applications section for shutdown at elevated temperatures. Do not operate the shutdown above $\mathrm{T}_{\mathrm{J}}>125^{\circ} \mathrm{C}$.
Note 10: AC parameters are $100 \%$ tested on the ceramic and plastic DIP packaged parts ( J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).

## TYPICAL PGRFORMANCE CHARACTERISTICS



Equivalent Input Noise Voltage vs Frequency



Equivalent Input Noise Current vs Frequency


Common Mode Voltage vs Supply Voltage






## TYPICAL PGRFORMANCE CHARACTERISTICS



Gain Bandwidth Product and Unity Gain Phase Margin vs Temperature


Power Supply Rejection Ratio vs Frequency
 T1193.TPC16

Open Loop Voltage Gain vs Load Resistance


LT1193 - TPG10

Gain Bandwidth Product vs Supply Voltage


Common Mode Rejection Ratio vs
Frequency


LT1193.TPC15

Output Short Circuit Current vs Temperature



## TYPICAL PERFORMANCE CHARACTERISTICS




Output Voltage Step vs
Settling Time, $A_{V}=+2$


Large Signal Transient Response

$A_{V}=+2, R_{L}=150 \Omega, R_{F B}=300 \Omega, R_{G}=300 \Omega$
LT1193- TPC22

Small Signal Transient Response

$A_{V}=-10$, SMALL SIGNAL RISE TIME $=43 \mathrm{~ns}$

Small Signal Transient Response

$A_{V}=+2, R_{F B}=300 \Omega, R_{G}=300 \Omega$, OVERSHOOT $=25 \%$, RISE TIME $=4.7 \mathrm{~ns}$

## APPLICATIONS INFORMATION

The LT1193 is a video difference amplifier which has two uncommitted high input impedance (+) and (-) inputs. The amplifier has one set of inputs which can be used for reference and feedback. Additionally, this set of inputs give gain adjust, and DC control to the differential amplifier. The voltage gain of the LT1193 is set like a conventional operational amplifier. Feedback is applied to pin 8, and it is optimized for gains of 2 or greater. The amplifier can be operated single-ended by connecting either the (+) or (-) inputs to the + /Reference pin 1. The voltage gain is set by the resistors: $\left(R_{F B}+R_{G}\right) / R_{G}$.


The primary usefulness of the LT1193 is in converting high speed differential signals to a single-ended output. The amplifier has common mode rejection beyond 50 MHz , and a full power bandwidth of 40 MHz at $4 \mathrm{Vp}-\mathrm{p}$. Like the single-ended case, the differential voltage gain is set by the external resistors: $\left(R_{F B}+R_{G}\right) / R_{G}$. The maximum input differential signal for which the output will respond is approximately $\pm 1.3 \mathrm{~V}$.

## Power Supply Bypassing

The LT1193 is quite tolerant of power supply bypassing. In some applications a $0.1 \mu \mathrm{~F}$ ceramic disc capacitor placed $1 / 2$ inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$.

No Supply Bypass Capacitors

$A_{V}=+10$, IN DEMO BOARD, $R_{L}=1 \mathrm{k} \Omega$
LT1193. TAOA
In many applications and those requiring good settling time it is important to use multiple bypass capacitors. $\mathrm{A} 0.1 \mu \mathrm{~F}$ ceramic disc in parallel with a $4.7 \mu \mathrm{~F}$ tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at $1 \mathrm{~V} / \mathrm{div}$, when

Settling Time Poor Bypass


SETTLING TIME TO $10 \mathrm{mV}, A_{V}=2$
SUPPLY BYPASS CAPACITORS $=0.1 \mu \mathrm{~F}$

## APPLICATIONS INFORMATION

Settling Time Good Bypass


SETTLING TIME TO $10 \mathrm{mV}, A_{V}=2$
SUPPLY BYPASS CAPACITORS $=0.1 \mu \mathrm{~F}+4.7 \mu \mathrm{~F}$ TANTALUM
amplified to $10 \mathrm{mV} /$ div the settling time to 10 mV is 347 ns for the $0.1 \mu \mathrm{~F}$ bypass; the time drops to 96 ns with multiple bypass capacitors.

## Operating With Low Closed Loop Gains

The LT1193 has been optimized for closed loop gains of 2 or greater; the frequency response illustrates the obtainable closed loop bandwidths. For a closed loop gain of 2 the response peaks about +2 dB . Peaking can be minimized by keeping the feedback elements below $1 \mathrm{k} \Omega$, and can be eliminated by placing a capacitor across the feedback resistor, (feedback zero). This peaking shows up as time domain overshoot of about 40\%. With the feedback capacitor it is eliminated.

Closed Loop Voltage Gain vs Frequency


Closed Loop Voltage Gain vs Frequency


FREQUENCY (Hz)
LT1193. TAOB

Small Signal Transient Response

$A_{V}=+2$, OVERSHOOT $=40 \%, R_{F B}=1 k, R_{G}=1 \mathrm{k}$
LT1193. TAOS

Small Signal Transient Response

$A_{V}=+2$, WITH 8pF FEEDBACK CAPACITOR RISE TIME $=3.75 \mathrm{~ns}$, R $_{F B}=1 \mathrm{k}, \mathrm{R}_{G}=1 \mathrm{k}$

## APPLICATIONS INFORMATION

## Cable Terminations

The LT1193 video difference amplifier has been optimized as a low cost cable driver. The $\pm 50 \mathrm{~mA}$ guaranteed output current enables the LT1193 to easily deliver 7.5Vp-p into $100 \Omega$, while operating on $\pm 5 \mathrm{~V}$ supplies, and gains $>3$. On a single 5 V supply the LT1193 can swing $2.6 \mathrm{~V} p-\mathrm{p}$ for gains $\geq 2$.
When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end ( $75 \Omega$ to ground) to absorb unwanted energy. The best performance can be obtained by double termination ( $75 \Omega$ in series with the output of the amplifier, and $75 \Omega$ to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2 , or 6 dB . The cable driver has a -3 dB bandwidth of 80 MHz while driving a $150 \Omega$ load.

## Double Terminated Cable Driver



Closed Loop Voltage Gain vs Frequency


## Using the Shutdown Feature

The LT1193 has a unique feature that allows the amplifier to be shutdown for conserving power, or for multiplexing several amplifiers onto a common cable. The amplifier will shutdown by taking pin 5 to $\mathrm{V}^{-}$. In shutdown, the amplifier dissipates 15 mW while maintaining a true high impedance output state of $15 \mathrm{k} \Omega$ in parallel with the feedback resistors. The amplifiers may be connected inverting, non-inverting or differential for MUX applications. When the output is loaded with as little as $1 \mathrm{k} \Omega$ from the amplifier's feedback resistors, the amplifier shuts off in 200 ns . This shutoff can be under the control of HC CMOS operating between OV and -5 V .


The ability to maintain shutoff is shown on the curve Shutdown Supply Current vs Temperature in the Typical Performance Characteristics section. At very high elevated temperatures it is important to hold the shutdown pin close to the negative supply to keep the supply current from increasing.

## APPLICATIONS INFORMATION

## Murphy Circuits

There are several precautions the user should take when using the LT1193 in order to realize its full capability. Although the LT1193 can drive a 30pF in gains as low as 2, isolating the capacitance with $10 \Omega$ can be helpful. Precautions primarily have to do with driving large capacitive loads.

Other precautions include:

1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
2. Do not use high source impedances. The input capacitance
of 2 pF , and $\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega$ for instance, will give an $8 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth.
3. PC board socket may reduce stability.
4. A feedback resistor of $1 \mathrm{k} \Omega$ or lower reduces the effects of stray capacitance at the inverting input. (For instance, closed loop gain of $\pm 2$ can use $R_{F B}=300 \Omega$ and $R_{G}=300 \Omega$.)

Driving Capacitive Load

$A_{V}=+2$, IN DEMO BOARD, $C_{L}=30 \mathrm{pF}$
$R_{F B}=1 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=1 \mathrm{k}$

Driving Capacitive Load
$A_{V}=+2$, IN DEMO BOARD, $C_{L}=30 p F$ WITH $10 \Omega$ ISOLATING RESISTOR


WITH,

## Murphy Circuits



An Unterminated Cable Is a Large Capacitive Load


A 1X Scope Probe Is a
Large Capacitive Load


A Scope Probe on the Inverting Input Reduces Phase Margin

LT1193

## SIMPLIFIED SCHEMATIC



LT1194 Amplifier

## feATURES

- Differential or Single-Ended Gain Block $\pm 10$ (20dB)
- -3dB Bandwidth
- Slew Rate

35 MHz

- Low Cost
- Output Current
- Settling Time
- CMRR @ 10MHz
- Differential Gain Error
- Differential Phase Error
- Input Amplitude Limiting
- Single +5 V Operation
- Drives Cables Directly


## APPLICATIONS

- Line Receivers
- VideoSignal Processing
- Gain Limiting
- Oscillators
- Tape and Disc Drive Systems


## DESCRIPTION

The LT1194 is a video difference amplifier optimized for operation on $\pm 5 \mathrm{~V}$, and a single +5 V supply. The amplifier has a fixed gain of 20 dB , and features adjustable input limiting to control tough over-drive applications. It has uncommitted high input impedance ( + ) and ( - ) inputs, and can be used in differential or single-ended configurations.

The LT1194's high slew rate, $500 \mathrm{~V} / \mu \mathrm{s}$, wide bandwidth, 35 MHz , and $\pm 50 \mathrm{~mA}$ output current, make it ideal for driving cables directly. This versatile amplifier is easy to use for video, or applications requiring speed, accuracy, and low cost.

The LT1194 is available in 8-pin miniDIPs and SO packages.

Wideband Differential Amplifier with Limiting

$A_{V}=1000,-3 \mathrm{dBB} \mathrm{BW}=35 \mathrm{MHz}$

Sine Wave Reduced by Limiting


200 kHz SINE WAVE WITH $\mathrm{V}_{\text {CONTROL }}=-5 \mathrm{~V},-4 \mathrm{~V},-3 \mathrm{~V},-2 \mathrm{~V}$

## ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) .............................. 18 V
Differential Input Voltage ....................................... $\pm 6 \mathrm{~V}$
Input Voltage ........................................................ $\pm V_{S}$
Output Short Circuit Duration (Note 1) .........Continuous Operating Junction Temperature Range

LT1194M
$-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
LT1194C $\qquad$ $0^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Max. Junction Temperature .........See Pkg. Descriptions Storage Temperature Range .$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) ................. $300^{\circ} \mathrm{C}$

PACKRGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1194MJ8 <br> LT1194CJ8 <br> LT1194CN8 <br> LT1194CS8 |
|  | S8 PART MARKING |
|  | 1194 |

## eLECTRICAL CHARACTERISTICS

$V_{S}= \pm 5 V, V_{\text {REF }}=O V$, Null pins 1 and 8 open circuit, $T_{A}=25^{\circ} \mathrm{C}, C_{L} \leq 10 \mathrm{pF}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1194M/C |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | UNITS |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage |  |  |  | 1.0 | 6.0 | mV |
| Ios | Input Offset Current |  |  |  | 0.2 | 3.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  |  | $\pm 0.5$ | $\pm 3.5$ | $\mu \mathrm{A}$ |
| $\mathrm{e}_{n}$ | Input Noise Voltage | $\mathrm{f}_{0}=10 \mathrm{kHz}$ |  |  | 15 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $i_{n}$ | Input Noise Current | $\mathrm{f}_{0}=10 \mathrm{kHz}$ |  |  | 4.0 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| RIN | Input Resistance | Either Input |  |  | 30 |  | k $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Either Input |  |  | 2.0 |  | pF |
|  | Input Voltage Range |  |  | -2.5 |  | +3.5 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{C M}=-2.5 \mathrm{~V}$ to +3.5 V |  | 65 | 80 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ |  | 65 | 80 |  | dB |
| $V_{\text {OMAX }}$ | Maximum Output Signal | $\mathrm{V}_{S}= \pm 8 \mathrm{~V}$, (Note 2) |  | $\pm 3.9$ | $\pm 4.3$ |  | V |
| VLIM | Output Voltage Limit | $\mathrm{V}_{\mathrm{i}}= \pm 0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=+2 \mathrm{~V}$, (Note 3) |  |  | $\pm 20$ | $\pm 120$ | mV |
| VOUT | Output Voltage Swing | $\mathrm{V}_{S}= \pm 8 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+3 \mathrm{~V}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | +6.6 | +6.9 |  | V |
|  |  |  | $R_{L}=100 \Omega$ | +6.3 | +6.7 |  |  |
|  |  | $V_{S}= \pm 8 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=-3 \mathrm{~V}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | -6.7 | -7.4 |  |  |
|  |  |  | $R_{L}=100 \Omega$ | -6.4 | -6.7 |  |  |
|  |  | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ |  | $\pm 3.8$ | $\pm 4.0$ |  |  |
| $\overline{G E}$ | Gain Error | $\mathrm{V}_{0}= \pm 3 \mathrm{~V}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ |  | 0.5 | 3.0 | \% |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ |  | 0.5 | 3.0 |  |
| SR | Slew Rate | $\mathrm{V}_{0}= \pm 1 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$, (Note 4, 8) |  | 350 | 500 |  | V/ $/ \mathrm{s}$ |
| FPBW | Full Power Bandwidth | $\mathrm{V}_{0}=6 \mathrm{Vp}-\mathrm{p}$, (Note 5) |  | 18.5 | 26.5 |  | MHz |
| BW | Small Signal Bandwidth |  |  |  | 35 |  | MHz |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $\begin{aligned} & R_{L}=1 \mathrm{k}, V_{0}= \pm 500 \mathrm{mV}, 20 \% \text { to } 80 \%, \\ & \text { (Note 8) } \end{aligned}$ |  | 4.0 | 6.0 | 8.0 | ns |
| tPD | Propagation Delay | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{V}_{0}= \pm 125 \mathrm{mV}, 50 \%$ to $50 \%$ |  |  | 6.5 |  | ns |
|  | Overshoot | $\mathrm{V}_{0}= \pm 125 \mathrm{mV}$ |  |  | 0 |  | \% |

## eLECTRICAL CHARACTERISTICS

$V_{S}= \pm 5 V, V_{\text {REF }}=0 V$, Null pins 1 and 8 open circuit, $T_{A}=25^{\circ} C, C_{L} \leq 10 p F$, unless otherwise noted.
$\left.\begin{array}{l|l|l|c|c}\hline \text { SYMBOL } & \text { PARAMETER } & \text { CONDITIONS } & \text { MIN } \begin{array}{c}\text { LT1194M/C } \\ \text { TYP }\end{array} & \text { MAX }\end{array}\right]$ UNITS

## eLECTRICAL CHARACTERISTICS

$V_{S^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathbf{S}^{-}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}$, Null pins 1 and 8 open circuit, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | $\begin{array}{c}\text { LT1194M/C } \\ \text { TYP }\end{array}$ |  | MAX |
| :--- | :--- | :--- | ---: | ---: | ---: |$)$ UNITS

## ELECTRICAL CHARACTERISTICS

$V_{S^{+}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}$, Null pins 1 and 8 open circuit, $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  |  | LT1194M |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX |  |
| $V_{\text {OS }}$ | Input Offset Voltage |  |  | $\bullet$ |  | 1.0 | 9.0 | mV |
| $\Delta V_{\text {OS }} / \Delta T$ | Input $\mathrm{V}_{\text {OS }}$ Drift |  |  | $\bullet$ |  | 6.0 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  |  | $\bullet$ |  | 0.8 | 5.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{B}$ | Input Bias Current |  |  | $\bullet$ |  | $\pm 1.0$ | $\pm 5.5$ | $\mu \mathrm{A}$ |
|  | Input Voltage Range |  |  | $\bullet$ | -2.5 |  | +3.5 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=-2.5 \mathrm{~V}$ to +3.5 V |  | $\bullet$ | 58 | 80 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V}$ to $\pm 5.0 \mathrm{~V}$ |  | $\bullet$ | 60 | 80 |  | dB |
| VIIM | Output Voltage Limit | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}= \pm 0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=+2 \mathrm{~V}, \\ & \text { (Note 3) } \end{aligned}$ |  | $\bullet$ |  | $\pm 20$ | $\pm 150$ | mV |
| VOUT | Output Voltage Swing | $\begin{aligned} & V_{S}= \pm 8 \mathrm{~V} \\ & V_{\text {REF }}=+3 \mathrm{~V} \end{aligned}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ | +6.0 | +6.6 |  | V |
|  |  |  | $R_{L}=100 \Omega$ | $\bullet$ | +5.9 | +6.5 |  |  |
|  |  | $\begin{aligned} & V_{S}= \pm 8 \mathrm{~V} \\ & V_{\text {REF }}=-3 V \end{aligned}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ | -6.1 | -6.7 |  |  |
|  |  |  | $R_{L}=100 \Omega$ | $\bullet$ | -6.0 | -6.5 |  |  |
| $\mathrm{GE}_{\underline{L}}$ | Gain Error | $\mathrm{V}_{0}= \pm 3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ |  | $\bullet$ |  | 1.0 | 5.0 | \% |
| Is | Supply Current |  |  | $\bullet$ |  | 35 | 43 | mA |

## ELECTRICAL CHARACTERISTICS

$V_{S^{+}}= \pm 5 \mathrm{~V}, V_{\text {REF }}=0 \mathrm{~V}$, Null pins 1 and 8 open circuit, $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  |  | LT1194C |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX | UNITS |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage |  |  | $\bullet$ |  | 1.0 | 7.0 | mV |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta T$ | Input $\mathrm{V}_{0 S}$ Drift |  |  | $\bullet$ |  | 6.0 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  |  | $\bullet$ |  | 0.2 | 3.5 | $\mu \mathrm{A}$ |
| IB | Input Bias Current |  |  | $\bullet$ |  | $\pm 0.5$ | $\pm 4.0$ | $\mu \mathrm{A}$ |
|  | Input Voltage Range |  |  | $\bullet$ | -2.5 |  | +3.5 | V |
| CMRR | Common Mode Rejection Ratio | $V_{C M}=-2.5 \mathrm{~V}$ to +3.5 V |  | $\bullet$ | 60 | 80 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 5.0 \mathrm{~V}$ |  | $\bullet$ | 60 | 80 |  | dB |
| VIM | Output Voltage Limit | $\mathrm{V}_{\mathrm{i}}= \pm 0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=+2 \mathrm{~V}$, (Note 3) |  | $\bullet$ |  | $\pm 20$ | $\pm 130$ | mV |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Swing | $\begin{aligned} & V_{S}= \pm 8 \mathrm{~V} \\ & V_{\text {REF }}=+3 \mathrm{~V} \end{aligned}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ | +6.2 | +6.9 |  | V |
|  |  |  | $R_{L}=100 \Omega$ | $\bullet$ | +6.1 | +6.7 |  |  |
|  |  | $\begin{aligned} & V_{S}= \pm 8 \mathrm{~V} \\ & V_{\text {REF }}=-3 \mathrm{~V} \end{aligned}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ | $\bullet$ | -6.4 | -7.2 |  |  |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ | - | -6.2 | -6.6 |  |  |
| $\underline{G}$ | Gain Error | $\mathrm{V}_{0}= \pm 3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}$ |  | $\bullet$ |  | 1.0 | 4.0 | \% |
| $\mathrm{I}_{\mathrm{S}}$ | Supply Current |  |  | $\bullet$ |  | 35 | 43 | mA |

The denotes the specifications which apply over the full operating temperature range.
Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.
Note 2: There are two limitations on signal swing. Output swing is limited by clipping or saturation in the output stage. Input swing is controlled by an adjustable input limiting function. On $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$, the overload characteristic is output limiting, but on $\pm 8 \mathrm{~V}$ the overload characteristic is input limiting. $V_{\text {OMAX }}$ is measured with the null pins open circuit.
Note 3: Output amplitude is reduced by the input limiting function. The input limiting function occurs when the null pins, 1 and 8 , are tied together and raised to a potential 0.3 V or more above the negative supply.

Note 4: Slew rate is measured between $\pm 1 \mathrm{~V}$ on the output, with $\mathrm{a} \pm 0.3 \mathrm{~V}$ input step.
Note 5: Full power bandwidth is calculated from the slew rate measurement: $F P B W=S R / 2 \pi V p$.
Note 6: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985.
Note 7: NTSC ( 3.58 MHz ).
Note 8: AC parameters are $100 \%$ tested on the ceramic and plastic DIP packaged parts ( $J$ and $N$ suffix) and are sample tested on every lot of the SO packaged part (S suffix).

Optional Offset Nulling Circuit


INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER A $\pm 250 \mathrm{mV}$ RANGE WITH A $1 \mathrm{k} \Omega$ TO $10 \mathrm{k} \Omega$ POTENTIOMETER

Input Limiting Connection

(NOTE 3)
LTT194-TA04

Input Limiting with Offset Nulling

(NOTE 3)
LT1194•TA05

## TYPICAL PERFORmANCE CHARACTERISTICS



LT1194- TPC01


Equivalent Input Noise Current vs Frequency




LT1194.TPCOB



2-175

## TYPICAL PERFORmANCE CHARACTERISTICS



Output Short Circuit Current vs Temperature



Common Mode Rejection Ratio vs Frequency (Output Referred)


Output Voltage Limiting vs Supply Voltage


Output Voltage Swing vs Load Resistance


Power Supply Rejection Ratio vs Frequency (Output Referred)


## Output Voltage vs Voltage On Control Pins


tritas. Tpects

## TYPICAL PERFORMANCE CHARACTERISTICS



Large Signal Transient Response

$R_{\mathbb{L}}=150 \Omega,+S R=430 \mathrm{~V} / \mu \mathrm{s},-S R=500 \mathrm{~V} / \mu \mathrm{s}$
LT1194. TPC20


5 MHz SINE WAVE RECOVERED FROM COMMON MODE NOISE

Small Signal Transient Response


RISE TIME $=10.8 \mathrm{~ns}$, PROPAGATION DELAY $=6 \mathrm{~ns}$

## LT1194

## APPLICATIONS INFORMATION

The LT1194 is a video difference amplifier with a fixed gain of $10(20 \mathrm{~dB})$. The amplifier has two uncommitted high input impedance (+) and (-) inputs which can be used either differentially or single-ended. The LT1194 includes a Limiting feature which allows the amplifier to reduce its output as a function of $D C$ voltage on the $B A L / N_{C}$ pins. The Limiting feature uses input differential pair limiting to prevent overload in subsequent stages. This technique allows extremely fast limiting action.


## Power Supply Bypassing

The LT1194 is quite tolerant of power supply bypassing. In some applications a $0.1 \mu \mathrm{~F}$ ceramic disc capacitor placed $1 / 2$ inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$.

No Supply Bypass


IN DEMO BOARD, $R_{L}=1 \mathrm{k} \Omega$

In many applications, and those requiring good settling time, it is important to use multiple bypass capacitors. A $0.1 \mu \mathrm{~F}$ ceramic disc in parallel with a $4.7 \mu \mathrm{~F}$ tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at $1 \mathrm{~V} / \mathrm{div}$, when amplified to $10 \mathrm{mV} /$ div the settling time to 10 mV is 200 ns . The time drops to 162 ns with multiple bypass capacitors, and does not exhibit the characteristic power supply ringing.

## Settling Time Poor Bypass



SETTLING TIME TO 10 mV ,
SUPPLY BYPASS CAPACITORS $=0.1 \mu \mathrm{~F}$
LT1194-TAOB
Settling Time Good Bypass


SETTLING TIME TO 10 mV , SUPPLY BYPASS
CAPACITORS $=0.1 \mu \mathrm{~F}+4.7 \mu \mathrm{~F}$ TANTALUM
LT1194-TA09

## APPLICATIONS INFORMATION

## Cable Terminations

The LT1194 video difference amplifier has been optimized as a low cost cable driver. The $\pm 50 \mathrm{~mA}$ guaranteed output current enables the LT1194 to easily deliver 7.5Vp-p into $100 \Omega$, while operating on $\pm 5 \mathrm{~V}$ supplies, or 2.6 Vp -p on a single 5V supply.

When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end ( $75 \Omega$ to ground) to absorb unwanted energy. The best performance can be obtained by double termination ( $75 \Omega$ in series with the output of the amplifier, and $75 \Omega$ to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2 , or 6 dB . For a cable driver with a gain of +5 (LT1194 gain of +10 ), the -3 dB bandwidth is over 30 MHz with no peaking.

Double Terminated Cable Driver


Voltage Gain vs Frequency


## A Voltage Controlled Current Source

The LT1194 can be used to make a fast, precise, voltage controlled current source. The LT1194 high speed differential amplifier senses the current delivered to the load. The input signal $\mathrm{V}_{\mathbb{N}}$, applied to the ( + ) input of the LT1191, will appear at the $(-)$ input if the feedback loop is properly closed. In steady state the input signal appears at the output of the LT1194, and $1 / 10$ of this signal is applied across the sense resistor. Thus the output current is simply:

$$
I_{0}=\frac{V_{I N}}{R \times 10}
$$

The compensation capacitor $\mathrm{C}_{\mathrm{C}}$ forces the LT1191 to be the dominate pole for the loop, while the LT1194 is fast enough to be transparent in the feedback path. The ratio of the load resistor to the sense resistor should be approximately $10: 1$ or greater for easy compensation. For the example shown the load resistor is $100 \Omega$, the sense resistor is $5.1 \Omega$, and various loop compensation capacitors cause the output to exhibit an underdamped, critically, and overdamped response.

Voltage Controlled Current Source


LT1194-TA15

## APPLICATIONS INFORMATION



## Murphy Circuits

There are several precautions the user should take when using the LT1194 in order to realize its full capability. Although the LT1194 can drive a 50pF capacitive load, isolating the capacitance with $10 \Omega$ can be helpful. Precautions primarily have to do with driving large capacitive loads.

Other precautions include:

1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
2. Do not use high source impedances. The input capacitance of $2 p F$, and $R_{S}=10 \mathrm{k} \Omega$, for instance, will give an 8 MHz -3 dB bandwidth.
3. PC board socket may reduce stability.

Driving Capacitive Load


LT1194 IN DEMO BOARD, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
LT1194.TA11

Driving Capacitive Load


LT1194 IN DEMO BOARD, $\mathrm{C}_{1}=50 \mathrm{pF}$
WITH $10 \Omega$ ISOLATING RESISTOR

Murphy Circuits

An Unterminated Cable Is a Large Capacitive Load


LT1194. TA13

> A 1X Scope Probe Is a Large Capacitive Load

## sImPLIFIGD SCHEMATIC



## features

- 1mA Supply Current
- 50V/ $\mu \mathrm{s}$ Slew Rate
- 11MHz Gain Bandwidth
- Unity Gain Stable
- 430ns Settling Time to $0.1 \%$, 10V Step
- 6V/mV DC Gain, $R_{L}=2 \mathrm{k} \Omega$
- 1 mV Maximum Input Offset Voltage
- 50nA Input Offset Current
- 500nA Input Bias Current
- $\pm 12 \mathrm{~V}$ Minimum Output Swing into $2 \mathrm{k} \Omega$
- Wide Supply Range $\pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- Drives All Capacitive Loads


## APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Data Acquisition Systems


## DESCRIPTION

The LT1200 is alow power high speed operational amplifier with excellent DC performance. The LT1200 features much lower supply current than devices with comparable bandwidth and slew rate. The circuit is a single gain stage with outstanding settling characteristics. The fast settling time makes the circuit an ideal choice for data acquisition systems. The output is capable of driving a $2 \mathrm{k} \Omega$ load to $\pm 12 \mathrm{~V}$ with $\pm 15 \mathrm{~V}$ supplies and a $500 \Omega$ load to $\pm 3 \mathrm{~V}$ on $\pm 5 \mathrm{~V}$ supplies. The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications.
The LT1200 is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing.

## TYPICAL APPLICATION

DAC Current to Voltage Converter


Inverter Pulse Response


## AßSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ............................. 36 V
Differential Input Voltage ...................................... $\pm 6 \mathrm{~V}$
Input Voltage ........................................................ $\pm \mathrm{V}_{\mathrm{S}}$ Output Short Circuit Duration (Note 1) ........... Indefinite Operating Temperature Range LT1200C $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Maximum Junction Temperature
Plastic Package............................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range ............ $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec.)............ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1200CN8 <br> LT1200CS8 |
|  | S8 PART MARKING |
|  | 1200 |

ELECTRICAL CHARACTERISTICS $v_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | (Note 2) |  | 0.5 | 1.0 | mV |
| los | Input Offset Current |  |  | 50 | 100 | nA |
| IB | Input Bias Current |  |  | 0.5 | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | $f=10 \mathrm{kHz}$ |  | 30 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{in}^{\text {n }}$ | Input Noise Current | $f=10 \mathrm{kHz}$ |  | 0.7 |  | $\mathrm{pA} \sqrt{\mathrm{Hzz}}$ |
| $\underline{\mathrm{R}_{\text {IN }}}$ | Input Resistance | $V_{\text {CM }}= \pm 12 \mathrm{~V}$ | 48 | 90 |  | M $\Omega$ |
|  | Input Resistance | Differential |  | 500 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
|  | Input Voltage Range ${ }^{+}$ |  | 12 | 14 |  | V |
|  | Input Voltage Range ${ }^{-}$ |  |  | -13 | -12 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 80 | 100 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 80 | 90 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{L}=5 \mathrm{k} \Omega \\ & V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{L}=2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 4 \\ & 3 \end{aligned}$ | $\begin{aligned} & 8 \\ & 6 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ V/mV |
| $V_{\text {OUT }}$ | Output Swing | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 12.0 | 13.8 |  | $\pm \mathrm{V}$ |
| lout | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 12 \mathrm{~V}$ | 6 | 12 |  | mA |
| SR | Slew Rate | $A_{\text {VCL }}=-2$, (Note 3) | 30 | 50 |  | V/ $/ \mathrm{s}$ |
|  | Full Power Bandwidth | 10V Peak, (Note 4) |  | 0.8 |  | MHz |
| GBW | Gain Bandwidth | $f=0.1 \mathrm{MHz}$ |  | 11 |  | MHz |
| $\mathrm{tr}_{\underline{\text { r }}} \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $A_{\text {VCL }}=+1,10 \%$ to $90 \%, 0.1 \mathrm{~V}$ |  | 18 |  | ns |
|  | Overshoot | $A_{V C L}=+1,0.1 \mathrm{~V}$ |  | 25 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 18 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 10 V Step, 0.1\% |  | 430 |  | ns |
| $\mathrm{R}_{0}$ | Output Resistance | $A_{V C L}=+1, f=0.1 \mathrm{MHz}$ |  | 1.1 |  | $\Omega$ |
| $\mathrm{I}_{5}$ | Supply Current |  |  | 1 | 1.4 | mA |

ELECTRICAL CHARACTERISTICS $\mathrm{V}_{s}=55, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{c}}=$ ov unless otherwise noled.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 2) |  | 1.0 | 3.0 | mV |
| los | Input Offset Current |  |  | 50 | 100 | nA |
| IB | Input Bias Current |  |  | 0.5 | 1.0 | $\mu \mathrm{A}$ |
|  | Input Voltage Range ${ }^{+}$ |  | 2.5 | 4 |  | V |
|  | Input Voltage Range ${ }^{-}$ |  |  | -3 | -2.5 | V |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 2.5 \mathrm{~V}$ | 80 | 100 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5 \\ & 4 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ |
| V OUT | Output Voltage | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 3.0 | 4.0 |  | $\pm \mathrm{V}$ |
| IOUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 3 \mathrm{~V}$ | 6 | 12 |  | mA |
| SR | Slew Rate | $\mathrm{A}_{\mathrm{VCL}}=-2$, (Note 3) | 20 | 33 |  | V/ $/ \mathrm{s}$ |
|  | Full Power Bandwidth | 3V Peak, (Note 4) |  | 1.7 |  | MHz |
| GBW | Gain Bandwidth | $\mathrm{f}=0.1 \mathrm{MHz}$ |  | 8.5 |  | MHz |
| $\mathrm{tr}_{\underline{\text { r }}} \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $\mathrm{A}_{\mathrm{VCL}}=+1,10 \%-90 \%, 0.1 \mathrm{~V}$ |  | 23 |  | ns |
|  | Overshoot | $\mathrm{A}_{V C L}=+1,0.1 \mathrm{~V}$ |  | 20 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 23 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | -2.5V to 2.5V, 0.1\% |  | 300 |  | ns |
| Is | Supply Current |  |  | 1 | 1.4 | mA |

## ELECTRCAL CMPRPCTERISTICS $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \text { (Note 2) } \\ & V_{S}= \pm 5 \mathrm{~V}, \text { (Note 2) } \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.5 \end{aligned}$ | $\overline{\mathrm{mV}} \mathrm{mV}$ |
|  | Input $\mathrm{V}_{\text {OS }}$ Drift |  |  | 11 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 50 | 150 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 0.5 | 1.2 | $\mu \mathrm{A}$ |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 12 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V}$ | 80 | 100 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 80 | 90 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{\mathrm{L}}=5 \mathrm{k} \Omega \\ & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & V_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & V_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 2.5 \\ & 2.0 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 8 \\ & 6 \\ & 5 \\ & 4 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {OUT }}$ | Output Swing | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & V_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | $\begin{array}{r} 12.0 \\ 3.0 \end{array}$ | $\begin{array}{r} 13.8 \\ 4.0 \end{array}$ |  | $\pm V$ $\pm V$ |
| IOUT | Output Current | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 12 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{\text {OUT }}= \pm 3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ |  | mA mA |
| SR | Slew Rate | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, A_{V C L}=-2,(\text { Note } 3) \\ & V_{S}= \pm 5 \mathrm{~V}, A_{V C L}=-2,(\text { Note } 3) \end{aligned}$ | $\begin{aligned} & 27 \\ & 18 \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 33 \end{aligned}$ |  | $\mathrm{V} / \mathrm{ms}$ $\mathrm{V} / \mathrm{ms}$ |
| Is | Supply Current | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ |  | 1 | 1.6 | mA |

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.
Note 2: Input offset voltage is tested with automated test equipment in <1 second.

Note 3: Slew rate is measured in a gain of -2 between $\pm 10 \mathrm{~V}$ on the output with $\pm 6 \mathrm{~V}$ on the input for $\pm 15 \mathrm{~V}$ supplies and $\pm 2 \mathrm{~V}$ on the output with $\pm 1.75 \mathrm{~V}$ on the input for $\pm 5 \mathrm{~V}$ supplies.
Note 4: Full power bandwidth is calculated from the slew rate measurement: $\mathrm{FPBW}=\mathrm{SR} / 2 \pi \mathrm{~V}$ p.

## TYPICAL PGRFORMANCE CHARACTERISTICS




LOAD RESISTANCE ( $\Omega$ )
LT1200 GO4

Supply Current vs Temperature


Supply Current vs Supply Voltage


Input Bias Current vs Input Common Mode Voltage


INPUT COMMON MODE VOLTAGE (V)
LT1200 G05

Output Voltage Swing vs Supply Voltage


Open Loop Gain vs Resistive Load


LOAD RESISTANCE ( $\Omega$ )

Output Short-Circuit Current vs Temperature



## tYPICAL PERFORMANCE CHRRACTERISTICS




Voltage Gain and Phase vs Frequency


LT1200 G13

Power Supply Rejection Ratio vs Frequency

LT1200 G1

Common Mode Rejection Ratio vs Frequency


Frequency Response vs
Capacitive Load


LT1200G15

Closed Loop Output Impedance vs
Frequency



Slew Rate vs Temperature


## APPLICATIONS INFORMATION

The LT1200 may be inserted directly into many applications, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1200 is shown below.

Offset Nulling


## Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ), and use of low ESR bypass capacitors for high drive current applications (typically $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum). Sockets should be avoided when maximum frequency performance is required, although low-profile sockets can provide reasonable performance up to 50 MHz . For more details see Design Note 50 . The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole which can cause peaking. If feedback resistors greater than $5 \mathrm{k} \Omega$ are used, a parallel capacitor of value:

$$
C_{F} \geq R_{G} \times \frac{C_{I N}}{R_{F}}
$$

should be used to cancel the input pole and optimize dynamic performance. For unity gain applications where a large feedback resistor is used, $C_{F}$ should be greater than or equal to $\mathrm{C}_{\mathrm{I}}$.

## Capacitive Loading

The LT1200 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. The photo of the small signal response with 1000 pF load shows $50 \%$ peaking. The large signal response with a $10,000 \mathrm{pF}$ load shows the output slew rate being limited by the shortcircuit current.


## DAC Current to Voltage Converter

The wide bandwidth, high slew rate and fast settling time of the LT1200 make it well suited for current to voltage conversion after current output D/A converters. A typical application is shown on page one with a DAC-08 type converter with a full-scale output of 2 mA . A compensation capacitor is used across the feedback resistor to null the pole at the inverting input caused by the DAC output capacitance. The combination of the LT1200 and DAC settles to 40 mV in 550 ns for a 10 V to 0 V step and 450 ns for a 0 V to 10 V step.

## Input Considerations

Resistors in series with the inputs are recommended for the LT1200 in applications where the differential input voltage exceeds $\pm 6 \mathrm{~V}$ continuously or on a transient basis. An example would be in noninverting configurations with high input slew rates or when driving heavy capacitive loads. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

## APPLICATIONS INFORMATION

## Transient Response

The LT1200 gain bandwidth is 11 MHz when measured at 100 kHz . The actual frequency response in unity gain is considerably higher than 11 MHz due to peaking caused by a second pole beyond the unity gain crossover. This is reflected in the $45^{\circ}$ phase margin and shows up as overshoot in the unity gain small signal transient response. Higher noise gain configurations exhibit less overshoot as seen in the inverting gain of one response.


The large signal reponse in both inverting and noninverting gain shows symmetrical slewing characteristics. Normally the noninverting response has a much faster rising edge due to the rapid change in input common mode voltage which affects the tail current of the input differential pair. Slew enhancement circuitry has been added to the LT1200 so that the falling edge slew rate is enhanced which balances the noninverting slew rate.

The large signal, unity gain response shows the characteristic noninverting response of an op amp with an input slew rate much faster than that of the amplifier. In this case the input is slewing at greater than $1000 \mathrm{~V} / \mathrm{\mu s}$.

Large Signal, $A_{V}=+1$


Large Signal, $A_{V}=-1$


## Low Voltage Operation

The LT1200 is functional at room temperature with only 3 V of total supply voltage. Under this condition, however, the undistorted output swing is only 0.8 V p-p. A more realistic condition is operation at $\pm 2.5 \mathrm{~V}$ supplies (or 5 V and ground). Under these conditions at room temperature the typical input common mode range is +2.2 V to -1.5 V , and $1 \mathrm{MHz}, 2.5 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ sine wave can be faithfully reproduced. With 5 V total supply voltage the gain bandwidth is reduced to 6 MHz and the slew rate is reduced to $20 \mathrm{~V} / \mu \mathrm{s}$.

## TYPICAL APPLICATIONS

100kHz, 2nd Order Butterworth Filter


## Two Op Amp Instrumentation Amplifier


$A_{V}=\frac{R 4}{R 3}\left[1+\frac{1}{2}\left(\frac{R 2}{R 1}+\frac{R 3}{R 4}\right)+\frac{R 2+R 3}{R 5}\right]=104$
TRIM R5 FOR GAIN
TRIM R1 FOR COMMON MODE REJECTION
$B W=125 \mathrm{kHz}$

## SImPLIFIED SCHEMATIC



2

## Low Power 10MHz Current Feedback Amplifier

## features

- 1mA Quiescent Current
- 50mA Output Current (Minimum)
- 10MHz Bandwidth
- $500 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate
- 280ns Settling Time to 0.1\%
- Wide Supply Range, $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- 1 mV Input Offset Voltage
- 100nA Input Bias Current
- $100 \mathrm{M} \Omega$ Input Resistance


## APPLICATIONS

- Video Amplifiers
- Buffers
- IF and RF Amplification
- Cable Drivers
- 8, 10, 12-Bit Data Acquisition Systems


## DESCRIPTIOn

The LT1217 is a 10 MHz current feedback amplifier with DC characteristics better than many voltage feedback amplifiers. This versatile amplifier is fast, 280 ns settling to $0.1 \%$ for a 10 V step thanks to its $500 \mathrm{~V} / \mu \mathrm{s}$ slew rate. The LT1217 is manufactured on Linear Technology's proprietary complementary bipolar process resulting in a low 1 mA quiescent current. To reduce power dissipation further, the LT1217 can be turned off, eliminating the load current and dropping the supply current to $350 \mu \mathrm{~A}$.

The LT1217 is excellent for driving cables and other low impedance loads thanks to a minimum output drive current of 50 mA . Operating on any supplies from $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ allows the LT1217 to be used in almost any system. Like other current feedback amplifiers, the LT1217 has high gain bandwidth at high gains. The bandwidth is over 1 MHz at a gain of 100 .

The LT1217 comes in the industry standard pinout and can upgrade the performance of many older products.

## TYPICAL APPLICATION

## Cable Driver


$A_{V}=1+\frac{R_{F}}{R_{G}}$
AT AMPLIFIER OUTPUT 6dB LESS AT VOUT.

Voltage Gain vs Frequency


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage $\pm 18 \mathrm{~V}$
Input Current
$\qquad$
$\qquad$
$\qquad$ Input Voltage $\qquad$ Equal to Supply Voltage
Output Short Circuit Duration (Note 1) .........Continuous
Operating Temperature Range $\qquad$ $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature Range .................. $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Junction Temperature $.150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .)

ELECTRICAL CHARACTERISTICS
$V_{S}= \pm 15 \mathrm{~V}, T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | $\mathrm{V}_{C M}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 1$ | $\pm 3$ | mV |
| $\underline{\mathrm{IN}_{+}}$ | Non-Inverting Input Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 100$ | $\pm 500$ | nA |
| 11N- | Inverting Input Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 100$ | $\pm 500$ | nA |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Density | $f=1 \mathrm{kHz}, \mathrm{R}_{F}=1 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=10 \Omega$ |  |  | 6.5 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $i_{n}$ | Input Noise Current Density | $f=1 \mathrm{kHz}, \mathrm{R}_{F}=1 \mathrm{k}, \mathrm{R}_{G}=10 \Omega$ |  |  | 0.7 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}$ | $\bullet$ | 20 | 100 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  |  | 1.5 |  | pF |
|  | Input Voltage Range |  | - | $\pm 10$ | $\pm 12$ |  | V |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 10 \mathrm{~V}$ | $\bullet$ | 60 | 66 |  | dB |
|  | Inverting Input Current Common Mode Rejection | $V_{\text {CM }}= \pm 10 \mathrm{~V}$ | $\bullet$ |  | 5 | 20 | $\mathrm{nA} / \mathrm{V}$ |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 68 | 76 |  | dB |
|  | Non-Inverting Input Current Power Supply Rejection | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ |  | 2 | 20 | nA N |
|  | Inverting Input Current Power Supply Rejection | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ |  | 10 | 50 | nA N |
| $A_{V}$ | Large Signal Voltage Gain | $\begin{aligned} & R_{\text {LOAD }}=2 \mathrm{k}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\ & R_{\text {LOAD }}=400 \Omega, V_{\text {OUT }}= \pm 10 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 90 \\ & 70 \end{aligned}$ | 105 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{R}_{\text {OL }}$ | Transresistance, $\Delta \mathrm{V}_{\text {OUT }} / \Delta I_{\text {IN }}$ | $\begin{aligned} & R_{\text {LOAD }}=2 \mathrm{k}, V_{\text {OUT }}= \pm 10 \mathrm{~V} \\ & R_{\text {LOAD }}=400 \Omega, V_{\text {OUT }}= \pm 10 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & \hline 5 \\ & 1.5 \end{aligned}$ | 45 |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{M} \Omega \end{aligned}$ |
| $V_{\text {OUT }}$ | Output Swing | $\begin{aligned} & R_{\text {LOAD }}=2 k \\ & R_{\text {LOAD }}=200 \Omega \end{aligned}$ | $\bullet$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\pm 13$ |  | V |
| IOUT | Output Current | $\mathrm{R}_{\text {LOAD }}=0 \Omega$ | $\bullet$ | 50 | 100 |  | mA |
| SR | Slew Rate (Note 2, 3) | $\mathrm{R}_{\mathrm{F}}=3 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=3 \mathrm{k}$ | $\bullet$ | 100 | 500 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| BW | Bandwidth | $\mathrm{R}_{\mathrm{F}}=3 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=3 \mathrm{k}, \mathrm{V}_{\text {OUT }}=100 \mathrm{mV}$ |  |  | 10 |  | MHz |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time, Fall Time (Note 3) | $\mathrm{R}_{\mathrm{F}}=3 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=3 \mathrm{k}, \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ | $\bullet$ |  | 30 | 40 | ns |
| tPD | Propagation Delay | $\mathrm{R}_{\mathrm{F}}=3 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=3 \mathrm{k}, \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ |  |  | 25 |  | ns |
|  | Overshoot | $\mathrm{R}_{\mathrm{F}}=3 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=3 \mathrm{k}, \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ |  |  | 5 |  | \% |
| $\mathrm{t}_{\text {s }}$ | Settling Time, 0.1\% | $\mathrm{R}_{\mathrm{F}}=3 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=3 \mathrm{k}, \mathrm{V}_{\text {OUT }}=10 \mathrm{~V}$ |  |  | 280 |  | ns |
| Is | Supply Current | $\mathrm{V}_{1 \times}=0 \mathrm{~V}$ | $\bullet$ |  | 1 | 2 | mA |
|  | Supply Current, Shutdown | Pin 8 Current $=50 \mu \mathrm{~A}$ | $\bullet$ |  | 350 | 1000 | $\mu \mathrm{A}$ |

The $\bullet$ denotes specifications which apply over the operating temperature range.
Note 1: A heat sink may be required.

Note 2: Non-Inverting operation, $V_{\text {Out }}= \pm 10 \mathrm{~V}$, measured at $\pm 5 \mathrm{~V}$.
Note 3: AC parameters are $100 \%$ tested on the plastic DIP packaged parts ( N suffix), and are sample tested on every lot of the SO packaged parts (S suffix).

## TYPICAL PERFORMANCE CHARACTERISTICS



Voltage Gain and Phase vs Frequency, Gain $=20 \mathrm{~dB}$


LT1217•TPC04
-3dB Bandwidth vs Supply
Voltage, Gain $=2, R_{L}=100 \Omega$

-3 dB Bandwidth vs Supply Voltage, Gain $=10, R_{L}=100 \Omega$


-3dB Bandwidth vs Supply Voltage, Gain =10, $\mathrm{R}_{\mathrm{L}}=\mathbf{1 k} \Omega$


Voltage Gain and Phase vs
Frequency, Gain = 40dB

-3dB Bandwidth vs Supply Voltage, Gain =100, $\mathrm{R}_{\mathrm{L}}=100 \Omega$

-3dB Bandwidth vs Supply Voltage, Gain $=100, R_{L}=1 \mathrm{k} \Omega$


## TYPICAL PGRFORMANCE CHARACTERISTICS





Total Harmonic Distortion vs Frequency



Power Supply Rejection vs Frequency



Output Short Circuit Current vs Temperature


T1217•TPC15


## TYPICAL PERFORMANCE CHARACTERISTICS



Settling Time to 10 mV vs Output Step

Settling Time to 1 mV vs
Output Step



## APPLICATIONS INFORMATION

## Current Feedback Basics

The small signal bandwidth of the LT1217, like all current feedback amplifiers, isn't a straight inverse function of the closed loop gain. This is because the feedback resistors determine the amount of current driving the amplifier's internal compensation capacitor. In fact, the amplifier's feedback resistor ( $\mathrm{R}_{\mathrm{F}}$ ) from output to inverting input works with internal junction capacitances of the LT1217 to set the closed loop bandwidth.

Even though the gain set resistor $\left(R_{G}\right)$ from inverting input to ground works with $R_{F}$ to set the voltage gain just like it does in a voltage feedback op amp, the closed loop bandwidth does not change. This is because the equivalent gain bandwidth product of the current feedback amplifier is set by the Thevenin equivalent resistance at the inverting input and the internal compensation capacitor. By keeping $R_{F}$ constant and changing the gain with $R_{G}$, the Thevenin resistance changes by the same amount as the change in gain. As a result, the net closed loop bandwidth of the LT1217 remains the same for various closed loop gains.

The curve on the first page shows the LT1217 voltage gain versus frequency while driving $100 \Omega$, for five gain settings from 1 to 100 . The feedback resistor is a constant $3 k$ and the gain resistor is varied from infinity to $30 \Omega$. Second order effects reduce the bandwidth somewhat at the higher gain settings.

## Feedback Resistor Selection

The small signal bandwidth of the LT1217 is set by the external feedback resistors and the internal junction capacitors. As a result, the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed loop gain and load resistor. The characteristic curves of bandwidth versus supply voltage are done with a heavy load ( $100 \Omega$ ) and a light load ( $1 \mathrm{k} \Omega$ ) to show the effect of loading. These graphs also show the family of curves that result from various values of the feedback resistor. These curves use a solid line when the response has less than 0.5 dB of peaking and a dashed line when the response has 0.5 dB to 5 dB of peaking. The curves stop where the response has more than 5dB of peaking.

At a gain of two, on $\pm 15 \mathrm{~V}$ supplies with a $3 \mathrm{k} \Omega$ feedback resistor, the bandwidth into a light load is 13.5 MHz with a little peaking, but into a heavy load the bandwidth is 10 MHz with no peaking. At very high closed loop gains, the bandwidth is limited by the gain bandwidth product of about 100 MHz . The curves show that the bandwidth at a closed loop gain of 100 is about 1 MHz .

## Capacitance on the Inverting Input

Current feedback amplifiers want resistive feedback from the output to the inverting input for stable operation. Take

## APPLICATIONS INFORMATION

care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response (and overshoot in the transient response), but it does not degrade the stability of the amplifier. The amount of capacitance that is necessary to cause peaking is a function of the closed loop gain taken.

The higher the gain, the more capacitance is required to cause peaking. We can add capacitance from the inverting input to ground to increase the bandwidth in high gain applications. For example, in this gain of 100 application, the bandwidth can be increased from 1 MHz to 2 MHz by adding a 2200pF capacitor.


Boosting Bandwidth of High Gain Amplifier with Capacitance on Inverting Input


## Capacitive Loads

The LT1217 can be isolated from capacitive loads with a small resistor ( $10 \Omega$ to $20 \Omega$ ) or it can drive the capacitive load directly if the feedback resistor is increased. Both techniques lower the amplifier's bandwidth about the
same amount. The advantage of resistive isolation is that the bandwidth is only reduced when the capacitive load is present. The disadvantage of resistor isolation is that resistive loading causes gain errors. Because the DC accuracy is not degraded with resistive loading, the desired way of driving capacitive loads, such as flash converters, is to increase the feedback resistor. The Maximum Capacitive Load versus Feedback Resistor curve shows the value of feedback resistor and capacitive load that gives 5 dB of peaking. For less peaking, use a larger feedback resistor.

## Power Supplies

The LT1217 may be operated with single or split supplies as low as $\pm 4.5 \mathrm{~V}$ ( 9 V total) to as high as $\pm 18 \mathrm{~V}$ ( 36 V total). It is not necessary to use equal value split supplies, however, the offset voltage will degrade about $350 \mu \mathrm{~V}$ per volt of mismatch. The internal compensation capacitor decreases with increasing supply voltage. The -3dB Bandwidth versus Supply Voltage curves show how this affects the bandwidth for various feedback resistors. Generally, the bandwidth at $\pm 5 \mathrm{~V}$ supplies is about half the value it is at $\pm 15 \mathrm{~V}$ supplies for a given feedback resistor.

The LT1217 is very stable even with minimal supply bypassing, however, the transient response will suffer if the supply rings. It is recommended for good slew rate and settling time that $4.7 \mu \mathrm{~F}$ tantalum capacitors be placed within 0.5 inches of the supply pins.

## Input Range

The non-inverting input of the LT1217 looks like a $100 \mathrm{M} \Omega$ resistor in parallel with a 3 pF capacitor until the common mode range is exceeded. The input impedance drops somewhat and the input current rises to about $10 \mu \mathrm{~A}$ when the input comes too close to the supplies. Eventually, when the input exceeds the supply by one diode drop, the base collector junction of the input transistor forward biases and the input current rises dramatically. The input current should be limited to 10 mA when exceeding the supplies. The amplifier will recover quickly when the input is returned to its normal common mode range unless the input was over 500 mV beyond the supplies, then it will take an extra 100 ns .

## APPLICATIONS INFORMATION

## Offset Adjust

Output offset voltage is equal to the input offset voltage times the gain plus the inverting input bias current times the feedback resistor. The LT1217 output offset voltage can be nulled by pulling approximately $30 \mu \mathrm{~A}$ from pin 1 or 5. The easy way to do this is to use a $100 \mathrm{k} \Omega$ pot between pin 1 and 5 with a $430 \mathrm{k} \Omega$ resistor from the wiper to ground for 15 V supply applications. Use a 110k resistor when operating on a 5 V supply.

## Shutdown

Pin 8 activates a shutdown control function. Pulling more than $50 \mu \mathrm{~A}$ from pin 8 drops the supply current to less than $350 \mu \mathrm{~A}$, and puts the output into a high impedance state. The easy way to force shutdown is to ground pin 8 , using an open collector (drain) logic stage. An internal resistor limits current, allowing direct interfacing with no additional parts. When pin 8 is open, the LT1217 operates normally.

## Slew Rate

The slew rate of a current feedback amplifier is not independent of the amplifier gain configuration the way it is in a traditional op amp. This is because the input stage and the output stage both have slew rate limitations. Inverting amplifiers do not slew the input and are therefore limited only by the output stage. High gain, non-inverting amplifiers are similar. The input stage slew rate of the LT1217 is about $50 \mathrm{~V} / \mu \mathrm{s}$ before it becomes non-linear and is enhanced by the normally reverse biased emitters on the input transistors. The output slew rate depends on the size of the feedback resistors. The output slew rate is about $850 \mathrm{~V} / \mu \mathrm{s}$ with a 3 k feedback resistor and drops proportionally for larger values. The photos show the LT1217 with a 20 V peak-to-peak output swing for three different gain configurations.

## Settling Time

The characteristic curves show that the LT1217 settles to within 10 mV of final value in less than 300 ns for any output step up to 10 V . Settling to 1 mV of final value takes less than 500 ns .

Large Signal Response, $A_{V}=2, R_{F}=R_{G}=3 k$, Slew Rate $\simeq 500 \mathrm{~V} / \mu \mathrm{s}$


LT1217•TA05
Large Signal Response, $A_{V}=-2, R_{F}=3 k, R_{G}=1.5 k$, Slew Rate $\simeq 850 \mathrm{~V} / \mu \mathrm{s}$


LT1217•TA06
Large Signal Response, $A_{V}=10, R_{F}=3 k, R_{G}=330 \Omega$, Slew Rate $\simeq 150 \mathrm{~V} / \mu \mathrm{s}$


LT1217• TA07
sImpLIFIED SCHEMATIC


## Very High Speed Operational Amplifier

## features

- 45MHz Gain Bandwidth
- $250 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate
- 20,000 Minimum DC Gain
- 1 mV Maximum Input Offset Voltage
- 300nA Maximum Input Bias Current
- 300nA Maximum Input Offset Current
- 90ns Settling Time to 0.1\%
- Drives All Capacitive Loads


## APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- 8,10,12-Bit Data Acquisition Systems


## DESCRIPTION

The LT1220 is a very high speed operational amplifier with superior DC performance. The LT1220 features reduced input offset voltage, lower input bias currents, and higher gain than devices with comparable bandwidth and slew rate. The circuit is a single gain stage that includes proprietary DC gain enhancement circuitry to obtain precision with high speed. The high gain and fast settling time make the circuit an ideal choice for data acquisition systems. The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications. This is the first of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing. For gains of four or greater the decompensated LT1221 can be used for greater bandwidth. Likewise, for gains of 10 or greater the LT1222 can be used.

## TYPICAL APPLICATION

2nd Order Low Pass Filter
$\mathrm{f}_{0}=700 \mathrm{kHz}$


Inverter Pulse Response


## ABSOLUTE MAXIMUUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) 36 V
Differential Input Current ................................... $\pm 25 \mathrm{~mA}$
Input Voltage


#### Abstract




$\qquad$ $\pm V_{S}$
Output Short Circuit Duration (Note 1) ............Indefinite Operating Temperature Range

LT1220C $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Maximum Junction Temperature $\qquad$ $.150^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) ................ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER IMFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1220CN8 |
|  |  |

ELECTRICPL CHARACTERISTICS $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 2) |  | 0.5 | 1.0 | mV |
| los | Input Offset Current |  |  | 100 | 300 | $n \mathrm{n}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 100 | 300 | nA |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | $f=10 \mathrm{kHz}$ |  | 17 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{i}_{n}$ | Input Noise Current | $\mathrm{f}=10 \mathrm{kHz}$ |  | 3 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| R | Input Resistance | $V_{C M}= \pm 12 \mathrm{~V}$ | 24 | 45 |  | $\mathrm{M} \Omega$ |
|  | Input Resistance | Differential |  | 150 |  | k $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
|  | Input Voltage Range + |  | 12 | 14 |  | V |
|  | Input Voltage Range - |  |  | -13 | -12 | V |
| CMRR | Common Mode Rejection Ratio | $V_{C M}= \pm 12 \mathrm{~V}$ | 92 | 114 |  | dB |
| PSRR | Power Supply Rejection Ratio | $V_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 86 | 94 |  | dB |
| Avol | Large Signal Voltage Gain | $V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 20 | 50 |  | $\mathrm{V} / \mathrm{mV}$ |
| Vout + | Output Swing+ | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.0 | 13.0 |  | V |
| Vout ${ }^{\text {- }}$ | Output Swing- | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ |  | -13.0 | -12.0 | V |
| IOUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 12 \mathrm{~V}$ | 24 | 40 |  | mA |
| SR | Slew Rate | $A_{V C L}=-2,($ Note 3) | 200 | 250 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Full Power Bandwidth | 10V Peak, (Note 4) |  | 4 |  | MHz |
| GBW | Gain Bandwidth | $f=1 \mathrm{MHz}$ |  | 45 |  | MHz |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $A_{\text {VCL }}=+1,10 \%$ to $90 \%, 0.1 \mathrm{~V}$ |  | 4 |  | ns |
|  | Overshoot | $A_{\text {VCL }}=+1,0.1 \mathrm{~V}$ |  | 25 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 4 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 10 V Step, 0.1\% |  | 90 |  | ns |
|  | Differential Gain | $f=3.58 \mathrm{MHz}$ |  | 1.7 |  | \% |
|  | Differential Phase | $f=3.58 \mathrm{MHz}$ |  | 2.9 |  | Deg. |
| $\mathrm{R}_{0}$ | Output Resistance | $A_{\text {VCL }}=+1, f=1 \mathrm{MHz}$ |  | 2.6 |  | $\Omega$ |
| Is | Supply Current |  |  | 8 | 10.5 | mA |

#  

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 2) |  | 0.5 | 3.5 | mV |
|  | Input $\mathrm{V}_{\text {OS }}$ Drift |  |  | 20 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  |  | 100 | 400 | nA |
| IB | Input Bias Current |  |  | 100 | 400 | nA |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ | 92 | 114 |  | dB |
| PSRR | Power Supply Rejection Ratio | $V_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 86 | 94 |  | dB |
| Avol | Large Signal Voltage Gain | $V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 20 | 50 |  | $\mathrm{V} / \mathrm{mV}$ |
| $\mathrm{V}_{\text {OUT }}+$ | Output Swing+ | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.0 | 13.0 |  | V |
| $\mathrm{V}_{\text {OUT }}$ - | Output Swing- | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ |  | -13.0 | -12.0 | V |
| IOUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 12 \mathrm{~V}$ | 24 | 40 |  | mA |
| SR | Slew Rate | $A_{V C L}=-2$, (Note 3) | 180 | 250 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| IS | Supply Current |  |  | 8 | 11 | mA |

Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.
Note 2: Input offset voltage is tested with automatic test equipment in <1 second.

Note 3: Slew rate is measured between $\pm 10 \mathrm{~V}$ on the output with $\pm 6 \mathrm{~V}$ on the input and a gain of -2 .
Note 4: Full power bandwidth is calculated from the slew rate measurement: $\mathrm{FPBW}=\mathrm{SR} / 2 \pi \mathrm{~V}$ p.

## TYPICAL PGRFORMANCE CHARACTERISTICS




Output Voltage Swing vs Supply Voltage


## TYPICAL PGRFORMANCE CHARACTERISTICS



Output Voltage Swing vs


Input Bias Current vs Temperature


Input Bias Current vs Input
Common Mode Voltage



Input Common Mode Voltage vs Temperature


Open Loop Gain vs
Resistive Load


LT1220•TPC06

Gain


Output Short Circuit Current vs Temperature


## TYPICAL PERFORMARCE CHARACTERISTICS



Output Swing and Error vs Settling Time (Non-Inverting)


Voltage Gain and Phase vs Frequency



Output Swing and Error vs Settling Time (Inverting)



Settling Time to 0.1\%


10 V STEP, $A_{V}=-1$
LT1220. TPC18

Common Mode Rejection Ratio vs Frequency


## TYPICAL PGRFORMANCE CHARACTERISTICS




Input Voltage Clamps, Pin 2 to 3


Closed Loop Output Impedance vs

Frequency


Small Signal

$A_{V}=+1$
LT1220•TPC26


LT1220-TPC24

Small Signal


LT1220.TPC27

Large Signal

$A_{V}=+1$
LT1220-TPC20

Large Signal


## APPLICATIONS IMFORMATION

The LT1220 may be inserted directly into HA2505/15/25, HA2541, HA2544, AD841, AD847, and LM6361 applications, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1220 is shown below.


## Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ), and use of low ESR bypass capacitors for high drive current applications (typically $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum). Sockets should be avoided when maximum frequency performance is required, although low-profile sockets can provide reasonable performance up to 50 MHz . For more details see Design Note 50 . Feedback resistor values greaterthan $5 \mathrm{k} \Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking. If feedback resistors greater than $5 \mathrm{k} \Omega$ are used, a parallel capacitor of $5 \mathrm{pF}-10 \mathrm{pF}$ should be used to cancel the input pole and optimize dynamic performance.

## Input Considerations

Bias current cancellation circuitry is employed on the inputs of the LT1220 so that the input bias current and input offset current have identical specifications. For this reason, matching the impedance on the inputs to reduce bias current errors is not needed. The input pins are protected by zener diode clamps which limit the maximum differential input voltage to about 6V. The effect of the
clamps can be seen in high slew applications, especially in unity gain. For unity gain configurations, an optional series resistor to the non-inverting input can be used to reduce the differential input current. An example would be if the input were at +10 V and the output unintentionally shorted to ground. For this case, a $160 \Omega$ series resistor would limit the input current to 25 mA as the non-inverting input would be clamped at +6 V .

Input Current Limiting


## Capacitive Loading

The LT1220 is stable with all capacitive loads. This is accomplished by sensing the load-induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases both the bandwidth and phase margin decrease. There will be peaking in the frequency response as shown in the curve of Frequency Response vs Capacitive Load. The small signal transient response will have more overshoot as shown in the photo of an inverter loaded with 1000 pF . The output slew rate will be limited by the output short circuit current as seen in the photo of the large signal response of an inverter loaded with $10,000 \mathrm{pF}$. The LT1220 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output and also at the end of the cable.

## Small Signal Capacitive Loading



## APPLICATIONS INFORMATION



## Settling Time

The LT1220 is a single gain stage topology and has outstanding settling characteristics. Settling time to $0.1 \%$ for a 10 V step is straightforward to measure using a false sum node and an inverter configuration. Note that the voltage measured at the sum node is $1 / 2$ the difference between the input and output voltage, so the false sum node must settle to 5 mV for the output to be within 10 mV . A photo showing the results of this method is shown in the typical performance curves.

The $0.01 \%$ settling time measurements were made with a fixture whose design was based on "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985. The LT1220 has an input referred settling tail of approximately 0.5 mV with a time constant of $1 \mu \mathrm{~s}$ for a 10 V output step. Since an inverting gain of 1 has a noise gain of 2 , the settling time to 1 mV at the output is therefore longer than for a unity gain configuration. This is reflected in the settling time curves.

## 0.1\% Settling Time Measurement



## DAC Current to Voltage Amplifier

The high gain, low offset voltage, low input bias current, and fast settling of the LT1220 make it particularly useful
as an I to V converter for current output DACs. A typical application is shown wth an AD565, 12-bit, 2 mA full-scale output current DAC. The $5 \mathrm{k} \Omega$ feedback resistor around the LT1220 is internal to the DAC and gives a 10 V full-scale output voltage. A 5 pF capacitor in parallel with the feedback resistor compensates for the DAC output capacitance and improves settling. The output of the LT1220 settles to $1 / 2$ LSB $(1.2 \mathrm{mV})$ in less than 300 ns . The measurement of the DAC + LT1220 combined settling involved creating a false sum node between the output of the LT1220 and a reference voltage ( -10 V for settling to +10 V ). The settling at the false sum node was then measured to 1 mV . This is a difficult measurement because the node is normally clamped at several hundred millivolts and any method used to measure the node must have outstanding overdrive recovery. One method used was a sampling oscilloscope. Another method used was the previously described fixture used for $0.01 \%$ settling. A final method was a variation of a method used in AN-10 that employs a sampling switch and a variable delay. The delay allows looking at the settling waveform when it is close to 1 mV and therefore does not overdrive the gain stage which follows. All three methods agreed within better than $10 \%$. A full description of the techniques used to measure the settling time is given in AN-47, "High Speed Amplifier Techniques."

## 12-Bit DAC Buffer (10V Full-Scale Output)



1/2 LSB Settling for 10V Output Step


## TYPICAL APPLICATIONS

Sample and Hold, 8-Bit, 100ns


1A Current Buffer


## TYPICAL APPLICATIONS

$V_{0 S}$ Nulling Loop


Doubly Terminated Cable Driver


2

200 mA Current Buffer


LT1220.TA12

## TYPICAL APPLICATIONS

Photodiode Amplifier with Adaptive Threshold


Pulse Width Measurement


## SImplified SCHematic



## Very High Speed Operational Amplifier

## feATURES

- Gain of +4 Stable
- 150MHz Gain Bandwidth
- $250 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate
- 50,000 Minimum DC Gain
- 1 mV Maximum Input Offset Voltage
- 300nA Maximum Input Bias Current
- 300nA Maximum Input Offset Current
- $6 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Input Noise Voltage
- 12V Minimum Output Swing into $500 \Omega$
- 90 ns Settling Time to $0.1 \%$
- Drives All Capacitive Loads


## APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- 8, 10, 12-Bit Data Acquisition Systems


## DESCRIPTION

The LT1221 is a very high speed operational amplifier with superior DC performance. The LT1221 is stable in a noise gain of four or greater. It features reduced input offset voltage, lower input bias currents, and higher DC gain than devices with comparable bandwidth and slew rate. The circuit is a single gain stage that includes proprietary DC gain enhancement circuitry to obtain precision with high speed. The high gain and fast settling time make the circuit an ideal choice for data acquisition systems. The circuit is also capable of driving large capacitive loads which make it useful in buffer or cable driver applications. The LT1221 is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing. For unity gain stable applications the LT1220 can be used, and for gains of 10 or greater the LT1222 can be used.

## TYPICAL APPLICATION

Summing Amplifier
Summing Amplifier Pulse Response



## ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ...............................36V
Differential Input Current .................................. $\pm 25 \mathrm{~mA}$
Input Voltage
e......................................................... $\pm V_{S}$

Output Short Circuit Duration (Note 1) ............Indefinite
Operating Temperature Range
LT1221C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Maximum Junction Temperature .......................... $150^{\circ} \mathrm{C}$
Storage Temperature Range ...................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $\qquad$ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1221CN8 |
|  |  |

ELECRRCFL CHRRFCTERSTICS $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 2) |  | 0.5 | 1.0 | mV |
| los | Input Offset Current |  |  | 100 | 300 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 100 | 300 | nA |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | $f=10 \mathrm{kHz}$ |  | 6 |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{i}_{n}$ | Input Noise Current | $f=10 \mathrm{kHz}$ |  | 2 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| RIN | Input Resistance | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 24 | 45 |  | $\mathrm{M} \Omega$ |
|  | Input Resistance | Differential |  | 80 |  | k $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
|  | Input Voltage Range + |  | 12 | 14 |  | V |
|  | Input Voltage Range - |  |  | -13 | -12 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 92 | 114 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 86 | 94 |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 50 | 100 |  | $\mathrm{V} / \mathrm{mV}$ |
| $\mathrm{V}_{\text {OUT + }}$ | Output Swing + | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.0 | 13.0 |  | V |
| Vout - | Output Swing - | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ |  | -13.0 | -12.0 | V |
| SR | Slew Rate | (Note 3) | 200 | 250 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Full Power Bandwidth | 10V Peak (Note 4) |  | 4 |  | MHz |
| GBW | Gain Bandwidth | $\mathrm{f}=1 \mathrm{MHz}$ |  | 150 |  | MHz |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise Time | $A_{V C L}=+4,10 \%-90 \%, 0.1 \mathrm{~V}$ |  | 5 |  | ns |
|  | Overshoot | $\mathrm{A}_{\mathrm{VCL}}=+4,0.1 \mathrm{~V}$ |  | 20 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}, 0.1 \mathrm{~V}$ |  | 5 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 10V Step, 0.1\% |  | 90 |  | ns |
|  | Differential Gain | $f=3.58 \mathrm{MHz}, R_{L}=150 \Omega$ |  | 1.0 |  | \% |
|  | Differential Phase | $f=3.58 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 2.0 |  | Deg. |
| $\mathrm{R}_{0}$ | Output Resistance | $A_{\text {VCL }}=+4, \mathrm{f}=1 \mathrm{MHz}$ |  | 2.5 |  | $\Omega$ |
| IS | Supply Current |  |  | 8 | 10.5 | mA |

ELECTRICPL CHPRPCTERISTICS $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{A}=0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vos | Input Offset Voltage | (Note 2) |  | 0.5 | 2.0 | mV |
|  | Input $\mathrm{V}_{\text {OS }}$ Drift |  |  | 15 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current |  |  | 100 | 400 | nA |
| IB | Input Bias Current |  |  | 100 | 400 | nA |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ | 92 | 114 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 86 | 94 |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 50 | 100 |  | $\mathrm{V} / \mathrm{mV}$ |
| $\mathrm{V}_{\text {OUT + }}$ | Output Swing + | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.0 | 13.0 |  | V |
| Vout - | Output Swing - | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ |  | -13.0 | -12.0 | V |
| SR | Slew Rate | (Note 3) | 180 | 250 |  | V/us |
| IS | Supply Current |  |  | 8 | 11 | mA |

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.
Note 2: Input Offset Voltage is tested with automated test equipment in less than one second.

Note 3: Slew rate is measured between $\pm 10 \mathrm{~V}$ on an output swing of $\pm 12 \mathrm{~V}$.
Note 4: Full power bandwidth $=S R / 2 \pi V_{\text {PEAK }}$.

## TYPICAL PERFORMANCE CHARACTERISTICS





## TYPICAL PGRFORmANCE CHARACTERISTICS



## TYPICAL PGRFORMANCE CHARACTERISTICS



Gain Bandwidth vs
Temperature



Frequency Response vs
Capacitive Load


Small Signal
$A_{V}=+4$


LT1221•TPC17

## Large Signal

$A_{V}=+4$


LT1221•TPC20

Closed Loop Output Impedance vs

Frequency


Small Signal
$A_{V}=-4$


LT1221•TPC18

Large Signal
$A_{V}=-4$


LT1221.TPC21

## APPLICATIONS IMFORMATION

The LT1221 is stable in noise gains of four or greater and may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the nulling circuitry is removed and the amplifier configuration has a high enough noise gain. The suggested nulling circuit for the LT1221 is shown below.


## Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ), and use of low ESR bypass capacitors for high drive current applications (typically $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum). Sockets should be avoided when maximum frequency performance is required, although low-profile sockets can provide reasonable performance up to 50 MHz . For more details see Design Note 50.

Feedback resistor values greater than $5 \mathrm{k} \Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking.

## Input Considerations

Bias current cancellation circuitry is employed on the inputs of the LT1221 so the input bias current and input offset current have identical specifications. For this reason, matching the impedance on the inputs to reduce bias current errors is not necessary. The input pins are pro-
tected by zener diode clamps which limit the maximum differential input voltage to about 6 V . The effect of the clamps can be seen in high slew applications, especially in non-inverting configurations.

## Capacitive Loading

The LT1221 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases both the bandwidth and phase margin decrease. There will be peaking in the frequency domain as shown in the curve Frequency Response vs Capacitive Load. The small signal transient response will with 1000 pF . The large signal response for $A_{V}=+4$ with a $10,000 \mathrm{pF}$ load shows the output slew rate being limited by the short circuit current.


LT1221•TA04
The LT1221 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.

Cable Driving


2-215

## APPLICATIONS INFORMATION

## Compensation

The LT1221 has a typical gain bandwidth product of 150 MHz which allows it to have wide bandwidth in high gain configurations (i.e., in a gain of 10, it will have a bandwidth of about 15 MHz ). The amplifier is stable in a noise gain of four so the ratio of the output signal to the inverting input must be $1 / 4$ or less. Straightforward gain configurations of +4 or -3 are stable, but there are a few configurations that allow the amplifier to be stable for lower signal gains (the noise gain, however, remains four
or more). One example is the summing amplifier on the first page. Each input signal has a gain of -1 to the output, but it is easily seen that this configuration is equivalent to a gain of -3 as far as the amplifier is concerned. Another circuit is shown below with a DC gain of one, but an AC gain of +5 . The break frequency of the RC combination across the amplifier inputs should be approximately a factor of 10 less than the gain bandwidth of the amplifier divided by the high frequency gain (in this case 1/10 of $150 \mathrm{MHz} / 5$ or 3 MHz ).

## TYPICAL APPLICATIONS

Lag Compensation


Wien Bridge Oscillator

$\mathbf{2 0 M H z}, A_{\mathbf{V}}=50$ Instrumentation Amplifier


## SIMPLIFIED SCHEMATIC



2

# Low Noise, Very High Speed Operational Amplifier 

## feATURES

- Gain of +10 Stable Uncompensated
- External Compensation Pin
- 500 MHz Gain Bandwidth
- 200V/ $\mu \mathrm{s}$ Slew Rate
- $3 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Input Noise Voltage
- 100,000 Minimum DC Gain
- 1 mV Maximum Input Offset Voltage
- 300nA Maximum Input Bias Current
- 300nA Maximum Input Offset Current
- 12V Minimum Output Swing into $500 \Omega$
- 90ns Settling Time to 0.1\%
- Drives All Capacitive Loads


## APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- 8, 10, 12-Bit Data Acquisition Systems


## DESCRIPTIOn

The LT1222 is a low noise, very high speed operational amplifier with superior DC performance. The LT1222 features reduced input offset voltage, lower input bias currents, lower noise and higher DC gain than devices with comparable bandwidth and slew rate. The circuit is a single gain stage that includes proprietary DC gain enhancement circuitry to obtain precision with high speed. The LT1222 is stable in gains of +10 without compensation, but the part can be externally compensated for lower closed-loop gain at the expense of lower bandwidth and slew rate. The compensation node can also be used to clamp the output swing. The high gain and fast settling time make the circuit an ideal choice for data acquisition systems. The circuit is also capable of driving large capacitive loads which make it useful in buffer or cable driver applications. The part is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing. For unity gain stable applications the LT1220 can be used, and for gains of four or greater the LT1221 can be used.

## TYPICAL APPLICATION



## ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage $\left(\mathrm{V}^{+}\right.$to $\left.\mathrm{V}^{-}\right)$ .36V
Differential Input Current $\pm 25 \mathrm{~mA}$
Input Voltage $\qquad$
$\qquad$

Output Short Circuit Duration (Note 1) ............Indefinite
Operating Temperature Range LT1222C $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Maximum Junction Temperature ......................... $150^{\circ} \mathrm{C}$ Storage Temperature Range .................-65응 to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1222CN8 |
|  |  |

ELECTRICAL CHARACTERISTICS $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 2) |  | 0.3 | 1.0 | mV |
| los | Input Offset Current |  |  | 100 | 300 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 100 | 300 | nA |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | $\mathrm{f}=10 \mathrm{kHz}$ |  | 3 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{in}_{n}$ | Input Noise Current | $\mathrm{f}=10 \mathrm{kHz}$ |  | 2 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| R | Input Resistance | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 24 | 45 |  | $\mathrm{M} \Omega$ |
|  | Input Resistance | Differential |  | 12 |  | k $\Omega$ |
| ClN | Input Capacitance |  |  | 2 |  | pF |
|  | Input Voltage Range + |  | 12 | 14 |  | V |
|  | Input Voltage Range - |  |  | -13 | -12 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 100 | 120 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 98 | 110 |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 100 | 200 |  | $\mathrm{V} / \mathrm{mV}$ |
| $\mathrm{V}_{\text {OUT }+}$ | Output Swing + | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.0 | 13.0 |  | V |
| $\mathrm{V}_{\text {OUT }-}$ | Output Swing - | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ |  | -13.0 | -12.0 | V |
| SR | Slew Rate | $A_{\text {VCL }}=-10$ (Note 3) | 150 | 200 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Full Power Bandwidth | 10V Peak (Note 4) |  | 3.2 |  | MHz |
| GBW | Gain Bandwidth | $f=1 \mathrm{MHz}$ |  | 500 |  | MHz |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise Time | $\mathrm{A}_{\mathrm{VCL}}=+10,10 \%-90 \%, 0.1 \mathrm{~V}$ |  | 5 |  | ns |
|  | Overshoot | $A_{V C L}=+10,0.1 \mathrm{~V}$ |  | 35 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$, 0.1V |  | 6.5 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 10V Step, 0.1\% |  | 90 |  | ns |
|  | Differential Gain | $f=3.58 \mathrm{MHz}, \mathrm{R}_{L}=150 \Omega$ |  | 1.0 |  | \% |
|  | Differential Phase | $f=3.58 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 2.1 |  | Deg. |
| $\mathrm{R}_{0}$ | Output Resistance | $A_{V C L}=+10, \mathrm{f}=1 \mathrm{MHz}$ |  | 2.5 |  | $\Omega$ |
| $\mathrm{I}_{\text {S }}$ | Supply Current |  |  | 8 | 10.5 | mA |

## ELECTRICAL CHARACTERISTICS $v_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 2) |  | 0.5 | 1.5 | mV |
|  | Input $V_{0 S}$ Drift |  |  | 10 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  |  | 100 | 400 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  |  | 100 | 400 | nA |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 100 | 120 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 98 | 110 |  | dB |
| Avol | Large Signal Voltage Gain | $V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 100 | 200 |  | $\mathrm{V} / \mathrm{mV}$ |
| $\mathrm{V}_{\text {OUT + }}$ | Output Swing + | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.0 | 13.0 |  | V |
| Vout - | Output Swing - | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ |  | -13.0 | -12.0 | V |
| SR | Slew Rate | $A_{\text {VCL }}=-10$ (Note 3) | 150 | 200 |  | V/ $/ \mathrm{s}$ |
| Is | Supply Current |  |  | 8 | 11 | mA |

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.
Note 2: Input offset voltage is tested with automated test equipment in less than one second.

Note 3: Slew rate is guaranteed by measuring the slew currents at the compensation pin.
Note 4: Full power bandwidth $=\mathrm{SR} / 2 \pi \mathrm{~V}_{\text {PEAK }}$.

## TYPICAL PERFORMAROCE CHARACTERISTICS




Output Voltage Swing vs Supply Voltage


## TYPICAL PERFORMARCE CHARACTERISTICS



## TYPICAL PERFORmANCE CHARACTERISTICS



LT1222•TPC13


## Small Signal

$A_{V}=+10$


LT1222.TPC17

Large Signal
$A_{V}=+10$


LT1222. TPC20

Closed Loop Output Impedance vs Frequency


## Small Signal

$A_{V}=-10$


LT1222-TPC18

Large Signal
$A_{V}=-10$

(T1222.TPC21

## APPLICATIONS INFORMATION

The LT1222 is stable without external compensation in noise gains of 10 or greater and may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the nulling circuitry is removed and the amplifier configuration has a high enough noise gain. The suggested nulling circuit for the LT1222 is shown below.

## Offset Nulling and Compensation



## Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ), and use of low ESR bypass capacitors for high drive current applications (typically $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum). Sockets should be avoided when maximum frequency performance is required, although low-profile sockets can provide reasonable performance up to 50 MHz . For more details see Design Note 50.

Feedback resistor values greater than $5 \mathrm{k} \Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking.

## Input Considerations

Bias current cancellation circuitry is employed on the inputs of the LT1222 so the input bias current and input offset current have identical specifications. For this reason, matching the impedance on the inputs to reduce bias current errors is not necessary. The input pins are pro-
tected by zener diode clamps which limit the maximum differential input voltage to about 6 V . The effect of the clamps can be seen in high slew applications, especially in non-inverting configurations.

## Capacitive Loading

The LT1222 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases both the bandwidth and phase margin decrease. There will be peaking in the frequency domain as shown in the curve Frequency Response vs Capacitive Load. The small signal transient response will have more overshoot as shown in the photo $A_{V}=-10$ loaded with 1000 pF . The large signal response for $A_{V}=+10$ with a $10,000 \mathrm{pF}$ load shows the output slew rate being limited by the short circuit current.


LT1222. TA04
The LT1222 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.

## Cable Driving



## applications information

## Compensation

The LT1222 has a typical gain bandwidth product of 500 MHz which allows it to have wide bandwidth in high gain configurations (i.e., in a gain of 100, it will have a bandwidth of 5 MHz . For added flexibility the amplifier frequency response may be adjusted by adding capacitance from pin 5 to ground. A compensation capacitor may be used to reduce overshoot, to allow the amplifier to be used in lower noise gain configurations, or simply to reduce bandwidth. The table below shows gain and compensation capacitor versus -3dB bandwidth, maximum peaking in the frequency domain, and small signal overshoot.

| $\mathbf{A}_{\mathbf{v}}$ | $\mathbf{C}_{\mathbf{C}}$ | $\mathbf{f}_{-3 \mathrm{~dB}}$ | $\mathbf{M p}$ | $\mathbf{0 S}$ |
| :--- | :--- | :--- | :--- | :--- |
| -1 | 30 pF | 79 MHz | 4.5 dB | $35 \%$ |
| -1 | 50 pF | 70 MHz | 0.5 dB | $10 \%$ |
| -1 | 82 pF | 44 MHz | 0 | 0 |
| -1 | 150 pF | 11 MHz | 0 | 0 |
| +5 | 5 pF | 92 MHz | 7.3 dB | $55 \%$ |
| +5 | 10 pF | 82 MHz | 2.2 dB | $25 \%$ |
| +5 | 20 pF | 46 MHz | 0.1 dB | $5 \%$ |
| +5 | 30 pF | 24 MHz | 0 | 0 |
| +5 | 50 pF | 11 MHz | 0 | 0 |
| +10 | 0 | 90 MHz | 4.3 dB | $35 \%$ |
| +10 | 5 pF | 55 MHz | 0.1 dB | $5 \%$ |
| +10 | 10 pF | 26 MHz | 0 | 0 |
| +10 | 20 pF | 12 MHz | 0 | 0 |
| +20 | 0 | 40 MHz | 0.1 dB | $5 \%$ |
| +20 | 5 pF | 17 MHz | 0 | 0 |
| +20 | 10 pF | 10 MHz | 0 | 0 |

TYPICAL APPLICATIONS

For frequencies less than or equal to 10 MHz the frequency response of the amplifier is approximately :

$$
f=\frac{1}{2 \pi \cdot 53 \Omega \cdot\left(C_{C}+6 p F\right)} \cdot \frac{1}{\text { Noise Gain }}
$$

Adjusting the bandwidth also affects the slew rate of the amplifier as follows:

$$
S R=(1.2 m A) /\left(C_{C}+6 p F\right)
$$

An example would be a gain of -10 (noise gain of 11) and $\mathrm{C}_{\mathrm{C}}=20 \mathrm{pF}$ which has about 10.5 MHz bandwidth and $46 \mathrm{~V} / \mu \mathrm{s}$ slew rate. It should be noted that the LT1222 is not stable in $A_{V}=+1$ unless $C_{C}=100 \mathrm{pF}$ and 200pF is placed on the output ( $f=25 \mathrm{MHz}$, slew rate $=11 \mathrm{~V} / \mu \mathrm{s}$ ). In any application, to reduce peaking, increase gain or add more compensation capacitance.

## Output Clamping

Access to the internal compensation node at pin 5 also allows the output swing of the LT1222 to be clamped. An example is shown on the front page of the data sheet. The compensation node is approximately one diode drop above the output and can source or sink about 1.2 mA . Back-toback Schottky diodes clamp pin 5 to a diode drop above ground so the output is clamped to $\pm 0.5 \mathrm{~V}$ (the drop of the Schottkys at 1.2 mA ). The diode reference is bypassed for good AC response. This circuit is particularly useful for amplifying the voltage at false sum nodes used in settling time measurements.


## sImPLIFIED SCHEMATIC



# 100MHz Current Feedback Amplifier 

## feATURES

- 100MHz Bandwidth at $A_{V}=1$
- $1000 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate
- Wide Supply Range, $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- 1 mV Input Offset Voltage
- $1 \mu \mathrm{~A}$ Input Bias Current
- $5 \mathrm{M} \Omega$ Input Resistance
- 75ns Settling Time to $0.1 \%$
- 50mA Output Current
- 6mA Quiescent Current


## APPLICATIONS

- Video Amplifiers
- Buffers
- IF and RF Amplification
- Cable Drivers
- 8, 10, 12-Bit Data Acquisition Systems


## DESCRIPTIOn

The LT1223 is a 100 MHz current feedback amplifier with very good DC characteristics. The LT1223's high slew rate, $1000 \mathrm{~V} / \mu \mathrm{s}$, wide supply range, $\pm 15 \mathrm{~V}$, and large output drive, $\pm 50 \mathrm{~mA}$, make it ideal for driving analog signals over double terminated cables. The current feedback amplifier has high gain bandwidth at high gains, unlike conventional op amps.

The LT1223 comes in the industry standard pinout and can upgrade the performance of many older products.
The LT1223 is manufactured on Linear Technology's proprietary complementary bipolar process.

## TYPICAL APPLICATION

Video Cable Driver

$A_{V}=1+\frac{R_{f}}{R_{g}}$
AT AMPLIFIER OUTPUT.
6dB LESS AT VOUT.
LT1223.TA02

Voltage Gain vs Frequency


## ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION

| Supply Voltage |  |
| :---: | :---: |
| Differential Input Vol |  |
| Input Voltage ..........................Equal to Supply Voltage |  |
| Output Short Circuit Duration (Note 1) .........Continuous |  |
| Operating Temperature Range |  |
| LT1223M | 0 $125^{\circ}$ |
| LT1223C | .$^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage Temperature Range ................ $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  |
| Junction Temperature Plastic Package .......... $150^{\circ} \mathrm{C}$ |  |
| Junction Temperature Ceramic Package ........ $175^{\circ} \mathrm{C}$ |  |
| Lead Temperature (Soldering, 10 sec .) ............... $300^{\circ} \mathrm{C}$ |  |


| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
| NULL 1 - 88 SHutdown | LT1223MJ8 |
| $-1 \mathrm{n} 27^{\mathrm{v+}}$ | LT1223CJ8 |
| IN 3 - 6 Out | LT1223CN8 |
| $5 \square 5$ NuLL | LT1223CS8 |
| 8-LEAD CERAMIC DIP 8 -LEADD PLASTIC DIP | S8 PART MARKING |
| ${ }_{8}$-LEAD PLASTIC SOIC | 1223 |

## ELECTRICAL CHARACTERISTICS $V_{s}= \pm 15, T_{\mathrm{A}}=255^{6}$, , uness ontemisise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1223M/C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | $V_{C M}=0 \mathrm{~V}$ |  | $\pm 1$ | $\pm 3$ | mV |
| $1 \mathrm{IN}^{+}$ | Non-Inverting Input Current | $V_{C M}=0 \mathrm{~V}$ |  | $\pm 1$ | $\pm 3$ | $\mu \mathrm{A}$ |
| $\underline{11}^{(1-}$ | Inverting Input Current | $V_{C M}=0 \mathrm{~V}$ |  | $\pm 1$ | $\pm 3$ | $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Density | $f=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k}, \mathrm{R}_{G}=10 \Omega$ |  | 3.3 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $i_{n}$ | Input Noise Current Density | $f=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=10 \Omega$ |  | 2.2 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}$ | 1 | 10 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 1.5 |  | pF |
|  | Input Voltage Range |  | $\pm 10$ | $\pm 12$ |  | V |
| CMRR | Common Mode Rejection Ratio | $V_{\text {CM }}= \pm 10 \mathrm{~V}$ | 56 | 63 |  | dB |
|  | Inverting Input Current Common Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ |  | 30 | 100 | nAN |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 68 | 80 |  | dB |
|  | Non-Inverting Input Current Power Supply Rejection | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ |  | 12 | 100 | $n A N$ |
|  | Inverting Input Current Power Supply Rejection | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ |  | 60 | 500 | nAN |
| $A_{V}$ | Large Signal Voltage Gain | $\mathrm{R}_{\text {LOAD }}=400 \Omega, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}$ | 70 | 89 |  | dB |
| $\mathrm{R}_{0 \mathrm{~L}}$ | Transresistance, $\Delta \mathrm{V}_{\text {OUT }} /\left.\Delta\right\|_{\mathbb{N}^{-}}$ | $\mathrm{R}_{\text {LOAD }}=400 \Omega, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}$ | 1.5 | 5 |  | M $\Omega$ |
| Vout | Maximum Output Voltage Swing | $\mathrm{R}_{\text {LOAD }}=200 \Omega$ | $\pm 10$ | $\pm 12$ |  | V |
| Iout | Maximum Output Current | $R_{\text {LOAD }}=200 \Omega$ | 50 | 60 |  | mA |
| SR | Slew Rate | $\mathrm{R}_{\mathrm{F}}=1.5 \mathrm{k}, \mathrm{R}_{G}=1.5 \mathrm{k}$, (Note 2) | 800 | 1300 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| BW | Bandwidth | $R_{F}=1 \mathrm{k}, \mathrm{R}_{G}=1 \mathrm{k}, \mathrm{V}_{\text {OUT }}=100 \mathrm{mV}$ |  | 100 |  | MHz |
| $t_{r}$ | Rise Time | $\mathrm{R}_{\mathrm{F}}=1.5 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=1.5 \mathrm{k}, \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ |  | 6.0 |  | ns |
| tPD | Propagation Delay | $\mathrm{R}_{\mathrm{F}}=1.5 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=1.5 \mathrm{k}, \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ |  | 6.0 |  | ns |
|  | Overshoot | $\mathrm{R}_{\mathrm{F}}=1.5 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=1.5 \mathrm{k}, \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ |  | 5 |  | \% |
| ts | Settling Time, 0.1\% | $\mathrm{R}_{\mathrm{F}}=1 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=1 \mathrm{k}, \mathrm{V}_{\text {OUT }}=10 \mathrm{~V}$ |  | 75 |  | ns |
|  | Differential Gain | $R_{F}=1 k, R_{G}=1 k, R_{L}=150 \Omega$ |  | 0.02 |  | \% |
|  | Differential Phase | $R_{F}=1 \mathrm{k}, \mathrm{R}_{G}=1 \mathrm{k}, \mathrm{R}_{L}=150 \Omega$ |  | 0.12 |  | Deg. |
| R OUT | Open Loop Output Resistance | $V_{\text {OUT }}=0$, IOUT $=0$ |  | 35 |  | $\Omega$ |
| Is | Supply Current | $V_{\text {IN }}=0 \mathrm{~V}$ |  | 6 | 10 | mA |
|  | Supply Current, Shutdown | Pin 8 Current $=200 \mu \mathrm{~A}$ |  | 2 | 4 | mA |

## 

| SYMBOL | PARAMETER | CONDITIONS |  | LT1223C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $V_{C M}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 1$ | $\pm 3$ | mV |
| $1 \mathrm{ln}^{+}$ | Non-Inverting Input Current | $V_{C M}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 1$ | $\pm 3$ | $\mu \mathrm{A}$ |
| lin | Inverting Input Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 1$ | $\pm 3$ | $\mu \mathrm{A}$ |
| R ${ }_{\text {IN }}$ | Input Resistance | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}$ | $\bullet$ | 1 | 10 |  | $\mathrm{M} \Omega$ |
|  | Input Voltage Range |  | $\bullet$ | $\pm 10$ | $\pm 12$ |  | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | $\bullet$ | 56 | 63 |  | dB |
|  | Inverting Input Current Common Mode Rejection | $\mathrm{V}_{\text {CM }}= \pm 10 \mathrm{~V}$ | $\bullet$ |  | 30 | 100 | nAN |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ | 68 | 80 |  | dB |
|  | Non-Inverting Input Current Power Supply Rejection | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ |  | 12 | 100 | nAN |
|  | Inverting Input Current Power Supply Rejection | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | $\bullet$ |  | 60 | 500 | $n \mathrm{AN}$ |
| $A_{V}$ | Large Signal Voltage Gain | $\mathrm{R}_{\text {LOAD }}=400 \Omega, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}$ | $\bullet$ | 70 | 89 |  | dB |
| ROL | Transresistance, $\Delta \mathrm{V}_{\text {OUT }} /\left.\Delta\right\|_{\mathrm{IN}^{-}}$ | $R_{\text {LOAD }}=400 \Omega, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}$ | - | 1.5 | 5 |  | $\mathrm{M} \Omega$ |
| Vout | Maximum Output Voltage Swing | $\mathrm{R}_{\text {LOAD }}=200 \Omega$ | $\bullet$ | $\pm 10$ | $\pm 12$ |  | V |
| lout | Maximum Output Current | $\mathrm{R}_{\text {LOAD }}=200 \Omega$ | $\bullet$ | 50 | 60 |  | mA |
| Is | Supply Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | $\bullet$ |  | 6 | 10 | mA |
|  | Supply Current, Shutdown | Pin 8 Current $=200 \mu \mathrm{~A}$ | $\bullet$ |  | 2 | 4 | mA |

## ELETRICFL CHARACTERISTICS $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathrm{OV},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1223M |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $V_{C M}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 1$ | $\pm 5$ | mV |
| lin+ | Non-Inverting Input Current | $V_{C M}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 1$ | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{lN}^{-}$ | Inverting Input Current | $V_{C M}=0 \mathrm{~V}$ | $\bullet$ |  | $\pm 1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| RIN | Input Resistance | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}$ | $\bullet$ | 1 | 10 |  | M $\Omega$ |
|  | Input Voltage Range |  | $\bullet$ | $\pm 10$ | $\pm 12$ |  | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 10 \mathrm{~V}$ | $\bullet$ | 56 | 63 |  | dB |
|  | Inverting Input Current Common Mode Rejection | $\mathrm{V}_{\text {CM }}= \pm 10 \mathrm{~V}$ | $\bullet$ |  | 30 | 100 | $n \mathrm{AN}$ |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | $\bullet$ | 68 | 80 |  | dB |
|  | Non-Inverting Input Current Power Supply Rejection | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | $\bullet$ |  | 12 | 200 | $n \mathrm{AN}$ |
|  | Inverting Input Current Power Supply Rejection | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - |  | 60 | 500 | nA N |
| $A_{V}$ | Large Signal Voltage Gain | $\mathrm{R}_{\text {LOAD }}=400 \Omega, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}$ | $\bullet$ | 70 | 89 |  | dB |
| $\mathrm{R}_{0 \mathrm{~L}}$ | Transresistance, $\Delta \mathrm{V}_{\text {OUT }} /\left.\Delta\right\|_{\mathbb{I N}^{-}}$ | $R_{\text {LOAD }}=400 \Omega, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}$ | $\bullet$ | 1.5 | 5 |  | M $\Omega$ |
| V OUT | Maximum Output Voltage Swing | $\mathrm{R}_{\text {LOAD }}=200 \Omega$ | $\bullet$ | $\pm 7$ | $\pm 12$ |  | V |
| IOUT | Maximum Output Current | $R_{\text {LOAD }}=200 \Omega$ | $\bullet$ | 35 | 60 |  | mA |
| Is | Supply Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | $\bullet$ |  | 6 | 10 | mA |
|  | Supply Current, Shutdown | Pin 8 Current $=200 \mu \mathrm{~A}$ | $\bullet$ |  | 2 | 4 | mA |

The denotes the specifications which apply over the full operating temperature range.
Note 1: A heat sink may be required.
Note 2: Non-inverting operation, $\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}$, measured at $\pm 5 \mathrm{~V}$.

## TYPICAL PERFORMANCE CHARACTERISTICS








LT1223. tpC06


LTI223. TPC07



## TYPICAL PERFORMANCE CHARACTERISTICS



Maximum Capacitive Load vs Feedback Resistor


Spot Noise Voltage and Current vs Frequency

-3dB Bandwidth vs Supply Voltage


Open Loop Voltage Gain vs Load Resistor


LT1223. TPC15


Transimpedance vs Load Resistor


Power Supply Rejection vs


## TYPICAL PERFORMANCE CHARACTERISTICS



## APPLICATIONS INFORMATION

The curve on the first page shows the LT1223 voltage gain versus frequency while driving $100 \Omega$, for five gain settings from 1 to 100 . The feedback resistor is a constant 1 k and the gain resistor is varied from infinity to $10 \Omega$. Shown for comparison is a plot of the fixed 100 MHz gain bandwidth limitation that a voltage feedback amplifier would have. It is obvious that for gains greater than one, the LT1223 provides 3 to 20 times more bandwidth. It is also evident that second order effects reduce the bandwidth somewhat at the higher gain settings.

## Feedback Resistor Selection

Because the feedback resistor determines the compensation of the LT1223, bandwidth and transient response can be optimized for almost every application. To increase the bandwidth when using higher gains, the feedback resistor (and gain resistor) can be reduced from the nominal 1 k value. The Minimum Feedback Resistor versus Voltage Gain curve shows the values to use for $\pm 15 \mathrm{~V}$ supplies. Larger feedback resistors can also be used to slow down the LT1223 as shown in the -3 dB Bandwidth versus Feedback Resistor curve.

## Capacitive Loads

The LT1223 can be isolated from capacitive loads with a small resistor ( $10 \Omega$ to $20 \Omega$ ) or it can drive the capacitive load directly if the feedback resistor is increased. Both techniques lower the amplifier's bandwidth about the same amount. The advantage of resistive isolation is that the bandwidth is only reduced when the capacitive load is present. The disadvantage of resistor isolation is that resistive loading causes gain errors. Because the DC accuracy is not degraded with resistive loading, the desired way of driving capacitive loads, such as flash converters, is to increase the feedback resistor. The Maximum Capacitive Load versus Feedback Resistor curve shows the value of feedback resistor and capacitive load that gives 5dB of peaking. For less peaking, use a larger feedback resistor.

## Power Supplies

The LT1223 may be operated with single or split supplies as low as $\pm 4 \mathrm{~V}$ ( 8 V total) to as high as $\pm 18 \mathrm{~V}$ ( 36 V total). It
is not necessary to use equal value split supplies, however, the offset voltage will degrade about $350 \mu \mathrm{~V}$ per volt of mismatch. The internal compensation capacitor decreases with increasing supply voltage. The -3dB Bandwidth versus Supply Voltage curve shows how this affects the bandwidth for various feedback resistors. Generally, the bandwidth at $\pm 5 \mathrm{~V}$ supplies is about half the value it is at $\pm 15 \mathrm{~V}$ supplies for a given feedback resistor.

The LT1223 is very stable even with minimal supply bypassing, however, the transient response will suffer if the supply rings. It is recommended for good slew rate and settling time that $4.7 \mu \mathrm{~F}$ tantalum capacitors be placed within 0.5 inches of the supply pins.

## Input Range

The non-inverting input of the LT1223 looks like a 10M resistor in parallel with a 3 pF capacitor until the common mode range is exceeded. The input impedance drops somewhat and the input current rises to about $10 \mu \mathrm{~A}$ when the input comes too close to the supplies. Eventually, when the input exceeds the supply by one diode drop, the base collector junction of the input transistor forward biases and the input current rises dramatically. The input current should be limited to 10 mA when exceeding the supplies. The amplifier will recover quickly when the input is returned to its normal common mode range unless the input was over 500 mV beyond the supplies, then it will take an extra 100 ns .

## Offset Adjust

Output offset voltage is equal to the input offset voltage times the gain plus the inverting input bias current times the feedback resistor. For low gain applications ( 3 or less) a $10 \mathrm{k} \Omega$ pot connected to pins 1 and 5 with wiper to $\mathrm{V}^{+}$will trim the inverting input current $( \pm 10 \mu \mathrm{~A})$ to null the output; it does not change the offset voltage very much. If the LT1223 is used in a high gain application, where input offset voltage is the dominate error, it can be nulled by pulling approximately $100 \mu \mathrm{~A}$ from pin 1 or 5 . The easy way to do this is to use a $10 \mathrm{k} \Omega$ pot between pin 1 and 5 with a $150 \mathrm{k} \Omega$ resistor from the wiper to ground for 15 V supply applications. Use a 47 k resistor when operating on a 5 V supply.

## APPLICATIONS INFORMATION

## Shutdown

Pin 8 activates a shutdown control function. Pulling more than $200 \mu \mathrm{~A}$ from pin 8 drops the supply current to less than 3 mA , and puts the output into a high impedance state. The easy way to force shutdown is to ground pin 8 , using an open collector (drain) logic stage. An internal resistor limits current, allowing direct interfacing with no additional parts. When pin 8 is open, the LT1223 operates normally.

## Slew Rate

The slew rate of a current feedback amplifier is not independent of the amplifier gain configuration the way it is in a traditional op amp. This is because the input stage and the output stage both have slew rate limitations. Inverting amplifiers do not slew the input and are therefore limited only by the output stage. High gain, non-inverting amplifiers are similar. The input stage slew rate of the LT1223 is about $350 \mathrm{~V} / \mu \mathrm{s}$ before it becomes non-linear and is enhanced by the normally reverse biased emitters on the input transistors. The output slew rate depends on the size of the feedback resistors. The peak output slew rate is about $2000 \mathrm{~V} / \mu \mathrm{s}$ with a 1 k feedback resistor and drops proportionally for larger values. At an output slew rate of $1000 \mathrm{~V} / \mu \mathrm{s}$ or more, the transistors in the "mirror circuits" will begin to saturate due to the large feedback currents. This causes the output to have slew induced overshoot and is somewhat unusual looking; it is in no way harmful or dangerous to the device. The photos show the LT1223 in a non-inverting gain of three ( $\mathrm{R}_{\mathrm{f}}=1 \mathrm{k}, \mathrm{R}_{\mathrm{g}}=500 \Omega$ ) with a 20 V peak-to-peak output slewing at $500 \mathrm{~V} / \mu \mathrm{s}, 1000 \mathrm{~V} / \mu \mathrm{s}$ and $2000 \mathrm{~V} / \mu \mathrm{s}$.

## Settling Time

The Inverting Amplifier Settling Time versus Output Step curve shows that the LT1223 will settle to within 1 mV of final value in less than 100 ns for all output changes of 10 V or less. When operated as an inverting amplifier there is less than $500 \mu \mathrm{~V}$ of thermal settling in the amplifier. However, when operating the LT1223 as a non-inverting amplifier, there is an additional thermal settling component that is about $200 \mu \mathrm{~V}$ for every volt of input common mode change. So a non-inverting gain of one amplifier will


Output Slew Rate at $2000 \mathrm{~V} /$ /us Shows Aberrations (See Text)


## APPLICATIONS INFORMATION

have about 2.5 mV thermal tail on a 10 V step. Unfortunately, reducing the input signal and increasing the gain always results in a thermal tail of about the same amount for a given output step. For this reason we show separate graphs of 10 mV and 1 mV non-inverting amplifier settling times. Just as the bandwidth of the LT1223 is fairly constant for various closed loop gains, the settling time remains constant as well.

## Adjustable Gain Amplifier

To make a variable gain amplifier with the LT1223, vary the value of $\mathrm{R}_{\mathrm{g}}$. The implementation of $\mathrm{R}_{\mathrm{g}}$ can be a pot, a light controlled resistor, a FET, or any other low capacitance variable resistor. The value of $R_{f}$ should not be varied to change the gain. If $R_{f}$ is changed, then the bandwidth will be reduced at maximum gain and the circuit will oscillate when $R_{f}$ is very small.


## Adjustable Bandwidth Amplifier

Because the resistance at the inverting input determines the bandwidth of the LT1223, an adjustable bandwidth circuit can be made easily. The gain is set as before with $R_{f}$ and $R_{g}$; the bandwidth is maximum when the variable resistor is at a minimum.


## Accurate Bandwidth Limiting The LT1223

It is very common to limit the bandwidth of an op amp by putting a small capacitor in parallel with R $_{f}$. DO NOT PUT A SMALL CAPACITOR FROM THE INVERTING INPUT OF ACURRENTFEEDBACK AMPLIFIERTO ANYWHERE ELSE, ESPECIALLY NOT TO THE OUTPUT. The capacitor on the inverting input will cause peaking or oscillations. If you need to limit the bandwidth of a current feedback amplifier, use a resistor and capacitor at the non-inverting input (R1 \& C1). This technique will also cancel (to a degree) the peaking caused by stray capacitance at the inverting input. Unfortunately, this will not limit the output noise the way it does for the op amp.


## Current Feedback Amplifier Integrator

Since we remember that the inverting input wants to see a resistor, we can add one to the standard integrator circuit. This generates a new summing node where we can apply capacitive feedback. The LT1223 integrator has excellent large signal capability and accurate phase shift at high frequencies.


## APPLICATIONS INFORMATION

## Summing Amplifier (DC Accurate)

The summing amplifier is easily made by adding additional inputs to the basic inverting amplifier configuration. The LT1223 has no $\mathrm{l}_{0 \mathrm{~s}}$ spec because there is no correlation between the two input bias currents. Therefore, we will not improve the DC accuracy of the inverting amplifier by putting in the extra resistor in the non-inverting input.


## Difference Amplifier

The LT1223 difference amplifier delivers excellent performance if the source impedance is very low. This is because the common mode input resistance is only equal to $R_{f}+R_{g}$.


## Video Instrumentation Amplifier

This instrumentation amplifier uses two LT1223s to increase the input resistance to well over $1 \mathrm{M} \Omega$. This makes an excellent "loop through" or cable sensing amplifier if
the inverting input (A1) senses the shield and the noninverting input (A2) senses the center conductor. Since this amplifier does not load the cable (take care to minimize stray capacitance) and it rejects common mode hum and noise, several amplifiers can sense the signal with only one termination at the end of the cable. The design equations are simple. Just select the gain you need (it should be two or more) and the value of the feedback resistor (typically 1 k ) and calculate $\mathrm{R}_{\mathrm{g} 1}$ and $\mathrm{R}_{\mathrm{g} 2}$. The gain can be tweaked with $\mathrm{R}_{\mathrm{g} 2}$ and the CMRR with $\mathrm{R}_{\mathrm{g} 1}$ if needed. The bandwidth of the non-inverting input signal is not reduced by the presence of the other amplifier, however, the inverting input signal bandwidth is reduced since it passes two amplifiers. The CMRR is good at high frequencies because the bandwidth of the amplifiers are about the same even though they do not necessarily operate at the same gain.

$V_{\text {OUT }}=G\left(V_{I^{+}}-V_{I N^{-}}\right)$
$R_{f 1}=R_{f 2} ; R_{g 1}=(G-1) R_{f 2} ; R_{g 2}=\frac{R_{12}}{G-1}$
TRIM GAIN (G) WITH $\mathrm{R}_{\mathrm{g} 2}$; TRIM CMRR WITH $\mathrm{R}_{\mathrm{g} 1}$

## Cable Driver

The cable driver circuit is shown on the front page. When driving a cable it is important to properly terminate both ends if even modest high frequency performance is required. The additional advantage of this is that it isolates the capacitive load of the cable from the amplifier so it can operate at maximum bandwidth.
$V_{\text {OUT }}=G\left(V_{I N^{+}}-V_{\text {IN }}\right)$

$$
\text { ; TRIM CMRR WITH R }{ }_{\mathrm{g} 1}
$$

## TYPICAL APPLICATION



## SIMPLIFIED SCHEMATIC



# Very High Speed Operational Amplifier 

## feATURES

- Unity Gain Stable
- 45 MHz Gain Bandwidth
- $400 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate
- $7 \mathrm{~V} / \mathrm{mV}$ DC Gain, $\mathrm{R}_{\mathrm{L}}=500 \Omega$
- 2 mV Input Offset Voltage
- $\pm 12 \mathrm{~V}$ Output Swing into $500 \Omega$
- Wide Supply Range $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- 7mA Supply Current
- 90ns Settling Time to $0.1 \%$, 10V Step
- Drives All Capacitive Loads


## APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems


## DESCRIPTION

The LT1224 is a very high speed operational amplifier with excellent DC performance. The LT1224 features reduced input offset voltage and higher DC gain than devices with comparable bandwidth and slew rate. The circuit is a single gain stage with outstanding settling characteristics. The fast settling time makes the circuit an ideal choice for data acquisition systems. The output is capable of driving a $500 \Omega$ load to $\pm 12 \mathrm{~V}$ with $\pm 15 \mathrm{~V}$ supplies and a $150 \Omega$ load to $\pm 3 \mathrm{~V}$ on $\pm 5 \mathrm{~V}$ supplies. The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications.

The LT1224 is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing.

## TYPICAL APPLICATION



Inverter Pulse Response


## ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ............................... 36 V
Differential Input Voltage ....................................... $\pm 6 \mathrm{~V}$
Input Voltage ........................................................ $\pm$ V
Output Short Circuit Duration (Note 1) ............Indefinite
Operating Temperature Range LT1224C $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Maximum Junction Temperature
Plastic Package
e. $\qquad$
Storage Temperature Range
$\qquad$
Lead Temperature (Soldering, 10 sec.) $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\qquad$ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1224CN8 <br> LT1224CS8 |
|  | S8 PART MARKING |
| T1224 - POIO1 | 1224 |

ELECTRICAL CHARACTERISTICS $v_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{v}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 2) |  | 0.5 | 2.0 | mV |
| los | Input Offset Current |  |  | 100 | 400 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  |  | 4 | 8 | $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | $f=10 \mathrm{kHz}$ |  | 22 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $i_{n}$ | Input Noise Current | $\mathrm{f}=10 \mathrm{kHz}$ |  | 1.5 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| RIN | Input Resistance | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 24 | 40 |  | $\mathrm{M} \Omega$ |
|  | Input Resistance | Differential |  | 250 |  | $\mathrm{k} \Omega$ |
| $\mathrm{Cl}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
|  | Input Voltage Range + |  | 12 | 14 |  | V |
|  | Input Voltage Range - |  |  | -13 | -12 | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 86 | 100 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 75 | 84 |  | dB |
| AVOL | Large Signal Voltage Gain | $V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 3.3 | 7 |  | $\mathrm{V} / \mathrm{mV}$ |
| Vout | Output Swing | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.0 | 13.3 |  | $\pm \mathrm{V}$ |
| IOUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 12 \mathrm{~V}$ | 24 | 40 |  | mA |
| SR | Slew Rate | $A_{V C L}=-2,($ Note 3) | 250 | 400 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Full Power Bandwidth | 10V Peak, (Note 4) |  | 6.4 |  | MHz |
| GBW | Gain Bandwidth | $f=1 \mathrm{MHz}$ |  | 45 |  | MHz |
| $\mathrm{tr}_{\underline{\text { r }}} \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $A_{\text {VCL }}=+1,10 \%-90 \%, 0.1 \mathrm{~V}$ |  | 5 |  | ns |
|  | Overshoot | $A_{V C L}=+1,0.1 \mathrm{~V}$ |  | 30 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 5 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 10V Step, 0.1\% |  | 90 |  | ns |
|  | Differential Gain | $f=3.58 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 1.0 |  | \% |
|  | Differential Phase | $f=3.58 \mathrm{MHz}, \mathrm{R}_{L}=150 \Omega$ |  | 2.4 |  | Deg |
| $\mathrm{R}_{0}$ | Output Resistance | $A_{\text {VCL }}=+1, f=1 \mathrm{MHz}$ |  | 2.5 |  | $\Omega$ |
| Is | Supply Current |  |  | 7 | 9 | mA |

## ELECTRICRL CMARACTERISTICS $V_{S}= \pm 5 V, T_{A}=25^{\circ} C, R_{L}=1 \mathrm{k} \Omega, V_{C M}=0 V$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 2) |  | 1.0 | 4.0 | mV |
| Ios | Input Offset Current |  |  | 100 | 400 | $n \mathrm{~A}$ |
| IB | Input Bias Current |  |  | 4 | 8 | $\mu \mathrm{A}$ |
|  | Input Voltage Range + |  | 2.5 | 4 |  | V |
|  | Input Voltage Range - |  |  | -3 | -2.5 | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V}$ | 86 | 98 |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 2.5 | 7 |  | $\mathrm{V} / \mathrm{mV}$ |
|  | Large Signal Voltage Gain | $\mathrm{V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 3 |  | $\mathrm{V} / \mathrm{mV}$ |
| V ${ }_{\text {OUT }}$ | Output Swing | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 3.0 | 3.7 |  | $\pm \mathrm{V}$ |
|  | Output Swing | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | 3.0 | 3.3 |  | $\pm \mathrm{V}$ |
| IOUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 3 \mathrm{~V}$ | 20 | 40 |  | mA |
| SR | Slew Rate | $\mathrm{A}_{\mathrm{VCL}}=-2$, (Note 3) |  | 250 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Full Power Bandwidth | 3V Peak, (Note 4) |  | 13.3 |  | MHz |
| GBW | Gain Bandwidth | $f=1 \mathrm{MHz}$ |  | 34 |  | MHz |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $A_{\text {VCL }}=+1,10 \%-90 \%, 0.1 \mathrm{~V}$ |  | 7 |  | ns |
|  | Overshoot | $\mathrm{A}_{\mathrm{VCL}}=+1,0.1 \mathrm{~V}$ |  | 20 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Settling Time | -2.5V to 2.5V, 0.1\% |  | 90 |  | ns |
| Is | Supply Current |  |  | 7 | 9 | mA |

ELECTRICRL CARRACTERISTCS $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0}$ | Input Offset Voltage | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, (Note 2) |  | 1 | 4 | mV |
|  | Input Offset Voltage | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$, (Note 2) |  | 2 | 5 | mV |
|  | Input $\mathrm{V}_{\text {OS }}$ Drift |  |  | 25 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ |  | 100 | 600 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 4 | 9 | $\mu \mathrm{A}$ |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {CM }}= \pm 2.5 \mathrm{~V}$ | 83 | 98 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 73 | 84 |  | dB |
| Avol | Large Signal Voltage Gain | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 2.5 | 7 |  | $\mathrm{V} / \mathrm{mV}$ |
|  | Large Signal Voltage Gain | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 2.0 | 7 |  | $\mathrm{V} / \mathrm{mV}$ |
| V OUT | Output Swing | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.0 | 13.3 |  | $\pm V$ |
|  | Output Swing | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ or $150 \Omega$ | 3.0 | 3.3 |  | $\pm \mathrm{V}$ |
| IOUT | Output Current | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 12 \mathrm{~V}$ | 24 | 40 |  | mA |
|  | Output Current | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 3 \mathrm{~V}$ | 20 | 40 |  | mA |
| SR | Slew Rate | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{AVCL}=-2$, (Note 3) | 250 | 400 |  | V/ $/ \mathrm{s}$ |
| Is | Supply Current | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ |  | 7 | 10.5 | mA |

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.
Note 2: Input offset voltage is tested with automated test equipment in <1 second.

Note 3: Slew rate is measured in a gain of -2 between $\pm 10 \mathrm{~V}$ on the output with $\pm 6 \mathrm{~V}$ on the input for $\pm 15 \mathrm{~V}$ supplies and $\pm 2 \mathrm{~V}$ on the output with $\pm 1.75 \mathrm{~V}$ on the input for $\pm 5 \mathrm{~V}$ supplies.
Note 4: Full power bandwidth is calculated from the slew rate measurement: $F P B W=S R / 2 \pi V p$.

## TYPICAL PGRFORmANCE CHARACTERISTICS



Output Voltage Swing vs Resistive Load


Supply Current vs Temperature



Input Bias Current vs Input Common Mode Voltage



Output Voltage Swing vs
Supply Voltage


LTT1224-TPCO3

Open Loop Gain vs Resistive Load


Output Short Circuit Current vs Temperature


## TYPICAL PERFORMANCE CHARACTERISTICS



Voltage Gain and Phase vs
Frequency


LT1224.TPC14

Closed Loop Output Impedance vs Frequency



Power Supply Rejection Ratio vs
Frequency

Output Swing vs Settling Time



Frequency Response vs Capacitive Load


LT1224 - TPC15


## APPLICATIONS INFORMATION

The LT1224 may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1224 is shown below.


LT1224-TA03

## Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ), and use of low ESR bypass capacitors for high drive current applications (typically $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50 MHz . For more details see Design Note 50. Feedback resistor values greater than $5 k \Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking. If feedback resistors greater than $5 \mathrm{k} \Omega$ are used, a parallel capacitor of 5 pF to 10 pF should be used to cancel the input pole and optimize dynamic performance.

## Transient Response

The LT1224 gain bandwidth is 45 MHz when measured at $f=1 \mathrm{MHz}$. The actual frequency response in unity gain is considerably higher than 45MHz due to peaking caused by a second pole beyond the unity gain crossover. This is reflected in the $50^{\circ}$ phase margin and shows up as
overshoot in the unity gain small signal transient response. Higher noise gain configurations exhibit less overshoot as seen in the inverting gain of one response.


The large signal responses in both inverting and noninverting gain show symmetrical slewing characteristics. Normally the non-inverting response has a much faster rising edge than falling edge due to the rapid change in input common mode voltage which affects the tail current of the input differential pair. Slew enhancement circuitry has been added to the LT1224 so that the non-inverting slew rate response is balanced.

Large Signal, $A_{V}=+1$
Large Signal, $A_{V}=-1$


LT1224.ta05

## Input Considerations

Resistors in series with the inputs are recommended for the LT1224 in applications where the differential input voltage exceeds $\pm 6 \mathrm{~V}$ continuously or on a transient basis. An example would be in non-inverting configurations with high input slew rates or when driving heavy capacitive loads. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

## APPLICATIONS INFORMATION

## Capacitive Loading

The LT1224 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. The photo of the small signal response with 1000pF load shows $50 \%$ peaking. The large signal response with a $10,000 \mathrm{pF}$ load shows the output slew rate being limited by the short circuit current.


$$
A_{V}=+1, C_{L}=10,000 \mathrm{pF}
$$



LT1224-TAO6
The LT1224 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.

## Cable Driving



## DAC Current to Voltage Converter

The wide bandwidth, high slew rate and fast settling time of the LT1224 make it well suited for current to voltage conversion after current output D/A converters. A typical application is shown on page one with a DAC-08 type converter with a full-scale output of 2 mA . A compensation capacitor is used across the feedback resistor to null the pole at the inverting input caused by the DAC output capacitance. The combination of the LT1224 and DAC settles to 40 mV in 140 ns for both a 0 V to 10 V step and for a 10 V to 0 V step.

## TYPICAL APPLICATIONS

1MHz, 2nd Order Butterworth Filter

-38 dB AT 10 MHz
SMALL SIGNAL OVERSHOOT $=10 \%$

Two Op Amp Instrumentation Amplifier

$A_{V}=\frac{R 4}{R 3}\left[1+\frac{1}{2}\left(\frac{R 2}{R 1}+\frac{R 3}{R 4}\right)+\frac{R 2+R 3}{R 5}\right]=102$
TRIM R5 FOR GAIN
TRIM R1 FOR COMMON MODE REJECTION
$B W=430 \mathrm{kHz}$

LT1224
SIMPLIFIED SCHEMATIC


## Very High Speed Operational Amplifier

## feATURES

- Gain of 5 Stable
- 150MHz Gain Bandwidth
- $400 \mathrm{~V} / \mathrm{\mu s}$ Slew Rate
- $20 \mathrm{~V} / \mathrm{mV}$ DC Gain, $\mathrm{R}_{\mathrm{L}}=500 \Omega$
- 1 mV Maximum Input Offset Voltage
- $\pm 12 \mathrm{~V}$ Minimum Output Swing into $500 \Omega$
- Wide Supply Range $\pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- 7mA Supply Current
- 90 ns Settling Time to $0.1 \%$, 10V Step
- Drives All Capacitive Loads


## APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems


## DESCRIPTION

The LT1225 is a very high speed operational amplifier with excellent DC performance. The LT1225 features reduced input offset voltage and higher $D C$ gain than devices with comparable bandwidth and slew rate. The circuit is a single gain stage with outstanding settling characteristics. The fast settling time makes the circuit an ideal choice for data acquisition systems. The output is capable of driving a $500 \Omega$ load to $\pm 12 \mathrm{~V}$ with $\pm 15 \mathrm{~V}$ supplies and a $150 \Omega$ load to $\pm 3 \mathrm{~V}$ on $\pm 5 \mathrm{~V}$ supplies. The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications.

The LT1225 is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing.

## TYPICAL APPLICATION

$20 \mathrm{MHz}, \mathrm{A}_{\mathrm{V}}=50$ Instrumentation Amplifier


Gain of $\mathbf{+ 5}$ Pulse Response


## ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ...............................36V
Differential Input Voltage ....................................... $\pm 6 \mathrm{~V}$
Input Voltage ......................................................... $\mathrm{V}_{S}$ Output Short Circuit Duration (Note 1) ............Indefinite Operating Temperature Range LT1225C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Maximum Junction Temperature

Plastic Package $150^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1225CN8 <br> LT1225CS8 |
|  | S8 PART MARKING |
|  | 1225 |

ELECTRICAL CHRRACTERISTICS $v_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vos | Input Offset Voltage | (Note 2) |  | 0.5 | 1.0 | mV |
| los | Input Offset Current |  |  | 100 | 400 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 4 | 8 | $\mu \mathrm{A}$ |
| $\mathrm{e}_{n}$ | Input Noise Voltage | $f=10 \mathrm{kHz}$ |  | 7.5 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $i_{n}$ | Input Noise Current | $\mathrm{f}=10 \mathrm{kHz}$ |  | 1.5 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $V_{C M}= \pm 12 \mathrm{~V}$ <br> Differential | 24 | $\begin{aligned} & 40 \\ & 70 \end{aligned}$ |  | $\begin{gathered} \overline{\mathrm{M} \Omega} \\ \mathrm{k} \Omega \end{gathered}$ |
| ClN | Input Capacitance |  |  | 2 |  | pF |
|  | Input Voltage Range + |  | 12 | 14 |  | V |
|  | Input Voltage Range - |  |  | -13 | -12 | V |
| CMRR | Common-Mode Rejection Ratio | $V_{C M}= \pm 12 \mathrm{~V}$ | 94 | 115 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 86 | 95 |  | dB |
| Avol | Large Signal Voltage Gain | $V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.5 | 20 |  | $\mathrm{V} / \mathrm{mV}$ |
| VOUT | Output Swing | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.0 | 13.3 |  | $\pm \mathrm{V}$ |
| IoUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 12 \mathrm{~V}$ | 24 | 40 |  | mA |
| SR | Slew Rate | (Note 3) | 250 | 400 |  | V/ $/ \mathrm{S}$ |
|  | Full Power Bandwidth | 10V Peak, (Note 4) |  | 6.4 |  | MHz |
| GBW | Gain Bandwidth | $f=1 \mathrm{MHz}$ |  | 150 |  | MHz |
| $\mathrm{tr}_{\text {r }} \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $\mathrm{A}_{\text {VCL }}=+5,10 \%$ to $90 \%, 0.1 \mathrm{~V}$ |  | 7 |  | ns |
|  | Overshoot | $A_{V C L}=+5,0.1 \mathrm{~V}$ |  | 20 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 7 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 10 V Step, $0.1 \%, A_{V}=-5$ |  | 90 |  | ns |
|  | Differential Gain | $f=3.58 \mathrm{MHz}, A_{V}=+5, R_{L}=150 \Omega$ |  | 1.0 |  | \% |
|  | Differential Phase | $f=3.58 \mathrm{MHz}, A_{V}=+5, R_{L}=150 \Omega$ |  | 1.7 |  | Deg |
| $\mathrm{R}_{0}$ | Output Resistance | $A_{\text {VCL }}=+5, f=1 \mathrm{MHz}$ |  | 4.5 |  | $\Omega$ |
| $\mathrm{I}_{\mathrm{S}}$ | Supply Current |  |  | 7 | 9 | mA |

ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{S}}=55 V_{,} \mathrm{T}_{\mathrm{A}}=25^{\circ}, \mathrm{V}_{\mathrm{cm}}=$ $=\mathrm{V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | (Note 2) |  | 1.0 | 2.0 | mV |
| los | Input Offset Current |  |  | 100 | 400 | nA |
| IB | Input Bias Current |  |  | 4 | 8 | $\mu \mathrm{A}$ |
|  | Input Voltage Range + |  | 2.5 | 4 |  | V |
|  | Input Voltage Range - |  |  | -3 | -2.5 | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 2.5 \mathrm{~V}$ | 94 | 115 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ | 10 | $\begin{aligned} & 15 \\ & 13 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ <br> V/mV |
| $V_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & R_{L}=500 \Omega \\ & R_{L}=150 \Omega \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 3.3 \end{aligned}$ |  | $\begin{aligned} & \pm V \\ & \pm V \end{aligned}$ |
| IOUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 3 \mathrm{~V}$ | 20 | 40 |  | mA |
| SR | Slew Rate | (Note 3) |  | 250 |  | V/ $/ \mathrm{s}$ |
|  | Full Power Bandwidth | 3V Peak, (Note 4) |  | 13.3 |  | MHz |
| GBW | Gain Bandwidth | $f=1 \mathrm{MHz}$ |  | 100 |  | MHz |
| $t_{r}, t_{f}$ | Rise Time, Fall Time | $A_{\text {VCL }}=+5,10 \%$ to $90 \%, 0.1 \mathrm{~V}$ |  | 9 |  | ns |
|  | Overshoot | $A_{V C L}=+5,0.1 \mathrm{~V}$ |  | 10 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 9 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | -2.5 V to $2.5 \mathrm{~V}, 0.1 \%, A_{V}=-4$ |  | 70 |  | ns |
| $\mathrm{I}_{S}$ | Supply Current |  |  | 7 | 9 | mA |

## EGCTRICAL CHARACTERISTICS $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \text { (Note 2) } \\ & V_{S}= \pm 5 \mathrm{~V}, \text { (Note 2) } \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  | Input $\mathrm{V}_{\text {OS }}$ Drift |  |  | 10 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 100 | 600 | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $V_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 4 | 9 | $\mu \mathrm{A}$ |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V}$ | 93 | 115 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 85 | 95 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, V_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | $\begin{aligned} & 10 \\ & 8 \end{aligned}$ | $\begin{aligned} & 12.5 \\ & 10 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ <br> V/mV |
| $V_{\text {OUT }}$ | Output Swing | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & V_{S}= \pm 5 \mathrm{~V}, R_{L}=500 \Omega \text { or } 150 \Omega \end{aligned}$ | $\begin{aligned} & 12.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 13.3 \\ & 3.3 \end{aligned}$ |  | $\begin{aligned} & \pm V \\ & \pm V \end{aligned}$ |
| IOUT | Output Current | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 12 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{\text {OUT }}= \pm 3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 24 \\ & 20 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| SR | Slew Rate | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$, (Note 3) | 250 | 400 |  | V/ $/ \mathrm{s}$ |
| $I_{S}$ | Supply Current | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 7 | 10.5 | mA |

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.
Note 2: Input offset voltage is tested with automated test equipment in <1 second.

Note 3: Slew rate is measured between $\pm 10 \mathrm{~V}$ on an output swing of $\pm 12 \mathrm{~V}$ on $\pm 15 \mathrm{~V}$ supplies, and $\pm 2 \mathrm{~V}$ on an output swing of $\pm 3.5 \mathrm{~V}$ on $\pm 5 \mathrm{~V}$ supplies.
Note 4: Full power bandwidth is calculated from the slew rate measurement: $\mathrm{FPBW}=\mathrm{SR} / 2 \pi \mathrm{~V}$ p.

## TYPICAL PERFORmANCE CHARACTERISTICS



Output Voltage Swing vs Resistive Load



Input Bias Current vs Input Common Mode Voltage


LTT225 TPCOS

Input Bias Current vs Temperature


Output Voltage Swing vs Supply Voltage


Open Loop Gain vs
Resistive Load


Output Short Circuit Current vs Temperature


## TYPICAL PERFORMARCE CHARACTERISTICS




LT1225 TPG11



Output Swing vs Settling Time


Frequency Response vs

## Capacitive Load




LT1225 TPC16


## APPLICATIONS INFORMATION

The LT1225 may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the amplifier configuration is a noise gain of 5 or greater, and the nulling circuitry is removed. The suggested nulling circuit for the LT1225 is shown below.


## Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ), and use of low ESR bypass capacitors for high drive current applications (typically $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50 MHz . For more details see Design Note 50. Feedback resistor values greater than $5 \mathrm{k} \Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking. Iffeedback resistors greater than 5 k are used, a parallel capacitor of 5 pF to 10 pF should be used to cancel the input pole and optimize dynamic performance.

## Transient Response

The LT1225 gain bandwidth is 150 MHz when measured at 1 MHz . The actual frequency response in gain of +5 is considerably higher than 30MHz due to peaking caused by a second pole beyond the gain of 5 crossover point. This is reflected in the small signal transient response. Higher noise gain configurations exhibit less overshoot as seen in the inverting gain of 5 response.

Small Signal, $A_{V}=+5$


Small Signal, $A_{V}=-5$


The large signal response in both inverting and noninverting gain shows symmetrical slewing characteristics. Normally the noninverting response has a much faster rising edge than falling edge due to the rapid change in input common mode voltage which affects the tail current of the input differential pair. Slew enhancement circuitry has been added to the LT1225 so that the noninverting slew rate response is balanced.

Large Signal, $A_{V}=+5$


Large Signal, $A_{V}=-5$


## Input Considerations

Resistors in series with the inputs are recommended for the LT1225 in applications where the differential input voltage exceeds $\pm 6 \mathrm{~V}$ continuously or on a transient basis. An example would be in noninverting configurations with high input slew rates or when driving heavy capacitive loads. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

## Capacitive Loading

The LT1225 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency

## APPLICATIONS INFORMATION

domain and in the transient response. The photo of the small signal response with 1000pF load shows 50\% peaking. The large signal response with a $10,000 \mathrm{pF}$ load shows the output slew rate being limited by the short circuit current.


The LT1225 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.

## Compensation

The LT1225 has a typical gain bandwidth product of 150 MHz which allows it to have wide bandwidth in high gain configurations (i.e., in a gain of 10 it will have a bandwidth of about 15 MHz ). The amplifier is stable in a noise gain of 5 so the ratio of the output signal to the inverting input must be $1 / 5$ or less. Straightforward gain configurations of +5 or -4 are stable, but there are a few configurations that allow the amplifier to be stable for lower signal gains (the noise gain, however, remains 5 or more). One example is the summing amplifier shown in the typical applications section below. Each input signal has a gain of $-R_{F} / R_{I N}$ to the output, but it is easily seen that this configuration is equivalent to a gain of -4 as far as the amplifier is concerned. Lag compensation can also be used to give a low frequency gain less than 5 with a high frequency gain of 5 or greater. The example below has a DC gain of one, but an AC gain of +5 . The break frequency of the RC combination across the amplifier inputs should be approximately a factor of 10 less than the gain bandwidth of the amplifier divided by the high frequency gain (in this case $1 / 10$ of $150 \mathrm{MHz} / 5$ or 3 MHz ).

## TYPICAL APPLICATIONS



Wein Bridge Oscillator


Cable Driving


Summing Amplifier


LT1225

## SIMPLIFIED SCHEMATIC



## Low Noise Very High Speed Operational Amplifier

## feATURES

- Gain of 25 Stable
- 1GHz Gain Bandwidth
- 400V/us Slew Rate
- $2.6 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Input Noise Voltage
- $50 \mathrm{~V} / \mathrm{mV}$ Minimum DC Gain, $\mathrm{R}_{\mathrm{L}}=500 \Omega$
- 1 mV Maximum Input Offset Voltage
- $\pm 12 \mathrm{~V}$ Minimum Output Swing into $500 \Omega$
- Wide Supply Range $\pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- 7mA Supply Current
- 100 ns Settling Time to $0.1 \%$, 10 V Step
- Drives All Capacitive Loads


## APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems


## DESCRIPTIOn

The LT1226 is a low noise, very high speed operational amplifier with excellent DC performance. The LT1226 features low input offset voltage and high DC gain. The circuit is a single gain stage with outstanding settling characteristics. The fast settling time makes the circuit an ideal choice for data acquisition systems. The output is capable of driving a $500 \Omega$ load to $\pm 12 \mathrm{~V}$ with $\pm 15 \mathrm{~V}$ supplies and a $150 \Omega$ load to $\pm 3 \mathrm{~V}$ on $\pm 5 \mathrm{~V}$ supplies. The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications.

The LT1226 is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing.

## TYPICAL APPLICATION

Photodiode Preamplifier, $A_{V}=5.1 \mathrm{k} \Omega, B W=15 \mathrm{MHz}$


Gain of $\mathbf{+ 2 5}$ Pulse Response


## ABSOLUTG MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ............................... 36 V
Differential Input Voltage ....................................... $\pm 6 \mathrm{~V}$
Input Voltage ......................................................... $\pm$ V
Output Short Circuit Duration (Note 1) ............Indefinite
Operating Temperature Range LT1226C $\qquad$ $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Maximum Junction Temperature Plastic Package $\qquad$ $150^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) $\qquad$ .............. $300^{\circ} \mathrm{C}$

PACKAGG/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1226CN8 <br> LT1226CS8 |
|  | S8 PART MARKING |
| 8-LEAD PLASTIC DIP 8-LEAD PLASTIC SOIC <br> LT1226 P001 | 1226 |

## ELECTRICAL CHARACTGRISTICS $v_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage | (Note 2) |  | 0.3 | 1.0 | mV |
| los | Input Offset Current |  |  | 100 | 400 | nA |
| $I_{B}$ | Input Bias Current |  |  | 4 | 8 | $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage | $\mathrm{f}=10 \mathrm{kHz}$ |  | 2.6 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{in}_{n}$ | Input Noise Current | $\mathrm{f}=10 \mathrm{kHz}$ |  | 1.5 |  | $\mathrm{pA} \sqrt{\text { Hz }}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $V_{C M}= \pm 12 \mathrm{~V}$ <br> Differential | 24 | $\begin{aligned} & 40 \\ & 15 \end{aligned}$ |  | $\begin{gathered} \mathrm{M} \Omega \\ \mathrm{k} \Omega \end{gathered}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
|  | Input Voltage Range + |  | 12 | 14 |  | V |
|  | Input Voltage Range - |  |  | -13 | -12 | V |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}= \pm 12 \mathrm{~V}$ | 94 | 103 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 94 | 110 |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 50 | 150 |  | $\mathrm{V} / \mathrm{mV}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output Swing | $\mathrm{R}_{\mathrm{L}}=500 \Omega$ | 12.0 | 13.3 |  | $\pm \mathrm{V}$ |
| Iout | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 12 \mathrm{~V}$ | 24 | 40 |  | mA |
| SR | Slew Rate | (Note 3) | 250 | 400 |  | $\mathrm{V} / \mathrm{\mu s}$ |
|  | Full Power Bandwidth | 10V Peak, (Note 4) |  | 6.4 |  | MHz |
| GBW | Gain Bandwidth | $\mathrm{f}=1 \mathrm{MHz}$ |  | 1 |  | GHz |
| $\mathrm{t}_{\mathrm{r}, \mathrm{t}_{\mathrm{f}}}$ | Rise Time, Fall Time | $A_{\text {VCL }}=+25,10 \%$ to $90 \%, 0.1 \mathrm{~V}$ |  | 5.5 |  | ns |
|  | Overshoot | $A_{\text {VCL }}=+25,0.1 \mathrm{~V}$ |  | 35 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 5.5 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | 10 V Step, $0.1 \%, A_{V}=-25$ |  | 100 |  | ns |
|  | Differential Gain | $f=3.58 \mathrm{MHz}, A_{V}=+25, R_{L}=150 \Omega$ |  | 0.7 |  | \% |
|  | Differential Phase | $f=3.58 \mathrm{MHz}, A_{V}=+25, R_{L}=150 \Omega$ |  | 0.6 |  | Deg |
| $\mathrm{R}_{0}$ | Output Resistance | $\mathrm{A}_{\mathrm{VCL}}=+25, \mathrm{f}=1 \mathrm{MHz}$ |  | 3.1 |  | $\Omega$ |
| Is | Supply Current |  |  | 7 | 9 | mA |

ELECTRICAL CHARFCTERISTICS $V_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | (Note 2) |  | 1.0 | 1.4 | mV |
| los | Input Offset Current |  |  | 100 | 400 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  |  | 4 | 8 | $\mu \mathrm{A}$ |
|  | Input Voltage Range + |  | 2.5 | 4 |  | V |
|  | Input Voltage Range - |  |  | -3 | -2.5 | V |
| CMRR | Common-Mode Rejection Ratio | $V_{C M}= \pm 2.5 \mathrm{~V}$ | 94 | 103 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & V_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ | 50 | $\begin{aligned} & 100 \\ & 75 \end{aligned}$ |  | V/mV <br> $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & R_{L}=500 \Omega \\ & R_{L}=150 \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 3.3 \end{aligned}$ |  | $\begin{aligned} & \pm V \\ & \pm V \end{aligned}$ |
| IOUT | Output Current | $\mathrm{V}_{\text {OUT }}= \pm 3 \mathrm{~V}$ | 20 | 40 |  | mA |
| SR | Slew Rate | (Note 3) |  | 250 |  | V/ $/ \mathrm{S}$ |
|  | Full Power Bandwidth | 3V Peak, (Note 4) |  | 13.3 |  | MHz |
| GBW | Gain Bandwidth | $f=1 \mathrm{MHz}$ |  | 700 |  | MHz |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Rise Time, Fall Time | $A_{\text {VCL }}=+25,10 \%$ to $90 \%, 0.1 \mathrm{~V}$ |  | 8 |  | ns |
|  | Overshoot | $A_{\text {VCL }}=+25,0.1 \mathrm{~V}$ |  | 25 |  | \% |
|  | Propagation Delay | $50 \% \mathrm{~V}_{\text {IN }}$ to $50 \% \mathrm{~V}_{\text {OUT }}$ |  | 8 |  | ns |
| $\mathrm{t}_{\text {s }}$ | Settling Time | -2.5 V to 2.5V, $0.1 \%, \mathrm{~A}_{V}=-24$ |  | 60 |  | ns |
| $\mathrm{I}_{S}$ | Supply Current |  |  | 7 | 9 | mA |

## ELECTRICAL CHARACTERISTICS ${ }_{0}{ }^{\circ} \subset \leq T_{A} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cm}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \text { (Note 2) } \\ & V_{S}= \pm 5 \mathrm{~V} \text {, (Note 2) } \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.8 \end{aligned}$ | mV mV |
|  | Input V OS $^{\text {Drift }}$ |  |  | 6 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current | $V_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 100 | 600 | nA |
| $I_{B}$ | Input Bias Current | $V_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 4 | 9 | $\mu \mathrm{A}$ |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V}$ | 92 | 103 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 92 | 110 |  | dB |
| Avol | Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{L}=500 \Omega \\ & V_{S}= \pm 5 \mathrm{~V}, V_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 150 \\ & 100 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ $\mathrm{V} / \mathrm{mV}$ |
| $V_{\text {OUT }}$ | Output Swing | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega \text { or } 150 \Omega \end{aligned}$ | $\begin{aligned} & 12.0 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 13.3 \\ & 3.3 \end{aligned}$ |  | $\pm V$ $\pm V$ |
| Iout | Output Current | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 12 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{\text {OUT }}= \pm 3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 24 \\ & 20 \end{aligned}$ | $\begin{array}{r} 40 \\ 40 \end{array}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| SR | Slew Rate | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, (Note 3) | 250 | 400 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| IS | Supply Current | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ and $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ |  | 7 | 10.5 | mA |

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.
Note 2: Input offset voltage is tested with automated test equipment in <1 second.

Note 3: Slew rate is measured between $\pm 10 \mathrm{~V}$ on an output swing of $\pm 12 \mathrm{~V}$ on $\pm 15 \mathrm{~V}$ supplies, and $\pm 2 \mathrm{~V}$ on an output swing of $\pm 3.5 \mathrm{~V}$ on $\pm 5 \mathrm{~V}$ supplies. Note 4: Full power bandwidth is calculated from the slew rate measurement: $\mathrm{FPBW}=\mathrm{SR} / 2 \pi V \mathrm{p}$.

## TYPICAL PERFORMANCE CHARACTERISTICS



Output Voltage Swing vs Resistive Load




Output Voltage Swing vs Supply Voltage


Open Loop Gain vs Resistive Load


Output Short Circuit Current vs Temperature


## TYPICAL PERFORMANCE CHARACTERISTICS




Voltage Gain and Phase vs
Frequency


LT1226 TPC13

LT1226 TPC11
Power Supply Rejection Ratio vs
Frequency

Common Mode Rejection Ratio vs
Frequency


Frequency Response vs
Capacitive Load


LT1226 TPC15



Slew Rate vs Temperature


## APPLICATIONS INFORMATION

The LT1226 may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the amplifier configuration is a noise gain of 25 or greater, and the nulling circuitry is removed. The suggested nulling circuit for the LT1226 is shown below.


## Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ), and use of low ESR bypass capacitors for high drive current applications (typically $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50 MHz . For more details see Design Note 50 . Feedback resistors greater than $5 \mathrm{k} \Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking. If feedback resistors greater than $5 \mathrm{k} \Omega$ are used, a parallel capacitor of 5 pF to 10 pF should be used to cancel the input pole and optimize dynamic performance.

## Transient Response

The LT1226 gain bandwidth is 1 GHz when measured at 1 MHz . The actual frequency response in a gain of +25 is considerably higher than 40MHz due to peaking caused by a second pole beyond the gain of 25 crossover point. This is reflected in the small signal transient response. Higher noise gain configurations exhibit less overshoot as seen in the inverting gain of 25 response.


The large signal response in both inverting and noninverting gain shows symmetrical slewing characteristics. Normally the noninverting response has a much faster rising edge due to the rapid change in input common mode voltage which affects the tail current of the input differential pair. Slew enhancement circuitry has been added to the LT1226 so that the falling edge slew rate is enhanced which balances the noninverting slew rate response.


Input Considerations
Resistors in series with the inputs are recommended for the LT1226 in applications where the differential input voltage exceeds $\pm 6 \mathrm{~V}$ continuously or on a transient basis. An example would be in noninverting configurations with high input slew rates or when driving heavy capacitive loads. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

## Capacitive Loading

The LT1226 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency

## APPLICATIONS INFORMATION

domain and in the transient response. The photo of the small signal response with 1000 pF load shows $55 \%$ peaking. The large signal response with a $10,000 \mathrm{pF}$ load shows the output slew rate being limited by the short circuit current.


The LT1226 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.

## Compensation

The LT1226 has a typical gain bandwidth product of 1 GHz which allows it to have wide bandwidth in high gain
configurations (i.e., in a gain of 1000 it will have a bandwidth of about 1 MHz ). The amplifier is stable in a noise gain of 25 so the ratio of the output signal to the inverting input must be $1 / 25$ or less. Straightforward gain configurations of +25 or -24 are stable, but there are a few configurations that allow the amplifier to be stable for lower signal gains (the noise gain, however, remains 25 or more). One example is the inverting amplifier shown in the typical applications sections below. The input signal has a gain of $-R_{F} / R_{I N}$ to the output, but it is easily seen that this configuration is equivalent to a gain of -24 as far as the amplifier is concerned. Lag compensation can also be used to give a low frequency gain less than 25 with a high frequency gain of 25 or greater. The example below has a DC gain of 6 , but an $A C$ gain of +31 . The break frequency of the RC combination across the amplifier inputs should be at least a factor of 10 less than the gain bandwidth of the amplifier divided by the high frequency gain (in this case $1 / 10$ of $1 \mathrm{GHz} / 31$ or 3 MHz ).

TYPICAL APPLICATIONS


Compensation for Lower Closed-Loop Gains

$A_{V}=-\frac{R_{F}}{R_{I N}} ; R_{F} \geq 24 \times\left(R_{I N} \| R_{C}\right)$

Cable Driving


## SIMPLIFIED SCHEMATIC



## features

- Very Fast Transconductance Amplifier
-75 MHz Bandwidth
$-g_{m}=10 \times I_{\text {SET }}$
- Low THD, 0.2\% @ 30mV RMs Input
- Wide I ${ }_{\text {SET }}$ Range, $1 \mu \mathrm{~A}$ to 1 mA
- Very Fast Current Feedback Amplifier
- 100MHz Bandwidth
- 1000V/ $\mu$ s Slew Rate
- 30mA Output Drive Current
- 0.04\% Differential Gain
$-0.1^{\circ}$ Differential Phase
- High Input Impedance, 25M $\Omega, 6 \mathrm{pF}$
- Wide Supply Range, $\pm 2 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- Inputs Common Mode to Within 1.5 V of Supplies
- Outputs Swing Within 0.8 V of Supplies
- 7mA Supply Current


## APPLICATIONS

- Video DC Restore (Clamp) Circuits
- Video Differential Input Amplifiers
- Video Keyer/Fader Amplifiers
- AGC Amplifiers
- Tunable Filters
- Oscillators

100 MHz Current Feedback Amplifier with DC Gain Control

## DESCRIPTION

The LT1228 makes it easy to electronically control the gain of signals from DC to video frequencies. The LT1228 implements gain control with a transconductance amplifier (voltage to current) whose gain is proportional to an externally controlled current. A resistor is typically used to convert the output current to a voltage, which is then amplified with a current feedback amplifier. The LT1228 combines both amplifiers into an 8-pin package, and operates on any supply voltage from $4 \mathrm{~V}( \pm 2 \mathrm{~V})$ to $30 \mathrm{~V}( \pm 15 \mathrm{~V})$. A complete differential input, gain controlled amplifier can be implemented with the LT1228 and just a few resistors.

The LT1228 transconductance amplifier has a high impedance differential input and a current source output with wide output voltage compliance. The transconductance, $g_{\mathrm{m}}$, is set by the current that flows into pin $5, I_{\text {SET }}$. The small signal $g_{m}$ is equal to ten times the value of $I_{\text {SET }}$ and this relationship holds over several decades of set current. The voltage at pin 5 is two diode drops above the negative supply, pin 4.
The LT1228 current feedback amplifier has very high input impedance and therefore it is an excellent buffer for the output of the transconductance amplifier. The current feedback amplifier maintains its wide bandwidth over a wide range of voltage gains making it easy to interface the transconductance amplifier output to other circuitry. The current feedback amplifier is designed to drive low impedance loads, such as cables, with excellent linearity at high frequencies.

## TYPICAL APPLICATION



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage $\pm 18 \mathrm{~V}$
Input Current, Pins 1, 2, 3, 5, \& 8 ...................... $\pm 15 \mathrm{~mA}$ Output Short Circuit Duration (Note 1) .........Continuous Operating Temperature Range LT1228C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LT1228M $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range ............................................ C to $150^{\circ} \mathrm{C}$ Junction Temperature

Plastic Package. $.150^{\circ} \mathrm{C}$
Ceramic Package .......................................... $175^{\circ} \mathrm{C}$

PACKAGG/ORDER InFORMATIO

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1228MJ8 <br> LT1228CJ8 <br> LT1228CN8 <br> LT1228CS8 |
| $\begin{array}{ll}\text { J8 PACKAGE } & \text { N8 PACKAGE } \\ \text { 8-LEAD CERAMIC DIP } & 8 \text {-LEAD PLASTIC DIP }\end{array}$ | S8 PART MARKING |
| $8^{8-L E A D ~ P L A S T I C ~ S O I C ~}{ }_{\text {Lrizas. poor }}$ | 1228 |

## ELECTRICAL CMARACTERISTCS Current Feedback Amplifier

Pins 1, 6, \& 8. $\pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{SET}}=0 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - |  | $\pm 3$ | $\begin{aligned} & \pm 10 \\ & \pm 15 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  | Input Offset Voltage Drift |  | $\bullet$ | 10 |  |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{1 \times+}$ | Non-Inverting Input Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ | $\pm 0.3$ |  | $\begin{aligned} & \pm 3 \\ & \pm 10 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| IN- | Inverting Input Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ | $\pm 10$ |  | $\begin{aligned} & \pm 65 \\ & \pm 100 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Density | $f=1 \mathrm{kHz}, R_{F}=1 \mathrm{k} \Omega, R_{G}=10 \Omega, R_{S}=0 \Omega$ |  | 6 |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $i_{n}$ | Input Noise Current Density | $f=1 \mathrm{kHz}, \mathrm{R}_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{G}=10 \Omega, \mathrm{R}_{S}=10 \mathrm{k} \Omega$ |  | 1.4 |  |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $\begin{aligned} & V_{I N}= \pm 13 V, V_{S}= \pm 15 \mathrm{~V} \\ & V_{I N}= \pm 3 V, V_{S}= \pm 5 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{M} \Omega \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance (Note 2) | $V_{S}= \pm 5 \mathrm{~V}$ |  | 6 |  |  | pF |
|  | Input Voltage Range | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | - | $\begin{aligned} & \pm 13 \\ & \pm 12 \\ & \pm 3 \\ & \pm 2 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 3.5 \end{aligned}$ |  | V V V V |
| CMRR | Common Mode Rejection Ratio | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{C M}= \pm 13 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 15 \mathrm{~V}, V_{C M}= \pm 12 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 3 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{C M}= \pm 2 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 55 \\ & 55 \\ & 55 \\ & 55 \end{aligned}$ | $69$ |  | dB $d B$ $d B$ $d B$ |
|  | Inverting Input Current Common Mode Rejection | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{C M}= \pm 13 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 15 \mathrm{~V}, V_{C M}= \pm 12 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{C M}= \pm 3 V, T_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{C M}= \pm 2 \mathrm{~V} \end{aligned}$ | - |  | 2.5 | $\begin{aligned} & 10 \\ & 10 \\ & 10 \\ & 10 \\ & \hline \end{aligned}$ | $\mu \mathrm{AN}$ <br> $\mu \mathrm{AV}$ <br> $\mu \mathrm{A} V$ <br> $\mu \mathrm{AV}$ |
| PSRR | Power Supply Rejection Ratio | $\begin{aligned} & V_{S}= \pm 2 \mathrm{~V} \text { to } \pm 15 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 3 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | 80 |  | dB dB |
|  | Non-Inverting Input Current Power Supply Rejection | $\begin{aligned} & V_{S}= \pm 2 \mathrm{~V} \text { to } \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 3 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | 10 | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{nAN} \\ & \mathrm{nAN} \end{aligned}$ |
|  | Inverting Input Current Power Supply Rejection | $\begin{aligned} & V_{S}= \pm 2 \mathrm{~V} \text { to } \pm 15 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 3 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | 0.1 | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} V \\ & \mu \mathrm{~A} V \end{aligned}$ |

## ELECTRICAL CHARFCTERISTICS Current Feedback Amplifier

Pins 1, 6, \& 8. $\pm 5 \mathrm{~V} \leq V_{S} \leq \pm 15 \mathrm{~V}$, $\mathrm{I}_{\text {SET }}=0 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AV | Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & V_{S}= \pm 5 \mathrm{~V}, V_{\text {OUT }}= \pm 2 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=150 \Omega \end{aligned}$ | $\bullet$ | $\begin{aligned} & 55 \\ & 55 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| $\mathrm{R}_{0}$ | Transresistance, $\Delta \mathrm{V}_{\text {OUT }} / \Delta \mathrm{IN}^{-}{ }^{-}$ | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & V_{S}= \pm 5 \mathrm{~V}, V_{\text {OUT }}= \pm 2 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=150 \Omega \end{aligned}$ | $\bullet$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Vout | Maximum Output Voltage Swing | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, R_{\text {LOAD }}=400 \Omega, T_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 5 \mathrm{~V}, R_{\text {LOAD }}=150 \Omega, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $\bullet$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \\ & \pm 3 \\ & \pm 2.5 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 3.7 \end{aligned}$ |  | V V V V |
| Iout | Maximum Output Current | $\mathrm{R}_{\text {LOAD }}=0 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ | 65 | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Is | Supply Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{I}_{\text {SET }}=0 \mathrm{~V}$ | $\bullet$ |  | 6 |  | mA |
| SR | Slew Rate (Notes 3 and 5) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 300 | 500 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| SR | Slew Rate | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=750 \Omega, \mathrm{R}_{\mathrm{G}}=750 \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega$ |  |  | 3500 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{tr}_{r}$ | Rise Time (Notes 4 and 5) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | 20 | ns |
| BW | Small Signal Bandwidth | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=750 \Omega, \mathrm{R}_{\mathrm{G}}=750 \Omega, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 100 |  | MHz |
| $\mathrm{tr}_{r}$ | Small Signal Rise Time | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{F}=750 \Omega, \mathrm{R}_{G}=750 \Omega, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 3.5 |  | ns |
|  | Propagation Delay | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{F}=750 \Omega, \mathrm{R}_{G}=750 \Omega, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 3.5 |  | ns |
|  | Small Signal Overshoot | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{F}=750 \Omega, \mathrm{R}_{G}=750 \Omega, R_{L}=100 \Omega$ |  |  | 15 |  | \% |
| $\mathrm{t}_{\text {s }}$ | Settling Time | $0.1 \%, \mathrm{~V}_{\text {OUT }}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=1 \mathrm{k} \Omega, \mathrm{R}_{L}=1 \mathrm{k} \Omega$ |  |  | 45 |  | ns |
|  | Differential Gain (Note 6) | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=750 \Omega, \mathrm{R}_{G}=750 \Omega, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 0.01 |  | \% |
|  | Differential Phase (Note 6) | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=750 \Omega, \mathrm{R}_{\mathrm{G}}=750 \Omega, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 0.01 |  | Deg. |
|  | Differential Gain (Note 6) | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=750 \Omega, \mathrm{R}_{G}=750 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  |  | 0.04 |  | \% |
|  | Differential Phase (Note 6) | $V_{S}= \pm 15 \mathrm{~V}, R_{F}=750 \Omega, R_{G}=750 \Omega, R_{L}=150 \Omega$ |  |  | 0.1 |  | Deg. |

## ELECTRICAL CHARACTERISTICS Transconductance Amplifier

Pins $1,2,3, \& 5 . \pm 5 \mathrm{~V} \leq V_{S} \leq \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{SET}}=100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{V_{0 S}}$ | Input Offset Voltage | $\mathrm{I}_{\text {SET }}=1 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 0.5 | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  | Input Offset Voltage Drift |  | $\bullet$ |  | 10 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current | $T_{A}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 40 | $\begin{aligned} & 200 \\ & 500 \end{aligned}$ | nA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  |  | $\begin{aligned} & 1 \\ & 5 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Density | $\mathrm{f}=1 \mathrm{kHz}$ |  |  | 20 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance-Differential Mode | $\mathrm{V}_{\text {IN }} \approx \pm 30 \mathrm{mV}$ | $\bullet$ | 30 | 200 |  | k $\Omega$ |
|  | Input Resistance-Common Mode | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 2 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1000 \\ & 1000 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{M} \Omega \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  |  | 3 |  | pF |
|  | Input Voltage Range | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 15 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 5 \mathrm{~V} \end{aligned}$ | - | $\begin{aligned} & \pm 13 \\ & \pm 12 \\ & \pm 3 \\ & \pm 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 4 \end{aligned}$ |  | V V V V |

## ELECTRICAL CHARACTERISTICS Transconductance Ampilifer

Pins $1,2,3, \& 5 . \pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}$, $\mathrm{I}_{\mathrm{SET}}=100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{O}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMRR | Common Mode Rejection Ratio | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{C M}= \pm 13 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 15 \mathrm{~V}, V_{C M}= \pm 12 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{C M}= \pm 3 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{C M}= \pm 2 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \bullet \\ & \bullet \end{aligned}$ | $\begin{aligned} & 60 \\ & 60 \\ & 60 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| PSRR | Power Supply Rejection Ratio | $\begin{aligned} & V_{S}= \pm 2 \mathrm{~V} \text { to } \pm 15 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 3 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | 100 |  | dB dB |
| $g_{m}$ | Transconductance | $\mathrm{I}_{\text {SET }}=100 \mu \mathrm{~A}, \mathrm{I}_{\text {OUT }}= \pm 30 \mu \mathrm{~A}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 0.75 | 1.00 | 1.25 | $\mu \mathrm{A} / \mathrm{mV}$ |
|  | Transconductance Drift |  | $\bullet$ |  | -0.33 |  | $\% /{ }^{\circ} \mathrm{C}$ |
| Iout | Maximum Output Current | $\mathrm{I}_{\text {SET }}=100 \mu \mathrm{~A}$ | $\bullet$ | 70 | 100 | 130 | $\mu \mathrm{A}$ |
| 10 L | Output Leakage Current | $\mathrm{I}_{\text {SET }}=0 \mu \mathrm{~A}\left(+\mathrm{I}_{\mathrm{N}}\right.$ of CFA), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 0.3 | $\begin{aligned} & 3 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Vout | Maximum Output Voltage Swing | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{R} 1=\infty \\ & V_{S}= \pm 5 \mathrm{~V}, \mathrm{R1}=\infty \end{aligned}$ | $\bullet$ | $\begin{array}{\|l\|} \hline \pm 13 \\ \pm 3 \\ \hline \end{array}$ | $\begin{aligned} & \pm 14 \\ & \pm 4 \end{aligned}$ |  | V |
| $\mathrm{R}_{0}$ | Output Resistance | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 13 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{\text {OUT }}= \pm 3 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & M \Omega \\ & M \Omega \end{aligned}$ |
|  | Output Capacitance (Note 2) | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ |  |  | 6 |  | pF |
| Is | Supply Current, Both Amps | $\mathrm{I}_{\text {SET }}=1 \mathrm{~mA}$ | $\bullet$ |  | 9 | 15 | mA |
| THD | Total Harmonic Distortion | $\mathrm{V}_{\text {IN }}=30 \mathrm{mV} \mathrm{V}_{\text {RMS }}$ at $1 \mathrm{kHz}, \mathrm{R} 1=100 \mathrm{k} \Omega$ |  |  | 0.2 |  | \% |
| BW | Small Signal Bandwidth | R1 $=50 \Omega$, $\mathrm{I}_{\text {SET }}=500 \mu \mathrm{~A}$ |  |  | 80 |  | MHz |
| $\mathrm{tr}^{\text {r }}$ | Small Signal Rise Time | R1 $=50 \Omega$, $\mathrm{I}_{\text {SET }}=500 \mu \mathrm{~A}, 10 \%-90 \%$ |  |  | 5 |  | ns |
|  | Propagation Delay | $R 1=50 \Omega, \mathrm{I}_{\text {SET }}=500 \mu \mathrm{~A}, 50 \%-50 \%$ |  |  | 5 |  | ns |

The denotes specifications which apply over the operating temperature range.
Note 1: A heatsink may be required depending on the power supply voltage.
Note 2: This is the total capacitance at pin 1. It includes the input capacitance of the current feedback amplifier and the output capacitance of the transconductance amplifier.
Note 3: Slew rate is measured at $\pm 5 \mathrm{~V}$ on a $\pm 10 \mathrm{~V}$ output signal while operating on $\pm 15 \mathrm{~V}$ supplies with $\mathrm{R}_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{G}=110 \Omega$ and $\mathrm{R}_{\mathrm{L}}=400 \Omega$. The slew rate is much higher when the input is overdriven, see the applications section.

Note 4: Rise time is measured from $10 \%$ to $90 \%$ on a $\pm 500 \mathrm{mV}$ output signal while operating on $\pm 15 \mathrm{~V}$ supplies with $\mathrm{R}_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{G}=110 \Omega$ and $R_{L}=100 \Omega$. This condition is not the fastest possible, however, it does guarantee the internal capacitances are correct and it makes automatic testing practical.
Note 5: AC parameters are 100\% tested on the ceramic and plastic DIP packaged parts ( $J$ and $N$ suffix) and are sample tested on every lot of the SO packaged parts (S suffix).
Note 6: NTSC composite video with an output level of 2 V .

## TYPICAL PERFORMANCE CHARACTERISTICS Transonductance Ampilier, Pins $1,2,3 \& 5$



Total Harmonic Distortion vs Input Voltage


Small Signal Control Path Bandwidth vs Set Current



LT1228•TPC02


LT1228•TPC05

Small Signal Transconductance vs DC Input Voltage



Output Saturation Voltage vs
Temperature


## TYPICAL PERFORMANCG CHARACTERISTICS curren Feedilack Amplifer, Piss 1,688


-3dB Bandwidth vs Supply
Voltage, Gaiim $=2, R_{L}=100 \Omega$


## -3dB Bandwidth vs Supply

Voltage, Gain $=10, \mathrm{R}_{\mathrm{L}}=100 \Omega$


-3dB Bandwidth vs Supply
Voltage, Gain $=10, R_{L}=1 \mathrm{k} \Omega$



## TYPICAL PGRFORMAOCE CHARACTERISTICS Current Feadacack Amplifier, Pins $1,6 \& 8$



TYPICAL PGRFORMARCE CHARACTERISTICS Curren Feediacack amplier, Pins 1,688




## SImPLIFIED SCHEmATIC



## APPLICATIONS IMFORMATION

The LT1228 contains two amplifiers, a transconductance amplifier (voltage to current) and a current feedback amplifier (voltage to voltage). The gain of the transconductance amplifier is proportional to the current that is externally programmed into pin 5 . Both amplifiers are designed to operate on almost any available supply voltage from $4 \mathrm{~V}( \pm 2 \mathrm{~V})$ to $30 \mathrm{~V}( \pm 15 \mathrm{~V})$. The output of the transconductance amplifier is connected to the non-inverting input of the current feedback amplifier so that both fit into an eight pin package.

## TRANSCONDUCTANCE AMPLIFIER

The LT1228 transconductance amplifier has a high impedance differential input (pins 2 and 3 ) and a current source output (pin 1) with wide output voltage compliance. The voltage to current gain or transconductance $\left(g_{m}\right)$ is set by the current that flows into pin $5, I_{\text {SET }}$. The voltage at pin 5 is two forward biased diode drops above the negative supply, pin 4 . Therefore the voltage at pin 5 (with respect to $\mathrm{V}-$ ) is about 1.2 V and changes with the $\log$ of the set current ( $120 \mathrm{mV} /$ decade), see the characteristic curves. The temperature coefficient of this voltage is about $-4 \mathrm{mV} /$ ${ }^{\circ} \mathrm{C}\left(-3300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)$ and the temperature coefficient of the logging characteristic is $+3300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. It is important that the current into pin 5 be limited to less than 15mA. THE LT1228 WILL BE DESTROYED IF PIN 5 IS SHORTED TO GROUND OR TO THE POSITIVE SUPPLY. A limiting resistor ( $2 \mathrm{k} \Omega$ or so) should be used to prevent more than 15 mA from flowing into pin 5.

The small signal transconductance $\left(g_{m}\right)$ is equal to ten times the value of $I_{\text {SET }}$ (in $\mathrm{mA} / \mathrm{mV}$ ) and this relationship holds over many decades of set current (see the characteristic curves). The transconductance is inversely proportional to absolute temperature ( $-3300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ). The input stage of the transconductance amplifier has been designed to operate with much larger signals than is possible with an ordinary diff-amp. The transconductance of the input stage varies much less than $1 \%$ for differential input signals over a $\pm 30 \mathrm{mV}$ range (see the characteristic curve Small Signal Transconductance vs DC Input Voltage).

## Resistance Controlled Gain

If the set current is to be set or varied with a resistor or potentiometer it is possible to use the negative temperature coefficient at pin 5 (with respect to pin 4) to compensate for the negative temperature coefficient of the transconductance. The easiest way is to use an LT10042.5 , a 2.5 V reference diode, as shown below:

Temperature Compensation of gm with a 2.5V Reference


The current flowing into pin 5 has a positive temperature coefficient that cancels the negative coefficient of the transconductance. The following derivation shows why a 2.5V reference results in zero gain change with temperature:

$$
\begin{aligned}
& \text { Since } g_{m}=\frac{q}{k T} \times \frac{I_{\text {SET }}}{3.87}=10 \times I_{\text {SET }} \\
& \text { and } V_{\text {be }}=E_{g}-\frac{a k T}{q} \text { where } a=\ln \left(\frac{c T^{n}}{\mathrm{lc}}\right) \approx 19.4 \text { at } 27^{\circ} \mathrm{C} \\
& (c=0.001, n=3, l c=100 \mu \mathrm{~A})
\end{aligned}
$$

$\mathrm{E}_{\mathrm{g}}$ is about 1.25 V so the 2.5 V reference is $2 \mathrm{E}_{\mathrm{g}}$. Solving the loop for the set current gives:

$$
I_{S E T}=\frac{2 E_{g}-2\left(E_{g}-\frac{a k T}{q}\right)}{R} \text { or } I_{S E T}=\frac{2 a k T}{R q}
$$

## APPLICATIONS INFORMATION

Substituting into the equation for transconductance gives:

$$
g_{m}=\frac{a}{1.94 R}=\frac{10}{R}
$$

The temperature variation in the term "a" can be ignored since it is much less than that of the term " T " in the equation for $\mathrm{V}_{\text {be }}$. Using a 2.5 V source this way will maintain the gain constant within $1 \%$ over the full temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. If the 2.5 V source is off by $10 \%$, the gain will vary only about $\pm 6 \%$ over the same temperature range.

We can alsotemperature compensate the transconductance without using a 2.5 V reference if the negative power supply is regulated. A Thevenin equivalent of 2.5 V is generated from two resistors to replace the reference. The two resistors also determine the maximum set current, approximately $1.1 \mathrm{~V} / \mathrm{R}_{T H}$. By rearranging the Thevenin equations to solve for R4 and R6 we get the following equations in terms of $\mathrm{R}_{\mathrm{TH}}$ and the negative supply, $\mathrm{V}_{\mathrm{EE}}$.

$$
\mathrm{R} 4=\frac{\mathrm{R}_{\mathrm{TH}}}{\left(1-\frac{2.5 \mathrm{~V}}{\mathrm{~V}_{\mathrm{EE}}}\right)} \text { and } \mathrm{R} 6=\frac{\mathrm{R}_{\mathrm{TH}} \mathrm{~V}_{\mathrm{EE}}}{2.5 \mathrm{~V}}
$$

Temperature Compensation of gm with a Thevenin Voltage


## Voltage Controlled Gain

To use a voltage to control the gain of the transconductance amplifier requires converting the voltage into a current that flows into pin 5 . Because the voltage at pin 5 is two
diode drops above the negative supply, a single resistor from the control voltage source to pin 5 will suffice in many applications. The control voltage is referenced to the negative supply and has an offset of about 900 mV . The conversion will be monotonic, but the linearity is determined by the change in the voltage at pin $5(120 \mathrm{mV}$ per decade of current). The characteristic is very repeatable since the voltage at pin 5 will vary less than $\pm 5 \%$ from part to part. The voltage at pin 5 also has a negative temperature coefficient as described in the previous section. When the gain of several LT1228s are to be varied together, the current can be split equally by using equal value resistors to each pin 5.

For more accurate (and linear) control, a voltage to current converter circuit using one op amp can be used. The following circuit has several advantages. The input no longer has to be referenced to the negative supply and the input can be either polarity (or differential). This circuit works on both single and split supplies since the input voltage and the pin 5 voltage are independent of each other. The temperature coefficient of the output current is set by R5.

$I_{\text {OUT }}=\frac{(V 1-\mathrm{V} 2)}{\mathrm{R} 5} \times \frac{\mathrm{R} 3}{\mathrm{R} 1}=1 \mathrm{mAN}$
T1228•TA19
Digital control of the transconductance amplifier gain is done by converting the output of a DACto a current flowing into pin 5 . Unfortunately most current output DACs sink rather than source current and do not have output

## APPLICATIONS INFORMATION

compliance compatible with pin 5 of the LT1228. Therefore, the easiest way to digitally control the set current is to use a voltage output DAC and a voltage to current circuit. The previous voltage to current converter will take the output of any voltage output DAC and drive pin 5 with a proportional current. The R, 2 R CMOS multiplying DACs operating in the voltage switching mode work well on both single and split supplies with the above circuit.

Logarithmic control is often easier to use than linear control. A simple circuit that doubles the set current for each additional volt of input is shown in the voltage controlled state variable filter application near the end of this data sheet.

## Transconductance Amplifier Frequency Response

The bandwidth of the transconductance amplifier is a function of the set current as shown in the characteristic curves. At set currents below $100 \mu \mathrm{~A}$, the bandwidth is approximately:

$$
-3 \mathrm{~dB} \text { bandwidth }=3 \times 10^{11} I_{\mathrm{SET}}
$$

The peak bandwidth is about 80 MHz at $500 \mu \mathrm{~A}$. When a resistor is used to convert the output current to a voltage, the capacitance at the output forms a pole with the resistor. The best case output capacitance is about 5pF with $\pm 15 \mathrm{~V}$ supplies and 6 pF with $\pm 5 \mathrm{~V}$ supplies. You must add any PC board or socket capacitance to these values to get the total output capacitance. When using a $1 \mathrm{k} \Omega$ resistor at the output of the transconductance amp, the output capacitance limits the bandwidth to about 25 MHz .

The output slew rate of the transconductance amplifier is the set current divided by the output capacitance, which is 6 pF plus board and socket capacitance. For example with the set current at 1 mA , the slew rate would be ower $100 \mathrm{~V} / \mu \mathrm{s}$.

Transconductance Amp Small Signal Response $\mathrm{I}_{\mathrm{SET}}=500 \mu \mathrm{~A}, \mathrm{R1}=50 \Omega$


LT1228-TA06

## CURRENT FEEDBACK AMPLIFIER

The LT1228 current feedback amplifier has very high noninverting input impedance and is therefore an excellent buffer for the output of the transconductance amplifier. The non-inverting input is at pin 1 , the inverting input at pin 8 and the output at pin 6. The current feedback amplifier maintains its wide bandwidth for almost all voltage gains making it easy to interface the output levels of the transconductance amplifier to other circuitry. The current feedback amplifier is designed to drive low impedance loads such as cables with excellent linearity at high frequencies.

## Feedback Resistor Selection

The small signal bandwidth of the LT1228 current feedback amplifier is set by the external feedback resistors and the internal junction capacitors. As a result, the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed loop gain and load resistor. The characteristic curves of bandwidth versus supply voltage are done with a heavy load ( $100 \Omega$ ) and a light load $(1 \mathrm{k} \Omega)$ to show the effect of loading. These graphs also

## APPLICATIONS INFORMATION

show the family of curves that result from various values of the feedback resistor. These curves use a solid line when the response has less than 0.5 dB of peaking and a dashed line for the response with 0.5 dB to 5 dB of peaking. The curves stop where the response has more than 5 dB of peaking.

Current Feedback Amp Small Signal Response

$$
V_{S}= \pm 15 V, R_{F}=R_{G}=750 \Omega, R_{L}=100 \Omega
$$



LT1228•TA07
At a gain of two, on $\pm 15 \mathrm{~V}$ supplies with a $750 \Omega$ feedback resistor, the bandwidth into a light load is over 160 MHz without peaking, but into a heavy load the bandwidth reduces to 100 MHz . The loading has so much effect because there is a mild resonance in the output stage that enhances the bandwidth at light loads but has its Q reduced by the heavy load. This enhancement is only useful at low gain settings, at a gain of ten it does not boost the bandwidth. At unity gain, the enhancement is so effective the value of the feedback resistor has very little effect on the bandwidth. At very high closed loop gains, the bandwidth is limited by the gain bandwidth product of about 1 GHz . The curves show that the bandwidth at a closed loop gain of 100 is 10 MHz , only one tenth what it is at a gain of two.

## Capacitance on the Inverting Input

Current feedback amplifiers want resistive feedback from the output to the inverting input for stable operation. Take care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response (and over shoot in the transient response), but it does not degrade the stability of the amplifier. The amount of capacitance that is necessary to cause peaking is a function of the closed loop gain taken. The higher the gain, the more capacitance is required to cause peaking. For example, in a gain of 100 application, the bandwidth can be increased from 10 MHz to 17 MHz by adding a 2200 pF capacitor, as shown below. $\mathrm{C}_{\mathrm{G}}$ must have very low series resistance, such as silver mica.


Boosting Bandwidth of High Gain Amplifier with Capacitance On Inverting Input


## APPLICATIONS INFORMATION

## Capacitive Loads

The LT1228 current feedback amplifier can drive capacitive loads directly when the proper value of feedback resistor is used. The graph of Maximum Capacitive Load vs Feedback Resistor should be used to select the appropriate value. The value shown is for 5 dB peaking when driving a $1 \mathrm{k} \Omega$ load, at a gain of 2 . This is a worst case condition, the amplifier is more stable at higher gains, and driving heavier loads. Alternatively, a small resistor ( $10 \Omega$ to $20 \Omega$ ) can be put in series with the output to isolate the capacitive load from the amplifier output. This has the advantage that the amplifier bandwidth is only reduced when the capacitive load is present and the disadvantage that the gain is a function of the load resistance.

## Slew Rate

The slew rate of the current feedback amplifier is not independent of the amplifier gain configuration the way it is in a traditional op amp. This is because the input stage and the output stage both have slew rate limitations. The input stage of the LT1228 current feedback amplifier slews at about $100 \mathrm{~V} / \mu$ s before it becomes non-linear. Faster input signals will turn on the normally reverse biased emitters on the input transistors and enhance the slew rate significantly. This enhanced slew rate can be as much as $3500 \mathrm{~V} / \mu \mathrm{s}$ !

Current Feedback Amp Large Signal Response $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=\mathrm{R}_{\mathrm{G}}=750 \Omega$ Slew Rate Enhanced


LTI228.TA10

The output slew rate is set by the value of the feedback resistors and the internal capacitance. At a gain of ten with a $1 \mathrm{k} \Omega$ feedback resistor and $\pm 15 \mathrm{~V}$ supplies, the output slew rate is typically $+500 \mathrm{~V} / \mu \mathrm{s}$ and $-850 \mathrm{~V} / \mu \mathrm{s}$. There is no input stage enhancement because of the high gain. Larger feedback resistors will reduce the slew rate as will lower supply voltages, similar to the way the bandwidth is reduced.

Current Feedback Amp Large Signal Response $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k}, \mathrm{R}_{\mathrm{G}}=110 \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega$


## Settling Time

The characteristic curves show that the LT1228 current feedback amplifier settles to within 10 mV of final value in 40 ns to 55 ns for any output step less than 10 V . The curve of settling to 1 mV of final value shows that there is a slower thermal contribution up to $20 \mu \mathrm{~s}$. The thermal settling component comes from the output and the input stage. The output contributes just under $1 \mathrm{mV} / \mathrm{V}$ of output change and the input contributes $300 \mu \mathrm{~V} / \mathrm{N}$ of input change. Fortunately the input thermal tends to cancel the output thermal. For this reason the non-inverting gain of two configuration settles faster than the inverting gain of one.

## APPLICATIONS INFORMATION

## Power Supplies

The LT1228 amplifiers will operate from single or split supplies from $\pm 2 \mathrm{~V}$ ( 4 V total) to $\pm 18 \mathrm{~V}$ ( 36 V total). It is not necessary to use equal value split supplies, however the offset voltage and inverting input bias current of the current feedback amplifier will degrade. The offset voltage changes about $350 \mu \mathrm{~V} / \mathrm{V}$ of supply mismatch, the inverting bias current changes about $2.5 \mu \mathrm{~A} \mathrm{~V}$ of supply mismatch.

## Power Dissipation

The worst case amplifier power dissipation is the total of the quiescent current times the total power supply voltage plus the power in the IC due to the load. The quiescent supply current of the LT1228 transconductance amplifier is equal to 3.5 times the set current at all temperatures. The quiescent supply current of the LT1228 current feedback amplifier has a strong negative temperature coefficient and at $150^{\circ} \mathrm{C}$ is less than 7 mA , typically only 4.5 mA . The power in the IC due to the load is a function of the output voltage, the supply voltage and load resistance. The worst case occurs when the output voltage is at half supply, if it can go that far, or its maximum value if it cannot reach half supply.

For example, let's calculate the worst case power dissipation in a variable gain video cable driver operating on $\pm 12 \mathrm{~V}$ supplies that delivers a maximum of 2 V into $150 \Omega$. The maximum set current is 1 mA .

$$
\begin{aligned}
\mathrm{P}_{\mathrm{D}} & =2 \mathrm{~V}_{\mathrm{S}}\left(\mathrm{I}_{\text {SMAX }}+3.5 \mathrm{I}_{\text {SET }}\right)+\left(\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{\text {OMAX }}\right) \frac{\mathrm{V}_{\text {OMAX }}}{\mathrm{R}_{\mathrm{L}}} \\
\mathrm{P}_{\mathrm{D}} & =2 \times 12 \mathrm{~V} \times[7 \mathrm{~mA}+(3.5 \times 1 \mathrm{~mA})]+(12 \mathrm{~V}-2 \mathrm{~V}) \frac{2 \mathrm{~V}}{150 \Omega} \\
& =0.252+0.133=0.385 \mathrm{w}
\end{aligned}
$$

The total power dissipation times the thermal resistance of the package gives the temperature rise of the die above ambient. The above example in $\mathrm{SO8}$ surface mount package (thermal resistance is $150^{\circ} \mathrm{C} / \mathrm{W}$ ) gives:

$$
\begin{aligned}
\text { Temperature Rise } & =P_{0} \theta_{\mathrm{JA}}=0.385 \mathrm{~W} \times 150^{\circ} \mathrm{C} / \mathrm{W} \\
& =57.75^{\circ} \mathrm{C}
\end{aligned}
$$

Therefore the maximum junction temperature is $70^{\circ} \mathrm{C}$ $+57.75^{\circ} \mathrm{C}$ or $127.75^{\circ} \mathrm{C}$, well under the absolute maximum junction temperature for plastic packages of $150^{\circ} \mathrm{C}$.

## TYPICAL APPLICATIONS

## Basic Gain Control

The basic gain controlled amplifier is shown on the front page of the data sheet. The gain is directly proportional to the set current. The signal passes through three stages from the input to the output.

First the input signal is attenuated to match the dynamic range of the transconductance amplifier. The attenuator should reduce the signal down to less than 100 mV peak. The characteristic curves can be used to estimate how much distortion there will be at maximum input signal. For single ended inputs eliminate R2A or R3A.

The signal is then amplified by the transconductance amplifier $\left(\mathrm{g}_{\mathrm{m}}\right)$ and referred to ground. The voltage gain of the transconductance amplifier is:

$$
\mathrm{g}_{\mathrm{m}} \times \mathrm{R} 1=10 \times \mathrm{I}_{\mathrm{SET}} \times \mathrm{R} 1
$$

Lastly the signal is buffered and amplified by the current feedback amplifier (CFA). The voltage gain of the current feedback amplifier is:

$$
1+\frac{R_{F}}{R_{G}}
$$

The overall gain of the gain controlled amplifier is the product of all three stages:

$$
A_{V}=\left(\frac{R 3}{R 3+R 3 A}\right) \times 10 \times I_{S E T} \times R 1 \times\left(1+\frac{R_{F}}{R_{G}}\right)
$$

More than one output can be summed into R1 because the output of the transconductance amplifier is a current. This is the simplest way to make a video mixer.

## TYPICAL APPLICATIONS

Video Fader


The video fader uses the transconductance amplifiers from two LT1228s in the feedback loop of another current feedback amplifier, the LT1223. The amount of signal from each input at the output is set by the ratio of the set currents of the two LT1228s, not by their absolute value. The bandwidth of the current feedback amplifier is inversely proportional to the set current in this configuration. Therefore, the set currents remain high over most of the pot's range, keeping the bandwidth over 15 MHz even when the signal is attenuated 20 dB . The pot is set up to completely turn off one LT1228 at each end of the rotation.

## Video DC Restore (Clamp) Circuit



The video restore (clamp) circuit restores the black level of the composite video to zero volts at the beginning of every line. This is necessary because AC coupled video changes DC level as a function of the average brightness of the picture. DC restoration also rejects low frequency noise such as hum.

The circuit has two inputs: composite video and a logic signal. The logic signal is high except during the back porch time right after the horizontal sync pulse. While the logic is high, the PNP is off and $I_{\text {SET }}$ is zero. With $I_{\text {SET }}$ equal to zero the feedback to pin 2 has no affect. The video input drives the non-inverting input of the current feedback amplifier whose gain is set by $R_{F}$ and $R_{G}$. When the logic signal is low, the PNP turns on and $I_{\text {SET }}$ goes to about 1 mA . Then the transconductance amplifier charges the capacitor to force the output to match the voltage at pin 3, in this case zero volts.

This circuit can be modified so that the video is DC coupled by operating the amplifier in an inverting configuration. Just ground the video input shown and connect $R_{G}$ to the video input instead of to ground.

## TYPICAL APPLICATIONS

Single Supply Wien Bridge Oscillator


In this application the LT1228 is biased for operation from a single supply. An artificial signal ground at half supply voltage is generated with two $10 \mathrm{k} \Omega$ resistors and bypassed with a capacitor. A capacitor is used in series with $\mathrm{R}_{\mathrm{G}}$ to set the DC gain of the current feedback amplifier to unity.

The transconductance amplifier is used as a variable resistor to control gain. A variable resistor is formed by driving the inverting input and connecting the output back to it. The equivalent resistor value is the inverse of the $\mathrm{g}_{\mathrm{m}}$. This works with the $1.8 \mathrm{k} \Omega$ resistor to make a variable attenuator. The 1 MHz oscillation frequency is set by the Wien bridge network made up of two 1000pF capacitors and two $160 \Omega$ resistors.

For clean sine wave oscillation, the circuit needs a net gain of one around the loop. The current feedback amplifier has a gain of 34 to keep the voltage at the transconductance amplifier input low. The Wien bridge has an attenuation of

3 at resonance; therefore the attenuation of the $1.8 \mathrm{k} \Omega$ resistor and the transconductance amplifier must be about 11 , resulting in a set current of about $600 \mu \mathrm{~A}$ at oscillation. At start up there is no set current and therefore no attenuation for a net gain of about 11 around the loop. As the output oscillation builds up it turns on the PNP transistor which generates the set current to regulate the output voltage.

12 MHz Negative Resistance LC Oscillator


AT $V_{S}= \pm 5 \mathrm{~V}$ ALL HARMONICS 40dB DOWN
AT $\mathrm{V}_{S}= \pm 12 \mathrm{~V}$ ALL HARMONICS 50dB DOWN
LT1228. TA15
This oscillator uses the transconductance amplifier as a negative resistor to cause oscillation. A negative resistor results when the positive input of the transconductance amplifier is driven and the output is returned to it. In this example a voltage divider is used to lower the signal level at the positive input for less distortion. The negative resistor will not DC bias correctly unless the output of the transconductance amplifier drives a very low resistance. Here it sees an inductor to ground so the gain at DC is zero. The oscillator needs negative resistance to start and that is provided by the $4.3 \mathrm{k} \Omega$ resistor to pin 5 . As the output level rises it turns on the PNP transistor and in turn the NPN which steals current from the transconductance amplifier bias input.

## TYPICAL APPLICATIONS

## Filters



Allpass Filter Phase Response


Using the variable transconductance of the LT1228 to make variable filters is easy and predictable. The most straight forward way is to make an integrator by putting a capacitor at the output of the transconductance amp and buffering it with the current feedback amplifier. Because the input bias current of the current feedback amplifier must be supplied by the transconductance amplifier, the set current should not be operated below $10 \mu \mathrm{~A}$. This limits the filters to about a 100:1 tuning range.

The Single Pole circuit realizes a single pole filter with a corner frequency $\left(f_{c}\right)$ proportional to the set current. The
values shown give a 100 kHz corner frequency for $100 \mu \mathrm{~A}$ set current. The circuit has two inputs, a lowpass filter input and a highpass filter input. To make a lowpass filter, ground the highpass input and drive the lowpass input. Conversely for a highpass filter, ground the lowpass input and drive the highpass input. If both inputs are driven, the result is an allpass filter or phase shifter. The allpass has flat amplitude response and $0^{\circ}$ phase shift at low frequencies, going to $-180^{\circ}$ at high frequencies. The allpass filter has $-90^{\circ}$ phase shift at the corner frequency.

## TYPICAL APPLICATIONS

## Voltage Controlled State Variable Filter



The state variable filter has both lowpass and bandpass outputs. Each LT1228 is configured as a variable integrator whose frequency is set by the attenuators, the capacitors and the set current. Because the integrators have both positive and negative inputs, the additional op amp normally required is not needed. The input attenuators set the circuit up to handle $3 V_{\text {PP }}$ signals.

The set current is generated with a simple circuit that gives logarithmic voltage to current control. The two PNP transistors should be a matched pair in the same package for
best accuracy. If discrete transistors are used, the $51 \mathrm{k} \Omega$ resistor should be trimmed to give proper frequency response with $\mathrm{V}_{\mathrm{C}}$ equal zero. The circuit generates $100 \mu \mathrm{~A}$ for $\mathrm{V}_{\mathrm{C}}$ equal zero volts and doubles the current for every additional volt. The two $3 \mathrm{k} \Omega$ resistors divide the current between the two LT1228s. Therefore the set current of each amplifier goes from $50 \mu \mathrm{~A}$ to $800 \mu \mathrm{~A}$ for a control voltage of 0 V to 4 V . The resulting filter is at 100 kHz for $\mathrm{V}_{\mathrm{C}}$ equal zero, and changes it one octave $N$ of control input.

TYPICAL APPLICATIONS
RF AGC Amp (Leveling Loop)


Inverting Amplifier with DC Output Less Than 5mV


Amplitude Modulator


## Dual and Quad 100MHz Current Feedback Amplifiers

## features

- 100MHz Bandwidth
- 1000V/ $\mu$ s Slew Rate
- Low Cost
- 30mA Output Drive Current
- 0.04\% Differential Gain
- $0.1^{\circ}$ Differential Phase
- High Input Impedance, $25 \mathrm{M} \Omega, 3 \mathrm{pF}$
- Wide Supply Range, $\pm 2 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- Low Supply Current, 6mA Per Amplifier
- Inputs Common Mode to Within 1.5V of Supplies
- Outputs Swing Within 0.8 V of Supplies


## APPLICATIONS

- Video Instrumentation Amplifiers
- Cable Drivers
- RGB Amplifiers
- Test Equipment Amplifiers


## DESCRIPTION

The LT1229 and LT1230 dual and quad 100 MHz current feedback amplifiers are designed for maximum performance in small packages. Using industry standard pinouts, the dual is available in the 8 -pin miniDIP and the 8 -pin SO package while the quad is in the 14 -pin DIP and 14 -pin SO. The amplifiers are designed to operate on almost any available supply voltage from $4 \mathrm{~V}( \pm 2 \mathrm{~V})$ to 30 V $( \pm 15 \mathrm{~V})$.

These current feedback amplifiers have very high input impedance and make excellent buffer amplifiers. They maintain their wide bandwidth for almost all closed loop voltage gains. The amplifiers drive over 30 mA of output current and are optimized to drive low impedance loads, such as cables, with excellent linearity at high frequencies.

The LT1229 and LT1230 are manufactured on Linear Technology's proprietary complementary bipolar process. For a single amplifier like these see the LT1227 and for better DC accuracy see the LT1223.

TYPICAL APPLICATION

Video Loop Through Amplifier


Loop Through Amplifier Frequency Response


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage $\pm 18 \mathrm{~V}$ Input Current $\qquad$ $\pm 15 \mathrm{~mA}$ Output Short Circuit Duration (Note 1) .........Continuous Operating Temperature Range

LT1229C, LT1230C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LT1229M, LT1230M .$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Junction Temperature

Plastic Package. $150^{\circ} \mathrm{C}$
Ceramic Package ........................................... $175^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION


## ELECTRICAL CHARACTERISTICS

Each Amplifier, $\mathrm{V}_{\mathrm{CM}}=\mathbf{0 V}, \pm \mathbf{5 V} \leq \mathrm{V}_{\mathrm{S}}= \pm \mathbf{1 5 V}$, pulse tested unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\pm 3$ | $\begin{aligned} & \pm 10 \\ & \pm 15 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
|  | Input Offset Voltage Drift |  | $\bullet$ | 10 |  |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{1+}$ | Non-Inverting Input Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ | $\pm 0.3$ |  | $\begin{aligned} & \pm 3 \\ & \pm 10 \end{aligned}$ | $\overline{\mu \mathrm{A}}$ $\mu \mathrm{A}$ |
| I N- | Inverting Input Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ | $\pm 10$ |  | $\begin{aligned} & \pm 50 \\ & \pm 100 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\mathrm{e}_{\mathrm{n}}$ | Input Noise Voltage Density | $f=1 \mathrm{kHz}, R_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{G}=10 \Omega, R_{S}=0 \Omega$ |  | 6 |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{in}_{n}$ | Input Noise Current Density | $f=1 \mathrm{kHz}, R_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{G}=10 \Omega, R_{S}=10 \mathrm{k} \Omega$ |  | 1.4 |  |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | $\begin{aligned} & V_{I N}= \pm 13 V, V_{S}= \pm 15 \mathrm{~V} \\ & V_{I N}= \pm 3 \mathrm{~V}, V_{S}= \pm 5 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{M} \Omega \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 3 |  |  | pF |
|  | Input Voltage Range | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | - | $\begin{aligned} & \pm 13 \\ & \pm 12 \\ & \pm 3 \\ & \pm 2 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 3.5 \end{aligned}$ |  | V V V V |
| CMRR | Common Mode Rejection Ratio | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{C M}= \pm 13 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 15 \mathrm{~V}, V_{C M}= \pm 12 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{C M}= \pm 3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 5 \mathrm{~V}, V_{C M}= \pm 2 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 55 \\ & 55 \\ & 55 \\ & 55 \end{aligned}$ | 69 |  | dB dB dB dB |

## ELECTRICAL CHARACTERISTICS

Each Amplifier, $V_{C M}=0 V, \pm 5 V \leq V_{S}= \pm 15 \mathrm{~V}$, pulse tested unless otherwise noted.


The denotes specifications which apply over the operating temperature range.
Note 1: A heatsink may be required depending on the power supply voltage and how many amplifiers are shorted.
Note 2: The power tests done on $\pm 15 \mathrm{~V}$ supplies are done on only one amplifier at a time to prevent excessive junction temperatures when testing at maximum operating temperature.
Note 3: The supply current of the LT1229, LT1230 has a negative temperature coefficient. For more information see the application information section.
Note 4: Slew rate is measured at $\pm 5 \mathrm{~V}$ on a $\pm 10 \mathrm{~V}$ output signal while operating on $\pm 15 \mathrm{~V}$ supplies with $\mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{G}=110 \Omega$ and $\mathrm{R}_{\mathrm{L}}=400 \Omega$. The
slew rate is much higher when the input is overdriven and when the amplifier is operated inverting, see the applications section.
Note 5: Rise time is measured from $10 \%$ to $90 \%$ on a $\pm 500 \mathrm{mV}$ output signal while operating on $\pm 15 \mathrm{~V}$ supplies with $R_{F}=1 \mathrm{k} \Omega, R_{G}=110 \Omega$ and $\dot{R}_{L}=100 \Omega$. This condition is not the fastest possible, however, it does guarantee the internal capacitances are correct and it makes automatic testing practical.
Note 6: AC parameters are 100\% tested on the ceramic and plastic DIP packaged parts ( J and $N$ suffix) and are sample tested on every lot of the SO packaged parts (S suffix).
Note 7: NTSC composite video with an output level of 2 Vp .

## TYPICAL PGRFORMANCE CHARACTERISTICS



Voltage Gain and Phase vs Frequency, Gain = 6dB


## -3dB Bandwidth vs Supply

Voltage, Gain $=100, R_{L}=100 \Omega$


Voltage Gain and Phase vs
Frequency, Gain = 20dB


LT1229.TPCO4

Voltage Gain and Phase vs Frequency, Gain = 40dB

-3 dB Bandwidth vs Supply
Voltage, Gain $=2, R_{L}=100 \Omega$



LT1229•TPC03
-3dB Bandwidth vs Supply
Voltage, Gain $=2, R_{L}=1 \mathrm{k} \Omega$


LT1229.TPC06

## -3dB Bandwidth vs Supply

Voltage, Gain $=100, R_{L}=1 \mathrm{k} \Omega$


## TYPICAL PERFORmANCE CHARACTERISTICS



Maximum Capacitance Load vs Feedback Resistor



Total Harmonic Distortion vs
Frequency


Output Saturation Voltage vs Temperature



Output Short Circuit Current vs Temperature


LT1229.TPC15

## TYPICAL PGRFORmANCE CHARACTERISTICS





## sImplified schematic

## One Amplifier



LT1229. TA03

## APPLICATIONS INFORMATION

The LT1229 and LT1230 are very fast dual and quad current feedback amplifiers. Because they are current feedback amplifiers, they maintain their wide bandwidth over a wide range of voltage gains. These amplifiers are designed to drive low impedance loads such as cables with excellent linearity at high frequencies.

## Feedback Resistor Selection

The small signal bandwidth of the LT1229/LT1230 is set by the external feedback resistors and the internal junction capacitors. As a result, the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed loop gain and load resistor. The characteristic curves of bandwidth versus supply voltage are done with a heavy load ( $100 \Omega$ ) and a light load ( $1 \mathrm{k} \Omega$ ) to show the effect of loading. These graphs also show the family of curves that result from various values of the feedback resistor. These curves use a solid line when the response has less than 0.5 dB of peaking and a dashed line when the response has 0.5 dB to 5 dB of peaking. The curves stop where the response has more than 5 dB of peaking.

> Small Signal Rise Time with $R_{F}=R_{G}=750 \Omega, V_{S}= \pm 15 V$, and $R_{L}=100 \Omega$


LT1229•TA04
At a gain of two, on $\pm 15 \mathrm{~V}$ supplies with a $750 \Omega$ feedback resistor, the bandwidth into a light load is over 160MHz without peaking, but into a heavy load the bandwidth reduces to 100 MHz . The loading has so much effect because there is a mild resonance in the output stage that enhances the bandwidth at light loads but has its Q reduced by the heavy load. This enhancement is only useful at low gain settings; at a gain of ten it does not boost the bandwidth. At unity gain, the enhancement is so effective the value of the feedback resistor has very little effect. At very high closed loop gains, the bandwidth is
limited by the gain bandwidth product of about 1 GHz . The curves show that the bandwidth at a closed loop gain of 100 is 10 MHz , only one tenth what it is at a gain of two.

## Capacitance on the Inverting Input

Current feedback amplifiers want resistive feedback from the output to the inverting input for stable operation. Take care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response (and overshoot in the transient response), but it does not degrade the stability of the amplifier. The amount of capacitance that is necessary to cause peaking is a function of the closed loop gain taken. The higher the gain, the more capacitance is required to cause peaking. We can add capacitance from the inverting input to ground to increase the bandwidth in high gain applications. For example, in this gain of 100 application, the bandwidth can be increased from 10 MHz to 17 MHz by adding a 2200pF capacitor.


Boosting Bandwidth of High Gain Amplifier with Capacitance on Inverting Input


## APPLICATIONS INFORMATION

## Capacitive Loads

The LT1229/LT1230 can drive capacitive loads directly when the proper value of feedback resistor is used. The graph Maximum Capacitive Load vs Feedback Resistor should be used to select the appropriate value. The value shown is for 5 dB peaking when driving a $1 \mathrm{k} \Omega$ load at a gain of 2 . This is a worst case condition; the amplifier is more stable at higher gains and driving heavier loads. Alternatively, a small resistor ( $10 \Omega$ to $20 \Omega$ ) can be put in series with the output to isolate the capacitive load from the amplifier output. This has the advantage that the amplifier bandwidth is only reduced when the capacitive load is present, and the disadvantage that the gain is a function of the load resistance.

## Power Supplies

The LT1229 and LT1230 amplifiers will operate from single or split supplies from $\pm 2 \mathrm{~V}$ ( 4 V total) to $\pm 15 \mathrm{~V}$ ( 30 V total). It is not necessary to use equal value split supplies, however, the offset voltage and inverting input bias current will change. The offset voltage changes about $350 \mu \mathrm{~V}$ per volt of supply mismatch, the inverting bias current changes about $2.5 \mu \mathrm{~A}$ per volt of supply mismatch.

## Power Dissipation

The LT1229/LT1230 amplifiers combine high speed and large output current drive into very small packages. Because these amplifiers work over a very wide supply range, it is possible to exceed the maximum junction temperature under certain conditions. To ensure that the LT1229/ LT1230 remain within their absolute maximum ratings, we must calculate the worst case power dissipation, define the maximum ambient temperature, select the appropriate package and then calculate the maximum junction temperature.
The worst case amplifier power dissipation is the total of the quiescent current times the total power supply voltage plus the power in the IC due to the load. The quiescent supply current of the LT1229/LT1230 has a strong negative temperature coefficient. The supply current of each
amplifier at $150^{\circ} \mathrm{C}$ is less than 7 mA and typically is only 4.5 mA . The power in the IC due to the load is a function of the output voltage, the supply voltage and load resistance. The worst case occurs when the output voltage is at half supply, if it can go that far, or its maximum value if it cannot reach half supply.
For example, let's calculate the worst case power dissipation in a video cable driver operating on $\pm 12 \mathrm{~V}$ supplies that delivers a maximum of 2 V into $150 \Omega$.

$$
\begin{aligned}
\mathrm{Pd}_{\text {MAX }} & =2 \mathrm{~V}_{S} \mathrm{I}_{\text {SMAX }}+\left(\mathrm{V}_{S}-\mathrm{V}_{\text {OMAX }}\right) \frac{\mathrm{V}_{\text {OMAX }}}{\mathrm{R}_{\mathrm{L}}} \\
\mathrm{Pd}_{\text {MAX }} & =2 \times 12 \mathrm{~V} \times 7 \mathrm{~mA}+(12 \mathrm{~V}-2 \mathrm{~V}) \times \frac{2 \mathrm{~V}}{150 \Omega} \\
& =0.168+0.133=0.301 \mathrm{~W} \text { per Amp }
\end{aligned}
$$

Now if that is the dual LT1229, the total power in the package is twice that, or 0.602 W . We now must calculate how much the die temperature will rise above the ambient. The total power dissipation times the thermal resistance of the package gives the amount of temperature rise. For the above example, if we use the S08 surface mount package, the thermal resistance is $150^{\circ} \mathrm{C} / \mathrm{W}$ junction to ambient in still air.

$$
\begin{aligned}
& \text { Temperature Rise }=\mathrm{P}_{\mathrm{dMAX}} \mathrm{R}_{\theta \mathrm{JJA}}=0.602 \mathrm{~W} \times 150^{\circ} \mathrm{C} / \mathrm{W} \\
& =90.3^{\circ} \mathrm{C}
\end{aligned}
$$

The maximum junction temperature allowed in the plastic package is $150^{\circ} \mathrm{C}$. Therefore, the maximum ambient allowed is the maximum junction temperature less the temperature rise.

$$
\text { Maximum Ambient }=150^{\circ} \mathrm{C}-90.3^{\circ} \mathrm{C}=59.7^{\circ} \mathrm{C}
$$

Note that this is less than the maximum of $70^{\circ} \mathrm{C}$ that is specified in the absolute maximum data listing. If we must use this package at the maximum ambient we must lower the supply voltage or reduce the output swing.

As a guideline to help in the selection of the LT1229/ LT1230 the following table describes the maximum supply voltage that can be used with each part in cable driving applications.

## APPLICATIONS Information

Assumptions:

1. The maximum ambient is $70^{\circ} \mathrm{C}$ for the commercial parts (C suffix) and $125^{\circ} \mathrm{C}$ for the full temperature parts (M suffix).
2. The load is a double terminated video cable, $150 \Omega$.
3. The maximum output voltage is 2 V (peak or DC ).
4. The thermal resistance of each package:

| J 8 is $100^{\circ} \mathrm{C} / \mathrm{W}$ | J is $80^{\circ} / \mathrm{W}$ |
| :--- | :--- |
| N 8 is $100^{\circ} \mathrm{C} / \mathrm{W}$ | N is $70^{\circ} / \mathrm{W}$ |
| S 8 is $150^{\circ} \mathrm{C} / \mathrm{W}$ | S is $110^{\circ} / \mathrm{W}$ |

Maximum Supply Voltage for $75 \Omega$ Cable Driving Applications at Maximum Ambient Temperature

| PART | PACKAGE | MAX POWER AT T $\mathbf{A}_{\text {A }}$ | MAX SUPPLY |
| :--- | :--- | :--- | :--- |
| LT1229MJ8 | Ceramic DIP | $0.500 \mathrm{~W} @ 125^{\circ} \mathrm{C}$ | $\mathrm{Vs}< \pm 10.1$ |
| LT1229CJ8 | Ceramic DIP | 1.050 W @ $70^{\circ} \mathrm{C}$ | $\mathrm{Vs}< \pm 18.0$ |
| LT1229CN8 | Plastic DIP | 0.800 W @ $70^{\circ} \mathrm{C}$ | $\mathrm{Vs}< \pm 15.6$ |
| LT1229CS8 | Plastic S08 | $0.533 W @ 70^{\circ} \mathrm{C}$ | $\mathrm{Vs}< \pm 10.6$ |
|  |  |  |  |
| LT1230MJ | Ceramic DIP | $0.625 \mathrm{~W} @ 125^{\circ} \mathrm{C}$ | $\mathrm{Vs}< \pm 6.6$ |
| LT1230CJ | Ceramic DIP | $1.313 W @ 70^{\circ} \mathrm{C}$ | $\mathrm{Vs}< \pm 13.0$ |
| LT1230CN | Plastic DIP | $1.143 W @ 70^{\circ} \mathrm{C}$ | Vs $< \pm 11.4$ |
| LT1230CS | Plastic S014 | $0.727 W @ 70^{\circ} \mathrm{C}$ | Vs $< \pm 7.6$ |

## Slew Rate

The slew rate of a current feedback amplifier is not independent of the amplifier gain the way it is in a traditional op amp. This is because the input stage and the output stage both have slew rate limitations. The input stage of the LT1229/LT1230 amplifiers slew at about $100 \mathrm{~V} / \mu \mathrm{s}$ before they become non-linear. Faster input signals will turn on the normally reverse biased emitters on the input transistors and enhance the slew rate significantly. This enhanced slew rate can be as much as $2500 \mathrm{~V} / \mu \mathrm{s}$.

The output slew rate is set by the value of the feedback resistors and the internal capacitance. At a gain of ten with a $1 \mathrm{k} \Omega$ feedback resistor and $\pm 15 \mathrm{~V}$ supplies, the output slew rate is typically $+700 \mathrm{~V} / \mu \mathrm{s}$ and $-1000 \mathrm{~V} / \mu \mathrm{s}$. There is no input stage enhancement because of the high gain.

Large Signal Response, $A_{V}=2, R_{F}=R_{G}=750 \Omega$


LT1229.ta07
Larger feedback resistors will reduce the slew rate as will lower supply voltages, similar to the way the bandwidth is reduced.

Large Signal Response, $A_{V}=10, R_{F}=1 k, R_{G}=110 \Omega$


LT1229•TA08

## Settling Time

The characteristic curves show that the LT1229/LT1230 amplifiers settle to within 10 mV of final value in 40 ns to 55 ns for any output step up to 10 V . The curve of settling to 1 mV of final value shows that there is a slower thermal contribution up to $20 \mu \mathrm{~s}$. The thermal settling component comes from the output and the input stage. The output contributes just under 1 mV per volt of output change and the input contributes $300 \mu \mathrm{~V}$ per volt of input change. Fortunately, the input thermal tends to cancel the output thermal. For this reason the non-inverting gain of two configurations settles faster than the inverting gain of one.

## APPLICATIONS INFORMATION

## Crosstalk and Cascaded Amplifiers

The amplifiers in the LT1229 and LT1230 do not share any common circuitry. The only thing the amplifiers share is the supplies. As a result, the crosstalk between amplifiers is very low. In a good breadboard or with a good PC board layout the crosstalk from the output of one amplifier to the input of another will be over 100dB down, up to 100 kHz and 65 dB down at 10 MHz . The following curve shows the crosstalk from the output of one amplifier to the input of another.

Amplifier Crosstalk vs Frequency


The high frequency crosstalk between amplifiers is caused by magnetic coupling between the internal wire bonds that connect the IC chip to the package lead frame. The amount of crosstalk is inversely proportional to the load resistor the amplifier is driving, with no load (just the feedback resistor) the crosstalk improves 18 dB . The curve shows the crosstalk of the LT1229 amplifier B output (pin 7) to the input of amplifier A. The crosstalk from amplifier A's output (pin 1) to amplifier B is about 10 dB better. The crosstalk between all of the LT1230 amplifiers is as shown. The LT1230 amplifiers that are separated by the supplies are a few dB better.

When cascading amplifiers the crosstalk will limit the amount of high frequency gain that is available because the crosstalk signal is out of phase with the input signal. This will often show up as unusual frequency response. For example: cascading the two amplifiers in the LT1229, each set up with 20 dB of gain and a -3 dB bandwidth of 65 MHz into $100 \Omega$ will result in 40 dB of gain, BUT the response will start to drop at about 10 MHz and then flatten out from 20 MHz to 30 MHz at about 0.5 dB down. This is due to the crosstalk back to the input of the first amplifier.

For best results when cascading amplifiers use the LT1229 and drive amplifier $B$ and follow it with amplifier $A$.

## TYPICAL APPLICATIONS

## Single +5V Supply Cable Driver for Composite Video

This circuit amplifies standard 1V peak composite video input (1.4Vp-p) by two and drives an AC coupled doubly terminated cable. In order for the output to swing 2.8 V p-p on a single 5 V supply, it must be biased accurately. The average $D C$ level of the composite input is a function of the luminance signal. This will cause problems if we AC couple the input signal into the amplifier because a rapid change in luminance will drive the output into the rails. To prevent this we must establish the DC level at the input and operate the amplifier with DC gain.

The transistor's base is biased by R1 and R2 at 2 V . The emitter of the transistor clamps the non-inverting input of the amplifier to 1.4 V at the most negative part of the input
(the sync pulses). R4, R5 and R6 set the amplifier up with a gain of two and bias the output so the bottom of the sync pulses are at 1.1V. The maximum input then drives the output to 3.9 V .


## LT 1229/LT1230

## TYPICAL APPLICATIONS

## Single Supply AC Coupled Amplifiers



## SECTION 2-AMPLIFIERS

## ZERO DRIFT OPERATIONAL AMPLIFIERS

LTC1047, Dual Micropower Zero Drift Operational Amplifier with Internal Capacitors ..... 2-292
LTC1049, Low Power Zero Drift Operational Amplifier with Internal Capacitors ..... 2-299
LTC1051/LTC1053, Dual/Quad Precision Zero Drift Operational Amplifiers with Internal Capacitors ..... 2-306
LTC1150, $\pm 15 \mathrm{~V}$ Zero Drift Operational Amplifier with Internal Capacitors ..... 2-321
LTC1151, Dual $\pm 15 \mathrm{~V}$ Zero Drift Operational Amplifier with Internal Capacitors ..... 13-56
LTC1250, Very Low Noise Zero Drift Bridge Amplifier ..... 13-80

# $\mathcal{C Y}$ UNER 

## features

- No External Components Required
- Supply Current $80 \mu \mathrm{~A}$
- Maximum Offset Voltage 10 IV
- Maximum Offset Voltage Drift 50nV/ ${ }^{\circ} \mathrm{C}$
- Minimum CMRR 110dB
- Minimum PSRR 110dB
- Single Supply Operation 4.75 V to 16 V
- Common Mode Range Includes GND
- Output Swings to GND
- Typical Overload Recovery Time 70 ms
- Pin Compatible with Industry Standard Dual Op Amps


## APPLICATIONS

- Thermocouple Amplifiers
- Electronic Scales
- Battery Powered Instrumentation
- Strain Gauge Amplifiers
- Remote Located Sensors


## DESCRIPTION

The LTC1047 is a micropower, high performance dual chopper stabilized operational amplifier. The sample-andhold capacitors usually required by other chopper amplifiers are integrated on-chip, minimizing the need for external components.

The LTC1047 has a typical offset voltage of $3 \mu \mathrm{~V}$, drift of $10 \mathrm{nV} /{ }^{\circ} \mathrm{C}$, input noise voltage typically $3.5 \mu \mathrm{Vp}-\mathrm{p}$, and typical voltage gain of 150 dB . The common mode rejection is 110 dB minimum, with minimum power supply rejection of 110 dB . The LTC1047 also offers $0.2 \mathrm{~V} / \mu \mathrm{s}$ slew rate and a gain bandwidth product of 200 kHz . Overload recovery time from saturation is 70 ms , four times faster than chopper amplifiers with external capacitors.

The LTC1047 is available in a standard plastic 8-pin DIP as well as a 16 -pin SOL package. The LTC1047 is a plug-in replacement for most dual op amps with improved DC performance and substantial power savings.

## TYPICAL APPLICATION

Micropower Single Supply Instrumentation Amplifier


CMRR vs Frequency


## ABSOLUTE MAXIMUUM RATINGS (Note 1)

| Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ........................... 16 V | Operating Temperature Range |
| :---: | :---: |
| Input Voltage (Note 2) ........... $\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$ to ( $\left.\mathrm{V}^{-}-0.3 \mathrm{~V}\right)$ | LTC1047C ....................................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Output Short Circuit Duration .......................Indefinite | Lead Temperature (Soldering, 10 sec.) ............... $300^{\circ} \mathrm{C}$ |
|  |  |

## PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |  | ORDER PART NUMBER |
| :---: | :---: | :---: | :---: |
|  | LTC1047CN8 |  | LTC1047CS |

ELECTRICRL CHARACTERISTICS $V_{S}= \pm 5 V, T_{A}=0$ perating Temperature Range, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 3) |  |  | $\pm 3$ | $\pm 10$ | $\mu \mathrm{V}$ |
| Average Input Offset Voltage Drift | (Note 3) | $\bullet$ |  | $\pm 0.01$ | $\pm 0.05$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Long Term Offset Drift |  |  |  | 100 |  | $\mathrm{nV} / \mathrm{rt} \mathrm{mo}$ |
| Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\pm 5$ | $\begin{aligned} & \pm 30 \\ & \pm 300 \end{aligned}$ | pA pA |
| Input Offset Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\pm 10$ | $\begin{aligned} & \pm 60 \\ & \pm 150 \end{aligned}$ | pA pA |
| Input Noise Voltage | $\begin{aligned} & 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & 0.1 \mathrm{~Hz} \text { to } 1 \mathrm{~Hz} \end{aligned}$ |  |  | $\begin{aligned} & 3.5 \\ & 0.8 \\ & \hline \end{aligned}$ |  | $\mu \vee p-p$ <br> $\mu \vee p-p$ |
| Input Noise Current | $\mathrm{f}=10 \mathrm{~Hz}$ (Note 4) |  |  | 1.5 |  | $\mathrm{fA} / \mathrm{rtHz}$ |
| Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}^{-}$to $+2.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ | $\begin{aligned} & 110 \\ & 105 \\ & \hline \end{aligned}$ | 130 |  | dB dB |
| Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ | $\bullet$ | 105 | 122 |  | dB |
| Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k}, \mathrm{V}_{\text {OUT }}= \pm 4 \mathrm{~V}$ | - | 120 | 150 |  | dB |
| Maximum Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \end{aligned}$ | $\bullet$ | + 4.8/-4.9 | $\begin{aligned} & +4.3 /-4.8 \\ & \pm 4.95 \end{aligned}$ |  | V |
| Slew Rate | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 0.2 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| Gain Bandwidth Product |  |  |  | 200 |  | kHz |
| Supply Current/Amplifier | No Load, $25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ <br> No Load, $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} & 60 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 150 \\ & 275 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Internal Sampling Frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 680 |  | Hz |

The edenotes specifications which apply over the full operating temperature range.
Note 1: Absolute Maximum Ratings are those values beyond which life of the device may be impaired.
Note 2: Connecting any terminal to voltages greater than $\mathrm{V}+$ or less than V - may cause destructive latch-up. It is recommended that no sources operating from external supplies be applied prior to power-up of the LTC1047.

Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurements of these voltage levels in high speed automatic test systems. Vos is measured to a limit determined by test equipment capability.
Note 4: Current Noise is calculated from the formula: $I_{n}=\sqrt{\left(2 q \cdot I_{B}\right)}$ where $q=1.6 \times 10^{-19}$ Coulomb.

## TEST CIRCUITS

Electrical Characteristics Test Circuit


DC-10Hz Noise Test Circuit


LTC1047•TC02

## TYPICAL PGRFORmANCE CHARACTERISTICS





LTC1047-TPCO4

## TYPICAL PERFORMANCE CHARACTERISTICS





Sampling Frequency vs
Supply Voltage


$A_{V}=+1, R_{L}=100 \mathrm{k}, C_{L}=50 \mathrm{pF}, V_{S}= \pm 5 \mathrm{~V}$ HORIZONTAL $=10 \mu \mathrm{~s} / \mathrm{DIV}$

Large Signal Transient Response

$A_{V}=+1, R_{L}=100 \mathrm{k}, C_{L}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ HORIZONTAL $=10 \mu \mathrm{~S} / \mathrm{DIV}$

LTC1047•TPC12


Sampling Frequency vs
Temperature


LTC1047. TPC10

Overload Recovery

$A_{V}=-100, V_{S}= \pm 5 \mathrm{~V}$
HORIZONTAL $=10 \mathrm{~ms} / \mathrm{DIV}$
LTC1047-TPC13

## APPLICATIONS INFORMATION

## Input Considerations

Frequently circuits built with parts as precise as the LTC1047 show errors at the output far greater than the designer expects. Rarely is the problem the op amp; more often the surrounding circuitry is causing errors several orders of magnitude greater than those due tothe LTC1047. Such obscure effects as leakage between pins due to residual solder flux and thermocouple effects between the tin/lead solder and the copper PC board traces can overwhelm the pA -level bias currents and the $\mu \mathrm{V}$-level offset of the LTC1047. For a more complete description of these types of problems (and some advice on avoiding them), see the LTC1051/53 data sheet.

## Input Capacitance

The LTC1047 has approximately 12 pF of capacitance at each input pin. This will react with large series resistors to form a pole at the input, degrading the LTC1047's phase margin. The problem is especially common with micropower parts like the LTC1047 because high value resistors are often used to minimize power dissipation. As
a rule of thumb, bypass feedback resistors larger than 7 k with a 20pF capacitor to minimize this effect.

## Aliasing

Like all sampled data systems, the LTC1047 will alias input signals near its internal sampling frequency. The design includes internal circuitry to minimize this effect; as a result, most applications do not exhibit aliasing problems. For a complete discussion of the correction circuitry and aliasing behavior, refer to the LTC1051/53 data sheet.

## Single Supply Operation

The LTC1047 is compatible with all single supply applications. It has an input common mode range which includes V -, and an output which will swing within millivolts of the negative power supply. The LTC1047 is guaranteed functional down to 4.75 V total supply, allowing it to run from minimum TTL voltage all the way up to 16 V . See the Typical Applications section for examples of single supply operation.

## TYPICAL APPLICATIONS

Low Offset, Low Drift Instrumentation Amplifier


Precise DC Full Wave Rectifier (Absolute Value Circuit)


## TYPICAL APPLICATIONS

## 4-20mA Transducer Amplifier



Low Noise, Low Drift Composite Amplifier


## LTC1047

## TYPICAL APPLICATIONS

Ultra Low Noise Micropower Chopper



## feATURES

- Low Supply Current $200 \mu \mathrm{~A}$
- No External Components Required
- Maximum Offset Voltage $10 \mu \mathrm{~V}$
- Maximum Offset Voltage Drift $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- Single Supply Operation 4.75 V to 16 V
- Input Common Mode Range Includes Ground
- Output Swings to Ground
- Typical Overload Recovery Time 6ms


## APPLICATIONS

- 4mA-20mACurrentLoops
- Thermocouple Amplifiers
- Electronic Scales
- Medical Instrumentation
- Strain Gauge Amplifiers
- High Resolution Data Acquisition


## DESCRIPTION

The LTC1049 is a high performance, low power chopper stabilized operational amplifier. The two sample-and-hold capacitors usually required externally by other chopper stabilized amplifiers are integrated on the chip. Further, the LTC1049 offers superior DC and AC performance with a nominal supply current of only $200 \mu \mathrm{~A}$.

The LTC1049 has a typical offset voltage of $0.5 \mu \mathrm{~V}$, with drift of $0.01 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}, 0.1 \mathrm{~Hz}$ to 10 Hz input noise voltage of $3 \mu V p-p$ and typical voltage gain of 160 dB . The slew rate is $0.8 \mathrm{~V} / \mu \mathrm{s}$ with a gain bandwidth product of 0.8 MHz .

Overload recovery time from a saturation condition is 6 ms , a significant improvement over chopper amplifiers using external capacitors.

The LTC1049 is available in a standard 8-pin metal can, plastic and ceramic dual in line packages as well as an 8-pin SO package. The LTC1049 can be a plug-in replacementfor most standard op amps with improved DC performance and substantial power savings.

## TYPICAL APPLICATION

## Single Supply Thermocouple Amplifier



2-299

## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) 18 V Input Voltage (Note 2) .......... $\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$ to $\left(\mathrm{V}^{-}-0.3 \mathrm{~V}\right)$ Output Short Circuit Duration $\qquad$ Indefinite
Operating Temperature Range
LTC1049C
$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range ................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec.) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC1049CJ8 <br> LTC1049CN8 |
|  | LTC1049CS8 |
| +1N 3 | S8 PART MARKING |
| S8 PACKAGE 8-LEAD PLASTIC SOIC | 1049 |

ELECTRICAL CHPRACTERISTICS $V_{S}= \pm 5 v, T_{A}=$ operating temperature range, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | $\begin{gathered} \text { LTC1049C } \\ \text { TYP } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 3) |  |  | $\pm 2$ | $\pm 10$ | $\mu \mathrm{V}$ |
| Average Input Offset Drift | (Note 3) | $\bullet$ |  | $\pm 0.02$ | $\pm 0.1$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Long Term Offset Voltage Drift |  |  |  | 50 |  | $\mathrm{nV} / \sqrt{\mathrm{mo}}$ |
| Input Offset Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\pm 30$ | $\begin{aligned} & \pm 100 \\ & \pm 150 \end{aligned}$ | pA |
| Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\pm 15$ | $\begin{aligned} & \pm 50 \\ & \pm 150 \end{aligned}$ | pA |
| Input Noise Voltage | 0.1 Hz to 10 Hz <br> 0.1 Hz to 1 Hz |  |  | $\begin{aligned} & 3.0 \\ & 1.0 \end{aligned}$ |  | $\mu \mathrm{V}$ p-p |
| Input Noise Current | $\mathrm{f}=10 \mathrm{~Hz}$ (Note 4) |  |  | 2.0 |  | $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=\mathrm{V}^{-}$to 2.7V | $\bullet$ | 110 | 130 |  | dB |
| Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ | $\bullet$ | 110 | 130 |  | dB |
| Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}= \pm 4.9 \mathrm{~V}$ | $\bullet$ | 130 | 160 |  | dB |
| Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \quad \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -4.9/+4.2 |  |  | V |
|  |  | $\bullet$ | -4.6/+3 |  |  |  |
|  | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ | $\bullet$ | $\pm 4.9$ | $\pm 4.97$ |  |  |
| Slew Rate | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{L}=50 \mathrm{pF}$ |  |  | 0.8 |  | V/us |
| Gain Bandwidth Product |  |  |  | 0.8 |  | MHz |
| Supply Current | No Load $\quad T_{A}=25^{\circ} \mathrm{C}$ |  |  | 200 | 300 | $\mu \mathrm{A}$ |
|  |  | $\bullet$ |  |  | 450 |  |
| Internal Sampling Frequency |  |  |  | 700 |  | Hz |

The denotes the specifications which apply over the full operating temperature range.
Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.
Note 2: Connecting any terminal to voltages greater than $\mathrm{V}^{+}$or less than $\mathrm{V}^{-}$may cause destructive latch-up. It is recommended that no sources operating from external supplies be applied prior to power-up of the LTC1049.

Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high speed automatic test systems. $V_{0 S}$ is measured to a limit determined by test equipment capability.
Note 4: Current Noise is calculated from the formula:
$I_{N}=\sqrt{(2 q \cdot 1 b)}$
where $\mathrm{q}=1.6 \times 10^{-19}$ Coulomb.

## TEST CIRCUITS

## Electrical Characteristics Test Circuit



## DC to $\mathbf{1 0 H z}$ and DC to 1 Hz Noise Test Circuit



## TYPICAL PERFORMANCE CHARACTERISTICS








Sampling Frequency vs Temperature



## TYPICAL PERFORMARCG CHARACTERISTICS


$0.5 \mathrm{~ms} / \mathrm{DIV}$
$A_{V}=-100, V_{S}= \pm 5 \mathrm{~V}$
LTC1049 •TPC

$A_{V}=+1, R_{L}=10 k, C_{L}=50 \mathrm{pF}, V_{S}= \pm 5 \mathrm{~V}$
LTC1049.TPC11

Large Signal Transient Response

$A_{V}=+1, R_{L}=10 k, C_{L}=50 p F, V_{S}= \pm 5 \mathrm{~V}$ LTC1049-TPC12

LTC1049 DC to 1Hz Noise


TIME 10s/DIV
LTC1049 - TPC13

LTC1049 DC to 10Hz Noise


# APPLICATIONS INFORMATION 

## ACHIEVING PICOAMPERE/MICROVOLTPERFORMANCE

## Picoamperes

In order to realize the picoampere level of accuracy of the LTC1049, proper care must be exercised. Leakage currents in circuitry external to the amplifier can significantly degrade performance. High quality insulation should be used (e.g., Teflon, Kel-F); cleaning of all insulating surfaces to remove fluxes and other residues will probably be necessary - particularly for high temperature performance. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input connections with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground; in non-inverting connections to the inverting input. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

## Microvolts

Thermocouple effects must be considered ifthe LTC1049's ultra low drift is to be fully utilized. Any connection of dissimilar metals forms a thermoelectric junction producing an electric potential which varies with temperature (Seebeck effect). As temperature sensors, thermocouples exploit this phenomenon to produce useful information. In low drift amplifier circuits the effect is a primary source of error.

Connectors, switches, relay contacts, sockets, resistors, solder, and even copper wire are all candidates for thermal EMF generation. Junctions of copper wire from different manufacturers can generate thermal EMFs of $200 \mathrm{nV} /{ }^{\circ} \mathrm{C}$ - twice the maximum drift specification of the LTC1049. The copper/kovar junction, formed when wire or printed circuit traces contact a package lead, has a thermal EMF of approximately $35 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}-300$ times the maximum drift specification of the LTC1049.

Minimizing thermal EMF-induced errors is possible if judicious attention is given to circuit board layout and
component selection. It is good practice to minimize the number of junctions in the amplifier's input signal path. Avoid connectors, sockets, switches, and relays where possible. In instances where this is not possible, attempt to balance the number and type of junctions so that differential cancellation occurs. Doing this may involve deliberately introducing junctions to offset unavoidable junctions.

## PACKAGE-INDUCED OFFSET VOLTAGE

Package-induced thermal EMF effects are another important source of errors. It arises at the copper/kovar junctions formed when wire or printed circuit traces contact a package lead. Like all the previously mentioned thermal EMF effects, it is outside the LTC1049's offset nulling loop and cannot be cancelled. The input offset voltage specification of the LTC1049 is actually set by the package-induced warm-up drift rather than by the circuit itself. The thermal time constant ranges from 0.5 to 3 minutes, depending on package type.

## LOW SUPPLY OPERATION

The minimum supply for proper operation of the LTC1049 is typically below $4.0 \mathrm{~V}( \pm 2.0 \mathrm{~V})$. In single supply applications, PSRR is guaranteed downto $4.7 \mathrm{~V}( \pm 2.35 \mathrm{~V})$ to ensure proper operation down to the minimum TTL specified voltage of 4.75 V .

## PIN COMPATIBILITY

The LTC1049 is pin compatible with the 8 -pin versions of 7650, 7652 and other chopper-stabilized amplifiers. The 7650 and 7652 require the use of two external capacitors connected to pin 1 and 8 which are not needed for the LTC1049. Pins 1,5, and 8 of the LTC1049are not connected internally; thus the LTC1049 can be a direct plug in for the 7650 and 7652 even if the two capacitors are left on the circuit board.

## LTC1049

## TYPICAL APPLICATIONS

Low Power, Low Hold Step Sample and Hold


Low Power, Single Supply, Low Offset Instrumentation Amp


GAIN $=100$
CMRR $\geq 60 \mathrm{~dB}$, WITH $0.1 \%$ RESISTORS (RESISTOR LIMITED)
LTC1049-TAO6

Thermocouple Based Temperature to Frequency Converter


## Stabilized Operational Amplifiers With Internal Capacitors

## FGATURES

- Dual/Quad Low Cost Precision Op Amp
- No External Components Required
- Maximum Offset Voltage $5 \mu \mathrm{~V}$
- Maximum Offset Voltage Drift $0.05 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- Low Noise $1.5 \mu V_{p-p}(0.1 \mathrm{~Hz}$ to 10 Hz )
- Minimum Voltage Gain, 120dB
- Minimum PSRR, 120 dB
- Minimum CMRR, 114 dB
- Low Supply Current 1mA/Op Amp
- Single Supply Operation 4.75 V to 16 V
- Input Common Mode Range Includes Ground
- Output Swings to Ground
- Typical Overload Recovery Time 3ms
- Pin Compatible with Industry Standard Dual and Quad Op Amps


## APPLICATIONS

- Thermocouple Amplifiers
- Electronic Scales
- Medical Instrumentation
- Strain Gauge Amplifiers
- High Resolution Data Acquisition
- DC Accurate R, C Active Filters


## DESCRIPTION

The LTC1051/LTC1053 is a high performance, low cost dual/quad chopper stabilized operational amplifier. The unique achievement of the LTC1051/LTC1053 is that it integrates on chip the sample-and-hold capacitors usually required externally by other chopper amplifiers. Further, the LTC1051/LTC1053 offers better combined overall DC and AC performance than is available from other chopper stabilized amplifiers with or without internal sample/hold capacitors

The LTC1051/LTC1053 has an offset voltage of $0.5 \mu \mathrm{~V}$, drift of $0.01 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}, \mathrm{DC}$ to 10 Hz , input noise voltage typically $1.5 \mu \mathrm{~V}_{\mathrm{p} \cdot \mathrm{p}}$ and typical voltage gain of 140 dB . The slew rate of $4 \mathrm{~V} / \mu \mathrm{S}$ and gain bandwidth product of 2.5 MHz are achieved with only 1 mA of supply current per op amp.
Overload recovery times from positive and negative saturation conditions are 1.5 ms and 3 ms respectively, about a 100 or more times improvement over chopper amplifiers using external capacitors.

The LTC1051 is available in standard plastic and ceramic dual in line packages as well as a 16 -pin SOL package. The LTC1053 is available in a standard 14 -pin plastic package and an 18-pin SOIC. The LTC1051/LTC1053 is a plug in replacement for most standard dual/quad op amps with improved performance.

## TYPICAL APPLICATION

High Periormance Low Cost Instrumentation Amplifier


GAIN = 201
MEASURED CMRR~120dB AT DC
MEASURED INPUT V ${ }_{0 S} 3 \mu V$
MEASURED INPUT NOISE $2 \mu \vee p-p$ ( $D C-10 \mathrm{~Hz}$ )

LTC1051 Noise Spectrum


## ABSOLUTG MAXIMUM RATINGS

 Input Voltage $\qquad$ $(\mathrm{V}++0.3 \mathrm{~V})$ to $(\mathrm{V}--0.3 \mathrm{~V})$ Output Short Circuit Duration ....................Indefinite

Operating Temperature Range
LTC1051M, LTC1051AM ................. $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LTC1051C/LTC1053C, LTC1051AC . . . . . . . $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
 Lead Temperature (Soldering, 10 sec .) . . . . . . . . . . . $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |  | ORDER PART NUMBER |
| :---: | :---: | :---: | :---: |
|  | LTC1051MJ8 LTC1051CJ8 LTC1051CN8 LTC1051AMJ8 LTC1051ACJ8 LTC1051ACN8 |  | LTC1053CN |
|  | LTC1051CS LTC1051ACS |  | LTC1053CS |

ELECTRICAL CHARACTERISTICS $\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{A}=$ operating temperature range unless otherwise specified.

| PARAMETER | CONDITIONS |  | LTC1051/LTC1053 |  |  | LTC1051A |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\pm 0.5$ | $\pm 5$ |  | $\pm 0.5$ | $\pm 5$ | ${ }_{\mu \mathrm{V}}$ |
| Average input Offset Drift |  | $\bullet$ |  | $\pm 0.0$ | $\pm 0.05$ |  | $\pm 0.0$ | $\pm 0.05$ | ${ }_{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}$ |
| Long Term Offset Drift |  |  |  | 50 |  |  | 50 |  | $\mathrm{nV} / \sqrt{\text { Mo }}$ |
| Input Bias Current LTC1051C/LTC1053C LTC1051M | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\pm 15$ | $\begin{aligned} & \pm 65 \\ & \pm 135 \\ & \pm 450 \\ & \hline \end{aligned}$ |  | $\pm 15$ | $\begin{aligned} & \pm 50 \\ & \pm 100 \\ & \pm 300 \\ & \hline \end{aligned}$ | PA PA PA |
| Input Offset Current (All Grades) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\pm 30$ | $\begin{array}{r}  \pm 125 \\ \pm 175 \\ \hline \end{array}$ |  | $\pm 30$ | $\begin{aligned} & \pm 100 \\ & \pm 150 \\ & \hline \end{aligned}$ | PA pA |
| Input Noise Voltage (Note 1) | $\begin{aligned} & \mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{DC} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{DC} \text { to } 1 \mathrm{~Hz} \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 0.4 \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 0.4 \end{aligned}$ | 2 | $\begin{aligned} & \mu V_{p, p} \\ & \mu V_{p, p} \end{aligned}$ |
| Input Noise Current | $\mathrm{f}=10 \mathrm{~Hz}$ |  |  | 2.2 |  |  | 2.2 |  | $\mathrm{f} / \mathrm{l} \sqrt{ } \sqrt{\mathrm{Hz}}$ |
| Common Mode Rejection Ratio, CMRR | $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}-$ to $+2.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ | $\begin{aligned} & 106 \\ & 100 \\ & \hline \end{aligned}$ | 130 |  | $\begin{aligned} & 114 \\ & 110 \\ & \hline \end{aligned}$ | 130 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Differential CMRR LTC1051, LTC1053 (Note 2) | $\mathrm{V}_{C M}=\mathrm{V}^{-}$to $+2.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 112 |  |  | 112 |  |  | dB |
| Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ | $\bullet$ | 116 | 140 |  | 120 | 140 |  | dB |
| Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}= \pm 4 \mathrm{~V}$ | $\bullet$ | 116 | 160 |  | 120 | 160 |  | dB |
| Maximum Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \end{aligned}$ | $\bullet$ | $\begin{array}{r}  \pm 4.5 \\ \pm 4.5 \\ \hline \end{array}$ | $\begin{aligned} & \pm 4.85 \\ & \pm 4.95 \end{aligned}$ |  |  | $\begin{aligned} & \pm 4.85 \\ & \pm 4.95 \end{aligned}$ |  | V |
| Slew Rate | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 4 |  |  | 4 |  | $\mathrm{V} / \mathrm{\mu} \mathrm{~S}$ |

## LTC1051/LTC1053

ELECTRICAL CHARACTGRISTICS $\mathrm{v}_{\mathrm{S}}= \pm 5 \mathrm{~V}_{\mathrm{T}} \mathrm{T}_{\mathrm{A}}=$ operating temperature range unless otherwise specified.

| PARAMETER | CONDITIONS |  | LTC1051A/LTC1051/LTC1053MIN TYP MAX |  | $\frac{\text { UNITS }}{M H Z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Gain Bandwidth Product |  |  | 2.5 |  |  |
| Supply Current/Op Amp | No Load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ | 1 | $\begin{aligned} & 2 \\ & 2.5 \end{aligned}$ | mA |
| Internal Sampling Frequency |  |  | 3 |  | kHz |

$V_{S}=5 \mathrm{~V}, \mathrm{GND}, \mathrm{T}_{\mathrm{A}}=$ operating temperature range unless otherwise specified.

| PARAMETER | CONDITIONS |  | LTC1051A/LTC1051/LTC1053 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN TYP | MAX |  |
| Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\pm 0.5$ | $\pm 5$ | $\mu \mathrm{V}$ |
| Input Offset Drift |  |  | $\pm 0.01$ | $\pm 0.05$ | ${ }_{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}$ |
| Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\pm 10$ | $\pm 50$ | pA |
| Input Offset Current | $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |  | $\pm 20$ | $\pm 80$ | PA |
| Input Noise Voltage | DC to 10Hz |  | 1.8 |  | ${ }_{\mu} \mathrm{V}_{\mathrm{p} \cdot \mathrm{p}}$ |
| Supply Current/Op Amp | No Load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 1.5 | mA |

The - denotes the specifications which apply over the full operating temperature range.

Note 2: Differential CMRR for the LTC1053 is measured between amplifiers A and D , and amplifiers B and C .

Note 1: For guaranteed noise specification contact LTC marketing.

## TEST CIRCUITS

Electrical Characteristics Test Circuit

DC. 10 Hz Noise Test Circuit


FOR 1 Hz NOISE BW INCREASE ALL THE CAPACITORS BY A FACTOR OF 10.

## TYPICAL PGRFORMANCE CHARACTERISTICS



Common Mode Input Range vs Supply Voltage

Sampling Frequency vs Supply Voltage


Sampling Frequency vs Temperature


## TYPICAL PGRFORMANCE CHARACTERISTICS




Gain/Phase vs Frequency


Output Short Circuit Current vs Supply Voltage




$\mathrm{AV}=-100, \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$

Small Signal Transient Response

$\mathrm{A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$
$V_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Large Signal Transient Response

$A V=+1, R_{L}=10 k, C_{L}=100 \mathrm{pF}$
$V_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

## LTC1051/LTC1053

TYPICAL PERFORMANCE CHARACTERISTICS
LTC1051/LTC1053 DC to 10Hz Noise


## APPLICATIONS INFORMATION

## ACHIEVING PICOAMPEREMICROVOLT PERFORMANCE

## Picoamperes

In order to realize the picoampere level of accuracy of the LTC1051/LTC1053, proper care must be exercised. Leakage currents in circuitry external to the amplifier can significantly degrade performance. High quality insulation should be used (e.g., Teflon, Kel-F); cleaning of all insulating surfaces to remove fluxes and other residues will probably be necessary - particularly for high temperature performance. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input connections with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground; in non-inverting connections to the inverting input. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

## Microvolts

Thermocouple effects must be considered if the LTC1051/ LTC1053's ultra low drift op amps are to be fully utilized.

Any connection of dissimilar metals forms a thermoelectric junction producing an electric potential which varies with temperature (Seebeck effect). As temperature sensors, thermocouples exploit this phenomenon to produce useful information. In low drift amplifier circuits the effect is a primary source of error.

Connectors, switches, relay contacts, sockets, resistors, solder, and even copper wire are all candidates for thermal EMF generation. Junctions of copper wire from different manufacturers can generate thermal EMFs of $200 \mathrm{nV} /{ }^{\circ} \mathrm{C}$ 4 times the maximum drift specification of the LTC1051/ LTC1053. The copper/kovar junction, formed when wire or printed circuit traces contact a package lead, has a thermal EMF of approximately $35 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}-700$ times the maximum drift specification of the LTC1051/LTC1053.

Minimizing thermal EMF-induced errors is possible if judicious attention is given to circuit board layout and component selection. It is good practice to minimize the number of juctions in the amplifier's input signal path. Avoid connectors, sockets, switches and relays where possible. In instances where this is not possible, attempt

## APPLICATIONS INFORMATION

to balance the number and type of junctions so that differential cancellation occurs. Doing this may involve deliberately introducing junctions to offset unavoidable junctions.

When connectors, switches, relays and/or sockets are necessary they should be selected for low thermal EMF activity. The same techniques of thermally balancing and coupling the matching junctions are effective in reducing the thermal EMF errors of these components.

Resistors are another source of thermal EMF errors. Table 1 shows the thermal EMF generated for different resistors. The temperature gradient across the resistor is important, not the ambient temperature. There are two junctions formed at each end of the resistor and if these junctions are at the same temperature, their thermal EMFs will cancel each other. The termal EMF numbers are approximate and vary with resistor value. High values give higher thermal EMF.

Table 1. Resistor Thermal EMF

| Resistor Type | Thermal EMF/ ${ }^{\circ} \mathrm{C}$ Gradient |
| :--- | :--- |
| Tin Oxide | $\sim \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Carbon Composition | $\sim 450 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Metal Film | $\sim 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Wire Wound |  |
| Evenohm | $\sim 2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Manganin | $\sim 2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |

## INPUT BIAS CURRENT, CLOCK FEEDTHROUGH

At ambient temperatures below $60^{\circ} \mathrm{C}$, the input bias current of the LTC1051/LTC1053 op amps is dominated by the small amount of charge injection occurring during the
sampling and holding of the op amps input offset voltage. The average value of the resulting current pulses is 10 pA to 15 pA with sign convention shown in Figure 1.

As the ambient temperature rises, the leakage current of the input protection devices increases, while the charge injection component of the bias current, for all practical purposes, stays constant. At elevated temperatures (above $85^{\circ} \mathrm{C}$ ) the leakage current dominates and the bias current of both inputs assumes the same sign.

(A)

(B)

Figure 1. LTC1051 Bias Current
The charge injection at the op amp input pins will cause small output spikes. This phenomenon is often referred to as "clock feedthrough" and it can be easily observed when the closed loop gain exceeds 10V/V, Figure 2. The magnitude of the clock feedthrough is temperature independent but it increases when the closed loop gain goes up, when the source resistance increases, and when the gain setting resistors increase, Figure 2A, 2B. It is important to note that the output small spikes are centered at OV level and they do not add to the output offset error budget. For instance, with $\mathrm{R}_{S}=1 \mathrm{M} \Omega$, the typical output offset voltage of Figure 2C is $V_{\text {OS(OUT) }} \approx 10^{8} \times \mathrm{IB}^{+}+$ 101 V os(in). A 10pA bias current will yield an output of $1 \mathrm{mV} \pm 100 \mu \mathrm{~V}$. The output clock feedthrough can be attenuated by lowering the value of the gain setting resistors, i.e. R2 $=10 \mathrm{k}, \mathrm{R1}=100 \Omega$, instead of ( 100 k , 1 k ; Figure 2).


Figure 2. Clock Feedthrough

## APPLICATIONS INFORMATION

Clock feedthrough can also be attenuated by adding a capacitor across the feedback resistor to limit the circuit bandwidth below the internal sampling frequency, Figure 3.


Figure 3. Adding a Feedback Capacitor to Eliminate Clock Feedthrough

## INPUT CAPACITANCE

The input capacitance of the LTC1051/LTC1053 op amps is approximately 12 pF . When the LTC1051/LTC1053 op amps are used with feedback factors approaching unity, the feedback resistor value should not exceed $7 \mathrm{k} \Omega$ for industrial temperature range and $5 \mathrm{k} \Omega$ for military temperature range. If a higher feedback resistor value is required, a feedback capacitor of 20 pF should be placed across the feedback resistor. Note that the most common circuits with feedback factors approaching unity are unity gain followers and instrumentation amplifier front ends, Figure 4.

## LTC1051/LTC1053 AS AC AMPLIFIERS

Although initially chopper stabilized op amps were designed to minimize DC offsets and offset drifts, the LTC1051/LTC1053 family, on top of its outstanding DC characteristics, presents efficient AC performance. For instance, at single +5 V supply, each op amp typically con-
sumes 0.5 mA and still provides 1.8 MHz gain bandwidth product and $3 \mathrm{~V} / \mu \mathrm{s}$ slew rate. This, combined with almost distortionless swing to the supply rails, Figure 8, makes the LTC1051/LTC1053 op amps nearly general purpose. To further expand this idea, the "aliasing" phenomenon, which could occur under AC conditions, should be described and properly evaluated.

## ALIASING

The LTC1051/LTC1053 are equipped with internal circuitry to minimize aliasing. Aliasing, no matter how small, occurs when the input signal approaches and exceeds the internal clock frequency. Aliasing is caused by the sampled data nature of the chopper op amps. A generalized study of this phenomenon is beyond the scope of a datasheet, however, a set of rules of thumb can answer many questions.

1. Alias signals can be generally defined as output AC signals at a frequency of nfclk $\pm$ mfin. The nfclk term is the internal sampling frequency of the chopper stabilized op amps, and its harmonics, mfin is the frequency of the input signal and its harmonics, if any.
2. If we arbitrarily accept that "aliasing" occurs when output alias signals reach an amplitude of $0.01 \%$ or more of the output signal, then: The approximate minimum frequency of an AC input signal which will cause aliasing is equal to the internal clock frequency multiplied by the square root of the op amp feedback factor. For instance, with closed loop gain of -10 , the feedback factor is $1 / 11$, and if $\mathrm{fCLK}=2.6 \mathrm{kHz}$, alias signals can be detected when the frequency of the input signal exceeds 750 Hz to 800 Hz , Figure 5A.


Figure 4. Operating the LTC1051 with Feedback Factors Approaching Unity

## LTC1051/LTC1053

## APPLICATIONS INFORMATION

3. The number of alias signals increases when the input signal frequency increases, Figure 5B.
4. When the frequency, $\mathrm{f}_{\mathrm{N}}$, of the input signal is less than fclock, the alias signal(s) amplitude(s) directly scale with the amplitude of the incoming signal. The output "signal to alias ratio" cannot be increased by just boosting the input signal amplitude. However, when the input AC signal frequency well exceeds the clock frequency, the amplitude of the alias signals does not directly scale with the input amplitude. The "signal to alias ratio" increases when the output swings closely to the rails, Figures $5 B, 7$. It is important to note that the

LTC1051/LTC1053 op amps under light loads ( $R_{L} \geq 10 \mathrm{k} \Omega$ ) swing closely to the supply rails without generating harmonic distortion, Figure 8.
5. For unity gain inverting configuration, all the alias frequencies are 80 dB to 84 dB down from the output signal, Figures 6A, 6B. Combined with excellent THD under wide swing, the LTC1051/LTC1053 op amps make efficient unity gain inverters.

For gain higher than -1 , the "signal to alias" ratio decreases at an approximate rate of -6 dB per decade of closed loop gain Figure 8.


Figure 5A. Output Voltage Spectrum of $1 / 2$ LTC1051 Operating as an Inverting Amplifier with Gain of 10, and Amplifying a $750 \mathrm{~Hz}, 800 \mathrm{mV}$ Input AC Signal.


Figure 5B. Same as Figure 5A, but the AC Input Signal is $900 \mathrm{mV}, 10 \mathrm{kHz}$

## LTC1051/LTC1053

## APPLICATIONS InFORMATION

6. For closed loop gains of -10 or higher, the "signal to alias" ratio degrades when the value of the feedback gain setting resistor increases beyond 50k』. For instance, the 68 dB value of Figure 7 , decreases to 56 dB if a ( $1 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ ) resistor set will be used to set the gain of -100 .
7. When the LTC1051/LTC1053 are used as non-inverting amplifiers all the previous approximate rules of thumb
apply with the following exceptions: When the closed loop gain is $+10(\mathrm{~V} / \mathrm{V})$ and below, the "signal to alias" ratio is 1 dB to 3 dB less than the inverting case. When the closed loop gain is 100 (VIV) the degradation can be up to 9 dB , especially when the input signal is much higher than the clock frequency (i.e. $\mathrm{fin}=10 \mathrm{kHz}$ ).
8. The signal/alias ratio performance improves when the op amp has bandlimited loop gain.
 DOWN FROM THE OUTPUT LEVEL


Figure 6A. Output Voltage Spectrum of 112 LTC1051 Operating as a Unity Gain Inverting Amplifier. $V_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}=8 \mathrm{Vp} \cdot \mathrm{p}, 2.685 \mathrm{kHz}$.


Figure 6B. Output Voltage Spectrum of $1 / 2$ LTC1051, Operating as a Unity Gain Inverting Amplifier. $V_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}=8 \mathrm{Vp} \cdot \mathrm{p}, 10 \mathrm{kHz}$.

## APPLICATIONS INFORMATION




Figure 7. Output Voltage Spectrum of $1 / 2$ LTC1051 Operating as an Inverting Amplifier with a Gain of - 100 and Amplifying a 90 mVp -p, 10kHz Input Signal. With a 9 Vp-p Output Swing the Measured 2nd Harmonic (20kHz) was 75 Down from the 10kHz Input Signal.


Figure 9. Signal to Alias Ratio vs Closed Loop Gain


Figure 8. Output Voltage Swing vs Load

## APPLICATION CIRCUITS

Obtaining Ultra-Low Vos Drift and Low Noise


The dual chopper op amp buffers the inputs of $A$, and corrects its offset voltage and offset voltage drift. With the shown $R, C$ values, the power up warm up time is typically 20 s . The step response of the composite amplifier does not present settling tails. The LT1007 should be used when extremely low noise, $V_{O S}$ and $V_{O S}$ drift are sought when the input source resistance is low. (For instance a $350 \Omega$ strain gauge bridge.) The LT1012 or equivalent should be used when low bias current ( 100 pA ) is also required in conjunction with DC to 10 Hz low noise, and low $V_{O S}$ and $V_{O S}$ drift. The measured typical input offset voltages were less than $2 \mu \mathrm{~V}$.

| A1 | R1 | R2 | R3 | R4 | R5 | C1 | C2 | $\overline{\mathrm{e}}_{\text {Out }}(\mathrm{DC}-1 \mathrm{~Hz})^{* *}$ | $\bar{e}_{\text {OUT }}(\mathrm{DC}-10 \mathrm{~Hz})^{* *}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { LT1007 } \\ & \text { LT1012* } \end{aligned}$ | $\begin{gathered} \hline 3 \mathrm{k} \\ 750 \Omega \end{gathered}$ | $\begin{gathered} 2 \mathrm{k} \\ 57 \Omega \end{gathered}$ | $\begin{aligned} & \hline 340 \mathrm{k} \\ & 250 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{k} \\ & 10 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 100 \mathrm{k} \\ & 100 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 0.01 \mu \mathrm{~F} \\ & 0.01 \mu \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 0.001 \mu \mathrm{~F} \\ & 0.001 \mu \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 0.1 \mu \vee p \cdot p \\ & 0.3 \mu \vee p \cdot p \end{aligned}$ | $\begin{aligned} & 0.15 \mu V_{p-p} \\ & 0.4 \mu \vee p-p \end{aligned}$ |

*Interchange connections (A) and (B).
**Noise measured in a 10 sec. window. Peak-to-peak noise was also measured for 10 continuous minutes: With the LT1007 op amp the recorded noise was $0.2 \mu \mathrm{Vp}$-p for both $\mathrm{DC}-1 \mathrm{~Hz}$ and $\mathrm{DC}-10 \mathrm{~Hz}$.

LTC1051/LT1007 Peak-to•Peak Noise


## APPLICATION CIRCUITS

Paralleling Choppers to Improve Noise


Differential Voltage to Current Converter


## LTC1051/LTC1053

## APPLICATION CIRCUITS

Multiplexed Differential Thermometer


Six Decade Log Amplifier


Q1: TEL LAB TYPE 081
ADJUST 2M POR. FOR NON-LINEARITIES

## APPLICATION CIRCUITS

Dual Instrumentation Amplifier


## Linearized Platinum Signal Conditioner



## LTC1051/LTC1053

## APPLICATION CIRCUITS

DC Accurate, 3rd Order, 100 Hz , Butterworth Antialiasing Filter


WIDEBAND NOISE $9_{\mu} V_{\text {RMS }}$
THD + NOISE $\approx 0.0012 \%, 1 V_{\text {RMS }}<V_{I N}<2 V_{\text {RMS }}, V_{S}= \pm 8 \mathrm{~V}$
VOS (OUT) $<5 \mu \mathrm{~V}$

Dynamic Range


DC Accurate, 18-Bit 4th Order Antialiasing Bessel (Linear Phase), 100Hz, Lowpass Filter


Dynamic Range


# $\pm 15 \mathrm{~V}$ Chopper Stabilized Operational Amplifier with Internal Capacitors 

## FEATURES

- High Voltage Operation, $\pm 18 \mathrm{~V}$
- No External Components Required
- Maximum Offset Voltage $5 \mu \mathrm{~V}$
- Maximum Offset Voltage Drift $0.05 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- Low Noise $1.8 \mu \mathrm{Vp}-\mathrm{p}$ ( 0.1 Hz to 10 Hz )
- Minimum Voltage Gain 140dB
- Minimum PSRR 120 dB
- Minimum CMRR120dB
- Low Supply Current 0.8 mA
- Single Supply Operation 4.75 V to 36 V
- Input Common Mode Range Includes Ground
- 200uA Supply Current with Pin 1 Grounded
- Typical Overload Recovery Time 20ms


## APPLICATIONS

- Strain Gauge Amplifiers
- Electronic Scales
- Medical Instrumentation
- Thermocouple Amplifiers
- High Resolution Data Acquisition


## DESCRIPTION

The LTC1150 is a high-voltage, high-performance chopper stabilized operational amplifier. The two sample-and-hold capacitors usually required externally by other chopper amplifiers are integrated on-chip. Further, LTC's proprietary high-voltage CMOS structures allow the LTC1150 to operate at up to 36 V total supply voltage.

The LTC1150 has an offset voltage of $0.5 \mu \mathrm{~V}$, drift of $0.01 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}, 0.1 \mathrm{~Hz}$ to 10 Hz input noise voltage of $1.8 \mu \mathrm{Vp}$ $p$ and a typical voltage gain of 180 dB . The slew rate of $3 \mathrm{~V} /$ $\mu \mathrm{s}$ and a gain bandwidth product of 2.5 MHz are achieved with 0.8 mA of supply current. Overload recovery times from positive and negative saturation conditions are 3 ms and 20 ms , respectively.
For applications demanding low power consumption, pin 1 can be used to program the supply current. Pin 5 is an optional AC-coupled clock input, useful for synchronization.
The LTC1150 is available in a standard 8-lead metal can, plastic and ceramic dual in line packages, as well as an 8 -lead S08 package. The LTC1150 can be a plug-in replacement for most standard bipolar op amps with significant improvement in DC performance.

## TYPICAL APPLICATION

Single Supply Instrumentation Amplifier


Noise Spectrum


## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ..............................36V Input Voltage (Note 2) ........... $\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$ to $\left(\mathrm{V}^{-}-0.3 \mathrm{~V}\right)$ Output Short Circuit Duration ........................Indefinite Burn-In Voltage 36V
Operating Temperature Range
LTC1150M $\qquad$ $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LTC1150C $\qquad$ .$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Storage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC1150MJ8 <br> LTC1150CJ8 <br> LTC1150CN8 |
| TOP VIEW | LTC1150CS8 |
| + N6 $3-+$ - 6 | S8 PART MARKING |
| 88 PACKAGE <br> 8-LEAD PLASTIC SOIC | 1150 |

## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 15 V$, Pin $1=$ Open, $T_{A}=$ Operating Temperature Range, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN ${ }^{\text {L }}$ | $\begin{gathered} \text { LTC1150N } \\ \text { TYP } \end{gathered}$ | MAX | MIN | $\begin{gathered} \text { LTC11500 } \\ \text { TYP } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 3) |  |  | $\pm 0.5$ | $\pm 5$ |  | $\pm 0.5$ | $\pm 5$ | $\mu \mathrm{V}$ |
| Average Input Offset Drift | (Note 3) | $\bullet$ |  | $\pm 0.01$ | $\pm 0.05$ |  | $\pm 0.01$ | $\pm 0.05$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Long Term Offset Voltage Drift |  |  |  | 50 |  |  | 50 |  | $\mathrm{nV} / \sqrt{\mathrm{mo}}$ |
| Input Offset Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\pm 20$ | $\begin{aligned} & \pm 60 \\ & \pm 1.5 \end{aligned}$ |  | $\pm 20$ | $\begin{aligned} & \pm 200 \\ & \pm 0.5 \end{aligned}$ | pA |
| Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\pm 10$ | $\begin{aligned} & \pm 50 \\ & \pm 2.5 \end{aligned}$ |  | $\pm 10$ | $\begin{aligned} & \pm 100 \\ & \pm 0.5 \end{aligned}$ | pA nA |
| Input Noise Voltage | $\mathrm{R}_{\mathrm{S}}=100 \Omega, 0.1 \mathrm{~Hz}$ to $10 \mathrm{~Hz}, \mathrm{TC} 2$ |  | 1.8 |  |  | 1.8 |  |  | $\mu \vee p$-p |
|  | $\mathrm{R}_{S}=100 \Omega, 0.1 \mathrm{~Hz}$ to $1 \mathrm{~Hz}, \mathrm{~T} C 2$ |  | 0.6 |  |  | 0.6 |  |  |  |
| Input Noise Current | $f=10 \mathrm{~Hz}$ (Note 4) |  | 1.8 |  |  | 1.8 |  |  | $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| Common-Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=\mathrm{V}^{-}$to 12V | $\bullet$ | 110 | 130 |  | 110 | 130 |  | dB |
| Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 16 \mathrm{~V}$ | $\bullet$ | 120 | 145 |  | 120 | 145 |  | dB |
| Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}$ | $\bullet$ | 140 | 180 |  | 140 | 180 |  | dB |
| Maximum Output Voltage Swing | $\mathrm{R}_{L}=10 \mathrm{k} \Omega \quad \mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |  | $\pm 13.5$ | $\pm 14.5$ |  | $\pm 13.5$ | $\pm 14.5$ |  | $V$ |
|  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\bullet$ | $\begin{aligned} & +10.5 / \\ & -13.5 \end{aligned}$ |  |  | $\begin{aligned} & +10.5 / \\ & -13.5 \end{aligned}$ |  |  |  |
|  | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ |  | $\pm 14.95$ |  |  | $\pm 14.95$ |  |  |  |
| Slew Rate | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{L}=50 \mathrm{pF}$ |  | 3 |  |  | 3 |  |  | V/ $/ \mathrm{s}$ |
| Gain Bandwidth Product |  |  | 2.5 |  |  | 2.5 |  |  | MHz |
| Supply Current | No Load $\quad \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 0.8 | 1.0 |  | 0.8 | 1.5 | mA |
|  | No Load, Pin $1=\mathrm{V}^{-} \quad \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.2 |  |  | 0.2 |  |  |  |
|  | No Load | $\bullet$ | 1.5 |  |  | 2 |  |  |  |
| Internal Sampling Frequency |  |  | 550 |  |  | 550 |  |  | Hz |

## ELECTRICAL CHARACTERISTICS

$V_{S}=5 \mathrm{~V}$, Pin $1=$ Open, $\mathrm{T}_{\mathrm{A}}=$ Operating Temperature Range, unless otherwise specified.

| PARAMETER | CONDITIONS |  |  | MIN | $\begin{gathered} \text { LTC1150M } \\ \text { TYP } \\ \hline \end{gathered}$ | MAX | MIN | $\begin{gathered} \text { LTC1150才 } \\ \text { TYP } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ}$ |  |  |  | $\pm 0.5$ | $\pm 5$ |  | $\pm 0.05$ | $\pm 5$ | $\mu \mathrm{V}$ |
| Average Input Offset Drift | (Note 3) |  | $\bullet$ |  | $\pm 0.01$ | $\pm 0.05$ |  | $\pm 0.01$ | $\pm 0.05$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Long Term Offset Voltage Drift |  |  |  |  | 50 |  |  | 50 |  | $\mathrm{nV} / \sqrt{\text { mo }}$ |
| Input Offset Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | - |  | $\pm 10$ | $\begin{aligned} & \pm 30 \\ & \pm 100 \end{aligned}$ |  | $\pm 10$ | $\begin{aligned} & \pm 60 \\ & \pm 100 \end{aligned}$ | pA |
| Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | - |  | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & \pm 400 \end{aligned}$ |  | $\pm 5$ | $\begin{aligned} & \pm 30 \\ & \pm 100 \end{aligned}$ | pA |
| Input Noise Voltage | $\mathrm{R}_{\mathrm{S}}=100 \Omega$ | OHz, TC2 |  | 2.0 |  |  | 2.0 |  |  | $\mu \vee p-p$ |
|  | $\mathrm{R}_{\mathrm{S}}=100$ | z, TC2 |  | 0.7 |  |  | 0.7 |  |  |  |
| Input Noise Current | $f=10 \mathrm{~Hz}$ |  |  | 1.3 |  |  | 1.3 |  |  | $\mathrm{f} / 2 / \sqrt{\mathrm{Hz}}$ |
| Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | $\bullet$ | 110 |  |  | 110 |  |  | dB |
| Power Supply Rejection Ratio | $V_{S}= \pm 2.3$ |  | $\bullet$ | $130 \quad 145$ |  |  | 125145 |  |  | dB |
| Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{kS}$ | to 4.5V | $\bullet$ | $130 \quad 180$ |  |  | $130 \quad 180$ |  |  | dB |
| Maximum Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  |  | 0.15-4.85 |  |  | 0.15-4.85 |  |  | V |
|  | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k}$ |  |  | 0.02-4.97 |  |  | 0.02-4.97 |  |  |  |
| Slew Rate | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  |  | 1.5 |  |  | 1.5 |  |  | V/ $\mu \mathrm{s}$ |
| Gain Bandwidth Product |  |  |  | 1.8 |  |  | 1.8 |  |  | MHz |
| Supply Current | No Load | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ | $0.4$ |  | $\begin{aligned} & 1 \\ & 1.5 \end{aligned}$ | 0.4 |  | $\begin{aligned} & 1 \\ & 1.5 \end{aligned}$ | mA |
| Internal Sampling Frequency |  |  |  | 300 |  |  | 300 |  |  | Hz |

The - denotes the specifications which apply over the full operating temperature range.
Note 1: Absolute Maximum Ratings are those values beyond which life of the device may be impaired.
Note 2: Connecting any terminal to voltages greater than $\mathrm{V}^{+}$or less than $\mathrm{V}^{-}$may cause destructive latch-up. It is recommended that no sources operating from external supplies be applied prior to power-up of the LTC1150.

Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high-speed automatic test systems. $\mathrm{V}_{0 S}$ is measured to a limit determined by test equipment capability.
Note 4: Current Noise is calculated from the formula:

$$
I_{N}=\sqrt{\left(2 q \cdot I_{b}\right)}
$$

where $q=1.6 \times 10^{-19}$ Coulomb.

## TEST CIRCUITS

## Offset Voltage Test Circuit



LTC1150 - TC01

DC-10Hz Noise Test Circuit


FOR 1 Hz NOISE BW, INCREASE ALL THE CAPACITORS BY A FACTOR OF 10

## TYPICAL PERFORMANCE CHARACTGRISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



CMRR vs Frequency


SAMPLING FREQUENCY, $\mathrm{f}_{\mathrm{S}}(\mathrm{HZ})$
LTC1150. TPC30

Input Bias Current vs Temperature


LTC1150. TPC31

## PSRR vs Frequency



10Hz p-p Noise vs Sampling Frequency


Common-Mode Input Range vs Supply Voltage


LTC1150•TPC07

Offset Voltage vs Sampling Frequency


SAMPLING FREQUENCY, $\mathrm{f}_{\mathrm{S}}(\mathrm{Hz})$
LTC1150 - TPCOB


Sampling Frequency vs Temperature

LTC1150 - TPC04

## TYPICAL PERFORMANCE CHARACTERISTICS



Large Signal Transient Response, $\operatorname{Pin} 1=\mathbf{V}^{-}$

$V_{S}= \pm 15 \mathrm{~V}, A_{V}=1, C_{L}=100 \mathrm{pF}$, PIN $1=\mathrm{V}^{-}$
LTC1150-TPC16

Small Signal Transient Response,
$\operatorname{Pin} 1=\mathbf{V}^{-}$

$V_{S}= \pm 15 \mathrm{~V}, A_{V}=1, C_{L}=100 \mathrm{pF}, R_{L}=10 \mathrm{k} \Omega$, PIN $1=V^{-}$
$V_{S}= \pm 15 \mathrm{~V}, A \mathrm{~V}=-100,2 \mathrm{~ms} / \mathrm{DIV}$
TC1150•TPC21


Small Signal Transient Response

$V_{S}= \pm 15 \mathrm{~V}, A_{V}=1, C_{L}=100 \mathrm{pF}, R_{L}=10 \mathrm{k} \Omega$
LTC1150-TPC1?

Overload Recovery from Positive Saturation

$V_{S}= \pm 15 \mathrm{~V}, A \mathrm{~V}=-100,2 \mathrm{~ms} / \mathrm{DIV}$ LTC1150.TPG18
$0.1 \mathrm{~Hz}-10 \mathrm{~Hz}$ Noise, $\mathrm{V}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$, Internal Clock


## TYPICAL PERFORMARCE CHARACTERISTICS

0.1 $\mathrm{Hz}-10 \mathrm{~Hz}$ Noise, $\mathrm{V}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{I}_{\mathrm{S}}=1800 \mathrm{~Hz}$

$0.1 \mathrm{~Hz}-1 \mathrm{~Hz}$ Noise, $\mathrm{V}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Internal Clock

$0.1 \mathrm{~Hz}-1 \mathrm{~Hz}$ Noise, $\mathrm{V}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{S}}=1800 \mathrm{~Hz}$


## PIn DESCRIPTIONS

## 1) 8-Pin Packages

Pin 1-Supply Current Programming. The supply current can be programmed through pin 1 . When pin 1 is left open or tied to $+V_{S}$, the supply current defaults to $800 \mu \mathrm{~A}$. Tying a resistor between pin 1 and pin 4, the negative supply pin, will reduce the supply current. The supply current, as a function of the resistor value, is shown in Typical Performance Characteristics.

Pin 2 - Inverting Input.
Pin 3 - Non-Inverting Input.
Pin 4 - Negative Supply.
Pin 5-Optional External Clock Input. The LTC1150 has an internal oscillator to control the circuit operation of the amplifier if pin 5 is left open or biased at any DC voltage in the supply voltage range. When an external clock is
desirable it can be applied to pin 5 . The applied clock is ACcoupled to the internal circuitry to simplified interface requirements. The amplitude of clock input signal needs to be greater than 2 V and the voltage level has to be within the supply voltage range. Duty cycle is not critical. The internal chopping frequency is the external clock frequency divided by four. When frequency of the external clock falls below 100 Hz (internal chopping at 25 Hz ), the internal oscillator takes over and the circuit chops at 550 Hz .

Pin 6 - Output.
Pin 7 - Positive Supply.
Pin 8 - Clock Output. The signal coming out of this pin is at the internal oscillator frequency of about 2.2 kHz (four times the chopping frequency) and has voltage levels at $\mathrm{V}_{\mathrm{H}}$ $=+V_{S}$ and $V_{L}=V_{S}-4.6 \mathrm{~V}$. If the circuit is driven by an external clock, pin 8 is pulled up to $+\mathrm{V}_{\mathrm{S}}$.

## APPLICATIONS INFORMATION

## ACHIEVING PICOAMPERE/MICROVOLT PERFORMANCE

## Picoamperes

In order to realize the picoampere level of accuracy of the LTC1150, proper care must be exercised. Leakage currents in circuitry external to the amplifier can significantly degrade performance. High quality insulation should be used (e.g., Teflon, Kel-F); cleaning of all insulating surfaces to remove fluxes and other residues will probably be necessary- particularly for high temperature performance. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input connections with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground; in non-inverting connections to the inverting input. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

## Microvolts

Thermocouple effects must be considered ifthe LTC1150's ultra low drift is to be fully utilized. Any connection of dissimilar metals forms a thermoelectric junction producing an electric potential which varies with temperature (Seebeck effect). As temperature sensors, thermocouples exploit this phenomenon to produce useful information. In low drift amplifier circuits the effect if a primary source of error.

Connectors, switches, relay contacts, sockets, resistors, solder, and even copper wire are all candidates for thermal EMF generation. Junctions of copper wire from different manufacturers can generate thermal EMFs of $200 \mathrm{nV} /{ }^{\circ} \mathrm{C}$ four times the maximum drift specification of the LTC1150. The copper/kovar junction, formed when wire or printed circuit traces contact a package lead, has a thermal EMF of approximately $35 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}-700$ times the maximum drift specification of the LTC1150.

Minimizing thermal EMF-induced errors is possible if judicious attention is given to circuit board layout and

## APPLICATIONS IMFORMATION

component selection. It is good practice to minimize the number of junctions in the amplifier's input signal path. Avoid connectors, sockets, switches, and relays where possible. In instances where this is not possible, attempt to balance the number and type of junctions so that differential cancellation occurs. Doing this may involve deliberately introducing junctions to offset unavoidable junctions.

Figure 1 is an example of the introduction of an unnecessary resistor to promote differential thermal balance. Maintaining compensating junctions in close physical proximity will keep them at the same temperature and reduce thermal EMF errors.


Figure 1. Extra Resistors Cancel Thermal EMF
When connectors, switches, relays and/or sockets are necessary they should be selected for low thermal EMF activity. The same techniques of thermally-balancing and coupling the matching junctions are effective in reducing the thermal EMF errors of these components.

Resistors are another source of thermal EMF errors. Table 1 shows the thermal EMF generated for different resistors. The temperature gradient across the resistor is important, not the ambient temperature. There are two junctions formed at each end of the resistor and if these junctions are at the same temperature, their thermal EMFs will cancel each other. The thermal EMF numbers are approximate and vary with resistor value. High values give higher thermal EMF.

Table 1. Resistor Thermal EMF

| Resistor Type | Thermal EMF/ ${ }^{\circ} \mathrm{C}$ Gradient |
| :--- | :---: |
| Tin Oxide | $\sim \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Carbon Composition | $-450 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Metal Film | $\sim 20 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Wire Wound |  |
| Evenohm | $\sim 2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Manganin | $-2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |

## PACKAGE-INDUCED OFFSET VOLTAGE

Package-induced thermal EMF effects are another important source of errors. It arises at the copper/kovar junctions formed when wire or printed circuit traces contact a package lead. Like all the previously mentioned thermal EMF effects, it is outside the LTC1150's offset nulling loop and cannot be cancelled. Metal can H packages exhibit the worst warm-up drift. The input offset voltage specification of the LTC1150 is actually set by the package-induced warm-up drift rather than by the circuit itself. The thermal time constant ranges from 0.5 to 3 minutes, depending on package type.

## ALIASING

Like all sampled data systems, the LTC1150 exhibits aliasing behavior at input frequencies near the sampling frequency. The LTC1150 includes a high-frequency correction loop which minimizes this effect; as a result, aliasing is not a problem for most applications.

For a complete discussion of the correction circuitry and aliasing behavior, please refer to the LTC1051/53 data sheet.

## SYNCHRONIZATION OF MULTIPLE LTC1150's

When synchronization of several LTC1150's is required, one of the LTC1150's can be used to provide the "master" clock to control over 100 "slave" LTC1150's. The master clock, coming from pin 8 of the master LTC1150, can directly drive pin 5 of the slaves. Note that pin 8 of the slave LTC1150's will be pulled up to $+V_{S}$.

If all the LTC1150's are to be synchronized with an external clock, then the external clock should drive pin 5 of all the LTC1150's.

## APPLICATIONS INFORMATION

LEVEL SHIFTING THE CLOCK
Level shifting is needed if the clock output of the LTC1150 in $\pm 15 \mathrm{~V}$ operation must interface to regular +5 V logic circuits. Figures 2 and 3 show some typical level shifting circuits.

When operated from a single +5 V or $\pm 5 \mathrm{~V}$ supplies, the LTC1150 clock output at pin 8 can interface to TLL or CMOS inputs directly.

## LOW SUPPLY OPERATION

The minimum supply for proper operation of the LTC1150 is typically below $4.0 \mathrm{~V}( \pm 2.0 \mathrm{~V})$. In single supply applications, PSRR is guaranteed down to $4.7 \mathrm{~V}( \pm 2.35 \mathrm{~V})$ to ensure proper operation down to the minimum TTL specified voltage of 4.75 V .


Figure 3. Output Level Shift (Option 2)

## TYPICAL APPLICATIONS



Ground Force Reference


APPLICATION: TO FORCE TWO GROUND POINTS IN A SYSTEM WITHIN $5 \mu \mathrm{~V}$.

TYPICAL APPLICATIONS

## Paralleling to Improve Noise



# SECTION 3-InSTRUMENTATION AMPLIFIGRS 

SECTION 3-INSTRUMENTATION AMPLIFIERS
INDEX ..... 3-2
SELECTION GUIDE ..... 3-3
PROPRIETARY PRODUCTS
LTC1100, Precision, Zero Drift Instrumentation Amplifier ..... 3-4
LT1101, Precision, Micropower, Single Supply Instrumentation Amplifier (Fixed Gain = 10 or 100) ..... 3-11
LT1102, High Speed, Precision, JFET Input Instrumentation Amplifier (Fixed Gain = 10 or 100) ..... 3-23
LT1193, Video Difference Amplifier, Adjustable Gain ..... 2-159
LT1194, Video Difference Amplifier, Gain of 10 ..... 2-171

Instrumentation Amps


$\square$

## Low Offset, Low Drift LTC1 100

|  | Low Offset, Low Drift LTC1100 |  |
| :---: | :---: | :---: |
|  | C ( $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) | CS ( $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) |
| Fixed Gains Available | 100 | 10,100 |
| Max Gain Error | 0.075\% | 0.075\% |
| Max Gain Non-Linearity | 20ppm | 20ppm |
| Max V ${ }_{\text {OS }}$ | $10 \mu \mathrm{~V}$ | $10 \mu \mathrm{~V}$ |
| Max Vos Drift with Temperature | $0.01 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $0.01 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Typ 0.1Hz to 10Hz Input Noise Voltage | $1.9 \mu \mathrm{~V} p-\mathrm{p}$ | $1.9 \mu \mathrm{Vp}-\mathrm{p}$ |
| Max ${ }_{\text {B }}$ | 65 pA | 65 pA |
| Min CMRR | 90 dB | 90 dB |
| Max Supply Current | 3.8 mA | 3.8 mA |
| Packages Available | N8 | S |

# Precision, Chopper Stabilized Instrumentation Amplifier 

## FGATURES

- Offset Voltage $10 \mu \mathrm{~V}$ Max
- Offset Voltage Drift $50 \mathrm{nV} /{ }^{\circ} \mathrm{C}$ Max
- Bias Current 50pA Max
- Offset Current 50pA Max
- Gain Non-Linearity 8ppm Max
- Gain Error $\pm 0.05 \%$ Max
- CMRR104dB
- $0.1 \mathrm{~Hz}-10 \mathrm{~Hz}$ Noise $2 \mu \mathrm{Vp}-\mathrm{p}$
- Single 5V Supply Operation
- 8-Pin MiniDIP


## APPLICATIONS

- Thermocouple Amplifiers
- StrainGauge Amplifiers
- Differential to Single Ended Converters


## DESCRIPTIOn

The LTC1100 is a high precision instrumentation amplifier using chopper stabilization techniques to achieve outstanding DC performance. The input DC offset is typically $1 \mu \mathrm{~V}$ while the DC offset drift is typically $10 \mathrm{nV} / /^{\circ} \mathrm{C}$; a very low bias current of 50 pA is also achieved.

The LTC1100 is self contained; that is, it achieves a differential gain of 100 without any external gain setting resistor or trim pot. The gain linearity is 8 ppm and the gain drift is $4 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The LTC1100 operates from a single 5 V supply up to $\pm 8 \mathrm{~V}$. The output typically swings 300 mV from its power supply rails with a 10k load.

An optional external capacitor can be added from pin 7 to pin 8 to tailor the device's 18 kHz bandwidth and to eliminate any unwanted noise pickup.

The LTC1100 is also offered in a 16-pin surface mount package with selectable gains of 10 or 100.

The LTC1100 is manufactured using Linear Technology's enhanced LTCMOS ${ }^{\text {TM }}$ silicon gate process.

## BLOCK DIAGRAm



## TYPICAL APPLICATION

Single 5V Supply, DC Instrumentation Amplifier

$V_{\text {OUT }}=100\left(+V_{\text {IN }}--V_{\text {IN }}\right)$
LTC $1100 \cdot$ TAO1

## ABSOLUTE MAXIMUM RATINGS

| Operating Temperature Range |  | Lead Temperature (Soldering, 10 sec .) ................ $300^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: |
| LTC1100M/AM | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$)........................... 18 V |
| LTC1100C/AC | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | InputVoltage ...................... $\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$ to ( $\mathrm{V}^{-}-0.3 \mathrm{~V}$ ) |
| Storage Temperature Range.. | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | Output Short Circuit Duration .......................Indefinite |

## PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |  | ORDER PART NUMBER |
| :---: | :---: | :---: | :---: |
|  | LTC1100ACN/ACJ <br> LTC1100CN/CJ <br> LTC1100AMJ <br> LTC1100MJ |  | LTC1100ACS LTC1100CS |

ELECTRICAL CHARACTERISTICS ${ }_{V_{S}= \pm 5 V}, R_{L}=10 k, C_{C}=1000 p F$, unless otherwise specified.

| PARAMETER | CONDITIONS |  | LTC1100ACN/ACJ |  |  | LTC1100CN/CJ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | Max |  |
| Gain Error | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 0.01 | $\begin{aligned} & 0.05 \\ & 0.1 \end{aligned}$ |  | 0.01 | $\begin{aligned} & 0.075 \\ & 0.15 \end{aligned}$ | $\pm \%$ |
| Gain Non-Linearity | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\begin{aligned} & \hline 3 \\ & 12 \end{aligned}$ | $\begin{aligned} & \hline 8 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & \hline 3 \\ & 12 \end{aligned}$ | $\begin{aligned} & 20 \\ & 60 \end{aligned}$ | ppm |
| Input Offset Voltage | (Note 1) |  |  | $\pm 1$ | $\pm 10$ |  | $\pm 1$ | $\pm 10$ | $\mu \mathrm{V}$ |
| Input Offset Voltage Drift | (Note 1) | $\bullet$ |  | $\pm 5$ | $\pm 100$ |  | $\pm 5$ | $\pm 100$ | $n \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Input Noise Voltage | DC to $10 \mathrm{~Hz}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ |  |  | 1.9 |  |  | 1.9 |  | $\mu \vee \mathrm{p}-\mathrm{p}$ |
| Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 2.5 | $\begin{aligned} & 50 \\ & 120 \end{aligned}$ |  | 2.5 | $\begin{aligned} & 65 \\ & 135 \end{aligned}$ | pA |
| Input Offset Current |  | $\bullet$ |  | 10 | 50 |  | 10 | 65 | pA |
| Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=+2.3 \mathrm{~V}$ to -4.7 V (Note 2) | $\bullet$ | 104 | 115 |  | 90 | 110 |  | dB |
| Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ | $\bullet$ | 120 |  |  | 105 |  |  | dB |
| Output Voltage Swing | $\begin{aligned} & R_{L}=2 \mathrm{k} \Omega, V_{S}= \pm 8 \mathrm{~V} \\ & R_{L}=10 \mathrm{k} \Omega, V_{S}= \pm 8 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{array}{r} -7.2 \\ -7.7 \\ \hline \end{array}$ |  | $\begin{aligned} & 6.2 \\ & 7.5 \\ & \hline \end{aligned}$ | $\begin{array}{r} -7.2 \\ -7.7 \\ \hline \end{array}$ |  | $\begin{aligned} & 6.2 \\ & 7.5 \\ & \hline \end{aligned}$ | V |
| Supply Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\begin{aligned} & 2.4 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 4 \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 4.5 \end{aligned}$ | mA |
| Internal Sampling Frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 2.8 |  |  | 2.8 |  | kHz |
| Bandwidth | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 18 |  |  | 18 |  | kHz |

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{C}}=1000 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS |  | LTC1100AMJ |  |  | LTC1100MJ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Gain Error | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 0.01 | $\begin{aligned} & 0.05 \\ & 0.11 \end{aligned}$ |  | 0.01 | $\begin{aligned} & 0.075 \\ & 0.15 \end{aligned}$ | $\pm \%$ |
| Gain Non-Linearity | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  |  | $\begin{aligned} & 8 \\ & 40 \end{aligned}$ |  | 3 | $\begin{aligned} & 20 \\ & 65 \end{aligned}$ | ppm |
| Input Offset Voltage | (Note 1) |  |  | $\pm 1$ | $\pm 10$ |  | $\pm 1$ | $\pm 10$ | $\mu \mathrm{V}$ |
| Input Offset Voltage Drift | (Note 1) | $\bullet$ |  | $\pm 5$ | $\pm 100$ |  | $\pm 5$ | $\pm 100$ | $n \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| Input Noise Voltage | DC to $10 \mathrm{~Hz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 1.9 |  |  | 1.9 |  | $\mu \vee \mathrm{p}-\mathrm{p}$ |
| Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  |  | $\begin{aligned} & 50 \\ & 300 \end{aligned}$ |  | 5 | $\begin{aligned} & 65 \\ & 450 \end{aligned}$ | pA |
| Input Offset Current |  | $\bullet$ |  |  | 80 |  |  | 120 | pA |
| Common Mode Rejection Ratio | $V_{C M}=-4.7 \mathrm{~V}$ to +2.3 V | $\bullet$ | 100 |  |  | 90 |  |  | dB |
| Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ | $\bullet$ | 115 |  |  | 95 |  |  | dB |
| Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{S}}= \pm 8 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{S}}= \pm 8 \mathrm{~V} \\ & \hline \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{array}{r} -7.4 \\ -7.0 \\ \hline \end{array}$ |  | $\begin{aligned} & 7.4 \\ & 6.0 \end{aligned}$ | $\begin{array}{r} -7.4 \\ -7.0 \end{array}$ |  | $\begin{aligned} & 7.4 \\ & 6.0 \end{aligned}$ | V |
| Supply Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 2.4 | 4.2 |  | 2.4 | $\begin{aligned} & 3.3 \\ & 4.6 \end{aligned}$ | mA |
| Internal Sampling Frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 2.8 |  |  | 2.8 |  | kHz |
| Bandwidth | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 18 |  |  | 18 |  | kHz |

## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{C}}=1000 \mathrm{pF}$, unless otherwise specified.

| PARAMETER | CONDITIONS |  | LTC1100ACS |  |  | LTC1100CS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Gain Error | $\begin{aligned} T_{A}=25^{\circ} \mathrm{C}, A_{V} & =100 \\ A_{V} & =100 \\ A_{V} & =10 \\ A_{V} & =10 \end{aligned}$ | $\bullet$ |  | 0.01 0.01 | $\begin{aligned} & 0.05 \\ & 0.1 \\ & 0.04 \\ & 0.1 \end{aligned}$ |  | 0.01 0.01 | $\begin{aligned} & 0.075 \\ & 0.15 \\ & 0.06 \\ & 0.15 \\ & \hline \end{aligned}$ | $\pm \%$ |
| Gain Non-Linearity | $\begin{aligned} T_{A}=25^{\circ} \mathrm{C}, A_{V} & =100 \\ A_{V} & =100 \\ A_{V} & =10 \\ A_{V} & =10 \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & \hline 3 \\ & 12 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 8 \\ & 30 \\ & 8 \\ & 25 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 3 \\ & 12 \\ & 1 \end{aligned}$ | $\begin{aligned} & 20 \\ & 60 \\ & 10 \\ & 40 \\ & \hline \end{aligned}$ | ppm |
| Input Offset Voltage | (Note 1) |  |  | $\pm 1$ | $\pm 10$ |  | $\pm 1$ | $\pm 10$ | $\mu \mathrm{V}$ |
| Input Offset Voltage Drift | (Note 1) | $\bullet$ |  | $\pm 5$ | $\pm 100$ |  | $\pm 5$ | $\pm 100$ | $\mathrm{nV}^{\circ} \mathrm{C}$ |
| Input Noise Voltage | DC to $10 \mathrm{~Hz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 1.9 |  |  | 1.9 |  | $\mu \vee \mathrm{p}$-p |
| Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 2.5 | $\begin{aligned} & 50 \\ & 120 \end{aligned}$ |  | 2.5 | $\begin{aligned} & 65 \\ & 135 \end{aligned}$ | pA |
| Input Offset Current |  | $\bullet$ |  | 10 | 50 |  | 10 | 65 | pA |
| Common Mode Rejection Ratio | $\begin{aligned} & V_{C M}=-4.7 \mathrm{~V} \text { to }+2.3 \mathrm{~V}, \\ & \mathrm{~A}_{\mathrm{V}}=100 \\ & \mathrm{~A}_{\mathrm{V}}=10 \\ & \hline \end{aligned}$ | $\bullet$ | $\begin{aligned} & 104 \\ & 95 \\ & \hline \end{aligned}$ | 115 |  | $\begin{aligned} & 90 \\ & 85 \\ & \hline \end{aligned}$ | 110 |  | dB |
| Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ | $\bullet$ | 120 |  |  | 105 |  |  | dB |

## eLECTRICAL CHARACTERISTICS

$V_{S}= \pm 5 V, R_{L}=10 k, C_{C}=1000 p F$, unless otherwise specified.

| PARAMETER |  | CONDITIONS |  | LTC1100ACS |  |  | LTC1100CS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Output Voltage Swing |  |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{S}}= \pm 8 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{S}}= \pm 8 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & -7.2 \\ & -7.7 \end{aligned}$ |  | $\begin{aligned} & 6.2 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & -7.2 \\ & -7.7 \end{aligned}$ |  | $\begin{aligned} & 6.2 \\ & 7.5 \end{aligned}$ | $\checkmark$ |
| Supply Current |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | $\begin{aligned} & 2.4 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 4 \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 4.5 \end{aligned}$ | mA |
| Internal Sampling Frequency |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 2.8 |  |  | 2.8 |  | kHz |
| Bandwidth | $\mathrm{G}=100$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 18 |  |  | 18 |  | kHz |
|  | $\mathrm{G}=10$ |  |  |  | 180 |  |  | 180 |  |  |

The - denotes the specifications which apply over the full operating temperature range.
Note 1: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high speed
automatic test systems. $\mathrm{V}_{0 \text { S }}$ is measured to a limit determined by test equipment capability.
Note 2: See Applications Information, Single Supply Operation.

## LTCIIOOCS BLOCK DIAGRAM



NOTE: FOR A VOLTAGE GAIN OF 1OVN SHORT PIN 2 TO 3, AND PIN 14 TO 15.
LTC1100.8D02

## TYPICAL PERFORMANCE CHARACTERISTICS





## TYPICAL PERFORMANCE CHARACTERISTICS



LTC1100 • TPC04


LTC1100 - TPC05



LTC1100. TPC06

Undistorted OutputSwing vs Frequency


LTC1100•TPC09

Internal Sampling Frequency vs Supply Voltage


## TYPICAL PERFORMANCE CHARACTERISTICS



## PIn DESCRIPTION

## 8-Pin DIP (16-Pin SO)

Pin 1 (2) GND REF - Connect to system ground. This sets the zero reference for the internal op amps.

Pin 2 (4) +CMRR - This pin tailors the gain of the internal amplifiers to maximize AC CMRR. For applications which emphasize CMRR requirements, connect a 100 k resistor and a 10 pF capacitor in series from +CMRR to ground. See the Applications section.

Pin 3 (6) $-V_{I N}$ - Inverting Input.
Pin 4 (7) $\mathbf{V}^{-}$- Negative Supply.
Pin 5 (10) $\mathbf{V}^{+}$- Positive Supply.
Pin 6 (11) $+V_{I N}-$ Non-Inverting Input.
Pin 7 (13) COMP - This pin reduces the bandwidth of the internal amplifiers for applications at or near DC. Clock feedthru from the internal sampling clock can also be
suppressed by using the COMP pin. The standard compensation circuit is a capacitor from COMP to $\mathrm{V}_{\text {OUT }}$, sized to provide an RC pole with the internal 247 k resistor (22.5k for LTC1100CS in gain-of-10 mode). See the Applications section.

Pin 8 (15) $\mathrm{V}_{\text {OUT }}$ - Signal Output.

## 16-Pin SO Package Only

(3) G=10 - Short to pin (2) for gain of 10. Leave disconnected for gain of 100.
(14) $\mathbf{G}=10$ - Short to pin (15) for gain of 10. Leave disconnected for gain of 100.

NOTE: Both pins must be shorted or open to provide correct gain.
(1),(5),(8),(9),(12),(16) NC - No internal connection.

## APPLICATIONS INFORMATION

## Common Mode Rejection

Due to very precise matching of the internal resistors, no trims are required to obtain a DC CMRR of better than 100 dB . However, things change as frequency rises. The inverting amplifier is in a gain of 1.01 ( 1.1 for gain of 10 ), while the non-inverting amplifier is in a gain of 99 ( 9 for gain of 10). As frequency rises, the higher gain amplifier hits its gain-bandwidth limit long before the low gain amplifier, degrading CMRR. The solution is straightforward - slow down the inverting amplifier to match the non-inverting amp. Figure 1 shows the recommended circuit. The problem is less pronounced in the LTC1100CS in gain-of-10 mode; no CMRR trims are necessary.


Figure 1. Improving AC CMRR

## Overcompensation

Many instrumentation amplifier applications process DC or low frequency signals only; consequently the 18 kHz ( 180 kHz for $\mathrm{G}=10$ ) bandwidth of the LTC1100 can be reduced to minimize system errors or reduce transmitted clock noise by using the COMP pin. A feedback cap from COMP to Vout will react with the 247k internal resistor ( 22.5 k for $\mathrm{G}=10$ ) to limit the bandwidth, as in Figure 2.


Figure 2. Overcompensation to Reduce System Bandwidth

## Aliasing

The LTC1100 is a chopper stabilized instrumentation amplifier; like all sampled systems it exhibits aliasing behavior for input frequencies at or near the internal sampling frequency. The LTC1100 incorporates specialized anti-aliasing circuitry whichtypically attenuates aliasing products by $\geq 60 \mathrm{~dB}$; however, extremely sensitive systems may still have to take precautions to avoid aliasing errors. For more information, see the LTC1051/1053 data sheet.

## Single Supply Operation

The LTC1100 will operate on a single 5V supply, and the common mode range of the internal op amps includes ground; single supply operation is limited only by the output swing of the op amps. The internal inverting amplifier has a negative saturation limit of 5 mV typically, setting the minimum common mode limit at $5 \mathrm{mV} / 1.01$ (or 1.1 for gain of 10 ). The inputs can be biased above ground as shown in Figure 3. Low cost biasing components can be used since any errors appear as a common mode term and are rejected.

The minimum differential input voltage is limited by the swing of the output op amp. Lightly loaded, it will swing down to 5 mV , allowing differential input voltages as low as $50 \mu \mathrm{~V}(450 \mu \mathrm{~V}$ for gain of 10$)$. Single supply operation limits the LTC1100 to positive differential inputs only; negative inputs will give a saturated zero output.


Figure 3.

## features

- Gain Error
- Gain Non-Linearity
- Gain Drift
- Supply Current
- Offset Voltage
- Offset Voltage Drift
- Offset Current
- CMRR, $G=100$
- 0.1 Hz to 10 Hz Noise
- Gain Bandwidth Product
- Single or Dual Supply Operation
- Surface Mount Package Available


## APPLICATIONS

- Differential Signal Amplification in Presence of Common-Mode Voltage
- Micropower Bridge Transducer Amplifier
- Thermocouples
- Strain Gauges
- Thermistors
- Differential Voltage to Current Converter
- Transformer Coupled Amplifier
- 4mA-20mA Bridge Transmitter


## DESCRIPTION

The LT1101 establishes the following milestones:
(1) It is the first micropower instrumentation amplifier,
(2) It is the first single supply instrumentation amplifier,
(3) It is the first instrumentation amplifier to feature fixed gains of 10 and/or 100 in low cost, space-saving 8 -lead packages.
The LT1101 is completely self-contained: no external gain setting resistor is required. The LT1101 combines its micropower operation ( $75 \mu \mathrm{~A}$ supply current) with a gain error of $0.008 \%$, gain linearity of 3 ppm , gain drift of $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. The output is guaranteed to drive a 2 k load to $\pm 10 \mathrm{~V}$ with excellent gain accuracy.
Other precision specifications are also outstanding: $50 \mu \mathrm{~V}$ input offset voltage, 130pA input offset current, and low drift ( $0.4 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ and $0.7 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ ). In addition, unlike other instrumentation amplifiers, there is no output offset voltage contribution to total error.
A full set of specifications are provided with $\pm 15 \mathrm{~V}$ dual supplies and for single 5V supply operation. The LT1101 can be operated from a single lithium cell or two Ni-Cad batteries. Battery voltage can drop as low as 1.8 V , yet the LT1101 still maintains its gain accuracy. In single supply applications, both input and output voltages swing to within a few millivolts of ground. The output sinks current while swinging to ground - no external, power consuming pull down resistors are needed.

## BLOCK DIAGRAM




## ABSOLUTE MAXIMUM RATINGS

Supply Voltage . . . . . . . ................................ $\pm 22 \mathrm{~V}$
Differential Input Voltage . ........................... $\pm 36 \mathrm{~V}$
Input Voltage $\qquad$ Equal to Positive Supply Voltage 10V Below Negative Supply Voltage Output Short Circuit Duration $\qquad$ Indefinite Lead Temperature (Soldering, 10 sec .) ............... $300^{\circ} \mathrm{C}$

Operating Temperature Range
LT1101AM/LT1101M . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT1101AI/LT1101I........................ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
LT1101AC/LT1101C/LT1101S ................ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Storage Temperature Range |
| :--- |
| All Grades $\ldots . . . . . . . . . . . . . . . . . . . . . . . . ~$ | $5^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |  | ORDER PART NUMBER |
| :---: | :---: | :---: | :---: |
|  | LT1101AMH LT1101MH LT1101ACH LT1101CH |  | LT1101AIN8 LT11011N8 LT1101ACN8 LT1101CN8 LT1101AMJ8 LT1101MJ8 LT1101ACJ8 LT1101CJ8 |
|  | LT101S |  |  |

## ELECTRICAL CHARACTERISTICS

$V_{S}=5 V, O V, V_{C M}=0.1 V, V_{\text {REF (PN 1) }}=0.1 V, G=10$ or 100, $T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted (Note 3).

|  |  |  | LT1101AM/A/AC |  |  | LT1101M//C/S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | Parameter | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{G}_{\mathrm{E}}$ | Gain Error | $\begin{aligned} & G=100, V_{0}=0.1 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, R_{L}=50 \mathrm{k} \\ & G=10, V_{0}=0.1 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, \mathrm{R}_{L}=50 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 0.010 \\ & 0.009 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.050 \\ & 0.040 \end{aligned}$ |  | $\begin{aligned} & 0.011 \\ & 0.010 \end{aligned}$ | $\begin{aligned} & 0.075 \\ & 0.060 \end{aligned}$ | \% |
| $\mathrm{G}_{\mathrm{NL}}$ | Gain Non-Linearity | $\begin{aligned} & G=100, R_{L}=50 \mathrm{k} \\ & G=10, R_{L}=50 \mathrm{k} \text { (Note 1) } \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 3 \end{aligned}$ | $\begin{aligned} & 60 \\ & 7 \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 3 \end{aligned}$ | $\begin{gathered} 75 \\ 8 \end{gathered}$ | ppm ppm |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1101S |  | 50 | 160 |  | $\begin{aligned} & 60 \\ & 250 \\ & \hline \end{aligned}$ | $\begin{aligned} & 220 \\ & 600 \\ & \hline \end{aligned}$ | ${ }_{\mu \mathrm{L}}^{\mu \mathrm{V}}$ |
| los | Input Offset Current |  |  | 0.13 | 0.60 |  | 0.15 | 0.90 | nA |
| $I_{B}$ | Input Bias Current |  |  | 6 | 8 |  | 6 | 10 | nA |
| Is | Supply Current |  |  | 75 | 105 |  | 78 | 120 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS

$V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{C M}=0.1 \mathrm{~V}, \mathrm{~V}_{\text {REF(PIN } 1)}=0.1 \mathrm{~V}, \mathrm{G}=10$ or $100, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted (Note 3).

| SYMBOL | PARAMETER | CONDITIONS | LT1101AM/AIIAC |  |  | LT1101M///C/S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| CMRR | Common-Mode Rejection Ratio | 1 k Source Imbalance $\begin{aligned} & G=100, V_{C M}=0.07 \mathrm{~V} \text { to } 3.4 \mathrm{~V} \\ & \mathrm{G}=10, \mathrm{~V}_{C M}=0.07 \mathrm{~V} \text { to } 3.1 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 95 \\ & 84 \end{aligned}$ | $\begin{aligned} & 106 \\ & 100 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 92 \\ & 82 \\ & \hline \end{aligned}$ | $\begin{aligned} & 105 \\ & 99 \end{aligned}$ |  | dB dB |
|  | Minimum Supply Voltage | (Note 4) |  | 1.8 | 2.3 |  | 1.8 | 2.3 | V |
| $V_{0}$ | Maximum Output Voltage Swing | Output High, 50k to GND <br> Output High, 2 k to GND <br> Output Low, $V_{\text {REF }}=0$, No Load <br> Output Low, $V_{\text {REF }}=0,2 k$ to $G N D$ <br> Output Low, $V_{\text {REF }}=0, I_{\text {SINK }}=100 \mu \mathrm{~A}$ | $\begin{aligned} & 4.1 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 3.9 \\ & 3.3 \\ & 0.5 \\ & 90 \end{aligned}$ | $\begin{aligned} & 6 \\ & 1 \\ & 130 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 3.9 \\ & 3.3 \\ & 0.5 \\ & 90 \end{aligned}$ | $\begin{aligned} & 6 \\ & 1 \\ & 130 \\ & \hline \end{aligned}$ |  |
| BW | Bandwidth | $\begin{aligned} & \mathrm{G}=100(\text { Note } 1) \\ & \mathrm{G}=10(\text { Note } 1) \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 22 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 33 \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 22 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 33 \end{aligned}$ |  | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| SR | Slew Rate | (Note 1) | 0.04 | 0.07 |  | 0.04 | 0.07 |  | $\mathrm{V} / \mathrm{\mu} \mathrm{~S}$ |

## ELECTRICAL CHARACTGRISTICS

$V_{S}= \pm 15 V, V_{C M}=0 V, T_{A}=25^{\circ} \mathrm{C}$, Gain $=10$ or 100 , unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1101AM/Al/AC |  |  | LT1101M///C/S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{G}_{\mathrm{E}}$ | Gain Error | $\begin{aligned} & G=100, V_{0}= \pm 10 \mathrm{~V}, R_{L}=50 \mathrm{k} \\ & G=100, V_{0}= \pm 10 \mathrm{~V}, R_{L}=2 \mathrm{k} \\ & G=10, V_{0}= \pm 10 \mathrm{~V}, R_{L}=50 \mathrm{k} \text { or } 2 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 0.008 \\ & 0.011 \\ & 0.008 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.040 \\ & 0.055 \\ & 0.040 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.009 \\ & 0.012 \\ & 0.009 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.060 \\ & 0.070 \\ & 0.060 \end{aligned}$ | \% $\%$ $\%$ |
| $\mathrm{G}_{\text {NL }}$ | Gain Non-Linearity | $\begin{aligned} & G=100, R_{L}=50 k \\ & G=100, R_{L}=2 k \\ & G=10, R_{L}=50 k \text { or } 2 k \end{aligned}$ |  | $\begin{aligned} & 7 \\ & 24 \\ & 3 \end{aligned}$ | $\begin{aligned} & 16 \\ & 45 \\ & 8 \end{aligned}$ |  | $\begin{aligned} & \hline 8 \\ & 25 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 60 \\ & 9 \end{aligned}$ | ppm <br> ppm <br> ppm |
| $V_{\text {OS }}$ | Input Offset Voltage | LT1101S |  | 50 | 160 |  | $\begin{aligned} & 60 \\ & 250 \end{aligned}$ | $\begin{aligned} & 220 \\ & 600 \end{aligned}$ | ${ }_{\mu}^{\mu} \mathrm{V}$ |
| los | Input Offset Current |  |  | 0.13 | 0.60 |  | 0.15 | 0.90 | nA |
| $\mathrm{I}_{B}$ | Input Bias Current |  |  | 6 | 8 |  | 6 | 10 | nA |
|  | Input Resistance Common-Mode Differential Mode | (Note 1) <br> (Note 1) | $\begin{aligned} & 4 \\ & 7 \end{aligned}$ | $\begin{aligned} & 7 \\ & 12 \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 5 \end{aligned}$ | $\begin{aligned} & 7 \\ & 12 \end{aligned}$ |  | $\mathrm{G} \Omega$ <br> $\mathrm{G} \Omega$ |
| $e_{n}$ | Input Noise Voltage | 0.1 Hz to 10 Hz (Note 2) |  | 0.9 | 1.8 |  | 0.9 |  | ${ }_{\mu} \mathrm{Vp} \mathrm{p}$ p |
|  | Input Noise Voltage Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \text { (Note 2) } \\ & f_{0}=1000 \mathrm{~Hz} \text { (Note 2) } \end{aligned}$ |  | $\begin{aligned} & 45 \\ & 43 \end{aligned}$ | $\begin{aligned} & 64 \\ & 54 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 45 \\ & 43 \end{aligned}$ |  | $\begin{aligned} & n \mathrm{~V} / \sqrt{\mathrm{Hz}} \\ & \mathrm{nV} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| $\mathrm{in}_{n}$ | Input Noise Current | 0.1 Hz to 10Hz (Note 2) |  | 2.3 | 4.0 |  | 2.3 |  | pAp-p |
|  | Input Noise Current Density | $\begin{aligned} & \mathrm{f}_{0}=10 \mathrm{~Hz}(\text { Note } 2) \\ & \mathrm{f}_{0}=1000 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 0.06 \\ & 0.02 \end{aligned}$ | 0.10 |  | $\begin{aligned} & 0.06 \\ & 0.02 \end{aligned}$ |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  | Input Voltage Range | $\begin{aligned} & G=100 \\ & G=10 \end{aligned}$ | $\begin{aligned} & +13.0 \\ & -14.4 \\ & +11.5 \\ & -13.0 \end{aligned}$ | $\begin{aligned} & +13.8 \\ & -14.7 \\ & +12.5 \\ & -13.3 \end{aligned}$ |  | $\begin{array}{r} +13.0 \\ -14.4 \\ +11.5 \\ -13.0 \end{array}$ | $\begin{aligned} & +13.8 \\ & -14.7 \\ & +12.5 \\ & -13.3 \end{aligned}$ |  | $V$ $V$ $V$ $V$ |
| CMRR | Common-Mode Rejection Ratio | 1 k Source Imbalance $G=100$, Over CM Range $G=10$, Over CM Range | $\begin{aligned} & 100 \\ & 84 \end{aligned}$ | $\begin{aligned} & 112 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 98 \\ & 82 \end{aligned}$ | $\begin{aligned} & 112 \\ & 99 \end{aligned}$ |  | dB <br> dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}=+2.2 \mathrm{~V},-0.1 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 102 | 114 |  | 100 | 114 |  | dB |
| Is | Supply Current |  |  | 92 | 130 |  | 94 | 150 | $\mu \mathrm{A}$ |
| $V_{0}$ | Maximum Output Voltage Swing | $\begin{aligned} & R_{L}=50 \mathrm{k} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 11.0 \end{aligned}$ | $\begin{aligned} & \pm 14.2 \\ & \pm 13.2 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \pm 13.0 \\ & \pm 11.0 \end{aligned}$ | $\begin{aligned} & \pm 14.2 \\ & \pm 13.2 \end{aligned}$ |  | V |
| BW | Bandwidth | $\begin{aligned} & \mathrm{G}=100(\text { Note } 1) \\ & \mathrm{G}=10(\text { Note } 1) \end{aligned}$ | $\begin{aligned} & 2.3 \\ & 25 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 37 \end{aligned}$ |  | $\begin{aligned} & 2.3 \\ & 25 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 37 \end{aligned}$ |  | $\begin{gathered} \mathrm{kHz} \\ \mathrm{kHz} \end{gathered}$ |
| SR | Slew Rate |  | 0.06 | 0.10 |  | 0.06 | 0.10 |  | $\mathrm{V} / \mu \mathrm{S}$ |

Note 1: This parameter is not tested. It is guaranteed by design and by inference from other tests.
Note 2: This parameter is tested on a sample basis only.
Note 3: These test conditions are equivalent to $\mathrm{V}_{S}=4.9 \mathrm{~V},-0.1 \mathrm{~V}, \mathrm{~V}_{C M}=0 \mathrm{~V}$,
$V_{\text {REF(PIN 1) }}=0 \mathrm{~V}$.

Note 4: Minimum supply voltage is guaranteed by the power supply rejection test. The LT1101 actually works at 1.8 V supply with minimal degradation in performance.

## LT1101

## ELECTRICAL CHARACTGRISTICS

$V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}$, Gain $=10$ or $100,-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ for $\mathrm{AM} / \mathrm{M}$ grades, $-40^{\circ} \mathrm{C} \leq T_{A} \leq 85^{\circ} \mathrm{C}$ for All grades, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1101AM/AI |  |  | LT1101M/I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{GE}_{E}$ | Gain Error | $\begin{aligned} & G=100, V_{0}= \pm 10 \mathrm{~V}, R_{L}=50 \mathrm{k} \\ & G=100, V_{0}= \pm 10 \mathrm{~V}, R_{L}=5 \mathrm{k} \\ & G=10, V_{0}= \pm 10 \mathrm{~V}, R_{L}=50 \mathrm{k} \text { or } 5 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 0.024 \\ & 0.030 \\ & 0.015 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.070 \\ & 0.100 \\ & 0.070 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.026 \\ & 0.035 \\ & 0.018 \end{aligned}$ | $\begin{aligned} & 0.100 \\ & 0.130 \\ & 0.100 \\ & \hline \end{aligned}$ | \% $\%$ $\%$ |
| TCGE | Gain Error Drift (Note 1) | $\begin{aligned} & G=100, R_{L}=50 \mathrm{k} \\ & G=100, R_{L}=5 \mathrm{k} \\ & G=10, R_{L}=50 \mathrm{k} \text { or } 5 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4 \\ & 7 \\ & 4 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 2 \\ & 2 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5 \\ & 8 \\ & 5 \\ & \hline \end{aligned}$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ppm $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}_{\mathrm{NL}}$ | Gain Non-Linearity | $\begin{aligned} & \mathrm{G}=100, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \\ & \mathrm{G}=100, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \\ & \mathrm{G}=10, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \\ & \mathrm{G}=10, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 24 \\ & 70 \\ & 4 \\ & 10 \end{aligned}$ | $\begin{aligned} & 70 \\ & 300 \\ & 13 \\ & 40 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 26 \\ & 75 \\ & 5 \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 90 \\ & 500 \\ & 15 \\ & 60 \\ & \hline \end{aligned}$ | ppm <br> ppm <br> ppm <br> ppm |
| $\mathrm{V}_{0 S}$ | Input Offset Voltage |  |  | 90 | 350 |  | 110 | 500 | ${ }_{\mu} \mathrm{V}$ |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Input Offset Voltage Drift | (Note 1) |  | 0.4 | 2.0 |  | 0.5 | 2.8 | ${ }^{2} \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  |  | 0.16 | 0.80 |  | 0.19 | 1.30 | nA |
| $\Delta \mathrm{log}_{\text {O }} / \Delta T$ | Input Offset Current Drift | (Note 1) |  | 0.5 | 4.0 |  | 0.8 | 7.0 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  |  | 7 | 10 |  | 7 | 12 | nA |
| $\Delta \\|_{B} / \Delta T$ | Input Bias Current Drift | (Note 1) |  | 10 | 25 |  | 10 | 30 | $\mathrm{pA} \mathrm{I}^{\circ} \mathrm{C}$ |
| CMRR | Common-Mode Rejection Ratio | $\begin{aligned} & G=100, V_{C M}=-14.4 \mathrm{~V} \text { to } 13 \mathrm{~V} \\ & G=10, V_{C M}=-13 V \text { to } 11.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 96 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 111 \\ & 99 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 94 \\ & 78 \\ & \hline \end{aligned}$ | $\begin{aligned} & 111 \\ & 98 \\ & \hline \end{aligned}$ |  | dB dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}=+3.0,-0.1 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 98 | 110 |  | 94 | 110 |  | dB |
| Is | Supply Current |  |  | 105 | 165 |  | 108 | 190 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{0}$ | Maximum Output Voltage Swing | $\begin{aligned} & R_{\mathrm{L}}=50 \mathrm{k} \\ & \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 11.0 \\ & \hline \end{aligned}$ | $\begin{array}{r}  \pm 14.0 \\ \pm 13.5 \\ \hline \end{array}$ |  | $\begin{aligned} & \pm 12.5 \\ & \pm 11.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 13.5 \\ & \hline \end{aligned}$ |  | V |

## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 15 \mathrm{~V}, V_{C M}=0 V$, Gain $=10$ or $100,0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1101AC |  |  | LT1101C/S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{G}_{\mathrm{E}}$ | Gain Error | $\begin{aligned} & G=100, V_{0}= \pm 10 \mathrm{~V}, R_{L}=50 \mathrm{k} \\ & G=100, V_{0}= \pm 10 \mathrm{~V}, R_{L}=2 \mathrm{k} \\ & G=10, V_{0}= \pm 10 \mathrm{~V}, R_{L}=50 \mathrm{k} \text { or } 2 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 0.012 \\ & 0.018 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.055 \\ & 0.085 \\ & 0.055 \end{aligned}$ |  | $\begin{aligned} & 0.014 \\ & 0.020 \\ & 0.010 \end{aligned}$ | $\begin{aligned} & 0.080 \\ & 0.100 \\ & 0.080 \end{aligned}$ | \% $\%$ $\%$ |
| $\mathrm{TCG}_{\mathrm{E}}$ | Gain Error Drift (Note 1) | $\begin{aligned} & G=100, R_{L}=50 k \\ & G=100, R_{L}=2 k \\ & G=10, R_{L}=50 \mathrm{k} \text { or } 2 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 2 \\ & 1 \end{aligned}$ | $\begin{aligned} & 4 \\ & 7 \\ & 4 \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 2 \\ & 1 \end{aligned}$ | $\begin{aligned} & 5 \\ & 9 \\ & 5 \end{aligned}$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}_{\mathrm{NL}}$ | Gain Non-Linearity | $\begin{aligned} & G=100, R_{L}=50 k \\ & G=100, R_{L}=2 k \\ & G=10, R_{L}=50 \mathrm{k} \text { or } 2 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & \hline 9 \\ & 33 \\ & 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 75 \\ & 10 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 36 \\ & 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 35 \\ & 100 \\ & 11 \\ & \hline \end{aligned}$ | ppm <br> ppm <br> ppm |
| $V_{\text {OS }}$ | Input Offset Voltage | LT1101S |  | 70 | 250 |  | $\begin{aligned} & 85 \\ & 300 \end{aligned}$ | $\begin{aligned} & 350 \\ & 800 \end{aligned}$ | ${ }_{\mu}^{\mu \mathrm{V}} \mathrm{V}$ |
| $\triangle \mathrm{V}_{\text {SS }} / \Delta T$ | Input Offset Voltage Drift | (Note 1) LT1101S |  | 0.4 | 2.0 |  | $\begin{aligned} & 0.5 \\ & 1.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 4.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & { }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C} \\ & { }_{\mu} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| los | Input Offset Current |  |  | 0.14 | 0.70 |  | 0.17 | 1.10 | nA |
| $\Delta l_{\text {OS }} / \Delta T$ | Input Offset Current Drift | (Note 1) |  | 0.5 | 4.0 |  | 0.8 | 7.0 | $\mathrm{pA} 1^{\circ} \mathrm{C}$ |
| IB | Input Bias Current |  |  | 6 | 9 |  | 6 | 11 | nA |
| $\Delta \\|_{B} / \Delta T$ | Input Bias Current Drift | (Note 1) |  | 10 | 25 |  | 10 | 30 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| CMRR | Common-Mode Rejection Ratio | $\begin{aligned} & G=100, V_{C M}=-14.4 \mathrm{~V} \text { to } 13 \mathrm{~V} \\ & G=10, V_{C M}=-13 V \text { to } 11.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 98 \\ & 82 \\ & \hline \end{aligned}$ | $\begin{aligned} & 112 \\ & 100 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 96 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 112 \\ & 99 \\ & \hline \end{aligned}$ |  | dB <br> dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}=2.5,-0.1 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 100 | 112 |  | 97 | 112 |  | dB |
| Is | Supply Current |  |  | 98 | 148 |  | 100 | 170 | $\mu \mathrm{A}$ |
| $V_{0}$ | Maximum Output Voltage Swing | $\begin{aligned} & R_{L}=50 \mathrm{k} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \end{aligned}$ | $\begin{array}{r}  \pm 12.5 \\ \pm 10.5 \\ \hline \end{array}$ | $\begin{array}{r}  \pm 14.1 \\ \pm 13.0 \\ \hline \end{array}$ |  | $\begin{array}{r}  \pm 12.5 \\ \pm 10.5 \\ \hline \end{array}$ | $\begin{aligned} & \pm 14.1 \\ & \pm 13.0 \\ & \hline \end{aligned}$ |  | V |

## ELECTRICAL CHARACTGRISTICS

$V_{S}=5 V, 0 V, V_{C M}=0.1 V, V_{R E F}(\operatorname{PIN} 1)=0.1 \mathrm{~V}$, Gain $=10$ or $100,-55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C}$ for AM/M grades, $-40^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ for Alll grades, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1101AM/AI |  |  | LT1101M/I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{G}_{\mathrm{E}}$ | Gain Error | $\begin{aligned} & G=100, V_{0}=0.1 \mathrm{~V} \text { to } 3.5 V_{;}, R_{L}=50 \mathrm{k} \\ & G=10, V_{C M}=0.15, R_{L}=50 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & \hline 0.026 \\ & 0.011 \end{aligned}$ | $\begin{aligned} & 0.080 \\ & 0.070 \end{aligned}$ |  | $\begin{aligned} & \hline 0.028 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.120 \\ & 0.100 \end{aligned}$ | \% |
| TCGE | Gain Error Drift | $\mathrm{R}_{L}=50 \mathrm{k}$ (Note 1) |  | 1 | 4 |  | 1 | 5 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}_{\mathrm{NL}}$ | Gain Non-Linearity | $\begin{aligned} & G=100, R_{L}=50 \mathrm{k} \\ & G=10, R_{L}=50 \mathrm{k} \text { (Note 1) } \end{aligned}$ |  | $\begin{aligned} & 45 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline 110 \\ & 13 \end{aligned}$ |  | $\begin{aligned} & 48 \\ & 5 \end{aligned}$ | $\begin{aligned} & 140 \\ & 15 \\ & \hline \end{aligned}$ | ppm ppm |
| $V_{0 s}$ | Input Offset Voltage |  |  | 90 | 350 |  | 110 | 500 | $\mu \mathrm{V}$ |
| $\Delta V_{O S} / \Delta T$ | Input Offset Voltage Drift | (Note 1) |  | 0.4 | 2.0 |  | 0.5 | 2.8 | ${ }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  |  | 0.16 | 0.80 |  | 0.19 | 1.30 | $n \mathrm{~A}$ |
| $\Delta l_{\text {SS }} / \Delta T$ | Input Offset Current Drift | (Note 1) |  | 0.5 | 4.0 |  | 0.8 | 7.0 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| IB | Input Bias Current |  |  | 7 | 10 |  | 7 | 12 | nA |
| $\Delta l_{8} / \Delta T$ | Input Bias Current Drift | (Note 1) |  | 10 | 25 |  | 10 | 30 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| CMRR | Common-Mode Rejection Ratio | $\begin{aligned} & G=100, V_{C M}=0.1 \mathrm{~V} \text { to } 3.2 \mathrm{~V} \\ & G=10, V_{C M}=0.1 \mathrm{~V} \text { to } 2.9 \mathrm{~V}, V_{\text {REF }}=0.15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 91 \\ & 80 \end{aligned}$ | $\begin{aligned} & 105 \\ & 98 \end{aligned}$ |  | $\begin{aligned} & 88 \\ & 77 \end{aligned}$ | $\begin{aligned} & 104 \\ & 97 \end{aligned}$ |  | ${ }_{\text {dB }}^{\text {dB }}$ |
| Is | Supply Current |  |  | 88 | 135 |  | 92 | 160 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{0}$ | Maximum Output Voltage Swing | Output High, 50k to GND Output High, $2 k$ to GND Output Low, $\mathrm{V}_{\text {REF }}=0$, No Load Output Low, $V_{\text {REF }}=0,2 \mathrm{k}$ to GND Output Low, $\mathrm{V}_{\text {REF }}=0, \mathrm{I}_{\text {SINK }}=100 \mu \mathrm{~A}$ | $\begin{aligned} & 3.8 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.7 \\ & 4.5 \\ & 0.7 \\ & 125 \end{aligned}$ | $\begin{aligned} & 8 \\ & 1.5 \\ & 170 \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 3.7 \\ & 4.5 \\ & 0.7 \\ & 125 \end{aligned}$ | $\begin{aligned} & 8 \\ & 1.5 \\ & 177 \end{aligned}$ | mV mV mV |

## GLECTRICAL CHARACTERISTICS

$V_{S}=5 V$, OV, $V_{C M}=0.1 V, V_{\text {REF PIN 1) }}=0.1 V$, Gain $=10$ or $100,0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1101AC |  |  | LT1101C/S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{G}_{\mathrm{E}}$ | Gain Error | $\begin{aligned} & G=100, V_{0}=0.1 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, R_{L}=50 \mathrm{k} \\ & G=10, V_{C M}=0.15 \mathrm{~V}, R_{L}=50 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 0.017 \\ & 0.010 \end{aligned}$ | $\begin{aligned} & \hline 0.065 \\ & 0.060 \end{aligned}$ |  | $\begin{aligned} & 0.018 \\ & 0.012 \end{aligned}$ | $\begin{aligned} & 0.095 \\ & 0.080 \end{aligned}$ | \% |
| $\mathrm{TCG}_{\mathrm{E}}$ | Gain Error Drift | $\mathrm{R}_{\mathrm{L}}=50 \mathrm{k}$ (Note 1) |  | 1 | 4 |  | 1 | 5 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}_{\mathrm{NL}}$ | Gain Non-Linearity | $\begin{aligned} & G=100, R_{L}=50 \mathrm{k} \\ & G=10, R_{L}=50 \mathrm{k} \text { (Note 1) } \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 10 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 100 \\ & 11 \\ & \hline \end{aligned}$ | ppm ppm |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | LT1101S |  | 70 | 250 |  | $\begin{aligned} & 85 \\ & 300 \end{aligned}$ | $\begin{aligned} & 350 \\ & 800 \end{aligned}$ | ${ }_{\mu}^{\mu V}$ |
| $\overline{\Delta V_{\text {OS }} / \Delta T}$ | Input Offset Voltage Drift | (Note 1) LT1101S |  | 0.4 | 2.0 |  |  | 2.8 4.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  |  | 0.14 | 0.70 |  | 0.17 | 1.10 | nA |
| $\Delta \log _{0} \Delta T$ | Input Offset Current Drift | (Note 1) |  | 0.5 | 4.0 |  | 0.8 | 7.0 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| IB | Input Bias Current |  |  | 6 | 9 |  | 6 | 11 | nA |
| $\Delta l_{8} / \Delta T$ | Input Bias Current Drift | (Note 1) |  | 10 | 25 |  | 10 | 30 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| CMRR | Common-Mode Rejection Ratio | $\begin{aligned} & G=100, V_{C M}=0.07 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \\ & G=10, V_{C M}=0.07 \mathrm{~V} \text { to } 3.0 \mathrm{~V}, V_{\text {REF }}=0.15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 93 \\ & 82 \end{aligned}$ | $\begin{aligned} & 105 \\ & 99 \end{aligned}$ |  | $\begin{aligned} & 90 \\ & 80 \end{aligned}$ | $\begin{aligned} & 104 \\ & 98 \end{aligned}$ |  | dB dB |
| 1 s | Supply Current |  |  | 80 | 120 |  | 85 | 145 | ${ }_{\mu}$ |
| $V_{0}$ | Maximum Output Voltage Swing | Output High, 50k to GND Output High, 2 k to GND Output Low, $V_{\text {REF }}=0$, No Load Output Low, $\mathrm{V}_{\text {REF }}=0,2 \mathrm{k}$ to GND Output Low, $V_{\text {REF }}=0,1_{\text {SINK }}=100 \mu \mathrm{~A}$ | $\begin{aligned} & 4.0 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 3.8 \\ & 4 \\ & 0.6 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7 \\ & 1.2 \\ & 150 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 3.8 \\ & 4 \\ & 0.6 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7 \\ & 1.2 \\ & 150 \end{aligned}$ | $V$ $V$ $m V$ $m V$ $m V$ |

3-15

## TYPICRL PGRFORMANC CHARACTERISTICS



## TYPICAL PGRFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



$200 \mu \mathrm{~S} / \mathrm{DIV}$
NO LOAD

Small Signal Transient Response
$G=10, V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$

$20 \mu \mathrm{~S} / \mathrm{DIV}$
OUTPUT FROM 0.05V TO 0.15V, NO LOAD


Large Signal Transient Response $G=100, V_{S}= \pm 15 \mathrm{~V}$

$200 \mu \mathrm{~s} / \mathrm{DIV}$
NO LOAD

Small Signal Transient Response
$G=10, V_{S}= \pm 15 \mathrm{~V}$

$20 \mu \mathrm{~S} / \mathrm{DIV}$

Large Signal Transient Response $G=10, V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$

$50 \mu \mathrm{~S} / \mathrm{DIV}$
OUTPUT FROM OV TO 4.5V, NO LOAD

Large Signal Transient Response $G=100, V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$

$100 \mu \mathrm{~s} / \mathrm{DIV}$
OUTPUT FROM OV TO 4.5V, NO LOAD

Small Signal Transient Response $G=100, V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$

$200 \mu \mathrm{~S} /$ DIV
OUTPUT FROM 0.05 V TO 0.15 V , NO LOAD (RESPONSE WITH $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{G}=100$ IS IDENTICAL)

## TYPICAL PGRFORMANCE CHARACTERISTICS





## APPLICATIONS INFORMATION

## Single Supply Applications

The LT1101 is the first instrumentation amplifier which is fully specified for single supply operation, i.e. when the negative supply is OV . Both the input common-mode range and the output swing are within a few millivolts of ground.
Probably the most common application for instrumentation amplifiers is amplifying a differential signal from a transducer or sensor resistance bridge. All competitive instrumentation amplifiers have a minimum required com-mon-mode voltage which is 3 V to 5 V above the negative supply. This means that the voltage across the bridge has to be 6 V to 10 V or dual supplies have to be used, i.e. micropower, single battery usage is not attainable on competitive devices.
The minimum output voltage obtainable on the LT1101 is a function of the input common-mode voltage. When the common-mode voltage is high and the output is low, current will flow from the output of amplifier A into the output of amplifier B. See the Minimum Output Voltage vs Com-mon-Mode Voltage plot.

Similarly, the Minimum Common-Mode Voltage vs Output Voltage plot specifies the expected common-mode range.

When the output is high and input common-mode is low, the output of amplifier A has to sink current coming from the output of amplifier $B$. Since amplifier $A$ is effectively in unity gain, its input is limited by its output.

## Common-Mode Rejection vs Frequency

The common-mode rejection ratio (CMRR) of the LT1101 starts to roll off at a relatively low frequency. However, as shown on the CMRR vs Frequency plot, CMRR can be enhanced significantly by connecting an 82 pF capacitor between pins 1 and 2. This improvement is only available in the gain 100 configuration, and it is in excess of 30 dB at 60 Hz .

## Offset Nulling

The LT1101 is not equipped with dedicated offset null terminals. In many bridge transducer or sensor applications, calibrating the bridge simultaneously eliminates the instrumentation amplifier's offset as a source of error. For example, in the Micropower Remote Temperature Sensor Application shown, one adjustment removes the offset errors due to the temperature sensor, voltage reference and the LT1101.

## LT1101

## APPLICATIONS Information

A simple resistive offset adjust procedure is shown below. If $R=5 \Omega$ for $G=10$, and $R=50 \Omega$ for $G=100$ then the effect of $R$ on gain error is approximately $0.006 \%$. Unfortunately, about $450 \mu \mathrm{~A}$ has to flow through R to bias the reference terminal (pin 1) and to null out the worst-case offset volt: age. The total current through the resistor network can ex;ceed 1 mA , and the micropower advantage of the LT1101 is: lost.


Another offset adjust scheme uses the LT1077 micropower op amp to drive the reference pin 1. Gain error and common-mode rejection are unaffected, the total current increase is $45 \mu \mathrm{~A}$. The offset of the LT1077 is trimmed and amplified to match and cancel the offset voltage of the LT1101. Output offset null range is $\pm 25 \mathrm{mV}$.


## Gains Between 10 and 100

Gains between 10 and 100 can be achieved by connecting two equal resistors $\left(=R_{x}\right)$ between pins 1 and 2 and pins 7 and 8 .

$$
\text { Gain }=10+\frac{R_{x}}{R+R_{x} / 90}
$$

The nominal value of $R$ is $9.2 k \Omega$. The usefulness of this method is limited by the fact that $R$ is not controlled to better than $\pm 10 \%$ absolute accuracy in production. However, on any specific unit 90R can be measured between pins 1 and 2.

## Input Protection

Instrumentation amplifiers are often used in harsh environments where overload conditions can occur. The LT1101 employs PNP input transistors, consequently the differential input voltage can be $\pm 30 \mathrm{~V}$ (with $\pm 15 \mathrm{~V}$ supplies, $\pm 36 \mathrm{~V}$ with $\pm 18 \mathrm{~V}$ supplies) without an increase in input bias current. Competitive instrumentation amplifiers have NPN inputs which are protected by back to back diodes. When the differential input voltage exceeds $\pm 1.3 \mathrm{~V}$ on these competitive devices, input current increases to the milliampere level; more than $\pm 10 \mathrm{~V}$ differential voltage can cause permanent damage.

When the LT1101's inputs are pulled above the positive supply, the inputs will clamp a diode voltage above the positive supply. No damage will occur if the input current is limited to 20 mA .
$500 \Omega$ resistors in series with the inputs protect the LT1101 when the inputs are pulled as much as 10 V below the negative supply.

## APPLICATIONS INFORMATION

Micropower, Battery Operated, Remote Temperature Sensor
4mA to 20mA Loop Receiver


TRIM OUTPUT TO 250 mV AT $25^{\circ} \mathrm{C}$
TEMPERATURE RANGE $=2.5^{\circ} \mathrm{C}$ TO $150^{\circ} \mathrm{C}$
ACCURACY $= \pm 0.5^{\circ} \mathrm{C}$
Instrumentation Amplifier with $\pm 150 \mathrm{~mA}$ Output Current


GAIN $=10$, DEGRADED BY $0.01 \%$ DUE TO LT1010
OUTPUT $= \pm 10 \mathrm{~V}$ INTO 75R (TO 1.5 kHz )
DRIVES ANY CAPACITIVE LOAD
SINGLE SUPPLY APPLICATION $(\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V})$ :
$V_{\text {OUT MIN }}=120 \mathrm{mV}, V_{\text {OUT MAX }}=3.4 \mathrm{~V}$


4 mA TO $20 \mathrm{~mA} \mathrm{IN} \rightarrow$ OV TO 10 V OUT TRIM OUTPUT TO 5V AT 12mA IN

## Voltage Controlled Current Source



VOLTAGE COMPLIANCE $=6.4 \mathrm{~V}$ ( $\mathrm{R} \leq 200 \mathrm{\Omega}$ )

Differential Voltage Amplification from a Resistance Bridge


## APPLICATIONS INFORMATION

## Gain $=\mathbf{2 0 , 1 1 0}$ or 200 Instrumentation Amplifiers



## features

- Slew Rate
- Gain-Bandwidth Product
- Settling Time (0.01\%)
- Overdrive Recovery
- Gain Error
- Gain Drift
- Gain Non-Linearity
- Offset Voltage (Input + Output)
-Drift with Temperature
- Input Bias Current
- Input Offset Current
- Drift with Temperature (to $70^{\circ} \mathrm{C}$ )


## APPLICATIONS

- Fast Settling Analog Signal Processing
- Multiplexed Input Data Acquisition Systems
- High Source Impedance Signal Amplification from High Resistance Bridges, Capacitance Sensors, Photodetector Sensors
- Bridge Amplifier with <1Hz Lowpass Filtering
$30 \mathrm{~V} / \mu \mathrm{S}$ 35 MHz
- 


## DESCRIPTIOn

The LT1102 is the first fast FET input instrumentation amplifier offered in the low cost, space saving 8 -pin packages. Fixed gains of 10 and 100 are provided with excellent gain accuracy ( $0.01 \%$ ) and non-linearity (3ppm). No external gain setting resistor is required.

Slew rate, settling time, gain-bandwidth product, overdrive recovery time are all improved compared to competitive high speed instrumentation amplifiers.

Industry best speed performance is combined with impressive precision specifications: less than 10pA input bias and offset currents, $200 \mu \mathrm{~V}$ offset voltage. Unlike other FET input instrumentation amplifiers, on the LT1102 there is no output offset voltage contribution to total error, and input bias currents do not double with every $10^{\circ} \mathrm{C}$ rise in temperature. Indeed, at $70^{\circ} \mathrm{C}$ ambient temperature the input bias current is only 50 pA .

Wideband Instrumentation Amplifier with $\pm 150 \mathrm{~mA}$ Output Current


Slew Rate


## LTI102

## ABSOLUTG MAXIMUM RATINGS

## PACKAGE/ORDER INFORMATION

Supply Voltage ..... $\pm 20 \mathrm{~V}$
Differential Input Voltage ..... $\pm 40 \mathrm{~V}$
Input Voltage ..... $\pm 20 \mathrm{~V}$
Output Short Circuit Duration ..... IndefiniteOperating Temperature Range
LT1102AM/LT1102M ..... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT1102| ..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$LT1102ACILT1102C .......................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$Storage Temperature RangeAll Grades$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) ..... $300^{\circ} \mathrm{C}$

## Basic Connections



Settling Time Test Circuit
Offset Nulling


ELECTRICAL CHARACTERISTICS
$V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Gain = 10 or 100, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1102AM/AC |  |  | LT1102M/IC |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{G}_{\mathrm{E}}$ | Gain Error | $\mathrm{V}_{0}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k}$ or 2 k |  | 0.010 | 0.050 |  | 0.012 | 0.070 | \% |
| $\mathrm{G}_{\mathrm{NL}}$ | Gain Non-Linearity | $\begin{aligned} & G=100, R_{L}=50 \mathrm{k} \\ & G=100, R_{L}=2 k \\ & G=10, R_{L}=50 \mathrm{k} \text { or } 2 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 3 \\ & 8 \\ & 7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 14 \\ & 20 \\ & 16 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 4 \\ & 8 \\ & 7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 18 \\ & 25 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ppm} \\ & \mathrm{ppm} \\ & \mathrm{ppm} \\ & \hline \end{aligned}$ |
| $V_{0 S}$ | Input Offset Voltage |  |  | 180 | 600 |  | 200 | 900 | ${ }_{\mu \mathrm{V}} \mathrm{V}$ |
| los | Input Offset Current |  |  | 3 | 40 |  | 4 | 60 | PA |
| IB | Input Bias Current |  |  | $\pm 3$ | $\pm 40$ |  | $\pm 4$ | $\pm 60$ | PA |
|  | Input Resistance Common-Mode Differential Mode | $\begin{aligned} & V_{C M}=-11 \mathrm{~V} \text { to } 8 \mathrm{~V} \\ & V_{C M}=8 \mathrm{~V} \text { to } 11 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 10^{12} \\ & 10^{11} \\ & 10^{12} \end{aligned}$ |  |  | $\begin{aligned} & 10^{12} \\ & 10^{11} \\ & 10^{12} \end{aligned}$ |  | $\Omega$ $\Omega$ $\Omega$ |
| $e_{n}$ | Input Noise Voltage | $0.1 \mathrm{~Hz} \mathrm{to} \mathrm{10Hz}$ |  | 2.8 |  |  | 2.8 |  | $\mu \mathrm{Vp} \cdot \mathrm{p}$ |
|  | Input Noise Voltage Density | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz}(\text { Note } 1) \end{aligned}$ |  | $\begin{aligned} & 37 \\ & 19 \end{aligned}$ | 30 |  | $\begin{aligned} & 37 \\ & 20 \end{aligned}$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  | Input Noise Current Density | $\mathrm{f}_{0}=1000 \mathrm{~Hz}, 10 \mathrm{~Hz}$ (Note 2) |  | 1.5 | 4 |  | 2 | 5 | $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
|  | Input Voltage Range |  | $\pm 10.5$ | $\pm 11.5$ |  | $\pm 10.5$ | $\pm 11.5$ |  | V |
| CMRR | Common-Mode Rejection Ratio | 1 k Source Imbalance, $\mathrm{V}_{\mathrm{CM}}= \pm 10.5 \mathrm{~V}$ | 84 | 98 |  | 82 | 97 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 9 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 88 | 102 |  | 86 | 101 |  | dB |
| Is | Supply Current |  |  | 3.3 | 5.0 |  | 3.4 | 5.6 | mA |
| $\mathrm{V}_{0}$ | Maximum Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 13.0 \\ & \hline \end{aligned}$ |  | $\begin{array}{r}  \pm 13.0 \\ \pm 12.0 \\ \hline \end{array}$ | $\begin{array}{r}  \pm 13.5 \\ \pm 13.0 \\ \hline \end{array}$ |  | V |
| BW | Bandwidth | $\begin{aligned} & \mathrm{G}=100 \text { (Note 3) } \\ & \mathrm{G}=10 \text { (Note 3) } \end{aligned}$ | $\begin{aligned} & \hline 120 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 220 \\ & 3.5 \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 220 \\ & 3.5 \end{aligned}$ |  | $\begin{array}{r} \mathrm{kHz} \\ \mathrm{MHz} \\ \hline \end{array}$ |
| SR | Slew Rate | $\begin{aligned} & G=100, V_{\mathbb{N}}= \pm 0.13 V, V_{0}= \pm 5 \mathrm{~V} \\ & G=10, V_{\mathbb{N}}= \pm 1 V, V_{0}= \pm 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 12 \\ & 21 \\ & \hline \end{aligned}$ | $\begin{aligned} & 17 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 18 \\ & \hline \end{aligned}$ | $\begin{aligned} & 17 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mu \mathrm{S} \\ & \mathrm{~V} / \mu \mathrm{S} \end{aligned}$ |
|  | Overdrive Recovery | $50 \%$ Overdrive (Note 4) |  | 400 |  |  | 400 |  | ns |
|  | Settling Time | $\begin{aligned} & V_{0}=20 \mathrm{~V} \text { Step (Note } 3 \text { ) } \\ & G=10 \text { to } 0.05 \% \\ & G=10 \text { to } 0.01 \% \\ & G=100 \text { to } 0.05 \% \\ & G=100 \text { to } 0.01 \% \end{aligned}$ |  | $\begin{aligned} & 1.8 \\ & 3.0 \\ & 7 \\ & 9 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 6.5 \\ & 13 \\ & 18 \end{aligned}$ |  | $\begin{aligned} & 1.8 \\ & 3.0 \\ & 7 \\ & 9 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 6.5 \\ & 13 \\ & 18 \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ $\mu \mathrm{S}$ $\mu \mathrm{S}$ |

Note 1: This parameter is tested on a sample basis only.
Note 2: Current noise is calculated from the formula:

$$
i_{n}=\left(2 q l_{b}\right)^{1 / 2}
$$

where $\mathrm{q}=1.6 \times 10^{-19}$ coulomb. The noise of source resistors up to $\mathrm{G} \Omega$ swamps the contribution of current noise.
Note 3: This parameter is not tested. It is guaranteed by design and by inference from the slew rate measurement.

Note 4: Overdrive recovery is defined as the time delay from the removal of an input overdrive to the output's return from saturation to linear operation. $50 \%$ overdrive equals $\mathrm{V}_{\mathbb{N}}= \pm 2 \mathrm{~V}(\mathrm{G}=10)$ or $\mathrm{V}_{\mathbb{N}}= \pm 200 \mathrm{mV}(\mathrm{G}=100)$.
Note 5: This parameter is not tested. It is guaranteed by design and by inference from other tests.

## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{C M}=0 \mathrm{~V}$, Gain $=10$ or $100,-55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C}$ for AM/M grades, $-40^{\circ} \mathrm{C} \leq T_{A} \leq 85^{\circ} \mathrm{C}$ for I grades, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1102AM |  |  | LT1102M/I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{G}_{\mathrm{E}}$ | Gain Error | $\begin{aligned} & G=100, V_{0}= \pm 10 V, R_{L}=50 \mathrm{k} \text { or } 2 \mathrm{k} \\ & G=10, V_{0}= \pm 10 V, R_{L}=50 \mathrm{k} \text { or } 2 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 0.10 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 0.25 \\ & 0.12 \end{aligned}$ |  | $\begin{aligned} & 0.10 \\ & 0.06 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.15 \end{aligned}$ | \% |
| $\overline{T C G E}^{\text {E }}$ | Gain Error Drift (Note5) | $\begin{aligned} & \mathrm{G}=100, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \text { or } 2 \mathrm{k} \\ & \mathrm{G}=10, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \text { or } 2 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 9 \\ & 5 \end{aligned}$ | $\begin{aligned} & 20 \\ & 10 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 14 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{G}_{\text {NL }}$ | Gain Non-Linearity | $\begin{aligned} & G=100, R_{L}=50 \mathrm{k} \\ & G=100, R_{L}=2 \mathrm{k} \\ & G=10, R_{L}=50 \mathrm{k} \text { or } 2 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 28 \\ & 9 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 85 \\ & 20 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 24 \\ & 32 \\ & 9 \\ & \hline \end{aligned}$ | $\begin{aligned} & 90 \\ & 110 \\ & 24 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ppm} \\ & \mathrm{ppm} \\ & \mathrm{ppm} \end{aligned}$ |
| $V_{\text {OS }}$ | Input Offset Voltage |  |  | 300 | 1400 |  | 400 | 2000 | ${ }_{\mu} \mathrm{V}$ |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{T}$ | Input Offset Voltage Drift | (Note 5) |  | 2 | 8 |  | 3 | 12 | ${ }_{\mu} \mathrm{V}{ }^{\circ} \mathrm{C}$ |
| Ios | Input Offset Current |  |  | 0.3 | 4 |  | 0.4 | 6 | nA |
| $I_{B}$ | Input Bias Current |  |  | $\pm 2$ | $\pm 10$ |  | $\pm 2.5$ | $\pm 15$ | nA |
| CMRR | Common-Mode Rejection Ratio | $V_{C M}= \pm 10.3 \mathrm{~V}$ | 82 | 97 |  | 80 | 96 |  | dB |
| PSRR | Power Supply Rejection Ratio | $V_{S}= \pm 10 \mathrm{~V}$ to $\pm 17 \mathrm{~V}$ | 86 | 100 |  | 84 | 99 |  | dB |
| IS | Supply Current | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 2.5 |  |  | 2.5 |  | mA |
| $V_{0}$ | Maximum Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \\ & \hline \end{aligned}$ | $\begin{array}{r}  \pm 12.5 \\ \pm 12.0 \\ \hline \end{array}$ | $\begin{array}{r}  \pm 13.2 \\ \pm 12.6 \\ \hline \end{array}$ |  | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \hline \end{aligned}$ | $\begin{array}{r}  \pm 13.2 \\ \pm 12.6 \\ \hline \end{array}$ |  | V |

## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}$, Gain $=10$ or $100,0^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1102AC |  |  | LT1102C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{G}_{\mathrm{E}}$ | Gain Error | $\begin{aligned} & G=100, V_{0}= \pm 10 \mathrm{~V}, R_{L}=50 \mathrm{k} \text { or } 2 \mathrm{k} \\ & G=10, V_{0}= \pm 10 \mathrm{~V}, R_{L}=50 \mathrm{k} \text { or } 2 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 0.04 \\ & 0.03 \end{aligned}$ | $\begin{aligned} & 0.11 \\ & 0.09 \end{aligned}$ |  | $\begin{aligned} & 0.05 \\ & 0.04 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.14 \\ & 0.12 \end{aligned}$ | \% |
| TCG $_{\text {E }}$ | Gain Error Drift (Note 5) | $\begin{aligned} & \mathrm{G}=100, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \text { or } 2 \mathrm{k} \\ & \mathrm{G}=10, \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \text { or } 2 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & 8 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 18 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & 9 \\ & 6 \end{aligned}$ | $\begin{aligned} & 22 \\ & 14 \end{aligned}$ | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{G}_{\mathrm{NL}}$ | Gain Non-Linearity | $\begin{aligned} & G=100, R_{L}=50 \mathrm{k} \\ & G=100, R_{L}=2 \mathrm{k} \\ & G=10, R_{L}=50 \mathrm{k} \text { or } 2 \mathrm{k} \end{aligned}$ |  | $\begin{aligned} & \hline 8 \\ & 11 \\ & 8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 36 \\ & 18 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 9 \\ & 12 \\ & 8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 48 \\ & 22 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ppm} \\ & \mathrm{ppm} \\ & \mathrm{ppm} \end{aligned}$ |
| $\mathrm{V}_{0}$ | Input Offset Voltage |  |  | 230 | 1000 |  | 280 | 1400 | ${ }_{\mu} \mathrm{V}$ |
| $\Delta \mathrm{V}_{\text {OS }} / \Delta T$ | Input Offset Voltage Drift | (Note 5) |  | 2 | 8 |  | 3 | 12 | ${ }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current |  |  | 10 | 150 |  | 15 | 220 | PA |
| $\Delta l_{0 S} / \Delta T$ | Input Offset Current Drift | (Note 5) |  | 0.5 | 3 |  | 0.5 | 4 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| IB | Input Bias Current |  |  | $\pm 40$ | $\pm 300$ |  | $\pm 50$ | $\pm 400$ | pA |
| $\Delta \\|_{8} / \Delta T$ | Input Bias Current Drift | (Note 5) |  | 1 | 4 |  | 1 | 6 | $\mathrm{pA}{ }^{\circ} \mathrm{C}$ |
| CMRR | Common-Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}= \pm 10.3 \mathrm{~V}$ | 83 | 98 |  | 81 | 97 |  | dB |
| PSRR | Power Supply Rejection Ratio | $V_{S}= \pm 10 \mathrm{~V}$ to $\pm 17 \mathrm{~V}$ | 87 | 101 |  | 85 | 100 |  | dB |
| Is | Supply Current | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  | 2.8 |  |  | 2.9 |  | mA |
| $\mathrm{V}_{0}$ | Maximum Output Voltage Swing | $\begin{aligned} & R_{L}=50 \mathrm{k} \\ & R_{L}=2 \mathrm{k} \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 13.4 \\ & \pm 12.8 \end{aligned}$ |  | $\begin{aligned} & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | $\begin{array}{r}  \pm 13.4 \\ \pm 12.8 \\ \hline \end{array}$ |  | V |

## TYPICAL PERFORMANCE CHARACTERISTICS



Small Signal Response, G=100
(Input $=5 \mathrm{mV}$ Pulse)

$2 \mu \mathrm{~s} / \mathrm{DIV}$
LT1102•TPC02

Slew Rate, $\mathbf{G}=100$
(Input $= \pm 130 \mathrm{mV}$ Pulse)

$2 \mu \mathrm{~s} / \mathrm{DIV}$
LT1102 - TPC03

Settling Time, G=100
(Input From -10V to +10 V )

$2 \mu \mathrm{~s} / \mathrm{DIV}$

Settling Time, G=100
(Input From +10 V to -10V)

$2 \mu \mathrm{~S} / \mathrm{DIV}$
LT1102 •TPC07



## TYPICAL PGRFORMANCE CHARACTERISTICS



Input Bias Current Over the Common Mode Range


LT1102. TPC13

Undistorted Output vs Frequency


LT1102. TPC11

Warm-Up Drift


LT1 102 .TPC14

Short Circuit Current vs Time


Voltage Noise vs Frequency


Common Mode Range vs Temperature


LT1102. TPC15

## TYPICAL PERFORMANCE CHARACTERISTICS



## APPLICATIONS INFORMATION

In the two op amp instrumentation amplifier configuration, the first amplifier is basically in unity gain, and the second amplifier provides all the voltage gain. In the LT1102 the second amplifier is decompensated for gain of 10 stability, therefore high slew rate and bandwidth are achieved. Common mode rejection versus frequency is also optimized in the $G=10$ mode, because the bandwidths of the two op amps are similar. When $G=100$ this statement is no longer true. However, by connecting an 18 pF capacitor between pins 1 and 2, a common mode AC gain is created to cancel the inherent roll-off. From 200 Hz to 30 kHz CMRR versus frequency is improved by an order of magnitude.

## Input Protection

Instrumentation amplifiers are often used in harsh environments where overload conditions can occur. The LT1102 employs FET input transistors, consequently the differential input voltage can be $\pm 30 \mathrm{~V}$ (with $\pm 15 \mathrm{~V}$ supplies, $\pm 36 \mathrm{~V}$ with $\pm 18 \mathrm{~V}$ supplies) Some competitive instrumentation amplifiers have NPN inputs which are protected by back to back diodes. When the differential input voltage exceeds $\pm 1.3 \mathrm{~V}$ on these competitive devices, input current increases to milliampere level; more than $\pm 10 \mathrm{~V}$ differential voltage can cause permanent damage.
When the LT1102 inputs are pulled below the negative supply or above the positive supply, the inputs will clamp a diode voltage below or above the supplies. No damage will occur if the input current is limited to 20 mA .

Common Mode Rejection Ratio vs Frequency


Gains Between 10 and 100
Gains between 10 and 100 can be achieved by connecting two equal resistors $\left(=R_{X}\right)$ between pins 1 and 2 and pins 7 and 8.
Gain $=10+\frac{R_{x}}{R+R_{x} / 90}$
The nominal value of $R$ is $1.84 \mathrm{k} \Omega$. The usefulness of this method is limited by the fact that $R$ is not controlled to better than $\pm 10 \%$ absolute accuracy is production. However, on any specific unit 90R can be measured between pins 1 and 2.

## applications information

Gain = 20, 110, or 200 Instrumentation Amplifiers


Single Ended Output


GAIN $=200$, AS SHOWN
GAIN $=20$, SHORT PIN 1 TO PIN 2, PIN 7 TO PIN 8 ON BOTH DEVICES
GAIN = 110, SHORT PIN 1 TO PIN 2, PIN 7 TO PIN 8 ON ONE DEVICE, NOT ON THE OTHER INPUT REFERRED NOISE IS REDUCED BY $\sqrt{2}$ ( $\mathrm{G}=200$ OR 20)

Multiplexed Input Data Acquisition


Voltage Programmable Current Source is Simple and Precise


Dynamic Response of the Current Source


## SECTION 4 -POWER PRODUCTS

SECTION 4-POWER PRODUCTS
INDEX ..... 4-2
SELECTION GUIDES ..... 4-3
PROPRIETARY PRODUCTS
INDUCTORLESS DC TO DC CONVERTERS ..... 4-15
LTC1046, 50mA Switched Capacitor Voltage Converter ..... 4-16
HIGH SIDE SWITCHES ..... 4-25
LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump ..... 4-26
LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump ..... 4-41
LT1188, 1.5A High Side Switch ..... 4-48
LINEAR REGULATORS ..... 4-55
LT1087, Adjustable Low Dropout Regulator with Kelvin-Sense Inputs ..... 4-56
LT1117, 800mA Low Dropout Positive Regulators; Adjustable and Fixed 2.85V, 5V ..... 4-63
LT1121-5, Micropower Low Dropout Regulator ..... 13-46
LT1123, 5V Low Dropout Regulator Driver ..... 4-75
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination ..... 13-48
LT1185, Low Dropout Regulator with Adjustable Current Limit ..... 4-86
POWER AND MOTOR CONTROL ..... 4-101
LT1158, Half Bridge N-Channel Power MOSFET Driver ..... 4-102
LT1241-45, High Speed Current Mode Pulse Width Modulators ..... 4-122
LT1246, 1MHz Off-Line Current Mode PWM ..... 4-134
LT1432, 5V High Efficiency Step-Down Switching Regulator Controller ..... 4-145
SWITCHING REGULATORS ..... 4-173
LT1073, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V ..... 4-174
LT1074/LT1076, Step-Down Switching Regulator ..... 4-193
LT1076-5, 5V Step-Down Switching Regulator ..... 4-208
LT1082, 1A High Voltage High Efficiency Switching Regulator ..... 13-29
LT1103/LT1105, Off-Line Switching Regulator ..... 4-211
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V. ..... 13-37
LT1109, Flash Memory Vpp Generator/Low Cost DC-to-DC Converter ..... 4-238
LT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V ..... 13-41
LT1110, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V, High Frequency ..... 4-245
LT1111, Micropower DC-to-DC Converter Adjustable and Fixed 5V, 12V, High Frequency ..... 4-260
LT1129-2.85, LT1129-3.3, LT1129-5, 500mA Low Iq Low Dropout Regulator ..... 13-51
LT1173, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V. ..... 4-275
LT1270/LT1270A, 8A and 10A High Efficiency Switching Regulators ..... 4-290
LT1271, 4A High Efficiency Switching Regulator ..... 13-88


## SWITCHING REGULATOR SELECTION GUIDE

| osclilator FREQUENCY |  | OPTIMIZED FOR STEP-UP OR FLYBACK CONFIGURATIONS |  |  | BOTH |  | OPTIMIZED FOR <br> STEP-DOWN OR <br> INVERTING APPLICATIONS | $\begin{gathered} \text { OFFLINE } \\ \text { AND/0R } \\ \text { PWM CONTROLLERS } \end{gathered}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 40kHz | 60kHz | 100kHz | 20kHz | 60kHz |  | 200kHz | 500kHz | 1MHz |
|  | 10A |  | LT1270A |  |  |  |  |  |  |  |
| E | 8A |  | LT1270 |  |  |  |  |  |  |  |
| ¢ | 5A | LT1070 |  | LT1170 |  |  | LT1074 |  |  |  |
| U | 2.5A | LT1071 |  | LT1171 |  |  |  |  |  |  |
| E | 2A |  |  |  |  |  | LT1076** | LT1103 |  |  |
| 0 | 1.25A | LT1072 |  | LT1172 |  |  |  |  |  |  |
|  | 1A |  | LT1082 |  | $\begin{array}{\|l\|} \hline \text { LT1073* } \\ \text { LT1173* } \end{array}$ | $\begin{array}{\|l\|} \hline \text { LT1110* } \\ \text { LT1111** } \end{array}$ |  |  |  |  |
|  | 0.5A |  |  | $\underset{\text { LTMCRopowen) }}{\text { LTA }}$ |  |  |  |  |  |  |
|  | EXTERNAL |  |  |  |  |  |  | LT1105 | LT124x | LT1246 |


|  |  | $\begin{aligned} & \text { AGE (V) } \\ & \text { MAX } \end{aligned}$ | MAXIMUM <br> SWITCH VOLTAGE (V) | MAX RATED SWITCH CURRENT (A) | PACKAGES AVAILABLE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LT1070 | 3 | 40 | 65 | 5 | K, T |
| LT1070HV | 3 | 60 | 75 | 5 | K, T |
| LT1071 | 3 | 40 | 65 | 2.5 | K, T |
| LT1071HV | 3 | 60 | 75 | 2.5 | K, T |
| LT1072 | 3 | 40 | 65 | 1.25 | K, T, N8, S8, S16 |
| LT1072HV | 3 | 60 | 75 | 1.25 | K, T |
| LT1073* | 1 | 36 | 50 | 1 | N8, 58 |
| LT1074 | 3 | 40 | 65 | 5 | K, Q, T, V |
| LT1074HV | 3 | 60 | 75 | 5 | K, T, V |
| LT1076** | 3 | 40 | 65 | 2 | K, R, T, V, Y |
| LT1076HV | 3 | 60 | 75 | 2 | K, R, T, V, Y |
| LT1082 | 3 | 75 | 100 | 1 | J8, N8, S, T |
| LT1109* | 2 | 36 | 50 | 0.5 | N8, S8, Z |
| LT1110* | 1 | 15 | 40 | 1 | N8, 58 |
| LT1111* | 2 | 36 | 50 | 1 | N8, S8 |
| LT1170 | 3 | 40 | 65 | 5 | K, T |
| LT1170HV | 3 | 60 | 75 | 5 | K, T |
| LT1171 | 3 | 40 | 65 | 2.5 | K, Q, T |
| LT1171HV | 3 | 60 | 75 | 2.5 | K, T |
| LT1172 | 3 | 40 | 65 | 1.25 | K, T, N8, S8, S16 |
| LT1172HV | 3 | 60 | 75 | 1.25 | K. T |
| LT1173* | 2 | 36 | 30 | 1 | N8, S8 |
| LT1270A | 3 | 30 | 60 | 10 | T |
| LT1270 | 3 | 30 | 60 | 8 | T |
| LT1271 | 3 | 30 | 60 | 4 | T, Q |

[^16]
## Q) LIMEAR <br> military

| $\mathrm{I}_{0}$ OUTPUT CURRENT <br> CURRENT (AMPS)* | POSITIVE OR NEGATIVE OUTPUT* | PART NUMBER | PACKAGE TYPE | $\begin{array}{\|c\|} \hline \mathbf{V}_{\text {IN }} \\ \mathbf{V}_{\mathrm{DIFF}} \\ \mathrm{MAX}^{(\mathrm{V})} \\ \hline \end{array}$ | $V_{0}$ NOMINAL REGULATED OUTPUT VOLTAGE (V) | FEATURE/COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10.0 | Pos Adj | LT1038MK | Steel T0-3 | 35 | 1.2 to 33 | $0.8 \% \mathrm{~V}_{\text {OUT }}$ Tol, Plug in Compatible with 117, 150, 138 Types |
| 7.5 | Pos Fixed | $\begin{aligned} & \text { LT1083MK-5 } \\ & \text { LT1083MK-12 } \end{aligned}$ | $\begin{aligned} & \text { Steel TO-3 } \\ & \text { Steel TO-3 } \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{gathered} 5 \\ 12 \end{gathered}$ | Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {Out }}$ Tol Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {Out }}$ Tol |
|  | Pos Adj | LT1083MK | Steel T0-3 | 35 | 1.2 to 34 | Low Dropout (1.2V), $1 \%$ VREF Tol, Pin Compatible with 117, 150, 138 Types |
| 5.0 | Pos Fixed | $\begin{array}{\|l\|} \hline \text { LT1084MK-5 } \\ \text { LT1084MK-12 } \\ \text { LT1003MK } \\ \hline \end{array}$ | Steel TO-3 <br> Steel TO-3 <br> Steel TO-3 | $\begin{aligned} & 30 \\ & 30 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 5 \\ 12 \\ 5 \\ \hline \end{gathered}$ | Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {Out }}$ Tol Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {OUT }}$ Tol $2 \% V_{\text {Out }}$ Tol |
|  | Pos Adj | LT 138AK LM138K LT1084MK | Steel T0-3 <br> Steel T0-3 | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 1.2 \text { to } 32 \\ & 1.2 \text { to } 34 \end{aligned}$ | LT138A Has $1 \% V_{\text {REF }}$ Tol Low Dropout (1.2V), 1\% VREF Tol, Pin Compatible with 117, 150, 138 Types |
|  | Switching | LT1070MK LT1070HVMK LT1074MK LT1074HVMK LT1170MK | Steel TO-3 <br> Steel T0-3 <br> Steel TO-3 <br> Steel T0-3 <br> Steel T0-3 | $\begin{aligned} & 40 \\ & 60 \\ & 45 \\ & 64 \\ & 40 \end{aligned}$ |  | Self Contained 40 kHz PWM and 5 Amp Switch in a 5-Pin Package Self Contained 40 kHz PWM and 5 Amp Switch in a 5-Pin Package Self-Contained 100 kHz PWM and 5 Amp Switch in a 5-Pin Package Self-Contained 100 kHz PWM and 5 Amp Switch in a 5-Pin Package Self Contained 100 kHz PWM and 5 Amp Switch in a 5 -Pin package |
| 3.0 | Pos Fixed | LT1085MK-5 LT1085MK-12 <br> LT123AK LM123K | Steel T0-3 <br> Steel TO-3 <br> Steel T0-3 | $\begin{aligned} & 30 \\ & 30 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{gathered} 5 \\ 12 \\ 5 \\ \hline \end{gathered}$ | Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {OUT }}$ Tol Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {OUT }}$ Tol LT123A Has $1 \% V_{\text {Out }}$ Tol |
|  | Pos Adj | LT150AK LM150K LT1085MK | $\begin{aligned} & \text { Steel TO-3 } \\ & \text { Steel TO-3 } \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 1.2 \text { to } 33 \\ & 1.2 \text { to } 34 \end{aligned}$ | LT150A Has $1 \% V_{\text {REF }}$ Tol Low Dropout (1.2V), $1 \%$ VREF Tol, Pin Compatible with 117, 150 Types |
|  | Neg Adj | LT1033MK | Steel T0-3 | 35 | -1.2 to -32 | 2\% V ${ }_{\text {REF }}$ Tol |
|  | Dual Pos Fixed | LT1035MK | Steel T0-3 | 20 | Two 5V Outputs | Logic Controlled Main Output Voltage, 75 mA |
|  | Positive | LT1036MK | Steel T0-3 | 30 | 12,5 | Logic Controlled 12V, 3A Output, 5V, 75 mA Auxiliary Output |
| 2.5 | Switiching | LT1071MK LT1071HVMK LT1171MK | $\begin{array}{\|l\|} \hline \text { Steel TO-3 } \\ \text { Steel TO-3 } \\ \text { Steel TO-3 } \end{array}$ | $\begin{aligned} & 40 \\ & 60 \\ & 40 \end{aligned}$ | * | Self Contained 40 kHz PWM and 2.5 Amp Switch in a 5-Pin Package Self Contained 40 kHz PWM and 2.5 Amp Switch in a 5 -Pin Package Self Contained 100kHz PWM and 2.5 Amp Switch in a 5-Pin Package |
| 2.0 | Switiching | $\begin{aligned} & \text { LT1076MK } \\ & \text { LT1076HVMK } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { Steel TO-3 } \\ \text { Steel TO-3 } \end{array}$ | $\begin{aligned} & 45 \\ & 64 \end{aligned}$ | * | Self Contained 100 kHz PWM and 2.0 Amp Switch in a 5-Pin Package Self Contained 100 kHz PWM and 2.0 Amp Switch in a 5-Pin Package |
| 1.5 | Pos Fixed | LM1086MK-5 LT1086MK-12 | $\begin{aligned} & \text { Steel TO-3 } \\ & \text { Steel TO-3 } \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{gathered} 5 \\ 12 \end{gathered}$ | Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {Out }}$ Tol Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {Out }}$ Tol |
|  | Pos Adj | LT1086MK | Steel T0-3 | 30 | 1.2 to 29 | Low Dropout (1.2V), 1\% VREF Tol, Pin Compatible with 117 Types |
| 0.5 to 1.5 | Pos Adj | LT117AK LM117K LT117AH LM117H LT1086MH | $\begin{aligned} & \hline \text { Steel TO-3 } \\ & \text { TO-39 } \\ & \text { TO-39 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \\ & 30 \end{aligned}$ | $\begin{aligned} & 1.2 \text { to } 37 \\ & 1.2 \text { to } 29 \end{aligned}$ | LT117A Has $1 \% V_{\text {REF }}$ Tol <br> Low Dropout (1.2V), 1\% VREF Tol, Pin Compatible with 117 Types |
|  | Neg Adj | LT137AK LM137K LT137AH LM137H | $\begin{array}{\|l\|} \hline \text { Steel TO-3 } \\ \text { TO-39 } \\ \hline \end{array}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | -1.2 to -37 | LT137A Has 1\% VREF Tol |
|  | Pos Adj High Voltage | LT117AHVK LM117HVK LT117AHVH LM117HVH | $\begin{aligned} & \text { Steel TO-3 } \\ & \text { TO-39 } \end{aligned}$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | 1.2 to 57 | LT117AHV Has 1\% V $\mathrm{REF}^{\text {Tol }}$ |
|  | Neg Adj High Voltage | LT137AHVK LM137HVK LT137AHVH LM137HVH | $\begin{array}{\|l} \hline \text { Steel TO-3 } \\ \text { T0-39 } \end{array}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | -1.2 to -47 | LT137AHV Has 1\% V REF Tol |
| 1.25 | Switching | LT1072MJ8 LT1072MK LT1072HVMK LT1172MJ8 LT1172MK | CERDIP <br> Steel TO-3 <br> Steel TO-3 <br> CERDIP <br> Steel TO-3 | $\begin{aligned} & 40 \\ & 40 \\ & 60 \\ & 40 \\ & 40 \end{aligned}$ |  | Self Contained 40 kHz PWM and 1.25 Amp Switch Self Contained 40 kHz PWM and 1.25 Amp Switch Self Contained 40 kHz PWM and 1.25 Amp Switch Self Contained 100 kHz PWM and 1.25 Amp Switch Self Contained 100 kHz PWM and 1.25 Amp Switch |
| 1.0 | Dual Pos Fixed | LT1005MK | Steel T0-3 | 20 | Two 5V Outputs | Logic Controlled 1 Amp Main Output Voltage, 35mA Auxiliary Output |
| 125 mA | Positive | $\begin{aligned} & \text { LT1020MJ } \\ & \text { LT1120MJ8 } \end{aligned}$ | 14-Pin CERDIP 8-Pin CERDIP | $\begin{aligned} & 36 \\ & 36 \end{aligned}$ | $\begin{aligned} & 4 \text { to } 30 \\ & 4 \text { to } 30 \end{aligned}$ | Dropout Voltage $=0.5 \mathrm{~V}, 40 \mu \mathrm{Al}_{Q}$, Reference and Comparator Dropout Voltage $=0.5 \mathrm{~V}, 40 \mu \mathrm{Al}$, Reference and Comparator |
| 40 mA to 100 mA | Switched Capacitor | LT1026MJ8 LT1026MH LTC1044MJ8 LTC1044MH LT1054MJ8 <br> LT1054MH | $\begin{aligned} & \hline \text { CERDIP } \\ & \text { TO-5 Can } \\ & \text { CERDIP } \\ & \text { TO-5 Can } \\ & \text { CERDIP } \\ & \\ & \text { TO-5 Can } \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \\ & 9.5 \\ & 9.5 \\ & 16 \\ & \\ & 16 \end{aligned}$ |  | Voltage Converter, 10 mA Output <br> Voltage Converter, 10 mA Output <br> Voltage Converter, 40 mA Output, 5 kHz Switching Rate <br> Voltage Converter, 40 mA Output, 5 kHz Switching Rate <br> Voltage Converter and Regulator, 100 mA Output, 25 kHz <br> Switching Rate <br> Voltage Converter and Regulator, 100 mA Output, 25 kHz Switching Rate |

* The Io values for the LT1070, LT1071, LT1072, LT1073, LT1074, LT1170, LT1171, and LT1172, are switch current values. Actual output current, voltage and polarity depends on the type of switching regulator employed.
** These devices are non-regulating converters.
${ }^{\dagger+}$ The available output voltage range is dependent upon the mode.
NOTE: See page 4-3 for DESC cross reference numbers.

COMMERCIAL

|  |  | PART NUMBER | PACKAGE TYPE | $V_{1 N} /$ <br> $V_{\text {DIIFF }}$ <br> MAX <br> (V) | Von NOMINAL REGULATED OUTPUT VOLTAGE (V) | FEATURE/COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10.0 | Pos Adj | LT1038CK | Steel TO-3 | 35 | 1.2 to 33 | $2 \% \mathrm{~V}_{\text {OUT }}$ Tol, Plug In Compatible with 317, 350, 338 Types |
|  | Switching | LT1270ACT | T0-220 | 30 | * | Self Contained 60kHz PWM and 10 Amp Switch in a 5-Pin Package |
| 8.0 | Switching | LT1270CT | T0-220 | 30 | * | Self Contained 60 kHz PWM and 8 Amp Switch in a 5-Pin Package |
| 7.5 | Pos Fixed | LT1083CK-5 LT1083CP-5 LT1083CK-12 LT1083CP-12 | Steel T0-3 <br> Plastic T0-3P <br> Steel T0-3 <br> Plastic T0-3P | $\begin{aligned} & 30 \\ & 30 \\ & 30 \\ & 30 \end{aligned}$ | $\begin{gathered} 5 \\ 5 \\ 12 \\ 12 \end{gathered}$ | Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {Out }}$ Tol Low Dropout (1.2V), 1\% Vout Tol Low Dropout (1.2V), $1 \%$ Vout Tol Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {OUT }}$ Tol |
|  | Pos Adj | LT1083CK LT 1083CP | Steel T0-3 <br> Plastic T0-3P | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 1.2 \text { to } 29 \\ & 1.2 \text { to } 29 \end{aligned}$ | Low Dropout (1.2V), Pin Compatible with 317, 350, 338 Types Low Dropout (1.2V), Pin Compatible with 317, 350, 338 Types |
| 5.0 | Pos Fixed | LT1003CK LT1003CP LT1084CK-5 LT1084CP-5 LT1084CK-12 LT1084CP-12 | Steel TO-3 <br> Plastic T0-3P <br> Steel TO-3 <br> Plastic T0-3P <br> Steel T0-3 <br> Plastic T0-3P | $\begin{aligned} & 20 \\ & 20 \\ & 30 \\ & 30 \\ & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 5 \\ 5 \\ 5 \\ 5 \\ 12 \\ 12 \\ \hline \end{gathered}$ | $2 \% V_{\text {OUT }}$ Tol $2 \%$ Vout Tol Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {OUT }}$ Tol Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {Out }}$ Tol Low Dropout (1.2V), $1 \%$ Vout Tol Low Dropout (1.2V), 1\% V Out Tol |
|  | Pos Adj | LT338AK LM338K LT338AP LM338P LT1084CK LT1084CP LT1087CT | Steel TO-3 <br> Plastic TO-3P <br> Steel TO-3 <br> Plastic T0-3P <br> T0-220 | $\begin{aligned} & 35 \\ & 35 \\ & 30 \\ & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.2 \text { to } 32 \\ & 1.2 \text { to } 32 \\ & 1.2 \text { to } 29 \\ & 1.2 \text { to } 29 \\ & 1.2 \text { to } 29 \end{aligned}$ | LT338A Has $1 \% V_{\text {Ref }}$ Tol LT338A Has $1 \% V_{\text {REF }}$ Tol Low Dropout (1.2V), Pin Compatible with 317, 350, 338 Types Low Dropout (1.2V), Pin Compatible with 317, 350, 338 Types Low Dropout (1.2V) with Kelvin Sense |
|  | Switching | LT1070CK LT1070CT LT1070HVCK LT1070HVCT LT1074CK LT1074CT LT1074CV LT1074HVCK LT1074HVCT LT1074HVCV LTT170CK LT110CT LT1170HVCT | Steel T0-3 <br> T0-220 <br> Steel T0-3 <br> T0-220 <br> Steel T0-3 <br> T0-220 <br> 11 Lead SIP <br> Steel T0-3 <br> T0-220 <br> 11 Lead SIP <br> Steel TO-3 <br> T0-220 <br> T0-220 | $\begin{aligned} & 40 \\ & 40 \\ & 60 \\ & 60 \\ & 45 \\ & 45 \\ & 45 \\ & 64 \\ & 64 \\ & 64 \\ & 40 \\ & 40 \\ & 60 \end{aligned}$ |  | Self Contained 40 kHz PWM and 5 Amp Switch in a 5 -Pin Package Self Contained 40 kHz PWM and 5 Amp Switch in a 5 -Pin Package Self Contained 40 kHz PWM and 5 Amp Switch in a 5 -Pin Package Self Contained 40 kHz PWM and 5 Amp Switch in a 5 -Pin Package Self Contained 100 kHz PWM and 5 Amp Switch in a 5 -Pin Package Self Contained 100 kHz PWM and 5 Amp Switch in a 5 -Pin Package Self Contained 100 kHz PWM and 5 A Switch in a 11-Pin Power SIP Pkg Self Contained 100 kHz PWM and 5 Amp Switch in a 5 -Pin Package Self Contained 100 kHz PWM and 5 Amp Switch in a 5 -Pin Package Self Contained 100 kHz PWM and 5A Switch in a 11 -Pin Power SIP Pkg Self Contained 100 kHz PWM and 5 Amp Switch in a 5 -Pin Package Self Contained 100 kHz PWM and 5 Amp Switch in a 5 -Pin Package Self Contained 100 kHz PWM and 5 Amp Switch in a 5 -Pin Package |
| 4.0 | Switching | $\begin{aligned} & \text { LT1271CQ } \\ & \text { LT1271CT } \end{aligned}$ | $\begin{aligned} & \text { Plastic DD } \\ & \text { T0-220 } \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \\ & \hline \end{aligned}$ |  | Self Contained 60kHz PWM and 4 Amp Switch in 5 -Pin Surface Mt Pkg Self Contained 60 kHz PWM and 4 Amp Switch in 5 -Pin Surface Mt Pkg |
| 3.0 | Pos Fixed | LT323AK LM323K LT323AT LT1085CK-5 LT1085CT-5 LT1085CK-12 LT1085CT-12 | Steel TO-3 TO-220 Steel TO-3 TO-220 Steel TO-3 TO-220 Sel | $\begin{aligned} & 20 \\ & 20 \\ & 30 \\ & 30 \\ & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 5 \\ 5 \\ 5 \\ 5 \\ 12 \\ 12 \end{gathered}$ | LT323A Has $1 \% \mathrm{~V}_{\text {Out }}$ Tol LT323A Has $1 \%$ Vout Tol Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {Out }}$ Tol Low Dropout ( 1.2 V ), $1 \% \mathrm{~V}_{\text {Out }}$ Tol Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {OUT }}$ Tol Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {Out }}$ Tol |
|  | Pos Adj | LT350AK LM350K <br> LT350AT LM350T <br> LT350AP LM350P <br> LT1085CK <br> LT1085CT | $\begin{array}{\|l\|} \hline \text { Steel TO-3 } \\ \text { TO-220 } \\ \text { Plastic TO-3P } \\ \text { Steel TO-3 } \\ \text { TO-220 } \\ \hline \end{array}$ | $\begin{aligned} & 35 \\ & 35 \\ & 35 \\ & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.2 \text { to } 33 \\ & 1.2 \text { to } 33 \\ & 1.2 \text { to } 33 \\ & 1.2 \text { to } 29 \\ & 1.2 \text { to } 29 \\ & \hline \end{aligned}$ | LT350A Has 1\% VREE Tol LT350A Has 1\% VRE Tol LT350A Has 1\% V $V_{\text {REE }}$ Tol Low Dropout (1.2V), Pin Compatible with 317,350 Types Low Dropout (1.2V), Pin Compatible with 317, 350 Types |
|  | Neg Adj | $\begin{aligned} & \text { LT1033CK } \\ & \text { LT1033CP } \\ & \text { LT1033CT } \\ & \text { LT1185CT } \end{aligned}$ | $\begin{aligned} & \hline \text { Steel TO-3 } \\ & \text { Plastic TO-3P } \\ & \text { TO-220 } \\ & \text { TO-220 } \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \\ & 35 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{aligned} & -1.2 \text { to }-32 \\ & -1.2 \text { to }-32 \\ & -1.2 \text { to }-32 \\ & -2.5 \text { to }-25 \end{aligned}$ | $2 \% V_{\text {REE }}$ Tol $2 \% V_{\text {REE }}$ Tol $2 \% V_{\text {REE }}$ Tol Low Dropout ( 0.75 V ) with Prog Current Limit and Shutdown |
|  | Dual Pos Fixed | $\begin{aligned} & \text { LT1035CK } \\ & \text { LT1035CT } \end{aligned}$ | $\begin{aligned} & \hline \text { Steel TO-3 } \\ & \text { T0-220 } \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | Two 5V Outputs Two 5V Outputs | Logic Controlled Main Output Voltage, 75 mA Auxiliary Output Logic Controlled Main Output Voltage, 75mA Auxiliary Output |
|  | Positive | $\begin{aligned} & \text { LT1036CK } \\ & \text { LT1036CT } \end{aligned}$ | $\begin{aligned} & \hline \text { Steel TO-3 } \\ & \text { TO-220 } \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 12,5 \\ & 12,5 \end{aligned}$ | Logic Controlled 12V, 3A Output, 5V, 75mA Auxiliary Output Logic Controlled 12V, 3A Output, 5V, 75 mA Auxiliary Output |

* The Io values for the LT1070, LT1071, LT1072, LT1073, LT1074, LT1082, LT1109, LT1110, LT1111, LT1170, LT1171, LT1172, and LT1173 are switch current values. Actual output current, voltage and polarity depends on the type of switching regulator employed.

COMmERCIAL

| $\mathrm{I}_{0}$ OUTP CURRENT (AMPS)* | POSITIVE OR negative OUTPUT* | PART NUMBER | PACKAGE TYPE | $V_{1 N} /$ <br> $V_{\text {DIIFF }}$ MAX <br> (V) | $V_{0}$ NOMINAL REGULATED OUTPUT VOLTAGE (V) | FEATURE/COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2.5 | Switching | LT1071CK <br> LT1071CT <br> LT1071HVCK <br> LT1071HVCT <br> LT1171CK <br> LT1171CT <br> LT1171HVCT <br> LT1171CQ | Steel TO-3 <br> T0-220 <br> Steel T0-3 <br> T0-220 <br> Steel T0-3 <br> T0-220 <br> TO-220 <br> Plastic DD | $\begin{aligned} & 40 \\ & 40 \\ & 60 \\ & 60 \\ & 40 \\ & 40 \\ & 60 \\ & 40 \end{aligned}$ |  | Self Contained 40 kHz PWM and 2.5 Amp Switch in a 5-Pin Package Self Contained 40kHz PWM and 2.5 Amp Switch in a 5-Pin Package Self Contained 40kHz PWM and 2.5 Amp Switch in a 5-Pin Package Self Contained 40kHz PWM and 2.5 Amp Switch in a 5-Pin Package Self Contained 100 kHz PWM and 2.5 Amp Switch in a 5-Pin Package Self Contained 100 kHz PWM and 2.5 Amp Switch in a 5-Pin Package Self Contained 100 kHz PWM and 2.5 Amp Switch in a 5-Pin Package Self Contained 100kHz PWM and 2.5 Amp Switch in a 5-Pin Surface Mount Package |
| 2.0 | Switching | LT1076CK <br> LT1076CT <br> LT1076HVCK <br> LT1076HVCT | $\begin{aligned} & \text { Steel TO-3 } \\ & \text { TO-220 } \\ & \text { Steel TO-3 } \\ & \text { TO-220 } \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \\ & 64 \\ & 64 \end{aligned}$ |  | Self Contained 100kHz PWM and 2 Amp Switch in a 5-Pin Package |
|  |  | LT1076CY-5 <br> LT1076HVCY-5 | 7-Lead T0-220 <br> 7-Lead TO-220 | $\begin{aligned} & 45 \\ & 64 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \\ & \hline \end{aligned}$ | 100kHz PWM and 2 Amp Switch in a 7-Pin Package with Shutdown and Fixed 5V Output |
|  |  | LT1076CR-5 | Plastic DD | 45 | 5 | Self Contained 100 kHz PWM and 2 Amp Switch in a 7-Pin Surface Mount Package |
|  |  | $\begin{aligned} & \text { LT1076CV } \\ & \text { LT1076HVCV } \end{aligned}$ | $\begin{aligned} & 11 \text { Lead SIP } \\ & 11 \text { Lead SIP } \end{aligned}$ | $\begin{aligned} & 45 \\ & 64 \end{aligned}$ | * | Self Contained 100kHz PWM and 2 Amp Switch in a 11-Pin Power SIP Package |
|  |  | $\begin{aligned} & \text { LT1103CV } \\ & \text { LT1103CY } \end{aligned}$ | $\begin{aligned} & 11 \text { Lead SIP } \\ & 7 \text {-Lead TO-220 } \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ |  | Designed for AC Line Powered Applications, Minimum External Components Required for 75W Isolated Power Supply |
| 1.5 | Pos Fixed | LT1086CT-2.85 | T0-220 | 30 | 2.85 | Intended for SCSI-2 Active Termination |
| 0.5 to 1.5 | Pos Fixed | LT1086CK-5 <br> LT1086CT-5 <br> LT1086CK-12 <br> LT1086CT-12 | Steel T0-3 <br> T0-220 <br> Steel T0-3 <br> T0-220 | $\begin{aligned} & 30 \\ & 30 \\ & 30 \\ & 30 \end{aligned}$ | $\begin{gathered} 5 \\ 5 \\ 5 \\ 12 \\ 12 \end{gathered}$ | Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {OUT }}$ Tol |
|  | Pos Adj | LT317AK LM317K <br> LT317AH LM317H <br> LT317AT LM317T | $\begin{array}{\|l} \hline \text { Steel T0-3 } \\ \text { TO-39 } \\ \text { T0-220 } \end{array}$ | $\begin{aligned} & 40 \\ & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 1.2 \text { to } 37 \\ & 1.2 \text { to } 37 \\ & 1.2 \text { to } 37 \end{aligned}$ | LT317A Has 1\% VREF Tol |
|  |  | LT1086CK <br> LT1086CT <br> LT1086CH <br> LT1086CM | Steel T0-3 <br> T0-220 <br> T0-39 <br> Plastic DD | $\begin{aligned} & 30 \\ & 30 \\ & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 1.2 \text { to } 29 \\ & 1.2 \text { to } 29 \\ & 1.2 \text { to } 29 \\ & 1.2 \text { to } 29 \end{aligned}$ | Low Dropout (1.2V), $1 \% \mathrm{~V}_{\text {REF }}$ Tol Pin Compatible with 317 Types Low Dropout (1.2V), 1\% VREF Tol 3-Pin Surface Mount Package |
|  | Neg Adj | LT337AK LM337K LT337AH LM337H LT337AT LM337H | $\begin{aligned} & \hline \text { Steel TO-3 } \\ & \text { TO-39 } \\ & \text { TO-220 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & -1.2 \text { to }-37 \\ & -1.2 \text { to }-37 \\ & -1.2 \text { to }-37 \\ & \hline \end{aligned}$ | LT337A Has $1 \% V_{\text {REF }}$ Tol |
|  | Pos Adj High Voltage | LT317AHVK LM317HVK LT317AHVH LM317HVH | $\begin{array}{\|l\|} \hline \text { Steel TO-3 } \\ \text { TO-39 } \end{array}$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | $\begin{aligned} & 1.2 \text { to } 57 \\ & 1.2 \text { to } 57 \end{aligned}$ | LT317HV Has 1\% VREF Tol |
|  | Neg Adj High Voltage | LT337AHVK LM337HVK <br> LT337AHVH LM337HVH | $\begin{aligned} & \text { Steel TO-3 } \\ & \text { TO-39 } \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & -1.2 \text { to }-47 \\ & -1.2 \text { to }-47 \end{aligned}$ | LT337HV Has 1\% VREF Tol |
| 1.25 | Switching | LT1072CK LT1072CT LT1072HVCK LT1072HVCT | $\begin{aligned} & \text { Steel TO-3 } \\ & \text { TO-220 } \\ & \text { Steel TO-3 } \\ & \text { TO-220 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \\ & 60 \\ & 60 \\ & \hline \end{aligned}$ | * | Self Contained 40kHz PWM and 1.25 Amp Switch in a 5-Pin Package |
|  |  | $\begin{aligned} & \text { LT1072CJ8 } \\ & \text { LT1072CN8 } \\ & \text { LT1072CS } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 8-Pin CERDIP } \\ \text { 8-Pin Plastic DIP } \\ \text { 16-Pin Plastic SOL } \\ \hline \end{array}$ | $\begin{aligned} & 40 \\ & 40 \\ & 40 \\ & \hline \end{aligned}$ | * | Self Contained 40kHz PWM and 1.25 Amp Switch |
|  |  | LT1172CK LT1172CT LT1172HVCT | $\begin{aligned} & \hline \text { Steel TO-3 } \\ & \text { T0-220 } \\ & \text { TO-220 } \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \\ & 60 \\ & \hline \end{aligned}$ | * | Self Contained 100 kHz PWM and 1.25 Amp Switch in a 5 -Pin Package |
|  |  | LT1172CJ8 LT1172CN8 LT1172CS | $\begin{array}{\|l\|} \hline 8 \text {-Pin CERDIP } \\ \text { 8-Pin Plastic DIP } \\ \text { 16-Pin Plastic SOL } \\ \hline \end{array}$ | $\begin{aligned} & 40 \\ & 40 \\ & 40 \\ & \hline \end{aligned}$ | * | Self Contained 100kHz PWM and 1.25 Amp Switch |
| 1.0 | Dual Pos Fixed | $\begin{aligned} & \text { LT1005CK } \\ & \text { LT1005CT } \end{aligned}$ | $\begin{array}{\|l} \hline \text { Steel TO-3 } \\ \text { T0-220 } \end{array}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | Two 5V Outputs Two 5V Outputs | Logic Controlled Main Output Voltage |

* The Io values for the LT1070, LT1071, LT1072, LT1073, LT1074, LT1082, LT1109, LT1110, LT1111, LT1170, LT1171, LT1172, and LT1173 are switch current values. Actual output current, voltage and polarity depends on the type of switching regulator employed.


## POWER SUPPLY PRODUCTS SELECTION GUIDE

## COMmERCIAL

| $\begin{gathered} \mathrm{I}_{0} \\ \text { OUTPUT } \\ \text { CURRENT } \\ \text { (AMPS)* } \end{gathered}$ | POSITIVE OR NEGATIVE OUTPUT | PART NUMBER | PACKAGE TYPE | VIN/ <br> $V_{\text {DIIFF }}$ MAX (V) | $\mathrm{V}_{0}$ NOMINAL REGULATED OUTPUT VOLTAGE (V) | FEATURE/COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1.0 | Switching | LT1073CN8 <br> LT1073CS8 <br> LT1073CN8-5 <br> LT1073CS8-5 <br> LT1073CN8-12 <br> LT1073CS8-12 | 8-Pin Plastic DIP <br> 8-Pin Plastic SOIC <br> 8-Pin Plastic DIP <br> 8-Pin Plastic SOIC <br> 8-Pin Plastic DIP <br> 8-Pin Plastic SOIC | $\begin{aligned} & 15 \\ & 15 \\ & 15 \\ & 15 \\ & 15 \\ & 15 \end{aligned}$ | Adjustable Adjustable <br> 5 <br> 5 <br> 12 <br> 12 | Micropower Switching Regulator Works Down to 1 V Input. Requires Only 3 External Components ( $-5,-12$ Versions) |
|  |  | LT1082CT | T0-220 | 75 | * | 60 kHz PWM and 1 Amp Switch in a 5-Pin Package |
|  |  | LT1109CZ-5 <br> LT1109CZ-12 <br> LT1109CN8-5 <br> LT1109CS8-12 <br> LT1109CN8-5 <br> LT1109CS8-12 | $\begin{aligned} & \text { 3-Pin TO-92 } \\ & \text { 3-Pin TO-92 } \\ & \text { 8-Pin Plastic DIP } \\ & \text { 8-Pin Plastic SOIC } \\ & \text { 8-Pin Plastic DIP } \\ & \text { 8-Pin Plastic SOIC } \end{aligned}$ | $\begin{aligned} & 36 \\ & 36 \\ & 36 \\ & 36 \\ & 36 \\ & 36 \end{aligned}$ | $\begin{gathered} 5 \\ 12 \\ 12 \\ 5 \\ 5 \\ 12 \\ 12 \end{gathered}$ | Micropower Switching Regulator Works Down to 2 V Input. Requires Only 3 External Components ( $-5,-12$ Versions). Optimized for $\mathrm{V}_{\mathrm{IN}} \geq 2 \mathrm{~V}$. Available in 3-Pin T0-92 Package. N8/S8 Versions Also Offer Shutdown Feature. 12V version ideal for flash memory Vpp pulse generation from 5 V or 3 V |
|  |  | LT1110CN8 LT1110CS8 LT1110CN8-5 LT1110CS8-5 LT1110CN8-12 LT1110CS8-12 | 8-Pin Plastic DIP 8-Pin Plastic SOIC 8-Pin Plastic DIP 8-Pin Plastic SOIC 8-Pin Plastic DIP 8-Pin Plastic SOIC | $\begin{aligned} & 15 \\ & 15 \\ & 15 \\ & 15 \\ & 15 \\ & 15 \end{aligned}$ | Adjustable Adjustable 5 5 12 12 | Micropower Switching Regulator Works Down to 1 V Input. Requires Only 3 External Components ( $-5,-12$ Versions). 60 kHz Oscillator Allows Use of Surface Mount Inductors |
|  |  | LT1111CN8 <br> LT1111CS8 <br> LT1111CN8-5 <br> LT1111CS8-5 <br> LT1111CN8-12 <br> LT1111CS8-12 | 8-Pin Plastic DIP 8-Pin Plastic SOIC -8-Pin Plastic DiP 8-Pin Plastic SOIC 8-Pin Plastic DIP 8-Pin Plastic SOIC | $\begin{aligned} & 36 \\ & 36 \\ & 36 \\ & 36 \\ & 36 \\ & 36 \end{aligned}$ | Adjustable Adjustable <br> 5 <br> 5 <br> 12 <br> 12 | Micropower Switching Regulator Works Down to 2 V Input. Requires Only 3 External Components ( $-5,-12$ Versions). Optimized for $\mathrm{V}_{\mathbb{I}} \geq 2 \mathrm{~V}$. 70 kHz Oscillator Allows Use of Surface Mount Inductors |
|  |  | LT1173CN8 LT1173CS8 LT1173CN8-5 LT1173CS8-5 LT1173CN8-12 LT1173CS8-12 | 8-Pin Plastic DIP 8-Pin Plastic SOIC 8-Pin Plastic DIP 8-Pin Plastic SOIC 8-Pin Plastic DIP 8-Pin Plastic SOIC | $\begin{aligned} & 36 \\ & 36 \\ & 36 \\ & 36 \\ & 36 \\ & 36 \end{aligned}$ | Adjustable Adjustable 5 5 12 12 | Micropower Switching Regulator Works Down to 2 V Input. Requires Only 3 External Components ( $-5,-12$ Versions). Optimized for $V_{\mathbb{N}} \geq 2 \mathrm{~V}$ |
| 800 mA | Pos Fixed | LT1117-2.85 LT1117-5 LT1117 | $\begin{array}{\|l\|l\|} \hline 3-\text { Pin SOT-223 } \\ \text { 3-Pin SOT-223 } \\ 3-\text { Pin SOT-223 } \\ \hline \end{array}$ | $\begin{aligned} & 12 \\ & 10 \\ & 15 \end{aligned}$ |  | Active SCSI-2 Terminator, SOT-223 Package 5V Low Dropout Regulator, SOT-223 Package Adjustable Low Dropout Regulator, SOT-223 Package |
| 125 mA | Pos Adj | LT1020CJ <br> LT1020CN <br> LT1020CS | $\begin{aligned} & \text { 14-Pin CERDIP } \\ & \text { 14-Pin Plastic } \\ & 16 \text {-Pin Plastic SOL } \end{aligned}$ | $\begin{aligned} & 36 \\ & 36 \\ & 36 \end{aligned}$ | $\begin{aligned} & 4 \text { to } 30 \\ & 4 \text { to } 30 \\ & 4 \text { to } 30 \end{aligned}$ | Dropout Voltage $=0.4 \mathrm{~V}, 40 \mu \mathrm{~A} \mathrm{I}_{\mathrm{a}}$, Reference and Comparator |
|  |  | LT1120CJ8 LT1120CN8 LT1120CH | 8-Pin CERDIP 8-Pin Plastic DIP 8-Pin T0-5 | $\begin{aligned} & 36 \\ & 36 \\ & 36 \end{aligned}$ | $\begin{aligned} & 4 \text { to } 30 \\ & 4 \text { to } 30 \\ & 4 \text { to } 30 \end{aligned}$ | Dropout Voltage $=0.4 \mathrm{~V}, 40 \mu \mathrm{~A} \mathrm{I}_{\mathrm{Q}}$, Reference, Comparator, Shutdown, 8-Pin Package |
| 100 mA | Pos Adj | LT1431CJ8 <br> LT1431CN8 <br> LT1431CS8 <br> LT1431CZ | 8-Pin CERDIP <br> 8-Pin Plastic DIP <br> 8-Pin Plastic SOIC T0-92 | $\begin{aligned} & 36 \\ & 36 \\ & 36 \\ & 36 \end{aligned}$ | 2.5 to 36 2.5 to 36 2.5 to 36 2.5 to 36 | 0.4\% Initial Tolerance, 1\% Over Temperature |
| 40 mA to 100 mA | Switched Capacitor | $\begin{aligned} & \text { LT1026CJ8 } \\ & \text { LT1026CN8 } \\ & \text { LT1026CH } \end{aligned}$ | 8-Pin CERDIP 8-Pin Plastic DIP 8-Pin TO-5 Can | $\begin{aligned} & 10 \\ & 10 \\ & 10 \end{aligned}$ |  | Voltage Converter, 10 mA Output, $\pm 2 \mathrm{~V}_{\mathrm{IN}}$ |
|  |  | LTC1044CJ8 <br> LTC1044CN8 <br> LTC1044CH <br> LTC1044CS8 | 8-Pin CERDIP <br> 8-Pin Plastic DIP <br> 8-Pin T0-5 Can <br> 8-Pin Plastic SO | $\begin{aligned} & 9.5 \\ & 9.5 \\ & 9.5 \\ & 9.5 \end{aligned}$ | ** | Voltage Converter, 40mA Output |
|  |  | LTC1046CN8 LTC1046CS8 | 8-Pin Plastic DIP 8-Pin Plastic SOIC | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & \hline \star \star \\ & \star * \end{aligned}$ | 50 mA Output Current, $165 \mu \mathrm{~A}$ Supply Current, $35 \Omega$ Max Output Impedance |
|  |  | LT1054CJ8 <br> LT1054CN8 <br> LT1054CH <br> LT1054CS | 8-PinCERDIP <br> 8-Pin Plastic DIP <br> 8-Pin TO-5 Can <br> 16-Pin Plastic SOL | $\begin{aligned} & \hline 16 \\ & 16 \\ & 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & \text { t+ } \\ & +\dagger \\ & +t \\ & +t \end{aligned}$ | Voltage Converter and Regulator, 100 mA Output, 25 kHz Switching Rate |

* The Io values for the LT1070, LT1071, LT1072, LT1073, LT1074, LT1082, LT1109, LT1110, LT1111, LT1170, LT1171, LT1172, and LT1173 are switch current values. Actual output current, voltage and polarity depends on the type of switching regulator employed.

[^17]
## SURFACE MOUNT

| $\begin{array}{\|c\|} \hline \mathrm{I}_{0} \text { OUTPUT } \\ \text { CURRENT } \\ \text { (AMPS) } \\ \hline \end{array}$ | $\begin{aligned} & \text { POSITIVE OR } \\ & \text { NEGATIVE } \\ & \text { OUTPUT } \end{aligned}$ | PART NUMBER | PACKAGE TYPE |  | $\begin{aligned} & \text { V }_{0} \text { NOMINAL } \\ & \text { REG OUTPUT } \\ & \text { VOLTAGE (V) } \end{aligned}$ | FEATURES/COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4.0 | Switching | LT1271CQ | Plastic DD | 30 | * | Self Contained 60kHz PWM and 4A Switch in a 5-Pin Surface Mount Pkg |
| 2.5 | Switching | LT1171CQ | Plastic DD | 40 | * | Self Contained 100kHz PWM and 2.5A Switch in a 5-Pin Surface Mount Pkg |
| 2.0 | Switching | LT1076CR-5 | Plastic DD | 45 | * | Self Contained 100 kHz PWM and 2A Switch in a 7-Pin Surface Mount Pkg |
| 0.5 to 1.5 | Pos Adj | LT1086CM | Plastic DD | 30 | * | Low Dropout (1.2V), 1\% VREF Tol 3-Pin Surface Mount Pkg |
| 1.25 | Switching | LT1072S8 | 8-Pin Plastic SOIC | 40 | * | Self Contained Power and 1.25A Switch |
| 1.25 | Switching | LT1172S8 | 8-Pin Plastic SOIC | 40 | * | Self Contained 100kHz PWM and 1.25A Switch |
| 1.25 | Switching | LT1072CS | 16-Pin Plastic SOL | 40 | * | Self Contained Power and 1.25A Switch |
| 1.25 | Switching | LT1172CS | 16-Pin Plastic SOL | 40 | * | Self Contained 100kHz PWM and 1.25A Switch |
| 1.0 | Switching | LT1073CS8 | 8-Pin Plastic SOIC | 15 | Adjustable | Micropower Switching Regulator Works Down to 1 V Input. Requires Only 3 External Components ( $-5,-12$ Versions) |
| 1.0 | Switching | LT1073CS8-5 | 8-Pin Plastic SOIC | 15 | 5 |  |
| 1.0 | Switching | LT1073CS8-12 | 8-Pin Plastic SOIC | 15 | 12 |  |
| 1.0 | Switching | LT1109CS8 | 8-Pin Plastic SOIC | 20 | Adjustable | Micropower Switching Regulator Works Down to 2 V Input. Ideal for Flash Memory Vpp Generation (-12 Version) |
| 1.0 | Switching | LT1109CS8-5 | 8-Pin Plastic SOIC | 20 | 5 |  |
| 1.0 | Switching | LT1109CS8-12 | 8-Pin Plastic SOIC | 20 | 12 |  |
| 1.0 | Switching | LT1110CS8 | 8-Pin Plastic SOIC | 36 | Adjustable | Micropower Switching Regulator Works Down to 1V Output. Requires Only 3 External Components ( $-5,-12$ Versions) |
| 1.0 | Switching | LT1110CS8-5 | 8-Pin Plastic SOIC | 36 | 5 |  |
| 1.0 | Switching | LT1110CS8-12 | 8-Pin Plastic SOIC | 36 | 12 |  |
| 1.0 | Switching | LT1111CS8 | 8-Pin Plastic SOIC | 36 | Adjustable | Micropower Switching Regulator Works Down to 2V Input. Requires Only 3 External Components ( $-5,-12$ Versions) |
| 1.0 | Switching | LT1111CS8-5 | 8-Pin Plastic SOIC | 36 | 5 |  |
| 1.0 | Switching | LT1111CS8-12 | 8-Pin Plastic SOIC | 36 | 12 |  |
| 1.0 | Switching | LT1173CS8 | 8-Pin Plastic SOIC | 36 | Adjustable | Micropower Switching Regulator Works Down to 2V Input. Requires Only 3 External Components ( $-5,-12$ Versions). Optimized for $\mathrm{V}_{1 N} \geq 2 \mathrm{~V}$ |
| 1.0 | Switching | LT1173CS8-5 | 8-Pin Plastic SOIC | 36 | 5 |  |
| 1.0 | Switching | LT1173CS8-12 | 8-Pin Plastic SOIC | 36 | 12 |  |
| 800 mA | Positive | LT1117CST | SOT-223 | 15 | Adjustable | Low Dropout Adjustable Regulator, 800 mA Output at IV Dropout Voltage, SOT-223 Package |
| 800 mA | Positive | LT1117CST-2.85 | SOT-223 | 15 | 2.85 |  |
| 800 mA | Positive | LT1117CST-5 | SOT-223 | 15 | 5 |  |
| 125 mA | Pos Adj | LT1020CS | 16-Pin Plastic SOL | 36 | 4 to 30 | Dropout Voltage $=0.4 \mathrm{~V}, 40 \mathrm{~mA} \mathrm{I}_{\mathrm{Q}}$, Reference and Comparator |
| 100 mA | Switched Cap | LT1054CS | 16-Pin Plastic SOL | 16 | +† | Voltage Converter and Regulator, 25 kHz Switching Rate |
| 50 mA | Switched Cap | LTC1046CS8 | 8-Pin Plastic SOIC | 6 | ** | Lowest Loss for $\mathrm{V}_{\text {IN }} \leq 6 \mathrm{~V}$ |
| 20 mA | Switched Cap | LTC1044CS8 | 8-Pin Plastic SOIC | 9.5 | ** | Voltage Converter, 5kHz Switching Rate |

* The $I_{0}$ values for the LT1070, LT1071, LT1072, LT1170, LT1171, and LT1172, are switch current values. Actual output current, voltage and polarity depends on the type of switching regulator employed.
** These devices are non-regulating converters.
${ }^{\dagger \dagger}$ The available output voltage range is dependent upon the mode of operation selected.


## REGULATOR DRIVERS

| BASE <br> DRIVE <br> CURRENT | POSITIVE OR <br> NEGATIVE <br> OUTPUT | PART NUMBER | PACKAGE <br> TYPE | VIN <br> MAX <br> $(\mathbf{V})$ | $\mathbf{V}_{0}$ NOMINAL <br> REGULATED <br> OUTPUT VOLTAGE (V) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 150 mA | POS Fixed | LT1123CZ | T0-92 | 30 | 5.0 | Requires External PNP, 1\% Output Tolerance, $600 \mu A$ Quiescent <br> Current |
| 150 mA | POS Fixed | LT1123CS8-2.85 | S08 | 30 | 2.85 |  |

## POWER SUPPLY PRODUCTS SELECTION GUIDE

REGULATING PULSE-UIDTH MODULATORS

| PART NUMBER | DESCRIPTION | PACKAGE OPTIONS | FEATURES |
| :---: | :---: | :---: | :---: |
| LT1105 | Off-Line Regulating Pulse Width Modulator | N8 | Designed for AC Line Powered Applications |
| LT1241 Series | 500 kHz Regulating Pulse Width Modulators | J8, N8, S8 | Improved Replacements for UC1842, 1843, 1844, 1845 |
| LT1246 | 1 MHz Regulating Pulse Width Modulator | J8, N8, S8 | 1 MHz Current Mode PWM, 1.5\% V ${ }_{\text {REF }}$ |
| LT1524/LT3524 | Regulating Pulse Width Modulator | J, N, S | Improved SG1524, 2\% VREF, Guaranteed Oscillator Accuracy |
| LT1525A/LT3525A <br> LT1527A/LT3527A | Regulating Pulse Width Modulator | J, N | Improved SG1525A/1527A Switching Regulator with Undervoltage Lockout, Guaranteed Long Term Stability |
| LT1526/LT3526 | Regulating Pulse Width Modulator | J, N | Switching Regulator Control with Soft Start, Current Limit, Metering Logic, Undervoltage Lockout, Guaranteed Long Term Stability |
| SG1524/SG3524 | Regulating Pulse Width Modulator | J, N | Industry Standard Switching Power Supply Control Circuit |
| SG1525A/SG3525A | Regulating Pulse Width Modulator | J, N | More Features Than 1524 Series, $100 \mathrm{~mA} \mathrm{Source/Sink} \mathrm{Outputs}$ |
| SG1527A/SG3527A | Regulating Pulse Width Modulator | J, N | Same as SG1525A with Inverted Output Logic |
| LT1846/3846 LT1847/3847 | Current Mode Regulating Pulse Width Modulator | J, N | Current Mode PWM with UV Lockout, Soft Start, $1 \%$ V REE, 500 kHz Operation, 200 mA Totem Pole Outputs |

## SWITCHING REGULATOR CONTROLLERS

| PART NUMBER | DESCRIPTION | PACKAGE OPTIONS | FEATURES |
| :--- | :---: | :---: | :---: |
| LT1432 | Step-Down Switching Regulator Controller | N8, S8 | Provides High Efficiency +5V Output Using LT1070 Series Regulator <br> and Minimum External Parts |

## LTC BATTERY POWERED DC/DC CONVERSION SOLUTIONS

STEP UP FROM ONE CELL (1V)


## STEP UP FROM 5 V TO 12V

| Vout | lout | PN | $I_{a}$ | L | C | R | Price ** |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $12 V$ | 90 mA | LT1173-12 | $110 \mu \mathrm{~A}$ | $120 \mu \mathrm{H}$ | $100 \mu \mathrm{~F}$ | $0 \Omega$ | $\$ 2.40$ | Most Efficient |
|  | 90 mA | LT1111-12 | $350 \mu \mathrm{~A}$ | $47 \mu \mathrm{H}$ | $33 \mu \mathrm{~F}$ | $0 \Omega$ | $\$ 2.40$ | Smallest Board Space/Best For Surface Mount |
|  | 175 mA | LT1073-12 | $95 \mu \mathrm{~A}$ | $180 \mu \mathrm{H}$ | $100 \mu \mathrm{~F}$ | $0 \Omega$ | $\$ 3.15$ | More Output CurrentMost Efficient |
|  | 175 mA | LT1110-12 | $350 \mu \mathrm{~A}$ | $60 \mu \mathrm{H}$ | $33 \mu \mathrm{~F}$ | $0 \Omega$ | $\$ 3.15$ | More Output Current/Best For Surface Mount |
|  | 60 mA | LT1109Cz-12 | $350 \mu \mathrm{~A}$ | $33 \mu \mathrm{H}$ | $10 \mu \mathrm{~F}$ | $\mathrm{~N} / \mathrm{A}$ | $\$ 1.90$ | 3 Pin Package/Lowest Cost/Best For Surface Mount (8 Lead Version) |

## - ADJUSTABLE VERSIONS ALSO AVAILABLE FOR VOUTUP TO 50 V

## FLASH MEMORY VPP (12V) GENERATION

Vout lout PN Ia L C R Price **
12 V 60mA LT1109-12 350 A 33 HH 10 $\mathrm{HF}-\cdots$--. $\$ 2.90$ All Surface Mount
90 mA LT1173ADJ $110 \mu \mathrm{~A} 120 \mu \mathrm{H} 100 \mu \mathrm{~F} 47 \Omega \$ 22.40$ More lout
120 mA LT1073ADJ $100 \mu \mathrm{~A} 100 \mu \mathrm{H} \dagger 100 \mu \mathrm{~F} 20 \Omega \$ 3.15$ Most lout All Flash Memory Vpp Circuits Can Easily Be Made In All Surface Mount- Including Inductors- See Other Side
** 100 Piece Quantity Price $\quad \dagger$ Coiltronics CTX100-4


SEE OTHER SIDE FOR MORE DC/DC CONVERSION SOLUTIONS, INDUCTOR MFGRs., CAP MFGRs., DEVICE PINOUTS

## LTC BATTERY POWERED DC/DC CONVERSION SOLUTIONS

STEP DOWN CONVERSION TO 5V


## POSITIVE TO NEGATIVE VOLTAGE CONVERSION

| $V_{\text {IW }}$ | $V_{\text {Out }}$ | $I_{\text {Out }}$ | PN | $I_{a}$ | L | C | R | Price ** |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 5 V | -5 V | 75 mA | LT1173-5 | $250 \mu \mathrm{~A}$ | $100 \mu \mathrm{H}$ | $100 \mu \mathrm{~F}$ | $100 \Omega$ | $\$ 2.40$ | Most Efficient |
|  | -5 V | 75 mA | LT1111-5 | $650 \mu \mathrm{~A}$ | $33 \mu \mathrm{H}$ | $33 \mu \mathrm{~F}$ | $100 \Omega$ | $\$ 2.40$ | Best For Suriace Mount |
|  | -5 V | 150 mA | LT1073-5 | $220 \mu \mathrm{~A}$ | $180 \mu \mathrm{H}$ | $470 \mu \mathrm{~F}$ | $100 \Omega$ | $\$ 3.15$ | More Output Current |
|  | -5 V | 150 mA | LT1110-5 | $650 \mu \mathrm{~A}$ | $68 \mu \mathrm{H}$ | $150 \mu \mathrm{~F}$ | $100 \Omega$ | $\$ 3.15$ | More IouTBest For Surface Mount |
| 12 V | -5 V | 250 mA | LT1173-5 | $110 \mu \mathrm{~A}$ | $470 \mu \mathrm{H}$ | $220 \mu \mathrm{~F}$ | $100 \Omega$ | $\$ 2.40$ | Most Efficient |
|  | -5 V | 250 mA | LT1111-5 | $330 \mu \mathrm{~A}$ | $180 \mu \mathrm{H}$ | $82 \mu \mathrm{~F}$ | $100 \Omega$ | $\$ 2.40$ | Best For Surface Mount |



## INDUCTOR AND CAPACITOR PART NUMBERS/MANUFACTURERS

Inductor Value Caddell-Burns P/N Gowanda P/N Coiltronics P/N $\dagger \dagger$

| $15 \mu \mathrm{H}$ | $7070-15$ | GA10-152K | ---- |
| ---: | :---: | :---: | :---: |
| $18 \mu \mathrm{H}$ | $7070-16$ | GA10-182K | CTX20-1 |
| $20 \mu \mathrm{H}$ | --- | --- | CTX20-1 |
| $22 \mu \mathrm{H}$ | $7070-17$ | GA10-222K | CTX20-1 |
| $27 \mu \mathrm{H}$ | $7070-18$ | GA10-272K | ---- |
| $33 \mu \mathrm{H}$ | $7070-19$ | GA10-332K | -- |
| $47 \mu \mathrm{H}$ | $7300-09$ | GA10-472K | CTX50-1 |
| $68 \mu \mathrm{H}$ | $7300-11$ | GA10-682K | --- |
| $82 \mu \mathrm{H}$ | $7300-12$ | GA10-822K | CTX82-1 |
| $100 \mu \mathrm{H}$ | $7300-13$ | GA10-103K | CTX100-1 |
| $120 \mu \mathrm{H}$ | $7300-14$ | GA10-123K | CTX100-1 |
| $180 \mu \mathrm{H}$ | $7200-16$ | GA40-183K | CTX250-4 |
| $220 \mu \mathrm{H}$ | $7200-17$ | GA40-223K | CTX250-4 |
| $470 \mu \mathrm{H}$ | $7200-21$ | GA40-473K | --- |
| ** 100 Piece Quantity Price | t† Surface Mount Inductors |  |  |

## POWER AND MOTOR CONTROL CIRCUITS

## High Side Switch Drivers

LTC1155 - Dual N-Ch FET Switch Drivers w/ Short Circuit Protection
LTC1156 - Quad N-Ch FET Switch Drivers w/ Short Circuit Protection

## Integrated High Side Switches

LT1188-1.5A HSS, Output Protected Against Inductive Kickback Controlled Slew Rate/Low RF Noise STATUS Line for Diagnostics Protected Against Overtemp, Load Faults

LT1089 - 7.5A HSS, Low Loss, Only 1.5V at 7.5A
Protected Against Overtemp, Overcurrent. Low Quiescent Current

## Half Bridge N-Ch MOSFET Drivers

LT1158-5V to 30V Operation, Drives DC motors and Switching Power Supply N-Ch MOSFET Switch Gates, On-Chip Charge Pump, Adaptive Anti Shoot-Through, Fully Protected, 150ns Transition Times Driving 3000pF

| P/N | DESCRIPTION | PACKAGE | FEATURES |
| :---: | :--- | :---: | :--- |
| LTC1155 | Dual High-Side Switch Driver | N8, S8 | Low Quiescent Current, Short Circuit Protection, Internal Capacitors, Drives Low- <br> Loss N-Channel MOSFETs |
| LTC1156 | Quad High-Side Switch Driver | N, S | Four Drivers in One Package, Low Quiescent Current, Short Circuit Protection, <br> Internal Capacitors |
| LT1158 | Half Bridge N-Channel MOSFET Driver | N | Drives 3000pF Loads in 150ns, Continuous Current Limit Protection, 5V to 30V <br> Supplies |

NOTES

## SECTION 4—POWER PRODUCTS

## INDUCTORLESS DC TO DC CONVERTERS

LTC1046, 50mA Switched Capacitor Voltage Converter

# "Inductorless" +5 V to -5V Converter 

## feATURES

- 50mA Output Current
- Plug-In Compatible with ICL7660/LTC1044
- $\mathrm{R}_{\text {OUT }}=35 \Omega$ Maximum
- $300 \mu \mathrm{~A}$ Maximum No Load Supply Current at 5 V
- Boost Pin (Pin 1) for Higher Switching Frequency
- 97\% Minimum Open Circuit Voltage Conversion Efficiency
- 95\% Minimum Power Conversion Efficiency
- Wide Operating Supply Voltage Range, 1.5 V to 6 V
- Easy to Use
- Low Cost


## APPLICATIONS

- Conversion of +5 V to $\pm 5 \mathrm{~V}$ Supplies
- Precise Voltage Division, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathbb{I N}} / 2$
- Supply Splitter, $\mathrm{V}_{\text {OUT }}= \pm \mathrm{V}_{\mathrm{S}} / 2$


## DESCRIPTION

The LTC1046 is a 50 mA monolithic CMOS switched capacitor voltage converter. It plugs in for ICL7660/ LTC1044 in 5V applications where more output current is needed. The device is optimized to provide high current capability for input voltages of 6 V or less. It trades off operating voltage to get higher outputcurrent. The LTC1046 provides several voltage conversion functions: the input voltage can be inverted $\left(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {IN }}\right)$, divided $\left(\mathrm{V}_{\text {OUT }}=\right.$ $\mathrm{V}_{\mathrm{IN} / 2}$ ) or multiplied ( $\mathrm{V}_{\text {OUT }}= \pm n \mathrm{~V}_{\mathrm{IN}}$ ).

Designed to be pin-for-pin and functionally compatible with the ICL7660 and LTC1044, the LTC1046 provides 2.5 times the output drive capability.

## TYPICAL APPLICATION

Generating - 5 V from +5 V


LTC1046 - TA01

Output Voltage vs Load Current for $\mathbf{V}^{\boldsymbol{+}}=\mathbf{5 V}$


## ABSOLUTE MAXIMUM RATIOGS

(Note 1)
Supply Voltage .....................................................6.5V
Input Voltage on Pins 1, 6 and 7
(Note 2) $\qquad$ $-0.3<\mathrm{V}_{\mathrm{IN}}<\left(\mathrm{V}^{+}\right)+0.3 \mathrm{~V}$ Current into Pin 6 $\qquad$
Output Short Circuit Duration $\left(\mathrm{V}^{+} \leq 6 \mathrm{~V}\right)$ $\qquad$ Continuous
Operating Temperature Range
LTC1046C .................................................. $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$
LTC1046I .......................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storage Temperature Range ........................... $300^{\circ} \mathrm{C}$ $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$Lead Temperature (Soldering, 10 sec.) $300^{\circ} \mathrm{C}$
paCKAGE/ORDER information

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC1046IN8 <br> LTC1046CN8 |
|  |  |
|  | LTC1046IS8 |
|  | LTC1046CS8 |
|  | S8 PART MARKING |
|  | 1046 |
|  | 10461 |

## 



The denotes the specifications which apply over the full operating temperature range.
Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.
Note 2: Connecting any input terminal to voltages greater than $\mathrm{V}^{+}$or less than ground may cause destructive latch-up. It is recommended that no inputs from sources operating from external supplies be applied prior to power-up of the LTC1046.

Note 3: $R_{\text {OUT }}$ is measured at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ immediately after power-on.
Note 4: $\mathrm{f}_{0 S \mathrm{~S}}$ is tested with $\mathrm{C}_{0 S C}=100 \mathrm{pF}$ to minimize the effects of test fixture capacitance loading. The OpF frequency is correlated to this 100 pF test point, and is intended to simulate the capacitance at pin 7 when the device is plugged into a test socket and no external capacitor is used.

## TYPICAL PGRFORmANCE CHARACTERISTICS (Using Test Cirvuit in Figure 1)



## TYPICAL PERFORMANCE CHARACTERISTICS (Using Test Ciruvitit in Figure 1)



Oscillator Frequency vs


## TEST CIRCUIT



Figure 1.

## APPLICATIONS INFORMATION

## Theory of Operation

To understand the theory of operation of the LTC1046, a review of a basic switched capacitor building block is helpful.

In Figure 2, when the switch is in the left position, capacitor C 1 will charge to voltage V 1 . The total charge on C 1 will be $q 1=$ C1V1. The switch then moves to the right, discharging C1 to voltage V2. After this discharge time, the charge on $\mathrm{C1}$ is $\mathrm{q} 2=\mathrm{C} 1 \mathrm{~V} 2$. Note that charge has been transferred from the source, V1, to the output, V2. The amount of charge transferred is:

$$
\Delta q=q 1-q 2=C 1(V 1-V 2) .
$$

If the switch is cycled " $f$ " times per second, the charge transfer per unit time (i.e., current) is:

$$
I=f \times \Delta q=f \times C 1(V 1-V 2)
$$



Figure 2. Switched Capacitor Building Block

## APPLICATIONS INFORMATION

Rewriting in terms of voltage and impedance equivalence,

$$
I=\frac{V 1-V 2}{(1 / f C 1)}=\frac{V 1-V 2}{R_{E Q U I V}}
$$

A new variable, REQUIV, has been defined such that $R_{\text {EQUIV }}=1 / \mathrm{fC} 1$. Thus, the equivalent circuit for the switched capacitor network is as shown in Figure 3.


$$
R_{\text {EQUIV }}=\frac{1}{\mathrm{fC} 1}
$$

Figure 3. Switched Capacitor Equivalent Circuit
Examination of Figure 4 shows that the LTC1046 has the same switching action as the basic switched capacitor building block. With the addition of finite switch ON resistance and output voltage ripple, the simple theory, although not exact, provides an intuitive feel for how the device works.


Figure 4. LTC1046 Switched Capacitor Voltage Converter Block Diagram

For example, if you examine power conversion efficiency as a function of frequency (see typical curve), this simple theory will explain how the LTC1046 behaves. The loss, and hence the efficiency, is set by the output impedance. As frequency is decreased, the output impedance will eventually be dominated by the $1 / \mathrm{fC1}$ term and power efficiency will drop. The typical curves for power efficiency versus frequency show this effect for various capacitor values.

Note also that power efficiency decreases as frequency goes up. This is caused by internal switching losses which occur due to some finite charge being lost on each switching cycle. This charge loss per unit cycle, when multiplied by the switching frequency, becomes a current loss. At high frequency this loss becomes significant and the power efficiency starts to decrease.

## LV (Pin 6 )

The internal logic of the LTC1046 runs between $\mathrm{V}^{+}$and LV (pin 6). For $\mathrm{V}^{+}$greater than or equal to 3 V , an internal switch shorts LV to ground (pin 3). For $\mathrm{V}^{+}$less than 3 V , the LV pin should be tied to ground. For $\mathrm{V}^{+}$greater than or equal to 3 V , the LV pin can be tied to ground or left floating.

## OSC (Pin 7) and Boost (Pin 1)

The switching frequency can be raised, lowered or driven from an external source. Figure 5 shows a functional diagram of the oscillator circuit.


Figure 5. Oscillator
By connecting the boost pin (pin 1) to $\mathrm{V}^{+}$, the charge and discharge current is increased and, hence, the frequency is increased by approximately three times. Increasing the frequency will decrease output impedance and ripple for higher load currents.

Loading pin 7 with more capacitance will lower the frequency. Using the boost (pin 1) in conjunction with external capacitance on pin 7 allows user selection of the frequency over a wide range.

## APPLICATIONS INFORMATION

Driving the LTC1046 from an external frequency source can be easily achieved by driving pin 7 and leaving the boost pin open, as shown in Figure 6. The output current from pin 7 is small, typically $15 \mu \mathrm{~A}$, so a logic gate is capable of driving this current. The choice of using a CMOS logic gate is best because it can operate over a wide supply voltage range ( 3 V to 15 V ) and has enough voltage swing to drive the internal Schmitt trigger shown in Figure 5. For 5V applications, a TTL logic gate can be used by simply adding an external pull-up resistor (see Figure 6).


Figure 6. External Clocking

## Capacitor Selection

While the exact values of $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{0 U t}$ are non-critical, good quality, low ESR capacitors such as solid tantalum
are necessary to minimize voltage losses at high currents. For $\mathrm{C}_{\mathbb{I}}$ the effect of the ESR of the capacitor will be multiplied by four, due to the fact that switch currents are approximately two times higher than output current, and losses will occur on both the charge and discharge cycle. This means that using a capacitor with $1 \Omega$ of ESR for $\mathrm{C}_{\mathrm{IN}}$ will have the same effect as increasing the output impedance of the LTC1046 by $4 \Omega$. This represents a significant increase in the voltage losses. For Cout the effect of ESR is less dramatic. $\mathrm{C}_{0 U T}$ is alternately charged and discharged at a current approximately equal to the output current, and the ESR of the capacitor will cause a step function to occur, in the output ripple, at the switch transitions. This step function will degrade the output regulation for changes in output load current, and should be avoided. Realizing that large value tantalum capacitors can be expensive, a technique that can be used is to parallel a smaller tantalum capacitor with a large aluminum electrolytic capacitor to gain both low ESR and reasonable cost. Where physical size is a concern some of the newer chip type surface mount tantalum capacitors can be used. These capacitors are normally rated at working voltages in the $10 \mathrm{~V}-20 \mathrm{~V}$ range and exhibit very low ESR (in the range of $0.1 \Omega$ ).

## TYPICAL APPLICATIONS

## Negative Voltage Converter

Figure 7 shows a typical connection which will provide a negative supply from an available positive supply. This circuit operates over full temperature and power supply ranges without the need of any external diodes. The LV pin (pin 6) is shown grounded, but for $\mathrm{V}^{+} \geq 3 \mathrm{~V}$, it may be floated, since LV is internally switched to ground (pin 3) for $V^{+} \geq 3 V$.

The output voltage (pin 5) characteristics of the circuit are those of a nearly ideal voltage source in series with an $27 \Omega$ resistor. The $27 \Omega$ output impedance is composed of two terms: 1) the equivalent switched capacitor resistance (see Theory of Operation), and 2) a term related to the ON resistance of the MOS switches.


Figure 7. Negative Voltage Converter
At an oscillator frequency of 30 kHz and $\mathrm{C1}=10 \mu \mathrm{~F}$, the first term is:

$$
\begin{aligned}
& R_{\text {EQUIV }}=\frac{1}{\left(f_{O S C} / 2\right) \times C 1}= \\
& \frac{1}{15 \times 10^{3} \times 10 \times 10^{-6}}=6.7 \Omega
\end{aligned}
$$

## TYPICAL APPLICATIONS

Notice that the equation for $R_{\text {EQUIV }}$ is not an capacitive reactance equation ( $X_{C}=1 / \omega C$ ) and does not contain a $2 \pi$ term.

The exact expression for output impedance is complex, but the dominant effect of the capacitor is clearly shown on the typical curves of output impedance and power efficiency versus frequency. For $\mathrm{C} 1=\mathrm{C} 2=10 \mu \mathrm{~F}$, the output impedance goes from $27 \Omega$ at $f_{0 S C}=30 \mathrm{kHz}$ to $225 \Omega$ at $\mathrm{f}_{0 S \mathrm{C}}=1 \mathrm{kHz}$. As the $1 / \mathrm{fC}$ term becomes large compared to switch ON resistance term, the output resistance is determined by 1/fC only.

## Voltage Doubling

Figure 8 shows a two diode, capacitive voltage doubler. With a 5 V input, the output is 9.1 V with no load and 8.2 V with a 10 mA load.


Figure 8. Voltage Doubler

## Ultra-Precision Voltage Divider

An ultra-precision voltage divider is shown in Figure 9. To achieve the $0.0002 \%$ accuracy indicated, the load current should be kept below 100 nA . However, with a slight loss in accuracy, the load current can be increased.


Figure 9. Ulitra-Precision Voltage Divider

## Battery Splitter

A common need in many systems is to obtain positive and negative supplies from a single battery or single power supply system. Where current requirements are small, the circuit shown in Figure 10 is a simple solution. It provides symmetrical positive or negative output voltages, both equal to one half the input voltage. The output voltages are both referenced to pin 3 (output common). If the input voltage between pin 8 and pin 5 is less than 6 V , pin 6 should also be connected to pin 3, as shown by the dashed line.


Figure 10. Battery Splitter

## Paralleling for Lower Output Resistance

Additional flexibility of the LTC1046 is shown in Figures 11 and 12. Figure 11 shows two LTC1046s connected in parallel to provide a lower effective output resistance. If, however, the output resistance is dominated by $1 / \mathrm{fC} 1$, increasing the capacitor size (C1) or increasing the frequency will be of more benefit than the paralleling circuit shown.

Figure 12 makes use of "stacking" two LTC1046s to provide even higher voltages. In Figure 12, a negative voltage doubler or tripler can be achieved depending upon how pin 8 of the second LTC1046 is connected, as shown schematically by the switch.

## TYPICAL APPLICATIONS



Figure 11. Paralleling for 100 mA Load Current


Figure 12. Stacking for Higher Voltage

NOTES

## SECTION 4-POWER PRODUCTS

## HIGH SIDE SWITCHES

LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump ..... 4-26
LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump ..... 4-41
LT1188, 1.5A High Side Switch ..... 4-48

## features

- Fully Enhances N-Channel Power MOSFETs
- $8 \mu \mathrm{~A}$ Standby Current
- $85 \mu \mathrm{~A}$ ON Current
- Short Circuit Protection
- Wide Power Supply Range 4.5 V to 18 V
- Controlled Switching ON and OFF Times
- No External Charge Pump Components
- Replaces P-Channel High Side MOSFETs
- Compatible with Standard Logic Families
- Available in 8-Pin SO Package


## APPLICATIONS

- Lap-Top Power Bus Switching
- SCSI Termination Power Switching
- Cellular Phone Power Management
- P-Channel Switch Replacement
- Relay and Solenoid Drivers
- Low Frequency Half H-Bridge
- Motor Speed and Torque Control


## DESCRIPTIOn

The LTC1155 dual high side gate driver allows using low cost N -channel FETs for high side switching applications. An internal charge pump boosts the gate above the positive rail, fully enhancing an N -channel MOSFET with no external components. Micropower operation, with $8 \mu \mathrm{~A}$ standby current and $85 \mu$ A operating current, allows use in virtually all systems with maximum efficiency.

Included on-chip is over-current sensing to provide automatic shutdown in case of short circuits. A time delay can be added in series with the current sense to prevent false triggering on high in-rush loads such as capacitors and incandescent lamps.

The LTC1155 operates off of a 4.5 V to 18 V supply input and safely drives the gates of virtually all FETs. The LTC1155 is well suited for low voltage (battery powered) applications, particularly where micropower "sleep" operation is required.

The LTC1155 is available in both 8-pin DIP and 8-pin SO packages.

## TYPICAL APPLICATION

Lap-Top Computer Power Bus Switch with Short Circuit Protection


Switch Voltage Drop


## ABSOLUTE MAXIMUM RATInGS

Supply Voltage .22V
Input Voltage ...................... $\left(\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}\right)$ to (GND -0.3V)
Gate Voltage $\qquad$ $\left(\mathrm{V}_{\mathrm{S}}+24 \mathrm{~V}\right)$ to (GND -0.3V)
Current (Any Pin) $\qquad$ .50 mA
Operating Temperature Range
LTC1155M $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
LTC1155C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature Range (Soldering, 10 sec .) ...... $300^{\circ} \mathrm{C}$

PACKRGG/ORDER InFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC1155CN8 <br> LTC1155CJ8 <br> LTC1155MJ8 |
|  | LTC1155CS8 |
|  |  |
|  | S8 PART MARKING |
|  | 1155 |

ELECTRICAL CHARACTERISTICS $\mathrm{v}_{\mathrm{S}}=4.5 \mathrm{~V}$ to $18 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1155M |  |  | LTC1155C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{S}$ | Supply Voltage |  | $\bullet$ | 4.5 |  | 18 | 4.5 |  | 18 | V |
| $l_{0}$ | Quiescent Current OFF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{S}=5 \mathrm{~V}$ (Note 1) |  |  | 8 | 20 |  | 8 | 20 | $\mu \mathrm{A}$ |
|  | Quiescent Current ON | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ (Note 2) |  |  | 85 | 120 |  | 85 | 120 | $\mu \mathrm{A}$ |
|  | Quiescent Current ON | $\mathrm{V}_{S}=12 \mathrm{~V}, \mathrm{~V}_{1 \times}=5 \mathrm{~V}$ (Note 2) |  |  | 180 | 400 |  | 180 | 400 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {INH }}$ | Input High Voltage |  | $\bullet$ | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {INL }}$ | Input Low Voltage |  | $\bullet$ |  |  | 0.8 |  |  | 0.8 | V |
| 1 l | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {S }}$ | $\bullet$ |  |  | $\pm 1.0$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  |  | 5 |  |  | 5 |  | pF |
| $V_{\text {SEN }}$ | Drain Sense Threshold Voltage |  | $\bullet$ | $\begin{aligned} & 80 \\ & 75 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 120 \\ & 125 \end{aligned}$ | $\begin{aligned} & 80 \\ & 75 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 120 \\ & 125 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $I_{\text {SEN }}$ | Drain Sense Input Current | $\mathrm{OV}<\mathrm{V}_{\text {SEN }}<\mathrm{V}_{S}$ |  |  |  | $\pm 0.1$ |  |  | 0.1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {GATE }} \mathrm{V}_{\text {S }}$ | Gate Voltage Above Supply | $\begin{aligned} & V_{S}=5 \mathrm{~V} \\ & V_{S}=6 \mathrm{~V} \\ & V_{S}=12 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 8.0 \\ & 18 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.8 \\ & 8.5 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 15 \\ & 28 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 8.0 \\ & 18 \\ & \hline \end{aligned}$ | 6.8 <br> 8.5 <br> 20 | $\begin{aligned} & 9.0 \\ & 15 \\ & 28 \\ & \hline \end{aligned}$ | V V V |
| Ton | Turn ON Time | $\begin{aligned} & V_{S}=5 \mathrm{~V}, \mathrm{C}_{\text {GATE }}=1000 \mathrm{pF} \\ & \text { Time for } V_{G A T E}>V_{S}+2 V \\ & \text { Time for } V_{G A T E}>V_{S}+5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 200 \end{aligned}$ | $\begin{aligned} & 160 \\ & 580 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 1000 \end{aligned}$ | $\begin{aligned} & 50 \\ & 200 \end{aligned}$ | $\begin{aligned} & 160 \\ & 580 \end{aligned}$ | $\begin{aligned} & 300 \\ & 1000 \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
|  |  | $\begin{aligned} & V_{S}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } V_{G A T E}>V_{S}+5 \mathrm{~V} \\ & \text { Time for } V_{G A T E}>V_{S}+10 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 120 \end{aligned}$ | $\begin{aligned} & 100 \\ & 250 \\ & \hline \end{aligned}$ | $\begin{aligned} & 200 \\ & 500 \end{aligned}$ | $\begin{aligned} & 50 \\ & 120 \end{aligned}$ | $\begin{aligned} & 100 \\ & 250 \\ & \hline \end{aligned}$ | $\begin{array}{r} 200 \\ 500 \\ \hline \end{array}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |

## LTC1155



| SYMBOL | PARAMETER | CONDITIONS | LTC1155M |  |  | LTC1155C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Toff | Turn OFF Time | $\begin{aligned} & V_{S}=5 \mathrm{~V}, \mathrm{C}_{\text {GATE }}=1000 \mathrm{pF} \\ & \text { Time for } \mathrm{V}_{\mathrm{GATE}}<1 \mathrm{~V} \end{aligned}$ | 10 | 36 | 60 | 10 | 36 | 60 | $\mu \mathrm{S}$ |
|  |  | $\begin{aligned} & V_{S}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } V_{G A T E}<1 \mathrm{~V} \end{aligned}$ | 10 | 26 | 60 | 10 | 26 | 60 | $\mu \mathrm{S}$ |
| $T_{\text {SC }}$ | Short Circuit Turn OFF Time | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } \mathrm{V}_{\mathrm{GATE}}<1 \mathrm{~V} \end{aligned}$ | 5 | 16 | 30 | 5 | 16 | 30 | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & V_{S}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } V_{G A T E}<1 \mathrm{~V} \end{aligned}$ | 5 | 16 | 30 | 5 | 16 | 30 | $\mu \mathrm{S}$ |

The - denotes the specifications which apply over the full operating temperature range.

Note 1: Quiescent current OFF is for both channels in OFF condition.
Note 2: Quiescent current ON is per driver and is measured independently.

## TYPICAL PERFORMANCE CHARACTERISTICS








## TYPICAL PERFORMANCE CHRRACTERISTICS



## BLOCK DIAGRAm



## LTC1155 OPERATION

The LTC1155 contains two independent power MOSFET gate drivers and protection circuits (refer to the Block Diagram for details). Each half of the LTC1155 consists of the following functional blocks:

## TTL and CMOS Compatible Inputs

Each driver input has been designed to accommodate a wide range of logic families. The input threshold is set at 1.3 V with approximately 100 mV of hysteresis.

A voltage regulator with low standby current provides continuous bias for the TTL to CMOS converters. The TTL to CMOS converter output enables the rest of the circuitry. In this way the power consumption is kept to a minimum in the standby mode.

## Internal Voltage Regulation

The output of the TTL to CMOS converter drives two regulated supplies which power the low voltage CMOS logic and analog blocks. The regulator outputs are isolated from each other so that the noise generated by the charge pump logic is not coupled into the 100 mV reference or the analog comparator.

## Gate Charge Pump

Gate drive for the power MOSFET is produced by an adaptive charge pump circuit which generates a gate voltage substantially higher than the power supply voltage. The charge pump capacitors are included on chip and, therefore, no external components are required to generate the gate drive.

## Drain Current Sense

The LTC1155 is configured to sense the drain current of the power MOSFET in high side applications. An internal 100 mV reference is compared to the drop across a sense resistor (typically $0.002 \Omega$ to $0.1 \Omega$ ) in series with the drain lead. If the drop across this resistor exceeds the internal 100 mV threshold, the input latch is reset and the gate is quickly discharged by a large N -channel transistor.

## Controlled Gate Rise and Fall Times

When the input is switched ON and OFF, the gate is charged by the internal charge pump and discharged in a controlled manner. The charge and discharge rates have been set to minimize RFI and EMI emissions in normal operation. If a short circuit or current overload condition is encountered, the gate is discharged very quickly (typically a few microseconds) by a large N -channel transistor.

## PIN DESCRIPTIONS

## Input Pin

The LTC1155 logic input is a high impedance CMOS gate and should be grounded when not in use. These input pins have ESD protection diodes to ground and supply and, therefore, should not be forced beyond the power supply rails.

## Gate Drive Pin

The gate drive pin is either driven to ground when the switch is turned OFF or driven above the supply rail when the switch is turned ON . This pin is a relatively high impedance when driven above the rail (the equivalent of a
few hundred $k \Omega$ ). Care should be taken to minimize any loading of this pin by parasitic resistance to ground or supply.

## Supply Pin

The supply pin of the LTC1155 serves two vital purposes. The first is obvious: it powers the input, gate drive, regulation and protection circuitry. The second purpose is less obvious: it provides a Kelvin connection to the top of the two drain sense resistors for the internal 100 mV reference. The supply pin should be connected directly to the power supply source as close as possible to the top of the two sense resistors.

## PIn DESCRIPTIONS

The supply pin of the LTC1155 should not be forced below ground as this may result in permanent damage to the device. A $300 \Omega$ resistor should be inserted in series with the ground pin if negative supply voltages are anticipated.

## Drain Sense Pin

As noted previously, the drain sense pin is compared against the supply pin voltage. If the voltage at this pin is more than 100 mV below the supply pin, the input latch will be reset and the MOSFET gate will be quickly discharged. Cycle the input to reset the short circuit latch and turn the MOSFET back on.

This pin is also a high impedance CMOS gate with ESD protection and, therefore, should not be forced beyond the power supply rails. To defeat the over current protection, short the drain sense to supply.

Some loads, such as large supply capacitors, lamps or motors require high inrush currents. An RC time delay must be added between the sense resistor and the drain sense pin to ensure that the drain sense circuitry does not false trigger during start-up. This time constant can be set from a few microseconds to many seconds. However, very long delays may put the MOSFET in risk of being destroyed by a short circuit condition (see Applications Information section).

## APPLICATIONS IMFORMATION

## Protecting the MOSFET

The MOSFET is protected against destruction by removing drive from the gate as soon as an over current condition is detected. Resistive and inductive loads can be protected with no external time delay. Large capacitive or lamp loads, however, require that the over current shutdown function be delayed long enough to start the load but short enough to ensure the safety of the MOSFET.

## Example Calculations

Consider the circuit of Figure 1. A power MOSFET is driven by one side of an LTC1155 to switch a high inrush current load. The drain sense resistor is selected to limit the maximum DC current to 3.3 A .

$$
\begin{aligned}
R_{\text {SEN }} & =V_{\text {SEN }} / l_{\text {TRIP }} \\
& =0.1 / 3.3 \mathrm{~A} \\
& =30 \mathrm{~m} \Omega
\end{aligned}
$$

A time delay is introduced between $\mathrm{R}_{\text {SEN }}$ and the drain sense pin of the LTC1155 which provides sufficient delay to start a high inrush load such as large supply capacitors.

In this example circuit, we have selected the IRLZ34 because of its low $\mathrm{RDS}_{\mathrm{ON}}(0.05 \Omega$ with $\mathrm{VGS}=5 \mathrm{~V}$ ). The FET


Figure 1. Adding an RC Delay
drops 0.1 V at 2 A and, therefore, dissipates 200 mW in normal operation (no heat sinking required).

If the output is shorted to ground, the current through the FET rises rapidly and is limited by the RDS $_{0 N}$ of the FET, the drain sense resistor and the series resistance between the power supply and the FET. Series resistance in the power supply can be substantial and attributed to many sources including harness wiring, PCB traces, supply capacitor ESR, transformer resistance or battery resistance.

## APPLICATIONS INFORMATION

For this example, we assume a worst case scenario; i.e. that the power supply to the power MOSFET is "hard" and provides a constant 5 V regardless of the current. In this case, the current is limited by the RDS ON of the MOSFET and the drain sense resistance. Therefore:

$$
\begin{aligned}
I_{\text {PEAK }} & =V_{\text {SUPPLY }} / 0.08 \Omega \\
& =62.5 \mathrm{~A}
\end{aligned}
$$

The drop across the drain sense resistor under these conditions is much larger than 100 mV and is equal to the drain current times the sense resistance:

$$
\begin{aligned}
V_{\text {DROP }} & =\left(l_{\text {PEAK }}\right)\left(R_{\text {SEN }}\right) \\
& =1.88 \mathrm{~V}
\end{aligned}
$$

By consulting the power MOSFET data sheet SOA graph, we note that the IRLZ34 is capable of delivering 62.5A at a drain-to-source voltage of 3.12 V for approximately 10 ms .

An RC time constant can now be calculated which satisfies this requirement:

$$
\begin{aligned}
& \mathrm{RC}=\frac{-t}{\ln \left[1-\frac{V_{\mathrm{SEN}}}{R_{\mathrm{SEN}} \bullet l_{\mathrm{MAX}}}\right]} \\
& \begin{aligned}
\mathrm{RC} & =\frac{-0.01}{\ln \left[1-\frac{0.10}{0.030 \bullet 62.5}\right]} \\
& =-0.01 /-0.054 \\
& =182 \mathrm{~ms}
\end{aligned}
\end{aligned}
$$

This time constant should be viewed as a maximum safe delay time and should be reduced if the competing requirement of starting a high inrush current load is less stringent; i.e., if the inrush time period is calculated at 20 ms , the RC time constant should be set at roughly two or three times this time period and not at the maximum of 182 ms . A 60 ms time constant would be produced with a 270 k resistor and a $0.22 \mu \mathrm{~F}$ capacitor (as shown in Figure 1).

## Graphical Approach to Selecting RDLY and $\mathrm{C}_{\text {DLY }}$

Figure 2 is a graph of normalized over-current shutdown time versus normalized MOSFET current. This graph can be used instead of the above equation to calculate the RC time constant. The $Y$ axis of the graph is normalized to one RC time constant. The $X$ axis is normalized to the set current. (The set current is defined as the current required to develop 100 mV across the drain sense resistor).


Figure 2. Shutdown Time vs MOSFET Current
Note that the shutdown time is shorter for increasing levels of MOSFET current. This ensures that the total energy dissipated by the MOSFET is always within the bounds established by the MOSFET manufacturer for safe operation.

In the example presented above, we established that the power MOSFET should not be allowed to pass 62.5A for more than 10 ms .62 .5 A is roughly 18 times the set current of 3.3 A . By drawing a line up from 18 and reflecting it off the curve, we establish that the RC time constant should be set at 10 ms divided by 0.054 , or 180 ms . Both methods result in the same conclusion.

## Using a Speed Up Diode

A way to further reduce the amount of time that the power MOSFET is in a short circuit condition is to "bypass"the delay resistor with a small signal diode as shown in Figure 3. The diode will engage when the drop across the drain sense resistor exceeds 0.7 V , providing a direct path to the sense pin and dramatically reducing the amount of time

## APPLICATIONS INFORMATION



Figure 3. Using a Speed-Up Diode
the MOSFET is in an overload condition. The drain sense resistor value is selected to limit the maximum DC current to 4 A . Above 28 A , the delay time drops to $10 \mu \mathrm{~s}$.

## Switched Supply Applications

Large inductive loads, such as solenoids, relays and motors store energy which must be directed back to either the power supply or to ground when the supply voltage is interrupted (see Figure 4). In normal operation, when the switch is turned OFF, the energy stored in the inductor is harmlessly absorbed by the MOSFET; i.e., the current flows out of the supply through the MOSFET until the inductor current fails to zero.


Figure 4. Switched Supply

If the MOSFET is turned ON and the power supply (battery) removed, the inductor current is delivered by the supply capacitor. The supply capacitor must be large enough to deliver the energy demanded by the discharging inductor. If the storage capacitor is too small, the supply lead of the LTC1155 may be pulled below ground, permanently destroying the device.

Consider the case of a load inductance of 1 mH which is supporting 3 A when the 6 V power supply connection is interrupted. A supply capacitor of at least $250 \mu \mathrm{~F}$ is required to prevent the supply lead of the LTC1155 from being pulled below ground (along with any other circuitry tied to the supply).

Any wire between the power MOSFET source and the load will add a small amount of parasitic inductance in series with the load (approximately $0.4 \mu \mathrm{H} /$ foot). Bypass the power supply lead of the LTC1155 with a minimum of $10 \mu \mathrm{~F}$ to ensure that this parasitic load inductance is discharged safely, even if the load is otherwise resistive.

## Large Inductive Loads

Large inductive loads ( $>0.1 \mathrm{mH}$ ) may require diodes connected directly across the inductor to safely divert the stored energy to ground. Many inductive loads have these diodes included. If not, a diode of the proper current rating should be connected across the load to safely divert the stored energy.

## Reverse Battery Protection

The LTC1155 can be protected against reverse battery conditions by connecting a resistor in series with the ground lead as shown in Figure 5. The resistor limits the supply current to less than 50 mA with -12 V applied. Since the LTC1155 draws very little current while in normal operation, the drop across the ground resistor is minimal.

The TTL or CMOS driving logic is protected against reverse battery conditions by the 100k input current limiting resistor. The addition of 100k resistance in series with the input pin will not affect the turn ON and turn OFF times which are dominated by the controlled gate charge and discharge periods.

## LTCI155

## APPLICATIONS INFORMATION



Figure 5. Reverse Battery Protection

## Over Voltage Protection

The MOSFET and load can be protected against over voltage conditions by using the circuit of Figure 6. The drain sense function is used to detect an over voltage condition and quickly discharge the power MOSFET gate. The 18 V zener diode conducts when the supply voltage
exceeds 18.6 V and pulls the drain sense pin 0.6 V below the supply pin voltage.

The supply voltage is limited to 18.6 V and the gate drive is immediately removed from the MOSFET to ensure that it cannot conduct during the over voltage period. The gate of the MOSFET will be latched OFF until the supply transient is removed and the input turned OFF and ON again.


Figure 6. Over Voltage Shutdown and Protection

## TYPICAL APPLICATIONS

## Dual 2A Auto-Reset Electronic Fuse



ALL COMPONENTS SHOWN ARE SURFACE MOUNT. *STR101G TECHNO (818) 781-1642

## TYPICAL APPLICATIONS

High Side Driver with $V_{D S}$ Sense Short Circuit Shutdown


Low Side Driver with Drain End Current Sensing

*MSM-1 INTERNATIONAL RESISTIVE COMPANY (704) 264-8861

Low Side Driver with Source End Current Sensing
*DO NOT SUBSTITUTE. MUST BE A PRECISION, SINGLE
SUPPLY, MICROPOWER OP AMP $\left(l_{0}<60 \mu A\right)$


Truth Table

| IN | OUT | CONDITION | $\overline{\text { FLT }}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Switch OFF | 1 |
| 1 | 0 | Short Circuit | 0 |
| 0 | 1 | Open Load | 0 |
| 1 | 1 | Switch ON | 1 |

## TYPICAL APPLICATIONS

Automotive High Side Driver with Reverse Battery and High Voltage Transient Protection

*PROTECTS TTL/CMOS GATES DURING HIGH VOLTAGE TRANSIENT OR REVERSE BATTERY
**NOT REQUIRED FOR INDUCTIVE OR RESISTIVE LOADS
***SMV ISOTEK CORPORATION (508) 673-2900

5V/3A Extremely Low Voltage Drop Regulator with $10 \mu \mathrm{~A}$ Standby Current and Short Circuit Protection


LTC1155. TA15

Using the Second Channel for Fault Detection



RISE AND FALL TIMES ARE $\beta$ ETA TIMES FASTER

## TYPICAL APPLICATIONS

Logic Controlled Boost Mode Switching Regulator with Short Circuit Protection and 8 $\mathbf{~} \mathrm{A}$ Standby Current


High Efficiency 60 Hz Full-Wave Synchronous Rectifier


## LTC1155

## TYPICAL APPLICATIONS

High Efficiency 60Hz Full-Wave Synchronous Rectifier


MOSFETS ARE SYNCHRONOUSLY ENHANCED WHEN RECTIFIER CURRENT EXCEEDS 300 mA
*NO HEATSINK REQUIRED
**INTERNAL BODY DIODE OF MOSFET
***RCS02 ULTRONIX (303) 242-0810

Push-Pull Driver with Shoot-Through Current Lockout ( $\mathrm{F}_{0}<100 \mathrm{~Hz}$ )


## TYPICAL APPLICATIONS

Full H-Bridge Driver with Shoot-Through Current Lockout and Stall Current Shutdown ( $\mathrm{F}_{0}<100 \mathrm{~Hz}$ )


DC Motor Speed and Torque Control for Cordless Tools and Appliances


## LTC1155

## TYPICAL APPLICATIONS

Isolated High Voltage High-Side Switch with Circuit Breaker


Isolated Solid State AC Relay with Circuit Breaker


# Quad High Side Micropower MOSFET Driver with Internal Charge Pump DESCRIPTION 

- No External Charge Pump Components
- Fully Enhances N-Channel Power MOSFETs
- 16 Microamps Standby Current
- 95 Microamps ON Current
- Wide Power Supply Range 4.5V to 18 V
- Controlled Switching ON and OFF Times
- Replaces P-Channel High Side Switches
- Compatible with Standard Logic Families
- Available in 16 -pin SOL Package


## APPLICATIONS

- Laptop Computer Power Switching
- SCSI Termination Power Switching
- Cellular Telephone Power Management
- P-Channel Switch Replacement
- Battery Charging and Management
- Low Frequency H-Bridge Driver
- Stepper Motor and DC Motor Control

The LTC1156 quad High side gate driver allows using low cost N -channel FETs for high side switching applications. An internal charge pump boosts the gate drive voltage above the positive rail, fully enhancing an N -channel MOS switch with no external components. Micropower operation, with $16 \mu \mathrm{~A}$ standby current and $95 \mu \mathrm{~A}$ operating current, allows use in virtually all systems with maximum efficiency.
Included on chip is independent over-current sensing to provide automatic shutdown in case of short circuits. A time delay can be added to the current sense to prevent false triggering on high in-rush current loads.

The LTC1156 operates off of a 4.5 V to 18 V supply and is well suited for battery-powered applications, particularly where micropower "sleep" operation is required.
The LTC1156 is available in both 16-pin DIP and 16-pin SOL packages.

## TYPICAL APPLICATION

Laptop Computer Power Management


Standby Supply Current


LTC156GO1

## ABSOLUTG maximum ratings

Supply Voltage $\qquad$
Input Voltage

## .

$\qquad$ $\left(\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}\right)$ to (GND -0.3V)
Gate Voltage $\qquad$ $\left(V_{S}+24 \mathrm{~V}\right)$ to (GND $\left.-0.3 \mathrm{~V}\right)$
Current (Any Pin) $\qquad$ 50 mA

Operating Temperature Range
LTC1156C
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec. ) ................. $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER InFORMATION



## ELECTRICAL CHARACTERISTICS $\mathrm{v}_{\mathrm{S}}=4.5 \mathrm{~V}$ to $18 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{S}$ | Supply Voltage | (Note 1) | $\bullet$ | 4.5 |  | 18 | V |
| $\mathrm{I}_{0}$ | Quiescent Current OFF | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{IN}}=0 \mathrm{~V}$ (Note 2) |  |  | 16 | 40 | $\mu \mathrm{A}$ |
| 10 | Quiescent Current ON | $\mathrm{V}_{S}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$ (Note 3) |  |  | 95 | 125 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{Q}$ | Quiescent Current ON | $\mathrm{V}_{S}=12 \mathrm{~V}, \mathrm{~V}_{\text {iN }}=5 \mathrm{~V}$ (Note 3) |  |  | 180 | 400 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {INH }}$ | Input High Voltage |  | $\bullet$ | 2.0 |  |  | V |
| $\mathrm{V}_{\text {INL }}$ | Input Low Voltage |  | $\bullet$ |  |  | 0.8 | V |
| IIN | Input Current | $0 \mathrm{~V}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {S }}$ | $\bullet$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  |  | 5 |  | pF |
| $V_{\text {SEN }}$ | Drain Sense Threshold Voltage |  | $\bullet$ | $\begin{aligned} & 80 \\ & 75 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 120 \\ & 125 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $I_{\text {SEN }}$ | Drain Sense Input Current | $\mathrm{OV}<\mathrm{V}_{\text {SEN }}<\mathrm{V}_{S}$ | $\bullet$ |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ |
| $V_{\text {GATE }}-V_{S}$ | Gate Voltage Above Supply | $\begin{aligned} & V_{S}=5 \mathrm{~V} \\ & V_{S}=6 \mathrm{~V} \\ & V_{S}=12 \mathrm{~V} \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{array}{r} 6.0 \\ 7.5 \\ 18.0 \end{array}$ | $\begin{array}{r} 7.0 \\ 8.3 \\ 20.0 \end{array}$ | $\begin{array}{r} 9.0 \\ 15.0 \\ 28.0 \end{array}$ | V V V |
| $\mathrm{t}_{0 \times}$ | Turn-ON Time | $\begin{aligned} & V_{S}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } V_{G A T E}>V_{S}+2 \mathrm{~V} \\ & \text { Time for } V_{G A T E}>V_{S}+5 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 50 \\ 200 \end{gathered}$ | $\begin{aligned} & 160 \\ & 580 \end{aligned}$ | $\begin{gathered} 300 \\ 1000 \end{gathered}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
|  |  | $\begin{aligned} & V_{S}=12 \mathrm{~V}, \mathrm{C}_{G A T E}=1000 \mathrm{pF} \\ & \text { Time for } V_{G A T E}>V_{S}+5 \mathrm{~V} \\ & \text { Time for } V_{G A T E}>V_{S}+10 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $\begin{gathered} 50 \\ 120 \end{gathered}$ | $\begin{aligned} & 100 \\ & 250 \end{aligned}$ | $\begin{aligned} & 200 \\ & 500 \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |

ELECTRICAL CHARACTERISTICS $V_{S}=4.5 \mathrm{~V}$ to $18 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {OFF }}$ | Turn-OFF Time | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{C}_{\text {GATE }}=1000 \mathrm{pF} \\ & \text { Time for } \mathrm{V}_{\mathrm{GATE}}<1 \mathrm{~V} \end{aligned}$ | 10 | 36 | 60 | $\mu \mathrm{S}$ |
|  |  | $\begin{aligned} & V_{S}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } \mathrm{V}_{\mathrm{GATE}}<.1 \mathrm{~V} \end{aligned}$ | 10 | 26 | 60 | $\mu \mathrm{S}$ |
| $t_{\text {SC }}$ | Short Circuit Turn-OFF Time | $\begin{aligned} & V_{S}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } \mathrm{V}_{\mathrm{GATE}}<1 \mathrm{~V} \end{aligned}$ | 5 | 16 | 30 | $\mu \mathrm{S}$ |
|  |  | $\begin{aligned} & V_{S}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{GATE}}=1000 \mathrm{pF} \\ & \text { Time for } V_{G A T E}<1 \mathrm{~V} \end{aligned}$ | 5 | 16 | 30 | $\mu \mathrm{S}$ |

The - denotes specifications which apply over the full operating temperature range.
Note 1: Both $\mathrm{V}_{\mathrm{S}}$ pins (3 and 8) must be connected together, and both ground pins ( 1 and 6 ) must be connected together.

Note 2: Quiescent current OFF is for all channels in OFF condition.
Note 3: Quiescent current ON is per driver and is measured independently.

## TYPICAL PERFORMANCE CHARACTERISTICS



## LTC1156

## TYPICAL PERFORMANCE CHARACTERISTICS



## BLOCK DIAGRAm



## OPERATION

The LTC1156 contains four independent power MOSFET gate drivers and protection circuits (refer to the Block Diagram for detail). Each section of LTC1156 consists of the following functional blocks:

## TTL and CMOS Compatible Inputs

Each driver input has been designed to accommodate a wide range of logic families. The input threshold is set at 1.3 V with approximately 100 mV of hysteresis.

## OPERATION

A voltage regulator with low standby current provides continuous bias for the TTL to CMOS converters. The TTL to CMOS converter output enables the rest of the circuitry. In this way the power consumption is kept to a minimum in the standby mode.

## Internal Voltage Regulation

The output of the TTL to CMOS converter drives two regulated supplies which power the low voltage CMOS logic and analog blocks. The regulator outputs are isolated from each other so that the noise generated by the charge pump logic is not coupled into the 100 mV reference or the analog comparator.

## Gate Charge Pump

Gate drive for the power MOSFET is produced by an adaptive charge pump circuit which generates a gate voltage substantially higher than the power supply voltage. The charge pump capacitors are included on chip and therefore no external components are required to generate the gate drive.

## Drain Current Sense

The LTC1156 is configured to sense the drain current of the power MOSFET in high side applications. An internal 100 mV reference is compared to the drop across a sense resistor (typically $0.002 \Omega$ to $0.1 \Omega$ ) in series with the drain lead. If the drop across this resistor exceeds the internal 100 mV threshold, the input latch is reset and the gate is quickly discharged by a large N -channel transistor. A simple RC network can be added to delay the over-current protection so that large in-rush current loads such as lamps or capacitors can be started.

## Supply and Ground Pins

The two supply pins (3 and 8) of the LTC1156 must be connected together at all times and the two ground pins (1 and 6) must be connected together at all times. The two supply pins should be connected to the "top" of the drain current sense resistor/s to ensure accurate sensing.
For further applications information, see the LTC1155 Dual High Side Micropower MOSFET Driver data sheet.

## TYPICAL APPLICATIONS

4-Cell Extremely Low Voltage Drop Regulator and Three Load Switches with Short-Circuit Protection and $\mathbf{2 0} \mu \mathrm{A}$ Standby Current


CYIMER

## TYPICAL APPLICATIONS

24V to 30V Quad Industrial Switch with Thermal Shutdown


Automotive Triple High Side Switch with Reverse Battery Interrupt, Short-Circuit and High-Voltage Transient Protection ( $20 \mu \mathrm{~A}$ Standby Current)


## TYPICAL APPLICATIONS

4-Phase Stepper Motor Driver with Short-Circuit Protection


Full H-Bridge Driver with Short-Circuit Protection and $16 \mu \mathrm{~A}$ Standby Current Low Frequency Operation (<100Hz)


For more Typical Applications, see LTC1155 data sheet.

## feATURES

- 1.5A Bipolar Switch
- Controlled Output Slew Rate $(2 \mathrm{~V} / \mu \mathrm{s})$ to Limit R.F.I. Generation
- 60V Load Dump Capability with Inductive Kickback
- Internal Negative Voltage Clamp for Inductive Loads
- $500 \mu \mathrm{~A}$ Standby Current
- Logic Input - TTL Levels
- Low Input Bias Current ( $20 \mu \mathrm{~A}$ )
- Status Output
- Short Circuit Detection and Shutoff
- Open Circuit Detection
- Overtemp Detection and Shutoff


## APPLICATIONS

- Solenoid Driver
- Relay Driver
- Motor Driver


## DESCRIPTION

The LT1188 is a monolithic high side switch employing bipolar technology. The device is designed to operate in harsh environments such as those encountered in the automotive industry. The device incorporates an internal clamp diode to clamp the negative voltage spikes generated by inductive loads such as solenoids and is capable of withstanding load dumps of 60V on the supply pin while clamping such spikes. Standby current is only $500 \mu \mathrm{~A}$ and ground pin current, when driving a 1 A load, is only 5 mA .

The device's input logic levels are designed to be compatible with standard TTL levels while drawing only $20 \mu \mathrm{~A}$ in the on state. A status output is provided to inform the user of the condition of the output load as well as the switch. The status pin will change state for shorted as well as open loads and will also indicate when the device is above normal operating temperature. The device protects itself against short circuited loads by limiting output current and then shutting itself off after a specified time if the short remains. The device protects itself against overtemperature by shutting itself off. Overtemperature shutoff occurs at a temperature above where the status pin overtemp indication occurs, allowing the user time to recognize and possibly correct the problem before drive to the load is removed.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

## PACKAGE/ORDER INFORMATION

Supply Voltage . . . . . ..................................... . . 30 V
Supply Voltage (Transient 200ms) . . . . . . . . . . . . . . . . . . . 60V
Logic Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 V
Operating Temperature Range

| LT1188M | $5^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| LT1188C | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| unction Temperature Range |  |
| LT1188M | $-55^{\circ} \mathrm{C}$ to $175^{\circ} \mathrm{C}$ |
| LT1188C | $.0^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$ |
| torage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| mpera | . 300 |


|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1188CT |
|  | LT1188CK <br> LT1188MK |

## ELECTRICAL CHARACTERISTICS (Note 1)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch Voltage Loss (V $\mathrm{V}_{\text {c }}-\mathrm{V}_{\text {OUT }}$, Switch On) | $\begin{aligned} & \text { lout }=1.0 \mathrm{~A}, 5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 30 \mathrm{~V} \\ & \text { lout }=1.5 \mathrm{~A}, 5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 30 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 1.4 \\ & \hline \end{aligned}$ | V |
| Output Leakage Current | $\mathrm{V}_{\text {CC }}=30 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ | $\bullet$ |  | 5 | 150 | $\mu \mathrm{A}$ |
| High Level Input Voltage | $\begin{aligned} & 5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 30 \mathrm{~V}, \\ & \left.\mathrm{l}_{\text {OUT }}=1.5 \mathrm{~A}, \text { (Note }\right) \end{aligned}$ | - | 2.0 |  |  | V |
| Low Level Input Voltage | $\begin{aligned} & 5 \mathrm{~V} \leq V_{\text {CC }} \leq 30 \mathrm{~V}, \\ & \text { IOUT }^{0}=0.0 \mathrm{~A}, \text { (Note } 3 \text { ) } \end{aligned}$ | $\bullet$ |  |  | 0.8 | V |
| High Level Input Current | $5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}$ | $\bullet$ | 5 | 20 | 60 | ${ }_{\mu} \mathrm{A}$ |
| Low Level Input Current | $5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 30 \mathrm{~V}, \mathrm{~V}_{\mathbb{I}}=0.4 \mathrm{~V}$ | $\bullet$ |  | 0 | 1 | $\mu \mathrm{A}$ |
| Status Pin Saturation Voltage | $5 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 30 \mathrm{~V}$, $\mathrm{I}_{\text {STATUS }}=1 \mathrm{~mA}$ | $\bullet$ |  | 0.2 | 0.4 | V |
| Status Leakage Current | $\mathrm{V}_{\text {CC }}=30 \mathrm{~V}, \mathrm{~V}_{\text {STAT }}=5.5 \mathrm{~V}$ | $\bullet$ |  |  | 1 | $\mu \mathrm{A}$ |
| Standby Current | $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=0.4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}_{\mathrm{CC}}=30 \mathrm{~V} \\ & \text { Status }=\text { High } \\ & \text { Status = Low } \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 500 \\ & 550 \\ & \hline \end{aligned}$ | $\begin{aligned} & 650 \\ & 750 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Ground Pin Current | $\mathrm{V}_{\text {cC }}=30 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=1.5 \mathrm{~A}$ | $\bullet$ |  | 9 | 15 | mA |
| Clamp Voltage | $\begin{aligned} & I_{\text {CLAMP }}=1.0 \mathrm{~A},(\text { Note } 4) \\ & \text { ICLAMP }=1.5 A,(\text { Note 4) } \end{aligned}$ |  |  | $\begin{aligned} & \hline 8 \\ & 9 \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \\ & 12 \\ & \hline \end{aligned}$ | V |
| Turn-On Delay | (Note 5) | $\bullet$ |  |  | 30 | $\mu \mathrm{S}$ |
| Turn-Off Delay | (Note 6) | $\bullet$ |  |  | 30 | $\mu \mathrm{S}$ |
| Output Slew Rate | $\begin{aligned} & V_{C C}=17 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=16 \Omega \\ & \text { Output Rising } \\ & \text { Output Falling } \end{aligned}$ | $\bullet$ | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & V / \mu \mathrm{S} \\ & \mathrm{~V} / \mu \mathrm{S} \\ & \hline \end{aligned}$ |
| Short Circuit Current | $\begin{aligned} & V_{\text {CC }}-V_{\text {OUT }}=7 \mathrm{~V} \\ & V_{\text {CC }}-V_{\text {OUT }}=17 \mathrm{~V} \\ & V_{\text {CC }}-V_{\text {OUT }}=30 \mathrm{~V} \end{aligned}$ | $\bullet$ - | $\begin{aligned} & 2.0 \\ & 1.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 2.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 4.0 \\ & 3.0 \end{aligned}$ | A A A A A A |

## ELECTRICAL CHARACTGRISTICS (Note 1)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Short Circuit Sense Time ( $\mathrm{tsc}_{\text {c }}$ ) | $V_{\text {CC }}=30 \mathrm{~V}$ | $\bullet$ | 20 | 50 | 110 | $\mu \mathrm{S}$ |
| Status Reset Time ( $\mathrm{t}_{\mathrm{R}}$ ) | $V_{C C}=30 \mathrm{~V}$ | $\bullet$ | 350 | 600 | 950 | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| Open Circuit Current Trip Level |  | $\bullet$ | 18 | 40 | 75 | mA |
| Overtemp Detection Point |  |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance | Junction to Case (Note 7) |  |  |  | 4.0 | ${ }^{\circ} \mathrm{CW}$ |

Note 1: The - denotes specifications which apply over the full operating temperature range.
Note 2: 2.0 V is the minimum input voltage guaranteed to turn the device on. For input voltages greater than 2.0 V the output voltage is guaranteed to be turned on.
Note 3: 0.8 V is the maximum input voltage guaranteed to turn the device off. For input voltages less than 0.8 V the device is guaranteed to be turned off.
Note 4: The negative voltage clamp is designed for intermittent operation such as clamping the reverse voltage spike caused by an inductive load. Clamp duration should be less than 100 ms .

Note 5: Turn on delay time is defined to be the time from the rising edge of the input signal to the time that the output voltage is equal to 2 V .
Note 6: Turn off delay time is defined to be the time from the falling edge of the input signal to the time that the output drops by 2 V .
Note 7: Thermal resistance is from the junction of the switch transistor to the back of the case directly below the switch transistor. The device will be centered in the package and proper mounting techniques are required in order to have good thermal conduction away from this area of the package.

## TYPICAL PGRFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS


## PIn functions

Output: As can be seen from the block diagram the output of the device is the emitter of an NPN power transistor which can source current from the supply. The slew rate of the output, both rising and falling, is controlled to minimize the generation of RFI. In the negative direction the output pin is clamped to ground with a combination diode/ zener clamp. This clamp is designed to clamp the flyback voltage spike of an inductive load such as a solenoid. This clamp is designed for intermittent operation. The duration of the flyback spike should be less than 100 ms . This allows a wide range of inductive loads. In the positive direction the output pin is clamped to the supply with a diode.
Ground: The ground pin of the device must be connected for the device to turn on. For an open ground pin the device will be in an off state.

Input: The input pin of the device must be driven above the input voltage threshold for the device to turn on. The input voltage threshold is designed to be compatible with standard TTL levels, while the input impedance is high. Input current above the threshold is typically $20 \mu \mathrm{~A}$. For an open input pin the device will remain in an off state. The input
logic requires a minimum input voltage slew rate of $3 \mathrm{~V} / \mathrm{ms}$. This is several orders of magnitude slower than any logic family currently in use and should not normally cause any problems.
Status: The status output is the collector of a grounded emitter NPN transistor whose base is internally driven by the status logic. A logic low indicates a fault condition (see Truth Table). This output requires an external pull-up resistor that should be chosen so that the current into the status pin, when the status pin is pulled low, is <1mA. The breakdown voltage of this NPN collector is equal to that of the output switch.
Diagnostic Truth Table

|  | Input | Output | Status |
| :--- | :---: | :---: | :---: |
| Normal Operation | L | L | H |
| Open Load | H | H | H |
| Shorted Load | H | X | H |
|  | L | L | L |
| Thermal Overload | H | L | L |

## STATUS FUNCTIONS

Open Circuit Fault: The status output will be pulled low if the output current drops below the open circuit current threshold (typically 40 mA ). The open circuit detector is only active during the time that the switch is on (input high), and will only affect the status output during that time. For open circuit faults the status output will not latch low. The status line will be low only as long as the fault condition exists.

Short Circuit Fault: For short circuit faults lasting longer than the short circuit sense time ( $\approx 60 \mu \mathrm{~s}$ ), two things will occur; the output switch will be latched off and the status output will be latched low. The output will remain off until the input is recycled. The status output will remain low until both the short is removed and the input is recycled, and will be reset high after the status reset time $(\approx 500 \mu \mathrm{~s})$ has elapsed. For continuous shorts the output will turn on, for the short circuit sense time, each time the input is cycled
and the status output will remain latched low. The current at which the short circuit detector activates is a function of the supply voltage as can be seen by looking at the short circuit current curve in the typical performance characteristics.

Thermal Fault: Thermal faults can occur for two reasons, heating from external sources or heating due to power dissipation in the switch itself. The device will act similarly for both cases. Thermal faults will only affect the status output during the time that the switch is on (input high). Thermal faults will cause the status output to latch low for the duration of an input cycle. The status output will be reset on the falling edge of the input waveform. There are two levels of thermal overload. At $\approx 150^{\circ} \mathrm{C}$ junction temperature the thermal sensing circuitry will latch the status output low, and the output will remain on (as long as the input is high). At $\approx 165^{\circ} \mathrm{C}$ the thermal sensing circuitry will

## STATUS FUNCTIONS

turn the output off. If the junction temperature drops back below $\approx 165^{\circ} \mathrm{C}$ the output will turn back on. This means that if the thermal fault is caused by an external source the output will stay off as long as the temperature is held above $\approx 165^{\circ} \mathrm{C}$. If the thermal fault is caused by internal power dissipation, the device will cycle on and off to maintain the junction temperature near $165^{\circ} \mathrm{C}$. The status output gives a fault indication at a temperature below the actual shutdown temperature to allow the user time to sense and possibly correct the fault condition before the switch takes action to protect itself.

Load Dump: For transient supply voltages greater than 35 V or for transient switch voltages greater than 35 V , a separate clamp network will turn the output off. This is necessary to keep the switch within its safe operating area and also to prevent the device from passing the high
voltage transient on to the load. To guarantee survival of the switch for load dump type transients the risetime of the supply voltage, at the supply pin of the device, should be limited to $<1 \mathrm{~V} / \mu \mathrm{s}$. This is to allow the device time to turn off between when the supply voltage reaches 35 V and when the supply voltage reaches 50 V so that the device is turned off well below its BVCEO voltage. If the device is bypassed closely, the series inductance and resistance of the supply leads along with the supply bypass capacitor will form an RLC filter and will limit the risetime. The slew rate limiting circuitry will be disabled during this transient turn off time. The output will remain off until the supply voltage drops back below 35V. During the time that the output is turned off by this clamp network the open circuit detector will still be active and will set the status pin low until the output comes back on and the output current is greater than the open circuit current.

## TYPICAL APPLICATIONS



[^18]
## TIMInG DIAGRAM



## SECTION 4-POWER PRODUCTS

## LINEAR REGULATORS

LT1087, Adjustable Low Dropout Regulator with Kelvin-Sense Inputs ...........................................................4-56. 4
LT1117, 800mA Low Dropout Positive Regulators; Adjustable and Fixed 2.85V, 5V ........................................4-63
LT1121-5, Micropower Low Dropout Regulator ...................................................................................... 13-46
LT1123, 5V Low Dropout Regulator Driver ........................................................................................... 4-75
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination ................................................. 13-48
LT1185, Low Dropout Regulator with Adjustable Current Limit .................................................................4-86.

## Adjustable Low Dropout Regulator with Kelvin-Sense Inputs

## feATURES

- Separate Sense Inputs Allow True Kelvin Sensing
- Easily Parallelable
- Operates Down to 1V Dropout
- Guaranteed Dropout Voltage at Multiple Current Levels
- $0.05 \%$ Line Regulation
- $0.1 \%$ Load Regulation at the Sense Point


## APPLICATIONS

- High Efficiency Linear Regulators
- Post Regulators for Switching Supplies
- High Current Regulators
- Remotely Sensed Regulators


## DESCRIPTION

The LT1087 is a variation of the LT1084 Adjustable Low Dropout 3 Terminal Regulator. The sense points of the internal referencelerror amp are brought out to allow added flexibility.
They can be used for true Kelvin sensing of the output voltage at a remotely located load. They can be used to force the devices to share current equally when more than one device is wired in parallel, allowing the user to easily build higher current modules. This device is designed to provide 5A of output current. All internal circuitry is designed to operate down to 1 V input to output differential and the dropout voltage is fully specified as a function of load current. On-chip trimming adjusts the reference voltage to $1 \%$. Current limit is also trimmed, minimizing the stress on both the regulator and power source circuitry under overload conditions. A $10 \mu \mathrm{~F}$ output capacitor is required on these devices; however, this is usually included in most regulator designs.

## SIMPLIFIED SCHEMATIC



## ABSOLUTE MAXIMUM RATIIGS

Power Dissipation $\qquad$ Internally Limited Input to Output Voltage Differential
"M" Grade35 V
"C" Grade ..... 30 V
Differential Voltage Between Sense Pins
(|V+SENSE-V-SENSE $\mid)$ ..... 4V
Sense Pin Voltage
Range.......... (VOUT* $\left.{ }^{*}-1 \mathrm{~V}\right) \leq V_{ \pm \text {SENSE }} \leq\left(V_{O U T}{ }^{*}+0.4 \mathrm{~V}\right)$
Operating Junction Temperature RangeControl Section$-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Power Transistor $-55^{\circ} \mathrm{C}$ to $200^{\circ} \mathrm{C}$
"C" Grade
Control Section ..... $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Power Transistor ..... $0^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Storage Temperature $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) ..... $300^{\circ} \mathrm{C}$${ }^{*}$ Vour is referring to the regulator output pin voltage.
PRECONDITIONING
100\% Thermal Limit Burn-In

## ELECTRICAL CHARACTERISTICS (See Note 1)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage | $\begin{aligned} & I_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~T}_{\mathrm{i}}=25^{\circ} \mathrm{C}, \\ & \left(V_{\text {IN }}-V_{\text {OUT }}\right)=3 \mathrm{~V} \\ & 10 \mathrm{~mA} \leq I_{\text {OUT }} \leq 5 \mathrm{~A} \\ & 1.5 \mathrm{~V} \leq\left(V_{\text {IN }}-V_{\text {OUT }}\right) \leq 25 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 1.238 \\ & 1.225 \end{aligned}$ | $\begin{aligned} & 1.250 \\ & 1.250 \end{aligned}$ | $\begin{aligned} & 1.262 \\ & 1.270 \end{aligned}$ | V V |
| Line Regulation | $\begin{aligned} & \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}, 1.5 \mathrm{~V} \leq\left(\mathrm{V}_{\mathbb{N}}-\mathrm{V}_{\text {OUT }}\right) \leq 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \text { M Grade } \\ & 15 \mathrm{~V} \leq\left(\mathrm{V}_{\mathbb{N}}-\mathrm{V}_{\text {OUT }}\right) \leq 35 \mathrm{~V} \\ & \text { C Grade } \\ & 15 \mathrm{~V} \leq\left(\mathrm{V}_{\mathbb{N}}-\mathrm{V}_{\text {OUT }}\right) \leq 30 \mathrm{~V} \\ & \text { (Notes 1,2) } \end{aligned}$ | - |  | $\begin{aligned} & 0.015 \\ & 0.035 \\ & 0.05 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.2 \\ & 0.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |
| Load Regulation | $\begin{aligned} & \left(V_{\text {IN }}-V_{\text {OUT }}\right)=3 V \\ & 10 \mathrm{~mA} \leq I_{\text {OUT }} \leq 5 \mathrm{~A} \\ & \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}(\text { Notes } 1,2) \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.1 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.4 \end{aligned}$ | \% |
| Dropout Voltage | $\Delta V_{\text {REF }}=1 \%, l_{\text {OUT }}=5 A,($ Note 4) | $\bullet$ |  | 1.3 | 1.5 | V |
| Common Mode Range of Sense Pins $\Delta V_{\text {REF }}$ | $\left(V_{\text {OUT }}-1 V\right) \leq V_{\text {+SENSE }} \leq V_{\text {OUT }}$ |  |  | 0.4 |  | mV |
| Differential Gain of Sense Pins $\Delta V_{\text {REF }} / \Delta V_{\text {SENSE }}$ | $\begin{aligned} & V_{+ \text {SENSE }}=V_{\text {OUT }} \\ & V_{- \text {SENSE }}=\left(V_{\text {OUT }}-40 \mathrm{mV}\right) \end{aligned}$ |  |  | 11 |  | V/V |
| Sense Pin Bias Current |  |  |  | 0.3 |  | ${ }_{\mu} \mathrm{A}$ |
| Minimum Load Current | $\left(V_{\text {IN }}-V_{\text {OUT }}\right)=25 \mathrm{~V}$ | $\bullet$ |  | 5 | 10 | mA |
| Thermal Regulation | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 30 \mathrm{~ms} \mathrm{pulse}$ |  |  | 0.003 | 0.015 | \%/W |

ELECTRICAL CHARACTERISTICS (Seen lote 1)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ripple Rejection | $\begin{aligned} & \mathrm{f}=120 \mathrm{~Hz} \\ & \mathrm{C}_{\text {ADJ }}=25 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=25 \mu \mathrm{~F} \text { Tantalum } \\ & \mathrm{l}_{\text {OUT }}=5 \mathrm{~A},\left(\mathrm{~V}_{\mathbb{N}}-\mathrm{V}_{\text {OUT }}\right)=3 \mathrm{~V} \end{aligned}$ | $\bullet$ | 60 | 75 |  | dB |
| Adjust Pin Current | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 55 | 120 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Adjust Pin Current Change | $\begin{aligned} & 10 \mathrm{~mA} \leq 1_{\text {OUT }} \leq 5 \mathrm{~A} \\ & 1.5 \mathrm{~V} \leq\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right) \leq 25 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | 0.2 | 5 | $\mu \mathrm{A}$ |
| Temperature Stability |  | $\bullet$ |  | 0.5 |  | \% |
| Long Term Stability | $\mathrm{T}_{A}=125^{\circ} \mathrm{C}, 1000 \mathrm{Hrs}$. |  |  | 0.3 | 1 | \% |
| RMS Output Noise (\% of $\mathrm{V}_{\text {Out }}$ ) | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & 10 \mathrm{~Hz}=\leq \mathrm{f} \leq 10 \mathrm{kHz} \end{aligned}$ |  |  | 0.003 |  | \% |
| Thermal Resistance Junction to Case | K Package: Control Circuitry/Power Transistor T Package: Control Circuitry/Power Transistor |  |  |  | $\begin{aligned} & \hline 0.75 / 2.3 \\ & 0.65 / 2.7 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |

The $\bullet$ denotes the specifications which apply over the full operating temperature range.
Note 1: See thermal regulation specifications for changes in output voltage due to heating effects. Load and line regulation are measured at a constant junction temperature by low duty cycle pulse testing. Unless otherwise specified, + Sense, - Sense and $\mathrm{V}_{\text {OUT }}$ are tied together at the package.
Note 2: Line and load regulation are guaranteed up to the maximum power dissipation (45W for the LT1087K, 30W for the LT1087T). Power dissipation is determined by the input/output differential and the output current. Guaranteed maximum power dissipation will not be available over the full input/ output voltage range.

Note 3: Load regulation is defined to be the change in output voltage at the sense point. The sense point is defined to be the point at which the sense pins, output, and the top of the resistive divider that sets the output voltage are tied together. The voltage drop from the output pin of the device to the sense point must be <1V.
Note 4: Dropout voltage is specified over the full output current range of the device. Test points and limits are shown on the Dropout Voltage curve. Dropout voltage is defined to be the voltage from input to output and is tested with the sense pins tied to the output pin.

## TYPICAL PERFORMANCE CHARACTERISTICS



LT1087 Short Circuit Current


LT1087 Load Regulation


## TYPICAL PGRFORMANCE CHARACTGRISTICS




*AS LIMITED BY MAXIMUM JUNCTION TEMPERATURE

LT1087 Ripple Rejection vs Current

Minimum Operating Current


Adjust Pin Current


## APPLICATION HINTS

The LT1087 is an adjustable voltage regulator with Kelvin sense inputs. These inputs can be used to fully Kelvin sense a remote load so that the regulation at the load is nearly perfect. The sense inputs can also be used in a 2 wire configuration to compensate for voltage drops in long output leads eliminating the two extra wires needed for full Kelvin sensing.

This regulator is easy to use and has all the protection features that are expected in high performance voltage regulators. They are short circuit protected, have safe area
protection as well as thermal shutdown to turn-off the regulator should the temperature exceed about $165^{\circ} \mathrm{C}$.

## Sense Inputs

In a three terminal regulator the sense inputs are terminated at the output pin of the device (normally the case for adjustable regulators). This means that regulation will be best at the case of the device. Any wire resistance between the regulator and the actual load will degrade the regulation, especially at high currents. This five pin configuration allows the user to select the point where regulation will be optimized.

## APPLICATION HINTS

The sense pins can be used in two basic configurations. They can be used to make a remote Kelvin sensed output, or they can be used as a differential amplifier to simply compensate for a long wire run.

For full Kelvin sensing of the output, the sense pins are tied together, then connected through a 1 k resistor to the top of the R1/R2 divider that sets the output voltage. The 1 k resistor is necessary to prevent high currents from flowing into the sense pins under fault conditions and will cause no significant error in the output voltage. The top and bottom of the R1/R2 divider are then tied to the points in the circuit where optimum regulation is desired. These connections must be made separate from the wires that carry the main load current. See the Remote Kelvin Sensed Output Circuit in the Typical Applications Section. At light load currents the voltage drop down the output lead will be small and the sense pins will be at approximately the same voltage as the output pin. For heavy load currents the output pin will be driven positive with respect to the sense pins by the value of the voltage drop across the output leads and the voltage at the sense points will be regulated. The output is allowed to go 1 V above the sense pins in this configuration. For output pin voltages greater than 1V above the sense pins some degradation in regulation will occur. Since the output is allowed to go positive with respect to the sense pins by 1 V and assuming that both the power lead to the load and the ground return are approximately equal, this configuration allows the user to have almost perfect regulation at the sense point with 2 V of drop in the wire leads between the regulator and the load. Note that the input voltage to the regulator must provide enough headroom to the regulator to allow this to happen. The input voltage must be greater than the total of the regulated output voltage plus the wire drops plus the dropout voltage of the regulator $(\approx 1.5 \mathrm{~V}$ for LT1087 at 5A).

If the user does not want to run the extra two wires required for full Kelvin sensing, a second method can be used to compensate for wire drops. The sense inputs can be considered to be the inputs to a differential amplifier
with a gain of 11 when the + Sense pin is positive with respect to the -Sense pin. Pulling the - Sense pin negative with respect to the + Sense pin (with the + Sense pin tied to the output) by 10 mV will cause the reference voltage, nominally 1.25 V , to increase by 110 mV to 1.36 V . The output of the regulator would then increase by the factor
$\left[\Delta V_{\text {REF }}\left(1+\frac{R 2}{R 1}\right)\right]$.

See the Remote Load Regulation Compensation Circuit in the Typical Applications. In this manner sensing across a small part of the output leads can compensate for the entire length. The maximum differential input voltage over which the differential gain holds true is 60 mV at $25^{\circ} \mathrm{C}$, and this voltage is proportional to absolute temperature. For most circuits the differential input voltage should be less than 40 mV . Exceeding this small differential voltage will not damage the device until the differential exceeds 5 V . Regulation, however, will be degraded. Assuming a maximum differential input voltage of 40 mV and an output voltage of 5 V , and using the formula from the Remote Load Regulation Compensation Circuit, this configuration can compensate out 1.76 V of wire drop. For higher output voltages larger wire drops can be compensated out. As in the previous circuit the input voltage to the regulator must provide enough headroom for this to happen.

## Output Voltage

The LT1087 develops and tries to maintain a 1.25 V reference voltage between its sense pins and its adjust pin (see Figure 1). By placing a resistor between the device's sense point (the end of R3) and its adjust pin, a constant current is caused to flow through R1 and down through R2 to set the overall output voltage. Normally R1 is chosen so that the current flowing through it is equal to the specified minimum load current of 10 mA . Because $l_{\text {ADJ }}$ is very small and constant when compared with the current through R1, it represents a small error and can usually be ignored.

## APPLICATION HINTS



Figure 1. Standard Connection

## TYPICAL APPLICATIONS

Remote Kelvin Sensed Output (4-Wire)


## TYPICAL APPLICATIONS

Remote Load Regulation Compensation (2.Wire)


EXAMPLE: IF THE LOAD MUST BE LOCATED
10 FT. ( $120^{\prime \prime}$ ) FROM THE REGULATOR
AND $V_{\text {OUT }}$ IS 5 V
THEN $\left(A^{\prime \prime}+B^{\prime \prime}\right)=240^{\prime \prime} \quad R 1=120 \Omega, R 2=360 \Omega$
$X^{\prime \prime}=\frac{\left(A^{\prime \prime}+B^{\prime \prime}\right)}{\left[11\left(1+\frac{\mathrm{R}_{2}}{\mathrm{R} 1}\right)\right]} \rightarrow \mathrm{X}^{\prime \prime}=5.2^{\prime \prime}$
BY CONNECTING THE -SENSE PIN $5.2^{\prime \prime}$ FURTHER DOWN
THE OUTPUT WIRE THAN THE + SENSE PIN THE LOAD
REGULATION CAUSED BY 20' OF WIRE CAN BE
COMPENSATED OUT.
Paralleling Devices for Higher Current


MINIMUM LOAD CURRENT $=(10 \mathrm{~mA})(\#$ OF DEVICES IN PARALLEL)
R1, R2 NETWORK CAN BE USED AS THE MINIMUM LOAD
$R_{M}=8 \mathrm{~m} \Omega \approx 10$ " 0 F \#20 A.W.G. SOLID WIRE (COPPER)
$R_{S}=7.3 \mathrm{~m} \Omega \approx 9.1^{\prime \prime} 0 \mathrm{~F} \# 20$ A.W.G. SOLID WIRE (COPPER)
$R_{M}$ AND R SHOULD BE NON-INDUCTIVE. THIS IS EASILY ACCOMPLISHED BY FOLDING THE WIRE BACK UPON ITSELF SO THAT THE FIELDS GENERATED, BY CURRENT FLOWING IN THE WIRE, CANCEL.

## 800mA Low Dropout Positive Regulators Adjustable and Fixed 2.85V, 5V

## features

- Space Saving SOT-223 Surface Mount Package
- Three Terminal Adjustable or Fixed $2.85 \mathrm{~V}, 5 \mathrm{~V}$
- Output Current of 800 mA
- Operates Down to 1V Dropout
- Guaranteed Dropout Voltage at Multiple Current Levels
- 0.2\% Line Regulation Max
- 0.4\% Load Regulation Max


## APPLICATIONS

- Active SCSI Terminators
- High Efficiency Linear Regulators
- Post Regulators for Switching Supplies
- Battery Chargers
- 5V-3.3V Linear Regulators


## DESCRIPTION

The LT1117 is a positive low dropout regulator designed to provide up to 800 mA of output current. The device is available in an adjustable version and fixed output voltages of 2.85 V and 5 V . The 2.85 V version is designed specifically to be used in Active Terminators for the SCSI bus. All internal circuitry is designed to operate down to 1 V input to output differential. Dropout voltage is guaranteed at a maximum of 1.2 V at 800 mA , decreasing at lower load currents. On chip trimming adjusts the reference/output voltage to within $\pm 1 \%$. Current limit is also trimmed in order to minimize the stress on both the regulator and the power source circuitry under overload conditions.

The low profile surface mount SOT-223 package allows the device to be used in applications where space is limited. The LT1117 requires a minimum of $10 \mu \mathrm{~F}$ of output capacitance for stability. Output capacitors of this size or larger are normally included in most regulator designs.

Unlike PNP type regulators where up to 10\% of the output current is wasted as quiescent current, the quiescent current of the LT1117 flows into the load, increasing efficiency.

## TYPICAL APPLICATION

Active Terminator for SCSI-2 Bus


Dropout Voltage $\left(V_{I N}-V_{\text {OUT }}\right)$


## LT1117/LT1117-2.85/LT1117-5

## ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER Information

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1117CST LT1117CST-2.85 LT1117CST-5 |
|  | PART MARKING |
|  | 1117 <br> 11172 <br> 11175 |

## eLECTRICAL CHARACTERISTICS



## LT1117/LT1117-2.85/LT1117-5

The $\bullet$ denotes specifications which apply over the full operating temperature range.
Note 1: See thermal regulation specification for changes in output voltage due to heating effects. Load regulation and line regulation are measured at a constant junction temperature by low duty cycle pulse testing.

Note 2: Dropout voltage is specified over the full output current range of the device. Dropout voltage is defined as the minimum input/output differential measured at the specified output current. Test points and limits are also shown on the Dropout Voltage curve.
Note 3: Minimum load current is defined as the minimum output current required to maintain regulation.

## TYPICAL PERFORmANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



LT1117-2.85 Line Transient Response


LT1117-5 Line Transient Response


## APPLICATION HINTS

The LT1117 family of three terminal regulators are easy to use. They are protected against short circuit and thermal overloads. Thermal protection circuitry will shutdown the regulator should the junction temperature exceed $165^{\circ} \mathrm{C}$ at the sense point. These regulators are pin compatible with older three terminal adjustable regulators, offer lower dropout voltage and more precise reference tolerance. Reference stability over temperature is improved over older types of regulators.

## Stability

The LT1117 family of regulators requires an output capacitor as part of the device frequency compensation. A minimum of $10 \mu \mathrm{~F}$ of tantalum or $50 \mu \mathrm{~F}$ of aluminum electrolytic is required. The ESR of the output capacitor should be less than $0.5 \Omega$. Surface mount tantalum capacitors, which have very low ESR, are available from several manufacturers.

## APPLICATION HIITS

When using the LT1117 adjustable device the adjust terminal can be bypassed to improve ripple rejection. When the adjust terminal is bypassed the required value of the output capacitor increases. The device will require an output capacitor of $22 \mu \mathrm{~F}$ tantalum or $150 \mu \mathrm{~F}$ aluminum electrolytic when the adjust pin is bypassed.

Normally, capacitor values on the order of $100 \mu \mathrm{~F}$ are used in the output of many regulators to ensure good load transient response with large load current changes. Output capacitance can be increased without limit and larger values of output capacitance further improve stability and transient response.

## Protection Diodes

In normal operation, the LT1117 family does not need any protection diodes. Older adjustable regulators required protection diodes between the adjust pin and the output and between the output and input to prevent over stressing the die. The internal current paths on the LT1117 adjust pin are limited by internal resistors. Therefore, even with capacitors on the adjust pin, no protection diode is needed to ensure device safety under short circuit conditions. The adjust pin can be driven, on a transient basis, $\pm 25 \mathrm{~V}$ with respect to the output without any device degradation.

Figure 1.


Diodes between input and output are not usually needed. The internal diode between the output and input pins of the device can withstand microsecond surge currents of 10A to 20A. Normal power supply cycling can not generate currents of this magnitude. Only with extremely large output capacitors, such as $1000 \mu$ F and larger, and with the input pin instantaneously shorted to ground can damage occur. A crowbar circuit at the input of the LT1117 in combination with a large output capacitor could generate currents large enough to cause damage. In this case a diode from output to input is recommended, as shown in Figure 1.

## Output Voltage

The LT1117 develops a 1.25 V reference voltage between the output and the adjust terminal (see Figure 2). By placing a resistor between these two terminals, a constant current is caused to flow through R1 and down through R2 to set the overall output voltage. Normally this current is chosen to be the specified minimum load current of 10 mA . Because $I_{\text {ADJ }}$ is very small and constant when compared to the current through R1, it represents a small error and can usually be ignored. For fixed voltage devices R1 and R2 are included in the device.


Figure 2. Basic Adjustable Regulator

## APPLICATION HINTS

## Load Regulation

Because the LT1117 is a three terminal device, it is not possible to provide true remote load sensing. Load regulation will be limited by the resistance of the wire connecting the regulator to the load. The data sheet specification for load regulation is measured at the output pin of the device. Negative side sensing is a true Kelvin connection, with the bottom of the output divider returned to the negative side of the load. Although it may not be immediately obvious, best load regulation is obtained when the top of the resistor divider ( R 1 ) is returned directly to the output pin of the device, not to the load. This is illustrated in Figure 3. Connected as shown, Rp is not multiplied by the divider ratio. If R1 were connected to the load, the effective resistance between the regulator and the load would be:


Figure 3. Connections for Best Load Regulation
For fixed voltage devices the top of R1 is internally Kelvin connected, and the ground pin can be used for negative side sensing.

## Thermal Considerations

LT1117 series regulators have internal thermal limiting circuitry designed to protect the device during overload conditions. For continuous normal load conditions however, the maximum junction temperature rating of $125^{\circ} \mathrm{C}$ must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. For the SOT-223 package, which is
designed to be surface mounted, additional heat sources mounted near the device must also be considered. Heat sinking is accomplished using the heat spreading capability of the PC board and its copper traces. The thermal resistance of the LT1117 is $15^{\circ} \mathrm{C} / \mathrm{W}$ from the junction to the tab. Thermal resistances from tab to ambient can be as low as $30^{\circ} \mathrm{C} / W$. The total thermal resistance from junction to ambient can be as low as $45^{\circ} \mathrm{C} / \mathrm{W}$. This requires a reasonable sized PC board with at least one layer of copper to spread the heat across the board and couple it into the surrounding air. Experiments have shown that the heat spreading copper layer does not need to be electrically connected to the tab of the device. The PC material can be very effective at transmitting heat between the pad area, attached to the tab of the device, and a ground plane layer either inside or on the opposite side of the board. Although the actual thermal resistance of the PC material is high, the Length/ Area ratio of the thermal resistor between layers is small. The data in Table 1 was taken using 1/16" FR-4 board with 1oz. copper foil. It can be used as a rough guideline in estimating thermal resistance.
Table. 1

| Copper Area |  | Board Area | Thermal Resistance (Junction to Ambient) |
| :---: | :---: | :---: | :---: |
| Topside* | Backside |  |  |
| 2500 Sq. mm | 2500 Sq. mm | 2500 Sq. mm | $45^{\circ} \mathrm{C} / \mathrm{W}$ |
| 1000 Sq. mm | 2500 Sq. mm | 2500 Sq. mm | $45^{\circ} \mathrm{C} / \mathrm{W}$ |
| 225 Sq. mm | 2500 Sq. mm | 2500 Sq. mm | $53^{\circ} \mathrm{C} / \mathrm{W}$ |
| 100 Sq. mm | 2500 Sq. mm | 2500 Sq. mm | $59^{\circ} \mathrm{C} / \mathrm{W}$ |
| 1000 Sq. mm | 1000 Sq. mm | 1000 Sq. mm | $52^{\circ} \mathrm{C} / \mathrm{W}$ |
| 1000 Sq. mm | 0 | 1000 Sq. mm | $55^{\circ} \mathrm{C} / \mathrm{W}$ |

* Tab of device attached to topside copper

The thermal resistance for each application will be affected by thermal interactions with other components on the board. Some experimentation will be necessary to determine the actual value.

The power dissipation of the LT1117 is equal to:

$$
P d=\left(V_{I N}-V_{\text {OUT }}\right)\left(I_{\text {OUT }}\right)
$$

Maximum junction temperature will be equal to:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=\text { Tambient (Max) }+\mathrm{Pd} \text { (Thermal Resistance (junc- } \\
& \text { tion to ambient)) }
\end{aligned}
$$

Maximum junction temperature must not exceed $125^{\circ} \mathrm{C}$.

## LT1117/LT1117-2.85/LT1117-5

## APPLICATION HINTS

## Ripple Rejection

The curves for Ripple Rejection were generated using an adjustable device with the adjust pin bypassed. These curves will hold true for all values of output voltage. For proper bypassing, and ripple rejection approaching the values shown, the impedance of the adjust pin capacitor, at the ripple frequency, should be < R1. R1 is normally in the range of $100 \Omega-200 \Omega$. The size of the required adjust pin capacitor is a function of the input ripple frequency. At 120 Hz , with $\mathrm{R} 1=100 \Omega$, the adjust pin capacitor should be $>13 \mu \mathrm{~F}$. At 10 kHz only $0.16 \mu \mathrm{~F}$ is needed.

For fixed voltage devices, and adjustable devices without an adjust pin capacitor, the output ripple will increase as the ratio of the output voltage to the reference voltage ( $\mathrm{V}_{\text {OUT }} / V_{\text {REF }}$ ). For example, with the output voltage equal to 5 V , the output ripple will be increased by the ratio of $5 \mathrm{~V} /$ 1.25 V . It will increase by a factor of four. Ripple rejection will be degraded by 12 dB from the value shown on the curve.

## TYPICAL APPLICATIONS

### 1.2V-10V Adjustable Regulator



$+V_{\text {OUT }}=1.25 \mathrm{~V}\left(1+\frac{R 2}{R 1}\right)$

5V Regulator with Shutdown


Remote Sensing


## LT 1117/LT1117-2.85/LT1117-5

## TYPICAL APPLICATIONS



* OPTIONAL IMPROVES RIPPLE REJECTION

LT1117• taOs


Battery Charger


Battery Backed Up Regulated Supply


## LT1117/LT1117-2.85/LT1117-5

## TYPICAL APPLICATIONS



Automatic Light Control


High Efficiency Dual Linear Supply


## LT1117/LT1117-2.85/LT1117-5

## TYPICAL APPLICATIONS

High Efficiency Dual Supply


High Efficiency Regulator


## BLOCK DIAGRAM



## LT1117/LT1117-2.85/LT1117-5

## SOLDERING meTHODS

The SOT-223 is manufactured with gull wing leadform for surface mount applications. The leads and heatsink are solder plated and allow easy soldering using non-active or mildly active fluxes. The package is constructed with three leads exiting one side of the package and one heatsink exiting the other side, and the die attached to the heatsink internally.
The recommended methods of soldering SOT-223 are: vapor phase reflow and infrared reflow with preheat of component to within $65^{\circ} \mathrm{C}$ of the solder temperature. Hand soldering and wave soldering are not recommended since these methods can easily damage the part with
 excessive thermal gradients across the package.
Care must be exercised during surface mount to minimize large ( $>30^{\circ} \mathrm{C}$ per second) thermal shock to the package.

# Low Dropout Regulator Driver 

## feATURES

- Extremely Low Dropout
- Low Cost
- Fixed 5V Output, Trimmed to $\pm 1 \%$
- $700 \mu \mathrm{~A}$ Quiescent Current
- 3-Pin TO-92 Package
- 1 mV Line Regulation
- 5 mV Load Regulation
- Thermal Limit
- 4A Output Current Guaranteed


## DESCRIPTIOn

The LT1123 is a 3-pin bipolar device designed to be used in conjunction with a discrete PNP power transistor to form an inexpensive low dropout regulator. The LT1123 consists of a trimmed bandgap reference, error amplifier, and a driver circuit capable of sinking up to 125 mA from the base of the external PNP pass transistor. The LT1123 is designed to provide a fixed output voltage of 5 V .

The drive pin of the device can pull down to 2 V at 125 mA ( 1.4 V at 10 mA ). This allows a resistor to be used to reduce the base drive available to the PNP and minimize the power dissipation in the LT1123. The drive current of the LT1123 is folded back as the feedback pin approaches ground to further limit the available drive current under short circuit conditions.

Total quiescent current for the LT1123 is only $700 \mu \mathrm{~A}$. The device is available in a low cost T0-92 package.

## TYPICAL APPLICATION

5V Low Dropout Regulator
 STABILITY)

Dropout Voltage


LT1123 TA02

## ABSOLUTE MAXIMUM RATINGS

Drive Pin Voltage (VDRIVE to Ground) ...................... 30V
Feedback Pin Voltage (VFB to Ground) .................... 30V
Operating Junction Temperature Range.... $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec.) ................ $300^{\circ} \mathrm{C}$

PACKAGG/ORDER INFORMATION


## electrichl characteristics

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Feedback Voltage | $\mathrm{I}_{\text {DIIVE }}=10 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 4.90 | 5.00 | 5.10 | V |
|  | $\begin{aligned} & 5 \mathrm{~mA} \leq I_{\text {DRIVE }} \leq 100 \mathrm{~mA} \\ & 3 \mathrm{~V} \leq \mathrm{V}_{\text {DRIVE }} \leq 20 \mathrm{~V} \end{aligned}$ | $\bullet$ | 4.80 | 5.00 | 5.20 | V |
| Feedback Pin Bias Current | $\mathrm{V}_{\text {FB }}=5.00 \mathrm{~V}, 2 \mathrm{~V} \leq \mathrm{V}_{\text {DRIVE }} \leq 15 \mathrm{~V}$ | $\bullet$ |  | 300 | 500 | $\mu \mathrm{A}$ |
| Drive Current | $\begin{aligned} & V_{F B}=5.20 \mathrm{~V}, 2 \mathrm{~V} \leq V_{\text {DRIVE }} \leq 15 \mathrm{~V} \\ & V_{F B}=4.80 \mathrm{~V}, V_{\text {DRIVE }}=3 \mathrm{~V} \\ & V_{F B}=0.5 \mathrm{~V}, V_{\text {DRIVE }}=3 \mathrm{~V}, \leq T_{J} \leq 100^{\circ} \mathrm{C} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 125 \\ & 25 \end{aligned}$ | $\begin{aligned} & 0.45 \\ & 170 \\ & 100 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 150 \end{aligned}$ | mA |
| Drive Pin Saturation Voltage | $\begin{aligned} & I_{\text {DRIVE }}=10 \mathrm{~mA}, V_{F B}=4.5 \mathrm{~V} \\ & I_{\text {DRIVE }}=125 \mathrm{~mA}, V_{F B}=4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \hline 1.4 \\ & 2.0 \\ & \hline \end{aligned}$ |  | V |
| Line Regulation | $5 \mathrm{~V}<\mathrm{V}_{\text {DRIVE }}<20 \mathrm{~V}$ | $\bullet$ |  | 1.0 | $\pm 20$ | mV |
| Load Regulation | $\Delta l_{\text {DRIVE }}=10$ to 100 mA | $\bullet$ |  | -5 | -50 | mV |
| Temperature Coefficient of $\mathrm{V}_{\text {OUT }}$ |  |  |  | 0.2 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

The $\bullet$ indicates specifications which apply over the full operating temperature range.

## SIMPLIFIED BLOCK DIAGRAM



## TYPICAL PERFORMANCE CHARACTERISTICS



## fUnCTIONAL DESCRIPTION

The LT1123 is a three pin device designed to be used in conjunction with a discrete PNP transistor to form an inexpensive ultra-low dropout regulator. The device incorporates a trimmed 5 V bandgap reference, error amplifier, a current-limited Darlington driver, and an internal thermal limit circuit. The internal circuitry connected to the drive pin is designed to function at the saturation voltage of the Darlington driver. This allows a resistor to be
inserted in series with the drive pin. This resistor is used to limit the base drive to the PNP and also to limit the power dissipation in the LT1123. The value of this resistor will be defined by the operating requirements of the regulator circuit. The LT1123 is designed to sink a minimum of 125 mA of base current. This is sufficient base drive to form a regulator circuit which can supply output currents up to 4 A at a dropout voltage of less than 0.75 V .

## PIn functions

Drive Pin: The drive pin serves two functions. It provides current to the LT1123 for its internal circuitry including startup, bias, current limit, thermal limit and a portion of the base drive current for the output Darlington. The sum total of these currents ( $450 \mu \mathrm{~A}$ typical) is equal to the minimum drive current. This current is listed in the specifications as Drive Current with $\mathrm{V}_{\mathrm{FB}}=5.2 \mathrm{~V}$. This is the minimum current required by the drive pin of the LT1123.

The second function of the drive pin is to sink the base drive current of the external PNP pass transistor. The available drive current is specified for two conditions. Drive current with $V_{F B}=4.80 \mathrm{~V}$ gives the range of current available under nominal operating conditions, when the device is regulating. Drive current with $\mathrm{V}_{\mathrm{FB}}=0.5 \mathrm{~V}$ gives the range of drive current available with the feedback pin pulled low as it would be during startup or during a short circuit fault. The drive current available when the feedback pin is pulled low is less than the drive current available when the device is regulating $\left(\mathrm{V}_{F B}=5 \mathrm{~V}\right)$. This can be seen in the curve of Drive Current vs $\mathrm{V}_{\mathrm{FB}}$ Voltage in the Typical Performance Characteristic curves. This can provide some foldback in the current limit of the regulator circuit.

All internal circuitry connected to the drive pin is designed to operate at the saturation voltage of the Darlington output driver ( $1.4-2 \mathrm{~V}$ ). This allows a resistor to be inserted between the base of the external PNP device and the drive pin. This resistor is used to limit the base drive to the external PNP below the value set internally by the LT1123, and also to help limit power dissipation in the LT1123. The operating voltage range of this pin is from 0 V to 30 V . Pulling this pin below ground by more than one $V_{B E}$ will forward bias the substrate diode of the device. This condition can only occur if the power supply leads are reversed and will not damage the device if the current is limited to less than 200 mA .

Feedback Pin ( $\mathbf{V}_{\mathrm{FB}}$ ): The feedback pin also serves two functions. It provides a path for the bias current of the reference and error amplifier and contributes a portion of the drive current for the Darlington output driver. The sum total of these currents is the Feedback Pin Bias Current ( $300 \mu \mathrm{~A}$ typical). The second function of this pin is to provide the voltage feedback to the error amplifier.

## APPLICATIONS INFORMATION

The LT1123 is designed to be used in conjunction with an external PNP transistor. The overall specifications of a regulator circuit using the LT1123 and an external PNP will be heavily dependent on the specifications of the external PNP. While there are a wide variety of PNP transistors available that can be used with the LT1123, the specifications given in typical transistor data sheets are of little use in determining overall circuit performance.

Linear Technology has solved this problem by cooperating with Motorola to design and specify the MJE1123. This transistor is specifically designed to work with the LT1123 as the pass element in a low dropout regulator. The specifications of the MJE1123 reflect the capability of the LT1123. For example, the dropout voltage of the MJE1123 is specified up to 4 A collector current with base drive currents that the LT1123 is capable of generating ( 20 mA
to 120 mA ). Output currents up to 4 A with dropout voltages less than 0.75 V can be guaranteed.

The following sections describe how specifications can be determined for the basic regulator. The charts and graphs are based on the combined characteristics of the LT1123 and the MJE1123. Formulas are included that will enable the user to substitute other transistors that have been characterized. A chart is supplied that lists suggested resistor values for the most popular range of input voltages and output current.

## basic regulator circuit

The basic regulator circuit is shown in Figure 1. The LT1123 senses the voltage at its feedback pin and drives the base of the PNP (MJE1123) in order to maintain the

## APPLICATIONS INFORMATION

output at 5 V . The drive pin of the LT1123 can only sink current; $\mathrm{R}_{\mathrm{B}}$ is required to provide pullup on the base of the PNP. $R_{B}$ must be sized so that the voltage drop caused by the minimum drive pin current is less than the emitter/ base voltage of the external PNP at light loads. The recommended value for $R_{B}$ is $620 \Omega$. For circuits that are required to run at junction temperatures in excess of $100^{\circ} \mathrm{C}$ the recommended value of $\mathrm{R}_{B}$ is $300 \Omega$.


Figure 1. Basic Regulator Circuit
$R_{D}$ is used to limit the drive current available to the PNP and to limit the power dissipation in the LT1123. Limiting the drive current to the PNP will limit the output current of the regulator which will minimize the stress on the regulator circuit under overload conditions. $R_{D}$ is chosen based on the operating requirements of the circuit, primarily dropout voltage and output current.

## DROPOUT VOLTAGE

The dropout voltage of an LT1123 based regulator circuit is determined by the $\mathrm{V}_{\mathrm{CE}}$ saturation voltage of the discrete PNP when it is driven with a base current equal to the available drive current of the LT1123. The LT1123 can sink up to 150 mA of base current ( 150 mA typ., 125 mA min.) when output voltage is up near the regulating point ( 5 V ). The available drive current of the LT1123 can be reduced by adding a resistor $\left(R_{D}\right)$ in series with the drive pin (see the section below on current limit). The MJE1123 is specified for dropout voltage ( $\mathrm{V}_{\mathrm{CE}}$ Sat.) at several values of output current and up to 120 mA of base drive current. The chart below lists the operating points that can be guaran-

## Dropout Voltage

|  |  | DROPOUT VOLTAGE |  |
| :---: | :---: | :---: | :---: |
| DRIVE CURRENT | OUTPUT CURRENT | TYP | MAX |
| 20 mA | 1 A | 0.16 V | 0.3 V |
| 50 mA | 1 A | 0.13 V | 0.25 V |
|  | 2 A | 0.25 V | 0.4 V |
| 120 mA | 1 A | 0.2 V | 0.35 V |
|  | 4 A | 0.45 V | 0.75 V |



Figure 2. Maximum Dropout Voltage


LT1123 Fo3
Figure 3. Dropout Voltage vs Temperature
teed by the combined data sheets of the LT1123 and MJE1123. Figure 2 illustrates the chart in graphic form. Although these numbers are only guaranteed by the data sheet at $25^{\circ} \mathrm{C}$, Dropout Voltage vs Temperature (Figure 3) clearly shows that the dropout voltage is nearly constant over a wide temperature range.

## APPLICATIONS INFORMATION

## SELECTING RD

In order to select $R_{D}$ the user should first choose the value of drive current that will give the required value of output current. For circuits using the MJE1123 as a pass transistor this can be done using the graph of Dropout Voltage vs Output Current (Figure 2). For example, 20mA of drive current will guarantee a dropout voltage of 0.3 V at 1 A of output current. For circuits using transistors other than the MJE1123 the user must characterize the transistor to determine the drive current requirements. In general it is recommended that the user choose the lowest value of drive current that will satisfy the output current requirements. This will minimize the stress on circuit components during overload conditions.

Figure 4 can be used to select the value of $R_{D}$ based on the required drive current and the minimum input voltage. Curves are shown for $20 \mathrm{~mA}, 50 \mathrm{~mA}$, and 120 mA drive current corresponding to the specified base drive currents for the MJE1123. The data for the curves was generated using the following formula:

$$
R_{D}=\left(V_{I N}-V_{B E}-V_{D R I V E}\right) /\left(I_{D R I V E}+1 m A\right)
$$

where $V_{I N}=$ the minimum input voltage to the circuit
$V_{B E}=$ the maximum emitter/base voltage of the PNP pass transistor
$V_{\text {DRIVE }}=$ the maximum Drive pin voltage of the LT1123
$I_{\text {DRIVE }}=$ the minimum drive current required The current through $R_{B}$ is assumed to be 1 mA


Figure 4. R Resistor Value

The following assumptions were made in calculating the data for the curves. Resistors are 5\% tolerance and the values shown on the curve are nominal.

For 20 mA drive current assume:
$V_{B E}=0.95 \mathrm{~V}$ at $\mathrm{I}_{\mathrm{C}}=1 \mathrm{~A}$
$V_{\text {DRIVE }}=1.75 \mathrm{~V}$
For 50 mA drive current assume:

$$
\begin{aligned}
& V_{\text {BE }}=1.2 \mathrm{Vat} \mathrm{I}_{\mathrm{C}}=2 \mathrm{~A} \\
& V_{\text {DRIVE }}=1.9 \mathrm{C}
\end{aligned}
$$

For 120 mA drive current assume:
$V_{B E}=1.4 \mathrm{~V}$ at $\mathrm{I}_{\mathrm{C}}=4 \mathrm{~A}$
$V_{\text {DRIVE }}=2.1 \mathrm{~V}$
The $R_{D}$ Selection Chart lists the recommended values for $R_{D}$ for the most useful range of input voltage and output current. The chart includes a number for power dissipation for the LT1123 and $R_{D}$.
$R_{D}$ Selection Chart

| INPUT VOLTAGE | OUTPUT CURRENT: DROPOUT VOLTAGE: | $\begin{aligned} & 0-1 \mathrm{~A} \\ & 0.3 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 0-2 \mathrm{~A} \\ 0.4 \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{aligned} & 0-4 \mathrm{~A} \\ & 0.75 \mathrm{~V} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 5.5 V | $\mathrm{R}_{\mathrm{D}}$ | $120 \Omega$ | $43 \Omega$ | - |
|  | Power (LT1123) | 0.05W | 0.14W | - |
|  | Power ( $\mathrm{R}_{\mathrm{D}}$ ) | 0.12W | 0.32W | - |
| 6.0 V | $\mathrm{R}_{\mathrm{D}}$ | $150 \Omega$ | $51 \Omega$ | $20 \Omega$ |
|  | Power (LT1123) | 0.05W | 0.15W | 0.37W |
|  | Power ( $\mathrm{R}_{\mathrm{D}}$ ) | 0.13W | 0.35W | 0.76W |
| 7.0V | $\mathrm{R}_{\mathrm{D}}$ | $180 \Omega$ | $75 \Omega$ | $27 \Omega$ |
|  | Power (LT1123) | 0.06W | 0.14 W | 0.38W |
|  | Power ( $\mathrm{R}_{\mathrm{D}}$ ) | 0.16W | 0.36W | 0.89W |
| 8.0 V | $\mathrm{R}_{\mathrm{D}}$ | $240 \Omega$ | $91 \Omega$ | $36 \Omega$ |
|  | Power (LT1123) | 0.06W | 0.15W | 0.38W |
|  | Power ( $\mathrm{R}_{\mathrm{D}}$ ) | 0.17W | 0.42W | 0.97W |
| 9.0 V | $\mathrm{R}_{\mathrm{D}}$ | $270 \Omega$ | 110s | $43 \Omega$ |
|  | Power (LT1123) | 0.20W | 0.16W | 0.41W |
|  | Power ( $\mathrm{R}_{\mathrm{D}}$ ) | 0.07W | 0.47W | 1.11W |
| 10.0V | $\mathrm{R}_{\mathrm{D}}$ | $330 \Omega$ | $130 \Omega$ | $51 \Omega$ |
|  | Power (LT1123) | 0.22W | 0.17W | 0.43W |
|  | Power ( $\mathrm{R}_{\mathrm{D}}$ ) | 0.07W | 0.52W | 1.25W |

Note that in some conditions $R_{D}$ may be replaced with a short. This is possible in circuits where an overload is unlikely and the input voltage and drive requirements are low. See the section on Thermal Considerations for more information.

## APPLICATIONS INFORMATION

## CURRENT LIMIT

For regulator circuits using the LT1123, current limiting is achieved by limiting the base drive to the external PNP pass transistor. This means that the actual system current limit will be a function of both the current limit of the LT1123 and the Beta of the external PNP. Beta-based current limit schemes are normally not practical because of uncertainties in the Beta of the pass transistor. Here the drive characteristics of the LT1123 combined with the Beta characteristics of the MJE1123 can provide reliable Beta-based current limiting. This is shown in Figure 5 where the current limit of 30 randomly selected transistors is plotted. The spread of current limit is reasonably well controlled.


Figure 5. Short Circuit Current for 30 Random Devices


Figure 6. MJE1123 $\mathrm{I}_{\mathrm{C}}$ vs $\mathrm{I}_{\mathrm{B}}$

The curve in Figure 6 can be used to determine the range of current limit of an LT1123 regulator circuit using an MJE1123 as a pass transistor. The curve was generated using the Beta versus $I_{C}$ curve of the MJE1123. The minimum and maximum value curves are extrapolated from the minimum and maximum Beta specifications.

## THERMAL CONSIDERATIONS

The thermal characteristics of three components need to be considered; the LT1123, the pass transistor, and $R_{D}$. Power dissipation should be calculated based on the worst case conditions seen by each component during normal operation.

The worst case power dissipation in the LT1123 is a function of drive current, supply voltage, and the value of $R_{D}$. Worst case dissipation for the LT1123 occurs when the drive current is equal to approximately one half of its maximum value. Figure 7 plots the worst case power dissipation in the LT1123 versus $R_{D}$ and $V_{I N}$. The graph was generated using the following formula:

$$
P_{D}=\frac{\left(V_{I N}-V_{B E}\right)^{2}}{4 R_{D}} ; R_{D}>10 \Omega
$$

where $V_{B E}=$ the emitter/base voltage of the PNP pass transistor (assumed to be 0.6 V )
For some operating conditions $R_{D}$ may be replaced with a short. This is possible in applications where the operating


LT1123 F07
Figure 7. Power in LT1123

## APPLICATIONS Information

requirements (input voltage and drive current) are at the low end and the output will not be shorted. For $R_{D}=0$ the following formula may be used to calculate the maximum power dissipation in the LT1123.

$$
P_{D}=\left(V_{I N}-V_{B E}\right)\left(I_{\text {DRIVE }}\right)
$$

where $V_{I N}=$ maximum input voltage
$V_{B E}=$ emitter/base voltage of PNP
$I_{\text {DRIVE }}=$ required maximum drive current
The maximum junction temperature rise above ambient for the LT1123 will be equal to the worst case power dissipation multiplied by the thermal resistance of the device. The thermal resistance of the device will depend upon how the device is mounted, and whether a heat sink is used. Measurements show that one of the most effective ways of heat sinking the T0-92 package is by utilizing the PC board traces attached to the leads of the package. The table below lists several methods of mounting and the measured value of thermal resistance for each method. All measurements were done in still air.

## THERMAL RESISTANCE

Package alone
$220^{\circ} \mathrm{C} / \mathrm{W}$
Package soldered into PC board with plated through holes only
$.175^{\circ} \mathrm{C} / \mathrm{W}$
Package soldered into PC board with $1 / 4 \mathrm{sq}$. in. of copper trace per lead.
$.145^{\circ} \mathrm{C} / \mathrm{W}$
Package soldered into PC board with plated through holes in board, no extra copper trace, and a clip-on type heat sink: Thermalloy type 2224B
$160^{\circ} \mathrm{C} / \mathrm{W}$
Aavid type 5754 ......................................................... $135^{\circ} \mathrm{C} / \mathrm{W}$
The maximum operating junction temperature of the LT1123 is $125^{\circ} \mathrm{C}$. The maximum operating ambient temperature will be equal to $125^{\circ} \mathrm{C}$ minus the maximum junction temperature rise above ambient.

The worst case power dissipation in $R_{D}$ needs to be calculated so that the power rating of the resistor can be determined. The worst case power in the resistor will occur when the drive current is at a maximum. Figure 8 plots the required power rating of $R_{D}$ versus supply voltage and resistor value. Power dissipation can be calculated using the following formula:

$$
P_{R_{D}}=\frac{\left(V_{\text {IN }}-V_{\text {BE }}-V_{\text {DRIVE }}\right)^{2}}{R}
$$



Figure 8. Power in $\mathbf{R}_{\mathbf{D}}$
where $V_{B E}=$ emitter/base voltage of the PNP pass
transistor
$V_{\text {DRIVE }}=$ voltage at the drive pin of the LT1123
$=V_{\text {SAT }}$ of the drive pin in the worst case
The worst case power dissipation in the PNP pass transistor is simply equal to:

$$
P_{\text {max }}=\left(V_{\text {IN }}-V_{\text {OUT }}\right)\left(\text { lout }_{\text {OU }}\right.
$$

where $V_{I N}=$ Maximum $V_{I N}$
IOUT $=$ Maximum I IUT
The thermal resistance of the MJE1123 is equal to:
$70^{\circ} \mathrm{C} / \mathrm{W}$ Junction to Ambient (no heat sink)
$1.67^{\circ} \mathrm{C} / \mathrm{W}$ Junction to Case
The PNP will normally be attached to either a chassis or a heat sink so the actual thermal resistance from junction to ambient will be the sum of the PNP's junction to case thermal resistance and the thermal resistance of the heat sink or chassis. For non-standard heat sinks the user will need to determine the thermal resistance by experiment.

The maximum junction temperature rise above ambient for the PNP pass transistor will be equal to the maximum power dissipation times the thermal resistance, junction to ambient, of the PNP. The maximum operating junction temperature of the MJE1123 is $150^{\circ} \mathrm{C}$. The maximum operating ambient temperature for the MJE1123 will be equal to $150^{\circ} \mathrm{C}$ minus the maximum junction temperature rise.

## APPLICATIONS INFORMATION

## THERMAL LIMITING

The thermal limit of the LT1123 can be used to protect both the LT1123 and the PNP pass transistor. This is accomplished by thermally coupling the LT1123 to the power transistor. There are clip type heat sinks available for the T0-92 package that will allow the LT1123 to be mounted to the same heat sink as the PNP pass transistor. One example is manufactured by IERC (part \#RUR67B1CB). The LT1123 should be mounted as close as possible to the PNP. If the output of the regulator circuit can be shorted, heat sinking must be adequate to limit the rate of temperature rise of the power device to approximately $50^{\circ} \mathrm{C} /$ minute. This can be accomplished with a fairly small heat sink, on the order of 3-4 square inches of surface area.

## DESIGN EXAMPLE

Given the following operating requirements:

$$
\begin{aligned}
& 5.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<7 \mathrm{~V} \\
& \text { louT }_{\text {MAX }}=1.5 \mathrm{~A} \\
& \text { Max ambient temp. }=70^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}
\end{aligned}
$$

1. The first step is to determine the required drive current. This can be found from the Maximum Dropout Voltage curve. 50 mA of drive current will guarantee 0.4 V dropout at an output current of 2 A . This satisfies our requirements.

$$
I_{\text {DRIVE }}=50 \mathrm{~mA}
$$

2. The next step is to determine the value of $R_{D}$. Based on 50 mA of drive current and a minimum input voltage of 5.5 V , we can select $\mathrm{R}_{\mathrm{D}}$ from the graph of Figure 4. From the graph the value of $R_{D}$ is equal to $50 \Omega$, so we should use the next lowest $5 \%$ value which is $47 \Omega$.

$$
\mathrm{R}_{\mathrm{D}}=47 \Omega
$$

3. We can now look at the thermal requirements of the circuit.
Worst case power in the LT1123 will be equal to:

$$
\frac{\left(V_{\text {INMAX }}-V_{B E}\right)^{2}}{4 R_{D}}
$$

Given: $V_{I N_{M A X}}=7 \mathrm{~V}, \mathrm{~V}_{\mathrm{BE}}=0.6 \mathrm{~V}, \mathrm{R}_{\mathrm{D}}=47 \Omega$
Then: $P_{\operatorname{MAX}}(L T 1123)=0.22 \mathrm{~W}$.
Assuming a thermal resistance of $150^{\circ} \mathrm{C} / \mathrm{W}$, the maximum junction temperature rise above ambient will be equal to $\left(\mathrm{P}_{\mathrm{MAX}}\right)\left(150^{\circ} \mathrm{C} / \mathrm{W}\right)=33^{\circ} \mathrm{C}$. The maximum operating junction temperature will be equal to the maximum ambient temperature plus the junction temperature rise above ambient. In this case we have ( maximum ambient $=70^{\circ} \mathrm{C}$ ) plus (junction temperature rise $=33^{\circ} \mathrm{C}$ ) is equal to $103^{\circ} \mathrm{C}$. This is well below the maximum operating junction temperature of $125^{\circ} \mathrm{C}$ for the LT1123.

The power rating for $R_{D}$ can be found from the plot of Figure 8 using $V_{I N}=7 V$ and $R_{D}=47 \Omega$. From the plot, $R_{D}$ should be sized to dissipate a minimum of $1 / 2 \mathrm{~W}$.

The worst case power dissipation, for normal operation, in the MJE1123 will be equal to:

$$
\left(\mathrm{V}_{\mathbb{N}_{\operatorname{MAX}}}-\mathrm{V}_{\text {OUT }}\right)\left(\mathrm{I}_{\text {OUT }}^{\text {MAX }} ⿵ 冂=(7 \mathrm{~V}-5 \mathrm{~V})(1.5 \mathrm{~A})=3 \mathrm{~W}\right.
$$

The maximum operating junction temperature of the MJE1123 is $150^{\circ} \mathrm{C}$. The difference between the maximum operating junction temperature of $150^{\circ} \mathrm{C}$ and the maximum ambient temperature of $70^{\circ} \mathrm{C}$ is $80^{\circ} \mathrm{C}$. The device must be mounted to a heat sink which is sized such that the thermal resistance from the junction of the MJE1123 to ambient is less than $80^{\circ} \mathrm{C} / 3 \mathrm{~W}=26.7^{\circ} \mathrm{C} / \mathrm{W}$.

It is recommended that the LT1123 be thermally coupled to the MJE1123 so that the thermal limit circuit of the LT1123 can protect both devices. In this case the ambient temperature for the LT1123 will be equal to the temperature of the heat sink. The heat sink temperature, under normal operating conditions, will have to be limited such that the maximum operating junction temperature of the LT1123 is not exceeded.
Refer to Linear Technology's list of Suggested Manufacturers of Specialized Components for information on where to find the required heat sinks, resistors and capacitors. This listing is available through Linear Technology's marketing department.

## TYPICAL APPLICATIONS

Isolated Feedback for Switching Regulators


5V Regulator with Anti-Sat Miminizes Ground Pin Current in Dropout


5V Shunt Regulator or Voltage Clamp


5V/2A Regulator with Remote Sensing


Undervoltage Indicator On for $\mathrm{V}_{\mathrm{I}}<\left(\mathrm{V}_{\mathrm{Z}}+5 \mathrm{~V}\right)$


Battery Backup Regulator


## TYPICAL APPLICATIONS



5V Regulator Powered by Multiple Battery Packs*


## feATURES

- Low Resistance Pass Transistor (0.25Q)
- Dropout Voltage, 0.75V @3A
- $\pm 1 \%$ Reference Voltage
- Accurate Programmable Current Limit
- Shutdown Capability
- Internal Reference Available
- Standard 5-Lead Packages
- Full Remote Sense
- Low Quiescent Current, $\approx 2.5 \mathrm{~mA}$
- Good High Frequency Ripple Rejection


## DESCRIPTION

The LT1185 is a 3A low dropout regulator with adjustable current limit and remote sense capability. It can be used as a positive output regulator with floating input or as a standard negative regulator with grounded input. The output voltage range is 2.5 V to 25 V , with $\pm 1 \%$ accuracy on the internal reference voltage.

The LT1185 uses a saturation-limited NPN transistor as the pass element. This device gives the linear dropout characteristics of an FET pass element with significantly less die area. High efficiency is maintained by using special anti-saturation circuitry that adjusts base drive to track load current. The "on resistance" is typically $0.25 \Omega$.

Accurate current limit is programmed with a single $1 / 8 \mathrm{~W}$ external resistor, with a range of zero to three amperes. A second, fixed internal limit circuit prevents destructive currents if the programming current is accidentally overranged. Shutdown of the regulator output is guaranteed when the program current is less than $1 \mu \mathrm{~A}$, allowing external logic control of output voltage.
The LT1185 has all the protection features of previous LTC regulators, including power limiting and thermal shutdown. The 5 -lead T0-3 package is specified for $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ operation and the 5 -lead TO-220 is specified over $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.
$5 \mathrm{~V}, 3 \mathrm{~A}$ Regulator with 3.5A Current Limit

*CURRENT LIMIT $=15 \mathrm{k} /$ RLIM $=3.5 \mathrm{~A}$

Dropout Voltage


## ABSOLUTE MAXIMUM RATINGS

Input Voltage............................................ 35V
Input-Output Differential . . . . . . . . . . . . . . . . . . . . . . . . . . . 30V
FB Voltage ................................................. 7 V
REF Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 F
Output Voltage . ............................................ . 30 V
Output Reverse Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 V
Operating Ambient Temperature Range

|  | $55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| LT1185C | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

Operating Junction Temperature Range*
Control Section
LT1185M $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ LT1185C .................................... $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Power Transistor Section LT1185M $-55^{\circ} \mathrm{C}$ to $175^{\circ} \mathrm{C}$
LT1185C $.0^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Lead Temperature (Soldering, 10 sec .). $300^{\circ} \mathrm{C}$
*See Application Section for details on calculating operating junction temperature.

## PACKAGE/ORDER INFORMATION



## ELECTRICAL CHARACTGRISTICS

Adjustable Version, $\mathrm{V}_{I N}=7.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {REF }}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}, \mathrm{R}_{\text {LIM }}=4.02 \mathrm{k}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage (At FB Pin) |  |  |  | 2.37 |  | V |
| Reference Voltage Tolerance (Note 1) | $V_{\text {IN }}-V_{\text {OUT }}=5 \mathrm{~V}$ |  |  | 0.3 | $\pm 1$ | \% |
|  | $\begin{aligned} & 1 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }} \leq 3 \mathrm{~A} \\ & \mathrm{~V}_{\text {IN }}-V_{\text {OUT }}=1.2 \mathrm{~V} \text { to } \mathrm{V}_{\text {IN }}=30 \mathrm{~V} \\ & \mathrm{P} \leq 25 \mathrm{~W}(\text { Note } 5) \\ & \mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\text {MAX }} \text { (Note 8) } \\ & \hline \end{aligned}$ | $\bullet$ |  | 1.0 | $\pm 2.5$ | \% |
| Feedback Pin Bias Current |  | $\bullet$ |  | 0.7 | 2 | $\mu \mathrm{A}$ |
| Dropout Voltage (Note 2) | $\begin{aligned} & I_{\text {OUT }}=0.5 \mathrm{~A} \\ & I_{\text {OUT }}=3 \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & 0.27 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.37 \\ & 1.0 \end{aligned}$ | V |
| Load Regulation (Note 6) | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=5 \mathrm{~mA} \text { to } 3 \mathrm{~A} \\ & \mathrm{~V}_{\text {IN }}-V_{\text {OUT }}=1.5 \mathrm{~V} \text { to } 10 \mathrm{~V} \end{aligned}$ |  |  | 0.05 | 0.3 | \% |
| Line Regulation (Note 6) | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ to 20 V |  |  | 0.002 | 0.01 | \% $N$ |
| Minimum Input Voltage | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}(\text { Note } 3) \\ & \mathrm{I}_{\text {OUT }}=3 \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & \hline 4 \\ & 4.3 \end{aligned}$ |  | V |
| Internal Current Limit (See Graph for Guaranteed Curve) | $\begin{aligned} & 1.5 \mathrm{~V} \leq V_{\text {IN }}-V_{\text {OUT }} \leq 10 \mathrm{~V} \\ & V_{\text {IN }}-V_{\text {OUT }}=15 \mathrm{~V} \\ & V_{\text {IN }}-V_{\text {OUT }}=20 \mathrm{~V} \\ & V_{\text {IN }}-V_{\text {OUT }}=30 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 3.3 \\ & 3.1 \\ & 2 \\ & 1.2 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.6 \\ & \\ & 3 \\ & 1.7 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.2 \\ & 4 \\ & 2.6 \\ & 1.0 \end{aligned}$ | A A A A A |
| External Current Limit Programming Constant | $\begin{aligned} & 5 \mathrm{k} \leq \mathrm{R}_{\mathrm{LIM}} \leq 15 \mathrm{k}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{~V} \\ & (\text { Note } 10) \end{aligned}$ | $\bullet$ |  | 15k |  | $A \cdot \Omega$ |

## LTI185

## electrichl characteristics

Adjustable Version, $\mathrm{V}_{\text {IN }}=7.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {REF }}, \mathrm{l}_{\text {OUT }}=1 \mathrm{~mA}, \mathrm{R}_{\text {LIM }}=4.02 \mathrm{k}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External Current Limit Error | $\begin{aligned} & 1 \mathrm{~A} \leq \mathrm{I}_{\mathrm{LIM}} \leq 3 \mathrm{~A} \\ & \mathrm{R}_{\mathrm{LIM}}=15 \mathrm{k} \cdot \mathrm{~A} \mathrm{I}_{\mathrm{LIM}} \end{aligned}$ | - |  | $\begin{aligned} & 0.02 \mathrm{ILM} \\ & 0.04 \mathrm{ILIM} \end{aligned}$ | $\begin{aligned} & 0.06 \mathrm{ILM}+0.03 \\ & 0.09 \mathrm{LIM}+0.05 \\ & \hline \end{aligned}$ | A |
| Quiescent Supply Current | $\begin{aligned} & \text { I OUT }=5 \mathrm{mV} \\ & 4 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 25 \mathrm{~V} \text { (Note 4) } \end{aligned}$ | $\bullet$ |  | 2.5 | 3.5 | mA |
| Supply Current Change with Load | $\begin{aligned} & V_{\text {IN }}-V_{\text {OUT }}=V_{\text {SAT }}(\text { Note } 9) \\ & V_{\text {IN }}-V_{\text {OUT }} \geq 2 V \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 25 \\ & 10 \end{aligned}$ | $\begin{aligned} & 40 \\ & 25 \end{aligned}$ | $\mathrm{mA} / \mathrm{A}$ <br> $\mathrm{mA} / \mathrm{A}$ |
| REF Pin Shutoff Current |  | $\bullet$ | 1 | 2 | 7 | $\mu \mathrm{A}$ |
| Thermal Regulation (See Applications Information) | $\begin{aligned} & V_{\text {IN }}-V_{\text {OUT }}=10 \mathrm{~V} \\ & I_{\text {OUT }}=5 \mathrm{~mA} \text { to } 2 \mathrm{~A} \end{aligned}$ |  |  | 0.005 | 0.014 | \%/W |
| Reference Voltage Temperature Coefficient | (Note 7) |  |  | 0.003 | 0.01 | $\% /{ }^{\circ} \mathrm{C}$ |
| Thermal Resistance Junction to Case | T0-3 Control Area Power Transistor TO-220 Control Area Power Transistor |  |  |  | $\begin{aligned} & 1 \\ & 3 \\ & 1 \\ & 3 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

The - denotes the specifications which apply over the full operating temperature range.
Note 1: Reference voltage is guaranteed both at nominal conditions (no load, $25^{\circ} \mathrm{C}$ ) and at worst case conditions of load, line, power, and temperature. An intermediate value can be calculated by adding the effects of these variables in the actual application. See the Applications Information section of this datasheet.
Note 2: Dropout voltage is tested by reducing input voltage until the output drops $1 \%$ below its nominal value. Tests are done at 0.5 A and 3 A . The power transistor looks basically like a pure resistance in this range so that minimum differential at any intermediate current can be calculated by interpolation; $\mathrm{V}_{\text {DROPOUT }}=0.25 \mathrm{~V}+0.25 \Omega \bullet \mathrm{I}_{\text {OUT }}$. For load current less than 0.5 A , see graph.
Note 3: "Minimum input voltage" is limited by base emitter voltage drive of the power transistor section, not saturation as measured in Note 2. For output voltages below 4V, "minimum input voltage" specification may limit dropout voltage before the power transistor saturation limitation.

Note 4: Supply current is measured on the ground pin, and does not include load current, $\mathrm{R}_{\text {LIM }}$, or output divider current.
Note 5: The 25 W power level is guaranteed for an input-output voltage of 8.3 V to 20V. At lower voltages the 3A limit applies, and at higher voltages the internal power limiting may restrict regulator power below 25 W . See graphs.
Note 6: Line and load regulation are measured on a pulse basis with a pulse width of $\approx 2 \mathrm{~ms}$, to minimize heating. DC regulation will be affected by thermal regulation and temperature coefficient of the reference. See Application Section for details.
Note 7: Guaranteed by design and correlation to other tests, but not tested.
Note 8: $\mathrm{T}_{\mathrm{jMIN}}=-55^{\circ} \mathrm{C}$ for the LT 1185 M and $0^{\circ} \mathrm{C}$ for the LT1185C.
$\mathrm{T}_{\text {jMAX }}=150^{\circ} \mathrm{C}$ for the LT 1185 M and $125^{\circ} \mathrm{C}$ for the LT1185C.
Note 9: $\mathrm{V}_{\text {SAT }}$ is the maximum specified dropout voltage; $0.25 \mathrm{~V}+(0.25)$ (IOUT).
Note 10: Current limit is programmed with a resistor from REF pin to GND pin. The value is $15 \mathrm{k} \Omega / \mathrm{L}_{\text {LIM }}$.

## TYPICAL PGRFORMANCE CHARACTERISTICS








Load Transient Response


## APPLICATIONS INFORMATION

## BLOCK DIAGRAM

A simplified block diagram of the LT1185 is shown in Figure 1. A 2.37 V bandgap reference is used to bias the input of the error amplifier A1, and the reference amplifier A2. A1 feeds a triple NPN pass transistor stage which has the two driver collectors tied to ground so that the main pass transistor can completely saturate. This topology normally has a problem with unlimited current in Q1 and Q2 when the input voltage is less than the minimum required to create a regulated output. The standard "fix" for this problem is to insert a resistor in series with Q1 and Q2 collectors, but this resistor must be low enough in value to
supply full base current for Q3 under worst case conditions, resulting in very high supply current when the input voltage is low. To avoid this situation, the LT1185 uses an auxiliary emitter on Q3 to create a drive limiting feedback loop which automatically adjusts the drive to Q1 so that the base drive to Q3 is just enough to saturate Q3, but no more. Under saturation conditions, the auxiliary emitter is acting like a collector to shunt away the output current of A1. When the input voltage is high enough to keep Q3 out of saturation, the auxiliary emitter current drops to zero even when Q3 is conducting full load current.


Figure 1. Block Diagram

## TYPICAL APPLICATIONS

Amplifier A2 is used to generate an internal current through Q4 when an external resistor is connected from the REF pin to ground. This current is equal to 2.37 V di vided by RLIM. It generates a current limit sense voltage across R1. The regulator will current limit via A4 when the voltage across R2 is equal to the voltage across R1. These two resistors essentially form a current "amplifier" with a gain of $350 / 0.055=6,360$. Good temperature drift is inherent because R1 and R2 are made from the same diffusions. Their ratio, not absolute value, determines current limit. Initial accuracy is enhanced by trimming R1 slightly at wafer level. Current limit is equal to $15 \mathrm{k} \Omega /$ RLIM.
D1 and I1 are used to guarantee regulator shutdown when REF pin current drops below $2 \mu \mathrm{~A}$. A current less than $2 \mu \mathrm{~A}$ through Q4 causes the + input of A5 to go low and shut down the regulator via D2.

A3 is an internal current limit amplifier which can override the external current limit. It provides "goof proof" protection for the pass transistor. Although not shown, A3 has a non-linear foldback characteristic at input-output voltages above 12 V to guarantee safe area protection for Q3. See "Internal Current Limit" graph in the Typical Performance Characteristics of this datasheet.

## SETTING OUTPUT VOLTAGE

The LT1185 output voltage is set by two external resistors (see Figure 2). Internal reference voltage is trimmed to 2.37V so that a standard $1 \% 2.37 \mathrm{k}$ resistor (R1) can be used to set divider current at 1 mA . R2 is then selected from;

$$
\text { R2 } 2=\frac{\left(V_{\text {OUT }}-2.37\right) R 1}{V_{\text {REF }}}
$$

for $R 1=2.37 \mathrm{k}$ and $\mathrm{V}_{\mathrm{REF}}=2.37 \mathrm{~V}$, this reduces to;

$$
\text { R2 = } \mathrm{V}_{\text {OUT }}-2.37 \text { (kR) }
$$

suggested values of $1 \%$ resistors are shown.

| V OUT | R2 WHEN R1 $=2.37 \mathrm{k}$ |
| :---: | :---: |
| 5 V | 2.67 k |
| 5.2 V | 2.87 k |
| 6 V | 3.65 k |
| 12 V | 9.76 k |
| 15 V | 12.7 k |

## OUTPUT CAPACITOR

The LT1185 has a collector output NPN pass transistor, which makes the open loop output impedance much higher than an emitter follower. Open loop gain is a direct function of load impedance, and causes a main loop "pole" to be created by the output capacitor, in addition to an internal pole in the error amplifier. To ensure loop stability, the output capacitor must have an ESR (effective series resistance) which has an upper limit of $2 \Omega$, and a lower limit of 0.2 divided by the capacitance in $\mu \mathrm{F}$. A $2 \mu \mathrm{~F}$ output capacitor, for instance, should have a maximum ESR of $2 \Omega$, and a minimum of $0.2 / 2=0.1 \Omega$. These values are easily encompassed by standard solid tantalum capacitors, but occasionally a solid tantalum unit will have $a b$ normally high ESR, especially at very low temperatures. The suggested $2 \mu \mathrm{~F}$ value shown in the circuit applications should be increased to $4.7 \mu \mathrm{~F}$ for $-40^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ designs if the $2 \mu \mathrm{~F}$ units cannot be guaranteed to stay below $2 \Omega$ at these temperatures.
Although solid tantalum capacitors are suggested, other types can be used if they meet the ESR requirements. Standard aluminum electrolytic capacitors need to be upward of $25 \mu \mathrm{~F}$ in general to hold $2 \Omega$ maximum ESR, especially at low temperatures. Ceramic, plastic film, and monolithic capacitors have a problem with ESR being too low. These types should have a $1 \Omega$ carbon resistor in series to guarantee loop stability.

The output capacitor should be located close to the regulator ( $\leq 3^{\prime \prime}$ ) to avoid excessive impedance due to lead inductance. $6^{\prime \prime}$ lead length $\left(2 \times 3^{\prime \prime}\right)$ will generate an extra $0.8 \Omega$ inductive reactance at 1 MHz , and unity gain frequency can be up to that value.

For remote sense applications, the capacitor should still be located close to the regulator. Additional capacitance can be added at the remote sense point, but the remote capacitor must be at least $2 \mu \mathrm{~F}$ solid tantalum. It cannot be a low ESR type like ceramic or mylar unless a $0.5 \Omega-1 \Omega$ carbon resistor is added in series with the capacitor. Logic boards with multiple low ESR bypass capacitors should have a solid tantalum unit added in parallel whose value is approximately five times the combined value of low ESR capacitors.

## APPLICATIONS INFORMATION

Large output capacitors (electrolytic or solid tantalum) will not cause the LT1185 to oscillate, but they will cause a damped "ringing" at light load currents where the ESR of the capacitor is several orders of magnitude lower than the load resistance. This ringing only occurs as a result of transient load or line conditions and normally causes no problems because of its low amplitude ( $\leq 25 \mathrm{mV}$ ).

## HEAT SINKING

The LT1185 will normally be used with a heatsink. The size of the heatsink is determined by load current, input and output voltage, ambient temperature, and the thermal resistance of the regulator, junction-to-case ( $\theta_{\mathrm{j}} \mathrm{c}$ ). The LT1185 has two separate values for $\theta_{\mathrm{j}}^{\mathrm{c}}$; one for the power transistor section, and a second, lower value for the control section. The reason for two values is that the power transistor is capable of operating at higher continuous temperatures than the control circuitry. At low power levels, the two areas are at nearly the same temperature, and maximum temperature is limited by the control area. At high power levels, the power transistor will be at a significantly higher temperature than the control area and its maximum operating temperature will be the limiting factor.

To calculate heatsink requirements, you must solve a thermal resistance formula twice, one for the power transistor and one for the control area. The lowest value obtained for heatsink thermal resistance must be used. In these equations, two values for maximum junction temperature and junction-to-case thermal resistance are used, as given in the Electrical Specifications.

$$
\theta_{H S}=\frac{T_{\text {iMAX }}-T_{\text {AMAX }}}{P}-\theta_{j c}-\theta_{\text {CHS }}
$$

$\theta_{H S}=$ Maximum heatsink thermal resistance.
$\theta_{\mathrm{j}}=\mathrm{LT} 1185$ junction-to-case thermal resistance.
$\theta_{\mathrm{CHS}}=$ Case to heatsink (interface) thermal resistance, including any insulating washers.
$\mathrm{T}_{\mathrm{jMAX}}=\mathrm{LT} 1185$ maximum operating junction temperature.
$T_{\text {AMAX }}=$ Maximum ambient temperature in customers application.

$$
\begin{aligned}
P & =\text { Device dissipation } \\
& =\left(V_{I N}-V_{\text {OUT }}\right)(\text { IOUT })+\frac{\text { IOUT }}{40}\left(V_{I N}\right) .
\end{aligned}
$$

Example - A commercial version of the LT1185 in the TO220 package is to be used with a maximum ambient temperature of $60^{\circ} \mathrm{C}$. Output voltage is 5 V at 2 A . Input voltage can vary from 6 V to 10 V . Assume an interface resistance of $1^{\circ} \mathrm{C} / \mathrm{W}$.

First solve for control area, where the maximum junction temperature is $125^{\circ} \mathrm{C}$ for the $\mathrm{TO}-220$ package, and $\theta_{\mathrm{j}} \mathrm{C}=1^{\circ} \mathrm{C} / \mathrm{W}$

$$
P=(10 V-5 V)(2 A)+\frac{2 A}{40}(10 V)=10.5 W
$$

$\theta H S=\frac{125^{\circ} \mathrm{C}-60^{\circ} \mathrm{C}}{10.5 \mathrm{~W}}-1^{\circ} \mathrm{C} / \mathrm{W}-1^{\circ} \mathrm{C} / \mathrm{W}=4.2^{\circ} \mathrm{C} / \mathrm{W}$
Next, solve for power transistor limitation, with $\mathrm{T}_{\mathrm{j} M A X}=$ $150^{\circ} \mathrm{C}, \theta_{\mathrm{j} \mathrm{C}}=3^{\circ} \mathrm{C} / \mathrm{W}$

$$
\theta \mathrm{HS}=\frac{150-60}{10.5}-3-1=4.6^{\circ} \mathrm{C} / \mathrm{W}
$$

The lowest number must be used, so heatsink resistance must be less than $4.2^{\circ} \mathrm{C} / \mathrm{W}$.

Some heatsink datasheets show graphs of heatsink temperature rise vs power dissipation instead of listing a value for thermal resistance. The formula for $\theta_{\mathrm{HS}}$ can be rearranged to solve for maximum heatsink temperature rise;

$$
\Delta T_{H S}=T_{j M A X}-T_{A M A X}-P\left(\theta_{j} C+\theta_{C H S}\right)
$$

Using numbers from the previous example;

$$
\begin{aligned}
& \Delta T_{H S}=125^{\circ} \mathrm{C}-60-10.5(1+1)=44^{\circ} \mathrm{C} \text { control section } \\
& \Delta T_{H S}=150^{\circ} \mathrm{C}-60-10.5(3+1)=48^{\circ} \mathrm{C} \text { power transistor }
\end{aligned}
$$

The smallest rise must be used, so heatsink temperature rise must be less than $44^{\circ} \mathrm{C}$ at a power level of 10.5 W .

For board level applications, where heatsink size may be critical, one is often tempted to use a heatsink which barely meets the requirements. This is permissible if correct assumptions were made concerning maximum ambient temperature and power levels. One complicating factor is that local ambient temperature may be somewhat

## APPLICATIONS INFORMATION

higher because of the point source of heat. The consequences of excess junction temperature include poor reliability, especially for plastic packages, and the possibility of thermal shutdown or degraded electrical characteristics. The final design should be checked in situ with a thermocouple attached to the regulator case under worst case conditions of high ambient, high input voltage, and full load.

## What About Overloads?

IC regulators with thermal shutdown, like the LT1185, allow heatsink designs which concentrate on worst case "normal" conditions and ignore "fault" conditions. An output overload or short may force the regulator to exceed its maximum junction temperature rating, but thermal shutdown is designed to prevent regulator failure under these conditions. A word of caution however; thermal shutdown temperatures are typically $175^{\circ} \mathrm{C}$ in the control portion of the die and $180^{\circ} \mathrm{C}-225^{\circ} \mathrm{C}$ in the power transistor section. Extended operation at these temperatures can cause permanent degradation of plastic encapsulation. Designs which may be subjected to extended periods of overload should either use the hermetic TO-3 package or increase heatsink size. Foldback current limiting can be implemented to minimize power levels under fault conditions.

## EXTERNAL CURRENT LIMIT

The LT1185 requires a resistor to set current limit. The value of this resistor is $15 \mathrm{k} \Omega$ divided by the desired current limit (in amps). The resistor for 2A current limit would be $15 \mathrm{k} \Omega / 2 \mathrm{~A}=7.5 \mathrm{k} \Omega$. Tolerance over temperature is $\pm 10 \%$, so current limit is normally set $15 \%$ above maximum load current. Foldback limiting can be employed if short circuit currents must be lower than full load current. (See Typical Applications.)

The LT1185 has internal current limiting which will override external curent limit if power in the pass transistor is
excessive. The internal limit is $\approx 3.6 \mathrm{~A}$ with a foldback characteristic which is dependent on input-output voltage, not output voltage per se. (See Typical Performance Characteristics.)

## GROUND PIN CURRENT

Ground pin current for the LT1185 is approximately 2 mA plus lout/40. At lout $=3 \mathrm{~A}$, ground pin current is typically $2 \mathrm{~mA}+3 / 40=77 \mathrm{~mA}$. Worst case guarantees on the ratio of lout to ground pin current are contained in the Electrical Specifications.
Ground pin current can be important for two reasons. It adds to power dissipation in the regulator and it can affect load/line regulation if a long line is run from the ground pin to load ground. The additional power dissipation is found by multiplying ground pin current by input voltage. In a typical example, with $\mathrm{V}_{\mathbb{I}}=8 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$, and $\mathrm{l}_{\text {OUT }}=2 \mathrm{~A}$, the LT1185 will dissipate $(8 \mathrm{~V}-5 \mathrm{~V})(2 \mathrm{~A})=6 \mathrm{~W}$ in the pass transistor and $(2 \mathrm{~A} / 40)(8 \mathrm{~V})=0.4 \mathrm{~W}$ in the internal drive circuitry. This is only a $1.5 \%$ efficiency loss, and a $6.7 \%$ increase in regulator power dissipation, but these values will increase at higher output voltages.

Ground pin current can affect regulation as shown in Figure 2. Parasitic resistance in the ground pin lead will create a voltage drop which increases output voltage as load current is increased. Similarly, output voltage can decrease as input voltage increases because the "lout 140 " component of ground pin current drops significantly at higher input-output differentials. These effects are small enough to be ignored for local regulation applications, but for remote sense applications, they may need to be considered. $0.4 \Omega$ in the ground lead could cause an output voltage error of up to $(3 \mathrm{~A} / 40)(0.4 \Omega)=30 \mathrm{mV}$, or $0.6 \%$ at $V_{\text {out }}=5 \mathrm{~V}$. Note that if the sense leads are connected as shown in Figure 2, with $r_{\mathrm{a}} \approx 0 \Omega$, this error is a fixed number of millivolts, and does not increase as a function of DC output voltage.

## APPLICATIONS INFORMATION


*R1 SHOULD BE CONNECTED DIRECTLY TO GROUND LEAD, NOT TO THE LOAD, SO THAT $r_{a} \approx 00$. THIS LIMITS THE OUTPUT VOLTAGE ERROR TO (IGND) ( $r_{b}$ ). ERRORS CREATED BY $r_{a}$ ARE MULTIPLIED BY ( $1+$ R2/R1). NOTE THAT VOUT INCREASES WITH INCREASING GROUND PIN CURRENT. R2 SHOULD BE CONNECTED DIRECTLY TO LOAD FOR REMOTE SENSING.

Figure 2. Proper Connection of Positive Sense Lead

## SHUTDOWN TECHNIQUES

The LT1185 can be shut down by open-circuiting the REF pin. The current flowing into this pin must be less than $1 \mu \mathrm{~A}$ to guarantee shutdown. Figure 3 details several ways to create the "open" condition, with various logic levels. For variations on these schemes, simply remember that the voltage on the REF pin is 2.4 V negative with respect to the ground pin.

## OUTPUT OVERSHOOT

Very high input voltage slew rate during startup may cause the LT1185 output to overshoot. Up to $20 \%$ overshoot could occur with input voltage ramp-up rate exceeding $1 \mathrm{~V} / \mu \mathrm{s}$. This condition cannot occur with normal 50 Hz to 400 Hz rectified AC inputs because parasitic resistance and inductance will limit rate of rise even if the power switch is closed at the peak of the AC line voltage. This as-
sumes that the switch is in the AC portion of the circuit. If instead, a switch is placed directly in the regulator input so that a large filter capacitor is precharged, fast input slew rates will occur on switch closure. The output of the regulator will slew at a rate set by current limit and output capacitor size; $\mathrm{dVdt}=\mathrm{l}_{\text {LIM }} / \mathrm{C}_{\text {Out }}$. 3.6 A and $2.2 \mu \mathrm{~F}$ allow the output to slew at $1.6 \mathrm{~V} / \mu \mathrm{s}$ and overshoot can occur. This overshoot can be reduced to a few hundred millivolts or less by increasing the output capacitor to $10 \mu \mathrm{~F}$ and/or reducing current limit so that output slew rate is held below $0.5 \mathrm{~V} / \mu \mathrm{s}$.

A second possibility for creating output overshoot is recovery from an output short. Again, the output slews at a rate set by current limit and output capacitance. To avoid overshoot, the ratio luim/Cout should be less than $0.5 \times 10^{6}$. Remember that load capacitance can be added to Cout for this calculation. Many loads will have multiple supply bypass capacitors that total more than CouT.

## APPLICATIONS INFORMATION

+5V Logic, Positive Regulated Output

+5V Logic, Negative Regulated Output


Figure 3. Shutdown Techniques

## APPLICATIONS INFORMATION

## THERMAL REGULATION

IC regulators have a regulation term not found in discrete designs because the power transistor is thermally coupled to the reference. This creates a shift in the output voltage which is proportional to power dissipation in the regulator.

$$
\begin{aligned}
\Delta V_{\text {OUT }} & =P\left(K 1+K 2 \theta_{j A}\right) \\
& =\left(\text { lout }^{\prime}\right)\left(V_{I N}-V_{\text {OUT }}\right)\left(K 1+K 2 \theta_{j A}\right)
\end{aligned}
$$

K 1 and K 2 are constants. K 1 is a fast time constant effect caused by die temperature gradients which are established within 50 ms of a power change. K1 is specified on the datasheet as thermal regulation, in percent per watt.

K2 is a long time constant term caused by the temperature drift of the regulator reference voltage. It is also specified, but in percent per degree centigrade. It must be multiplied by overall thermal resistance, junction-to-ambient, $\theta_{\mathrm{j}} \mathrm{A}$.

As an example, assume a 5 V regulator with an input voltage of 8 V , load current of 2 A , and a total thermal resistance of $4^{\circ} \mathrm{C} W$, including junction-to-case, (use control area specification), interface, and heatsink resistance. K1 and K2, respectively, from the datasheet are $0.014 \% / \mathrm{W}$ and $0.01 \% /{ }^{\circ} \mathrm{C}$.

$$
\begin{aligned}
\Delta V_{\text {OUT }} & =(2 A)(8 V-5 V)(0.014+0.01 \bullet 4) \\
& =0.32 \%
\end{aligned}
$$

This shift in output voltage could be in either direction because K1 and K2 can be either positive or negative.

Thermal regulation is already included in the worst case reference specification.

## OUTPUT VOLTAGE REVERSAL

Some IC regulators suffer from a latch-up state when their output is forced to a reverse voltage of as little as one diode drop. The latch-up state can be triggered without a fault condition when the load is connected to an opposite polarity supply instead of to ground. If the second supply is turned-on first, it will pull the output of the first supply to a reverse voltage through the load. The first supply may then latch-off when turned on. This problem is particularly annoying because the diode clamps which should always be used to protect against polarity reversal do not usually stop the latch-up problem.

The LT1185 is designed to allow output reverse polarity of several volts without damage or latch-up, so that a simple diode clamp can be used.

## TYPICAL APPLICATIONS

Foldback Current Limiting


Auxiliary +12 V Low Dropout Regulator for Switching Supply


## TYPICAL APPLICATIONS

Low Input Voltage Monitor Tracks Dropout Characteristic

*3" \#26 WIRE
**RA DETERMINES TRIP POINT AT IOUT $=0$. R6 DETERMINES INCREASE OF TRIP POINT AS IOUT INCREASES.
TRIP POINT FOR $V_{I N}=V_{\text {OUT }}\left(1+\frac{R 4 \cdot R 7}{R 3 \cdot R 6}\right)+I_{\text {OUT }} \frac{R 5 \cdot R 7}{R 6}$
FOR VALUES SHOWN, TRIP POINT FOR VIN IS
$V_{\text {OUT }}+0.37 \mathrm{~V}$ AT I I OUT $=0$, AND V OUT +1.18 V AT IOUT $=3 \mathrm{~A}$
tDO NOT SUBSTITUTE. OP AMP MUST HAVE COMMON MODE RANGE EQUAL TO NEGATIVE SUPPLY.

Time Delayed Startup


ALL DIODES 1 N4148
*SEE CHART FOR DELAY TIME VERSUS (C3) (R3//RLIM) PRODUCT.
**FOR LONG DELAY TIMES, REPLACE D2 WITH 2N3906 TRANSISTOR AND USE R3 ONLY FOR CALCULATING DELAY TIME. R3 CAN INCREASE TO $100 \mathrm{k} \Omega$.
†LIM IS $\approx 11 \mathrm{kQ} / \mathrm{R}$ LIM, INSTEAD OF $15 \mathrm{kK} \Omega$, BECAUSE OF VOLTAGE DROP IN D1. TEMPERATURE
COEFFICIENT OF ILIM WILL BE $\approx+0.11 \%{ }^{\circ} \mathrm{C}$, SO ADEQUATE MARGIN MUST BE ALLOWED
FOR COLD OPERATION.
$\ddagger$ D3 PROVIDES FAST RESET OF TIMING. INPUT MUST DROP TO A LOW VALUE TO RESET TIMING.

Delay Time


## TYPICAL APPLICATIONS

Logic Controlled 3A Low Side Switch with Fault Protection


Improved High Frequency Ripple Rejection


C3IMPROVES HIGH FREQUENCY RIPPLE REJECTION BY 6 dB AT VOUT $=5 \mathrm{~V}$, AND BY 14 dB AT $V_{O U T}=12 \mathrm{~V} . \mathrm{C} 1 \mathrm{IS}$ INCREASED TO $4.7 \mu \mathrm{~F}$ TO ENSURE GOOD LOOP STABILITY WHEN C3 IS USED.
001－カ


## SECTION 4-POWER PRODUCTS

## POWER AND MOTOR CONTROL

LT1158, Half Bridge N-Channel Power MOSFET Driver ..... 4-102
LT1241-45, High Speed Current Mode Pulse Width Modulators ..... 4-122
LT1246, 1MHz Off-Line Current Mode PWM ..... 4-134
LT1432, 5V High Efficiency Step-Down Switching Regulator Controller ..... 4-145

## feATURES

- Drives Gate of Top Side MOSFET Above $\mathrm{V}^{+}$
- Operates at Supply Voltages from 5V to 30V
- 150ns Transition Times Driving 3000pF
- Adaptive Non-Overlap Gate Drives
- Continuous Current Limit Protection
- Auto Shutdown and Retry Capability
- Internal Charge Pump for DC Operation
- Built-In Gate Voltage Protection
- Compatible with Current-Sensing MOSFETs
- TTL/CMOS Input Levels
- Fault Output Indication


## APPLICATIONS

- PWM of High Current Inductive Loads
- Half Bridge and Full Bridge Motor Control
- Synchronous Step-Down Switching Regulators
- Three-Phase Brushless Motor Drive
- High Current Transducer Drivers
- Battery Operated Logic-Level MOSFETs


## DESCRIPTIOn

A single input pin on the LT1158 synchronously controls two N-channel power MOSFETs in a totem pole configuration. Unique adaptive protection against shoot-through currents eliminates all matching requirements for the two MOSFETs. This greatly eases the design of high efficiency motor control and switching regulator systems.

A continuous current limit loop in the LT1158 regulates short-circuit current in the top power MOSFET. Higher start-up currents are allowed as long as the MOSFET VD does not exceed 1.2 V . By returning the fault output to the enable input, the LT1158 will automatically shut down in the event of a fault and retry when an internal pullup current has recharged the enable capacitor.

An on-chip charge pump is switched in when needed to turn on the top N -channel MOSFET continuously. Special circuitry ensures that the top side gate drive is safely maintained in the transition between PWM and DC operation. The gate to source voltages are internally limited to 14.5 V when operating at higher supply voltages.

## TYPICAL APPLICATION



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Pins 2, 10) 36 V
Boost Voltage (Pin 16) 56 V
Continuous Output Currents (Pins 1, 9, 15) ........ 100 mA Sense Voltages (Pins 11, 12).................. -5 V to $\mathrm{V}^{+}+5 \mathrm{~V}$
Top Source Voltage (Pin 13)................... -5 V to $\mathrm{V}^{+}+5 \mathrm{~V}$
Boost to Source Voltage (V16-V13) ....... -0.3 V to 20 V
Operating Temperature Range
LT1158C
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LT1158I ........................................... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Junction Temperature (Note 1)
LT1158C ....................................................... $125^{\circ} \mathrm{C}$
LT1158I ........................................................ $150^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION


ELECTRICAL CHARACTERISTICS Test Circuit, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=\mathrm{V} 16=12 \mathrm{~V}, \mathrm{~V} 11=\mathrm{V} 12=\mathrm{V} 13=0 \mathrm{~V}$, Pins 1 and 4 open, Gate Feedback pins connected to Gate Drive pins unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | LT11581 |  |  | LT1158C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{I}_{2}+\mathrm{I}_{10}$ | DC Supply Current (Note 2) | $\begin{aligned} & \mathrm{V}^{+}=30 \mathrm{~V}, \mathrm{~V} 16=15 \mathrm{~V}, \mathrm{~V} 4=0.5 \mathrm{~V} \\ & \mathrm{~V}^{+}=30 \mathrm{~V}, \mathrm{~V} 16=15 \mathrm{~V}, \mathrm{~V} 6=0.8 \mathrm{~V} \\ & \mathrm{~V}^{+}=30 \mathrm{~V}, \mathrm{~V} 16=15 \mathrm{~V}, \mathrm{~V} 6=2 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 4.5 \\ 8 \\ \hline \end{gathered}$ | $\begin{gathered} 2.2 \\ 7 \\ 13 \end{gathered}$ | $\begin{gathered} 3 \\ 10 \\ 18 \end{gathered}$ | $\begin{gathered} 4.5 \\ 8 \end{gathered}$ | $\begin{gathered} 2.2 \\ 7 \\ 73 \end{gathered}$ | $\begin{gathered} 3 \\ 10 \\ 18 \end{gathered}$ | mA mA mA |
| ${ }_{16}$ | Boost Current | $\mathrm{V}^{+}=\mathrm{V} 13=30 \mathrm{~V}, \mathrm{~V} 16=45 \mathrm{~V}, \mathrm{~V} 6=0.8 \mathrm{~V}$ |  |  | 3 | 4.5 |  | 3 | 4.5 | mA |
| V6 | Input Threshold |  | $\bullet$ | 0.8 | 1.4 | 2 | 0.8 | 1.4 | 2 | V |
| 16 | Input Current | $\mathrm{V} 6=5 \mathrm{~V}$ | $\bullet$ |  | 5 | 15 |  | 5 | 15 | $\mu \mathrm{A}$ |
| V4 | Enable Low Threshold | $\mathrm{V} 6=0.8 \mathrm{~V}$, Monitor V9 | $\bullet$ | 0.9 | 1.15 | 1.4 | 0.85 | 1.15 | 1.4 | V |
| $\Delta \mathrm{V} 4$ | Enable Hysteresis | V6 $=0.8 \mathrm{~V}$, Monitor V9 | $\bullet$ | 1.3 | 1.5 | 1.7 | 1.2 | 1.5 | 1.8 | V |
| $\mathrm{I}_{4}$ | Enable Pullup Current | $\mathrm{V} 4=0 \mathrm{~V}$ | $\bullet$ | 15 | 25 | 35 | 15 | 25 | 35 | $\mu \mathrm{A}$ |
| V15 | Charge Pump Voltage | $\begin{aligned} & \mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V} 6=2 \mathrm{~V}, \text { Pin } 16 \text { open, } \mathrm{V} 13 \rightarrow 5 \mathrm{~V} \\ & \mathrm{~V}^{+}=30 \mathrm{~V}, \mathrm{~V} 6=2 \mathrm{~V}, \text { Pin } 16 \text { open, } \mathrm{V} 13 \rightarrow 30 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{gathered} 9 \\ 40 \end{gathered}$ | $\begin{aligned} & 11 \\ & 43 \end{aligned}$ | 47 | $\begin{gathered} 9 \\ 40 \end{gathered}$ | $\begin{aligned} & 11 \\ & 43 \\ & \hline \end{aligned}$ | 47 | V |
| V9 | Bottom Gate "ON" Voltage | $\mathrm{V}^{+}=\mathrm{V} 16=18 \mathrm{~V}, \mathrm{~V} 6=0.8 \mathrm{~V}$ | $\bullet$ | 12 | 14.5 | 17 | 12 | 14.5 | 17 | V |
| V1 | Boost Drive Voltage | $\mathrm{V}^{+}=\mathrm{V} 16=18 \mathrm{~V}, \mathrm{~V} 6=0.8 \mathrm{~V}, 100 \mathrm{~mA}$ Pulsed Load | $\bullet$ | 12 | 14.5 | 17 | 12 | 14.5 | 17 | V |

ELECTRICPL CHARACTERSTICS Test Circuit, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=\mathrm{V} 16=12 \mathrm{~V}, \mathrm{~V} 11=\mathrm{V} 12=\mathrm{V} 13=0 \mathrm{~V}$, Pins 1 and 4
open, Gate Feedback pins connected to Gate Drive pins unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | LT1158 |  |  | LT1158C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| V14-V13 | Top Turn-Off Threshold | $\mathrm{V}^{+}=\mathrm{V} 16=5 \mathrm{~V}, \mathrm{~V} 6=0.8 \mathrm{~V}$ |  | 1 | 1.75 | 2.5 | 1 | 1.75 | 2.5 | V |
| V8 | Bottom Turn-Off Threshold | $\mathrm{V}^{+}=\mathrm{V} 16=5 \mathrm{~V}, \mathrm{~V} 6=2 \mathrm{~V}$ |  | 1 | 1.5 | 2 | 1 | 1.5 | 2 | V |
| 15 | Fault Output Leakage | $\mathrm{V}^{+}=30 \mathrm{~V}, \mathrm{~V} 16=15 \mathrm{~V}, \mathrm{~V} 6=2 \mathrm{~V}$ | $\bullet$ |  | 0.1 | 1 |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| V5 | Fault Output Saturation | $\mathrm{V}^{+}=30 \mathrm{~V}, \mathrm{~V} 16=15 \mathrm{~V}, \mathrm{~V} 6=2 \mathrm{~V}, 15=10 \mathrm{~mA}$ |  |  | 0.5 | 1 |  | 0.5 | 1 | V |
| V12-V11 | Fault Conduction Threshold | $\mathrm{V}^{+}=30 \mathrm{~V}, \mathrm{~V} 16=15 \mathrm{~V}, \mathrm{~V} 6=2 \mathrm{~V}, 15=100 \mu \mathrm{~A}$ |  | 90 | 110 | 130 | 85 | 110 | 135 | mV |
| V12-V11 | Current Limit Threshold | $\mathrm{V}^{+}=30 \mathrm{~V}, \mathrm{~V} 16=15 \mathrm{~V}, \mathrm{~V} 6=2 \mathrm{~V}$, Closed Loop | $\bullet$ | $\begin{aligned} & 130 \\ & 120 \end{aligned}$ | 150 | $\begin{aligned} & 170 \\ & 180 \end{aligned}$ | $\begin{aligned} & 120 \\ & 120 \end{aligned}$ | 150 | $\begin{aligned} & 180 \\ & 180 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| V12-V11 | Current Limit Inhibit $V_{D S}$ Threshold | $\begin{aligned} & \mathrm{V}^{+}=\mathrm{V} 12=12 \mathrm{~V}, \mathrm{~V} 6=2 \mathrm{~V} \text {, Decrease } \mathrm{V} 11 \\ & \text { until } \mathrm{V} 15 \text { goes low } \end{aligned}$ |  | 1.1 | 1.25 | 1.4 | 1.1 | 1.25 | 1.4 | V |
| $\mathrm{t}_{\mathrm{R}}$ | Top Gate Rise Time | Pin $6(+)$ Transition, Meas. V15-V13 (Note 3) | $\bullet$ |  | 130 | 250 |  | 130 | 250 | ns |
| $t_{D}$ | Top Gate Turn-Off Delay | Pin 6 (-) Transition, Meas. V15-V13 (Note 3) | $\bullet$ |  | 350 | 550 |  | 350 | 550 | ns |
| $\mathrm{t}_{\text {F }}$ | Top Gate Fall Time | Pin $6(-)$ Transition, Meas. V15-V13 (Note 3) | $\bullet$ |  | 120 | 250 |  | 120 | 250 | ns |
| tr | Bottom Gate Rise Time | Pin $6(-)$ Transition, Meas. V9 (Note 3) | $\bullet$ |  | 130 | 250 |  | 130 | 250 | ns |
| $t_{\text {d }}$ | Bottom Gate Turn-Off Delay | Pin 6 (+) Transition, Meas. V9 (Note 3) | $\bullet$ |  | 200 | 400 |  | 200 | 400 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Bottom Gate Fall Time | Pin 6 (+) Transition, Meas. V9 (Note 3) | $\bullet$ |  | 100 | 200 |  | 100 | 200 | ns |

The - denotes specifications that apply over the full operating temperature range.
Note 1: $T_{J}$ is calculated from the ambient temperature $T_{A}$ and power dissipation $P_{D}$ according to the following formulas:
LT1158IN, LT1158CN: $T_{J}=T_{A}+\left(P_{D} \times 70^{\circ} \mathrm{C} / \mathrm{W}\right)$
LT1158IS, LT1158CS: $T_{J}=T_{A}+\left(P_{D} \times 110^{\circ} \mathrm{C} / \mathrm{W}\right)$

Note 2: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See typical performance characteristics and applications information.
Note 3: Gate rise times are measured from 2 V to 10 V , delay times are measured from the input transition to when the gate voltage has decreased to 10 V , and fall times are measured from 10 V to 2 V .

## TYPICAL PGRFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



Enable Thresholds


LT1158 G07

Current Limit Inhibit $\mathrm{V}_{\text {DS }}$ Threshold



Fault Conduction Threshold


LT1158 G08

Input Thresholds


Current Limit Threshold


Bottom Gate Rise Time


Bottom Gate Fall Time


## TYPICAL PERFORMANCG CHARACTERISTICS



## PIn functions

Pin 1 (Boost Drive): Recharges and clamps the bootstrap capacitor to 14.5 V higher than pin 13 via an external diode.
Pin2 $\mathbf{( V}^{+}$): Main supply pin; must be closely decoupled to the ground pin 7 .
Pin 3 (Bias): Decouple point for the internal 2.6 V bias generator. Pin 3 cannot have any external DC loading.
Pin 4 (Enable): When left open, the LT1158 operates normally. Pulling pin 4 low holds both MOSFETs off regardess of the input state.
Pin 5 (Fault): Open collector NPN output which turns on when V12 - V11 exceeds the fault conduction threshold.
Pin 6 (Input): Taking pin 6 high turns the top MOSFET on and bottom MOSFET off; pin 6 low reverses these states. An input latch captures each low state, ignoring an ensuing high until pin 13 has gone below 2.6 V .
Pin 8 (Bottom Gate Feedback): Must connect directly to the bottom power MOSFET gate. The top MOSFET turnon is inhibited until pin 8 has discharged to 1.5 V . A holdon current source also feeds the bottom gate via pin 8.
Pin 9 (Bottom Gate Drive): The high current drive point for the bottom MOSFET. When a gate resistor is used, it is inserted between pin 9 and the gate of the MOSFET.

Pin $10\left(\mathbf{V}^{+}\right)$: Bottom side driver supply; must be connected to the same supply as pin 2.
Pin 11 (Sense Negative): The floating reference for the current limit comparator. Connects to the low side of a current shunt or Kelvin lead of a current-sensing MOSFET. When pin 11 is within $1.2 \mathrm{~V}^{\circ} \mathrm{V}^{+}$, current limit is inhibited.
Pin 12 (Sense Positive): Connects to the high side of the current shunt or sense lead of a current-sensing MOSFET. A built-in offset between pins 11 and 12 in conjunction with $\mathrm{R}_{\text {SENSE }}$ sets the top MOSFET short-circuit current.
Pin 13 (Top Source): Top side driver return; connects to MOSFET source and low side of the bootstrap capacitor.
Pin 14 (Top Gate Feedback): Must connect directly to the top power MOSFET gate. The bottom MOSFET turn-on is inhibited until V14-V13 has discharged to 1.75 V . An onchip charge pump also feeds the top gate via pin 14.
Pin 15 (Top Gate Drive): The high current drive point for the top MOSFET. When a gate resistor is used, itis inserted between pin 15 and the gate of the MOSFET.
Pin 16 (Boost): Top side driver supply; connects to the high side of the bootstrap capacitor and to a diode either from supply ( $\mathrm{V}^{+}<10 \mathrm{~V}$ ) or from pin $1\left(\mathrm{~V}^{+}>10 \mathrm{~V}\right)$.

## fUnCTIONAL DIAGRAM



## TEST CIRCUIT



## OPERATIOी (Refer to Functional Diagram)

The LT1158 self-enables viaan internal $25 \mu$ A pullup on the enable pin 4 . When pin 4 is pulled down, much of the input logic is disabled, reducing supply current to 2 mA . With pin 4 low, the input state is ignored and both MOSFET gates are actively held low. With pin 4 enabled, one or the other of the 2 MOSFETs is turned on, depending on the state of the input pin 6: high for top side on, and low for bottom side on. The 1.4 V input threshold is regulated and has 200 mV of hysteresis.
In order to allow operation over 5V to 30V nominal supply voltages, an internal bias generator is employed to furnish constant bias voltages and currents. The bias generator is decoupled at pin 3 to eliminate any effects from switching transients. No DC loading is allowed on pin 3.

The top and bottom gate drivers in the LT1158 each utilize two gate connections: 1) A gate drive pin, which provides the turn-on and turn-off currents through an optional series gate resistor; and 2) A gate feedback pin which connects directly to the gate to monitor the gate-to-source voltage and supply the DC gate sustaining current.

Whenever there is an input transition on pin 6, the LT1158 follows a logical sequence to turn off one MOSFET and turn on the other. First, turn-off is initiated, then VGS is monitored until ithas decreased below the turn-off threshold, and finally the other gate is turned on. An input latch gets reset by every low state at pin 6 , but can only be set if the top source pin has gone low, indicating that there will be sufficient charge in the bootstrap capacitor to safely turn on the top MOSFET.
In order to conserve power, the gate drivers only provide turn-on current for up to $2 \mu \mathrm{~s}$, set by internal one-shot circuits. Each LT1158 driver can deliver 500 mA for $2 \mu \mathrm{~s}$, or 1000 nC of gate charge - more than enough to turn on multiple MOSFETs in parallel. Once turned on, each gate is held high by a DC gate sustaining current: the bottom gate by a $100 \mu \mathrm{~A}$ current source, and the top gate by an on-chip charge pump running at approximately 500 kHz .
The floating supply for the top side driver is provided by a bootstrap capacitor between the boost pin 16 and top source pin 13. This capacitor is recharged each time pin

## OPERATIOी (Reeer to Functional Diagram)

13 goes low in PWM operation, and is maintained by the charge pump when the top MOSFET is on DC. A regulated boost driver at pin 1 employs a source-referenced 15 V clamp that prevents the bootstrap capacitor from overcharging regardless of $\mathrm{V}^{+}$or output transients.

The LT1158 provides a current sense comparator and fault output circuitfor protection of the top power MOSFET. The
comparator input pins 11 and 12 are normally connected across a shunt in the source of the top power MOSFET (or to a current-sensing MOSFET). When pin 11 is more than 1.2 V below $\mathrm{V}^{+}$and $\mathrm{V} 12-\mathrm{V} 11$ exceeds the 110 mV offset, fault pin 5 begins to sink current. During a short circuit, the feedback loop regulates V 12 - V11 to 150 mV , thereby limiting the top MOSFET current.

## APPLICATIONS IMFORMATION

## Power MOSFET Selection

Since the LT1158 inherently protects the top and bottom MOSFETs from simultaneous conduction, there are no size or matching constraints. Therefore selection can be made based on the operating voltage and $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ requirements. The MOSFET BV $\operatorname{DSS}$ should be at least $2 \times V_{\text {SUPPLY }}$, and should be increased to $3 \times V_{\text {SUPPLY }}$ in harsh environments with frequent fault conditions. For the LT1158 maximum operating supply of 30 V , the MOSFET BV $V_{\text {DSS }}$ should be from 60 V to 100 V .
The MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ is specified at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ and is generally chosen based on the operating efficiency required as long as the maximum MOSFET junction temperature is not exceeded. The dissipation in each MOSFET is given by:

$$
P=D\left(l_{D S}\right)^{2}(1+\partial) R_{D S}(O N)
$$

where $D$ is the duty cycle and is the increase in $R_{D S(O N)}$ at the anticipated MOSFET junction temperature. From this equation the required $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ can be derived:

$$
R_{D S}(O N)=\frac{P}{D\left(I_{D S}\right)^{2}(1+\partial)}
$$

For example, if the MOSFET loss is to be limited to 2 W when operating at 5 A and a $90 \%$ duty cycle, the required $R_{D S(O N)}$ would be $89 \mathrm{~m} \quad /(1+)$. $(1+)$ is given for each MOSFET in the form of a normalized $R_{D S(O N)}$ vs. tempera-
ture curve, but $=0.007 /{ }^{\circ} \mathrm{C}$ can be used as an approximation for low voltage MOSFETs. Thus if $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ and the available heat sinking has a thermal resistance of $20^{\circ} \mathrm{C} / \mathrm{W}$, the MOSFET junction temperature will be $125^{\circ} \mathrm{C}$, and $=0.007(125-25)=0.7$. This means that the required $R_{\mathrm{DS}(\mathrm{ON})}$ of the MOSFET will be $89 \mathrm{~m} / 1.7=52.3 \mathrm{~m}$, which can be satisfied by an IRFZ34.
Note that these calculations are for the continuous operating condition; power MOSFETs can sustain far higher dissipations during transients. Additional $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ constraints are discussed under Starting High In-Rush Current Loads.

## Paralleling MOSFETs



Figure 1. Paralieling MOSFETs
When the above calculations result in a lower $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ than is economically feasible with a single MOSFET, two or more MOSFETs can be paralleled. The MOSFETs will inherently share the currents according to their $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ratio. The LT1158 top and bottom drivers can each drive four power MOSFETs in parallel with only a small loss in

## APPLICATIONS Information

switching speeds (see Typical Performance Characteristics). Individual gate resistors may be required to "decouple" each MOSFET from its neighbors to prevent high frequency oscillations - consult manufacturer's recommendations. If individual gate decoupling resistors are used, the gate feedback pins can be connected to any one of the gates.
Driving multiple MOSFETs in parallel may restrict the operating frequency at high supply voltages to prevent over-dissipation in the LT1158 (see Gate Charge and Driver Dissipation below). When the total gate capacitance exceeds $10,000 \mathrm{pF}$ on the top side, the bootstrap capacitor should be increased proportionally above $0.1 \mu \mathrm{~F}$.

## Gate Charge and Driver Dissipation

A useful indicator of the load presented to the driver by a power MOSFET is the total gate charge $Q_{G}$, which includes the additional charge required by the gate-to-drain swing. $Q_{G}$ is usually specified for $V_{G S}=10 \mathrm{~V}$ and $V_{D S}=0.8 \mathrm{~V}$ DS(MAX).
When the supply current is measured in a switching application, it will be larger than given by the DC electrical characteristics because of the additional supply current associated with sourcing the MOSFET gate charge:

$$
I_{S U P P L Y}=I_{D C}+\left(\frac{d Q_{G}}{d t}\right)_{T O P}+\left(\frac{d Q_{G}}{d t}\right)_{B O T T O M}
$$

The actual increase in supply current is slightly higher due to LT1158 switching losses and the fact that the gates are being charged to more than 10V. Supply current vs. switching frequency is given in the Typical Performance Characteristics.

The LT1158 junction temperature can be estimated by using the equations given in Note 1 of the electrical characteristics. For example, the LT1158SI is limited to less than 25 mA from a 24 V supply:

$$
\mathrm{T}_{J}=85^{\circ} \mathrm{C}+\left(25 \mathrm{~mA} \times 24 \mathrm{~V} \times 110^{\circ} \mathrm{C} / \mathrm{W}\right)
$$

$=151^{\circ} \mathrm{C}$ exceeds absolute maximum
In order to prevent the maximum junction temperature from being exceeded, the LT1158 supply current must be
checked with the actual MOSFETs operating at the maximum switching frequency.

## MOSFET Gate Drive Protection

For supply voltages of over 8 V , the LT1158 will protect standard N -channel MOSFETs from under or over voltage gate drive conditions for any input duty cycle including DC . Gate-to-source zener clamps are not required and not recommended since they can reduce operating efficiency.

A discontinuity in tracking between the output pulse width and input pulse width may be noted as the top side MOSFET approaches $100 \%$ duty cycle. As the input low signal becomes narrower, it may become shorter than the time required to recharge the bootstrap capacitor to a safe voltage for the top side driver. Below this duty cycle the output pulse width will stop tracking the input until the input low signal is $<100 \mathrm{~ns}$, at which point the output will jump to the DC condition of top MOSFET "on" and bottom MOSFET "off."

## Low Voltage Operation

The LT1158 can operate from 5 V supplies ( 4.5 V min.) and in 6 V battery-powered applications by using logic-level N -channel power MOSFETs. These MOSFETs have 2 V maximum threshold voltages and guaranteed $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ limits at $V_{G S}=4 V$. The switching speed of the LT1158, unlike CMOS drivers, does not degrade at low supply voltages. For operation down to 4.5 V , the boost pin should be connected as shown in Figure 2 to maximize gate drive to the top side MOSFET. Supply voltages over 10V should not be used with logic-level MOSFETs because of their lower maximum gate-to-source voltage rating.


Figure 2. Low Voltage Operation

## APPLICATIONS INFORMATION

## Ugly Transient Issues

In PWM applications the drain current of the top MOSFET is a square wave at the input frequency and duty cycle. To prevent large voltage transients at the top drain, a low ESR electrolytic capacitor must be used and returned to the power ground. The capacitor is generally in the range of $250 \mu \mathrm{~F}$ to $5000 \mu \mathrm{~F}$ and must be physically sized for the RMS current flowing in the drain to prevent heating and premature failure. In addition, the LT1158 requires a separate $10 \mu \mathrm{~F}$ capacitor connected closely between pins 2 and 7.

The LT1158 top source and sense pins are internally protected against transients below ground and above supply. However, the gate drive pins cannot be forced below ground. In most applications, negative transients coupled from the source to the gate of the top MOSFET do not cause any problems. However in some high current (10A and above) motor control applications, negative transients on the top gate drive may cause early tripping of the current limit. A small Schottky diode (BAT85) from pin 15 to ground avoids this problem.

## Switching Regulator Applications

The LT1158 is ideal as a synchronous switch driver to improve the efficiency of step-down (buck) switching
regulators. Most step-down regulators use a high current Schottky diode to conduct the inductor current when the switch is off. The fractions of the oscillator period that the switch is on (switch conducting) and off (diode conducting) are given by:

$$
\begin{aligned}
& \text { SWITCH "ON" }=\left(\frac{V_{O U T}}{V_{I N}}\right) \times \text { TOTAL PERIOD } \\
& \text { SWITCH "OFF" }=\left(\frac{V_{I N}-V_{O U T}}{V_{I N}}\right) \times \text { TOTAL PERIOD }
\end{aligned}
$$

Note that for $\mathrm{V}_{I N}>2 \mathrm{~V}_{\text {OUT }}$, the switch is off longer than it is on, making the diode losses more significant than the switch. The worst case for the diode is during a short circuit, when $V_{\text {OUT }}$ approaches zero and the diode conducts the short circuit current almost continuosly.
Figure 3 shows the LT1158 used to synchronously drive a pair of power MOSFETs in a step-down regulator application, where the top MOSFET is the switch and the bottom MOSFET replaces the Schottky diode. Since both conduction paths have low losses, this approach can result in very high efficiency - from $90 \%$ to $95 \%$ in most applications. And for regulators under 5 A , using low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \mathrm{N}$-channel MOSFETs eliminates the need for heatsinks.


Figure 3. Adding Synchronous Switching to a Step-Down Switching Regulator

## APPLICATIONS INFORMATION



LT1158 FO
Figure 4. Typical Efficiency Curve for Step-Down Regulator with Synchronous Switch

One fundamental difference in the operation of a stepdown regulator with synchronous switching is that it never becomes discontinuous at light loads. The inductor current doesn't stop ramping down when it reaches zero, but actually reverses polarity resulting in a constant ripple current independent of load. This does not cause any efficiency loss as might be expected, since the negative inductor current is returned to $\mathrm{V}_{\mathrm{IN}}$ when the switch turns back on.

The LT1158 performs the synchronous MOSFET drive and current sense functions in a step-down switching regulator. A reference and PWM are required to complete the regulator. Any voltage-mode PWM controller may be used, but the LT3525 is particularly well suited to high power, high efficiency applications such as the 10A circuit shown in Figure 13. In higher current regulators a small Schottky diode across the bottom MOSFET helps to reduce reverse-recovery switching losses.

The LT1158 input pin can also be driven directly with a ramp or sawtooth. In this case, the DC level of the input waveform relative to the 1.4 V threshold sets the LT1158 duty cycle. In the ultra low-dropout 5V circuit shown in Figure 11, an LT1431 controls the DC level of a triangle wave generated by a CMOS 555. The Figure 10 and 12 circuits use an RC network to ramp the LT1158 input back up to its 1.4 V threshold following each switch cycle, setting a constant off time. Figure 4 shows the efficiency vs. output current for the Figure 12 regulator with $\mathrm{V}_{I N}=$ 12 V .

## Current Limit in Switching Regulator Applications

Current is sensed by the LT1158 by measuring the voltage across a current shunt (low-valued resistor). Normally, this shunt is placed in the source lead of the top MOSFET (see Short-Circuit Protection in Bridge Applications). However, in step-down switching regulator applications, the remote current sensing capability of the LT1158allows the actual inductor current to be sensed. This is done by placing the shunt in the output lead of the inductor as shown in Figure 3. Routing of the sense ${ }^{+}$and sense ${ }^{-}$PC traces is critical to prevent stray pickup. These traces must be routed together at minimum spacing and use a Kelvin connection at the shunt.

When the voltage across $\mathrm{R}_{\text {SENSE }}$ exceeds 110 mV , the LT1158 fault pin begins to conduct. By feeding the fault signal back to a control input of the PWM, the LT1158 will assume control of the duty cycle forming a true current mode loop to limit the output current:

$$
\mathrm{I}_{\text {OUT }}=\frac{110 \mathrm{mV}}{R_{\text {SENSE }}} \text { in current limit }
$$

In LT3525 based circuits, connecting the fault pin to the LT3525 soft-start pin accomplishes this function. In circuits where the LT1158 input is being driven with a ramp or sawtooth, the fault pin is used to pull down the DC level of the input.
The constant off time circuits shown in Figures 10 and 12 are unique in that they also use the current sense during normal operation. The LT1431 output reduces the normal LT1158 110 mV fault conduction threshold such that the fault pin conducts at the required load current, thus discharging the input ramp capacitor. In current limit the LT1431 output turns off, allowing the fault conduction threshold to reach its normal value.

The resistor $R_{G S}$ shown in Figure 3 is necessary to prevent output voltage overshoot due to charge coupled into the gate of the top MOSFET by a large startup dv/dt on $\mathrm{V}_{\text {IN }}$. If DC operation of the top MOSFET is required, $\mathrm{R}_{\mathrm{GS}}$ must be 330 k or greater to prevent loading the charge pump.

## APPLICATIONS INFORMATION

## Low Current Shutdown

The LT1158 may be shutdown to a current level of 2 mA by pulling the enable pin 4 low. In this state both the top and bottom MOSFETs are actively held off against any transients which might occur on the output during shutdown. This is important in applications such as 3-phase DC motor control when one of the phases is disabled while the other two are switching.

If zero standby current is required and the load returns to ground, then a switch can be inserted into the supply path of the LT1158 as shown in Figure 5. Resistor $\mathrm{R}_{G S}$ ensures that the top MOSFET gate discharges, while the voltage across the bottom MOSFET goes to zero. The voltage drop across the P-channel supply switch must be less than 300 mV , and $\mathrm{R}_{G S}$ must be 330 k or greater for DC operation. This technique is not recommended for applications which require the $\mathrm{LT} 1158 \mathrm{~V}_{\mathrm{DS}}$ sensing function.


Figure 5. Adding Zero Current Shutdown

## Short-Circuit Protection in Bridge Applications

The LT1158 protects the top power MOSFET from output shorts to ground, or in a full bridge application, shorts across the load. Both standard 3-lead MOSFETs and current-sensing 5 -lead MOSFETs can be protected. The bottom MOSFET is not protected from shorts to supply.
Current is sensed by measuring the voltage across a current shunt in the source lead of a standard 3-lead MOSFET (Figure 6). For the current-sensing MOSFET
shown in Figure 7, the sense resistor is inserted between the sense and Kelvin leads.

The sense ${ }^{+}$and sense ${ }^{-}$PC traces must be routed together at minimum spacing to prevent stray pickup, and a Kelvin connection must be used at the current shunt for the 3lead MOSFET. Using a twisted pair is the safest approach and is recommended for sense runs of several inches.

When the voltage across $R_{\text {SENSE }}$ exceeds 110 mV , the LT1158 fault pin begins to conduct, signaling a fault condition. The current in a short circuit ramps very rapidly, limited only by the series inductance and ultimately the MOSFET and shunt resistance. Due to the response time of the LT1158 current limit loop, an initial current spike of


Figure 6. Short-Circuit Protection with Standard MOSFET


Figure 7. Short-Circuit Protection with Current-Sensing MOSFET

## APPLICATIONS INFORMATION

from 2 to 5 times the final value will be present for a few $\mu \mathrm{s}$, followed by an interval in which $\mathrm{I}_{\mathrm{DS}}=0$. The current spike is normally well within the safe operating area (SOA) of the MOSFET, but can be further reduced with a small $(0.5 \mu \mathrm{H})$ inductor in series with the output.

|  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |

Figure 8. Top MOSFET Short-Circuit Turn-On current

If neither the enable nor input pins are pulled low in response to the fault indication, the top MOSFET current will recover to a steady-state value I ISC regulated by the LT1158 as shown in Figure 8:

$$
\begin{aligned}
& \left.\begin{array}{l}
\mathrm{I}_{\mathrm{SC}}=\frac{150 \mathrm{mV}}{\mathrm{R}_{\text {SENSE }}} \\
\mathrm{R}_{\text {SENSE }}=\frac{150 \mathrm{mV}}{\mathrm{I}_{\mathrm{SC}}}
\end{array}\right\} \begin{array}{l}
\text { Standard 3-Lead } \\
\text { MOSFET }
\end{array} \\
& \mathrm{I}_{\mathrm{SC}}=\frac{\mathrm{r}(150 \mathrm{mV})}{\mathrm{R}_{\text {SENSE }}}\left(1-\frac{150 \mathrm{mV}}{\Delta \mathrm{~V}}\right)^{-2} \\
& \left.\mathrm{R}_{\text {SENSE }}=\frac{r(150 \mathrm{mV})}{\mathrm{I}_{\mathrm{SC}}}\left(1-\frac{150 \mathrm{mV}}{\Delta \mathrm{~V}}\right)^{-2}\right\} \begin{array}{l}
\text { MOSFET } \\
\text { 5-Lead } \\
\text { MOS }
\end{array}
\end{aligned}
$$

$$
r=\text { current sense ratio, } \Delta V=V_{G S}-V_{T}
$$

The time for the current to recover to I IS following the initial current spike is approximately $Q_{G S} / 0.5 \mathrm{~mA}$, where $Q_{G S}$ is the MOSFET gate-to-source charge. IsC need not be set higher than the required startup current for motors (see Starting High In-Rush Current Loads). Note that the
value of R SENSE for the 5 -lead MOSFET increases by the current sensing ratio (typically 1000-3000), thus eliminating the need for a low-valued shunt. V is in the range of 1 V to 3 V in most applications.
Assuming a dead short, the MOSFET dissipation will rise to $V_{\text {SUPPLY }} \times I_{\text {SC }}$. For example, with a 24 V supply and $I_{\text {SC }}$ $=10 \mathrm{~A}$, the dissipation would be 240 W . To determine how long the MOSFET can remain at this dissipation level before it must be shut down, refer to the SOA curves given in the MOSFET data sheet. For example, an IRFZ34 would be safe if shut down within 10 ms .

A Tektronix A6303 current probe is highly recommended for viewing output fault currents.

## If Short-Circuit Protection is Not Required

In applications which do not require the current sense capability of the LT1158, the sense pins 11 and 12 should both be connected to pin 13, and the fault pin 5 left open. The enable pin 4 may still be used to shut down the device. Note, however, that when unprotected the top MOSFET can be easily (and often dramatically) destroyed by even a momentary short.

## Self-Protection with Automatic Restart

When using the current sense circuits of Figures 6 and 7 , local shutdown can be achieved by connecting the fault pin through resistor $R_{F}$ to the enable pin as shown in Figure 9. An optional thermostat mounted to the load or MOSFET heatsink can also be used to pull enable low.
An internal $25 \mu \mathrm{~A}$ current source normally keeps the enable capacitor $\mathrm{C}_{\text {EN }}$ charged to the 7.5 V clamp voltage (or to $\mathrm{V}^{+}$, for $\mathrm{V}^{+}<7.5 \mathrm{~V}$ ). When a fault occurs, $\mathrm{C}_{\mathrm{EN}}$ is discharged to below the enable low threshold (1.15V typ.) which shuts down both MOSFETs. When the fault pin or thermostat releases, $\mathrm{C}_{\mathrm{EN}}$ recharges to the upper enable threshold where restart is attempted. In a sustained short circuit, fault will again pull low and the cycle will repeat until the short is removed. The time to shut down for a DC input or thermal fault is given by:

$$
\mathrm{t}_{\text {SHUTDOWN }}=\left(100+0.8 \mathrm{R}_{\mathrm{F}}\right) \mathrm{C}_{\mathrm{EN}} \quad \mathrm{DC} \text { input }
$$

## APPLICATIONS INFORMATION

Note that for the first event only, tshutdown is approximately twice the above value since $\mathrm{C}_{\mathrm{EN}}$ is being discharged all the way from its quiescent voltage. Allowable values for $R_{F}$ are from zero to 10 k .


Figure 9. Self-Protection with Auto Restart
$t_{\text {Shutdown }}$ becomes more difficult to analyze when the output is shorted with a PWM input. This is because the fault pin only conducts when fault currents are actually present in the MOSFET. Fault does not conduct while the input is low or during the interval $I_{D S}=0$ in Figure 8. Thus ${ }^{\text {SHUUTDOWn }}$ will safely increase when the duty cycle of the current in the top MOSFET is low, maintaining the average MOSFET current at a relatively constant level.
The length of time following shutdown before restart is attempted is given by:

$$
\text { trestart }=\left(\frac{1.5 \mathrm{~V}}{25 \mu \mathrm{~A}}\right) \mathrm{C}_{\mathrm{EN}}=\left(6 \times 10^{4}\right) \mathrm{C}_{\mathrm{EN}}
$$

In Figure 9, the top MOSFET would shut down after being in DC current limit for 0.9 ms and try to restart at 60 ms intervals, thus producing a duty cyle of $1.5 \%$ in short circuit. The resulting average top MOSFET dissipation during a short is easily measured by taking the product of the supply voltage and the average supply current.

## Starting High In-Rush Current Loads

The LT1158 has a $\mathrm{V}_{\mathrm{DS}}$ sensing function which allows more than $I_{S C}$ to flow in the top MOSFET providing that the
sense ${ }^{-}$pin is within 1.2 V of supply. Under these conditions the current is limited only by the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ in series with R $_{\text {SENSE }}$. For a 5 -lead MOSFET the current is limited by $R_{\text {DS(ON) }}$ alone, since $R_{\text {SENSE }}$ is not in the output path (see Figure 7). Again adjusting $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for temperature, the worst-case start currents are:

$$
\begin{aligned}
& \mathrm{I}_{\text {START }}=\frac{1.2 \mathrm{~V}}{(1+\partial) \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}+\mathrm{R}_{\text {SENSE }}} 3 \text {-Lead MOSFET } \\
& \mathrm{I}_{\text {START }}=\frac{1.2 \mathrm{~V}}{(1+\partial) \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}} \quad \text { 5-Lead MOSFET }
\end{aligned}
$$

Properly sizing the MOSFET for IsTART allows inductive loads with long time-constants, such as motors with high mechanical inertia, to be started.
Returning to the example used in Power MOSFET Selection, an IRFZ34 ( $R_{D S}(O N)=50 \mathrm{~m}$ max.) was selected for operation at 5 A . If the short circuit current is also set at 5 A , what start current can be supported? From the equation for REENSE, a 30 m shunt would be required, allowing the worst-case start current to be calculated:

$$
\mathrm{I}_{\mathrm{START}}=\frac{1.2 \mathrm{~V}}{(1.7) 50 \mathrm{~m} \Omega+30 \mathrm{~m} \Omega}=10 \mathrm{~A}
$$

This calculation gives the minimum current which could be delivered with the IRFZ34 at $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ without activating the fault pin on the LT1158. If more start current is required, using an IRFZ44 ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=28 \mathrm{~m}$ max.) would increase $I_{\text {START }}$ to over 15 A at $\mathrm{T}_{\mathrm{J}}=110^{\circ} \mathrm{C}$, even though the short circuit current remains at 5A.

In order for the $\mathrm{V}_{\text {DS }}$ sensing function to work properly, the supply pins for the LT1158 must be connected at the drain of the top MOSFET, which must be properly decoupled (see Ugly Transient Issues).

## Driving Lamps

Incandescent lamps represent a challenging load because they have much in common with a short circuit when cold. The top gate driver in the LT1158 can be configured to turn on large lamps while still protecting the power MOSFET

## LT1158

## APPLICATIONS INFORMATION

from a true short. This is done by using the current limit to control cold filament current in conjunction with the selfprotection circuit of Figure 9 . The reduced cold filament current also extends the life of the filament.

A good guideline is to choose $R_{\text {SENSE }}$ to set $I_{S C}$ at approximately twice the steady state "on" current of the lamp(s). $\mathrm{t}_{\text {SHUTDOWN }}$ is then made long enough to guarantee that the lamp filaments heat and drop out of current limit before the enable capacitor discharges to the enable low threshold. For a short circuit, the enable capacitor will continue to discharge below the threshold, shutting down the top

MOSFET. The LT1158 will then go into the automatic restart mode described in Self-Protection with Automatic Restart above.

The time constant for an incandescent filament is tens of milliseconds, which means that $t_{\text {SHutdown }}$ will have to be longer than in most other applications. This places increased SOA demands on the MOSFET during a short circuit, requiring that a larger than normal device be used. A protected high current lamp driver application is shown in Figure 18.

## TYPICAL APPLICATIONS



Figure 10. High Efficiency 3.3V Step-Down Switching Regulator (Requires No Heatsinks)

## TYPICAL APPLICATIONS


*THE LT1431 CONTROLS THE D.C. LEVEL OF THE CMOS 555 TRIANGLE WAVE OSCILLATOR. IN DROPOUT, THE TOP MOSFET IS TURNED ON CONTINUOUSLY AND THE OUTPUT VOLTAGE TRACKS THE INPUT.

CMOS 555: LMC555 OR TLC555
1: COILTRONICS CTX50-3-MP
Rs: VISHAY/ULTRONIX RCS01, SM1
ISOTEK CORP. ISA-PLAN SMR

Figure 11. Ultra Low Dropout 5V Switching Regulator (Requires No Heatsinks)


Figure 12. High Efficiency 5V Step-Down Switching Regulator (Requires No Heatsinks)

## TYPICAL APPLICATIONS



* ADD THESE COMPONENTS TO IMPLEMENT LOW-DROPOUT 12V REGULATOR

L1: MAGNETICS CORE \#55585-A2 RS: DALE TYPE LVR-3 30 TURNS 14GA MAGNET WIRE ULTRONIX RCS01

Figure 13. 90\% Efficiency 24V to 5V 10A Switching Regulator
95\% Efficiency 24V to 12V 10A Low Dropout Switching Regulator


Figure 14. Potentiometer-Adjusted Open Loop Motor Speed Control with Short-Circuit Protection

## TYPICAL APPLICATIONS



Figure 15. High Efficiency 6-Cell NiCd Protected Motor Drive


Figure 16. 3-Phase Brushless DC Motor Control

## TYPICAL APPLICATIONS



Figure 17. 10A Full Bridge Motor Control

## TYPICAL APPLICATIONS



Figure 18. High Current Lamp Driver with Short-Circuit Protection

LT1241 Series

## High Speed Current Mode Pulse Width Modulators

## DESCRIPTIOn

The LT1241 series devices are 8 -pin, fixed frequency, current mode, pulse width modulators. They are improved plug compatible versions of the industry standard UC1842 series. These devices have both improved speed and lower quiescent current. The LT1241 series is optimized for off-line and DC-to-DC converter applications. They contain a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output stage ideally suited to driving power MOSFETs. Start-up current has been reduced to less than $250 \mu \mathrm{~A}$. Cross-conduction current spikes in the output stage have been eliminated, making 500 kHz operation practical. Several new features have been incorporated. Leading edge blanking has been added to the current sense comparator. Trims have been added to the oscillator circuit for both frequency and sink current, and both of these parameters are tightly specified. The output stage is clamped to a maximum $\mathrm{V}_{\text {OUT }}$ of 18 V in the on state. The output and the reference output are actively pulled low during under-voltage lockout.

## BLOCK DIAGRAM



## LT1241 Series

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage ................................................25V
Output Current ............................................... $\pm 1 \mathrm{~A}^{*}$
Output Energy (Capacitive Load per Cycle).............. $5 \mu \mathrm{~J}$
Analog Inputs (Pins 2, 3) ........................... -0.3 to +6 V
Error Amplifier Output Sink Current .....................10mA
Power Dissipation at $T_{A} \leq 25^{\circ} \mathrm{C}$............................. 1 W
Operating Junction Temperature Range
LT124XC $\qquad$ $.0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
LT124XM $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance (Junction to Ambient) S8 $150^{\circ} \mathrm{C} / \mathrm{W}$ J8....................................................... $100^{\circ} \mathrm{C} / \mathrm{W}$ N8 $130^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature Range .............. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec.)................ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

*The 1 A rating for output current is based on transient switching requirements.

## eLECTRICAL CHARACTERISTICS (Notes 1,2 )

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Section |  |  |  |  |  |  |
| Output Voltage | $\mathrm{I}_{0}=1 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 4.925 | 5.000 | 5.075 | V |
| Line Regulation | $12 \mathrm{~V}<\mathrm{V}_{\text {CC }}<25 \mathrm{~V}$ | $\bullet$ |  | 3 | 20 | mV |
| Load Regulation | $1 \mathrm{~mA}<l_{\text {VREF }}<20 \mathrm{~mA}$ | $\bullet$ |  | -6 | -25 | mV |
| Temperature Stability |  |  |  | 0.1 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Total Output Variation | Line, Load, Temp | $\bullet$ | 4.87 |  | 5.13 | V |
| Output Noise Voltage | $10 \mathrm{~Hz}<\mathrm{F}<10 \mathrm{kHz}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  |  | 50 |  | $\mu \mathrm{V}$ |
| Long Term Stability | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}, 1000 \mathrm{Hrs}$. |  |  | 5 | 25 | mV |
| Output Short Circuit Current |  | $\bullet$ | -30 | -90 | -180 | mA |


| Oscillator Section |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Initial Accuracy | $\mathrm{R}_{\mathrm{T}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=3.3 \mathrm{nF}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 47.5 | 50 | 52.5 | kHz |
|  | $\mathrm{R}_{\mathrm{T}}=13.0 \mathrm{k}, \mathrm{C}_{T}=500 \mathrm{pF}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 228 | 248 | 268 | kHz |
| Voltage Stability | $12 \mathrm{~V}<\mathrm{V}_{\text {CC }}<25 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  |  | 1 | \% |
| Temperature Stability | $\mathrm{T}_{\text {MIN }}<\mathrm{T}_{\mathrm{J}}<\mathrm{T}_{\text {MAX }}$ |  | -0.05 |  | $\% /{ }^{\circ} \mathrm{C}$ |
| Amplitude | Pin 4, $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 1.7 |  | V |
| Clock Ramp Reset Current | $\mathrm{V}_{\text {OSC }}\left(\right.$ Pin 4) $=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 7.9 | 8.2 | 8.5 | mA |

## Error Amplifier Section

| Feedback Pin Input Voltage | $V_{\text {PIN } 1}=2.5 \mathrm{~V}$ | $\bullet$ | 2.42 | 2.50 | 2.58 |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Input Bias Current | $\mathrm{V}_{\text {FB }}=2.5 \mathrm{~V}$ | $\bullet$ |  | -2 | V |
| Open Loop Voltage Gain | $2<\mathrm{V}_{0}<4 \mathrm{~V}$ | $\bullet$ | 65 | 90 | dB |
| Unity Gain Bandwidth | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 0.7 | 1.3 | 2 |
| Power Supply Rejection Ratio | $12 \mathrm{~V}<\mathrm{V}_{\text {CC }}<25 \mathrm{~V}$ | $\bullet$ | 60 | MHz |  |
| Output Sink Current | $\mathrm{V}_{\text {PIN } 2}=2.7 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 1}=1.1 \mathrm{~V}$ | $\bullet$ | 2 | 6 | dB |
| Output Source Current | $\mathrm{V}_{\text {PIN } 2}=2.3 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 1}=5 \mathrm{~V}$ | $\bullet$ | -0.5 | -0.75 | mA |

## LT1241 Series

## ELECTRICAL CHARACTERISTICS ${ }_{\text {(Notes } 1,2)}$

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Error Amplifier Section (cont'd) |  |  |  |  |  |  |
| Output Voltage High Level | $V_{\text {PIN } 2}=2.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=15 \mathrm{k}$ to GND | $\bullet$ | 5 | 5.6 |  | V |
| Output Voltage Low Level | $V_{\text {PIN } 2}=2.7 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=15 \mathrm{k}$ to Pin 8 | $\bullet$ |  | 0.2 | 1.1 | V |
| Current Sense Section |  |  |  |  |  |  |
| Gain |  | $\bullet$ | 2.85 | 3.00 | 3.15 | VN |
| Maximum Current Sense Input Threshold | $V_{\text {PIN } 3}<1.1 \mathrm{~V}$ | $\bullet$ | 0.90 | 1.00 | 1.10 | V |
| Power Supply Rejection Ratio |  | $\bullet$ |  | 70 |  | dB |
| Input Bias Current |  | $\bullet$ |  | -1 | -10 | $\mu \mathrm{A}$ |
| Delay to Output |  | $\bullet$ |  | 50 | 100 | ns |
| Blanking Time |  |  |  | 100 |  | ns |
| Blanking Override Voltage |  |  |  | 1.5 |  | V |
| Output Section |  |  |  |  |  |  |
| Output Low Level | $\begin{aligned} & I_{\text {OUT }}=20 \mathrm{~mA} \\ & l_{\text {OUT }}=200 \mathrm{~mA} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.25 \\ & 0.75 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 2.2 \end{aligned}$ | V V |
| Output High Level | $\begin{aligned} & I_{\text {OUT }}=20 \mathrm{~mA} \\ & I_{\text {OUT }}=200 \mathrm{~mA} \end{aligned}$ | $\bullet$ | $\begin{aligned} & \hline 12.0 \\ & 11.75 \end{aligned}$ |  |  | V |
| Rise Time | $\mathrm{C}_{L}=1 \mathrm{nF}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  |  | 50 | 80 | ns |
| Fall Time | $C_{L}=1.0 n F, T_{J}=25^{\circ} \mathrm{C}$ |  |  | 30 | 60 | ns |
| Output Clamp Voltage | $\mathrm{I}_{0}=1 \mathrm{~mA}$ | $\bullet$ |  | 18 | 19 | V |

Under Voltage Lockout

| Start-Up Threshold |  | $\bullet$ | 9.0 | 9.6 | 10.2 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| LT1241 |  | $\bullet$ | 15 | 16 | 17 |
| LT1242/LT1244 |  | $\bullet$ | 7.8 | 8.4 | 9.0 |
| LT1243/LT1245 |  |  |  |  | V |
| Minimum Operating Voltage | $\bullet$ | 7.0 | 7.6 | 8 |  |
| LT1241/LT1243/LT1245 |  | -2.0 | 10 | 11 | V |
| LT1242/LT1244 |  |  |  |  | V |
| Hysteresis |  | 1.6 | 2.0 | V |  |
| LT1241 |  | 5.5 | 6.0 | V |  |
| LT1242/LT1244 |  | 0.4 | 0.8 | V |  |
| LT1243/LT1245 |  |  |  | V |  |

## PWM

| Maximum Duty Cycle LT1241/LT1244/LT1245 LT1242/LT1243 | $\begin{aligned} & T_{J}=25^{\circ} \mathrm{C} \\ & T_{J}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 46 94 | $\begin{aligned} & 48 \\ & 96 \end{aligned}$ |  | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Duty Cycle |  | - |  | 0 |  | \% |
| Total Device |  |  |  |  |  |  |
| Start-Up Current : |  | $\bullet$ |  | 170 | 250 | $\mu \mathrm{A}$ |
| Operating Current |  | $\bullet$ |  | 7 | 10 | mA |

The - denotes those specifications which apply over the full operating temperature range.

Note 2: Low duty cycle pulse techniques are used during test to maintain junction temperature close to ambient.

Note 1: Unless otherwise specified, $V_{C C}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=3.3 \mathrm{nF}$.

## TYPICAL PERFORMANCE CHARACTERISTICS




## Supply Current vs

 Oscillator Frequency

Under-Voltage Lockout LT1242, LT1244


LT1241-TPCO2

Under-Voltage Lockout LT1243, LT1245


LT1241-TPC03




## TYPICAL PGRFORMANCE CHARACTERISTICS



LT1241. TPC 10


LT1241•TPCOS


LT1241-TPC11


LT1241•TPC16

High Level Output Saturation Voltage


OUTPUT SOURCE CURRENT (mA)


Low Level Output Saturation Voltage


OUTPUT SINK CURRENT (mA)

Current Sense Input Threshold


LT124t. TPC17
Low Level Output Saturation Voltage During Under-Voltage Lockout


OUTPUT SINK CURRENT (mA)
LT1241•TPC15

## TYPICAL PERFORMARCE CHARACTERISTICS



## PIn functions

Pin 1, Compensation: This pin is the output of the Error Amplifier and is made available for loop compensation. It can also be used to adjust the maximum value of the current sense clamp voltage to less than 1 V . This pin can source a minimum of 0.5 mA ( 0.8 mA typ.) and sink a minimum of 2 mA ( 4 mA typ.)
Pin 2, Voltage Feedback: This pin is the inverting input of the Error Amplifier. The output voltage is normally fed back to this pin through a resistive divider. The noninverting input of the Error Amplifier is internally committed to a 2.5 V reference point.
Pin 3, Current Sense: This is the input to the current sense comparator. The trip point of the comparator is set by, and is proportional to, the output voltage of the Error Amplifier.

Pin 4, $\mathbf{R}_{\boldsymbol{T}} / \mathbf{C}_{\boldsymbol{T}}$ : The oscillator frequency and the deadtime are set by connecting a resistor $\left(R_{T}\right)$ from $V_{R E F}$ to $R_{T} / C_{T}$ and a capacitor $\left(C_{T}\right)$ from $R_{T} / C_{T}$ to $G N D$.

The rise time of the oscillator waveform is set by the RC time constant of $R_{\top}$ and $C_{T}$. The fall time, which is equal to the output deadtime, is set by a combination of the RC time constant and the oscillator sink current ( 8.2 mA typ.).

## Pin 5, GND.

Pin 6, Output: This pin is the output of a high current totem pole output stage. It is capable of driving up to $\pm 1 \mathrm{~A}$ of current into a capacitive load such as the gate of a MOSFET.

Pin 7, $\mathrm{V}_{\mathrm{CC}}$ : This pin is the positive supply of the control IC.
Pin 8, Reference: This is the reference output of the IC. The reference output is used to supply charging current to the external timing resistor $\mathrm{R}_{\mathrm{T}}$. The reference provides biasing to a large portion of the internal circuitry, and is used to generate several internal reference levels including the $V_{F B}$ level and the current sense clamp voltage.

|  | Start-Up <br> Threshold | Minimum <br> Operating <br> Voltage | Maximum <br> Duty Cycle | Replaces |
| :--- | :---: | :---: | :---: | :---: |
| Device | 9.6 V | 7.6 V | $50 \%$ | NONE |
| LT1241 | 16 V | 10 V | $100 \%$ | UC1842 |
| LT1242 | 8.4 V | 7.6 V | $100 \%$ | UC1843 |
| LT1243 | 16 V | 10 V | $50 \%$ | UC1844 |
| LT1244 | 8.4 V | 7.6 V | $50 \%$ | UC1845 |
| LT1245 |  |  |  |  |

## Oscillator

The LT1241 series devices are fixed frequency current mode pulse width modulators. The oscillator frequency and the oscillator discharge current are both trimmed and tightly specified to minimize the variations in frequency and deadtime. The oscillator frequency is set by choosing a resistor and capacitor combination, $\mathrm{R}_{T}$ and $\mathrm{C}_{\mathrm{T}}$. This RC combination will determine both the frequency and the maximum duty cycle. The resistor $\mathrm{R}_{\mathrm{T}}$ is connected from $V_{\text {REF }}$ (pin 8) to the $R_{T} / C_{T} \operatorname{pin}$ (pin 4). The capacitor $\mathrm{C}_{T}$ is connected from the $R_{T} / C_{T}$ pin to ground. The charging current for $C_{T}$ is determined by the value of $R_{T}$. The discharge current for $C_{T}$ is set by the difference between the current supplied by $\mathrm{R}_{T}$ and the discharge current of the LT124X. The discharge current of the device is trimmed to 8.2 mA . For large values of $R_{T}$ discharge time will be determined by the discharge current of the device and the value of $C_{T}$. As the value of $R_{T}$ is reduced it will have more effect on the discharge time of $\mathrm{C}_{\mathrm{T}}$. During an oscillator cycle capacitor $\mathrm{C}_{\boldsymbol{T}}$ is charged to approximately 2.8 V and discharged to approximately 1.1V. The output is enabled during the charge time of $\mathrm{C}_{\boldsymbol{T}}$ and disabled, in an off state, during the discharge time of $\mathrm{C}_{\boldsymbol{T}}$. The deadtime of the circuit is equal to the discharge time of $\mathrm{C}_{\mathrm{T}}$. The maximum duty cycle is limited by controlling the deadtime of the oscillator. There are many combinations of $R_{T}$ and $C_{T}$ that will yield a given oscillator frequency, however there is only one combination that will yield a specific deadtime at that frequency. Curves of oscillator frequency and deadtime for various values of $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{T}$ appear in the Typical Performance Characteristics section. Frequency and deadtime can also be calculated using the following formulas:

$$
\text { Oscillator Rise Time: } \mathrm{t}_{\mathrm{r}}=0.583 \bullet \mathrm{RC}
$$

$$
\begin{aligned}
& \text { Oscillator Discharge Time: } t_{d}=\frac{3.46 \bullet R C}{(0.0164) R-11.73} \\
& \text { Oscillator Period: } T_{\mathrm{OSC}}=t_{r}+t_{d} \\
& \text { Oscillator Frequency: } \mathrm{f}_{\mathrm{OSC}}=\frac{1}{T_{\mathrm{OSC}}} \\
& \text { Maximum Duty Cycle: } \\
& \text { LT1241, LT1244, LT1245 } D_{\mathrm{MAX}}=\frac{t_{r}}{2 T_{\mathrm{OSC}}}=\frac{T_{\mathrm{OSC}}-t_{d}}{2 T_{\mathrm{OSC}}} \\
& \text { LT1242, LT1243 } D_{\mathrm{MAX}}=\frac{t_{r}}{T_{\mathrm{OSC}}}=\frac{T_{\mathrm{OSC}}-t_{d}}{T_{\mathrm{OSC}}}
\end{aligned}
$$

The above formulas will give values that will be accurate to approximately $\pm 5 \%$, at the oscillator, over the full operating frequency range. This is due to the fact that the oscillator trip levels are constant versus frequency and the discharge current and initial oscillator frequency are trimmed. Some fine adjustment may be required to achieve more accurate results. Once the final $R_{T} / C_{T}$ combination is selected the oscillator characteristics will be repeatable from device to device. Note that there will be some slight differences between maximum duty cycle at the oscillator and maximum duty cycle at the output due to the finite rise and fall times of the output.

The output switching frequency will be equal to the oscillator frequency for LT1242 and LT1243. The output switching frequency will be equal to one half the oscillator frequency for LT1241, LT1244, and LT1245. The oscillator of LT1241 series devices will run at frequencies up to 1 MHz , allowing 500 kHz output switching frequencies for all devices.

## Error Amplifier

The LT1241 series of devices contain a fully compensated error amplifier with a DC gain of 90 dB and a unity gain frequency of 1 MHz . Phase margin at unity gain is $80^{\circ}$. The non-inverting input is internally committed to a 2.5 V reference point derived from the 5 V reference of pin 8 . The inverting input (pin 2) and the output (pin 1) are made available to the user. The output voltage in a regulator circuit is normally fed back to the inverting input of the error amplifier through a resistive divider.

The output of the error amplifier is made available for external loop compensation. The output current of the error amplifier is limited to approximately 0.8 mA sourcing

## APPLICATIONS INFORMATION

and approximately 6 mA sinking. In a current mode PWM the peak switch current is a function of the output voltage of the error amplifier. In the LT1241 series devices the output of the error amplifier is offset by two diodes (1.4V at $25^{\circ} \mathrm{C}$ ), divided by a factor of three, and fed to the inverting input of the current sense comparator. For error amplifier output voltages less than 1.4 V the duty cycle of the output stage will be zero. The maximum offset that can appear at the current sense input is limited by a 1 V clamp. This occurs when the error amplifier output reaches 4.4 V at $25^{\circ} \mathrm{C}$.
The output of the error amplifier can be clamped below 4.4 V in order to reduce the maximum voltage allowed across the current sensing resistor to less than 1V. The supply current will increase by the value of the output source current when the output voltage of the error amplifier is clamped.

## Current Sense Comparator and PWM Latch

LT1241 series devices are current mode controllers. Under normal operating conditions the output (pin 6) is turned on at the start of every oscillator cycle, coincident with the rising edge of the oscillator waveform. The output is then turned off when the current reaches a threshold level proportional to the error voltage at the output of the error amplifier. Once the output is turned off it is latched off until the start of the next cycle. The peak current is thus proportional to the error voltage and is controlled on a cycle by cycle basis. The peak switch current is normally sensed by placing a sense resistor in the source lead of the output MOSFET. This resistor converts the switch current to a voltage that can be fed into the current sense input. For normal operating conditions the peak inductor current, which is equal to the peak switch current will be equal to:

$$
I_{P K}=\frac{\left(V_{\text {PIN } 1}-1.4 V\right)}{\left(3 R_{S}\right)}
$$

During fault conditions the maximum threshold voltage at the input of the current sense comparator is limited by the internal 1 V clamp at the inverting input. The peak switch current will be equal to:

$$
\operatorname{lPK}(\operatorname{MAX})=\frac{1.0 \mathrm{~V}}{R_{S}}
$$

In certain applications, such as high power regulators, it may be desirable to limit the maximum threshold voltage to less than 1 V in order to limit the power dissipated in the sense resistor or to limit the short circuit current of the regulator circuit. This can be accomplished by clamping the output of the error amplifier. A voltage level of approximately 1.4 V at the output of the error amplifier will give a threshold voltage of OV . A voltage level of approximately 4.4 V at the output of the error amplifier will give a threshold level of 1 V . Between 1.4 V and 4.4 V the threshold voltage will change by a factor of one third of the change in the error amplifier output voltage. The threshold voltage will be 0.333 V for an error amplifier voltage of 2.4 V . To reduce the maximum current sense threshold to less than 1 V the error amplifier output should be clamped to less than 4.4 V .

## Blanking

A unique feature of the LT1241 series devices is the built in blanking circuit at the output of the current sense comparator. A common problem with current mode PWM circuits is erratic operation due to noise at the current sense input. The primary cause of noise problems is the leading edge current spike due to transformer interwinding capacitance and diode reverse recovery time. This current spike can prematurely trip the current sense comparator causing an instability in the regulator circuit. A filter at the current sense input is normally required to eliminate this instability.
This filter will in turn slow down the current sense loop. A slow current sense loop will increase the minimum pulse width which will increase the short circuit current in an overload condition. The LT1241 series devices blank (lock out) the signal at the output of the current sense comparator for a fixed amount of time after the switch is turned on. This effectively prevents the PWM latch from tripping due to the leading edge current spike.

The blanking time will be a function of the voltage at the feedback pin (pin 2). The blanking time will be 100 ns for normal operating conditions ( $\mathrm{V}_{\mathrm{FB}}=2.5 \mathrm{~V}$ ). The blanking time goes to zero as the feedback pin is pulled to 0 V . This means that the blanking time will be minimized during start-up and also during an output short circuit fault. This

## APPLICATIONS INFORMATION

blanking circuit eliminates the need for an input filter at the current sense input except in extreme cases. Eliminating the filter allows the current sense loop to operate with minimum delays, reducing peak currents during fault conditions.

## Under-Voltage Lockout

The LT1241 series devices incorporate an under-voltage lockout comparator which prevents the internal reference circuitry and the output from starting up until the supply voltage reaches the start-up threshold voltage. The quiescent current, below the start-up threshold, has been reduced to less than $250 \mu \mathrm{~A}(170 \mu \mathrm{~A}$ typ.) to minimize the power loss due to the bleed resistor used for start-up in off line converters. In under-voltage lockout both $\mathrm{V}_{\text {REF }}$ (pin 8) and the output (pin6) are actively pulled low by Darlington connected PNP transistors. They are designed to sink a few milliamps of current and will pull down to about 1V. The pull-down transistor at the reference pin can be used to reset the external soft start capacitor. The pull-down transistor at the output eliminates the external pull-down resistor required, with earlier devices, to hold the external MOSFET gate low during under-voltage lockout.

## Output

The LT1241 series devices incorporate a single high current totem pole output stage. This output stage is capable of driving up to $\pm 1 \mathrm{~A}$ of output current. Crossconduction current spikes in the output totem pole have been eliminated. This device is primarily intended for driving MOSFET switches. Rise time is typically 40 ns and fall time is typically 30 ns when driving a 1.0 nF load. A clamp is built into the device to prevent the output from rising above 18 V in order to protect the gate of the MOSFET switch.

The output is actively pulled low during under-voltage lockout by a Darlington PNP. This PNP is designed to sink several milliamps and will pull the output down to approximately 1 V . This active pull-down eliminates the need for an external resistor which was required in older designs. The output pin of the device connects directly to the emitter of the upper NPN drive transistor and the collector of the lower NPN drive transistor in the totem pole. The collector of the lower transistor, which is n-type silicon, forms a
p-n junction with the substrate of the device. This junction is reverse biased during normal operation.

In some applications the parasitic LC of the external MOSFET gate can ring and pull the output pin below ground. If the output pin is pulled negative by more than a diode drop the parasitic diode formed by the collector of the output NPN and the substrate will turn on. This can cause erratic operation of the device. In these cases a Schottky clamp diode is recommended from the output to ground.

## Reference

The internal reference of the LT1241 series devices is a 5 V Bandgap reference, trimmed to within $\pm 1 \%$ initial tolerance. The reference is used to power the majority of internal logic and the oscillator circuitry. The oscillator charging current is supplied from the reference. The feedback pin voltage and the clamp level for the current sense comparator are derived from the reference voltage. The reference can supply up to 20 mA of current to power external circuitry. Note that using the reference in this manner, as a voltage regulator, will significantly increase power dissipation in the device which will reduce the useful operating ambient temperature range.

## Design/Layout Considerations

LT1241 series devices are high speed circuits capable of generating pulsed output drive currents of up to 1A peak. The rise and fall time for the output drive current is in the range of 10 ns to 20 ns . High speed circuittechniques must be used to insure proper operation of the device. Do not attempt to use Proto-boards or wire-wrap techniques to breadboard high speed switching regulator circuits. They will not work properly.
Printed circuit layouts should include separate ground paths for the voltage feedback network, oscillator capacitor, and switch drive current. These ground paths should be connected together directly at the ground pin (pin 5) of the LT124X. This will minimize noise problems due to pulsed ground pin currents. $V_{C C}$ should be bypassed, with a minimum of $0.1 \mu \mathrm{~F}$, as close to the device as possible. High current paths should be kept short and they should be separated from the feedback voltage network with shield traces if possible.

## TYPICAL APPLICATIONS

External Clock Synchronization


D1 IS REQUIRED IF THE SYNC AMPLITUDE IS LARGE ENOUGH TO PULL THE BOTTOM OF $\mathrm{C}_{\mathrm{T}}$ MORE THAN 300 mV BELOW GROUND.


Adjustable Clamp Level with Soft Start

$V_{C L A M P} \approx \frac{1.67}{\left(\frac{R 2}{R 1}+1\right)} \quad I_{\text {PK }(M A X)} \approx \frac{V_{\text {CLAMP }}}{R_{S}} \quad$ WHERE: $0 \leq V_{\text {CLAMP }} \leq 1.0 \mathrm{~V} \quad \mathrm{t}_{\text {SOFT START }}=-\ln \left[1-\frac{\mathrm{V}_{\mathrm{C}}}{3 \cdot \mathrm{~V}_{\mathrm{CLAMP}}}\right] \mathrm{C} \frac{\mathrm{R} 1 \mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}$

Slope Compensation at ISENSE Pin


## LT1241 Series

TYPICAL APPLICATIONS
300kHz Off-Line Power Supply


## TYPICAL APPLICATIONS



LT1246

## 1MHz Off-Line Current Mode PWM

## feATURES

- Current Mode Operation to 1 MHz
- 30ns Current Sense Delay
- Low Start-Up Current (<250 A )
- Current Sense Leading Edge Blanking
- Pin Compatible with UC1842
- Under-Voltage Lockout with Hysteresis
- No Cross-Conduction Current
- Trimmed Bandgap Reference
- 1A Totem Pole Output
- Trimmed Oscillator Frequency and Sink Current
- Active Pull-Down on Reference and Output During Under-Voltage Lockout
- High Level Output Clamp (18V)


## APPLICATIONS

- Off-Line Converters
- DC-DC Converters


## DESCRIPTIOn

The LT1246 is an 8-pin, fixed frequency, current mode, pulse width modulator. The device is designed to be an improved plug compatible version of the industry standard UC1842 PWM circuit. The LT1246 is optimized for off-line and DC-to-DC converter applications. It contains a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output stage ideally suited to driving power MOSFETs. Start-up current has been reduced to less than $250 \mu \mathrm{~A}$. Cross-conduction current spikes in the totem pole output stage have been eliminated, making 1 MHz operation practical. Several new features have been incorporated. Leading edge blanking has been added to the current sense comparator. This minimizes or eliminates the filter that is normally required. Eliminating this filter allows the current sense loop to operate with minimum delays. Trims have been added to the oscillator circuit for both frequency and sink current, and both of these parameters are tightly specified. The output stage is clamped to a maximum $V_{\text {OUT }}$ of 18 V in the on state. The output and the reference output are actively pulled low during undervoltage lockout.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage $+25 \mathrm{~V}$
Output Current ..................................................... $\pm 1 \mathrm{~A}^{*}$
Output Energy (Capacitive Load per Cycle) ............... $5 \mu \mathrm{~J}$
Analog Inputs (Pins 2, 3) ............................ -0.3 to +6 V
Error Amplifier Output Sink Current ..................... 10 mA
Power Dissipation at $T_{A} \leq 25^{\circ} \mathrm{C}$................................ 1 W
Operating Junction Temperature Range
LT1246C
$0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
LT1246M ...................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance (Junction to Ambient)
S8
$150^{\circ} \mathrm{C} / \mathrm{W}$
J8. $100^{\circ} \mathrm{C} / \mathrm{W}$
N8 $130^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature Range ................................................... $130{ }^{\circ}+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .)

PACKRGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1246CJ8 <br> LT1246MJ8 <br> LT1246CN8 <br> LT1246CS8 |
|  | S8 PART MARKING |
|  | 1246 |

*The 1 A rating for output current is based on transient switching requirements.

ELECTRICAL CHARACTERISTICS (Notes 1,2 )

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Section |  |  |  |  |  |  |
| Output Voltage | $\mathrm{I}_{0}=1 \mathrm{~mA}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 4.925 | 5.000 | 5.075 | V |
| Line Regulation | $12 \mathrm{~V}<\mathrm{V}_{\text {CC }}<25 \mathrm{~V}$ | $\bullet$ |  | 3 | 20 | mV |
| Load Regulation | $1 \mathrm{~mA}<\mathrm{I}_{\text {REF }}<20 \mathrm{~mA}$ | $\bullet$ |  | -6 | -25 | mV |
| Temperature Stability |  |  |  | 0.1 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Total Output Variation | Line, Load, Temp | $\bullet$ | 4.87 |  | 5.13 | V |
| Output Noise Voltage | $10 \mathrm{~Hz}<\mathrm{F}<10 \mathrm{kHz}, \mathrm{T}_{J}=25^{\circ} \mathrm{C}$ |  |  | 50 |  | $\mu \mathrm{V}$ |
| Long Term Stability | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}, 1000 \mathrm{Hrs}$. |  |  | 5 | 25 | mV |
| Output Short Circuit Current |  | $\bullet$ | -30 | -90 | -180 | mA |
| Oscillator Section |  |  |  |  |  |  |
| Initial Accuracy | $\mathrm{R}_{T}=10 \mathrm{k}, \mathrm{C}_{T}=3.3 \mathrm{nF}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 47.5 | 50 | 52.5 | kHz |
|  | $\mathrm{R}_{T}=6.2 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=500 \mathrm{pF}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 465 | 500 | 535 | kHz |
| Voltage Stability | $12 \mathrm{~V}<\mathrm{V}_{\text {CC }}<25 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  |  |  | 1 | \% |
| Temperature Stability | $\mathrm{T}_{\text {MIN }}<\mathrm{T}_{J}<\mathrm{T}_{\text {MAX }}$ |  |  | -0.05 |  | $\% /{ }^{\circ} \mathrm{C}$ |
| Amplitude | Pin 4 |  |  | 1.7 |  | V |
| Clock Ramp Reset Current | $\mathrm{V}_{\text {OSC }}($ Pin 4$)=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 7.9 | 8.2 | 8.5 | mA |
| Error Amplifier Section |  |  |  |  |  |  |
| Feedback Pin Input Voltage | $V_{\text {PIN } 1}=2.5 \mathrm{~V}$ | $\bullet$ | 2.42 | 2.50 | 2.58 | V |
| Input Bias Current | $\mathrm{V}_{\mathrm{FB}}=2.5 \mathrm{~V}$ | $\bullet$ |  |  | -2 | $\mu \mathrm{A}$ |
| Open Loop Voltage Gain | $2<\mathrm{V}_{0}<4 \mathrm{~V}$ | $\bullet$ | 65 | 90 |  | dB |
| Unity Gain Bandwidth | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 1 | 2 |  | MHz |
| Power Supply Rejection Ratio | $12 \mathrm{~V}<\mathrm{V}_{\text {CC }}<25 \mathrm{~V}$ | $\bullet$ | 60 |  |  | dB |
| Output Sink Current | $\mathrm{V}_{\text {PIN } 2}=2.7 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 1}=1.1 \mathrm{~V}$ | $\bullet$ | 2 | 6 |  | mA |
| Output Source Current | $\mathrm{V}_{\text {PIN } 2}=2.3 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 1}=5 \mathrm{~V}$ | $\bullet$ | -0.5 | -0.75 |  | mA |

## €LECTRICAL CHARACTERISTICS ${ }_{\text {(Notes } 1,2)}$

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Error Amplifier Section (cont'd) |  |  |  |  |  |  |
| Output Voltage High Level | $V_{\text {PIN } 2}=2.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=15 \mathrm{k}$ to GND | $\bullet$ | 5 | 5.6 |  | V |
| Output Voltage Low Level | $V_{\text {PIN 2 }}=2.7 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=15 \mathrm{k}$ to Pin 8 | $\bullet$ |  | 0.2 | 1.1 | V |
| Current Sense Section |  |  |  |  |  |  |
| Gain |  | $\bullet$ | 2.85 | 3.00 | 3.15 | VN |
| Maximum Current Sense Input Threshold | $\mathrm{V}_{\text {PIN } 3}<1.1 \mathrm{~V}$ | $\bullet$ | 0.90 | 1.00 | 1.10 | V |
| Power Supply Rejection Ratio |  |  |  | 70 |  | dB |
| Input Bias Current |  | $\bullet$ |  | -1 | -10 | $\mu \mathrm{A}$ |
| Delay to Output |  |  |  | 30 |  | ns |
| Blanking Time |  |  |  | 60 |  | ns |
| Blanking Override Voltage |  |  |  | 1.5 |  | V |
| Output Section |  |  |  |  |  |  |
| Output Low Level | $\begin{aligned} & I_{\text {OUT }}=20 \mathrm{~mA} \\ & I_{\text {OUT }}=200 \mathrm{~mA} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.25 \\ & 0.75 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 2.2 \end{aligned}$ | V V |
| Output High Level | $\begin{aligned} & I_{\text {OUT }}=20 \mathrm{~mA} \\ & I_{\text {OUT }}=200 \mathrm{~mA} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 12.0 \\ & 11.75 \end{aligned}$ |  |  | V |
| Rise Time | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  |  | 30 | 70 | ns |
| Fall Time | $\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}, \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  |  | 20 | 60 | ns |
| Output Clamp Voltage | $\mathrm{I}_{0}=1 \mathrm{~mA}$ | $\bullet$ |  | 18 | 19 | V |
| Under-Voltage Lockout |  |  |  |  |  |  |
| Start-Up Threshold |  | - | 15 | 16 | 17 | V |
| Minimum Operating Voltage |  | $\bullet$ | 9.0 | 10 | 11 | V |
| Hysteresis |  |  | 5.5 | 6.0 |  | V |
| PWM |  |  |  |  |  |  |
| Maximum Duty Cycle | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 94 |  | 100 | \% |
| Minimum Duty Cycle | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  |  | 0 |  | \% |
| Total Device |  |  |  |  |  |  |
| Start-Up Current |  | $\bullet$ |  | 170 | 250 | $\mu \mathrm{A}$ |
| Operating Current |  | $\bullet$ |  | 13 | 20 | mA |

The - denotes those specifications which apply over the full operating temperature range.
Note 1: Unless otherwise specified, $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=10 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=3.3 \mathrm{nF}$.

Note 2: Low duty cycle pulse techniques are used during test to maintain junction temperature close to ambient.

## TYPICAL PGRFORMANCE CHARACTERISTICS




LT1246.TPC04


Oscillator Frequency




LT1246•TPC06


Reference Short Circuit Current



## TYPICAL PERFORmANCE CHARACTERISTICS



Low Level Output Saturation Voltage During Under-Voltage Lockout


LT1246 $\cdot$ TPC13 $^{\text {P }}$


LT1246.TPC11


LT1246. TPC12
Low Level Output
Saturation Voltage


LT1246. TPC14


LT1246.TPG17


LT1246.TPC15

Timing Resistor vs Oscillator Frequency


## TYPICAL PERFORmANCE CHARACTERISTICS



## PIn functions

Pin 1, Compensation: This pin is the output of the Error Amplifier and is made available for loop compensation. It can also be used to adjust the maximum value of the current sense clamp voltage to less than 1 V . This pin can source a minimum of $0.5 \mathrm{~mA}(0.8 \mathrm{~mA}$ typ.) and sink a minimum of $2 \mathrm{~mA}(4 \mathrm{~mA}$ typ.)

Pin 2, Voltage Feedback: This pin is the inverting input of the Error Amplifier. The output voltage is normally fed back to this pin through a resistive divider. The noninverting input of the Error Amplifier is internally committed to a 2.5 V reference point.

Pin 3, Current Sense: This is the input to the current sense comparator. The trip point of the comparator is set by, and is proportional to, the output voltage of the Error Amplifier.

Pin 4, $\mathbf{R}_{\boldsymbol{T}} / \mathrm{C}_{\boldsymbol{T}}$ : The oscillator frequency and the deadtime are set by connecting a resistor $\left(R_{T}\right)$ from $V_{R E F}$ to $R_{T} / C_{T}$ and a capacitor $\left(C_{T}\right)$ from $R_{T} / C_{T}$ to $G N D$.

The rise time of the oscillator waveform is set by the RC time constant of $R_{T}$ and $C_{T}$. The fall time, which is equal to the output deadtime, is set by a combination of the RC time constant and the oscillator sink current ( 8.2 mA typ.).

## Pin 5, GND.

Pin 6, Output: This pin is the output of a high current totem pole output stage. It is capable of driving up to $\pm 1 \mathrm{~A}$ of current into a capacitive load such as the gate of a MOSFET.

Pin 7, $\mathrm{V}_{\mathrm{CC}}$ : This pin is the positive supply of the control IC.
Pin 8, Reference: This is the reference output of the IC. The reference output is used to supply charging current to the external timing resistor $\mathrm{R}_{\mathrm{T}}$. The reference provides biasing to a large portion of the internal circuitry, and is used to generate several internal reference levels including the $\mathrm{V}_{\mathrm{FB}}$ level and the current sense clamp voltage.

## APPLICATIONS INFORMATION

## Oscillator

The LT1246 is a fixed frequency current mode pulse width modulator. The oscillator frequency and the oscillator discharge current are both trimmed and tightly specified to minimize the variations in frequency and deadtime. The oscillator frequency is set by choosing a resistor and capacitor combination, $R_{T}$ and $C_{T}$. This $R C$ combination will determine both the frequency and the maximum duty cycle. The resistor $R_{T}$ is connected from $V_{\text {REF }}(\operatorname{pin} 8)$ to the $R_{T} / C_{T}$ pin (pin 4). The capacitor $C_{T}$ is connected from the $R_{T} / C_{T}$ pin to ground. The charging current for $C_{T}$ is determined by the value of $R_{T}$. The discharge current for $\mathrm{C}_{\boldsymbol{T}}$ is set by the difference between the current supplied by $\mathrm{R}_{\mathrm{T}}$ and the discharge current of the LT1246. The discharge current of the device is trimmed to 8.2 mA . For large values of $R_{T}$ discharge time will be determined by the discharge current of the device and the value of $\mathrm{C}_{\mathrm{T}}$. As the value of $R_{T}$ is reduced it will have more effect on the discharge time of $\mathrm{C}_{\mathrm{T}}$. During an oscillator cycle capacitor $\mathrm{C}_{\mathrm{T}}$ is charged to approximately 2.8 V and discharged to approximately 1.1 V . The output is enabled during the charge time of $\mathrm{C}_{\top}$ and disabled, in an off state, during the discharge time of $\mathrm{C}_{\mathrm{T}}$. The deadtime of the circuit is equal to the discharge time of $\mathrm{C}_{\mathrm{T}}$. The maximum duty cycle is limited by controlling the deadtime of the oscillator. There are many combinations of $\mathrm{R}_{T}$ and $\mathrm{C}_{\top}$ that will yield a given oscillator frequency, however there is only one combination that will yield a specific deadtime at that frequency. Curves of oscillator frequency and deadtime for various values of $R_{T}$ and $C_{T}$ appear in the Typical Performance Characteristics section. Frequency and deadtime can also be calculated using the following formulas:

Oscillator Rise Time: $\mathrm{t}_{\mathrm{r}}=0.583 \bullet$ RC
Oscillator Discharge Time: $\mathrm{t}_{\mathrm{d}}=\frac{3.46 \bullet \mathrm{RC}}{0.0164 \mathrm{R}-11.73}$
Oscillator Period: $T_{\text {OSC }}=t_{r}+t_{d}$
Oscillator Frequency: $\mathrm{f}_{\mathrm{OSC}}=\frac{1}{\mathrm{~T}_{\text {OSC }}}$
Maximum Duty Cycle: $D_{\text {MAX }}=\frac{t_{r}}{T_{\text {OSC }}}=\frac{T_{\text {OSC }}-t_{d}}{T_{\text {OSC }}}$
The above formulas will give values that will be accurate to approximately $\pm 5 \%$, at the oscillator, over the full
operating frequency range. This is due to the fact that the oscillator trip levels are constant versus frequency and the discharge current and initial oscillator frequency are trimmed. Some fine adjustment may be required to achieve more accurate results. Once the final $R_{T} / C_{T}$ combination is selected the oscillator characteristics will be repeatable from device to device. Note that there will be some slight differences between maximum duty cycle at the oscillator and maximum duty cycle at the output due to the finite rise and fall times of the output.

## Error Amplifier

The LT1246 contains a fully compensated error amplifier with a DC gain of 90 dB and a unity gain frequency of 2 MHz . Phase margin at unity gain is $80^{\circ}$. The non-inverting input is internally committed to a 2.5 V reference point derived from the 5 V reference of pin 8 . The inverting input (pin 2) and the output (pin 1) are made available to the user. The output voltage in a regulator circuit is normally fed back to the inverting input of the error amplifier through a resistive divider. The output of the error amplifier is made available for external loop compensation. The output current of the error amplifier is limited to approximately 0.8 mA sourcing and approximately 6 mA sinking.

In a current mode PWM the peak switch current is a function of the output voltage of the error amplifier. In the LT1246 the output of the error amplifier is offset by two diodes $\left(1.4 \mathrm{~V}\right.$ at $\left.25^{\circ} \mathrm{C}\right)$, divided by a factor of three, and fed to the inverting input of the current sense comparator. For output voltages less than 1.4 V the duty cycle of the output stage will be zero. The maximum offset that can appear at the current sense input is limited by a 1 V clamp. This occurs when the error amplifier output reaches 4.4 V at $25^{\circ} \mathrm{C}$. The output of the error amplifier can be clamped below 4.4 V in order to reduce the maximum voltage allowed across the current sensing resistor to less than 1 V . The supply current will increase by the value of the output source current when the output voltage of the error amplifier is clamped.

## APPLICATIONS IMFORMATION

## Current Sense Comparator and PWM Latch

LT1246 is a current mode controller. Under normal operating conditions the output (pin 6) is turned on at the start of every oscillator cycle, coincident with the rising edge of the oscillator waveform. The output is then turned off when the switch current reaches a threshold level proportional to the error voltage at the output of the error amplifier. Once the output is turned off it is latched off until the start of the next cycle. The peak switch current is thus proportional to the error voltage and is controlled on a cycle by cycle basis. The peak switch current is normally sensed by placing a sense resistor in the source lead of the output MOSFET. This resistor converts the switch current to a voltage that can be fed into the current sense input. For normal operating conditions the peak inductor current, which is equal to the peak switch current, will be equal to:

$$
\mathrm{I}_{\mathrm{PK}}=\frac{\left(\mathrm{V}_{\mathrm{PIN} 1}-1.4 \mathrm{~V}\right)}{\left(3 \mathrm{R}_{\mathrm{S}}\right)}
$$

During fault conditions the maximum threshold voltage at the input of the current sense comparator is limited by the internal 1 V clamp at the inverting input. The peak switch current will be equal to:

$$
\mathrm{I}_{\mathrm{PK}(\mathrm{MAX})}=\frac{1.0 \mathrm{~V}}{\mathrm{R}_{\mathrm{S}}}
$$

In certain applications such as high power regulators it may be desirable to limit the maximum threshold voltage to less than 1 V in order to limit the power dissipated in the sense resistor or to limit the short circuit current of the regulator circuit. This can be accomplished by clamping the output of the error amplifier. A voltage level of approximately 1.4 V at the error amplifier output will give a threshold voltage of 0 V . A voltage level of approximately 4.4 V at the output of the error amplifier will give a threshold level of 1 V . Between 1.4 V and 4.4 V the threshold voltage will change by a factor of one third of the change in the error amplifier output voltage. The threshold voltage will be 0.333 V for an error amplifier voltage of 2.4 V . To reduce the maximum current sense threshold to less than 1V the error amplifier output should be clamped to less than 4.4 V .

## Blanking

A unique feature of the LT1246 is the built in blanking circuit at the output of the current sense comparator. A common problem with current mode PWM circuits is erratic operation due to noise at the current sense input. The primary cause of noise problems is the leading edge current spike due to transformer interwinding capacitance and diode reverse recovery time. This current spike can prematurely trip the current sense comparator causing an instability in the regulator circuit. A filter at the current sense input is normally required to eliminate this instability. This filter will in turn slow down the current sense loop. A slow current sense loop will increase the minimum pulse width which will increase the short circuit current in an overload condition. The LT1246 blanks (locks out) the signal at the output of the current sense comparator for a fixed amount of time after the switch is turned on. This prevents the PWM latch from tripping due to the leading edge current spike. The blanking time will be a function of the voltage at the feedback pin (pin 2). The blanking time will be 60 ns for normal operating conditions ( $\mathrm{V}_{\mathrm{FB}}=2.5 \mathrm{~V}$ ). The blanking time goes to zero as the feedback pin is pulled to OV . This means that the blanking time will be minimized during start-up and also during an output short circuit fault. This blanking circuit eliminates the need for an input filter at the current sense input except in extreme cases. Eliminating the filter allows the current sense loop to operate with minimum delays, reducing peak currents during fault conditions.

## Under-Voltage Lockout

The LT1246 incorporates an under-voltage lockout comparator which prevents the internal reference circuitry and the output from starting up until the supply voltage reaches the start-up threshold voltage. The quiescent current, below the start-up threshold, has been reduced to less than $250 \mu \mathrm{~A}(170 \mu \mathrm{~A}$ typ.). This minimizes the power loss due to the start-up resistor used in off-line converters. In under-voltage lockout both $V_{\text {REF }}$ (pin 8) and the Output (pin 6) are actively pulled low by Darlington connected PNP transistors. They are designed to sink a few milliamps of current and will pull down to about 1 V . The pull-down transistor at the reference pin can be used to reset the

## APPLICATIONS INFORMATION

external soft start capacitor. The pull-down transistor at the output eliminates the external pull-down resistor required, with earlier devices, to hold the external MOSFET gate low during under-voltage lockout.

## Output

The LT1246 incorporates a single high current totem pole output stage. This output stage is capable of driving up to $\pm 1$ A of output current. Cross-conduction current spikes in the output totem pole have been eliminated. This device is primarily intended for driving MOSFET switches. Rise time is typically 30 ns and fall time is typically 20 ns when driving a 1.0 nF load. A clamp is built into the device to prevent the output from rising above 18 V in order to protect the gate of the MOSFET switch. The output is actively pulled low during under-voltage lockout by a Darlington PNP. This PNP is designed to sink several milliamps and will pull the output down to approximately 1V. This active pull-down eliminates the need for the external resistor which was required in older designs.

The output pin of the device connects directly to the emitter of the upper NPN drive transistor and the collector of the lower NPN drive transistor in the totem pole. The collector of the lower transistor, which is n-type silicon, forms a $p$-n junction with the substrate of the device. The substate of the device is tied to ground. This junction is reverse biased during normal operation. In some applications the parasitic LC of the external MOSFET gate can ring and pull the output pin below ground. If the output pin is pulled negative by more than a diode drop the parasitic diode formed by the collector of the output NPN and the substrate will turn on. This can cause erratic operation of the device. In these cases a Schottky clamp diode is recommended from output to ground.

## Reference

The internal reference of the LT1246 is a 5 V Bandgap reference, trimmed to within $\pm 1 \%$ initial tolerance. The reference is used to power the majority of the internal logic and the oscillator circuitry. The oscillator charging current is supplied from the reference. The feedback pin voltage and the clamp level for the current sense comparator are derived from the reference voltage. The reference can supply up to 20 mA of current to power external circuitry. Note that using the reference in this manner, as a voltage regulator, will significantly increase the power dissipation in the device, which will reduce the operating ambient temperature range.

## Design/Layout Considerations

LT1246 is a high speed circuit capable of generating pulsed output drive currents of up to 1A peak. The rise and fall time for the output drive current is in the range of 10 ns to 20 ns . High speed circuit layout techniques must be used to insure proper operation of the device. Do not attempt to use Proto-boards or wire-wrap techniques to breadboard high speed switching regulator circuits. They will not work properly.

Printed circuit layouts should include separate ground paths for the voltage feedback network, oscillator capacitor, and switch drive current. These ground paths should be connected together directly at the ground pin (pin 5) of the LT1246. This will minimize noise problems due to pulsed ground pin currents. $V_{C C}$ should be bypassed, with a minimum of $0.1 \mu \mathrm{~F}$, as close to the device as possible. High current paths should be kept short and they should be separated from the feedback voltage network with shield traces if possible.

## TYPICAL APPLICATIONS

## External Clock Synchronization



D1 IS REQUIRED IF THE SYNC AMPLITUDE IS LARGE ENOUGH TO PULL THE BOTTOM OF $C_{T}$ MORE THAN 300 mV BELOW GROUND.

Soft Start



## TYPICAL APPLICATIONS

## Slope Compensation at ISENSE Pin



Slope Compensation at Error Amp


# $\angle \mathcal{L I N E R}$ <br> LT1432 <br> 5V High Efficiency Step-Down Switching Regulator Controller 

## features

- Accurate Preset +5 V Output
- Up to $90 \%$ Efficiency
- Optional Burst Mode for Light Loads
- Can be Used with Many LTC Switching ICs
- Accurate Ultra-Low-Loss Current Limit
- Operates with Inputs from 6 V to 30 V
- Shutdown Mode Draws Only 15 A A
- Uses Small $50 \mu \mathrm{H}$ Inductor


## APPLICATIONS

- Laptop and Palmtop Computers
- Portable Data-Gathering Instruments
- DC Bus Distribution Systems
- Battery-Powered Digital Widgets


## DESCRIPTION

The LT1432 is a control chip designed to operate with the LT1170/LT1270 family of switching regulators to make a very high efficiency 5 V step-down (buck) switching regulator. A minimum of external components is needed.
Included is an accurate current limit which uses only 60 mV sense voltage and uses "free" PC board trace material for the sense resistor. Logic controlled electronic shutdown mode draws only $15 \mu \mathrm{~A}$ battery current. The switching regulator operates down to 6 V input.
The LT1432 has a logic controlled "burst" mode to achieve high efficiency at very light load currents ( 0 to 100 mA ) such as memory keep-alive. In normal switching mode, the standby power loss is about 60 mW , limiting efficiency at light loads. In burst mode, standby loss is reduced to approximately 15 mW . Output current in this mode is typically in the 5 mA to 100 mA range.
The LT1432 is available in 8-pin surface mount and DIP packages. The LT1170/LT1270 family will also be available in a surface mount version of the 5-pin T0-220 package. For 3.3V versions contact Linear Technology Corporation.

## TYPICAL APPLICATION



Figure 1. High Efficiency 5V Buck Converter

## ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION
VIN Pin ................................................................. 30V
$V^{+}$Pin .................................................................. 40V
$V_{C}$ 35 V
$V_{\text {LIM }}$ and $V_{\text {OUT }}$ Pins ................................................ 7 V
Diode Pin Voltage .................................................. 30V
Mode Pin Current (Note 2) ..................................... 1 mA
Operating Temperature Range ................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec.) ................ $300^{\circ} \mathrm{C}$

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1432CN8 |
|  |  |
| N8 PACKAGG | S8 PART MARKING |
| S8 PACKAGE <br> 8-LEAD PLASTIC S0 | 1432 |

## ELECTRICAL CHARACTERISTICS

$V_{C}=6 V, V_{I N}=12 V, V^{+}=10 \mathrm{~V}, V_{\text {DIODE }}=$ Open, $V_{\text {LIM }}=V_{\text {OUT }}, V_{\text {MODE }}=0 V, T_{J}=25^{\circ} \mathrm{C}$
Device is in standard test loop unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Regulated Output Voltage | $\mathrm{V}_{\text {C }}$ Current $=220 \mu \mathrm{~A}$ | $\bullet$ | 4.9 | 5.0 | 5.1 | V |
| Output Voltage Line Regulation | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}$ to 30 V | $\bullet$ |  | 5 | 20 | mV |
| Input Supply Current (Note 1) | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}$ to $30 \mathrm{~V}, \mathrm{~V}^{+}=\mathrm{V}_{\text {IN }}+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=\mathrm{V}_{\text {IN }}+1 \mathrm{~V}$ | $\bullet$ |  | 0.3 | 0.5 | mA |
| Quiescent Output Load Current |  |  |  | 0.9 | 1.2 | mA |
| Mode Pin Current | $\begin{aligned} & V_{\text {MODE }}=0 \mathrm{~V} \text { (current is out of pin) } \\ & V_{\text {MODE }}=5 \mathrm{~V} \text { (shutdown) } \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ | $\begin{aligned} & 50 \\ & 30 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Mode Pin Threshold Voltage (Normal to Burst) | $\mathrm{I}_{\text {MODE }}=10 \mu \mathrm{~A}$ (out of pin) | $\bullet$ | 0.6 | 0.9 | 1.5 | v |
| $\mathrm{V}_{\mathrm{C}}$ Pin Saturation Voltage | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ (forced) | $\bullet$ |  | 0.25 | 0.45 | V |
| $V_{C}$ Pin Maximum Sink Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ (forced) | $\bullet$ | 0.45 | 0.8 | 1.5 | mA |
| $V_{C}$ Pin Source Current | $\mathrm{V}_{\text {OUT }}=4.5 \mathrm{~V}$ (forced) | $\bullet$ | 40 | 60 | 100 | $\mu \mathrm{A}$ |
| Current Limit Sense Voltage (Note 3) | Device in Current Limit Loop |  | 56 | 60 | 64 | mV |
| $\mathrm{V}_{\text {LIM }}$ Pin Current | Device in Current Limit Loop (current is out of pin) | $\bullet$ | 30 | 45 | 70 | $\mu \mathrm{A}$ |
| Supply Current in Shutdown | $\mathrm{V}_{\text {MODE }}>3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}<30 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}$ and $\mathrm{V}^{+}=0 \mathrm{~V}$ | $\bullet$ |  | 15 | 60 | $\mu \mathrm{A}$ |
| Burst Mode Output Ripple | Device in Burst Test Circuit |  |  | 100 |  | $m V_{p-p}$ |
| Burst Mode Average Output Voltage | Device in Burst Test Circuit | $\bullet$ | 4.8 | 5 | 5.2 | V |
| Clamp Diode Forward Voltage | $\mathrm{I}_{\mathrm{F}}=1 \mathrm{~mA}$, All Other Pins Open | $\bullet$ |  | 0.5 | 0.65 | V |
| Startup Drive Current | $\begin{aligned} & V_{\text {out }}=2.5 \mathrm{~V} \text { (forced), } \mathrm{V}^{+}=5 \mathrm{~V} \text { to } 25 \mathrm{~V}, \\ & V_{\text {IN }}=6 \mathrm{~V} \text { to } 26 \mathrm{~V}, \mathrm{~V}^{+}=\mathrm{V}_{\text {IN }}-1 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=\mathrm{V}_{\text {IN }}-1.5 \mathrm{~V} \end{aligned}$ | $\bullet$ | 30 | 45 |  | mA |
| Restart Time Delay | (Note 4) |  | 1 | 1.8 | 10 | ms |
| Transconductance, Output to $\mathrm{V}_{\mathrm{C}}$ Pin | $\mathrm{I}_{\mathrm{C}}=150 \mu \mathrm{~A}$ to $250 \mu \mathrm{~A}$ | $\bullet$ | 1500 | 2000 | 2800 | $\mu \mathrm{mho}$ |

The - denotes specifications which apply over the operating temperature range.
Note 1: Does not include current drawn by the LT1070 IC. See operating parameters in standard circuit.
Note 2: Breakdown voltage on the mode pin is 7 V . External current must be limited to value shown.

Note 3: Current limit sense voltage temperature coefficient is $+0.33 \% /{ }^{\circ} \mathrm{C}$ to match TC of copper trace material.
Note 4: VOUT pin switched from 5.5 V to 4.5 V .

## ELECTRICAL CHARACTERISTICS

Operating parameters in standard circuit configuration.
$V_{I N}=+12 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=0$, unless otherwise noted. These parameters guaranteed where indicated, but not tested.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Burst Mode Quiescent Input Supply Current |  |  | 1.3 | 1.8 | mA |
| Burst Mode Output Ripple Voltage | $\begin{aligned} & I_{\text {OUT }}=0 \\ & \text { IOUT }=50 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 100 \\ & 130 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mV}_{p-p} \\ & \mathrm{mV} V_{p-p} \end{aligned}$ |
| Normal Mode Equivalent Input Supply Current | Extrapolated from lout $=20 \mathrm{~mA}$ |  | 6 |  | mA |
| Normal Mode Minimum Operating Input Voltage | 100 mA < $\mathrm{l}_{\text {Out }}<1.5 \mathrm{~A}$ |  | 6 |  | V |
| Burst Mode Minimum Operating Input Voltage | $5 \mathrm{~mA}<$ OOUT $^{\text {< }} 50 \mathrm{~mA}$ |  | 6.2 |  | V |
| Efficiency | $\begin{aligned} & \text { Normal Mode } I_{\text {Out }}=0.5 \mathrm{~A} \\ & \text { Burst Mode } I_{\text {Out }}=25 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 91 \\ & 77 \end{aligned}$ |  | \% |
| Load Regulation | Normal Mode 50 mA < IOUT 2A <br> Burst Mode $0<l_{\text {OUT }}<50 \mathrm{~mA}$ |  | $\begin{aligned} & 10 \\ & 50 \end{aligned}$ | 25 | mV mV |

## GQUIVALEIT SCHEMATIC



Figure 2

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS

## Incremental Battery Current * in Burst Mode



* TO CALCULATE TOTAL BATTERY CURRENT IN BURST MODE, MULTIPLY LOAD CURRENT BY INCREMENTAL FACTOR AND ADD NO-LOAD CURRENT.


LT1432 613
Restart Load Current


No Load Battery Current in Burst Mode


Burst Mode Load Regulation


Restart Time Delay


Transconductance $-V_{\text {OUT }}$ to $V_{C}$ Current


Mode Pin Current


Startup Switch Characteristics


## applications information

## Basic Circuit Description

The LT1432 is a dedicated 5 V buck converter driver chip intended to be used with an IC switcher from the LT1070 family. This family of current mode switchers includes current ratings from 1.25A to 10 A , and switching frequencies from 40 kHz to 100 kHz as shown in the table below.

| DEVICE | SWITCH <br> CURRENT | FREQUENCY | OUTPUT CURRENT IN <br> BUCK CONVERTER |
| :--- | :---: | :---: | :---: |
| LT1270A | 10 A | 60 kHz | 7.5 A |
| LT1270 | 8 A | 60 kHz | 6 A |
| LT1170 | 5 A | 100 kHz | 3.75 A |
| LT1070 | 5 A | 40 kHz | 3.75 A |
| LT1271 | 4 A | 60 kHz | 3 A |
| LT1171 | 2.5 A | 100 kHz | 1.8 A |
| LT1071 | 2.5 A | 40 kHz | 1.8 A |
| LT1172 | 1.25 A | 100 kHz | 0.9 A |
| LT1072 | 1.25 A | 40 kHz | 0.9 A |

The maximum load current which can be delivered by these chips in a buck converter is approximately $75 \%$ of their switch current rating. This is partly due to the fact that buck converters must operate at very high duty cycles when input voltage is low. The "current mode" nature of the LT1070 family requires an internal reduction of peak current limitat high duty cycles, so these devices are rated at only $80 \%$ of their full current rating when duty cycle is $80 \%$. A second factor is inductor ripple current, half of which subtracts from maximum available load current. See Inductor Selection for details. The LT1070 family was originally intended for topologies which have the negative side of the switch grounded, such as boost converters. It has an extremely efficient quasi-saturating NPN switch which mimics the linear resistive nature of a MOSFET but consumes much less die area. Driver losses are kept to a minimum with a patented adaptive antisat drive that maintains a forced beta of 40 over a wide range of switch currents. This family is attractive for high efficiency buck converters because of the low switch loss, but to operate as a positive buck converter, the ground pin of the IC must be floated to act as the switch output node. This requires a floating power supply for the chip and some means for level shifting the feedback signal. The LT1432 performs these functions as well as adding current limiting, micropower shutdown, and dual mode operation for high conversion efficiency with both heavy and very light loads.

The circuit in Figure 1 is a basic 5V positive buck converter which can operate with input voltage from 6 V to 30 V . The power switch is located between the $\mathrm{V}_{\text {SW }}$ pin and GND pin on the LT1271. Its current and duty cycle are controlled by the voltage on the $V_{C}$ pin with respect to the GND pin. This voltage ranges from 1 V to 2 V as switch current increases from zero to full scale. Correct output voltage is maintained by the LT1432 which has an internal reference and error amplifier (see Equivalent Schematic in Figure 2). The amplifier output is level shifted with an internal open collector NPN to drive the $\mathrm{V}_{C}$ pin of the switcher. The normal resistor divider feedback to the switcher feedback pin cannot be used because the feedback pin is referenced to the GND pin, which is switching up and down. The feedback pin (FB) is simply bypassed with a capacitor. This forces the switcher $V_{C}$ pin to swing high with about $200 \mu \mathrm{~A}$ sourcing capability. The LT1432 $\mathrm{V}_{\mathrm{C}}$ pin then sinks this current to control the loop. Transconductance from the regulator output to the $\mathrm{V}_{\mathrm{C}}$ pin current is controlled to approximately $2000 \mu \mathrm{mhos}$ by local feedback around the LT1432 error amplifier (S2 closed in Figure2). This is done to simplify frequency compensation of the overall loop. A word of caution about the FB pin bypass capacitor (C6): this capacitor value is very non-critical, but the capacitor must be connected directly to the GND pin or tab of the switcher to avoid differential spikes created by fast switch currents flowing in the external PCB traces. This is also true for the frequency compensation capacitors C4 and C5. C4 forms the dominant loop pole with a loop zero added by R1. C5 forms a higher frequency loop pole to control switching ripple at the $V_{C}$ pin.
A floating 5 V power supply for the switcher is generated by D2 and C3 which peak detect the output voltage during switch "off" time. The diode used for D2 is a low capacitance type to avoid spikes at the output. Do not substitute a Schottky diode for D2 (they are high capacitance). This is a very efficient way of powering the switcher because power drain does not increase with regulator input voltage. However, the circuit is not self-starting, so some means must be used to start the regulator. This is performed by the internal current path of the LT1432 which allows current to flow from the input supply to the $\mathrm{V}^{+}$pin during startup.

## APPLICATIONS INFORMATION

D1, L1 and C2 act as the conventional catch diode and output filter of the buck converter. These components should be selected carefully to maintain high efficiency and acceptable output ripple. See other sections of this data sheet for detailed discussions of these parts.
Current limiting is performed by R2. Sense voltage is only 60 mV to maintain high efficiency. This also reduces the value of the sense resistor enough to utilize a printed circuit board trace as the sense resistor. The sense voltage has a positive temperature coefficient of $0.33 \% /{ }^{\circ} \mathrm{C}$ to match the temperature coefficient of copper. See Current Limiting section for details.
The basic regulator has three different operating modes, defined by the mode pin drive. Normal operation occurs when the mode pin is grounded. A low quiescent current "burst" mode can be initiated by floating the mode pin. Input supply current is typically 1.3 mA in this mode, and output ripple voltage is $100 \mathrm{~m} V_{p-p}$. Pulling the mode pin above 2.5 V forces the entire regulator into micropower shutdown where it typically draws less than $20 \mu \mathrm{~A}$. See Mode Pin Drive for details.

## Efficiency

Efficiency in normal mode is maximum at about 500 mA load current, where it exceeds $90 \%$. At lower currents, the operating supply current of the switching IC dominates losses. The power loss due to this term is approximately $8 \mathrm{~mA} \times 5 \mathrm{~V}$, or 40 mW . This is $4 \%$ of output power at a load current of 200 mA . At higher load currents, losses in the switch, diode, and inductor series resistance begin to increase as the square of current and quickly become the dominant loss terms.

Loss in inductor series resistance;

$$
P=R_{S}\left(I_{\text {OUT }}\right)^{2}
$$

Loss in switch on resistance;

$$
P=\frac{V_{\text {OUT }}\left(R_{\text {SW }}\right)\left(I_{\text {OUT }}\right)^{2}}{V_{\text {IN }}}
$$

Loss in switch driver current;

$$
P=\frac{I_{\text {OUT }}\left(V_{\text {OUT }}\right)^{2}}{40 V_{I N}}
$$

Diode loss;

$$
P=\frac{V_{F}\left(V_{I N}-V_{\text {OUT }}\right)\left(I_{\text {OUT }}\right)}{V_{\text {IN }}}
$$

(Use $V_{F}$ vs $I_{F}$ graph on diode data sheet, assuming $I_{F}=$ IOUT)

$$
\mathrm{R}_{\mathrm{S}}=\text { Inductor series resistance }
$$

$R_{S W}=$ Switch resistance of LT1271, etc.
$I_{F}=$ Diode current
$V_{F}=$ Diode forward voltage at $I_{F}=I_{O U T}$
Inductor core loss depends on peak-to-peak ripple current in the inductor, which is independent of load current for any load current large enough to establish continuous current in the inductor. Believe it or not, core loss is also independent of the physical size of the core. It depends only on core material, inductance value, and switching frequency for fixed regulator operating conditions. Increasing inductance or switching frequency will reduce core loss, because of the resultant decrease in ripple current. For high efficiency, low loss cores such as ferrites or Magnetics Inc. molypermalloy or KoolM $\mu$ are recommended. The lower cost Type 52 powdered iron from Phillips is acceptable only if larger inductance is used and the increased size and slight loss in efficiency is acceptable. In a typical buck converter using the LT1271 ( 60 kHz ) with a 12 V input, and a $50 \mu \mathrm{H}$ inductor, core loss with a Type 52 powdered iron core is 203 mW . A molypermalloy core reduces this figure to 28 mW . With a 1 A output, this translates to $4 \%$ and $0.56 \%$ core loss respectively - a big difference in a high efficiency converter. For details on inductor design and losses, see Application Note 44.
What are the benefits of using an active (synchronous) switch to replace the catch diode? This is the trendy thing to do, but calculations and actual breadboards show that the improvement in efficiency is only a few percent at best. This can be shown with the following simplified formulas:

$$
\text { Diode Loss }=\frac{V_{F}\left(V_{I N}-V_{\text {OUT }}\right)\left(I_{\text {OUT }}\right)}{V_{I N}}
$$

## APPLICATIONS INFORMATION

FET Switch Loss $=\frac{\left(V_{\mathbb{N}}-V_{\text {OUT }}\right)\left(R_{\text {SW }}\right)\left(l_{\text {OUT }}\right)^{2}}{V_{\text {IN }}}$
(Ignoring gate drive power)
The change in efficiency is:


This is equal to:

$$
\frac{\left(V_{\text {N }}-V_{\text {OUT }}\right)\left(V_{F}-R_{\text {FET }} \times V_{\text {OUT }}\right)(E)^{2}}{\left(V_{\text {IN }}\right)\left(V_{\text {OUT }}\right)}
$$

If $\mathrm{V}_{\mathrm{F}}$ (diode forward voltage) $=0.45 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$, $R_{\text {FET }}=0.1 \Omega, \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}$, and efficiency $=90 \%$, the improvement in efficiency is only:

$$
\frac{(10 \mathrm{~V}-5 \mathrm{~V})(0.45 \mathrm{~V}-0.1 \Omega \times 1 \mathrm{~A})(0.9)^{2}}{(10 \mathrm{~V})(5 \mathrm{~V})}=2.8 \%
$$

This does not take FET gate drive losses into account, which can easily reduce this figure to less than $2 \%$. The added cost, size, and complexity of a synchronous switch configuration would be warranted only in the most extreme circumstances.

Burst mode efficiency is limited by quiescent current drain in the LT1432 and the switching IC. The typical burst mode zero-load input power is 27 mW . This gives about one month battery life for a $12 \mathrm{~V}, 1.2 \mathrm{AHr}$ battery pack. Increasing load power reduces discharge time proportionately. Full shutdown current is only about $15 \mu \mathrm{~A}$, which is considerably less than the self-discharge rate of typical batteries.

## Burst Mode Operation

Burst mode is initiated by allowing the mode pin to float, where it will assume a DC voltage of approximately 1 V . If AC pickup from surrounding logic lines is likely, the mode pin should be bypassed with a 200 pF capacitor. Burst mode is used to reduce quiescent operating current when the regulator output current is very low, as in "sleep" mode
in a lap-top computer. In this mode, hysteresis is added to the error amplifier to make it switch on and off, rather than maintain a constant amplifier output. This forces the switching IC to either provide a rapidly increasing current or to go into full micropower shutdown. Current is delivered to the output capacitor in pulses of higher amplitude and low duty cycle rather than a continuous stream of low amplitude pulses. This maximizes efficiency at light load by eliminating quiescent current in the switching IC during the period between bursts.

The result of pulsating currents into the output capacitor is that output ripple amplitude increases, and ripple frequency becomes a function of load current. The typical output ripple in burst mode is $150 \mathrm{mVp}-\mathrm{p}$, and ripple frequency can vary from 50 Hzto 2 kHz . This is not normally a problem for the logic circuits which are kept "alive" during sleep mode.

Some thought must be given to proper sequencing between normal mode and burst mode. A heavy ( $>100 \mathrm{~mA}$ ) load in burst mode can cause excessive output ripple, and an abnormally light load ( 10 mA to 30 mA , see curves) in normal mode can cause the regulator to revert to a quasiburst mode that also has higher output ripple. The worst condition is a sudden, large increase in load current ( $>100 \mathrm{~mA}$ ) during this quasi-burst mode or just after a switch from burst mode to normal mode. This can cause the output to sag badly while the regulator is establishing normal mode operation ( $100 \mu \mathrm{~s}$ ). To avoid problems, it is suggested that the power-down sequence consist of reducing load current to below 100 mA , but greater than the minimum for normal mode, then switching to burst mode, followed by a reduction of load current to the final sleep value. Power-up would consist of increasing the load current to the minimum for normal mode, then switching to normal mode, pausing for 1 ms , followed by return to full load.

If this sequence is not possible, an alternative is to minimize normal mode settling time by adding a $47 \mathrm{k} \Omega$ resistor between $\mathrm{V}^{+}$and $\mathrm{V}_{\mathrm{C}}$ pins. The output capacitor should be increased to $>680 \mu \mathrm{~F}$ and the compensation capacitors should also be as small as possible, consistent with adequate phase margin. These modifications will

## APPLICATIONS INFORMATION

often allow the power-down sequence to consist of simultaneous turn-off of load current and switch to burst mode. Power-up is accomplished by switching to normal mode and simultaneously increasing load current to the lowest possible value ( 30 mA to 500 mA ), followed by a short pause and return to full load current.

## Full Shutdown

When the mode pin is driven high, full shutdown of the regulator occurs. Regulator input current will then consist of the LT1432 shutdown current ( $\approx 15 \mu \mathrm{~A}$ ) plus the switch leakage of the switching IC $(\approx 1 \mu \mathrm{~A}$ to $25 \mu \mathrm{~A})$. Mode input current ( $\approx 15 \mu \mathrm{~A}$ at 5 V ) must also be considered. Startup from shutdown can be in either normal or burst mode, but one should always check startup overshoot, especially if the output capacitor or frequency compensation components have been changed.

## Switching Waveforms in Normal Mode

The waveforms in Figures 3 through 10 were taken with an input voltage of 12 V . Figure 3 shows the classic buck converter waveforms of switch output voltage (5V/DIV) at the top and switch current (1A/DIV) underneath, at an output current of 2 A . The regulator is operating in "continuous" mode as evidenced by the fact that switch current does not start at zero at switch turn-on. Instead, it jumps to an initial value, then continues to slope upward during the duration of switch on time. The slope of the current waveform is determined by the difference between input and output voltage, and the value of inductor used.

$$
\frac{\mathrm{dl}}{\mathrm{dt}}=\frac{\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{L}}
$$

According to theory, the average switch current during switch on time should be equal to the 2A output current and this is confirmed in the photograph. The peak switch current, however, is about 2.4A. This peak current must be considered when calculating maximum available load current because both the LT1432 and the LT1070 family current limit on instantaneous switch current.


Figure 3


Figure 4


## APPLICATIONS IMFORMATION

Note that the switch output voltage is nearly identical to the 12 V input during switch on time, a necessary requirement for high efficiency, and indicative of an efficient switch topology. Also note the fast, clean edges on the switching waveforms, an additional requirement for high efficiency. The "overlap time" of switch current and voltage, which leads to AC switching losses, is only 10 ns .
Figure 4 shows the same waveforms when load current has been reduced to 0.25 A , and Figure 5 is at 25 mA (note the scale change for current in Figure 5). The regulator is now into discontinuous mode as shown by the fact that switch current has no initial jump, but starts its upward slope from zero. This implies that the inductor current has dropped to zero during switch off time, and that is shown by the "ringing" waveform on the rising edge of switch voltage. The switch has not yet been turned on, but the voltage at its output rises and rings as the "input" end of the inductor tries to settle to the same voltage as its "output" end (5V).
This ringing is not an oscillation. It is the result of stored energy in the catch diode capacitance. This energy is transferred to the inductor as the inductor voltage attempts to rise to 5 V . The inductor and diode capacitance tank circuit continues to ring until the stored energy is dissipated by losses in the core and parasitic resistances. The relatively undamped nature in this case is good because it shows low losses and that translates to high efficiency. EMI is not increased by operating in this mode.
Figure 6 shows input capacitor current (1A/DIV) with I IOUT $=2 A$. The theoretical peak-to-peak value (ignoring sloping waveforms) is equal to output current, and this is indeed what the top waveform shows. The RMS value is approximately equal to one half output current. This is a major consideration because the physical size of a capacitor with 1 A ripple current rating may make it the largest component in the regulator (see output capacitor section). Clever desigers may hit on the idea of utilizing battery impedance or remote input capacitors to divert some of the current away from the actual local capacitor to reduce its size. This is not too practical as shown by the middle waveform in Figure 6 , which shows input capacitor current when an additional large capacitor is added about 6" away from the


Figure 6. Input Capacitor Current


Figure 7. Output Capacitor Ripple Current
local capacitor. The wiring inductance and parasitic resistance limit the shunting effect and local capacitor current is reduced only slightly. the bottom waveform shows input capacitor current with output current reduced to 0.25 A .
Figure 7 shows output capacitor ripple current at loads of $2 \mathrm{~A}, 0.25 \mathrm{~A}$, and 25 mA respectively starting from the top. Note that ripple current is independent of load current until the load drops well into the discontinuous region. The small steps superimposed on the triangular ripple are caused by loading of the diode which pumps the power supply capacitor on the LT1271. Amplitude of the ripple current is about $0.7 \mathrm{Ap}-\mathrm{p}$ in this case, or approximately

## APPLICATIONS INFORMATION

0.2A RMS. Theoretically the output capacitor size would be minimized by using one which just met this ripple current, but in practice, this would yield such high output ripple voltage that an additional output filter would have to be added. A better solution in the case of buck converters is usually just to increase the size of the output capacitor to meet output ripple voltage requirements.


Figure 8. Output Ripple Current


Figure 9. Diode Current
Figure 8 shows output ripple voltage at the top and switch current below. Peak-to-peak ripple voltage is 80 mV . This implies an output capacitor effective series resistance (ESR) of $80 \mathrm{mV} / 0.7 A=0.11 \Omega$. Capacitor ESR varies significantly with temperature, increasing at low tempera-
tures, so be sure to check ESR ratings at the lowest expected operating temperature. Ripple voltage can be reduced by increasing the inductor value, but this has rapidly diminishing returns because of typical size restraints.

Figure 9 shows diode current under normal load conditions of 2A, and with the output shorted. Current limit has been set at 3 A . Average diode current at $\mathrm{I}_{\text {OUT }}=2 \mathrm{~A}$ is only about 1A because of duty cycle considerations. Under short circuit conditions, duty cycle is nearly $100 \%$ for the diode (switch duty cycle is near zero), and diode average current is nearly 3 A . Designs which must tolerate continuous short circuit conditions should be checked carefully for diode heating. Foldback current limiting can be used if necessary.
Figure 10 shows inductor current ( $0.5 \mathrm{~A} / \mathrm{DIV}$ ) with a 2 A and 100 mA load. Average inductor current is always equal to output current, but it is obvious that with 100 mA load, inductor current drops to zero for part of the switching cycle, indicating dicontinuous mode. When selecting an inductor, keep in mind that RMS current determines copper losses, peak-to-peak current determines core loss, and peak current must be calculated to avoid core saturation. Also, remember that during short circuit conditions, inductor current will increase to the full current limit value. Inductor failure is normally caused by overheating of the winding insulation with resultant turn-to-turn shorts. Foldback current limiting will be helpful.


Figure 10. Inductor Current

## APPLICATIONS INFORMATION

## Switching Waveforms in Burst Mode

In burst mode, the LT1432 amplifier is converted to a comparator with hysteresis. This causes its $V_{C}$ pin current drive to be either zero (output low), or full "on" at about 0.8 mA (output high). The LT1271 therefore is either driven to full on condition or forced into complete micropower shutdown. This makes a dramatic reduction in quiescent current losses because the switching regulator chip draws supply current only during the relatively short "on" periods. This burst mode results in a battery drain of only 1.2 mA with zero output load, even though the nominal quiescent current of the switcher chip is 7 mA . This low battery drain is accomplished at the expense of higher output ripple voltage, but the ripple is still well within the normal requirements for logic chips.
Figure 11 shows burst mode output ripple at load currents of 0 (top trace), and 50 mA (bottom trace). Ripple amplitude is nominally set by the 100 mV hysteresis built into the LT1432, but in most applications, other effects come into play which can significantly modify this value. The first is delay in turning off the switcher. This causes the output to overshoot slightly and therefore increases output ripple. Delay is caused by the compensation capacitors used to maintain a stable loop in the normal mode. Another effect, however, is the ESR of the output capacitor. The surge current from the switcher creates a step across the capacitor ESR which prematurely trips the LT1432 comparator, reducing ripple amplitude. A second delay occurs in turning the switcher back on when the output falls below its lower level. This delay is somewhat longer, but because the output normally falls at a much slower rate than it rises, this delay is not significant until output current exceeds 10 mA . Falling rate is set by the output capacitor (including any secondary filter capacitor), and the actual load current, $\mathrm{dV}_{\text {OUT }} / \mathrm{dt}=\mathrm{I}_{\text {Out }} / \mathrm{C}_{\text {OUT }}$. The slope in the top traces implies a load current of approximately 2 mA . This is the sum of the 1 mA output quiescent current of the LT1432 and the 1 mA drawn by the $\mathrm{V}_{\mathrm{C}}$ pin and shunted through the internal Schottky diode during the switcher "off" period.
The bottom trace at I IUT $=50 \mathrm{~mA}$ shows increased ripple caused by turn-on delay. Note that ripple frequency has increased from 50 Hz to about 600 Hz and amplitude has


Figure 11. Burst Mode Output Ripple Voltage


Figure 12. Burst Mode Output Ripple Voltage
more than doubled. Figure 12 shows the same conditions except that a $47 \mathrm{k} \Omega$ resistor is connected from the LT1271 $V_{I N}$ pin to the $V_{C}$ pin to provide more start-up current. These additions reduce ripple amplitude at 50 mA load current to a value only slightly higher than the no-load condition.

Although it is difficult to see in Figures 11 and 12, there is a narrow spike on the leading edge of the ripple caused by the burst current and capacitor ESR. Figure 13 shows this spike in more detail, both with and without an output filter.

## APPLICATIONS INFORMATION


$50 \mu \mathrm{~s} / \mathrm{DIV}$
Figure 13


Figure 14. PC trace Current Limit Sense Resistor with Kelvin Contacts

Time scale has been expanded to $50 \mu \mathrm{~s} / \mathrm{DIV}$. The spike consists of several switching cycles of the LT1271 as shown in the lower trace. In the upper trace, the output filter has smoothed the switching frequency content of the spike, but the actual spike amplitude is only modestly reduced. Increasing the output filter constants from $10 \mu \mathrm{H}$ and $220 \mu \mathrm{~F}$ to $20 \mu \mathrm{H}$ and $330 \mu \mathrm{~F}$ would eliminate most of the spike.

## Current Limiting

The LT1432 has true switching current limit with a sense voltage of 60 mV . This low sense voltage is used to maintain high efficiency with normal loads and to make it possible to use the printed circuit board trace material as the sense resistor. The sense resistor value must take ripple current into account because the LT1432 limits on the peak of the inductor ripple current. Errors in the sense resistor must also be allowed for.
$R_{\text {SENSE }}=\frac{V_{\text {SENSE }}}{I_{\text {MAX }}(1.2)^{*}+\frac{I_{\text {RIP }}}{2}}$
$\mathrm{R}_{\text {SENSE }}=$ Required sense resistor
$V_{\text {SENSE }}=60 \mathrm{mV}$
$I_{\text {MAX }}=$ Maximum load current, including any surge longer than $50 \mu \mathrm{~s}$

* 1.2 is a fudge factor for errors in $\mathrm{R}_{\text {SENSE }}$ and $\mathrm{V}_{\text {SENSE }}$.
$\frac{I_{\text {RIP }}}{2}=1 / 2$ Peak to Peak Inductor Ripple Current

$$
=\frac{V_{\text {OUT }}\left(V_{I N}-V_{\text {OUT }}\right)}{2 V_{\text {IN }}(f)(\mathrm{L})}
$$

$f=$ Frequency
L = Inductance
Use $V_{I N}$ maximum
Example: $I_{M A X}=2 A, f=60 \mathrm{kHz}$, maximum $V_{I N}=15 \mathrm{~V}$, $L=50 \mu \mathrm{H}$;

$$
\begin{aligned}
& \frac{\mathrm{R}_{\mathrm{RIP}}}{2}=\frac{5(15-5)}{2(15)\left(60 \mathrm{E}^{3}\right)\left(50 \mathrm{E}^{-6}\right)}=0.55 \mathrm{~A} \\
& \mathrm{R}_{\text {SENSE }}=\frac{60 \mathrm{mV}}{2 \mathrm{~A}(1.2)+0.55 \mathrm{~A}}=0.02 \Omega
\end{aligned}
$$

The formula for $\mathrm{R}_{\text {SENSE }}$ shows a 1.2 multiplier term in the denominator which makes typical current limit 20\% above full load current. This accounts for small errors in the PCB trace resistance. Trace resistance errors are kept to a minimum by using internal traces (on multilayer boards)

## APPLICATIONS INFORMATION

because these traces do not have errors caused by plating operations. The suggested trace width for $1 / 20 z$ foil is 0.03 " for each 1 A of current limit to keep trace temperature rise reasonable. 3 A current limit would require the width to be 0.09 ". $10 z$ foil can reduce trace width to 0.02 " per amp. Inductance in the trace is not critical so the trace can be wound serpentine or any other shape that fits available space. Kelvin connections should be used as shown in Figure 14 to avoid errors due to termination resistance.
The length of the sense resistor trace can be calculated from:

$$
\text { Length }=\frac{W\left(R_{\text {SENSE }}\right)}{R_{\mathrm{CU}}} \text { Inches }
$$

W = width of copper trace ( 0.03 " per amp for $1 / 20 z$ copper foil)
$\mathrm{R}_{\mathrm{CU}}=$ resistivity of PCB trace, expressed as $\Omega$ per square. It is found by calculating the resistance of a section of trace with equal length and width. For typical $1 / 20 z$ material, $R_{C U}$ is approximately $1 \mathrm{~m} \Omega$ per square. In the example shown above, with width $=2 \mathrm{~A}$ times $0.03^{\prime \prime}=0.06^{\prime \prime}$;

$$
\text { Length }=\frac{0.06(0.02)}{0.001}=1.2 \text { Inches }
$$

Current limiting maintains true switching action, but power dissipation in the IC switch and catch diode will shift depending on output voltage. At output voltages near the correct regulated value, power will be distributed between switch and the diode according to the usual calculations. Under short circuit conditions, switch duty cycle will drop to a very low value, and power will concentrate in the diode, which will be running at near $100 \%$ duty cycle. If continuous shorts must be tolerated, the catch diode must be sized to handle the full current limit value, or foldback current can be used.

## Foldback Current Limiting

Foldback current limiting makes the short circuit current limit somewhat lower than the full load current limit to reduce component stress under short circuit conditions. This is shown in Figure 15 with the addition of R3 and R4. The voltage drop across R3 adds to the 60 mV current limit


Figure 15. Adding Foldback Current Limiting

## APPLICATIONS INFORMATION

voltage. This extra sense voltage is set by output voltage and R4 under normal loads, but drops to near zero when the output is shorted.
The $40 \mu \mathrm{~A}$ bias current flowing out of the $\mathrm{V}_{\text {LIM }}$ pin must be accounted for when calculating a value for $R 4$. This current flows through R3, causing a 4 mV decrease in sense voltage for $R 3=100 \Omega$. The following formulas define current limit conditions:

Current limit at $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$

$$
=\frac{60 \mathrm{mV}-\mathrm{I}_{\mathrm{B}}(\mathrm{R} 3)+\left(\mathrm{V}_{\text {OUT }}\right)\left(\frac{\mathrm{R} 3}{\mathrm{R4}}\right)-\left(\mathrm{R}_{\text {SENSE }}\right)\left(\frac{\mathrm{I}_{\text {RIP }}}{2}\right)}{\mathrm{R}_{\text {SENSE }}}
$$

$$
\text { Short Circuit Current }=\frac{60 \mathrm{mV}-\mathrm{I}_{\mathrm{B}}(\mathrm{R} 3)}{R_{\text {SENSE }}}
$$

$$
R_{\text {SENSE }}=\frac{V_{\text {LIM }}}{I_{\text {MAX }}(1.2)}
$$

$$
R 4=\frac{V_{\text {OUT }}(R 3)}{V_{S}-60 m V+I_{B}(R 3)+\left(R_{\text {SENSE }}\right)\left(\frac{I_{\text {RIP }}}{2}\right)}
$$

$V_{S}=$ Desired full load sense voltage.
$I_{\text {MAX }}$ = Peak load current (for any time greater than $50 \mu \mathrm{~s})$
$\mathrm{I}_{\mathrm{B}}=\mathrm{V}_{\mathrm{LIM}}$ pin bias current $(\approx 40 \mathrm{~mA})$
To maintain high efficiency and avoid any startup problems with loads that have non-linear V/I characteristics, a 100 mV (average) sense voltage is suggested for foldback current limiting. The suggested value for R3 is $100 \Omega$. This is a compromise value to keep errors due to V Lim bias current low, and to minimize current drain on the output created by the R3/R4 path. From the previous design example, with $\mathrm{I}_{\text {MAX }}=2 \mathrm{~A}$ and $\mathrm{I}_{\text {RIP }} / 2=0.55 \mathrm{~A}$, and assuming $R 3=100 \Omega, V_{\text {LIM }}=100 \mathrm{mV}$ :

$$
R_{\text {SENSE }}=\frac{100 \mathrm{mV}}{2 \mathrm{~A}(1.2)}=0.042 \Omega
$$

$$
\begin{aligned}
\mathrm{R} 4 & =\frac{5 \mathrm{~V}(100 \Omega)}{100 \mathrm{mV}-60 \mathrm{mV}+100 \Omega(40 \mu \mathrm{~A})-0.042(0.55)} \\
& =7.45 \mathrm{k} \Omega
\end{aligned}
$$

Current limit at $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$

$$
\begin{aligned}
& =\frac{60 \mathrm{mV}-40 \mu \mathrm{~A}(100 \Omega)+5 \mathrm{~V}\left(\frac{100}{7.45 \mathrm{k}}\right)(0.042)(0.55)}{0.042 \Omega} \\
& =2.38 \mathrm{~A}
\end{aligned}
$$

Current limit (output shorted)

$$
=\frac{60 \mathrm{mV}-100 \Omega(40 \mu \mathrm{~A})}{0.042 \Omega}=1.33 \mathrm{~A}
$$

## Minimum Input Voltage

Minimum input voltage for a buck converter using the LT1432 is actually limited by the IC switcher used with it. There are three factors which contribute to the minimum voltage. At very light loads, the charge pump technique used to provide the floating power for the switcher chip is unable to provide sufficient current. See Figure 16 for the minimum load required as a function of input voltage when operating in the normal mode.
At moderate to heavy loads, switch on-resistance and maximum duty cycle will limit minimum input voltage. Graphs in the Typical Performance Characteristics section show minimum input voltage as a function of load current. At moderate loads, maximum switch duty cycle is the limiting factor. The LT1070 family, operating at 40kHz has a maximum duty cycle of about $94 \%$. The LT1170 family runs at 100 kHz and has a maximum duty cycle of $90 \%$. The LT1270 and LT1271 operate at 60 kHz with a maximum duty cycle of $92 \%$. The curves were generated using the expected worst case duty cycle for these devices over the commercial operating temperature range $\left(0^{\circ} \mathrm{C}\right.$ to $100^{\circ} \mathrm{C}$ junction temperature). Note that the lower frequency devices will operate at lower input voltage because of their higher duty cycle. These devices will require larger inductors, however. (Yet another example of the universal "no free lunch" syndrome).

## APPLICATIONS INFORMATION

At heavy loads, switch on-resistance increases minimum input voltage. With an LT1071 for instance, minimum input is 6.1 V at 1 A load, but increases to 6.3 V at 2 A load. If absolute minimum input voltage is needed, use lower frequency devices with higher current rating than is actually needed. The LT1070, for instance, operates down to 6.15 V at 2 A . Current limit is defined by the LT1432, so higher current switchers used in lower current applications do not degrade performance or reliability.

## Minimum Load Current in Normal Mode

There is a minimum load current requirement in normal mode. This is caused by the necessity to "pump" the IC switcher floating power supply capacitor during switch "off" time. This pumping current comes from inductor current, so load current must not be allowed to drop too low, or the floating bias supply for the switcher will collapse. Minimum load current is a function of input voltage as shown in Figure 16.


Figure 16. Minimum Normal Mode Load Current

## Inductor Selection

Inductor selection would be easy if money and space didn't count. Unfortunately, these two factors usually count the most, and compromises must be made. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensivecores such as ferrite, molypermalloy, or KoolM $\mu$. Actual core loss is independent of core size for a fixed inductor value, but it is very dependent on inductance
selected. As inductance increases, core loss goes down. Unfortunately, increased inductance requires more turns of wire and therefore copper loss will increase. The trick is to find the smallest inductor whose inductance is high enough to limit core loss, and whose series resistance is low enough to limit copper loss. Historically, inductor manufacturers have a tendency to be ultra conservative when designing inductors, and unless you are very specific about your constraints and requirements, they will more often than not come up with a unit which is $50 \%$ larger than the optimum. Part of this is due to manufacturing considerations. The trade-off of core loss and copper loss is optimized by "filling the winding window" with wire, but especially for toroids this can require more expensive winding techniques than the widely used "single layer" design. The lesson here is to spend time with the manufacturer exploring the cost trade-offs of different inductor designs. The following guidelines may be helpful in this regard.

1. For most buck converter applications using the LT1070, LT1170, or LT1270 families of parts at 40kHz to 100 kHz , inductor value will be in the range of $25 \mu \mathrm{H}$ to $200 \mu \mathrm{H}$. The lower values would be used for higher output currents and/or higher frequencies, with higher values used for low output current, low frequency applications. Lower inductance obviously means smaller size, but at some point the core loss will begin to hurt, or the large peak-to-peak inductor currents will cause high output ripple voltage or limit available output current. The following formula is a rough guide for picking an initial inductor value:

$$
L=\frac{8}{\left(I_{\max }\right)(f)}
$$

$I_{\text {MAX }}=$ maximum load current, including surges
$f=$ switching frequency
This formula assumes that a switcher IC is selected which has a maximum switch current of 1.5 to 2.5 times maximum load current. For a 2.5 A design using the LT1271 at 60 kHz , L would calculate to $53 \mu \mathrm{H}$. This formula is very arbitrary, so do not hesitate to modify the calculated value by as much as $2: 1$ if the need arises. Keep in mind that all the IC switchers have a peak current rating which is a

## APPLICATIONS INFORMATION

function of duty cycle. Care must be taken to ensure that the sum of output current plus $1 / 2$ inductor p-p ripple current does not exceed the switch current limit at the highest duty cycle (lowest input voltage).

$$
\text { Duty Cycle (maximum) }=\frac{V_{O U T}+V f}{V_{I N(M I N)}}
$$

$\mathrm{Vf}=$ Diode forward voltage
$1 / 2$ p-p Ripple Current $=\frac{\left(V_{\text {OUT }}\right)\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{2\left(V_{\text {IN }}\right)(f)(L)}$
(Use minimum $\mathrm{V}_{\mathbb{I N}}+2 \mathrm{~V}$ )
A 2.5A design using an LT1271 at 60 kHz , with a minimum input voltage of 7 V and a $50 \mu \mathrm{H}$ inductor, would have a maximum duty cycle of $(5+0.5) / 7=79 \%$. $1 / 2$ p-p ripple current would be:

$$
\frac{(5)(7+2-5)}{2(7+2)\left(60 E^{3}\right)\left(50 E^{-6}\right)}=0.37 \mathrm{~A}
$$

Output current plus $1 / 2$ ripple current $=2.5+0.37=2.9 \mathrm{~A}$. The switch current rating for the LT1271 is shown on the data sheet as 4A for duty cycle below $50 \%$ and 2.67 (2DC) for duty cycles greater than $50 \%$. With $D C=79 \%$, switch current rating would be $2.67(2-0.79)=3.23 \mathrm{~A}$, so this meets the guidelines. It should be noted that if normal running load current conditions result in switch currents that are close to the maximum switch ratings, efficiency will drop. Switch voltage loss at maximum switch current rating is typically 0.7 V , and this represents a significant loss, especially at low input voltages. In most laptop computer designs, surge currents from hard or floppy disks require an oversized switcher, so normal running currents are typically less than one half rated switch current and efficiency is high except during the short surge periods.
2. Ferrite designs have very low core loss, so design goals can concentrate on copper loss and preventing saturation. The downside is that the finished unit will almost surely be larger than a molypermalloy toroid design because of the basic topological limitations of the ferrite/bobbinarrangement. Newerlow-profile ferrite cores are even less space efficient than older configurations.

Cost may also be higher. Ferrite core material saturates "hard," which means that inductance collapses abruptly when peak design current is exceeded. This may be a problem in current limit or if peak load requirements are not well characterized.
3. Molypermalloy (from Magnetics, Inc.) is a very good, low loss core material for toroids, but it is (naturally) rather expensive. A reasonable substitute is $\mathrm{KoolM} \mu$ (same manufacturer). Toroids are very space efficient, especially when you can convince the manufacturer to use several layers of wire. Because they generally lack a bobbin, mounting is more difficult. Newer designs for surface mount are available (Coiltronics), which are nested in a ring that does not increase the height significantly.

## Catch Diode

The catch diode carries load current only during switch "off" time. Its average current is therefore dependent on switch duty cycle. At high input voltages, the diode conducts most of the time, and as $V_{I N}$ approaches $V_{O U T}$, it conducts only a small fraction of the time. The current rating of the diode should be higher than maximum load current for two reasons. First, conservative diode current improves efficiency because the diode forward voltage is lower, and second, short circuit conditions result in near $100 \%$ diode duty cycle at currents higher than full load unless some form of foldback current limiting is used. Schottky diodes are a must for their low forward drop and fast switching times.
Maximum diode reverse voltage is equal to maximum input voltage. However, do not over-specify the diode for breakdown voltage. Schottky diodes are made with lighter silicon doping as breakdown ratings increase. This gives higher forward voltage and degrades regulator efficiency. An MBR350 (3A, 50V) has almost 100 mV higher forward voltage than the MBR330 $(3 \mathrm{~A}, 30 \mathrm{~V})$.
Diode current ratings are predicated on proper thermal mounting techniques. Check the manufacturers assumptions carefully before assuming that a 3A diode is actually capable of carrying 3A continuously. Pad size may have to be larger than normal to meet the mounting requirements for full current capability.

## APPLICATIONS INFORMATION

## Input Supply Bypass Capacitor

The input capacitor on a step-down (buck) switching regulator must handle switching currents with a peak-topeak amplitude at least equal to the output current. The RMS value of capacitor current is approximately equal to:


This formula has a maximum at $\mathrm{V}_{I N}=2 \mathrm{~V}_{\text {OUT }}$, where $\mathrm{I}_{\text {RMS }}$ is equal to $\mathrm{I}_{\mathrm{OUT}} / 2$. This simple worst case condition is commonly used for design because even significant deviations from $\mathrm{V}_{\text {IN }} / 2$ do not offer much relief. A 2A output (transient loads can be ignored if they last less than 30 seconds) therefore requires an input capacitor with a 1 A ripple current rating. Don't cheat, and read the output capacitor section for details on ripple current! The input capacitor may well be the largest component in the switching regulator. Spend time playing with aspect ratios of various capacitor families and don't hesitate to parallel several units to achieve a low profile.

## Output Voltage Ripple

Output voltage ripple is determined by the main inductor value, switching frequency, input voltage, and the ESR (effective series resistance) of the output capacitor. The following formula assumes a load current high enough to establish continuous current in the inductor.

Output Ripple Voltage $=V_{p-p}$

$$
=\frac{V_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right)(E S R)}{V_{\text {IN }}(f)(L)} V_{p-p}
$$

With $V_{I N}=12 \mathrm{~V}, E S R=0.05 \Omega, f=60 \mathrm{kHz}$, and $\mathrm{L}=50 \mu \mathrm{H}$

$$
V_{p-p}=\frac{5(12-5)(0.05)}{(12)\left(60 E^{3}\right)\left(50 E^{-6}\right)}=48.6 m V_{p-p}
$$

If low output ripple voltage is a requirement, larger output capacitors and/or inductors may not be the answer. An output filter can be added at modest cost which will attenuate ripple much more space-effectively than an oversized output capacitor or inductor. The thing to keep
in mind when adding an output filter is that if the filter capacitor is small, it may allow large output perturbations if large load transients occur. This effect should be carefully checked before finalizing any filter design. For more details on output filters, consult Application Notes 19 and 44 .

## Output Capacitor

To avoid overheating, the output capacitor must be large enough to handle the ripple current generated by the main inductor. It must also have low enough effective series resistance (ESR) to meet output ripple voltage requirements. RMS ripple current in the output capacitor is given by:

$$
\mathrm{I}_{\text {RIPPLE }(\mathrm{RMS})}=\frac{\mathrm{V}_{\text {OUT }}\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{3.5 \mathrm{~V}_{\text {IN }}(\mathrm{f})(\mathrm{L})}
$$

(use maximum $\mathrm{V}_{\mathrm{IN}}$ )
For $V_{I N}=15 \mathrm{~V}, \mathrm{f}=60 \mathrm{kHz}, \mathrm{L}=50 \mu \mathrm{H}$,

$$
\begin{aligned}
\mathrm{I}_{\mathrm{RIPPLE}(\mathrm{RMS})} & =\frac{5(15-5)}{3.5(15)\left(60 \mathrm{E}^{3}\right)\left(50 \mathrm{E}^{-6}\right)} \\
& =0.32 \mathrm{~A}_{\mathrm{RMS}}
\end{aligned}
$$

Ripple current ratings are specified on capacitors intended for switching applications, but the number is subject to much manipulation. The high frequency number is greater than the low frequency value, and theoretically one can multiply the ripple number by significant amounts at temperatures below the typical $85^{\circ} \mathrm{C}$ or $105^{\circ} \mathrm{C}$ rating point. The problem is that the ripple ratings are already unrealistically high at the rated temperature because they are typically based on a 2000 hour life. I assume this is an unacceptable lifetime number, so the ripple rating must be reduced to extend life. The net result of all this fiddling with the numbers is generally a headache, but it is probably conservative to use the stated high frequency rating at temperatures below $60^{\circ} \mathrm{C}$ for a $105^{\circ} \mathrm{C}$ capacitor, and assume that the unit will last at least 50,000 hours. Remember to factor in actual operating time at elevated temperatures. Laptop computers, for instance, might be expected to operate no more than four hours a day on

## APPLICATIONS INFORMATION

average, so a ten year life is only 15,000 hours. The manufacturer should be consulted for a final blessing. See Application Note 46 for specific formulas for calculating the life time or allowed ripple current in capacitors.

The reason for all this attention to ripple rating is that everyone is in a size squeeze, and the temptation is to use the smallest possible components. Do not cheat here folks, or you may be faced with costly field failures.
ESR on the output capacitor determines output voltage ripple, so this is also of much concern. Mother Nature has decreed that for a given capacitor technology, ESR is a direct function of the volume of the capacitor. In other words, if you want low ESR you must consume space. This is quickly confirmed by scanning the ESR numbers for a wide range of capacitor values and voltage ratings within a given family of capacitors. It is immediately obvious that can size determines ESR, not capacitance, or voltage rating. The only way to cheat on this limitation is to find the best family of capacitors. Manufacturers such as Nichicon, Chemicon, and Sprague should be checked. Sanyo makes a very low ESR capacitor type know as OSCON, utilizing a semiconductor dielectric. Its major disadvantage is somewhat higher price, and a tendency to make regulator feedback loops unstable because of its extremely low ESR. Most switching regulator loops depend to some extent on the output capacitor ESR for a phase lead!

## Output Filters

Output ripple voltage at the switching frequency is a fact of life with switching regulators. Everyone knows that this ripple must be held below some level to guarantee that it does not affect system performance. The question is, what is that level? For sensitive analog systems with wide bandwidths, supply ripple may have to be a 1 mV or less. Digital systems can often tolerate $400 \mathrm{~m} V_{p-p}$ ripple with no effect on performance. In most of these digital applications of the LT1432 as a buck converter, an output filter is not needed because output ripple is normally in the 25 mV to $100 \mathrm{mV} \mathrm{V}_{\mathrm{p}-\mathrm{p}}$ range without a filter. Note that burst mode ripple is at low frequencies where small output filters are not effective. The decision to add an output filter does allow the main filter capacitor to get smaller, so the overall
board space may not increase prohibitively. See the discussion of waveforms for load transient response implications when adding a filter.
If modest reductions in output ripple are required, one can increase the size of the main inductor and/or the output capacitor. Buck converters are easier than other types because the main inductor acts as a filter element. The square wave voltage is converted to a triangular current before being fed to the output capacitor. Actually, at switching frequencies, the output capacitor is resistive and output ripple voltage is determined not by the capacitor value in $\mu \mathrm{F}$, but rather by the capacitor effective series resistance (ESR). This parameter is determined by capacitor volume within any given family, so to get ESR down, one must still use a "bigger" capacitor. The problem is that often the main inductor/capacitor becomes physically too large if low output ripple is needed. Inverters, such as the positive to negative converter, tend to have much higher output ripple voltage because the main inductor is not a filter element - it simply acts as an energy storage device for shuttling essentially square wave currents from input to output. Unlike the buck converter, these currents can be much higher in amplitude than the output current.
An output filter of very modest size can reduce normal mode output ripple voltage by a factor of ten or more. The formula for filter attenuation in buck converters and inverters is shown below.

$$
\begin{array}{ll}
\text { Attenuation }=\frac{\mathrm{ESR}}{8(\mathrm{~L})(\mathrm{f})} & \text { (BUCK CONVERTER) } \\
\text { Attenuation }=\frac{(\mathrm{ESR})}{4(\mathrm{~L})(\mathrm{f})} & \begin{array}{l}
\text { (INVERTER) } \\
\text { (The factor " } 4 \text { " is an } \\
\text { approximation } \\
\text { assuming worst case } \\
\text { duty cycle of } 50 \%)
\end{array}
\end{array}
$$

A $10 \mu \mathrm{H}, 100 \mu \mathrm{~F}(E S R=0.4 \Omega)$ filter on a buck converter using a 60 kHz LT1271 will give an attenuation of:

$$
\frac{0.4}{8\left(10 \mathrm{E}^{-6}\right)\left(60 \mathrm{E}^{3}\right)}=0.083
$$

## APPLICATIONS INFORMATION

100 mV output ripple on the main capacitor will be reduced to $(0.083)(100)=8.3 \mathrm{mV}$ at the output of the filter.

## Layout Considerations

Although buck converters are fairly tolerant with regard to layout issues, there are still several important things to keep in mind. Most of these revolve around spikes created by switching high currents at high speeds. If $3 A$ of current is switched in 30 ns , the rate of change of current is 10E8 A/S. Voltage generated across wires will be equal to this rate multiplied by the approximate 20 nH per inch of wire. This calculates to 2 V per inch of wire or trace!! Needless to say, connections should be kept short if the circuitry connected to these lines is sensitive to narrow spikes.

1. The input bypass capacitor must be kept as close to the switcher IC as possible, and its ground return must go directly to the ground plane with no other component grounds tied to it. The output capacitor should also connect directly to the ground plane.
2. The frequency compensation components shown in Figure $1(\mathrm{R1}+\mathrm{C4}$, and C 5 ) and the feedback pin bypass capacitor (C6) are shown connected to the floating ground pin of the IC switcher. This ground pin is also the high current path for the switch. To avoid differential spikes being coupled into the $V_{C}$ and $F B$ pins, these components must tie together and then be connected through a direct trace to the IC switcher ground pin. No other components should be connected anywhere on this trace and the trace area should be minimized. A separate wide trace must be used to connect the IC ground pin to the catch diode and inductor. Smaller traces can be used to connect the floating supply capacitor (C3) and the diode pin of the LT1432 to the wide trace reasonably close to the IC ground pin.
3. Traces which carry high current must be sized correctly. To limit temperature rise to $20^{\circ} \mathrm{C}$, using $10 z$ copper, the trace width must be 20 mils for each ampere of current. $1 / 20 \mathrm{z}$ copper requires $30 \mathrm{mils} / \mathrm{A}$. These high current paths include the IC switcher ground pin and switch pin, the inductor, the catch diode, the current limit sense resistor, and the input bypass capacitor. If vias are used to connect these components on multiple layer
boards, their maximum rated current must also be considered. For currents greater than 1A, multiple vias may have to be used.
4. The catch diode has large square wave currents flowing in it. Connect the anode directly to the ground plane and the cathode directly to the IC ground pin.
5. The ground pin of the LT1432 is the reference point for output voltage. It should be routed separately to power ground as near to the load as is reasonable.

## Transient Response

Load transient response may be important in portable applications where parts of the system are switched on and off to save power. There are two types of problems that differ by time scale. The first occurs very rapidly and is caused by the surge current created in charging the supply bypass capacitors on the switched load. This can be a very serious problem if large ( $>0.1 \mu \mathrm{~F}$ ) capacitors must be charged. No regulator can respond fast enough to handle the surge if the load switch on-resistance is low and it is driven quickly. The solution here is to limit the rise time of the switch drive so that the load rise time is limited to approximately $25 \times$ ClOAD. $^{\text {A } 1 \mu \mathrm{~F} \text { load capacitor would }}$ require a $25 \mu \mathrm{~s}$ load rise time, etc. This limits surge to about 200 mA . This time frame is still too quick for a switching regulator to adjust to, but the surge is limited to a low enough value that the output capacitor will attenuate the surge voltage to an acceptable level.

A second problem is the change in DC load current. Switching regulators take many switching cycles to respond to sudden output load changes. During this time, the output shifts by an amount equal to $\Delta l o a d ~(E S R ~+~ t / C), ~$ where ESR is the series resistance of the output capacitor, t is the time for the regulator to shift output current, and C is the output capacitor value. For example, if the load change is $0.5 \mathrm{~A}, \mathrm{ESR}$ is $0.1 \Omega$, t is $30 \mu \mathrm{~s}$, and $\mathrm{C}=390 \mu \mathrm{~F}$, the shift in output voltage would be:

$$
\Delta \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~A}\left(0.1 \Omega+\frac{30 \mu \mathrm{~s}}{390 \mu \mathrm{~F}}\right)=0.088 \mathrm{~V}
$$

## APPLICATIONS INFORMATION

Figure 17 shows the effect of a 500 mA transient load ( 0.3 A to 0.8 A ) on the LT1432, both with and without an output filter. The top trace with no filter shows about a 60 mV deviation with a settling time of $300 \mu \mathrm{~s}$. Astute switching regulator designers may notice the lack of switching ripple in this trace. To make a clean display the actual trace was fed through a one pole filter with $16 \mu$ s time constant to eliminate most of the switching ripple. This had very little effect on the shape or amplitude of the response waveform (you'll have to trust me on this one). In the middle trace, an output filter of $10 \mu \mathrm{H}$ and $200 \mu \mathrm{~F}$ was added to the regulator to achieve very low output ripple. The load transient response is obviously degraded because the second filter capacitor, following normal design practice, is somewhat smaller than the main output capacitor, and therefore also has higher ESR. Note the slight ringing caused by the " $Q$ " of the output filter. Calculated ringing frequency is $1 /(2 \pi \sqrt{L C})=3.4 \mathrm{kHz}$. Also note the small step in DC level between the two load conditions on the filtered output. To maintain good loop stability, the added filter is left "outside" the feedback loop. Therefore, the DC resistance of the $10 \mu \mathrm{H}$ inductor will add to load regulation. The 10 mV step implies a resistance of $10 \mathrm{mV} / 0.5 \mathrm{~A}=0.02 \Omega$. The message in all this is to be careful when adding output filters if transient load response or load regulation is critical. The second filter capacitor may have to be as large as the main filter capacitor.


Figure 17

## Mode Pin Drive

The mode pin defines operating conditions for the LT1432. A low state programs the IC to operate in "normal" mode as a constant frequency, current mode, buck converter. Floating the pin converts the internal error amplifier to a comparator which puts the LT1432 into a low-power "burst" mode. In this mode, the pin assumes an open circuit voltage of approximately 1 V . To ensure stable operation, current into or out of the pin must be limited to $2 \mu \mathrm{~A}$. If the pin is routed near any switching or logic signals it should be bypassed with a 200 pF capacitor to avoid pickup.
Driving the mode pin high causes the LT1432 to go into complete shutdown. An internal resistor limits mode pin current to about $15 \mu \mathrm{~A}$ at 5 V . A 7 V zener diode is also in parallel with the pin, so input voltages higher than 6.5 V must be externally limited with a resistor. The current/ voltage characteristics of the mode pin are shown in Typical Performance Characteristics. Note that the drive signal must sink about $30 \mu \mathrm{~A}$ when pulling the mode pin to its worst case low threshold of 0.6 V . This should not be a problem for any standard open drain or three-state output.

If all three states are desired and a three-state drive is not available, the circuit shown in Figure 18 can be used. Two separate logic inputs are used. Both low will allow the mode pin to float for burst mode. "A" high, "B" low will generate shutdown, and "B" high, "A" low forces normal mode operation. Both high will also force normal mode operation, but this is not an intended state and R1 is included to limit overload of "A" if this occurs. C1 is suggested if the mode pin line can pick up capacitively coupled stray switching or logic signals.


Figure 18. Two Input Mode Drive

## APPLICATIONS IMFORMATION

## Internal Restart Sequence

At very light load currents ( $>10 \mathrm{~mA}$ ), coupled with low input voltages ( $<8.5 \mathrm{~V}$ ), it is possible for the basic architecture used by the LT1432 to assume a stable output state of less than 5 V . To avoid this possibility, the LT1432 has an internal timer which applies a temporary 20 mA load to the output if the output is below its regulated value for more than 1.8 ms . This action is normally transparent to the user.

## Auxiliary Outputs - "Free" Extra Voltages

Semi-regulated secondary outputs may be added to buck converters by adding additional windings to the main inductor. These outputs will have a typical regulation of 5 to $10 \%$, but have one very important limitation. The total output power of the auxiliary windings is limited by the output power of the main output. If this limit is exceeded, the auxiliary winding voltages will begin to collapse, although the main 5 V output is unaffected by collapse of the secondary. The auxiliary power available is also a function of input voltage. At higher input voltages significantly more power is available.

Figure 19 shows the ratio of maximum auxiliary power to main output power, versus input voltage. The auxiliary output was loaded until its output voltage dropped $10 \%$. For applications which push the limit of theoretically available current, care should be used in winding the inductor. The effects of leakage inductance and series resistance are magnified at low input voltage where auxiliary winding currents are many times DC load current. Also, be aware that output voltage ripple on the 5 V main output can increase significantly when the auxiliary output is heavily loaded. The inductor is acting partially like a transformer, so the AC current delivered to the 5 V output capacitor increases in amplitude and shifts from a tri-wave to a trapezoid with much faster edges.

A typical example would be a +5 V buck converter with a minimum load of 500 mA . Output power is $5 \mathrm{~V} \times 0.5 \mathrm{~A}=$ 2.5W. Maximum power from the auxiliary windings would be 1.25 W for input voltages of 9 V and above. If we assume a low dropout linear regulator on the auxiliary output, with
a regulated output voltage of minus 5 V , the auxiliary winding output would have to be about minus 7 V . Maximum output current from the 7 V output would be $1.25 \mathrm{~W} /$ $7 \mathrm{~V}=178 \mathrm{~mA}$. Note that the power restriction is the total for all auxiliary outputs.
The formula to calculate turns ratio for the auxiliary windings versus main winding is simple:
$N_{A U X}=\frac{N_{\text {MAIN }}\left[V_{A U X}+\left(V_{D O}=2 V\right)+V_{D A}\right]}{5 \mathrm{~V}+V_{D}}$
$N_{\text {MAIN }}=$ Number of turns on main inductor winding
$\mathrm{N}_{\text {AUX }}=$ Number of turns on auxiliary winding
$V_{D A}=$ Auxiliary diode forward voltage
$V_{D}=$ Main 5 V catch diode forward voltage
$V_{D O}=$ Allowance for regulation of auxiliary winding and dropout voltage of low-dropout linear regulator used on auxiliary winding. Set equal to zero if no regulator is used.


Figure 19. Auxiliary Power vs 5V Power

It is not necessary to use a linear regulator on the auxiliary winding if 5 to $10 \%$ regulation is adequate. Line regulation will be fairly good, but variations in auxiliary voltage will occur with load changes on either the auxiliary winding or the 5 V output. For relatively constant loads, regulation will be significantly better.

## APPLICATIONS INFORMATION



Figure 20

Figure 20 shows how to connect the auxiliary windings. Dots indicate winding polarity. Pay attention here -- history shows that with a $50 \%$ chance of connecting up the auxiliary correctly when you ignore the dots, in actual practice you will be wrong $90 \%$ of the time.
The floating output can have either end grounded, depending on the need for a positive or negative output. Also shown are the connections for both positive and negative outputs using a linear regulator. Note that the two circuits are identical! The floating auxiliary winding allows the use of a positive low-dropout regulator for negative outputs. These positive regulators are more readily available, especially at lower current levels.

There is a way to "cheat" somewhat on auxiliary power for positive outputs higher than the 5 V main output. The auxiliary winding return can be connected to the 5 V output. This reduces the winding voltage so that more current is available, and at the same time it actually adds
a load to the 5 V output to bootstrap itself. Figure 21 shows maximum current out of a 14 V auxiliary (used to power a 12 V linear regulator) connected in this fashion. The auxiliary winding voltage is actually 9 V . Note that for lighter 5 V loads, there is an inflection point in the curves at about 11 V . That is because theoretically the bootstrapping effect should allow one to draw unlimited power from the auxiliary winding when duty cycle exceeds $50 \%$. The actual available current above $50 \%$ duty cycle is limited by parasitic losses. At high 5 V loads, the inflection disappears for the same reason. The curves asymptotically approach 1 amp at high input voltage because the criteria used to generate the curves was a drop in auxiliary output voltage to 13.5 V , and again parasitic resistance limits output current.
Auxiliary windings deliver current in triangular or quasisquare waves only during switch off time. Therefore the amplitude of these pulses will be somewhat higher than the DC auxiliary load current, especially at low input voltage. This means that in the "stacked" connection, ripple voltage on the 5V output will increase with auxiliary load current.


Figure 21


LT1432 F21

## POSITIVE TO חЄGATIVG CONVERTER

The circuit in Figure 22 will convert a variable positive input voltage to a regulated -5 V output. By selecting different members of the LT1070 family, this basic design can provide up to 6 A output current at high input voltages, and up to 3 A with a five volt input supply. As shown using an LT1271, maximum load current has been reduced to 1 A by utilizing the current limit circuit in the LT1432. Unlike a positive buck converter, it is not possible to sense output current directly. Instead, switch/inductor current is sensed. This would normally result in a DC output current limit value that changes considerably with input voltage, but the addition of R2 and R3alters peak currentlimit as a function of input voltage to correct for this effect. Maximum load current and short circuit current are shown as a function
of input voltage in Figure 23. A $0.02 \Omega$ sense resistor was used, so other values of current limit can be scaled from this value.

This circuit uses the same basic connections between the LT1432 and the LT1271 as the buck converter. The difference is in the way powerflows in the catch diode, inductor, and switch. In a buck converter, current flows simultaneously in the switch, inductor, and output. This makes maximum output current approximately equal to maximum switch current. In inverting designs, current delivered to the output is zero during switch on-time. The switch allows current to flow directly from the input supply through the inductor to ground. At switch turn-off, induc-


Figure 22. Positive-to-Negative Converter

## POSITIV€ TO חЄGATIV€ CONVERTER



Figure 23. Positive-to-Negative Converter Output Current
tor current is diverted through the catch diode to the output. Figure 24 shows switch current (1A/DIV) with the upper waveform, and catch diode current (which is delivered to the output) in the lower waveform, with a +5 V input and 1Aload. Note that switch, inductor, and diode currents are much higher than output current as required by the fact that current is delivered to the output during only part of a switch cycle. An approximate formula for peak switch current required in an inverting design is:

$$
\left.\begin{array}{rl}
I_{\text {SW(PEAK })} & =I_{\text {OUT }}\left(1+\frac{V_{\text {OUT }}+V_{F}}{V_{\text {IN }}-I_{\text {OUT }}\left(R_{\text {SW }}\right)^{\left(V_{\text {IN }}+V_{\text {OUT }}\right)}}\right. \\
V_{\text {IN }}
\end{array}\right)
$$

$V_{F}=$ Forward voltage of catch diode
$R_{S W}=$ Switch on-resistance
$L$ = Inductor value
$f=$ Switching frequency
If $\mathrm{V}_{\text {IN }}$ is 4.7 V (minimum),

$$
\begin{aligned}
& V_{F}=0.4 V, R_{S W}=0.25 \Omega, \\
& L=50 \mu H, f=60 \mathrm{kHz}, \text { and } I_{O U T}=1 A
\end{aligned}
$$



Figure 24. Positive-to-Negative Converter Switch and Diode Current

$$
\begin{aligned}
\mathrm{I}_{\mathrm{SW}(\text { PEAK })} & =1\left(1+\frac{5+0.4}{4.7-1(0.25) \frac{(4.7+5)}{4.7}}\right) \\
& +\frac{4.75(5)}{2\left(50 \mathrm{E}^{-6}\right)\left(60 \mathrm{E}^{3}\right)(4.75+5)} \\
& =2.29+0.4=2.69 \mathrm{~A}
\end{aligned}
$$

The first term (2.29A) represents the minimum switch current required if the inductor were infinitely large. A finite inductor value requires additional switch current. The 0.4 A represents one-half the peak-to-peak inductor ripple current. The end result is that peak switch current is almost three times output load current. This multiplier drops rapidly at higher input voltages, so worst case is calculated at lower input voltage.
Figure 25 shows the efficiency of this converter. At higher input voltages and modest output currents efficiency hovers around $85 \%$, quite good for a 5 V output inverter. Low input voltage reduces efficiency because of increased currents in the switch, catch diode, and inductor. High input voltage and low output current also show lower efficiency due to quiescent currents in the ICs. Note that the efficiency is actually significantly improved in this regard over a more conventional design because the

## POSITIVE TO חGGATIV€ CONVERTER

LT1271 operates from a constant 5V supply voltage rather than the high input voltage.
Output voltage ripple in an inverter can be much higher than a buck converter because current is delivered to the output capacitor in high amplitude square waves rather than a DC level with superimposed tri-wave. C2 is therefore somewhat larger than in a buck design. Also C2 must be rated to handle the large RMS current pulses fed into it. This RMS current is approximately equal to:

$$
\mathrm{I}_{\text {OUT }}\left(\sqrt{\sqrt{\frac{V_{\text {OUT }}}{V_{\text {IN }}}}}\right)
$$

For 1 A output current, with 5 V input, this computes to $1 A_{\text {RMS }}$ in the output capacitor. A small additional output filter would reduce output ripple voltage, but it does not change the current rating requirement for the main output capacitor. The reader is referred to a switching regulator CAD program (SwitcherCAD) supplied by LTC for further insight into converters. It is suggested that the reader fool the program by asking for a negative input, positive output
design. It will then select the LT1070 family of ICs which normally are not used in positive to negative converters. Efficiency calculations will be somewhat in error at higher input voltages because the program assumes full input voltage across the IC. Later versions of SwitcherCAD will have a special section for this particular design.


Figure 25. Positive-to-Negative Converter Efficiency

## SCHEMATIC DIAGRAM



NOTES
SECTION 4—POWER PRODUCTS
SWITCHING REGULATORS
LT1073, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V ..... 4-174
LT1074/LT1076, Step-Down Switching Regulator ..... 4-193
LT1076-5, 5V Step-Down Switching Regulator ..... 4-208
LT1082, 1A High Voltage High Efficiency Switching Regulator ..... 13-29
LT1103/LT1105, Off-Line Switching Regulator ..... 4-211
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V ..... 13-37
LT1109, Flash Memory Vpp Generator/Low Cost DC-to-DC Converter ..... 4-238
LT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V ..... 13-41
LT1110, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V, High Frequency ..... 4-245
LT1111, Micropower DC-to-DC Converter Adjustable and Fixed 5V, 12V, High Frequency ..... 4-260
LT1129-2.85, LT1129-3.3, LT1129-5, 500mA Low Iq Low Dropout Regulator ..... 13-51
LT1173, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V ..... 4-275
LT1270/LT1270A, 8A and 10A High Efficiency Switching Regulators ..... 4-290
LT1271, 4A High Efficiency Switching Regulator ..... 13-88

# Micropower DC-DC Converter Adjustable and Fixed 5V, 12V 

## features

- No Design Required
- Operates at Supply Voltages From 1.0V to 30V
- Consumes Only 95uA Supply Current
- Works in Step-Up or Step-Down Mode
- Only Three External Off-the-Shelf Components Required
- Low-Battery Detector Comparator On-Chip
- User-Adjustable Current Limit
- Internal 1A Power Switch
- Fixed or Adjustable Output Voltage Versions
- Space-Saving 8-Pin MiniDIP or S08 Package


## APPLICATIONS

- Pagers
- Cameras
- Single-Cell to 5V Converters
- Battery Backup Supplies
- Laptop and Palmtop Computers
- Cellular Telephones
- Portable Instruments
- 4mA-20mA Loop Powered Instruments
- Hand-Held Inventory Computers
- Battery-Powered $\alpha, \beta, \gamma$ Particle Detectors


## DESCRIPTIOn

The LT1073 is a versatile micropower DC-DC converter. The device requires only three external components to deliver a fixed output of 5 V or 12 V . The very low minimum supply voltage of 1.0 V allows the use of the LT1073 in applications where the primary power source is a single cell. An on-chip auxiliary gain block can function as a lowbattery detector or linear post-regulator.

Average current drain of the LT1073-5 used as shown in the Typical Application circuit below is just $135 \mu \mathrm{~A}$ unloaded, making it ideal for applications where long battery life is important. The circuit shown can deliver 5 V at 40 mA from an input as low as 1.25 V , and 5 V at 10 mA from a 1.00 V input.

The device can easily be configured as a step-up or stepdown converter, although for most step-down applications or input sources greater than 3V, the LT1173 is recommended. Switch current limiting is user-adjustable by adding a single external resistor. Unique reversebattery protection circuitry limits reverse current to safe, non-destructive levels at reverse supply voltages up to 1.6 V .

TYPICAL APPLICATION




## ABSOLUTE MAXIMUM RATINGS

Supply Voltage, Step-Up Mode 15 V
Supply Voltage, Step-Down Mode ............................36V
SW1 Pin Voltage .50V
SW2 Pin Voltage ....................................... -0.4 V to $\mathrm{V}_{\mathrm{IN}}$
Feedback Pin Voltage (LT1073) ................................ 5 V
Switch Current.......................................................1.5A
Maximum Power Dissipation ............................ 500 mW
Operating Temperature Range (LT1073C) $\ldots 0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature Range ................. $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) ................. $300^{\circ} \mathrm{C}$

PACKAGE/ORDER InFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1073CN8 <br> LT1073CN8-5 <br> IT1073CN8-12 |
| $\underset{\substack{\text { N8 PACKAGE } \\ \text { 8-LEAD PLASTIC DIP } \\ \text { *FIXED VERSIONS }}}{\text { LToros. Poom }}$ |  |
|  | LT1073CS8 <br> LT1073CS8-5 <br> LT1073CS8-12 |
| Sw1 3 - 6 Ao | S8 PART MARKING |
|  | 1073 |
| ${ }_{8-\text { LEED P PLASTIC S Soic }}^{\text {SP }}$ | 07305 |
| * FiXED VERSIIONs | 07312 |

## ELECTRICRL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER Quiescent Current | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{0}$ |  | Switch Off |  | $\bullet$ |  | 95 | 130 | $\mu \mathrm{A}$ |
| $l_{0}$ | Quiescent Current, Step-Up Mode Configuration | No Load | LT1073-5 |  | 135 |  |  | $\mu \mathrm{A}$ |
|  |  |  | LT1073-12 |  |  | 250 |  |  |
| $V_{\text {IN }}$ | Input Voltage | Step-Up Mode |  | $\bullet$ | 1.15 |  | 12.6 | V |
|  |  |  |  |  | 1.0 |  | 12.6 |  |
|  |  | Step-Down Mode |  | $\bullet$ |  |  | 30 |  |
|  | Comparator Trip Point Voltage | LT1073 (Note 1) |  | $\bullet$ | 202 | 212 | 222 | mV |
| V OUT | Output Sense Voltage | LT1073-5 (Note 2) |  | $\bullet$ | 4.75 | 5.00 | 5.25 | V |
|  |  | LT1073-12 (Note 2) |  | $\bullet$ | 11.4 | 12.00 | 12.6 |  |
|  | Comparator Hysteresis | LT1073 |  | $\bullet$ |  | 5 | 10 | mV |
|  | Output Hysteresis | LT1073-5 |  | $\bullet$ |  | 125 | 250 | mV |
|  |  | LT1073-12 |  | $\bullet$ |  | 300 | 600 |  |
| fosc | Oscillator Frequency |  |  | $\bullet$ | 15 | 19 | 23 | kHz |
| DC | Duty Cycle | Full Load ( $\mathrm{V}_{\text {FB }}<\mathrm{V}_{\text {R }}$ |  | $\bullet$ | 65 | 72 | 80 | \% |
| ton | Switch ON Time |  |  | $\bullet$ | 30 | 38 | 50 | $\mu \mathrm{s}$ |
| ${ }_{\text {IFB }}$ | Feedback Pin Bias Current | LT1073, $\mathrm{V}_{\text {FB }}=0 \mathrm{~V}$ |  | $\bullet$ |  | 10 | 50 | nA |
| $\mathrm{I}_{\text {SET }}$ | Set Pin Bias Current | $V_{\text {SET }}=V_{\text {REF }}$ |  | $\bullet$ |  | 60 | 120 | nA |
| $\mathrm{V}_{\text {AO }}$ | A0 Output Low | $\mathrm{l}_{\text {AO }}=-100 \mathrm{~mA}$ | / | $\bullet$ |  | 0.15 | 0.4 | V |
|  | Reference Line Regulation | $1.0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 1.5 \mathrm{~V}$ |  | $\bullet$ |  | 0.35 | 1.0 | \% N |
|  |  | $1.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 12 \mathrm{~V}$ |  | $\bullet$ |  | 0.05 | 0.1 |  |

ELECTRICAL CHARACTERISTICS $T_{A}=25 \cdot$, , $V_{m}=1.5 \mathrm{~V}$ unless onthemses speciled.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CESAT }}$ | Switch Saturation Voltage Step-Up Mode | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}, \mathrm{I}_{\text {SW }}=400 \mathrm{~mA}$ | $\bullet$ |  | 300 | $\begin{aligned} & 400 \\ & 600 \end{aligned}$ | mV |
|  |  | $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{I}_{\text {SW }}=500 \mathrm{~mA}$ | $\bullet$ |  | 400 | $\begin{aligned} & 550 \\ & 750 \end{aligned}$ |  |
|  |  | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ | $\bullet$ |  | 700 | $\begin{aligned} & 1000 \\ & 1500 \end{aligned}$ |  |
| $A_{V}$ | A2 Error Amp Gain | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ (Note 3) | $\bullet$ | 400 | 1000 |  | $\mathrm{V} N$ |
| IREV | Reverse Battery Current | (Note 4) |  |  | 750 |  | mA |
| ILIM | Current Limit | $220 \Omega$ Between ILIM and $\mathrm{V}_{\text {IN }}$ |  |  | 400 |  | mA |
|  | Current Limit Temperature Coefficient |  |  |  | -0.3 |  | $\% /{ }^{\circ} \mathrm{C}$ |
| LLEAK | Switch OFF Leakage Current | Measured at SW1 Pin |  |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {SW2 }}$ | Maximum Excursion Below GND | $\mathrm{ISW} \leq 10 \mu \mathrm{~A}$, Switch Off |  |  | -400 | -350 | mV |

The denotes the specifications which apply over the full operating temperature range.
Note 1: This specification guarantees that both the high and low trip point of the comparator fall within the 202 mV to 222 mV range.
Note 2: This specification guarantees that the output voltage of the fixed versions will always fall within the specified range. The waveform at the sense pin will exhibit a sawtooth shape due to the comparator hysteresis.

Note 3: $100 \mathrm{k} \Omega$ resistor connected between a 5 V source and the AO pin.
Note 4: The LT1073 is guaranteed to withstand continuous application of +1.6 V applied to the GND and SW2 pins while $\mathrm{V}_{\text {IN }}$, $\mathrm{L}_{\mathrm{LIM}}$, and SW1 pins are grounded.

## TYPICAL PGRFORmANCG CHARACTERISTICS



Switch ON Voltage
Step-Down Mode
(SW1 Pin Connected to $\mathrm{V}_{\mathbf{I N}}$ )



## TYPICAL PERFORMANCE CHARACTERISTICS



## PIn functions

LIIM $\left.^{(P i n} 1\right)$ : Connect this pin to $V_{I N}$ for normal use. Where lower current limit is desired, connect a resistor between $I_{\text {LIM }}$ and $\mathrm{V}_{\text {IN }}$. $A 220 \Omega$ resistor will limit the switch current to approximately 400 mA .
$\mathbf{V}_{\mathbf{I N}}$ (Pin 2): Input supply voltage.
SW1 (Pin 3): Collector of power transistor. For step-up mode connect to inductor/diode. For step-down mode connect to $\mathrm{V}_{\mathrm{IN}}$.
SW2 (Pin 4): Emitter of power transistor. For step-up mode connect to ground. For step-down mode connect to inductor/diode. This pin must never be allowed to go more than a Schottky diode drop below ground.

GND (Pin 5): Ground.
AO (Pin 6):Auxiliary Gain Block (GB) output. Open collector, can sink $100 \mu \mathrm{~A}$.
SET (Pin 7): GB input. GB is an op amp with positive input connected to SET pin and negative input connected to 212 mV reference.
FB/SENSE (Pin 8): On the LT1073 (adjustable) this pin goes to the comparator input. On the LT1073-5 and LT1073-12, this pin goes to the internal application resistor that sets output voltage.

## LT1073 BLOCK DIAGRAM



## LT1073 OPGRATION

The LT1073 is a gated oscillator switcher. This type architecture has very low supply current because the switch is cycled only when the feedback pin voltage drops below the reference voltage. Circuit operation can best be understood by referring to the LT1073 block diagram above. Comparator A1 compares the FB pin voltage with the 212 mV reference signal. When FB drops below 212 mV , A1 switches on the 19 kHz oscillator. The driver amplifier boosts the signal level to drive the output NPN power switch Q1. An adaptive base drive circuit senses switch current and provides just enough base drive to ensure switch saturation without overdriving the switch, resulting in higher efficiency. The switch cycling action raises the output voltage and FB pin voltage. When the FB voltage is sufficient to trip A1, the oscillator is gated off. A small amount of hysteresis built into A1 ensures loop stability without external frequency compensation. When the comparator is low the oscillator and all high current circuitry is turned off, lowering device quiescent current to just $95 \mu \mathrm{~A}$ for the reference, A 1 and A 2 .
The oscillator is set internally for $38 \mu \mathrm{~s}$ ON time and $15 \mu \mathrm{~s}$ OFF time, optimizing the device for step-up circuits where $\mathrm{V}_{\text {OUT }} \approx 3 \mathrm{~V}_{\text {IN }}$, e.g., 1.5 V to 5 V . Other step-up ratios as well as step-down (buck) converters are possible at slight losses in maximum achievable power output.

A2 is a versatile gain block that can serve as a low-battery detector, a linear post-regulator, or drive an undervoltage lockout circuit. The negative input of A2 is internally connected to the 212 mV reference. An external resistor divider from $\mathrm{V}_{I N}$ to GND provides the trip point for A2. The AO output can sink $100 \mu \mathrm{~A}$ (use a 56 k resistor pull-up to +5 V ). This line can signal a microcontroller that the battery voltage has dropped below the preset level.

A resistor connected between the $I_{\text {LIM }}$ pin and $V_{I N}$ adjusts maximum switch current. When the switch current exceeds the set value, the switch is turned off. This feature is especially useful when small inductance values are used with high input voltages. If the internal current limit of 1.5 A is desired, ILIM should be tied directly to $\mathrm{V}_{\text {IN }}$. Propagation delay through the current-limit circuitry is about $2 \mu \mathrm{~s}$.

In step-up mode, SW2 is connected to ground and SW1 drives the inductor. In step-down mode, SW1 is connected to $\mathrm{V}_{\mathbb{I N}}$ and SW2 drives the inductor. Output voltage is set by the following equation in either step-up or stepdown modes where R1 is connected from FB to GND and R 2 is connected from $\mathrm{V}_{\text {OUT }}$ to FB .

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }}=(212 \mathrm{mV})\left(\frac{\mathrm{R} 2}{\mathrm{R} 1}+1\right) \tag{01}
\end{equation*}
$$

LT1073-5, - 12 BLOCK DIAGRAM


## LT1073-5, -12 OPGRATION

The LT1073-5 and LT1073-12 fixed output voltage versions have the gain-setting resistors on-chip. Only three external components are required to construct a fixedoutput converter. $5 \mu \mathrm{~A}$ flows through R1 and R2 in the LT1073-5, and $12.3 \mu \mathrm{~A}$ flows in the LT1073-12. This current represents a load and the converter must cycle from time to time to maintain the proper output voltage. Output ripple, inherently present in gated-oscillator designs, will typically run around 150 mV for the LT1073-5 and 350 mV for the LT1073-12 with the proper inductor/capacitor selection. This output ripple can be reduced considerably by using the gain block amp as a pre-amplifier in front of the FB pin. See the applications section for details.

## APPLICATIONS IMFORMATION

Measuring Input Current at Zero or Light Load

Obtaining meaningful numbers for quiescent current and efficiency at low output current involves understanding how the LT1073 operates. At very low or zero load current, the device is idling for seconds at a time. When the output voltage falls enough to trip the comparator, the power switch comes on for a few cycles until the output voltage rises sufficiently to overcome the comparator hysteresis. When the power switch is on, inductor current builds up to hundreds of milliamperes. Ordinary digital multimeters are not capable of measuring average current because of bandwidth and dynamic range limitations. A different approach is required to measure the $100 \mu \mathrm{~A}$ off-state and 500 mA on-state currents of the circuit.

Quiescent current can be accurately measured using the circuit in Figure 1. $\mathrm{V}_{\text {SET }}$ is set to the input voltage of the LT1073. The circuit must be "booted" by shorting V2 to $\mathrm{V}_{\text {SET }}$. After the LT1073 output voltage has settled, disconnect the short. Input voltage is V 2 , and average input current can be calculated by this formula:

$$
\begin{equation*}
I_{I N}=\frac{V 2-V 1}{100 \Omega} \tag{02}
\end{equation*}
$$



Figure 1. Test Circuit Measures No-Load Quiescent Current of LT1073 Converter

## applications information

Table 1. Component Selection for Step-Up Converters

| INPUT <br> VOLTAGE | BATTERY <br> TYPE | OUTPUT <br> VOLTAGE | OUTPUT <br> CURRENT (MIN) | INDUCTOR <br> VALUE $(\mu \mathrm{H})$ | INDUCTOR <br> PART NUMBER | CAPACITOR <br> VALUE | NOTES |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |

$\mathrm{G}=\mathrm{GOWANDA} \quad \mathrm{CB}=$ CADDELL-BURNS

* Add $68 \Omega$ from ILIM to $V_{\text {IN }}$


## Inductor Selection

A DC-DC converter operates by storing energy as magnetic flux, in an inductor core, and then switching this energy into the load. Since it is flux, not charge, that is stored, the output voltage can be higher, lower, or opposite in polarity to the input voltage by choosing an appropriate switching topology. To operate as an efficient energy transfer element, the inductor must fulfill three requirements. First, the inductance must be low enough for the inductor to store adequate energy under the worst-case condition of minimum input voltage and switch ON time. The inductance mustalso be high enough so that maximum current ratings of the LT1073 and inductor are not exceeded at the other worst-case condition of maximum input voltage and ON time. Additionally, the inductor core must be able to store the required flux, i.e., it must not saturate. At power levels generally encountered with LT1073-based designs, small axial-lead units with saturation current ratings in the 300 mA to 1 A range (depending on application) are adequate. Lastly, the inductor must have sufficiently low DC resistance so that excessive power is not lost as heat in the windings. An additional consideration is Electro-Magnetic Interference (EMI). Toroid and pot core type inductors are recommended in applications where EMI must be kept to a minimum; for
example, where there are sensitive analog circuitry or transducers nearby. Rod core types are a less expensive choice where EMI is not a problem.

Specifying a proper inductor for an application requires first establishing minimum and maximum input voltage, output voltage, and output current. In a step-up converter, the inductive events add to the input voltage to produce the output voltage. Power required from the inductor is determined by

$$
\begin{equation*}
P_{L}=\left(V_{\text {OUT }}+V_{D}-V_{\text {IN }}\right)(\text { IOUT }) \tag{03}
\end{equation*}
$$

where $V_{D}$ is the diode drop ( 0.5 V for a 1 N 5818 Schottky). Maximum power in the inductor is

$$
\begin{align*}
P_{L} & =E_{L} \bullet f_{O S C}  \tag{04}\\
& =\frac{1}{2} L i_{P E A K}^{2} \bullet f_{O S C}
\end{align*}
$$

where

$$
\begin{equation*}
\mathrm{i}_{\text {PEAK }}=\left(\frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{R}}\right)\left(1-\mathrm{e} \frac{-\mathrm{Rt}_{\mathrm{ON}}}{\mathrm{~L}}\right) \tag{05}
\end{equation*}
$$

## APPLICATIONS INFORMATION

$R=$ Switch equivalent resistance ( $1.0 \Omega$ maximum) added to the DC resistance of the inductor, and $\mathrm{t}_{\mathrm{ON}}=\mathrm{ON}$ time of the switch.

At maximum $\mathrm{V}_{\text {IN }}$ and ON time, ípEAK should not be allowed to exceed the maximum switch current shown in Figure 2. Some input/output voltage combinations will cause continuous ${ }^{1}$ mode operation. In these cases a resistor is needed between $\mathrm{I}_{\text {LIM }}(\operatorname{pin} 1)$ and $\mathrm{V}_{\text {IN }}($ pin 2) to keep switch current under control. See the "Using the I LIM Pin" section for details.


Figure 2. Maximum Switch Current vs Input Voltage

## Capacitor Selection

Selecting the right output capacitor is almost as important as selecting the right inductor. A poor choice for a filter capacitor can result in poor efficiency and/or high output ripple. Ordinary aluminum electrolytics, while inexpensive and readily available, may have unacceptably poor equivalent series resistance (ESR) and ESL (inductance). There are low-ESR aluminum capacitors on the market
${ }^{1} \mathrm{i} . \mathrm{e}$., inductor current does not go to zero when the switch is off.
specifically designed for switch-mode DC-DC converters which work much better than general-purpose units. Tantalum capacitors provide still better performance at more expense. We recommend OS-CON capacitors from Sanyo Corporation (San Diego, CA). These units are physically quite small and have extremely low ESR. To illustrate, Figures 3,4 , and 5 show the output voltage of an LT1073based converter with three $100 \mu \mathrm{~F}$ capacitors. The peak switch current is 500 mA in all cases. Figure 3 shows a Sprague 501D aluminum capacitor. Vout jumps by over 150 mV when the switch turns off, followed by a drop in voltage as the inductor dumps into the capacitor. This works out to be an ESR of over $300 \mathrm{~m} \Omega$. Figure 4 shows the same circuit, but with a Sprague 150D tantalum capacitor replacing the aluminum unit. Output jump is now about 30 mV , corresponding to an ESR of $60 \mathrm{~m} \Omega$. Figure 5 shows the circuit with an OS-CON unit. ESR is now only $30 \mathrm{~m} \Omega$.

In very low power applications where every microampere is important, leakage current of the capacitor must be considered. The OS-CON units do have leakage current in the $5 \mu \mathrm{~A}$ to $10 \mu \mathrm{~A}$ range. If the load is also in the microampere range, a leaky capacitor will noticeably decrease efficiency. In this type application tantalum capacitors are the best choice, with typical leakage currents in the $1 \mu \mathrm{~A}$ to $5 \mu \mathrm{~A}$ range.

## Diode Selection

Speed, forward drop, and leakage current are the three main considerations in selecting a catch diode for LT1073 converters. "General-purpose" rectifiers such as the 1N4001 are unsuitable for use in any switching-regulator application. Although they are rated at 1A, the switching time of a 1 N 4001 is in the $10 \mu \mathrm{~s}-50 \mu \mathrm{~s}$ range. At best, efficiency will be severely compromised when these di-


Figure 3. Aluminum

$20 \mu \mathrm{~s} / \mathrm{DIV}$
Figure 4. Tantalum

$20 \mu \mathrm{~s} / \mathrm{DIV}$
Figure 5. OS-CON

## APPLICATIONS InFORMATION

odes are used, and at worst, the circuit may not work at all. Most LT1073 circuits will be well served by a 1N5818 Schottky diode. The combination of 500 mV forward drop at 1 A current, fast turn-on and turn-off time, and $4 \mu \mathrm{~A}$ to $10 \mu \mathrm{~A}$ leakage current fit nicely with LT1073 requirements. At peak switch currents of 100 mA or less, a 1 N 4148 signal diode may be used. This diode has leakage current in the $1 \mathrm{nA}-5 \mathrm{nA}$ range at $25^{\circ} \mathrm{C}$ and lower cost than a 1 N 5818. (You can also use them to get your circuit up and running, but beware of destroying the diode at 1 A switch currents.) In situations where the load is intermittent and the LT1073 is idling most of the time, battery life can sometimes be extended by using a silicon diode such as the 1N4933, which can handle 1A but has leakage current of less than $1 \mu \mathrm{~A}$. Efficiency will decrease somewhat compared to a 1N5818 while delivering power, but the lower idle current may be more important.

## Step-Up (Boost Mode) Operation

A step-up DC-DC converter delivers an output voltage higher than the input voltage. Step-up converters are not short-circuit protected since there is a DC path from input to output.

The usual step-up configuration for the LT1073 is shown in Figure 6. The LT1073 first pulls SW1 low causing $\mathrm{V}_{\text {IN }}{ }^{-}$ $V_{\text {CESAT }}$ to appear across L1. A current then builds up in L1. At the end of the switch $O N$ time the current in L 1 is ${ }^{2}$ :
$\mathrm{I}_{\text {PEAK }}=\frac{\mathrm{V}_{\text {IN }}}{\mathrm{L}} \mathrm{t}_{\mathrm{ON}}$


Figure 6. Step-Up Mode Hookup. Refer to Table 1 for Component Values

Immediately after switch turn-off, the SW1 voltage pin starts to rise because current cannot instantaneously stop flowing in L1. When the voltage reaches $\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{D}}$, the inductor current flows through D1 into C1, increasing $V_{\text {OUT }}$. This action is repeated as needed by the LT1073 to keep $\mathrm{V}_{\mathrm{FB}}$ at the internal reference voltage of 212 mV . R1 and R2 set the output voltage according to the formula

$$
\begin{equation*}
V_{\text {OUT }}=\left(1+\frac{R 2}{R 1}\right)(212 \mathrm{mV}) \tag{07}
\end{equation*}
$$

## Step-Down (Buck Mode) Operation

A step-down DC-DC converter converts a higher voltage to a lower voltage. It is short-circuit protected because the switch is in series with the output. Step-down converters are characterized by low output voltage ripple but high input current ripple. The usual hookup for an LT1073based step-down converter is shown in Figure 7.


Figure 7. Step-Down Mode Hookup
When the switch turns on, SW 2 pulls up to $\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\mathrm{SW}}$. This puts a voltage across $L 1$ equal to $V_{I N}-V_{S W}-V_{\text {OUT }}$, causing a current to build up in L1. At the end of the switch ON time, the current in L1 is equal to

$$
\begin{equation*}
i_{\text {PEAK }}=\frac{V_{I N}-V_{S W}-V_{\text {OUT }}}{L} t_{\text {ON }} \tag{08}
\end{equation*}
$$

When the switch turns off the SW2 pin falls rapidly and actually goes below ground. D1 turns on when SW2 reaches 0.4 V below ground. D1 MUST BE A SCHOTTKY DIODE. The voltage at SW2 must never be allowed to go below -0.5V. A silicon diode such as the 1 N 4933 will allow

## APPLICATIONS INFORMATION

SW2 to go to - 0.8 V , causing potentially destructive power dissipation inside the LT1073. Output voltage is determined by

$$
\begin{equation*}
V_{\text {OUT }}=\left(1+\frac{R 2}{R 1}\right)(212 \mathrm{mV}) \tag{09}
\end{equation*}
$$

R3 programs switch current limit. This is especially important in applications where the input varies over a wide range. Without R3, the switch stays on for a fixed time each cycle. Under certain conditions the current in L1 can build up to excessive levels, exceeding the switch rating and/or saturating the inductor. The $220 \Omega$ resistor programs the switch to turn off when the current reaches approximately 400 mA . When using the LT1073 in stepdown mode, output voltage should be limited to 6.2 V or less.

## Inverting Configurations

The LT1073 can be configured as a positive-to-negative converter (Figure 8), or a negative-to-positive converter (Figure 9). In Figure 8, the arrangement is very similar to a step-down, except that the high side of the feedback is referred to ground. This level shifts the output negative. As in the step-down mode, D1 must be a Schottky diode, and $\left|V_{\text {OUT }}\right|$ should be less than 6.2 V .

In Figure 9, the input is negative while the output is positive. In this configuration, the magnitude of the input voltage can be higher or lower than the output voltage. A level shift, provided by the PNP transistor, supplies proper polarity feedback information to the regulator.


Figure 8. Positive-to-Negative Converter

## Using the $\mathrm{I}_{\text {LIM }}$ Pin

The LT1073 switch can be programmed to turn off at a set switch current, a feature not found on competing devices. This enables the input to vary over a wide range without exceeding the maximum switch rating or saturating the inductor. Consider the case where analysis shows the LT1073 must operate at an 800 mA peak switch current with a 2.0V input. If $V_{\text {IN }}$ rises to 4 V , the peak switch current will rise to 1.6 A , exceeding the maximum switch current rating. With the proper resistor (see the "Maximum Switch Current vs R LIM" characteristic) selected, the switch current will be limited to 800 mA , even if the input voltage increases. The LT1073 does this by sampling a small fraction of the switch current and passing this current through the external resistor. When the voltage on the $I_{\text {LIM }}$ pin drops a $V_{B E}$ below $V_{I N}$, the oscillator terminates the cycle. Propagation delay through this loop is about $2 \mu \mathrm{~s}$.

Another situation where the l LIM feature is useful is when the device goes into continuous mode operation. This occurs in step-up mode when

$$
\begin{equation*}
\frac{V_{O U T}+V_{\text {DIODE }}}{V_{I N}-V_{S W}}<\frac{1}{1-D C} \tag{10}
\end{equation*}
$$

When the input and output voltages satisfy this relationship, inductor current does not go to zero during the switch OFF time. When the switch turns on again, the current ramp starts from the non-zero current level in the inductor just prior to switch turn-on. As shown in Figure 10, the inductor current increases to a high level before the comparator turns off the oscillator. This high current can


Figure 9. Negative-to-Positive Converter

## APPLICATIONS INFORMATION



Figure 10. No Current Limit Causes Large Inductor Current Build-Up


Figure 12. Setting Low Battery Detector Trip Point
cause excessive output ripple and requires oversizing the output capacitor and inductor. With the lim feature, however, the switch current turns off at a programmed level as shown in Figure 11, keeping output ripple to a minimum.

## Using the Gain Block

The gain block (GB) on the LT1073 can be used as an error amplifier, low-battery detector or linear post-regulator. The gain block itself is a very simple PNP input op amp with an open-collector NPN output. The (-) input of the gain block is tied internally to the 212 mV reference. The (+) input comes out on the SET pin.


Figure 11. Current Limit Keeps Inductor Current Under Control


Figure 13. Output Ripple Reduction Using Gain Block

Arrangement of the gain block as a low battery detector is straightforward. Figure 12 shows hookup. R1 and R2 need only be low enough in value so that the bias current of the SET input does not cause large errors. $100 \mathrm{k} \Omega$ for R 2 is adequate.

Output ripple of the LT1073, normally 150 mV at $5 \mathrm{~V}_{\text {OUT }}$, can be reduced significantly by placing the gain block in front of the FB input as shown in Figure 13. This effectively reduces the comparator hysteresis by the gain of the gain block. Output ripple can be reduced to just a few millivolts using this technique. Ripple reduction works with stepdown or inverting modes as well.

## APPLICATIONS INFORMATION

Table 2. Inductor Manufacturers

| MANUFACTURER | PART NUMBERS |
| :---: | :---: |
| Gowanda Electronics Corporation | GA10 Series |
| 1 Industrial Place | GA40 Series |
| Gowanda, NY 14070 |  |
| 716-532-2234 |  |
| Caddell-Burns | 7300 Series |
| 258 East Second Street | 6860 Series |
| Mineola, NY 11501 |  |
| 516-746-2310 |  |
| Coiltronics International | Custom Toroids |
| 984 S.W. 13th Court | Surface Mount |
| Pompano Beach, FL 33069 |  |
| 305-781-8900 |  |
| Toko America Incorporated | Type 8RBS |
| 1250 Feehanville Drive |  |
| Mount Prospect, IL 60056 |  |
| 312-297-0070 |  |
| Renco Electronics Incorporated | RL1283 |
| 60 Jefryn Boulevard, East | RL1284 |
| Deer Park, NY 11729 |  |
| 800-645-5828 |  |

Table 3. Capacitor Manufacturers

| MANUFACTURER | PART NUMBERS |
| :--- | :--- |
| Sanyo Video Components | OS-CON Series |
| 1201 Sanyo Avenue |  |
| San Diego, CA 92073 |  |
| $619-661-6322$ | PL Series |
| Nichicon America Corporation |  |
| 927 East State Parkway |  |
| Schaumberg, IL 60173 |  |
| $708-843-7500$ |  |
| Sprague Electric Company | 150D Solid Tantalums |
| Lower Main Street | 550D Tantalex |
| Sanford, ME 04073 |  |
| 207-324-4140 |  |

## TYPICAL APPLICATIONS

1.5 V to 3 V Step-Up Converter
 OR CADDELL-BURNS 7300-14

### 1.5V to 9V Step-Up Converter



## TYPICAL APPLICATIONS

1.5V to 12V Step-Up Converter

3V to 5V Step-Up Converter


3V to 12V Step-Up Converter


3V to 15V Step-Up Converter


## TYPICAL APPLICATIONS

5V to 12V Step-Up Converter


5V to 15V Step-Up Converter

1.5 V to 5 V Step-Up Converter with Logic Shutdown


* 1\% METAL FILM
${ }^{\dagger}$ L1 $=$ GOWANDA GA10-822k
OR CADDELL-BURNS 7300-12 LT1073•TA32


## TYPICAL APPLICATIONS

1.5V to 5V Step-Up Converter with Low-Battery Detector


9V to 3V Step-Down Converter


9V to 5V Step-Down Converter


## TYPICAL APPLICATIONS

### 1.5V to 5V Bootstrapped Step-Up Converter



Memory Backup Supply


3V to 5V Step-Up Converter with Under-Voltage Lockout


## TYPICAL APPLICATIONS

### 1.5V to 5V Low Noise Step-Up Converter


1.5 V to 5 V Very Low Noise Step-Up Converter


9V to 5V Reduced Noise Step-Down Converter


* $1 \%$ METAL FILM
${ }^{+}$L1 = GOWANDA GA10-472k OR CADDELL-BURNS 7300-09

EFFICIENCY $\approx 80 \%$
$l_{Q}=130 \mu \mathrm{~A}$
OUTPUT NOISE $\approx 100 \mathrm{mVp}-\mathrm{p}$
LT1073. TA06

## TYPICAL APPLICATIONS

3V to 6V @ 1A Step-Up Converter


* 1\% METAL FILM
${ }^{+}$L1 = COILTRONICS CTX25-5-52
LT1073•TA07
LOW $\mathrm{I}_{\mathrm{Q}}(<250 \mu \mathrm{~A})$
1.5V Powered 350ps Risetime Pulse Generator


LT1073. TAOB

## TYPICAL APPLICATIONS

1.5V Powered Temperature Compensated Crystal Oscillator

1.5V Powered $\alpha, \beta, \gamma$ Particle Detector


T1 = COILTRONICS CTX10052-1
X1 $=$ PROJECTS UNLIMITED AT-11k 0 R $8 \Omega$ SPEAKER
D1, D2, D3 = MUR1100
R1 = VICTOREEN MOX-300
$\mathrm{U} 1=$ LND-712 LND CORP., OCEANSIDE, NY

# Step-Down Switching Regulator 

## feATURES

- 5A On-Board Switch (LT1074)
- Up to 200 kHz Switching Frequency
- Greatly Improved Dynamic Behavior
- Available in Low Cost 5-Lead Packages
- Only 8.5 mA Quiescent Current
- Programmable Current Limit
- Operates Up to 60V Input
- Includes Output Voltage Monitor
- Micropower Shutdown Mode


## APPLICATIONS

- Buck Converter with Output Voltage Range of 2.5 V to 50 V
- Tapped Inductor Buck Converter with 10A Output at 5 V
- Positive-to-Negative Converter
- Negative BoostConverter
- Multiple Output Buck Converter


## DESCRIPTION

The LT1074 is a 5 A (LT1076 is rated at 2A) monolithic bipolar switching regulatorwhich requires only afew external parts for normal operation. The power switch, all oscillator and control circuitry, all current limit components, and an output monitor are included on the chip. The topology is a classic positive "buck" configuration but several design innovations allow this device to be used as a positive to negative converter, a negative boost converter, and as a
flyback converter. The switch output is specified to swing 40 V below ground, allowing the LT1074 to drive a tapped inductor in the buck mode with output currents up to 10A.

The LT1074 uses a true analog multiplier in the feedback loop. This makes the device respond nearly instantaneously to input voltage fluctuations and makes loop gain independent of input voltage. As a result, dynamic behavior of the regulator is significantly improved over previous designs.

On-chip pulse by pulse current limiting makes the LT1074 nearly bust-proof for output overloads or shorts. The input voltage range as a buck converter is 8 V to 60 V , but a selfboot feature allows input voltages as low as 5 V in the inverting and boost configurations.

The LT1074 is available in low cost 5-lead T0-220 or TO3 packages with frequency pre-set at 100 kHz and current limit at $6.5 \mathrm{~A}(\mathrm{LT} 1076=2.6 \mathrm{~A})$. An 11-pin single-in-line package (SIP) is also available which allows switching frequency to be increased to 200 kHz and current limit to be adjusted down to zero. In addition, full micropower shutdown can be programmed as well as external current sensing, and soft start. An output monitor "status" pin can be used as a microprocessor reset, and a complementary output pin will allow implementation of extra-high-efficiency designs. See Application Note 44 for design details.

A fixed 5V output, 2 A version is also available. See LT1076-5.

TYPICAL APPLICATION


Buck Converter Efficiency


## ABSOLUTE MAXIMUM RATINGS

## PACKAGE/ORDER INFORMATION

Input Voltage
LT1074/ LT1076 .................................................45V
LT1074HV/76HV ................................................66V
Switch Voltage with Respect to Input Voltage
LT1074/ 76 .64V
LT1074HV/76HV ...................................................75V
Switch Voltage with Respect to Ground Pin (VSW Negative) LT1074/76 (Note 6) ............................................35V
LT1074HV/76HV (Note 6) ...................................45V
Feedback Pin Voltage .................................... $-2 \mathrm{~V},+10 \mathrm{~V}$
Shutdown Pin Voltage (Not to Exceed VIN) .............. 40 V
Status Pin Voltage* ................................................30V
(Current Must Be Limited to 5mA When Status Pin
Switches "On")
Complementary Output Voltage* .............................30V
(Current Must Be Limited to 20mA When Output
Switches "On")
ILIM Pin Voltage (Forced) .......................................5.5V
EXTLIM Pin Voltage* .................... $\mathrm{V}_{\mathrm{IN}}-2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{IN}}+0.4 \mathrm{~V}$
Freq Pin Voltage* 5.5V

Maximum Operating Ambient Temperature Range
LT1074C/76C, LT1074HVC/76HVC $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LT1074M/76M, LT1074HVM/76HVM .. $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT1074I/76I, LT1074HVI/76HVI ............ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Maximum Operating Junction Temperature Range
LT1074C/76C, LT1074HVC/76HVC .......... $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT1074M/76M, LT1074HVM/76HVM ... $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
LT1074I/76I, LT1074HVI/76HVI.......... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Maximum Storage Temperature ............ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) .................. $300^{\circ} \mathrm{C}$

* Refers to pins on the 11-pin package, which is not recommended for new designs.

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1074MK <br> LT1074CK <br> LT1074HVCK <br> LT1076MK |
|  | LT1074CT <br> LT1074HVCT <br> LT1076CT <br> LT1076HVCT <br> LT1074IT <br> LT1074HVIT <br> LT1076IT <br> LT1076HVIT |
|  | LT1074CY |
|  | LT1074CV <br> LT1074HVCV <br> LT1076CV <br> LT1076HVCV |

ELECTRICAL CHARACTERISTICS
$\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=25 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch "On" Voltage (Note 1) | LT1074 $I_{S W}=1 \mathrm{~A}, \mathrm{~T}_{\mathrm{i}} \geq 0^{\circ} \mathrm{C}$ <br>  $I_{S W}=1 \mathrm{~A}, \mathrm{~T}_{\mathrm{j}}<0^{\circ} \mathrm{C}$ <br>  $I_{S W}=5 \mathrm{~A}, \mathrm{~T}_{\mathrm{i}} \geq 0^{\circ} \mathrm{C}$ <br>  $I_{\text {SW }}=5 \mathrm{~A}, \mathrm{~T}_{\mathrm{j}}<0^{\circ} \mathrm{C}$ |  |  |  |  | $\begin{aligned} & 1.85 \\ & 2.10 \\ & 2.30 \\ & 2.50 \\ & \hline \end{aligned}$ | V V V V |
|  | LT1076 | $\begin{aligned} & \mathrm{I}_{\mathrm{SW}}=0.5 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{SW}}=2 \mathrm{~A} \end{aligned}$ | $\bullet$ |  |  | $\begin{aligned} & 1.2 \\ & 1.7 \end{aligned}$ | V |
| Switch "Off" Leakage | LT1074 | $\begin{aligned} & V_{I N} \leq 25 \mathrm{~V}, \mathrm{~V}_{S W}=0 \\ & \left.V_{I N}=V_{M A X}, V_{S W}=0 \text { (Note } 7\right) \end{aligned}$ |  |  | $\begin{aligned} & 5 \\ & 10 \end{aligned}$ | $\begin{aligned} & 300 \\ & 500 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  | LT1076 | $\begin{aligned} & V_{I N}=25 \mathrm{~V}, V_{S W}=0 \\ & \left.V_{I N}=V_{M A X}, V_{S W}=0 \text { (Note } 7\right) \end{aligned}$ |  |  |  | $\begin{aligned} & 150 \\ & 250 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Supply Current (Note 2) | $\begin{aligned} & V_{\text {FB }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \leq 40 \mathrm{~V} \\ & 40 \mathrm{~V}<V_{I N}<60 \mathrm{~V} \\ & V_{\text {SHUT }}=0.1 \mathrm{TV} \text { (Device Shutdown) (Note 8) } \end{aligned}$ |  | $\bullet$ |  | $\begin{aligned} & 8.5 \\ & 9 \\ & 140 \\ & \hline \end{aligned}$ | $\begin{aligned} & 11 \\ & 12 \\ & 300 \end{aligned}$ | $\begin{aligned} & m A \\ & m A \\ & \mu A \\ & \hline \end{aligned}$ |

## ELECTRICR CHARPCTERISTACS $T_{j}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=25 \mathrm{~V}$, unless otherwise noted.



## * Refers to pins on the 11-pin package, which is not recommended for new designs.

The denotes the specifications which apply over the full operating temperature range.
Note 1: To calculate maximum switch "on" voltage at currents between low and high conditions, a linear interpolation may be used.
Note 2: A feedback pin voltage $\left(V_{F B}\right)$ of 2.5 V forces the $V_{C}$ pin to its low clamp level and the switch duty cycle to zero. This approximates the zero load condition where duty cycle approaches zero.
Note 3: Total voltage from $\mathrm{V}_{\mathrm{IN}}$ pin to ground pin must be $\geq 8 \mathrm{~V}$ after startup for
proper regulation. For $\mathrm{T}_{\mathrm{A}}<25^{\circ} \mathrm{C}$, limit $=5 \mathrm{~V}$.
Note 4: Switch frequency is internally scaled down when the feedback pin voltage is less than 1.3 V to avoid extremely short switch on times. During testing, $\mathrm{V}_{\mathrm{FB}}$ is adjusted to give a minimum switch on time of $1 \mu \mathrm{~s}$.

Note 5: $\mathrm{I}_{\text {LIM }} \approx \frac{R_{\text {LIM }}-1 \mathrm{k}}{2 k}($ LT1074 $), \mathrm{I}_{\text {LIM }} \approx \frac{R_{\text {LIM }}-1 \mathrm{k}}{5.5 \mathrm{k}}($ (LT1076).

Note 6: Switch to input voltage limitation must also be observed.
Note 7: $V_{\text {MAX }}=40 \mathrm{~V}$ for the LT1074/76 and 60V for the LT1074HV/76HV.
Note 8: Does not include switch leakage.

## LT1074/LT1076

## BLOCK DIAGRAm


*Available only on the 11-pin package, which is not recommended for new designs.

## BLOCK DIAGRAM DESCRIPTION

A switch cycle in the LT1074 is initiated by the oscillator setting the R/S latch. The pulse that sets the latch also locks out the switch via gate G1. The effective width of this pulse is approximately 700 ns , which sets the maximum switch duty cycle to approximately $93 \%$ at 100 kHz switching frequency. The switch is turned off by comparator C1, which resets the latch. C1 has a sawtooth waveform as one input and the output of an analog multiplier as the other input. The multiplier output is the product of an internal reference voltage, and the output of the error amplifier, A1, divided by the regulator input voltage. In standard buck regulators, this means that the output voltage of A1 required to keep a constant regulated output is independent of regulator input voltage. This greatly improves line transient response, and makes loop gain independent of input voltage. The error amplifier is a transconductance type with a $\mathrm{G}_{\mathrm{M}}$ at null of approximately $5000 \mu \mathrm{mh}$. Slew current going positive is $140 \mu \mathrm{~A}$, while negative slew current is about 1.1 mA . This asymmetry helps prevent overshoot on startup. Overall loop frequency compensation is accomplished with a series $R C$ network from $V_{C}$ to ground.

Switch current is continuously monitored by C 2 , which resets the R/S latch to turn the switch off if an overcurrent condition occurs. The time required for detection and switch turn off is approximately 600 ns . So minimum switch "on" time in current limit is 600 ns . Under dead shorted output conditions, switch duty cycle may have to be as low as $2 \%$ to maintain control of output current. This would require switch on time of 200 ns at 100 kHz switching frequency, so frequency is reduced at very low output voltages by feeding the FB signal into the oscillator and creating a linear frequency downshift when the FB signal drops below 1.3 V . Current trip level is set by the voltage on the $\mathrm{I}_{\text {LIM }}$ pin which is driven by an internal $320 \mu \mathrm{~A}$ current source. When this pin is left open, it self-clamps at about 4.5V and sets current limit at 6.5A for the LT1074 and 2.6A for the LT1076. An external resistor can be connected from the LIM $^{\text {pin to ground to set a lower current limit. A }}$ capacitor in parallel with this resistor will soft start the current limit. A slight offset in C2 guarantees that when the LIM pin is pulled to within 200 mV of ground, C2 output will stay high and force switch duty cycle to zero.

An output voltage monitor is included on the chip. Its output is available only on the 11 -pin* version. The monitor output* goes low when the voltage on the FB pin is more than $5 \%$ above or below the normal regulated value. This pin can be used to "hold off" load functions until the regulator output is normal or it can be used as a microprocessor reset.

The "Freq" pin* is used to raise switching frequency, and to synchronize the oscillator to an external signal. A resistor to ground will raise frequency. A $3 \mathrm{~V}-5 \mathrm{~V}$ pulse coupled through a diode will synchronize the internal oscillator from $110 \%$ to $160 \%$ of its normal frequency. The pulse should be 300 ns wide. Synchronizing can also be done with the 5 -lead LT1074 by pulling the $V_{C}$ pin to ground for 300 ns with a transistor. This has only a slight effect on regulated output voltage if the series resistor in the frequency compensation network is at least $1 \mathrm{k} \Omega$.

The "Shutdown" pin is used to force switch duty cycle to zero by pulling the $\mathrm{l}_{\text {LIM }}$ pin low, or to completely shut down the regulator. Threshold for the former is approximately 2.35 V , and for complete shutdown, approximately 0.3 V . Total supply current in shutdown is about $150 \mu \mathrm{~A}$. A $10 \mu \mathrm{~A}$ pull-up current forces the shutdown pin high when left open. A capacitor can be used to generate delayed startup. A resistor divider will program "undervoltage lockout" if the divider voltage is set at 2.35 V when the input is at the desired trip point.

The "Comout" pin* is an open collector switch whose voltage is the complement of the switch output ( $\mathrm{V}_{\text {SW }}$ ). In addition, the edges of Comout are slightly time-shifted to avoid overlap with $\mathrm{V}_{\mathrm{SW}}$. Comout is used to drive external MOSFETs in certain mutliple-output and high efficiency applications.
The switch used in the LT1074 is a Darlington NPN (single NPN for LT1076) driven by a saturated PNP. Special patented circuitry is used to drive the PNP on and off very quickly even from the saturation state. This particular switch arrangement has no "isolation tubs" connected to the switch output, which can therefore swing to 40 V below ground.
*Available only on the 11-pin package, which is not recommended for new designs.

## LT1074/LT1076

TYPICAL PERFORMANCE CHARACTERISTICS


LT1074.TPC01




Status Pin Characteristics


LT1074•TPCOB


Status Pin Characteristics



## TYPICAL PERFORMANCE CHARACTERISTICS



## LT1074/LT1076

## PIN DESCRIPTIONS

## $V_{I N}$ PIN

The $V_{I N}$ pin is both the supply voltage for internal control circuitry and one end of the high current switch. It is important, especially at low input voltages, that this pin be bypassed with a low ESR, and low inductance capacitor to prevent transient steps or spikes from causing erratic operation. At full switch current of 5A, the switching transients at the regulator input can get very large as shown in Figure 1. Place the input capacitorvery close to the regulator and connect it with wide traces to avoid extra inductance. Use radial lead capacitors.


Figure 1. Input Capacitor Ripple
$L_{p}=$ Total inductance in input bypass connections and capacitor.
"Spike" height $\left(\frac{d \mathrm{l}}{\mathrm{dt}} \bullet \mathrm{L}_{\mathrm{P}}\right)$ is approximately 2 V per inch of lead length.
Step $=0.25 \mathrm{~V}$ for $\mathrm{ESR}=0.05 \Omega$ and $\mathrm{I}_{\mathrm{SW}}=5 \mathrm{~A}$ is 0.25 V . Ramp $=125 \mathrm{mV}$ for $\mathrm{C}=200 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{ON}}=5 \mu \mathrm{~s}$, and $\mathrm{I}_{\mathrm{SW}}=5 \mathrm{~A}$ is 125 mV .
Input current on the $\mathrm{V}_{\text {IN }}$ Pin in shutdown mode is the sum of actual supply current ( $\approx 140 \mu \mathrm{~A}$, with a maximum of $300 \mu \mathrm{~A})$ and switch leakage current. Consult factory for special testing if shutdown mode input current is critical.

## GROUND PIN

It might seem unusual to describe a ground pin, but in the case of regulators, the ground pin must be connected properly to ensure good load regulation. The internal reference voltage is referenced to the ground pin; so any error in ground pin voltage will be multiplied at the output;

$$
\Delta V_{\text {OUT }}=\frac{\left(\Delta V_{G N D}\right)\left(V_{\text {OUT }}\right)}{2.21}
$$

To ensure good load regulation, the ground pin must be connected directly to the proper output node, so that no high currents flow in this path. The output divider resistor should also be connected to this low current connection line as shown in Figure 2.


Figure 2. Proper Ground Pin Connection

## FEEDBACK PIN

The feedback pin is the inverting input of an error amplifier which controls the regulator output by adjusting duty cycle. The non-inverting input is internally connected to a trimmed 2.21 V reference. Input bias current is typically $0.5 \mu \mathrm{~A}$ when the error amplifier is balanced ( $\mathrm{l}_{\text {OUT }}=0$ ). The error amplifier has asymmetrical $\mathrm{G}_{\mathrm{M}}$ for large input signals to reduce startup overshoot. This makes the amplifier more sensitive to large ripple voltages at the feedback pin. 100 mV -p ripple at the feedback pin will create a 14 mV offset in the amplifier, equivalent to a $0.7 \%$ output voltage shift. To avoid output errors, output ripple ( $p-p$ ) should be less than $4 \%$ of DC output voltage at the point where the output divider is connected.

See the "Error Amplifier" section for more details.

## Frequency Shifting at the Feedback Pin

The error amplifier feedback pin (FB) is used to downshift the oscillator frequency when the regulator output voltage

## PIN DESCRIPTIONS

is low. This is done to guarantee that output short circuit current is well controlled even when switch duty cycle must be extremely low. Theoretical switch "on" time for a buck converter in continuous mode is;

$$
\begin{aligned}
\mathrm{t}_{\mathrm{ON}} & =\frac{\mathrm{V}_{O U T}+V_{D}}{V_{I N} \bullet f} \\
V_{D} & =\text { Catch diode forward voltage }(\approx 0.5 \mathrm{~V}) \\
f & =\text { Switching frequency }
\end{aligned}
$$

At $f=100 \mathrm{kHz}$, t $_{\text {ON }}$ must drop to $0.2 \mu \mathrm{~s}$ when $\mathrm{V}_{\text {IN }}=25 \mathrm{~V}$ and the output is shorted $\left(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\right)$. In current limit, the LT1074 can reduce $\mathrm{t}_{\mathrm{ON}}$ to a minimum value of $\approx 0.6 \mu \mathrm{~s}$, much too long to control current correctly for $V_{\text {OUT }}=0$. To correct this problem, switching frequency is lowered from 100 kHz to 20 kHz as the FB pin drops from 1.3 V to 0.5 V . This is accomplished by the circuitry shown in Figure 3.


Figure 3. Frequency Shifting
Q1 is off when the output is regulating ( $\mathrm{V}_{\mathrm{FB}}=2.21 \mathrm{~V}$ ). As the output is pulled down by an overload, $\mathrm{V}_{\mathrm{FB}}$ will eventually reach 1.3 V , turning on Q1. As the output continues to drop, Q1 current increases proportionately and lowers the frequency of the oscillator. Frequency shifting starts when the output is $\approx 60 \%$ of normal value, and is down to its minimum value of $\cong 20 \mathrm{kHz}$ when the output is $\cong 20 \%$ of normal value. The rate at which frequency is shifted is determined by both the internal 3 k resistor R3 and the external divider resistors. For this reason, R2 should not be increased to more than $4 \mathrm{k} \Omega$, if the LT1074 will be subjected to the simultaneous conditions of high input voltage and output short circuit.

## Frequency Pin*

The frequency pin can be used to raise switching frequency either by drawing a DC current to ground through a resistor or by feeding in a synchronizing pulse as shown in Figure 4. They can also be done simultaneously. The resistor pulls current through $Q_{A}$ to increase oscillator ramp current. A pulse fed into the FREQ pin will toggle the sync comparator which will synchronize the oscillator. Figure 5 shows switching frequency versus temperature and resistance value.

A logic level pulse through a diode will synchronize the internal oscillator over a range equal to actual internal frequency up to 1.9 times that frequency. This does not mean that an unboosted LT1074 can always be synchronized at 100 kHz because the actual switching frequency over temperature can range from 90 kHz to 110 kHz . Units above 100 kHz would not synchronize at 100 kHz . Designed synchronizing frequency must be higher than the maximum unsynchronized frequency and lower than 1.8 times the minimum unsynchronized frequency. For an unboosted unit, this would be 115 kHz to 171 kHz .


Figure 4. Frequency Pin
*Available only on the 11-pin package, which is not recommended for new designs.

## PIn DESCRIPTIONS



Figure 5. Frequency Boost
The synchronizing pulse should be $\cong 300 \mathrm{~ns}$ wide. Figure 4 shows how this can be generated with a PNP transistor when the synchronizing signal is wider than 300 ns . If a logic one-shot is used, couple it with a diode as shown in Figure 4.

## SHUTDOWN PIN

The shutdown pin is used for undervoltage lockout, micropower shutdown, soft start, delayed start, or as a general purpose on/off control of the regulator output. It controls switching action by pulling the lim pin low, which forces the switch to a continuous "off" state. Full micropower shutdown is initiated when the shutdown pin drops below 0.3 V .

The V/I characteristics of the shutdown pin are shown in Figure 6. For voltages between 2.5 V and $\approx \mathrm{V}_{\mathbb{I}}$, a current of $10 \mu \mathrm{~A}$ flows out of the shutdown pin. This current increases to $\approx 25 \mu \mathrm{~A}$ as the shutdown pin moves through the 2.35V threshold. The current increases further to $\approx 30 \mu \mathrm{~A}$ at the 0.3 V threshold, then drops to $\approx 15 \mu \mathrm{~A}$ as the shutdown voltage falls below 0.3 V . The $10 \mu \mathrm{~A}$ current source is included to pull the shutdown pin to its high or default state when left open. It also provides a convenient pullup for delayed start applications with a capacitor on the shutdown pin.

When activated, the typical collector current of Q1 in Figure 7, is $\approx 2 \mathrm{~mA}$. A soft start capacitor on the $\mathrm{l}_{\text {LIM }}$ pin will


Figure 6. Shutdown Pin Characteristics
delay regulator shutdown in responseto $\mathrm{C} 1, \mathrm{by} \approx(5 \mathrm{~V})\left(\mathrm{C}_{\text {LIM }}\right) /$ 2 mA . Soft start after full micropower shutdown is ensured by coupling C2 to Q1.


Figure 7. Shutdown Circuitry

## Undervoltage Lockout

Undervoltage lockout point is set by R1 and R2 in Figure 8. To avoid errors due to the $10 \mu \mathrm{~A}$ shutdown pin current, $R 2$ is usually set at $5 k$, and $R 1$ is found from:
$R 1=R 2 \frac{\left(V_{T P}-V_{S H}\right)}{V_{S H}}$
$\mathrm{V}_{\mathrm{TP}}=$ Desired undervoltage lockout voltage.
$\mathrm{V}_{\mathrm{SH}}=$ Threshold for lockout on the shutdown $\mathrm{pin}=2.45 \mathrm{~V}$.

## PIN DESCRIPTIONS

If quiescent supply current is critical, R2 may be increased up to $15 \mathrm{k} \Omega$, but the denominator in the formula for R2 should replace $\mathrm{V}_{S H}$ with $\mathrm{V}_{S H}-(10 \mu \mathrm{~A})(\mathrm{R} 2)$.
Hysteresis in undervoltage lockout may be accomplished by connecting a resistor (R3) from the I LIM pin to the shutdown pin as shown in Figure 9. D1 prevents the shutdown divider from altering current limit.


Figure 8. Undervoltage Lockout


Figure 9. Adding Hysteresis
Trip Point $=V_{T P}=2.35 \mathrm{~V}\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)$
If $R 3$ is added, the lower trip point ( $\mathrm{V}_{\text {IN }}$ descending) will be the same. The upper trip point (VUTP) will be;

$$
V_{U T P}=V_{S H}\left(1+\frac{R 1}{R 2}+\frac{R 1}{R 3}\right)-0.8 V\left(\frac{R 1}{R 3}\right)
$$

If $R 1$ and $R 2$ are chosen, $R 3$ is given by

$$
R 3=\frac{\left(V_{S H}-0.8 V\right)(R 1)}{V_{U T P}-V_{S H}\left(1+\frac{R 1}{R 2}\right)}
$$

Example: An undervoltage lockout is required such that the output will not start until $\mathrm{V}_{1 \mathrm{~N}}=20 \mathrm{~V}$, but will continue to operate until $\mathrm{V}_{\text {IN }}$ drops to 15 V . Let $\mathrm{R} 2=2.32 \mathrm{k}$.

$$
\begin{aligned}
& \mathrm{R} 1=(2.32 \mathrm{k}) \frac{(15 \mathrm{~V}-2.35 \mathrm{~V})}{2.35 \mathrm{~V}}=12.5 \mathrm{k} \\
& \mathrm{R} 3=\frac{(2.35-0.8)(12.5)}{20-2.35\left(1+\frac{12.5}{2.32}\right)}=3.9 \mathrm{k}
\end{aligned}
$$

## STATUS PIN*

The status pin is the output of a voltage monitor "looking" at the feedback pin. It is low for a feedback voltage which is more than $5 \%$ above or below nominal. "Nominal" in this case means the internal reference voltage, so that the $\pm 5 \%$ window tracks the reference voltage. A time delay of $\approx 10 \mu \mathrm{~s}$ prevents short spikes from tripping the status low. Once it does go low, a second timer forces it to stay low for

The status pin is modeled in Figure 10 with a $130 \mu \mathrm{~A}$ pullup to a 4.5 V clamp level. The sinking drive is a saturated NPN


Figure 10. Adding Time Delays to Status Output
*Available only on the 11-pin package, which is not recommended for new designs.

## PIn DESCRIPTIONS

with $\approx 100 \Omega$ resistance and a maximum sink current of approximately 5 mA . An external pullup resistor can be added to increase output swing up to a maximum of 20 V .

When the status pin is used to indicate "output OK," it becomes important to test for conditions which might create unwanted status states. These include output overshoot, large signal transient conditions, and excessive output ripple. "False" tripping of the status pin can usually be controlled by a pulse stretcher network as shown in Figure 10. A single capacitor (C1) will suffice to delay an output "OK" (status high) signal to avoid false "true" signals during start-up, etc. Delay time for status high will be approximately $\left(2.3 \times 10^{4}\right)(C 1)$, or $23 \mathrm{~ms} / \mu \mathrm{F}$. Status low delay will be much shorter, $\approx 600 \mu \mathrm{~s} / \mu \mathrm{F}$.

If false tripping of status "low" could be a problem, R1 can be added. Delay of status high remains the same if R1 $\leq$ $10 \mathrm{k} \Omega$. Status low delay is extended by R1 to approximately R1•C2 seconds. Select C2 for high delay and R1 for low delay.

Example: Delay status high for 10 ms , and status low for 3 ms .

$$
\begin{aligned}
& \mathrm{C} 2=\frac{10 \mathrm{~ms}}{23 \mathrm{~ms} / \mu \mathrm{F}}=0.47 \mu \mathrm{~F}(\text { Use } 0.47 \mu \mathrm{~F}) \\
& \mathrm{R} 1=\frac{3 \mathrm{~ms}}{\mathrm{C} 2}=\frac{3 \mathrm{~ms}}{0.47 \mu \mathrm{~F}}=6.4 \mathrm{k} \Omega
\end{aligned}
$$

In this example D1 is not needed because R1 is small enough to not limit the charging of C2.
If very fast "low" tripping combined with long "high" delays is desired, use the D2, R2, R3, C3 configuration. C3 is chosen first to set "low" delay

$$
\mathrm{C} 3 \approx \frac{\mathrm{t}_{\mathrm{LOW}}}{2 \mathrm{k} \Omega}
$$

R3 is then selected for "high" delay

$$
\mathrm{R} 3 \approx \frac{\mathrm{t}_{\mathrm{HIGH}}}{\mathrm{C} 3}
$$

For $t_{\text {LOW }}=100 \mu \mathrm{~s}$ and $\mathrm{t}_{\text {HIGH }}=10 \mathrm{~ms}, C 3=0.05 \mu \mathrm{~F}$ and $R 3=200 \mathrm{k} \Omega$.

## COMOUT PIN*

The comout pin is intended to be used to drive an external low on-resistance MOSFET which parallels the catch diode. This can improve efficiency considerably for higher input voltages where the diode is "on" for most of the time. Comout is an open collector NPN with 30 V maximum operating voltage and a saturation resistance of $\approx 50 \Omega$. It has a typical sink current of 40 mA with the saturation voltage guaranteed at 20 mA .

## EXTLIM PIN*

EXTLIM is intended as a sense pin for current limit when external power transistors are added. It can also be used to raise internal current limit by connecting an external resistor from EXTLIM to the $\mathrm{V}_{\text {IN }}$ pin. Current limit (minimum) can be increased from 5.5 A to 6.5 A with a $5.6 \mathrm{k} \Omega$ resistor. This is allowed only for commercial parts operated at less than 40 V input voltage. Capacitance between the EXTLIM pin and $V_{S W}$ pin or ground should be minimized. Do not bypass the EXTLIM pinto $\mathrm{V}_{\text {IN }}$ with a capacitor; this increases internal current limit to a destructive level.

## ILIM PIN

The limp in is used to reduce current limit below the preset value of 6.5 A . The equivalent circuit for this pin is shown in Figure 11.


Figure 11. LIM Pin Circuit
When $I_{\text {LIM }}$ is left open, the voltage at Q1 base clamps at 5 V through D2. Internal current limit is determined by the current through Q1. If an external resistor is connected

## PIN DESCRIPTIONS

between I LIM and ground, the voltage at Q1 base can be reduced for lower current limit. The resistor will have a voltage across it equal to $(320 \mu \mathrm{~A})(\mathrm{R})$, limited to $\approx 5 \mathrm{~V}$ when clamped by D2. Resistance required for a given current limit is

$$
\begin{aligned}
& R_{\text {LIM }}=I_{\text {LIM }}(2 \mathrm{k} \Omega)+1 \mathrm{k} \Omega(\mathrm{LT} 1074) \\
& R_{\text {LIM }}=\operatorname{I}_{\text {LIM }}(5.5 \mathrm{k} \Omega)+1 \mathrm{k} \Omega(\text { LT1076 })
\end{aligned}
$$

As an example, a 3 A current limit would require $3 \mathrm{~A}(2 \mathrm{k})+1 \mathrm{k}$ $=7 \mathrm{k} \Omega$ for the LT1074. The accuracy of these formulas is $\pm 25 \%$ for $2 \mathrm{~A} \leq \mathrm{I}_{\mathrm{LIM}} \leq 5 \mathrm{~A}$ (LT1074) and $0.7 \mathrm{~A} \leq \mathrm{I}_{\text {LIM }} \leq 1.8 \mathrm{~A}$ (LT1076), so l LIM should be set at least $25 \%$ above the peak switch current required.


Figure 12. Foldback Current Limit
Foldback current limiting can be easily implemented by adding a resistor from the output to the I LIM pin as shown in Figure 12. This allows full desired current limit (with or without $\mathrm{R}_{\text {LIM }}$ ) when the output is regulating, but reduces current limit under short circuit conditions. A typical value for $R_{F B}$ is $5 \mathrm{k} \Omega$, but this may be adjusted up or down to set the amount of foldback. D2 prevents the output voltage from forcing current back into the I LIM pin. To calculate a value for $R_{F B}$, first calculate $R_{L I M}$, then $R_{F B}$;

$$
R_{F B}=\frac{\left(I_{S C}-0.44^{*}\right)\left(R_{L}\right)}{0.5^{*}\left(R_{L}-1 k \Omega\right)-I_{S C}}\left(R_{L} \text { ink } \Omega\right)
$$

*Change 0.44 to 0.16 , and 0.5 to 0.18 for LT1076.
Example: $I_{L I M}=4 \mathrm{~A}, I_{S C}=1.5 \mathrm{~A}, \mathrm{R}_{\mathrm{LIM}}=(4)(2 k)+1 \mathrm{k}=9 \mathrm{k}$

$$
\mathrm{R}_{\mathrm{FB}}=\frac{(1.5-0.44)(9 \mathrm{k} \Omega)}{0.5(9 \mathrm{k}-1 \mathrm{k})-1.5}=3.8 \mathrm{k} \Omega
$$

## ERROR AMPLIFIER

The error amplifier in Figure 13 is a single stage design with added inverters to allow the output to swing above and below the common mode input voltage. One side of the amplifier is tied to a trimmed internal reference voltage of 2.21V. The other input is brought out as the FB (feedback) pin. This amplifier has a $\mathrm{G}_{\mathrm{M}}$ (voltage "in" to current "out") transfer function of $\approx 5000 \mu \mathrm{mho}$. Voltage gain is determined by multiplying $\mathrm{G}_{\mathrm{M}}$ times the total equivalent output loading, consisting of the output resistance of Q4 and Q6 in parallel with the series RC external frequency compensation network. At DC, the external RC is ignored, and with a parallel output impedance for Q4 and Q6 of $400 \mathrm{k} \Omega$, voltage gain is $\approx 2000$. At frequencies above a few hertz, voltage gain is determined by the external compensation, $\mathrm{R}_{\mathrm{C}}$ and $C_{C}$.
$A_{V}=\frac{G_{m}}{2 \pi \bullet f \bullet C_{C}}$ at midfrequencies
$A_{V}=G_{m} \bullet R_{C}$ at highfrequencies


Figure 13. Error Amplifier

## LT1074/LT1076

## PIn DESCRIPTIONS

Phase shift from the FB pin to the $\mathrm{V}_{\mathrm{C}}$ pin is $90^{\circ}$ at midfrequencies where the external $\mathrm{C}_{\mathrm{C}}$ is controlling gain, then drops back to $0^{\circ}$ (actually $180^{\circ}$ since FB is an inverting input) when the reactance of $\mathrm{C}_{\mathrm{C}}$ is small compared to $\mathrm{R}_{\mathrm{C}}$. The low frequency "pole" where the reactance of $\mathrm{C}_{\mathrm{C}}$ is equal to the output impedance of Q4 and Q6 ( $r_{0}$ ), is

$$
f_{\text {POLE }}=\frac{1}{2 \pi \bullet r_{0} \bullet \mathrm{C}} r_{0} \approx 400 \mathrm{k} \Omega
$$

Although $f_{\text {POLE }}$ varies as much as $3: 1$ due to $r_{0}$ variations, mid-frequency gain is dependent only on $G_{M}$, which is specified much tighter on the data sheet. The higher frequency "zero" is determined solely by $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$.

$$
f_{\text {ZERO }}=\frac{1}{2 \pi \cdot R_{C} \cdot C_{C}}
$$

The error amplifier has asymmetrica/peak output current. Q3 and Q4 current mirrors are unity gain, but the Q6 mirror
has a gain of 1.8 at output null and a gain of 8 when the $F B$ pin is high ( $Q 1$ current $=0$ ). This results in a maximum positive output current of $140 \mu \mathrm{~A}$ and a maximum negative (sink) output current of $\cong 1.1 \mathrm{~mA}$. The asymmetry is deliberate - it results in much less regulator output overshoot during rapid startup or following the release of an output overload. Amplifier offset is keptlow by area scaling Q1 and Q2 at 1.8:1.

Amplifier swing is limited by the internal 5.8 V supply for positive outputs and by D1 and D2 when the output goes low. Low clamp voltage is approximately one diode drop ( $\approx 0.7 \mathrm{~V}-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ ).

Note that both the FB pin and the $\mathrm{V}_{C}$ pin have other internal connections. Refer to the frequency shifting and synchronizing discussions.

## TYPICAL APPLICATIONS



Positive to Negative Converter


* $=1 \%$ FILM RESISTORS

D1 = MOTOROLA-MBR745
C1 = NICHICON-UPL1C221MRH6 C2 $=$ NICHICON-UPL1A102MRH6 L1 = COILTRONICS-CTX25-5-52
${ }^{\dagger}$ LOWER REVERSE VOLTAGE RATING MAY BE USED FOR LOWER INPUT VOLTAGES. LOWER CURRENT RATING IS ALLOWED FOR LOWER OUTPUT CURRENT. SEE AN44.
${ }^{\dagger \dagger}$ LOWER CURRENT RATING MAY BE USED FOR LOWER OUTPUT CURRENT. SEE AN44.
** R1, R2, AND C4 ARE USED FOR LOOP FREQUENCY COMPENSATION, BUT R1 AND R2 MUST BE INCLUDED IN THE CALCULATION FOR OUTPUT VOLTAGE DIVIDER VALUES. FOR HIGHER OUTPUT VOLTAGES, INCREASE R1, R2 AND R3 PROPORTIONATELY; $R 3=V_{\text {OUT }}-2.37$ (K $\Omega$ ) $R 1=(R 3)(1.86)$ $R 2=(R 3)(3.65)$
*** MAXIMUM OUTPUT CURRENT OF 1A IS DETERMINED BY MINIMUM INPUT VOLTAGE OF 4.5V. HIGHER MINIMUM INPUT VOLTAGE WILL ALLOW MUCH HIGHER OUTPUT CURRENTS. SEE AN44.

Negative Boost Converter


LT1074-TA04

# 5V Step-Down Switching Regulator 

## features

- Fixed 5V Output
- 2A On-Board Switch
- 100 kHz Switching Frequency
- $2 \%$ Output Voltage Tolerance Over Temperature
- Greatly Improved Dynamic Behavior
- Available in Low Cost 5-Lead Package
- Only 9.5mA Quiescent Current
- Operates Up to 60V Input


## APPLICATIONS

- 5V Output Buck Converter
- Tapped Inductor Buck Converter with 4A Output at 5 V
- Positive-to-Negative Converter


## DESCRIPTION

The LT1076-5 is a 2 A fixed 5 V output monolithic bipolar switching regulator which requires only a few external parts for normal operation. The power switch, all oscillator and control circuitry, all current limit components, and an output monitor are included on the chip. The topology is a classic positive "buck" configuration but several design innovations allow this device to be used as a positive-tonegative converter, a negative boost converter, and as a flyback converter. The switch output is specified to swing 40V below ground, allowing the LT1076-5 to drive a tapped inductor in the buck mode with output currents up to 4 A .
The LT1076-5 uses a true analog multiplier in the feedback loop. This makes the device respond nearly instantaneously to input voltage fluctuations and makes loop gain independent of input voltage. As a result, dynamic behavior of the regulator is significantly improved over previous designs.
On-chip pulse by pulse current limiting makes the LT10765 nearly bust-proof for output overloads or shorts. The input voltage range as a buck converter is 8 V to 60 V , but a self-boot feature allows input voltages as low as 5 V in the inverting and boost configurations.
The LT1076-5 is available in a low cost 5-lead T0-220 package with frequency pre-set at 100 kHz and current limit at 2.6A. See Application Note 44 for design details.

## TYPICAL APPLICATION

Basic Positive Buck Converter


## ABSOLUTE MAXIMUM RATINGS

## Input Voltage

LT1076-5 45 V LT1076HV-5 ...................................................... 64V
Switch Voltage with Respect to Input Voltage LT1076-564V
LT1076HV-5 ..... 75 V
Switch Voltage with Respect to Ground Pin
(V $V_{\text {SW }}$ Negative)
LT1076-5 (Note 5) ..... 35 V
LT1076HV-5 (Note 5) ..... 45 V
Sense Pin Voltage ..... $-2 \mathrm{~V},+10 \mathrm{~V}$
Maximum Operating Ambient Temperature RangeLT1076C-5, LT1076HVC-5
$\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Maximum Operating Junction Temperature RangeLT1076C-5, LT1076HVC-5 ................... $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$Maximum Storage Temperature ........... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec. ) ..... $.300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATIO


## ELECTRICAL CHARACTERISTICS $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{IN}}=25 \mathrm{~V}$, unless otherwise noted.

$\left.\begin{array}{l|l|l|l|l|l|l}\hline \text { PARAMETER } & \text { CONDITIONS } & \text { MIN } & \text { TYP } & \text { MAX } & \text { UNITS } \\ \hline \text { Switch "On" Voltage (Note 1) } & I_{\text {SW }}=0.5 \mathrm{~A} \\ & I_{\text {SW }}=2 \mathrm{~A}\end{array}\right)$

ELECTRCAL CMPRPCTERSTICS $T_{J}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbb{I N}}=25 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Tolerance | $V_{\text {OUT }}$ (Nominal) $=5 \mathrm{~V}$ <br> All Conditions of Input Voltage, Output Voltage, Temperature and Load Current | $\bullet$ |  | $\begin{aligned} & \pm 0.5 \\ & \pm 1.0 \end{aligned}$ | $\begin{aligned} & \pm 2 \\ & \pm 3 \end{aligned}$ | \% |
| Output Voltage Line Regulation | $8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}$ ( Note 6) | $\bullet$ |  | 0.005 | 0.02 | \%/V |
| $V_{C}$ Voltage at 0\% Duty Cycle | Over Temperature | $\bullet$ |  | $\begin{array}{r} 1.5 \\ -4.0 \end{array}$ |  | $\begin{array}{r} \mathrm{V} \\ \mathrm{mV} /{ }^{\circ} \mathrm{C} \end{array}$ |
| Multiplier Reference Voltage |  |  |  | 24 |  | V |
| Thermal Resistance Junction to Case |  |  |  |  | 4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

The denotes specifications which apply over the full operating temperature range.
Note 1: To calculate maximum switch "on" voltage at currents between low and high conditions, a linear interpolation may be used.
Note 2: A sense pin voltage ( $V_{\text {SENSE }}$ ) of 5.5 V forces the $V_{C}$ pin to its low clamp level and the switch duty cycle to zero. This approximates the zero load condition where duty cycle approaches zero.
Note 3: Total voltage from $\mathrm{V}_{\mathrm{IN}}$ pin to ground pin must be $\geq 8 \mathrm{~V}$ after startup for proper regulation.

Note 4: Switch frequency is internally scaled down when the sense pin voltage is less than 2.6 V to avoid extremely short switch on times. During current limit testing, VSENSE is adjusted to give a minimum switch on time of $1 \mu \mathrm{~s}$.
Note 5: Switch to input voltage limitation must also be observed.
Note 6: $\mathrm{V}_{\text {MAX }}=40 \mathrm{~V}$ for the LT1076-5 and 60V for the LT1076HV-5.
Note 7: Error amplifier voltage gain and transconductance are specified relative to the internal feedback node. To calculate gain and transconductance from the sense pin (Output) to the $V_{C}$ pin, multiply by 0.44 .

## $\boldsymbol{\mathcal { T }}$ LIIEAR LT1103/LT1105 Offline Switching Regulator

## feATURES

- $\pm 1 \%$ Line and Load Regulation with No Opto-Coupler
- Switch Frequency up to 200 kHz
- Internal 2A Switch and Current Sense (LT1103)
- Internal 1A Totem Pole Driver (LT1105)
- Start-Up Mode Draws Only 200 1 A
- Fully Protected Against Overloads
- Overvoltage Lockout of Main Supply
- Protected Against Underdrive or Overdrive to FET
- Operates in Continuous or Discontinuous Mode
- Ideal for Flyback and Forward Topologies
- Isolated Flyback Mode Has Fully Floating Outputs


## APPLICATIONS

- Up to 250W Isolated Mains Converter
- Up to 50W Isolated Telecom Converter
- Fully Isolated Multiple Outputs
- Distributed Power Conversion Networks


## DESCRIPTIOn

The LT1103 Offline Switching Regulator is designed for high input voltage applications using an external FET switch whose source is driven by the open collector output of the LT1103. The LT1103 is optimized for $15 \mathrm{~W}-100 \mathrm{~W}$ applications. For higher power applications or additional switch current flexibility, the LT1105 is available and its totem pole output drives the gate of an external FET. Unique design of the LT1103/LT1105 eliminates the need for an opto-coupler while still providing $\pm 1 \%$ load and line regulation in a magnetic flux-sensed converter. This significantly simplifies the design of offline power supplies and reduces the number of components which must cross the isolation barrier to one, the transformer.

The LT1103/LT1105 current mode switching techniques are well suited to transformer-isolated flyback and forward topologies while providing ease of frequency compensation with a minimum of external components. Low external part count for a typical application combines with

## TYPICAL APPLICATION

Fully-Isolated Flyback 100kHz 50W Converter with Load Regulation Compensation


Danger! Lethal Voltages Present-See Text

Load Regulation


## DESCRIPTIOn

a 200 kHz maximum switching frequency to achieve high power density. Performance at switching frequencies above 100 kHz may be degraded due to internal timing constraints associated with fully-isolated flyback mode.

Included are the oscillator, control, and protection circuitry such as current limit and overvoltage lockout. Switch frequency and maximum duty cycle are adjustable. Bootstrap circuitry draws $200 \mu \mathrm{~A}$ for startup of isolated topologies. A 5 V reference as well as a 15 V gate bias are available to power external primary-side circuitry. No external current sense resistor is necessary with LT1103 because it is integrated with the high current switch. The LT1105 brings out the input to the current limit amplifier and requires the use of an external sense resistor.

The LT1103/LT1105 have unique features not found on other offline switching regulators. Adaptive anti-sat switch drive allows wide-ranging load currents while maintaining high efficiency. The external FET is protected from insufficient or excessive gate drive voltage with a drive detection circuit. An externally activated shutdown mode reduces total supply current to less than $200 \mu \mathrm{~A}$, typical for standby operation. Fully isolated and regulated outputs can be generated in the optional isolated flyback mode without the need for opto-couplers or other isolated feedback paths.

## WRRnInG!

dangerous and lethal potentials are PRESENT IN OFFLINE CIRCUITS!
BEFORE PROCEEDING ANY FURTHER, THE READER IS WARNED THAT CAUTION MUST BE USED IN THE CONSTRUCTION, TESTING AND USE OF OFFLINE CIRCUITS. HIGH VOLTAGE, AC LINE-CONNECTED POTENTIALS AREPRESENT IN THESE CIRCUITS. EXTREME CAUTION MUST BE USED IN WORKING WITH AND MAKING CONNECTIONS TO THESE CIRCUITS. REPEAT: OFFLINE CIRCUITS CONTAINDANGEROUS, ACLINE-CONNECTED HIGH VOLTAGE POTENTIALS. USE CAUTION.
ALL TESTING PERFORMED ON AN OFFLINE CIRCUIT MUST BE DONE WITH AN ISOLATION TRANSFORMER CONNECTED BETWEEN THE OFFLINE CIRCUIT'S INPUT AND THE AC LINE. USERS AND CONSTRUCTORS OF OFFLINE CIRCUITSMUST OBSERVETHIS PRECAUTION WHEN CONNECTING TEST EQUIPMENT TO THE CIRCUIT TO AVOID ELECTRIC SHOCK. REPEAT: AN ISOLATION TRANSFORMER MUST BECONNECTED BETWEENTHECIRCUIT INPUT AND THE AC LINE IF ANY TEST EQUIPMENT IS TO BE CONNECTED.

## ABSOLUTE MAXIMUM RATINGS

VIN ..... 30 V
$V_{\text {SW }}$ Output Voltage (LT1103) ..... 50 V
$\mathrm{V}_{\text {SW }}$ Output Current (200ns)(LT1105) ..... $\pm 1.5 \mathrm{~A}$
$V_{C}$, FB, OSC, SS ..... 6 V
lıIM (LT1105) ..... 3 V
OVLO Input Current ..... 1 mA
Lead Temperature (Soldering, 10 sec .) ..... $300^{\circ} \mathrm{C}$

Maximum Operating Ambient Temperature Range LT1103C $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LT1105C
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Maximum Operating Junction Temperature Range LT1103C .......................................... $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ LT1105C......................................... $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ Storage Temperature Range ............... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

| CASE IS CONNECTED TO GROUND. LEADS ARE FORMED. |  |  |
| :---: | :---: | :---: |
| ORDER PART NUMBER | ORDER PART NUMBER | ORDER PART NUMBER |
| LT1103CY | LT1105CN | LT1105CN8 |

€LECTRICAL CHARACTERISTICS
$V_{\mathbb{N}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=0.85 \mathrm{~V}, 0 \mathrm{VLO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}$ Open, $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | Supply Current | $8 \mathrm{~V}<\mathrm{V}_{\text {IN }}<30 \mathrm{~V}$, After device has started | $\bullet$ | 10 | 18 | 25 | mA |
| $\mathrm{I}_{\text {START }}$ | Start-Up Current | $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {IN }}$ Start Threshold | $\bullet$ |  | 200 | 400 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathbb{N}}$ Start Threshold |  | $\bullet$ | 14.5 | 16.0 | 17.5 | V |
|  | $V_{\text {IN }}$ Shutdown Threshold | Note: Switching stops when $\mathrm{V}_{\mathrm{SW}}<10 \mathrm{~V}$ (LT1103) Note: Switching stops when $\mathrm{V}_{\mathrm{GATE}}<10 \mathrm{~V}$ (LT1105) | $\bullet$ | 6.5 | 7.0 | 8.0 | V |
| $V_{\text {REF }}$ | 5V Reference Voltage |  | $\bullet$ | 4.80 | 4.95 | 5.20 | V |
|  | $V_{\text {REF }}$ Line Regulation | $10 \mathrm{~V}<\mathrm{V}_{\text {IN }}<30 \mathrm{~V}$ | $\bullet$ |  | 0.025 | 0.075 | \%/V |
|  | $V_{\text {REF }}$ Load Regulation | $0 \mathrm{~mA}<\mathrm{l}_{\mathrm{L}}<20 \mathrm{~mA}$ | $\bullet$ |  | 0.025 | 0.05 | \%/mA |
|  | $V_{\text {REF }}$ Short Circuit Current |  | $\bullet$ | 25 | 60 | 110 | mA |
| $\mathrm{V}_{\text {GATE }}$ | 15V Gate Bias Reference | $17<V_{\text {IN }}<30 \mathrm{~V}, 0 \mathrm{~mA}<\mathrm{I}_{\mathrm{L}}<30 \mathrm{~mA}$ | $\bullet$ | 13.8 | 15.0 | 16.2 | V |
|  | 15V Dropout Voltage | $\mathrm{V}_{1 \mathrm{~N}}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{L}}=30 \mathrm{~mA}$ | $\bullet$ |  | 2.0 | 2.5 | V |
|  | 15V Short Circuit Current |  | $\bullet$ | 30 | 70 | 130 | mA |
| SF | Oscillator Scaling Factor | $\mathrm{FB}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=$ Open, Measured at $\mathrm{V}_{\mathrm{SW}}, \mathrm{I}_{\mathrm{SW}}=25 \mathrm{~mA}$, OVLO $=5 \mathrm{~V}, \mathrm{~F}_{\text {OSC }}=\mathrm{SF} / \mathrm{C}_{\mathrm{OSC}}, 40 \mathrm{kHz}<\mathrm{F}_{\text {OSC }}<200 \mathrm{kHz}$ | $\bullet$ | $\begin{aligned} & 36 \\ & 32 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 44 \\ & 48 \end{aligned}$ | $\begin{aligned} & \mathrm{Hz} \bullet \mu \mathrm{~F} \\ & \mathrm{~Hz} \bullet \mu \mathrm{~F} \end{aligned}$ |
|  | Oscillator Valley Voltage |  |  |  | 2.0 |  | V |
|  | Oscillator Peak Voltage |  |  |  | 4.5 |  | V |

## LT1103/LT1105

## eLECTRICAL CHARACTERISTICS

$V_{I N}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=0.85 \mathrm{~V}, 0 \mathrm{VL} 0=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}$ Open, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC | Preset Max. Switch Duty Cycle (LT1103) Preset Max. Switch Duty Cycle (LT1105) | $\mathrm{FB}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=0 \text { pen, } \mathrm{F}_{\mathrm{OSC}}=40 \mathrm{kHz}, \mathrm{I}_{\mathrm{SW}}=25 \mathrm{~mA},$ Note: Maximum Duty Cycle can be altered at OSC pin $F B=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=$ Open, $\mathrm{F}_{\mathrm{OSC}}=40 \mathrm{kHz}$, $\mathrm{I}_{\mathrm{SW}}=25 \mathrm{~mA}$, Note: Maximum Duty Cycle can be altered at OSC pin | - | $58$ <br> 56 | $65$ $63$ | $72$ $70$ | $\%$ $\%$ |
|  | OVLO Threshold | Overvoltage Lockout Threshold at which switching is inhibited | $\bullet$ | 2.3 | 2.5 | 2.7 | V |
|  | OVLO Input Bias Current | OVLO $=2 \mathrm{~V}$, Measured out of pin (Note 1) | - |  | 1.0 | 3.0 | $\mu \mathrm{A}$ |
| $V_{\text {FB }}$ | FB Threshold Voltage | $\mathrm{I}\left(\mathrm{V}_{\mathrm{C}}\right)=0 \mathrm{~mA}$ | $\bullet$ | $\begin{aligned} & 4.425 \\ & 4.400 \end{aligned}$ | $\begin{aligned} & 4.50 \\ & 4.50 \end{aligned}$ | $\begin{aligned} & 4.575 \\ & 4.600 \end{aligned}$ | V |
|  | FB Input Bias Current | FB $=4 \mathrm{~V}$ (Note 2) | $\bullet$ | 5 | 10 | 20 | $\mu \mathrm{A}$ |
|  | Change in FB Input Bias Current with Change in $V_{C}$ | $F B=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=1 \mathrm{~V}$ to 4V (Note 2) | $\bullet$ | $\begin{aligned} & 9 \\ & 8 \end{aligned}$ | $\begin{aligned} & 11 \\ & 11 \end{aligned}$ | $\begin{aligned} & 13 \\ & 14 \end{aligned}$ | $\mu \mathrm{A} / \mathrm{V}$ $\mu \mathrm{A} / \mathrm{V}$ |
|  | FB Threshold Line Regulation | $10 \mathrm{~V}<\mathrm{V}_{\text {IN }}<30 \mathrm{~V}$ | $\bullet$ |  | 0.025 | 0.05 | \%/V |
| gm | Error Amp Transconductance | $\Delta l\left(V_{C}\right)= \pm 50 \mu \mathrm{~A}$ | $\bullet$ | $\begin{aligned} & 9 k \\ & 6 k \end{aligned}$ | $\begin{aligned} & 12 \mathrm{k} \\ & 12 \mathrm{k} \end{aligned}$ | $\begin{aligned} & 15 k \\ & 18 k \end{aligned}$ | $\mu \mathrm{mho}$ $\mu \mathrm{mho}$ |
| $A_{V}$ | Error Amp Voltage Gain | $1 \mathrm{~V}<\mathrm{V}_{\mathrm{C}}<3 \mathrm{~V}$ | $\bullet$ | 500 | 1250 |  | V/V |
|  | $V_{C}$ Switching Threshold | Switch Duty Cycle = 0\% | $\bullet$ | 0.85 | 1.25 | 1.4 | V |
|  | Shutdown Threshold Voltage |  | $\bullet$ | 75 | 150 | 250 | mV |
|  | Error Amp Source Current |  | $\bullet$ | 150 | 275 | 350 | $\mu \mathrm{A}$ |
|  | Error Amp Sink Current |  | $\bullet$ | 1.5 | 3 | 4.5 | mA |
|  | Error Amp Clamp Voltage | $\begin{aligned} & \mathrm{FB}=4.75 \mathrm{~V} \\ & \mathrm{FB}=4.0 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 0.3 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 4.6 \end{aligned}$ | V |
|  | Soft-Start Charging Current | SS $=0 \mathrm{~V}$ | $\bullet$ | 25 | 40 | 60 | $\mu \mathrm{A}$ |
|  | Soft-Start Reset Current | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}, \mathrm{SS}=0.3 \mathrm{~V}$ | $\bullet$ | 1 | 2 |  | mA |
|  | Output Switch Leakage (LT1103) | $\begin{aligned} & V_{S W}=45 \mathrm{~V} \\ & V_{S W}=15 \mathrm{~V} \end{aligned}$ | $\bullet$ |  |  | $\begin{aligned} & 500 \\ & 200 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| BV | Switch Breakdown Voltage (LT1103) | $\mathrm{I}_{\text {SW }}=5 \mathrm{~mA}$ | $\bullet$ | 50 | 70 |  | V |
|  | $\mathrm{V}_{\text {SW }}$ Current Limit (LT1103) | Duty $\mathrm{Cycle}=25 \%$ (Note 3) | $\bullet$ | 2.0 | 2.5 | 3.0 | A |
|  | Output Switch ON Resistance (LT1103) |  | - |  | 0.4 | 0.75 | $\Omega$ |
| $\frac{\Delta l_{\mathbb{N}}}{\Delta l_{\mathrm{SW}}}$ | $I_{Q}$ Increase During Switch ON Time (LT1103) | $\mathrm{I}_{\text {SW }}=0.5 \mathrm{~A}$ to 1.5 A | - |  | 30 | 50 | mA/A |
|  | Switch Output High Level (LT1105) | $\begin{aligned} & I_{S W}=200 \mathrm{~mA}, V_{G A T E}=15 \mathrm{~V} \\ & I_{S W}=750 \mathrm{~mA}, V_{G A T E}=15 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 13.0 \\ & 12.5 \end{aligned}$ | $\begin{aligned} & 13.5 \\ & 13.2 \end{aligned}$ |  | V |
|  | Switch Output Low Level (LT1105) | $\begin{aligned} & I_{\mathrm{SW}}=200 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{SW}}=750 \mathrm{~mA} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.25 \\ & 0.75 \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 1.50 \end{aligned}$ | V |
|  | Rise Time (LT1105) | $C L=1000 \mathrm{pF}$ |  |  | 50 |  | ns |
|  | Fall Time (LT1105) | $C L=1000 \mathrm{pF}$ |  |  | 20 |  | ns |

## ELECTRICAL CHARACTERISTICS

$V_{I N}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=0.85 \mathrm{~V}, 0 \mathrm{VLO}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}$ Open, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITONS | MIN | TYP | MAX | UNIT |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | ---: |
|  | LIM Threshold Voltage (LT1105) | Duty Cycle $=25 \%$ (Note 4) | $\bullet$ | 300 | 375 | 450 | mV |
|  | Low Switch Drive Lockout <br> Threshold | Measured at $V_{\text {SW }}$ (LT1103) <br> Measured at 15 V Gate Bias Reference (LT1105) | $\bullet$ | 9.0 | 9.5 | 10.5 | V |
|  | High Switch Drive Lockout <br> Threshold | Measured at $V_{\text {SW }}$ (LT1103) <br> Measured at 15 V Gate Bias Reference (LT1105) | $\bullet$ | 17.0 | 18.5 | 20.0 | V |

The denotes specifications which apply over the full operating temperature range.
Note 1: The OVLO pin is clamped with a 5.5 V Zener and can sink a maximum input current of 1 mA .
Note 2: FB input bias current changes as a function of the $V_{C}$ pin voltage. Rate of change of FB input bias current is $11 \mu \mathrm{AV}$ of change on $V_{C}$. By including a resistor in series with the FB pin, load regulation can be set to zero.

Note 3: Current limit on $\mathrm{V}_{\text {SW }}$ is constant for $\mathrm{DC}<35 \%$ and decreases for DC > 35\% due to internal slope compensation circuity. The LT1103 switch current limit is given by $\mathrm{l}_{\mathrm{LI}}=1.76(1.536-\mathrm{DC})$ above $35 \%$ duty cycle.
Note 4: The current limit threshold voltage is constant for DC $<35 \%$ and decreases for DC > 35\% due to internal slope compensation circuitry. The LT1105 switch current limit threshold voltage is given by $\mathrm{V}_{\mathrm{LIM}}=0.264$ ( 1.536 - DC) above $35 \%$ duty cycle.

## TYPICAL PERFORMANCG CHARACTERISTICS



## LT1103/LT1105

## TYPICAL PERFORMANCE CHARACTERISTICS



Preset Switch Maximum Duty
Cycle vs Temperature


Switch Oscillator Frequency vs Capacitance


OVLO Input Bias Current vs Temperature



Output Switch Frequency vs Temperature


LT1103 609
Overvoltage Lockout Threshold vs
Temperature


Soft-Start Reset Current vs
Temperature


## TYPICAL PERFORmANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PGRFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



## pIn functions

## LT1103

FB: The Feedback pin is the inverting input to the sampling error amplifier. The noninverting input is tied to a 4.5 V reference. The FB pin is used for output voltage sensing. The input bias current is a function of the control pin $\mathrm{V}_{\mathrm{C}}$ voltage and can be used for load regulation compensation by including a resistor in series with the FB pin. The sampling error amplifier has a typical gm of 0.012 mhos and the output of the sampling error amplifier has asymmetrical slew rate to reduce overshoot during startup conditions or following the release of an output overload.
$V_{C}$ : The $V_{C}$ control pin is used for frequency compensation, current limiting and shutdown. It is the high impedance output of the sampling error amplifier and the input of the current limit comparator.
GND: The Ground pin acts as both the negative sense point for the internal sampling error amplifier feedback signal and as the high current path for the 2A switch. Also, the case of the 7-lead T0-220 is connected to ground. Proper connections to ground for signal paths and high current paths must be made in order to insure good load regulation.

OSC: The Oscillator pin sets the operating frequency of the regulatorwith one external capacitor to ground. Maximum
duty cycle can also be adjusted by using an external resistor to alter the charge/discharge ratio.
$\mathbf{V}_{\mathbb{N}}$ : The Input Supply pin is designed to operate with voltages of 12 V to 30 V . The supply current is typically $200 \mu \mathrm{~A}$ up to the startup threshold of 16 V . Normal operating supply current is fairly flat at 18 mA down to the shutdown threshold of 7 V . Switching is inhibited for $\mathrm{V}_{\text {IN }}$ less than 12 V due to the gate drive detection circuit.

15 V : A 15 V reference is used to bias the gate of an external power FET. The voltage temperature coefficient is typically $3 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ and the output can source 30 mA . Typical dropout voltage is 1.5 V for $\mathrm{V}_{\mathrm{IN}}$ less than 17 V and 30 mA of load current.
$\mathbf{V}_{\mathbf{S W}}$ : The Switch Output pin is the collector of the internal NPN power switch. This pin has a typical ON resistance of $0.4 \Omega$ and a minimum breakdown voltage of 50 V . This pin also ties to the FET gate drive detection circuit.

## LT1105

All functions on the LT1105 are equivalent to the LT1103 with the exception of the $V_{S W}$ pin and the $I_{\text {LIM }}$ pin and the availability of the OVLO, 5 V , and SS functions.
OVLO: The Overvoltage Lockout pin inhibits switching when the pin is pulled above its threshold voltage of 2.5 V .

## PIn functions

OVLO is implemented with a resistor divider network from the rectified DC line and is used to protect the external FET from an overvoltage condition in the off state. This function is only available on the 14 -lead DIP.
5 V : A 5 V reference is available to power primary-side circuitry. The temperature coefficient is typically $50 \mathrm{ppm} /$ ${ }^{\circ} \mathrm{C}$ and the output can source 25 mA . This function is only available on the 14 -lead DIP.
SS: The Soft-start pin is used to either program start-up time with a capacitor to ground or to set external current limit with a resistor divider. The SS pin has a $40 \mu \mathrm{~A}$ pullup current and is reset to 0 V by a 1 mA pulldown current
during startup and shutdown. This function is only available on the 14-lead DIP.
$\mathbf{V}_{\mathbf{s w}}$ : The Switch Output pin is the output of a 1 A NPN totem pole stage. The $\mathrm{V}_{\text {SW }}$ pin turns the external FET on by pulling its gate high. Break-Before-Make action of 200ns on each switch edge is built in to eliminate cross-conduction currents.
$I_{\text {LIM }}$ : The $I_{\text {LIM }}$ pin is the input to the current limit amplifier and requires the use of a non-inductive, power sense resistor from LIIM to ground to set current limit. The typical current limit threshold voltage is 350 mV .

## BLOCK DIAGRAMS

## LT1103



## LT1103/LT1105

## BLOCK DIAGRAMS

LT1105


## OPERATION

## LT1103

The LT1103 is a current-mode switcher. Switch duty cycle is controlled by switch current rather than directly by the output voltage. Referring to the block diagram, the switch is turned on at the start of each oscillator cycle. It is turned off when switch current reaches a pre-determined level. Control of output voltage is obtained by using the output of a voltage sensing error amplifier to set current trip level. This technique has several advantages. First, it has immediate response to input voltage variations, unlike ordinary switchers which have notoriously poor line transient response. Second, it reduces the $90^{\circ}$ phase shift at mid-
frequencies in the transformer. This greatly simplifies closed loop frequency compensation under widely varying input voltage or output load conditions. Finally, it allows simple pulse-by-pulse current limiting to provide maximum switch protection under output overload or short-circuit conditions.

A start-up loop with hysteresis allows the IC supply voltage to be bootstrapped from an extra primary-side winding on the power transformer. From 0 V to 16 V on $\mathrm{V}_{\mathrm{IN}}$, the LT1103 is in a pre-start mode and total input current is typically $200 \mu \mathrm{~A}$. Above 16 V , up to 30 V , the 6 V regulator that biases the internal circuitry and the externally avail-

## OPERATION

able 15 V regulator is turned on. The internal circuitry remains biased on until $\mathrm{V}_{\text {IN }}$ drops below 7 V and the part returns to the pre-start mode. Output switching stops when the $\mathrm{V}_{S W}$ drive is less than 10 V corresponding to $\mathrm{V}_{I N}$ of about 12 V .
The oscillator provides the basic clock for all internal timing. Frequency is adjustable to 200 kHz with one external capacitor from OSC to ground. The oscillator turns on the output switch via the logic and driver circuitry. Adaptive anti-sat circuitry detects the onset of saturation in the power switch and adjusts driver current instantaneously to limit switch saturation. This minimizes driver dissipation and provides very rapid turn-off of the switch.
The LT1103 is designed to drive the source of an external power FET in common-gate configuration. The 15 V regulator biases the gate to guarantee the FET is on when the switch is on. Special drive detection circuitry senses the gate bias voltage and prevents the output switch from turning on if the gate voltage is less than 10 V or greater than 20V, the industry standards for power MOSFET operation.

The switch current is sensed internally and amplified to trip the comparator and turn off the switch according to the $V_{C}$ pin control voltage. A blanking circuit suppresses the output of the current limit comparator for 500 ns at the beginning of each switch cycle. This prevents false tripping of the comparator due to current spikes caused by external parasitic capacitance and diode stored charge.

The 4.5V Zener-based reference biases the positive input of the sampling error amplifier. The negative input (FB) is used for output voltage sensing. The sampling error amplifier allows the LT1103 to operate in fully-isolated flyback mode by regulating from the flyback voltage of the bootstrap winding. The leakage inductance spike at the leading edge of the flyback waveform is ignored with a blanking circuit. The flyback waveform is directly proportional to the output voltage in a transformer-coupled flyback topology. Output voltages are fully floating up to the breakdown voltage of the transformer windings. Multiple floating outputs are easily obtained with additional windings.

The error signal developed at the comparator input is brought out externally. This $V_{C}$ pin has three functions including frequency compensation, current limit adjustment, and total regulator shutdown. During normal operation, this pin sits at a voltage between 1.2 V (low output current) and 4.4 V (high output current). The error amplifier is a current output (gm) type, so this voltage can be externally clamped for adjusting current limit. Switch duty cycle goes to zero if the $V_{C}$ pin is pulled to ground through a diode, placing the LT1103 in an idle mode. Pulling the $\mathrm{V}_{\mathrm{C}}$ pin below 0.15 V causes total regulator shutdown and places the LT1103 in a pre-start mode.

## LT1105

The LT1105 is a current-mode switcher. Switch duty cycle is controlled by switch current rather than directly by output voltage. Referring to the block diagram, the switch is turned on at the start of each oscillator cycle. It is turned off when switch current reaches a pre-determined level. Control of output voltage is obtained by using the output of a voltage sensing error amplifier to set current trip level. This technique has several advantages. First, it has immediate response to input voltage variations, unlike ordinary switchers which have notoriously poor line transient response. Second, it reduces the $90^{\circ}$ phase shift at midfrequencies in the transformer. This greatly simplifies closed loop frequency compensation under widely varying input voltage or output load conditions. Finally, it allows simple pulse-by-pulse current limiting to provide maximum switch protection under output overload or short-circuit conditions.
A start-up loop with hysteresis allows the IC supply voltage to be bootstrapped from an extra primary-side winding on the power transformer. From 0 V to 16 V on $\mathrm{V}_{\mathrm{IN}}$, the LT1105 is in pre-start mode and total input current is typically $200 \mu \mathrm{~A}$. Above 16 V , up to 30 V , the 6 V regulator that biases the internal circuitry and the externally available 5 V and 15 V regulators are turned on. The internal circuitry remains biased on until $\mathrm{V}_{\text {IN }}$ drops below 7 V and the part returns to pre-start mode. Output switching stops when the 15 V gate bias reference is less than 10 V corresponding to $\mathrm{V}_{\text {IN }}$ of about 12 V .

## OPERATION

The oscillator provides the basic clock for all internal timing. Frequency is adjustable to 200 kHz with one external capacitor from OSC to ground. The oscillator turns on the output switch via the logic and driver circuitry.
The LT1105 is designed to drive the gate of an external power FET in common-source configuration. The drivers and the 1 A maximum totem-pole output stage are biased from the 15 V gate bias reference. Special drive detection circuity senses the gate bias reference voltage and prevents the output switch from turning on if this voltage is less than 10 V or greater than 20V. Break-Before-Make action of 200 ns is built into each switch edge to eliminate cross conduction currents.

Switch current is sensed externally through a precision, power resistor. This allows for greater flexibility in switch current and output power than allowed by the LT1103. The voltage across the sense resistor is fed into the $l_{\text {LIM }}$ pin and amplified to trip the comparator and turn off the switch according to the $\mathrm{V}_{\mathrm{C}}$ pin control voltage. A blanking circuit suppresses the output of the current limit comparator for 500 ns at the beginning of each switch cycle. This prevents false tripping of the comparator due to current spikes caused by external parasitic capacitance and diode stored charge.
A 4.5V Zener-based reference biases the positive input of the sampling error amplifier. The negative input (FB) is used for output voltage sensing. The sampling error amplifier allows the LT1105 to operate in fully-isolated flyback mode by regulating the flyback voltage of the bootstrap winding. The leakage inductance spike at the
leading edge of the flyback waveform is ignored with a blanking circuit. The flyback waveform is directly proportional to the output voltage in the transformer-coupled flyback topology. Output voltages are fully floating up to the breakdown voltage of the transformer windings. Multiple floating outputs are easily obtained with additional windings.
The error signal developed at the comparator input is brought out externally. The $V_{C}$ pin has three functions including frequency compensation, current limit adjustment, and total regulator shutdown. During normal operation, this pin sits at a voltage between 1.2 V (low output current) and 4.4 V (high output current). The error amplifier is a current output (gm) type, so this voltage can be externally clamped for adjusting current limit. Switch duty cycle goes to zero if the $V_{C}$ pin is pulled to ground through a diode, placing the LT1105 in an idle mode. Pulling the $\mathrm{V}_{\mathrm{C}}$ pin below 0.15 V causes total regulator shutdown and places the LT1105 in pre-start mode.

The SS pin implements soft-start with one external capacitor to ground. The internal pullup current and clamp transistor limit the voltage at $\mathrm{V}_{\mathrm{C}}$ to one diode drop above the voltage at the SS pin, thereby controlling the rate of rise of switch current in the regulator. The SS pin is reset to 0 V when the LT1105 is in pre-start mode.
A final protection feature includes overvoltage lockout monitoring of the main supply voltage on the OVLO pin. If the OVLO pin is greater than 2.5 V , the output switch is prevented from turning on. This function can be disabled by grounding the OVLO pin.

## APPLICATIONS IMFORMATION

## Bootstrap Start

It is inefficient as well as impractical to power a switching regulator control IC from the rectified DC input as this voltage is several hundred volts. Self-biased switching regulator topologies take advantage of a lower voltage auxiliary winding on the power transformer or inductor to power the regulator, but require a startup cycle to begin regulation.

Start-up circuitry with hysteresis built into the LT1103/ LT1105 allows the input voltage to increase from OV to 16 V before the regulator tries to start. During this time the startup current of the switching regulator is typically $200 \mu \mathrm{~A}$ and all internal voltage regulators are off. The low quiescent current allows the input voltage to be trickled up with only $500 \mu \mathrm{~A}$ of current from the rectified DC line voltage, thereby minimizing power dissipation in the startup resistor. At 16V, the internal voltage regulators are turned

## APPLICATIONS INFORMATION

on and switching begins. If enough power feeds back through the auxiliary winding to keep the input voltage to the switching regulator above 12 V , then switching continues and a bootstrap start is accomplished. If the input voltage drops below 12 V , then the FET drive detection circuit locks out switching. The input voltage continues to fall as the $V_{I N}$ bypass capacitor is discharged by the normal quiescent current of the LT1103/LT1105. Once the input voltage falls below 7 V , the internal voltage regulators are turned off and the switching regulator returns to the low startup current state. A continuous "burp start" mode indicates a fault condition or an incomplete power loop.
The trickle current required to bootstrap the regulator input voltage is typically generated with a resistor from the rectified DC input voltage. When combined with the regulator input bypass capacitor, the startup resistor creates a ramp whose slope governs the turn-on time of the regulator as well as the period of the "burp start" mode. The design trade-offs are power dissipated in the trickle resistor, the turn-on time of the regulator, and the hold-up time of the regulator input bypass capacitor. The value of the startup resistor is set by the minimum rectified DC input voltage to guarantee sufficient startup current. The recommended minimum trickle current is $500 \mu \mathrm{~A}$. The power rating of the startup resistor is set by the maximum rectified DC input voltage. A final consideration for the startup resistor is to insure that the maximum voltage rating of the resistor is not exceeded. Typical carbon film resistors have a voltage rating of 250 V . The most reliable and economical solution for the startup resistor is generally provided by placing several 0.25 W resistor in series.
The LT1103/LT1105 is designed to operate with supply pin voltages up to 30 V . However, the auxiliary bias winding should be designed for a typical output voltage of 17 V to minimize IC power dissipation and efficiency loss. Allowances must also be made for cross regulation of the bias voltage due to variations in the rectified DC line voltage and output load current.

## Soft-Start

Soft-start refers to the controlled increase of switch current from a startup or shutdown state. This allows the power
supply to come up to voltage in a controlled manner and charge the output capacitor without activating current limit. In general, soft-start is not required on the LT1105 due to the design of the sampling error amplifier gm stage which generates asymmetrical slew capability on the $V_{C}$ pin.
This feature exhibits itself as a typical 3mA sink current capability on the $V_{C}$ pin whereas source current is only $275 \mu \mathrm{~A}$. The low gm of the error amplifier allows smallvalued compensation capacitors to be used on $\mathrm{V}_{\mathrm{C}}$. This allows the sink current to slew the compensation capacitor quickly. Therefore, overshoot of the output voltage on startup sequences and recovery from overload or short circuit conditions is prevented. However, if a longer startup period is required, the soft-start function can be used.

Soft-start is implemented with an internal $40 \mu \mathrm{~A}$ pullup and a transistor clamp on the $V_{C}$ pin so that a single external capacitor from SS ground can define the linear ramp function. The voltage at $V_{C}$ is limited to one $V_{B E}$ above the Soft-start pin (SS). The time to maximum switch current is defined as the capacitance on SS multiplied by the active range in volts of the $V_{C}$ pin divided by the pullup current:

$$
\mathrm{T}=\frac{\mathrm{C} \cdot(3.2 \mathrm{~V})}{40 \mu \mathrm{~A}}
$$

SS is reset to 0 V whenever $\mathrm{V}_{\text {IN }}$ is less than 7 V (pre-start mode) or when shutdown is activated by pulling $\mathrm{V}_{\mathrm{C}}$ below 0.15 V . The SS pin has a guaranteed reset sink current of 1 mA when either the regulator supply voltage $\mathrm{V}_{\mathrm{IN}}$ falls below 7 V or the regulator is placed in shutdown.

## Shutdown

The LT1103/LT1105 can be put in a low quiescent current shutdown mode by pulling $\mathrm{V}_{\mathrm{C}}$ below 150 mV . In the shutdown mode the internal voltage regulators are turned off, SS is reset to 0 V and the part draws less than $200 \mu \mathrm{~A}$. To initiate shutdown, about $400 \mu \mathrm{~A}$ must be pulled out of $V_{C}$ until the internal voltage regulators turn off. Then, less than $50 \mu \mathrm{~A}$ pulldown current is required to maintain shutdown. The shutdown function has about 60 mV of hysteresis on the $V_{C}$ pin before the part returns to normal

## APPLICATIONS INFORMATION

operation. Soft-start, if used, controls the recovery from shutdown.

## 5V Reference

A5V reference output is available for the user's convenience to power primary-side circuitry or to generate a clamp voltage for switch current limiting. The output will source 25 mA and the voltage temperature coefficient is typically $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. If bypassing of the 5 V reference is required, a $0.1 \mu \mathrm{~F}$ is recommended. Values of capacitance greater than $1 \mu \mathrm{~F}$ may be susceptible to ringing due to decreased phase margin. In such cases, the capacitive load can be isolated from the reference output with a small series resistor at the expense of load regulation performance.

## Overvoltage Lockout

The switching supply and primarily the external power MOSFET can be protected from an extreme surge of the input line voltage with the overvoltage lockout feature implemented on the OVLO pin. If the voltage on OVLO rises above its typical threshold voltage of 2.5 V , output switching is inhibited. This feature can be implemented with a resistive divider off of the rectified DC input voltage. This feature is only available on the LT1105 in the 14-lead DIP and must be tied to ground if left unused.

## Ground (LT1103)

The ground pin of the LT1103 is important because it acts as the negative sense point for the internal error amplifier feedback signal, the negative sense point for the current limit amplifier and as the high current path for the 2 A switch. The tab of the 7-lead T0-220 is internally connected to ground (pin 4).
To avoid degradation of load regulation, the feedback resistor divider string and the reference side of the bias winding should be directly connected to the ground pin on the package. These ground connections should not be mixed with high current carrying ground return paths. The length of the switch current ground path should be as short as possible to the input supply bypass capacitor and low resistance for best performance. The case of the

LT1103 package is desirable to use as the high current ground return path as this is a lower resistive and inductive path than that of the actual package pin and will help minimize voltage spikes associated with the high dl/dt switch current.

Avoiding long wire runs to the ground pin minimizes load regulation effects and inductive voltages created by the high dl/dt switch current. Ground plane techniques should also be used and will help keep EMI to a minimum. Grounding techniques are illustrated in the Typical Applications section.

## Ground (LT1105)

The ground pin of the LT1105 is important because it acts as the negative sense point for the internal error amplifier feedback signal and as the negative sense point for the current limit amplifier. The LT1105 8-pin MiniDIP has pin 1 as its ground. The LT1105 14-pin DIP has pin 1 and pin 7 as grounds and mustbetied together for proper operation.
To avoid degradation of load regulation, the feedback resistor divider should be directly connected to the package ground pin. These ground connections should not be mixed with high current carrying ground return paths. The length of the switch current ground path should be as short as possible to the input supply bypass capacitor and low resistance forbest performance. This will help minimize voltage spikes associated with the high dl/dt switch current.
Avoiding long wire runs to the ground pin minimizes load regulation effects and inductive voltages created by the high dl/dt switch current. Ground plane techniques should also be used and will help keep EMI to a minimum. Grounding techniques are illustrated in the Typical Applications section.

## Oscillator

The oscillator of the LT1103/LT1105 is a linear ramp type powered from the internal 6 V bias line. The charging currents and voltage thresholds are generated internally so that only one external capacitor is required to set the frequency. The $150 \mu \mathrm{~A}$ pullup current, which is on all the time, sets the preset maximum on-time of the switch and

## APPLICATIONS IOFORMATION

the $450 \mu \mathrm{~A}$ pulldown current which is turned on and off, sets the dead time. The threshold voltages are typically 2 V and 4.5 V , so for a 400 pF capacitor the ramp-up time of the voltage on the OSC pin is $6.67 \mu$ s and the ramp-down time is $3.3 \mu \mathrm{~s}$, resulting in an operating frequency of 100 kHz . Although the oscillator, as well as the rest of the switching regulator, will function at higher frequencies, 200 kHz is the practical upper limit that will allow control range for line and load regulation. The lowest operating frequency is limited by the sampling error amplifier to about 10 kHz .
The frequency temperature coefficient is typically - $80 \mathrm{ppm} /$ ${ }^{\circ} \mathrm{C}$ with a good low T.C. capacitor. This means that with a low temperature coefficient capacitor, the temperature coefficient of the currents and the temperature coefficient of the thresholds sum to $-80 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ over the commercial temperature range. Bowing in the temperature coefficient of the currents affects the frequency about $\pm 3 \%$ at the extremes of the military temperature range. The capacitor type chosen will have a direct effect on the frequency tempco.
Maximum duty cycle is set internally by the pullup and pulldown currents, independent of frequency. It can be adjusted externally by modifying the fixed pullup current with an additional resistor. In practice, one resistor from the OSC pin to the 5V reference or to ground does the job. Note that the capacitor value must change to maintain the same frequency. For example, a 24 k resistor from 5 V to OSC and a 440pF capacitor from OSC to ground will yield 100 kHz with $50 \%$ maximum duty cycle. A 56 kresistor and a 280pF capacitor from OSC to ground will yield 100 kHz with $80 \%$ maximum duty cycle.
The oscillator can be synchronized to an external clock by coupling a sync pulse into the OSC pin. The width of this pulse should be a minimum of 500 ns . The oscillator can only be synchronized up in frequency and the synchronizing frequency must be greater than the maximum possible unsynchronized frequency (for the chosen oscillator capacitor value). The amplitude of the sync pulse must be chosen so that the sum of the oscillator voltage amplitude plus the sync pulse amplitude does not exceed the 6 V bias reference. Otherwise, the oscillator pullup current source will saturate and erroneous operation will result. If the

LT1103/LT1105 is positioned on the primary side of the transformerand the external clock on the isolated secondary output side, the sync signal must be coupled into the OSC pin using a pulse transformer. The pulse transformer must meet all safety/isolation requirements as it also crosses the isolation boundary. An example of externally synchronizing the oscillator is shown in the Typical Applications section.

## Gate Biasing (LT1103)

The LT1103 is designed to drive an external power MOSFET in the common-gate or cascode connection with the $\mathrm{V}_{S W}$ pin. The advantage is that the switch current can be sensed internally, eliminating a low-value, power sense resistor. The gate needs to be biased at a voltage high enough to guarantee that the FET is saturated when the open-collector source drive is on. This means 10 V as specified in FET data sheets, plus 1V for the typical switch saturation voltage, plus a couple of volts for temperature variations and processing tolerances. This leads to 15 V for a practical gate bias voltage.
Power MOSFETs are well suited to switching power supplies because theirhigh speed switching characteristics promote high switching efficiency. To achieve high switching speed, the gate capacitance must be charged and discharged quickly with high peak currents. In particular, the turn-off current can be as high as the peak switch current. The switching speed is controlled by the impedance seen by the gate capacitance. Practically speaking, zero impedance is not desirable because of the high frequency noise spikes introduced to the system. The gate bias should be bypassed with a $1 \mu \mathrm{~F}$ low ESR capacitor to ground and should have a $5 \Omega$ resistor or larger in series with the gate to define the source impedance.
The LT1103 provides a 15 V output intended for biasing the gate of the MOSFET. It will source 30 mA into a capacitive load with no stability problems. The voltage temperature coefficient is $+3 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. If $\mathrm{V}_{\text {IN }}$ drops below 17 V , the 15 V output follows about 2.0 V below $\mathrm{V}_{\text {IN }}$ until the part shuts down. If the 15 V output is pulled above 17.5 V , it will sink 5 mA .

## APPLICATIONS INFORMATION

A special circuit in the LT1103 senses the voltage at $V_{\text {SW }}$ prior to turning on the switch. $V_{S W}$ is tied to the source of the FET and should represent the bias voltage on the gate when the switch is off. When the switch first turns off, the drain flies back until it is clamped by a snubber network. The source also flies high due to parasitic capacitive coupling on the FET and parasitic inductance of the leads. An extra diode from the source to the gate or $V_{I N}$ will provide insurance against fault conditions that might otherwise damage the FET. The diode clamps the source to one diode drop above the gate or $\mathrm{V}_{\mathrm{IN}}$, thereby limiting the gate-source reverse bias. Once the energy in the leakage inductance spike is dissipated and the primary is being regulated to its flyback voltage, the diode shuts off. The source is then floating and its voltage will be close to the gate voltage. If the sensed voltage on $\mathrm{V}_{\mathrm{Sw}}$ is less than 10 V or greater than 20 V , the circuit prevents the switch from turning on. This protects the FET from dissipating high power in a non-saturated state or from excessive gate-source voltage. The oscillator continues to run and the net effect is to skip switching cycles until the gate bias voltage is corrected. One consequence of the gate bias detection circuit is that the startup window is 6 V if the gate is biased from $\mathrm{V}_{I N}$ and to 4 V if the gate is biased from the 15 V output. This influences the size of the bypass capacitor on $\mathrm{V}_{\mathrm{IN}}$.

## $V_{\text {SW }}$ Output (LT1103)

The $V_{S W}$ pin of the LT1103 is the collector of an internal NPN power switch. This NPN has a typical on resistance of $0.4 \Omega$ and a typical breakdown voltage ( $\mathrm{BV}_{\mathrm{CBO}}$ ) of 75 V . Fast switching times and high efficiency are obtained by using a special driver loop which automatically adapts base drive current to the minimum required to keep the switch in a quasi-saturated state. The key element in the loop is an extra emitter on the output power transistor as seen in the block diagram. This emitter carries no current when the NPN output transistor collector is high (unsaturated). In this condition, the driver circuit can deliver very high base drive to the switch for fast turn-on. When the switch saturates, the extra emitter acts as a collector of an NPN
operating in inverted mode and pulls base current away from the driver. This linear feedback loop serves itself to keep the switch just at the edge of saturation. Very low switch current results in nearly zero driver current and high switch currents automatically increase driver current as necessary. The ratio of switch current to driver current is approximately $30: 1$. This ratio is determined by the sizing of the extra emitter and the value of the current source feeding the driver circuitry. The quasi-saturation state of the switch permits rapid turn-off without the need for reverse base-emitter voltage drive.

## Gate Biasing (LT1105)

The LT1105 is designed to drive an external powerMOSFET in the common-source configuration with the totem-pole output $\mathrm{V}_{\text {SW }}$ pin. The advantage is added switch current flexibility (limited only by the choice of external power FET) and higher output power applications than allowed by LT1103. An external, non-inductive, power sense resistor must be used in series with the source of the FET to detect switch current and must be tied to the input of the current limit amplifier. The gate needs to be biased at a voltage high enough to guarantee that the FET is saturated when the totem-pole gate drive is on. This means 10 V as specified in FET data sheets, plus the totem-pole high side saturation voltage plus a couple of volts for temperature variations and processing tolerances. This leads to 15 V for a practical gate bias voltage.
Power MOSFETs are well suited to switching power supplies because their high speed switching characteristics promote high switching efficiency. To achieve high switching speed, the gate capacitance must be charged and discharged quickly with high peak currents. In particular, the turn-off current can be as high as the peak switch current. The switching speed is controlled by the impedance seen by the gate capacitance. Practically speaking, zero impedance is not desirable because of the high frequency noise spikes introduced to the system. The gate bias supply which drives the totem-pole output stage should be bypassed with a $1 \mu \mathrm{~F}$ low ESR capacitor to ground. This capacitor supplies the energy to charge the gate capacitance during gate drive turn-on. The power MOSFET should have a $5 \Omega$

## APPLICATIONS INFORMATION

resistor or larger in series with its gate from the $V_{S W}$ pin to define the source impedance.
The LT1105 provides a 15 V regulated output intended for driving the totem-pole output stage. It will source 30 mA into a capacitive load with no stability problems. The output voltage temperature coefficient is $+3 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. If $\mathrm{V}_{\text {IN }}$ drops below 17 V , the 15 V output follows about2.0V below $V_{\text {IN }}$ until the part shuts down. If the 15 V output is pulled above 17.5 V , it will sink 5 mA .
A special circuit in the LT1105 senses the voltage at the 15 V regulated output prior to turning on the switch. The 15 V regulator drives the totem-pole output stage and the $V_{\text {SW }}$ pin will pull the gate of the FET very close to the value of the 15 V output when $\mathrm{V}_{\text {Sw }}$ turns on. Therefore, the 15 V output represents what the gate bias voltage on the FET will be when the FET is turned on. If the sensed voltage on the 15 V output is less than 10 V or greater than 20 V , the circuit prevents the switch from turning on. This protects the FET from dissipating high power in a non-saturated state or from excessive gate-source voltage. The oscillator continues to run and the net effect is to skip switching cycles until the gate bias voltage is corrected. One consequence of the gate bias detection circuit is that the startup window is 4 V . This influences the size of the bypass capacitor on $\mathrm{V}_{\mathrm{IN}}$.

## $V_{\text {SW }}$ Output (LT1105)

The $V_{\text {SW }}$ pin of the LT1105 is the output of a 1 A totem-pole driver stage. This output stage turns an external power MOSFET on by pulling its gate high. Break-Before-Make action of 200 ns is built into each switch edge to eliminate cross-conduction currents. Fast switching times and high efficiency are obtained by using a low loss output stage and a special driver loop which automatically adapts base drive current to the totem-pole low-side drive. The key element in the loop is an extra emitter on the output pulldown transistor as seen in the block diagram. This emitter carries no current when the low-side transistor collector is high (unsaturated). In this condition, the driver can deliver very high base drive to the output transistor for fast turn-off. When the low-side transistor saturates, the extra emitter acts as a collector of an NPN operating in inverted
mode and pulls base current away from the driver. This linear feedback loop serves itself to keep the switch just at the edge of saturation. This results in nearly zero driver current. The quasi-saturation state of the low-side switch permits rapid turn-on of the external FET when $\mathrm{V}_{S W}$ pulls high.

## Fully-Isolated Flyback Mode

A unique sampling error amplifier included in the control loop of the LT1103/LT1105 eliminates the need for an opto-isolator while providing $\pm 1 \%$ line and load regulation in a magnetic flux-sensed flyback converter. In this mode, the flyback voltage on the primary during "switch off" time is sensed and regulated. It is difficult to derive a feedback signal directly from the primary flyback voltage as this voltage is typically several hundred volts. A dedicated winding is not required because the bias winding for the regulator lends itself to flux-sensing. Flux-sensing made practical simplifies the design of offline power supplies by minimizing the total number of external components and reduces the components which must cross the isolation barrier to one, the transformer. This inherently implies greater safety and reliability. The transformer must be optimized for coupling between the bias winding and the secondary outputwinding(s) while maintaining the required isolation and minimizing the parasitic leakage inductances.
Although magnetic flux-sensing has been used in the past, the technique has exhibited poor output voltage regulation due to the parasitics present in a transformer-coupled design. Transformers which provide the safety and isolation as required by various international safety/regulatory agencies also provide the poorest output voltage regulation. Solutions to these parasitic elements have been achieved with the novel sampling error amplifier of the LT1103/ LT1105. A brief review of flyback converter operation and the problems which create a poorly regulated output will provide insight on how the sampling error amplifier of the LT1103/LT1105 addresses the regulation issue of magnetic flux-sensed converters.
The following figure shows a simplified diagram of a flyback converter using magnetic flux-sensing. The major parasitic elements present in the transformer-coupled

## APPLICATIONS INFORMATION

design are indicated. The relationships between the primary voltage, the secondary voltage, the bias voltage and the winding currents are indicated in the figures found on the following page for both continuous and discontinuous modes of operation.

Simplified Flyback Converter


When the switch "turns on," the primary winding sees the input voltage and the secondary and bias windings go to negative voltages as a function of the turns ratio. Current builds in the primary winding as the transformer stores energy. When the switch "turns off," the voltage across the switch flies back to a clamp level as defined by a snubber network until the energy in the leakage inductance of the primary dissipates. Leakage inductance is one of the main parasitic elements in a flux-sensed converter and is modeled as an inductor in series with the primary and secondary of the transformer. These parasitic inductances contribute to changes in the bias winding voltage and thus the output voltage with increasing load current.

The energy stored in the transformer transfers through the secondary and bias windings during "switch off" time. Ideally, the voltage across the bias winding is set by the DC output voltage, the forward voltage of the output diode, and the turns ratio of the transformer after the energy in the leakage inductance spike of the primary is dissipated.

This relationship holds until the energy in the transformer drops to zero (discontinuous mode) or the switch turns on again (continuous mode). Either case results in the volt-
age across the secondary and bias windings decreasing to zero or changing polarity. Therefore, the voltage on the bias winding is only valid as a representation of the output voltage while the secondary is delivering current.
Although the bias winding flyback voltage is a representation of the output voltage, its voltage is not constant. For a brief period following the leakage inductance spike, the bias winding flyback voltage decreases due to nonlinearities and parasitics present in the transformer. Following this nonlinear behavior is a period where the bias winding flyback voltage decreases linearly. This behavior is easily explained. Current flow in the secondary decreases linearly at a rate determined by the voltage across the secondary and the inductance of the secondary. The parasitic secondary leakage inductance appears as an impedance in series with the secondary winding. In addition, parasitic resistances exist in the secondary winding, the output diode and the output capacitor. These impedances can be combined to form a lumped sum equivalent and which cause a voltage drop as secondary current flows. This voltage drop is coupled from the secondary to the bias winding flyback voltage and becomes more significant as the output is loaded more heavily. This voltage drop is largest at the beginning of "switch off" time and smallest just prior to either all transformer energy being depleted or the switch turning on again.
The best representation of the output voltage is just prior to either all transformer energy being used up and the bias winding voltage collapsing to zero or just prior to the switch turning on again and the bias winding going negative. This point in time also represents the smallest forward voltage for the output diode. It is possible to redefine the relationship between the secondary winding voltage and the bias winding voltage as:

where Vf is the forward voltage of the output diode, I is the current flowing in the secondary, $R_{p}$ is the lumped sum equivalent secondary parasitic impedance and N1 is thetransformer turns ratio from the secondary to the bias winding. It is apparent that even though the above point in

## APPLICATIONS INFORMATION

Flyback Waveform for Continuous Mode Operation


SECONDARY WINDING VOLTAGE
$\left[\mathrm{V}_{\text {OUT }}+\mathrm{Vf}^{+}+\left(\mathrm{I}_{\mathrm{SEC}} \cdot \mathrm{R}_{\mathrm{P}}\right)\right]$
OV
ZERO VOLTS ACROSS SECONDARY



Flyback Waveform for Discontinuous Mode Operation


## APPLICATIONS INFORMATION

time is the most accurate representation of the output voltage, the answer given by the bias winding voltage is still off from the "true" answer by the amount $1 \bullet \mathrm{R}_{\mathrm{p}} / \mathrm{N} 1$.

The sampling error amplifier of the LT1103/LT1105 provides solutions to the errors associated with the bias winding flyback voltage. The error amplifier is comprised of a leakage inductance spike blanking circuit, a slew rate limited tracking amplifier, a level detector, a sample and hold, an output gm stage and load regulation compensation circuitry. This all seems complicated at first glance, but its operation is straightforward and transparent to the user of the IC. When viewed from a system or block level, the sampling error amplifier behaves like a simple transconductance amplifier. Here's how it works.
The sampling error amplifier takes advantage of the fact that the voltage across the bias winding during at least a portion of switch-off time is proportional to the DC output voltage of the secondary winding. The feedback network used to sense the bias winding voltage is no longer comprised of a traditional peak detector in conjunction with a resistor divider network. The feedback network consists of a diode in series with the bias winding feeding the resistor divider network directly. The resultant error signal is then fed into the input of the error amplifier. The purpose of the diode in series with the bias winding is now not to peak detect, but to prevent the FB pin (input of the error amplifier) from being pulled negative and forward biasing the substrate of the IC when the bias winding changes polarity with "switch turn-on."

The primary winding leakage inductance spike effects are first eliminated with an internal blanking circuit in the LT1103/LT1105 which suppresses the input of the FB pin for $1.5 \mu$ s at the start of "switch off" time. This prevents the primary leakage inductance spike from being propagated through the error amplifier and affecting the regulated output voltage.

With the effects of the leakage inductance spike eliminated, the effects of decreasing bias winding flyback voltage can be addressed. With the traditional diode/ capacitor peak detector circuitry eliminated from the feedback network, the tracking amplifier of the LT1103/LT1105 follows the flyback waveform as it changes with time and
amplifies the difference between the flyback signal and the internal 4.5 V reference. Tracking is maintained until the point in time where the bias winding voltage collapses as a result of all transformer energy being depleted (discontinuous mode) or the switch turning on again (continuous mode). The level detector circuit senses the fact that the bias winding flyback voltage is no longer a representation of the output voltage and activates an internal peak detector. This effectively saves the most accurate representation of the output voltage which is then buffered to the second stage of the error amplifier.

The second stage of the error amplifier consists of a sample and hold. When the switch turns on, the sample and hold samples the buffered error voltage for $1 \mu \mathrm{~s}$ and then holds for the remainder of the switch cycle. This held voltage is then processed by the output gm stage and converted into a control signal at the output of the error amplifier, the $V_{C}$ pin.

The final adjustment in regulation is provided by the load regulation compensation circuitry. As stated earlier, output regulation degrades with increasing load current (output power). The effect is traced to secondary leakage inductance and parasitic secondary winding, diode and output capacitor resistances. Even though the tracking amplifier has obtained the most accurate representation of the output voltage, its answer is still flawed by the amount of the voltage drop across the secondary parasitic lumped sum equivalent impedance which is coupled to the bias winding voltage. This error increases with increasing load current. Therefore, a technique for sensing load current conditions has been added to the LT1103/LT1105. The switch current is proportional to the load current by the turns ratio of the transformer. A small current proportional to switch current is generated in the LT1103/LT1105 and fed back to the FB pin. This allows the input bias current of the sampling error amplifier to be a function of load current. A resistor in series with the FB pin generates a linear increase in the effective reference voltage with increasing load current. This translates to a linear increase in output voltage with increasing load current. By adjusting the value of the series resistor, the slope of the load compensation can be set to cancel the effects of these parasitic voltage drops. The feature can be ignored by

## APPLICATIONS INFORMATION

eliminating the series resistor and lowering the equivalent divider impedance to swamp out the effects of the input bias current.

## Frequency Compensation

In order to prevent a regulator loop using the LT1103/ LT1105 from oscillating, frequency compensation is required. Although the architecture of the LT1103/LT1105 is simple enough to lend itself to a mathematical approach to frequency compensation, the added complication of input/or output filters, unknown capacitor ESR, and gross operating point changes with input voltage and load current variations all suggesta more practical empirical approach. Many hours spent on breadboards have shown that the simplest way to optimize the frequency compensation of the LT1103/LT1105 is to use transient response techniques and an "R-C" box to quickly iterate toward the final compensation network. Additional information on this technique of frequency compensation can be found in Linear Technology's Application Note 19.
In general, frequency compensation is accomplished with an R-C series network on the $V_{C}$ pin. The error amplifier has a Gm (voltage "in" to current "out") of $\approx 12000$ $\mu$ mhos. Voltage gain is determined by multiplying Gm times the total equivalent error amplifier output loading, consisting of the error amplifier output impedance in parallel with the series R-C external frequency compensation network. At DC, the external R-C can be ignored. The output impedance of the error amplifier is typically $100 \mathrm{k} \Omega$ resulting in a voltage gain of $\approx 1200$. At frequencies just above $D C$, the voltage gain is determined by the external compensation, $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$. The gain at mid frequencies is given by:

$$
A_{V}=\frac{G m}{2 \pi \bullet f \cdot C_{C}}
$$

The gain at high frequencies is given by:

$$
A_{V}=G m \cdot R_{C}
$$

Phase shift from the $F B$ pin to the $V_{C}$ pin is $90^{\circ}$ at mid frequencies where the external $\mathrm{C}_{\mathrm{C}}$ is controlling gain, then drops back to $0^{\circ}$ (actually $180^{\circ}$ since FB is an inverting
input) when the reactance of $\mathrm{C}_{C}$ is small compared to $\mathrm{R}_{\mathrm{C}}$. Thus, this R-C series network forms a pole-zero pair. The pole is set by the high impedance output of the error amplifier and the value of $C_{C}$ on the $V_{C}$ pin. The zero is formed by the value of $\mathrm{C}_{\mathrm{C}}$ and the value of $\mathrm{R}_{\mathrm{C}}$ in series with $C_{C}$ on the $V_{C}$ pin. The R-C series network will have capacitor values in the range of $0.1 \mu \mathrm{~F}-1.0 \mu \mathrm{~F}$ and series resistor values in the range of $100 \Omega-1000 \Omega$.

It is noted that the $\mathrm{R}-\mathrm{C}$ network on the $\mathrm{V}_{\mathrm{C}}$ pin forms the main compensation network for the regulator loop. However, ifthe load regulation compensation feature is used as explained in the section on fully-isolated flyback mode, additional frequency compensation components are required. The load regulation compensation feature involves the use of local positive feedback from the $V_{C}$ pin to the FB pin. Thus, it is possible to add enough load regulation compensation to make the loop oscillate. In order to prevent oscillation, it is necessary to roll off this local positive feedback at high frequencies. This is accomplished by placing a capacitor in parallel with the compensation resistor which is in series with the FB pin. A value for this capacitor in the range of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ is recommended. The time constant associated with this $\mathrm{R} /$ C combination will be longer than that associated with the loop bandwidth. Thus, transient response will be affected in that settling time will be increased. However, this is typically not as important as controlling the absolute under or overshoot amplitude of the system in response to load current changes which could cause deleterious system operation.

## Switching Regulator Topologies

Two basic switching regulator topologies are pertinent to the LT1103/LT1105, the flyback and forward converter. The flyback converter employs a transformer to convert one voltage to either a higher or lower output voltage. $V_{\text {OUT }}$ in continuous mode is defined as:

$$
V_{O U T}=V_{I N} \cdot N \cdot \frac{D C}{(1-D C)}
$$

## LT1103/LT1105

## APPLICATIONS IIFORMATION

where N is the transformer turns ratio of secondary to primary and $D C$ is the duty cycle. This formula can be rewritten in terms of duty cycle as:

$$
D C=\frac{V_{\text {OUT }}}{\left(V_{\text {OUT }}+N \cdot V_{\text {IN }}\right)}
$$

It is important to define the full range of input voltage, the range of output loading conditions and the regulation requirements for a design. Duty cycle should be calculated for both minimum and maximum input voltage.

In many applications, N can vary over a wide range without degrading performance. If maximum output power is desired, N can be optimized:

$$
N_{(\text {OPT })}=\frac{V_{\text {OUT }}+V_{f}}{\left(V_{M}-V_{\text {IN(MAX })}-V_{\text {SNUB }}\right)}
$$

where $\mathrm{Vf}=$ Forward voltage of the output diode
$\mathrm{V}_{\mathrm{M}}=$ Maximum switch voltage
$V_{\text {SNUB }}=$ Snubber clamp level - primary flyback voltage.
In the isolated flyback mode, the LT1103/LT1105 sense and regulate the transformer primary voltage $\mathrm{V}_{\text {PRI }}$ during "switch off" time. The secondary output voltage will be regulated if $V_{\text {PRI }}$ is regulated. $V_{\text {PRI }}$ is related to $V_{\text {OUT }}$ by:

$$
V_{P R I}=\frac{\left(V_{O U T}+V f\right)}{N}
$$

This allows duty cycle for an isolated flyback converter to be rewritten as:

$$
D C=\text { Duty Cycle }=\frac{V_{\text {PRI }}}{\left(V_{\text {PRI }}+V_{I N}\right)}
$$

An important transformer parameter to be determined is the primary inductance LPRI. The value of this inductance is a trade-off between core size, regulation requirements, leakage inductance effects and magnetizing current $\Delta \mathrm{l}$. Magnetizing current is the difference between the primary current at the start of "switch on" time and the current at the end of "switch on" time. If maximum output power is needed, a reasonable starting value is found by assigning $\Delta l$ a value of $20 \%$ of the peak switch current ( 2 A for the

LT1103 and set by the external FET rating used with the LT1105). With this design approach, LPRI is defined as:


If maximum output power is not required, then $\Delta l$ can be increased which results in lower primary inductance and smaller magnetics. Maximum output powerwith an isolated flyback converter is defined by the primary flyback voltage and the peak allowed switch current and is limited to:

$$
\mathrm{P}_{\text {OUT(MAX) }}=\frac{\left(V_{\text {PRI }}\right)}{\left(V_{\text {PRI }}+V_{\text {IN }}\right)}\left[V_{\text {IN }}\left(I_{P}-\frac{\Delta I}{2}\right)-(I \mathrm{I})^{2} R\right] E
$$

where $R=$ Total "switch" ON resistance

$$
\begin{aligned}
& I_{p}=\text { Maximum switch current } \\
& E=\text { Overall efficiency } \approx 75 \%
\end{aligned}
$$

Peak primary current is used to determine core size for the transformer and is found from:

$$
I_{\text {PRI }}=\frac{\left(V_{\text {OUT }}\right)\left(I_{\text {OUT }}\right)\left(V_{\text {PRI }}+V_{\text {IN }}\right)}{E\left(V_{\text {PRI }}\right)\left(V_{\text {IN }}\right)}+\frac{\Delta I}{2}
$$

A second consideration on primary inductance is the transition point from continuous mode to discontinuous mode. At light loads, the flyback pulse across the primary will drop to zero before the end of switch "off" time. The load current at which this starts to occur can be calculated from:

$$
\mathrm{I}_{\text {OUT(TRANSITION) }}=\frac{\left(\mathrm{V}_{\text {PRI }} \cdot V_{\text {II }}\right)^{2}}{\left(\mathrm{~V}_{\text {PRI }}+V_{I N}\right)^{2}\left(2 \mathrm{~V}_{\text {OUT }}\right)(\mathrm{f})\left(\mathrm{L}_{\text {PRI }}\right)}
$$

The forward converter as shown below is another transformer-based topology that converts one voltage to either a higher or a lower voltage.
$V_{\text {OUT }}$ in continuous mode is defined as:

$$
V_{O U T}=V_{I N} \cdot N \cdot D C
$$

## APPLICATIONS INFORMATION

## Simplified Forward Converter



The secondary voltage charges up L1 through D1 when S1 is on. When S1 is off, energy in L1 is transferred through free-wheeling diode D2 to C1. The extra transformer winding and diode D3 are needed in a single switch forward converter to define the switch voltage when S 1 is off. This "reset" winding limits the maximum duty cycle
allowed for the switch. This topology trades off reduced transformer size for increased complexity and parts count. A separate isolated feedback path is required for full isolation from input to output because voltages on the primary are no longer related to the DC output voltage during switch off time.

The isolated feedback path can take several forms. A second transformer in a modulator/demodulator scheme provides the isolation, but with significant complexity. An opto-isolator can be substituted for the transformer with a savings in volume to be traded off with component variations and possible aging problems with the optoisolator transfer function. Finally, an extra winding closely coupled to the output inductor L1 can sense the flux in this element and give a representation of the output voltage when S 1 is off.

## TYPICAL APPLICATIONS

LT1103 FET Connection


LT1105 FET Connection


Setting Overvoltage Lockout


CHOOSE OVLOTH
LET R1 $=5 k$
$R 2=\left(\frac{O V L 0 T H}{2.5 \mathrm{~V}}-1\right) \mathrm{R} 1$

## LT1103/LT1105

## TYPICAL APPLICATIONS

Decreasing Oscillator Maximum Duty Cycle


CHOOSE $0 \leq D C \leq 0.66$

$$
\begin{aligned}
\text { SOLVE FOR } X & \Rightarrow X=\frac{(6-9 D C)}{2} \\
0 & \leq X \leq 3
\end{aligned}
$$

$$
\Rightarrow I 1=X \cdot 1=X \cdot 100 \mu A
$$

$$
\Rightarrow R=\frac{1.75 \mathrm{~V}}{11}
$$

$$
C_{O S C}=\frac{100 \mu \mathrm{~A}}{(2.5 \mathrm{~V})\left(\mathrm{F}_{O S C}\right)} \cdot\left[1+\frac{\left(3 \mathrm{X}-2 \mathrm{X}^{2}\right)}{9}\right]
$$

Increasing Oscillator Maximum Duty Cycle


CHOOSE $0.66 \leq D C \leq 1.0$
SOLVE FOR $X \Rightarrow X=\frac{(9 D C-6)}{2}$ $0 \leq X \leq 1.5$
$\Rightarrow I 1=X \cdot I=X \cdot 100 \mu A$
$\Rightarrow R=\frac{3.25 \mathrm{~V}}{11}$
$C_{O S C}=\frac{100 \mu \mathrm{~A}}{(2.5 \mathrm{~V})\left(F_{O S C}\right)} \cdot\left[1-\frac{\left(3 \mathrm{X}+2 \mathrm{X}^{2}\right)}{9}\right]$

Synchronizing Oscillator Frequency to an External Clock


## TYPICAL APPLICATIONS

LT1103 Ground Connections


1105 Ground Connections


Minimum Parts Count Fully-Isolated Flyback 100kHz 50W Converter


# Micropower Low Cost 

 DC-to-DC ConverterFixed 5V, 12V

## feAtures

- Uses Off-the-Shelf Inductors
- Only $33 \mu \mathrm{H}$ Inductor Required
- Low Cost
- 3-Lead T0-92, S08, or 8-Pin DIP
- Fixed 5V or 12V Output
- 120 kHz Oscillator
- Only Three External Components Required
- $320 \mu \mathrm{~A} \mathrm{l}_{\mathrm{Q}}$
- 1.6V Minimum Start-Up Voltage
- Logic Controlled Shutdown


## APPLICATIONS

- Flash Memory Vpp Generators
- 3 V to 5 V Converters
- 5 V to 12 V Converters
- Disk Drives
- PC Plug-In Cards
- Peripherals
- Battery Powered Equipment


## DESCRIPTION

The LT1109-5 and LT1109-12 are simple step-up DC-DC converters. Available in 3-lead TO-92, 8-pin SO or miniDIP packages, the devices require only three external components to construct a complete DC-DC converter. Current drain is just $320 \mu A$ at no load, making the device ideal for cost-sensitive applications where standby current must be kept to a minimum.
The LT1109-5 can deliver 5 V at 100 mA from a 3 V input and the LT1109-12 can deliver 12 V at 60 mA from a 5 V input. The 8 -pin versions also feature a logic controlled SHUTDOWN pin that turns off the oscillator when taken low. The gated-oscillator design requires no frequency compensation components. The high frequency 120 kHz oscillator permits the use of small surface mount inductors and capacitors. For a 5 V to 12 V at 120 mA converter, see the LT1109A.

## TYPICAL APPLICATION

All Surface Mount
Flash Memory Vpp Generator


* 8-PIN PACKAGE ONLY
$\dagger$ L1 = SUMIDA CD54-330LC ( $\left.I_{\text {OUT }}=80 \mathrm{~mA}\right)$
MURATA-ERIE LQH4N330K (I IOUT $=50 \mathrm{~mA}$ )
ISI LCS2414-330K (I ${ }_{\text {OUT }}=50 \mathrm{~mA}$ )
**C1 = MATSU0 267M1602226 OR EQUIVALENT

Output Current


Flash Memory Program Output


## ABSOLUTE MAXIMUM RATInGS

(Voltages Referred to GND Pin)
Supply Voltage (VOUT) -0.4 to 20 V
SW Pin Voltage -0.4 to 50 V
SHUTDOWN Pin Voltage ................................................................
Maximum Power Dissipation ............................ 300 mW
Operating Temperature Range .................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) ................. $300^{\circ} \mathrm{C}$
Switch Current. 1.2A

PACKRGE/ORDER Information


ELECTRICAL CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ (LT1109CN8, LT110gCS8), unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | Quiescent Current | Switch Off | $\bullet$ |  | 320 | 550 | $\mu \mathrm{A}$ |
|  | Minimum Start-Up Voltage at $\mathrm{V}_{\text {OUT }}$ Pin (Z Package) |  |  | 1.6 |  |  | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage (N8, S8 Package) |  | $\bullet$ | 3 |  |  | V |
| V OUT | Output Voltage | LT1109-5; 3V $\leq \mathrm{V}_{\text {IN }} \leq 5 \mathrm{~V}$ | $\bullet$ | 4.75 | 5.00 | 5.25 | V |
|  |  | LT1109-12; 3V $\leq \mathrm{V}_{\text {IN }} \leq 12 \mathrm{~V}$ | $\bullet$ | 11.45 | 12.00 | 12.55 |  |
|  | Output Voltage Ripple | LT1109-5 | $\bullet$ |  | 25 | 50 | mV |
|  |  | LT1109-12 | $\bullet$ |  | 60 | 120 |  |
| fosc | Oscillator Frequency |  | $\bullet$ | $\begin{aligned} & 100 \\ & 90 \end{aligned}$ | 120 | $\begin{aligned} & 140 \\ & 150 \end{aligned}$ | kHz |
| $\mathrm{t}_{\mathrm{ON}}$ | Switch ON Time |  | $\bullet$ | $\begin{aligned} & 3.3 \\ & 3.0 \\ & \hline \end{aligned}$ | 4.2 | $\begin{aligned} & 5.3 \\ & 5.5 \\ & \hline \end{aligned}$ | $\mu \mathrm{S}$ |
| DC | Duty Cycle | Full Load | $\bullet$ | 45 | 50 | 60 | \% |
| $V_{\text {CESAT }}$ | Switch Saturation Voltage | $\begin{aligned} & I_{\mathrm{SW}}=500 \mathrm{~mA} \\ & \mathrm{LT1109-5:} \mathrm{~V}_{\mathrm{IN}}=3 \mathrm{~V} ; \mathrm{LT1109-12:} \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.4 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 0.8 \\ & \hline \end{aligned}$ | V |
|  | Switch Leakage Current | $\mathrm{V}_{S W}=12 \mathrm{~V}$ |  |  | 1 | 10 | $\mu \mathrm{A}$ |

4-239

ELECARMFL CHARFCERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{I}}=3 \mathrm{~V}$ (LT1109CN8, LT1109CS8), unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {H }}$ | SHUTDOWN Pin High | N8, S8 Package | $\bullet$ | 2.0 |  | V |
| $\mathrm{V}_{\text {IL }}$ | SHUTDOWN Pin Low | N8, S8 Package | $\bullet$ |  | 0.8 | V |
| $\underline{\text { IH }}$ | SHUTDOWN Pin Input Current | N8, S8 Package, $\mathrm{V}_{\text {SHUTDOWN }}=4 \mathrm{~V}$ | $\bullet$ |  | 10 | $\mu \mathrm{A}$ |
| L |  | N8, S8 Package, $\mathrm{V}_{\text {SHUTDOWN }}=0 \mathrm{~V}$ | $\bullet$ |  | 20 | $\mu \mathrm{A}$ |

The denotes the specifications which apply over the full operating temperature range.

## TYPICAL PERFORMANCE CHARACTERISTICS








## TYPICAL PERFORMARCE CHARACTERISTICS





## BLOCK DIAGRAMS



LT1109-5, -12 N8, S8 Package


LT1109. TA03

## LTI109Z OPGRATION

The LT1109Z-5 and LT1109Z-12 are fixed output voltage step-up DC-to-DC converters in a 3-pin T0-92 package. Power for internal regulator circuitry is taken from the Vout pin, a technique known as "bootstrapping." Circuit operation can be best understood by referring to the block diagram. $V_{\text {OUT }}$, attenuated by $R 1$ and $R 2$, is applied to the negative input of comparator A1. When this voltage falls below the 1.25 V reference voltage, the oscillator is turned on and the power switch Q1 cycles at the oscillator
frequency of 120 kHz . Switch cycling alternately builds current in the inductor, then dumps it into the output capacitor, increasing the output voltage. When A1's negative input rises above 1.25 V , it turns off the oscillator. A small amount of hysteresis in A1 obviates the need for frequency compensation circuitry. When Q1 is off, current into the Vout pin drops to just $320 \mu \mathrm{~A}$. Quiescent current from the battery will be higher because the device operates off the stepped-up voltage.

## LTI109 S8 And 08 OPERATION

The 8-pin versions of the LT1109 have separate pins for $V_{I N}$ and SENSE and also have a SHUTDOWN pin. Separating the device $\mathrm{V}_{\text {IN }}$ pin from the SENSE pin allows the device to be powered from the (lower) input voltage rather than the (higher) output voltage. Although quiescent current remains constant, quiescent power will be reduced by
using the 8-pin version since the quiescent current flows from a lower voltage source. The SHUTDOWN pin disables the oscillator when taken to a logic " 0 ." If left floating or tied high, the converter operates normally. With SHUT$\overline{\text { DOWN }}$ low, quiescent current remains at $320 \mu \mathrm{~A}$.

## APPLICATIONS INFORMATION

## Inductor Selection

A DC-DC converter operates by storing energy as magnetic flux in an inductor core, and then switching this energy into the load. To operate as an efficient energy transfer element, the inductor must fulfill three requirements. First, the inductance must be low enough for the inductor to store adequate energy under the worst case condition of minimum input voltage and switch ON time. The inductance must also be high enough so that maximum current ratings of the LT1109 and inductor are not exceeded at the other worst case condition of maximum input voltage and ON time. Additionally, the inductor core must be able to store the required flux; i.e., it must not saturate. At power levels generally encountered with LT1109 designs, small ferrite surface-mount inductors will function well. Lastly, the inductor must have sufficiently low DC resistance so that excessive power is not lost as heat in the windings. Look for DCR values in the inductors' specification tables; values under $0.5 \Omega$ will give best efficiency. An additional consideration is ElectroMagnetic Interference (EMI). Toroid and pot core type inductors are recommended in applications where EMI must be kept to a minimum; for example, where there are sensitive analog circuitry or transducers nearby. Rod core types are aless expensive choice where EMl is nota problem.

Specifying a proper inductor for an application requires first establishing minimum and maximum input voltage, output voltage, and output current. In a step-up converter, the inductive events add to the input voltage to produce the output voltage. Power required from the inductor is determined by

$$
\begin{equation*}
P_{L}=\left(V_{\text {OUT }}+V_{D}-V_{I N}\right)\left(I_{\text {OUT }}\right) \tag{01}
\end{equation*}
$$

where $V_{D}$ is the diode drop ( 0.5 V for a 1 N 5818 Schottky). Energy required by the inductor per cycle must be equal or greater than

$$
\begin{equation*}
\frac{\mathrm{P}_{\mathrm{L}}}{\mathrm{~F}_{\text {OSC }}} \tag{02}
\end{equation*}
$$

in order for the converter to regulate the output.
When the switch is closed, current in the inductor builds according to

$$
\begin{equation*}
L_{L}(t)=\frac{V_{N N}}{R^{\prime}}\left(1-e^{\frac{-R^{\prime} t}{L}}\right) \tag{03}
\end{equation*}
$$

where $R^{\prime}$ is the sum of the switch equivalent resistance ( 0.8 typical at $25^{\circ} \mathrm{C}$ ) and the inductor DC resistance. When the drop across the switch is small compared to $\mathrm{V}_{\mathbf{I N}}$, the simple lossless equation

$$
\begin{equation*}
L_{L}(t)=\frac{V_{i N}}{L} t \tag{04}
\end{equation*}
$$

can be used. These equations assume that at $t=0$, inductor current is zero. This situation is called "discontinuous mode operation" in switching regulator parlance. Setting "t" to the switch ON time from the LT1109 specification table (typically $4.2 \mu \mathrm{~s}$ ) will yield I IPEAK for a specific " $L$ " and $V_{I N}$. Once $I_{\text {PEAK }}$ is known, energy in the inductor at the end of the switch ON time can be calculated as

$$
\begin{equation*}
\mathrm{E}_{\mathrm{L}}=\frac{1}{2} \mathrm{LI}_{\text {PEAK }}^{2} \tag{05}
\end{equation*}
$$

$\mathrm{E}_{\mathrm{L}}$ must be greater than $\mathrm{P}_{\mathrm{L}} / \mathrm{F}_{\text {OSC }}$ for the converter to deliver the required power. For best efficiency IPEAK should be

## APPLICATIONS INFORMATION

kept to 600 mA or less. Higher switch currents will cause excessive drop across the switch resulting in reduced efficiency. In general, switch current should be held to as low a value as possible in order to keep switch, diode and inductor losses at a minimum.

As an example, suppose 12 V at 60 mA is to be generated from a 4.5 V input. Recalling Equation 01,

$$
\begin{equation*}
P_{\mathrm{L}}=(12 \mathrm{~V}+0.5 \mathrm{~V}-4.5 \mathrm{~V})(60 \mathrm{~mA})=480 \mathrm{~mW} . \tag{06}
\end{equation*}
$$

Energy required from the inductor is

$$
\begin{equation*}
\frac{\mathrm{P}_{\mathrm{L}}}{\mathrm{~F}_{\mathrm{OSC}}}=\frac{480 \mathrm{~mW}}{120 \mathrm{kHz}}=4.0 \mu \mathrm{~J} . \tag{07}
\end{equation*}
$$

Picking an inductor value of $33 \mu \mathrm{H}$ with $0.2 \Omega$ DCR results in a peak switch current of

$$
\begin{equation*}
\mathrm{I}_{\text {PEAK }}=\frac{4.5 \mathrm{~V}}{1.0 \Omega}\left(1-\mathrm{e}^{\frac{-1.0 \bullet 4.2 \mu \mathrm{~s}}{33 \mu \mathrm{H}}}\right)=538 \mathrm{~mA} \tag{08}
\end{equation*}
$$

Substituting IPEAK into Equation 03 results in

$$
\begin{equation*}
\mathrm{E}_{\mathrm{L}}=\frac{1}{2}(33 \mu \mathrm{H})(0.538 \mathrm{~A})^{2}=4.77 \mu \mathrm{~J} . \tag{09}
\end{equation*}
$$

Since $4.77 \mu \mathrm{~J}>4 \mu \mathrm{~J}$ the $33 \mu \mathrm{H}$ inductor will work. This trial-and-error approach can be used to select the optimum inductor. Keep in mind the switch current maximum rating of 1.2 A . If the calculated peak current exceeds this, the input voltage must be increased or the load decreased.

## Capacitor Selection

The output capacitor should be chosen on the basis of its equivalent series resistance (ESR). Surface-mount tantalum electrolytics can be used provided the ESR value is sufficiently low. An ESR of $0.1 \Omega$ will result in a 50 mV step at the output of the converter when the peak inductor current is 500 mA . Physically larger capacitors have lower ESR.

## Diode Selection

Speed, forward drop, and leakage current are the three main considerations in selecting a catch diode for LT1109 converters. General purpose rectifiers such as the 1N4001
are unsuitable for use in any switching regulator application. Although they are rated at 1 A , the switching time of a 1 N 4001 is in the $10 \mu \mathrm{~s}-50 \mu \mathrm{~s}$ range. At best, efficiency will be severely compromised when these diodes are used; at worst, the circuit may not work at all. Most LT1109 circuits will be well served by a 1 N 5818 Schottky diode. The combination of 500 mV forward drop at 1 A current, fast turn $O N$ and turn OFF time, and $4 \mu \mathrm{~A}$ to $10 \mu \mathrm{~A}$ leakage current fit nicely with LT1109 requirements. At peak switch currents of 100 mA or less, a 1 N 4148 signal diode may be used. This diode has leakage current in the 1 nA 5 nA range at $25^{\circ} \mathrm{C}$ and lower cost than a 1 N 5818 .
Table 1. Inductor Manufacturers

| MANUFACTURER | PART NUMBERS |
| :--- | :--- |
| Caddell-Burns | 7120 Series |
| 258 East Second Street |  |
| Mineola, NY 11501 |  |
| $516-746-2310$ |  |
| Coiltronics International | Surface Mount |
| 984 S.W. 13th Court | CTX-100 Series |
| Pompano Beach, FL 33069 |  |
| 305-781-8900 |  |
| Toko America Incorporated | Type 8RBS |
| 1250 Feehanville Drive |  |
| Mount Prospect, IL 60056 |  |
| 312-297-0070 |  |
| Sumida Electric Co., Ltd. | CD54 |
| 637 E. Golf Road, Suite 209 | CD105 |
| Arlington Heights, IL 60005 |  |
| 708-956-0666 |  |

Table 2. Capacitor Manufacturers

| MANUFACTURER | PART NUMBERS |
| :--- | :--- |
| Sanyo Video Components | OS-CON Series |
| 1201 Sanyo Avenue |  |
| San Diego, CA 92073 |  |
| $619-661-6322$ |  |
| Matsuo Electronics | 267 Series |
| 2134 Main Street, Suite 200 |  |
| Huntington Beach, CA 92648 |  |
| $714-969-2491$ |  |
| Kemet Electronics Corporation | T491 Series |
| Box 5928 |  |
| Greenville, SC 29606 |  |
| $803-963-6621$ |  |
| Philips Components |  |
| 2001 W. Blue Heron Blvd. |  |
| P.0. Box 10330 |  |
| Riviera Beach, FL 33404 |  |
| 407-881-3200 |  |

## LT1109

## TYPICAL APPLICATIONS

3-Pin Package Flash Memory Vpp Generator


QUIESCENT CURRENT $=0$ IN SHUTDOWN

3V to 12V Converter


3V to 5 V Converter


3V to 5V Converter with Shutdown


## features

- Operates at Supply Voltages From 1.0V to 30V
- Works in Step-Up or Step-Down Mode
- Only Three External Off-the-Shelf Components Required
- Low-Battery Detector Comparator On-Chip
- User-Adjustable Current Limit
- Internal 1A Power Switch
- Fixed or Adjustable Output Voltage Versions
- Space-Saving 8-Pin MiniDIP or S8 Package


## APPLICATIONS

- Pagers
- Cameras
- Single-Cell to 5V Converters
- Battery Backup Supplies
- Laptop and Palmtop Computers
- CellularTelephones
- Portable Instruments
- Laser Diode Drivers
- Hand-Held Inventory Computers


## DESCRIPTION

The LT1110 is a versatile micropower DC-DC converter. The device requires only three external components to deliver a fixed output of 5 V or 12 V . The very low minimum supply voltage of 1.0 V allows the use of the LT1110 in applications where the primary power source is a single cell. An on-chip auxiliary gain block can function as a low battery detector or linear post regulator.

The 70 kHz oscillator allows the use of surface mount inductors and capacitors in many applications. Quiescent current is just $300 \mu \mathrm{~A}$, making the device ideal in remote or battery powered applications where current consumption must be kept to a minimum.

The device can easily be configured as a step-up or step-down converter, although for most step-down applications or input sources greater than 3V, the LT1111 is recommended. Switch current limiting is user-adjustable by adding a single external resistor. Unique reverse battery protection circuitry limits reverse current to safe, nondestructive levels at reverse supply voltages up to 1.6 V .

## TYPICAL APPLICATION




## ABSOLUTE MAXIMUM RATINGS

Supply Voltage, Step-Up Mode ................................ 15V
Supply Voltage, Step-Down Mode ...........................36V
SW1 Pin Voltage ....................................................50V
SW2 Pin Voltage ....................................... -0.5 V to $\mathrm{V}_{\mathrm{IN}}$
Feedback Pin Voltage (LT1110) ..............................5.5V
Switch Current.......................................................1.5A
Maximum Power Dissipation ............................ 500 mW
Operating Temperature Range .................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) ................. $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  |  | ORDER PART NUMBER |
| :---: | :---: | :---: |
|  |  | LT1110CN8 <br> LT1110CN8-5 <br> LT1110CN8-12 |
|  |  |  |
|  | 8  <br> 8 fb (SENSE)  <br> 7 set <br> 6 AO  <br> 5 GND | LT1110CS8 <br> LT1110CS8-5 <br> LT1110CS8-12 |
|  |  | S8 PART MARKING |
| S8 PACKAGE <br> 8-LEAD PLASTIC SOIC <br> LTi110. |  |  |
| * FIXED versions |  | 11012 |

ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} C, V_{I N}=1.5 \mathrm{~V}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{0}$ | Quiescent Current | Switch Off | $\bullet$ |  | 300 |  | $\mu \mathrm{A}$ |
| VIN | Input Voltage | Step-Up Mode | $\bullet$ | $\begin{aligned} & 1.15 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \hline 12.6 \\ & 12.6 \end{aligned}$ | V |
|  |  | Step-Down Mode | $\bullet$ |  |  | 30 | V |
|  | Comparator Trip Point Voltage | LT1110 (Note 1) | $\bullet$ | 210 | 220 | 230 | mV |
| $V_{\text {OUT }}$ | Output Sense Voltage | LT1110-5 (Note 2) | $\bullet$ | 4.75 | 5.00 | 5.25 | V |
|  |  | LT1110-12 (Note 2) | $\bullet$ | 11.4 | 12.00 | 12.6 | V |
|  | Comparator Hysteresis | LT1110 | $\bullet$ |  | 4 | 8 | mV |
|  | Output Hysteresis | LT1110-5 | $\bullet$ |  | 90 | 180 | mV |
|  |  | LT1110-12 | $\bullet$ |  | 200 | 400 | mV |
| fosc | Oscillator Frequency |  | $\bullet$ | 52 | 70 | 90 | kHz |
| DC | Duty Cycle | Full Load ( $\mathrm{V}_{\text {FB }}<\mathrm{V}_{\text {REF }}$ ) | $\bullet$ | 62 | 69 | 78 | \% |
| ${ }_{\text {ton }}$ | Switch ON Time |  | $\bullet$ | 7.5 | 10 | 12.5 | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {FB }}$ | Feedback Pin Bias Current | LT1110, $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | $\bullet$ |  | 70 | 150 | nA |
| $I_{\text {SET }}$ | Set Pin Bias Current | $\mathrm{V}_{\text {SET }}=\mathrm{V}_{\text {REF }}$ | $\bullet$ |  | 100 | 300 | nA |
| $\mathrm{V}_{\text {AO }}$ | AO Output Low | $\mathrm{I}_{\text {AO }}=-300 \mu \mathrm{~A}, \mathrm{~V}_{\text {SET }}=150 \mathrm{mV}$ | $\bullet$ |  | 0.15 | 0.4 | V |
|  | Reference Line Regulation | $1.0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 1.5 \mathrm{~V}$ | $\bullet$ |  | 0.35 | 1.0 | \% $N$ |
|  |  | $1.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 12 \mathrm{~V}$ | $\bullet$ |  | 0.05 | 0.1 | \% $N$ |

## ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{v}_{I N}=1.5 \mathrm{~V}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CESAT }}$ | Switch Saturation Voltage Step-Up Mode | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}, \mathrm{I}_{\text {SW }}=400 \mathrm{~mA}$ | $\bullet$ |  | 300 | $\begin{aligned} & 400 \\ & 600 \end{aligned}$ | mV mV |
|  |  | $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=500 \mathrm{~mA}$ |  |  | 400 | 550 | mV |
|  |  |  | - |  |  | 750 | mV |
|  |  | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  |  | 700 | 1000 | mV |
| $A_{V}$ | A2 Error Amp Gain | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ (Note 3) | $\bullet$ | 1000 | 5000 |  | VN |
| $\mathrm{I}_{\text {REV }}$ | Reverse Battery Current | (Note 4) |  |  | 750 |  | mA |
| ILIM | Current Limit | $220 \Omega$ Between ILIM and VIN |  |  | 400 |  | mA |
|  | Current Limit Temperature Coefficient |  |  |  | -0.3 |  | $\% /{ }^{\circ} \mathrm{C}$ |
| LEAK | Switch OFF Leakage Current | Measured at SW1 Pin |  |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {SW2 }}$ | Maximum Excursion Below GND | $\mathrm{I}_{\mathrm{SW} 1} \leq 10 \mu \mathrm{~A}$, Switch Off |  |  | -400 | -350 | mV |

The denotes the specifications which apply over the full operating temperature range.
Note 1: This specification guarantees that both the high and low trip point of the comparator fall within the 210 mV to 230 mV range.
Note 2: This specification guarantees that the output voltage of the fixed versions will always fall within the specified range. The waveform at the sense pin will exhibit a sawtooth shape due to the comparator hysteresis.

Note 3: $100 \mathrm{k} \Omega$ resistor connected between a 5 V source and the AO pin.
Note 4: The LT1110 is guaranteed to withstand continuous application of +1.6 V applied to the GND and SW2 pins while $\mathrm{V}_{\text {IN }}$, $\mathrm{l}_{\mathrm{IIM}}$, and SW1 pins are grounded.

## TYPICAL PGRFORMANCE CHARACTERISTICS



LT1110.TPCO1



## TYPICAL PGRFORMANCE CHARACTERISTICS






Minimum/Maximum Frequency vs


Maximum Switch Current vs

$\mathrm{R}_{\mathrm{LIM}}(\Omega)$

Saturation Voltage



Maximum Switch Current vs RLIM Step-Down

$R_{\text {LIM }}(\Omega)$

## TYPICAL PERFORMANCE CHARACTERISTICS



## PIn functions

$\mathrm{I}_{\text {LIM }}(\operatorname{Pin} 1)$ : Connect this pin to $\mathrm{V}_{\text {IN }}$ for normal use. Where lower current limit is desired, connect a resistor between $\mathrm{l}_{\text {LIM }}$ and $\mathrm{V}_{\text {IN }}$. A $220 \Omega$ resistor will limit the switch current to approximately 400 mA .
$\mathbf{V}_{\mathrm{IN}}$ (Pin 2): Input supply voltage.
SW1 (Pin 3): Collector of power transistor. For step-up mode connect to inductor/diode. For step-down mode connect to $\mathrm{V}_{\mathrm{IN}}$.
SW2 (Pin 4): Emitter of power transistor. For step-up mode connect to ground. For step-down mode connect to inductor/diode. This pin must never be allowed to go more than a Schottky diode drop below ground.

GND (Pin 5): Ground.
AO (Pin 6): Auxiliary Gain Block (GB) output. Open collector, can sink $300 \mu \mathrm{~A}$.

SET (Pin 7): GB input. GB is an op amp with positive input connected to SET pin and negative input connected to 220 mV reference.

FB/SENSE (Pin 8): On the LT1110 (adjustable) this pin goes to the comparator input. On the LT1110-5 and LT1110-12, this pin goes to the internal application resistor that sets output voltage.

## LIIIIO BLOCK DIAGRAM



LTT110 - BDOT

## LTII10 OPERATION

The LT1110 is a gated oscillator switcher. This type architecture has very low supply current because the switch is cycled only when the feedback pin voltage drops below the reference voltage. Circuit operation can best be understood by referring to the LT1110 block diagram above. Comparator A1 compares the FB pin voltage with the 220 mV reference signal. When FB drops below 220 mV , A1 switches on the 70 kHz oscillator. The driver amplifier boosts the signal level to drive the output NPN power switch Q1. An adaptive base drive circuit senses switch current and provides just enough base drive to ensure switch saturation without overdriving the switch, resulting in higher efficiency. The switch cycling action raises the output voltage and FB pin voltage. When the FB voltage is sufficient to trip A1, the oscillator is gated off. A small amount of hysteresis built into A1 ensures loop stability without external frequency compensation. When the comparator is low the oscillator and all high current circuitry is turned off, lowering device quiescent current to just $300 \mu \mathrm{~A}$ for the reference, A 1 and A2.

The oscillator is set internally for $10 \mu \mathrm{~s}$ ON time and $5 \mu \mathrm{~s}$ OFF time, optimizing the device for step-up circuits where $V_{O U T} \approx 3 \mathrm{~V}_{\text {IN }}$, e.g., 1.5 V to 5 V . Other step-up ratios as well as step-down (buck) converters are possible at slight losses in maximum achievable power output.

A2 is a versatile gain block that can serve as a low battery detector, a linear post regulator, or drive an under voltage lockout circuit. The negative input of A2 is internally connected to the 220 mV reference. An external resistor divider from $\mathrm{V}_{\text {IN }}$ to GND provides the trip point for A 2 . The AO output can sink $300 \mu \mathrm{~A}$ (use a 47 k resistor pull up to +5 V ). This line can signal a microcontroller that the battery voltage has dropped below the preset level. To prevent the gain block from operating in its linear region, a $2 \mathrm{M} \Omega$ resistor can be connected from AO to SET. This provides positive feedback.

A resistor connected between the $\mathrm{I}_{\text {LIM }}$ pin and $\mathrm{V}_{\text {IN }}$ adjusts maximum switch current. When the switch current exceeds the set value, the switch is turned off. This feature is especially useful when small inductance values are used with high input voltages. If the internal current limit of 1.5 A is desired, $\mathrm{I}_{\text {LIM }}$ should be tied directly to $\mathrm{V}_{\text {IN }}$. Propagation delay through the current limit circuitry is about 700ns.

In step-up mode, SW2 is connected to ground and SW1 drives the inductor. In step-down mode, SW1 is connected to $\mathrm{V}_{\text {IN }}$ and SW2 drives the inductor. Output voltage is set by the following equation in either step-up or stepdown modes where R1 is connected from FB to GND and $R 2$ is connected from $V_{\text {OUT }}$ to $F B$.

$$
\begin{equation*}
V_{\text {OUT }}=(220 \mathrm{mV})\left(\frac{R 2}{R 1}+1\right) \tag{01}
\end{equation*}
$$

## LTII10-5, -12 BLOCK DIAGRAm



## LTIIIO-5, -12 OPERATION

The LT1110-5 and LT1110-12 fixed output voltage versions have the gain setting resistors on-chip. Only three external components are required to construct a 5 V or 12 V output converter. $16 \mu \mathrm{~A}$ flows through R1 and R2 in the LT1110-5, and $39 \mu \mathrm{~A}$ flows in the LT1110-12. This current represents a load and the converter must cycle from time to time to maintain the proper output voltage. Output ripple, inherently present in gated oscillator designs, will typically run around 90 mV for the LT1110-5 and 200 mV for the LT1110-12 with the proper inductor/capacitor selection. This output ripple can be reduced considerably by using the gain block amp as a pre-amplifier in front of the FB pin. See the Applications section for details.

## APPLICATIONS INFORMATION

Inductor Selection - General

A DC-DC converter operates by storing energy as magnetic flux in an inductor core, and then switching this energy into the load. Since it is flux, not charge, that is stored, the output voltage can be higher, lower, or opposite in polarity to the input voltage by choosing an appropriate switching topology. To operate as an efficient energy transfer element, the inductor must fulfill three requirements. First, the inductance must be low enough for the inductor to store adequate energy under the worst case condition of minimum input voltage and switch ON time. The inductance must also be high enough so maximum current ratings of the LT1110 and inductor are not exceeded at the other worst case condition of maximum input voltage and ON time. Additionally, the inductor core must be able to store the required flux; i.e., it must not saturate. At power levels generally encountered with LT1110 based designs, small surface mount ferrite core units with saturation current ratings in the 300 mA to 1 A range and DCR less than $0.4 \Omega$ (depending on application) are adequate. Lastly, the inductor must have sufficiently low DC resistance so excessive power is not lost as heat in the windings. An additional consideration is ElectroMagnetic Interference (EMI). Toroid and pot core type inductors are recommended in applications where EMI must be kept to a minimum; for example, where there are sensitive analog circuitry or transducers nearby. Rod core types are a less expensive choice where EMI is not a problem. Minimum and maximum input voltage, output voltage and output current must be established before an inductor can be selected.

## Inductor Selection - Step-Up Converter

In a step-up, or boost converter (Figure 4), power generated by the inductor makes up the difference between input and output. Power required from the inductor is determined by

$$
\begin{equation*}
P_{L}=\left(V_{O U T}+V_{D}-V_{\text {IN MIN }}\right)(\text { IOUT }) \tag{01}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{D}}$ is the diode drop ( 0.5 V for a 1 N 5818 Schottky).

Energy required by the inductor per cycle must be equal or greater than

$$
\begin{equation*}
\frac{P_{L}}{f_{O S C}} \tag{02}
\end{equation*}
$$

in order for the converter to regulate the output.
When the switch is closed, current in the inductor builds according to

$$
\begin{equation*}
L_{L}(t)=\frac{V_{\mathbb{I}}}{R^{\prime}}\left(1-e^{\frac{-R^{\prime} t}{L}}\right) \tag{03}
\end{equation*}
$$

where $\mathrm{R}^{\prime}$ is the sum of the switch equivalent resistance ( $0.8 \Omega$ typical at $25^{\circ} \mathrm{C}$ ) and the inductor DC resistance. When the drop across the switch is small compared to $\mathrm{V}_{\mathrm{IN}}$, the simple lossless equation

$$
\begin{equation*}
I_{L}(t)=\frac{V_{I N}}{L} t \tag{04}
\end{equation*}
$$

can be used. These equations assume that at $t=0$, inductor current is zero. This c:" ation is called "discontinuous mode operation" in switching regulator parlance. Setting "t" to the switch ON time from the LT1110 specification table (typically $10 \mu \mathrm{~s}$ ) will yield IPEAK for a specific "L" and $V_{\text {IN }}$. Once IPEAK is known, energy in the inductor at the end of the switch ON time can be calculated as

$$
\begin{equation*}
\mathrm{E}_{\mathrm{L}}=\frac{1}{2} \mathrm{LI}_{\mathrm{PEAK}}^{2} \tag{05}
\end{equation*}
$$

$\mathrm{E}_{\mathrm{L}}$ must be greater than $\mathrm{P}_{\mathrm{L}} / \mathrm{f}_{0 S c}$ for the converter to deliver the required power. For best efficiency IPEAK should be kept to 1 A or less. Higher switch currents will cause excessive drop across the switch resulting in reduced efficiency. In general, switch current should be held to as low a value as possible in order to keep switch, diode and inductor losses at a minimum.

As an example, suppose 12 V at 120 mA is to be generated from a 4.5 V to 8 V input. Recalling equation (01),

$$
\begin{equation*}
P_{L}=(12 \mathrm{~V}+0.5 \mathrm{~V}-4.5 \mathrm{~V})(120 \mathrm{~mA})=960 \mathrm{~mW} . \tag{06}
\end{equation*}
$$

Energy required from the inductor is

$$
\begin{equation*}
\frac{\mathrm{P}_{\mathrm{L}}}{\mathrm{f}_{\mathrm{OSC}}}=\frac{960 \mathrm{~mW}}{70 \mathrm{kHz}}=13.7 \mu \mathrm{~J} . \tag{07}
\end{equation*}
$$

## LTII10

## APPLICATIONS INFORMATION

Picking an inductor value of $47 \mu \mathrm{H}$ with $0.2 \Omega$ DCR results in a peak switch current of

$$
\begin{equation*}
\mathrm{I}_{\text {PEAK }}=\frac{4.5 \mathrm{~V}}{1.0 \Omega}\left[1-\mathrm{e}^{\frac{-1.0 \Omega \bullet 10 \mu \mathrm{~s}}{47 \mu \mathrm{H}}}\right]=862 \mathrm{~mA} . \tag{08}
\end{equation*}
$$

Substituting $I_{\text {PEAK }}$ into Equation 05 results in

$$
\begin{equation*}
E_{L}=\frac{1}{2}(47 \mu H)(0.862 A)^{2}=17.5 \mu \mathrm{~J} \tag{09}
\end{equation*}
$$

Since $17.5 \mu \mathrm{~J}>13.7 \mu \mathrm{~J}$, the $47 \mu \mathrm{H}$ inductor will work. This trial-and-error approach can be used to select the optimum inductor. Keep in mind the switch current maximum rating of 1.5A. If the calculated peak current exceeds this, an external power transistor can be used.
A resistor can be added in series with the I LIM pin to invoke switch current limit. The resistor should be picked such that the calculated IPEAK at minimum $\mathrm{V}_{\text {IN }}$ is equal to the Maximum Switch Current (from Typical Performance Characteristic curves). Then, as $V_{I N}$ increases, switch current is held constant, resulting in increasing efficiency.

## Inductor Selection - Step-Down Converter

The step-down case (Figure 5) differs from the step-up in that the inductor current flows through the load during both the charge and discharge periods of the inductor. Current through the switch should be limited to $\sim 800 \mathrm{~mA}$ in this mode. Higher current can be obtained by using an external switch (see Figure 6). The I LIM pin is the key to successful operation over varying inputs.

After establishing output voltage, output current and input voltage range, peak switch current can be calculated by the formula

$$
\begin{equation*}
I_{\text {PEAK }}=\frac{2 I_{\text {OUT }}}{D C}\left[\frac{V_{O U T}+V_{D}}{V_{I N}-V_{S W}+V_{D}}\right] \tag{10}
\end{equation*}
$$

where $D C=$ duty cycle ( 0.69 )
$\mathrm{V}_{\mathrm{SW}}=$ switch drop in step-down mode
$V_{D}=$ diode drop (0.5V for a 1 N 5818 )
$\mathrm{I}_{\text {OUT }}=$ output current

$$
\begin{aligned}
& V_{\text {OUT }}=\text { output voltage } \\
& V_{I N}=\text { minimum input voltage }
\end{aligned}
$$

$V_{S W}$ is actually a function of switch current which is in turn a function of $\mathrm{V}_{\text {IN }}$, L , time and $\mathrm{V}_{\text {OUT }}$. To simplify, 1.5 V can be used for $V_{S W}$ as a very conservative value.

Once IPEAK is known, inductor value can be derived from

$$
\begin{equation*}
L=\frac{V_{\text {INMIIN }}-V_{\text {SW }}-V_{\text {OUT }}}{I_{\text {PEAK }}} \bullet \mathrm{t}_{\mathrm{ON}} \tag{11}
\end{equation*}
$$

where $\mathrm{t}_{\mathrm{ON}}=$ switch 0 N time $(10 \mu \mathrm{~s})$.
Next, the current limit resistor $\mathrm{R}_{\text {LIM }}$ is selected to give IPEAK from the R RIM Step-Down Mode curve. The addition of this resistor keeps maximum switch current constantas the input voltage is increased.

As an example, suppose 5 V at 250 mA is to be generated from a 9 V to 18 V input. Recalling Equation (10),

$$
\begin{equation*}
I_{\text {PEAK }}=\frac{2(250 \mathrm{~mA})}{0.69}\left[\frac{5+0.5}{9-1.5+0.5}\right]=498 \mathrm{~mA} . \tag{12}
\end{equation*}
$$

Next, inductor value is calculated using Equation (11)

$$
\begin{equation*}
L=\frac{9-1.5-5}{498 \mathrm{~mA}} \cdot 10 \mu \mathrm{~s}=50 \mu \mathrm{H} \tag{13}
\end{equation*}
$$

Use the next lowest standard value $(47 \mu \mathrm{H})$.
Then pick $R_{\text {LIM }}$ from the curve. For $I_{\text {PEAK }}=500 \mathrm{~mA}$, $R_{\text {LIM }}=82 \Omega$.

## Inductor Selection — Positive-to-Negative Converter

Figure 7 shows hookup for positive-to-negative conversion. All of the output power must come from the inductor. In this case,

$$
\begin{equation*}
P_{L}=\left(\left|V_{O U T}\right|+V_{D}\right)\left(I_{O U T}\right) \tag{14}
\end{equation*}
$$

In this mode the switch is arranged in common collector or step-down mode. The switch drop can be modeled as a 0.75 V source in series with a $0.65 \Omega$ resistor. When the

## APPLICATIONS INFORMATION

switch closes, current in the inductor builds according to

$$
\begin{equation*}
I_{L}(+)=\frac{V_{L}}{R^{\prime}}\left(1-e^{\frac{-R^{\prime} t}{L}}\right) \tag{15}
\end{equation*}
$$

where $R^{\prime}=0.65 \Omega+D_{L}$

$$
V_{L}=V_{I N}-0.75 \mathrm{~V}
$$

As an example, suppose -5 V at 75 mA is to be generated from a 4.5 V to 5.5 V input. Recalling Equation (14),

$$
\begin{equation*}
P_{\mathrm{L}}=(\mathrm{l}-5 \mathrm{VI}+0.5 \mathrm{~V})(75 \mathrm{~mA})=413 \mathrm{~mW} \tag{16}
\end{equation*}
$$

Energy required from the inductor is

$$
\begin{equation*}
\frac{P_{\mathrm{L}}}{f_{0 S C}}=\frac{413 \mathrm{~mW}}{70 \mathrm{kHz}}=5.9 \mu \mathrm{~J} . \tag{17}
\end{equation*}
$$

Picking an inductor value of $56 \mu \mathrm{H}$ with $0.2 \Omega$ DCR results in a peak switch current of

$$
\begin{equation*}
\text { PPEAK }=\frac{(4.5 \mathrm{~V}-0.75 \mathrm{~V})}{(0.65 \Omega+0.2 \Omega)}\left(1-\mathrm{e}^{\frac{-0.85 \Omega \bullet 10 \mu \mathrm{~s}}{56 \mu \mathrm{H}}}\right)=621 \mathrm{~mA} . \tag{18}
\end{equation*}
$$

Substituting IPEAK into Equation (04) results in

$$
\begin{equation*}
E_{L}=\frac{1}{2}(56 \mu \mathrm{H})(0.621 \mathrm{~A})^{2}=10.8 \mu \mathrm{~J} . \tag{19}
\end{equation*}
$$

Since $10.8 \mu \mathrm{~J}>5.9 \mu \mathrm{~J}$, the $56 \mu \mathrm{H}$ inductor will work.
With this relatively small input range, $\mathrm{R}_{\mathrm{LIM}}$ is not usually necessary and the I LIM pin can be tied directly to $\mathrm{V}_{\text {IN }}$. As in the step-down case, peak switch current should be limited to $\sim 800 \mathrm{~mA}$.

## Capacitor Selection

Selecting the right output capacitor is almost as important as selecting the right inductor. A poor choice for a filter capacitor can result in poor efficiency and/or high output ripple. Ordinary aluminum electrolytics, while inexpensive and readily available, may have unacceptably poor Equivalent Series Resistance (ESR) and ESL (inductance). There are low ESR aluminum capacitors on the market specifically designed for switch mode DC-DC converters which work much better than general-purpose units. Tantalum
capacitors provide still better performance at more expense. We recommend OS-CON capacitors from Sanyo Corporation (San Diego, CA). These units are physically quite small and have extremely low ESR. To illustrate, Figures 1, 2 and 3 show the output voltage of an LT1110 based converter with three $100 \mu \mathrm{~F}$ capacitors. The peak switch current is 500 mA in all cases. Figure 1 shows a Sprague 501D, 25 V aluminum capacitor. $\mathrm{V}_{\text {Out }}$ jumps by over 120 mV when the switch turns off, followed by a drop in voltage as the inductor dumps into the capacitor. This works out to be an ESR of over $240 \mathrm{~m} \Omega$. Figure 2 shows the same circuit, but with a Sprague 150D, 20V tantalum capacitor replacing the aluminum unit. Output jump is now about 35 mV , corresponding to an ESR of $70 \mathrm{~m} \Omega$. Figure 3 shows the circuit with a 16 V OS-CON unit. ESR is now only $20 \mathrm{~m} \Omega$.


Figure 1. Aluminum


Figure 2. Tantalum


Figure 3. OS-CON

## applications information

## Diode Selection

Speed, forward drop, and leakage current are the three main considerations in selecting a catch diode for LT1110 converters. General purpose rectifiers such as the 1 N 4001 are unsuitable for use in any switching regulator application. Although they are rated at 1A, the switching time of a 1 N 4001 is in the $10 \mu \mathrm{~s}-50 \mu \mathrm{~s}$ range. At best, efficiency will be severely compromised when these diodes are used; at worst, the circuit may not work at all. Most LT1110 circuits will be well served by a 1 N5818 Schottky diode, or its surface mount equivalent, the MBRS130T3. The combination of 500 mV forward drop at 1 Acurrent , fast turn 0 N and turn OFF time, and $4 \mu \mathrm{~A}$ to $10 \mu \mathrm{~A}$ leakage current fit nicely with LT1110 requirements. At peak switch currents of 100 mA or less, a 1 N4148 signal diode may be used. This diode has leakage current in the $1 \mathrm{nA}-5 \mathrm{nA}$ range at $25^{\circ} \mathrm{C}$ and lower cost than a 1N5818. (You can also use them to get your circuit up and running, but beware of destroying the diode at 1 A switch currents.)

## Step-Up (Boost Mode) Operation

A step-up DC-DC converter delivers an output voltage higher than the input voltage. Step-up converters are not short circuit protected since there is a DC path from input to output.

The usual step-up configuration for the LT1110 is shown in Figure 4. The LT1110 first pulls SW1 low causing VIN $V_{\text {CESAT }}$ to appear across L1. A current then builds up in L1. At the end of the switch 0 N time the current in L 1 is ${ }^{1}$ :

$$
\begin{equation*}
I_{\text {PEAK }}=\frac{V_{I N_{1}}}{L} t_{0 N} \tag{20}
\end{equation*}
$$



Figure 4. Step-Up Mode Hookup.

Immediately after switch turn off, the SW1 voltage pin starts to rise because current cannot instantaneously stop flowing in L1. When the voltage reaches $V_{\text {OUT }}+V_{D}$, the inductor current flows through D1 into C1, increasing $V_{\text {OUT }}$. This action is repeated as needed by the LT1110 to keep $\mathrm{V}_{\mathrm{FB}}$ at the internal reference voltage of 220 mV . R1 and R2 set the output voltage according to the formula

$$
\begin{equation*}
V_{O U T}=\left(1+\frac{R 2}{R 1}\right)(220 \mathrm{mV}) . \tag{21}
\end{equation*}
$$

## Step-Down (Buck Mode) Operation

A step-down DC-DC converter converts a higher voltage to a lower voltage. The usual hookup for an LT1110 based step-down converter is shown in Figure 5.


Figure 5. Step-Down Mode Hookup
When the switch turns on, SW 2 pulls up to $\mathrm{V}_{I N}-V_{S W}$. This puts a voltage across $L 1$ equal to $\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{S W}-\mathrm{V}_{\text {OUT }}$, causing a current to build up in L1. At the end of the switch ON time, the current in L 1 is equal to

$$
\begin{equation*}
I_{\text {PEAK }}=\frac{V_{I N}-V_{S W}-V_{O U T}}{L} t_{O N} . \tag{22}
\end{equation*}
$$

When the switch turns off, the SW2 pin falls rapidly and actually goes below ground. D1 turns on when SW2 reaches 0.4 V below ground. D1 MUST BE A SCHOTTKY DIODE. The voltage at SW2 must never be allowed to go below -0.5V. A silicon diode such as the 1 N 4933 will allow SW2 to go to -0.8 V , causing potentially destructive power

Note 1: This simple expression neglects the effects of switch and coil resistance. This is taken into account in the "Inductor Selection" section.

## APPLICATIONS INFORMATION

dissipation inside the LT1110. Output voltage is determined by

$$
\begin{equation*}
V_{O U T}=\left(1+\frac{R 2}{R 1}\right)(220 \mathrm{mV}) \tag{23}
\end{equation*}
$$

R3 programs switch current limit. This is especially important in applications where the input varies over a wide range. Without R3, the switch stays on for a fixed time each cycle. Under certain conditions the current in L1 can build up to excessive levels, exceeding the switch rating and/or saturating the inductor. The $220 \Omega$ resistor programs the switch to turn off when the current reaches approximately 800 mA . When using the LT1110 in stepdown mode, output voltage should be limited to 6.2 V or less. Higher output voltages can be accommodated by inserting a 1 N5818 diode in series with the SW2 pin (anode connected to SW2).

## Higher Current Step-Down Operation

Output current can be increased by using a discrete PNP pass transistor as shown in Figure 6. R1 serves as a current limit sense. When the voltage drop across R1 equals a $V_{B E}$, the switch turns off. For temperature compensation a Schottky diode can be inserted in series with the ILIM pin. This also lowers the maximum drop across R1 to $V_{B E}-V_{D}$, increasing efficiency. As shown, switch current is limited to 2A. Inductor value can be calculated based on formulas in the "Inductor Selection Step-Down


Figure 6. 01 Permits Higher-Current Switching. LT1110 Functions as Controller.

Converter" section with the following conservative expression for $\mathrm{V}_{\mathrm{SW}}$ :

$$
\begin{equation*}
V_{S W}=V_{R 1}+V_{S A T} \approx 0.9 \mathrm{~V} \tag{24}
\end{equation*}
$$

R2 provides a current path to turn off Q1. R3 provides base drive to Q1. R4 and R5 set output voltage.

## Inverting Configurations

The LT1110 can be configured as a positive-to-negative converter (Figure 7), or a negative-to-positive converter (Figure 8). In Figure 7, the arrangement is very similar to a step-down, except that the high side of the feedback is referred to ground. This level shifts the output negative. As in the step-down mode, D1 must be a Schottky diode, and $\left|V_{\text {OUT }}\right|$ should be less than 6.2V. More negative output voltages can be accommodated as in the prior section.


Figure 7. Positive-to-Negative Converter
In Figure 8, the input is negative while the output is positive. In this configuration, the magnitude of the input voltage can be higher or lower than the output voltage. A level shift, provided by the PNP transistor, supplies proper polarity feedback information to the regulator.


Figure 8. Negative-to-Positive Converter

## applications information

## Using the lum Pin

The LT1110 switch can be programmed to turn off at a set switch current, a feature not found on competing devices. This enables the input to vary over a wide range without exceeding the maximum switch rating or saturating the inductor. Consider the case where analysis shows the LT1110 must operate at an 800 mA peak switch current with a 2.0 V input. If $\mathrm{V}_{\mathbb{N}}$ rises to 4 V , peak current will rise to 1.6 A , exceeding the maximum switch current rating. With the proper resistor selected (see the "Maximum Switch Current vs R ${ }_{\text {LIM }}$ " characteristic), the switch current will be limited to 800 mA , even if the input voltage increases.

Another situation where the l $l_{\text {LIM }}$ feature is useful occurs when the device goes into continuous mode operation. This occurs in step-up mode when

$$
\begin{equation*}
\frac{V_{O U T}+V_{D I O D E}}{V_{I N}-V_{S W}}<\frac{1}{1-D C} \tag{25}
\end{equation*}
$$

When the input and output voltages satisfy this relationship, inductor current does not go to zero during the switch OFF time. When the switch turns on again, the current ramp starts from the non-zero current level in the inductor just prior to switch turn on. As shown in Figure 9, the inductor current increases to a high level before the comparator turns off the oscillator. This high current can cause excessive output ripple and requires oversizing the output capacitor and inductor. With the ILIM feature, however, the switch current turns off at a programmed level as shown in Figure 10, keeping output ripple to a minimum.

Figure 11 details current limit circuitry. Sense transistor Q1, whose base and emitter are paralleled with power switch Q2, is ratioed such that approximately $0.5 \%$ of Q2's collector current flows in Q1's collector. This current is passed through internal $80 \Omega$ resistor R1 and out through the I Lim pin. The value of the external resistor connected between $\mathrm{I}_{\mathrm{LIM}}$ and $\mathrm{V}_{\text {IN }}$ set the current limit. When sufficient switch current flows to develop a $\mathrm{V}_{\mathrm{BE}}$ across $\mathrm{R} 1+\mathrm{R}_{\text {LIM }}, \mathrm{Q} 3$ turns on and injects current into the oscillator, turning off the switch. Delay through this circuitry is approximately 800 ns . The current trip point becomes less accurate for
switch $0 N$ times less than $3 \mu \mathrm{~s}$. Resistor values programming switch ON time for 800 ns or less will cause spurious response in the switch circuitry although the device will still maintain output regulation.


Figure 9. No Current Limit Causes Large Inductor Current Build-Up


Figure 10. Current Limit Keeps Inductor Current Under Control


Figure 11. LT1110 Current Limit Circuitry

## Using the Gain Block

The gain block (GB) on the LT1110 can be used as an error amplifier, low battery detector or linear post regulator. The gain block itself is a very simple PNP input op amp with an open collector NPN output. The negative input of the gain block is tied internally to the 220 mV reference. The positive input comes out on the SET pin.

## APPLICATIONS INFORMATION

Arrangement of the gain block as a low battery detector is straightforward. Figure 12 shows hookup. R1 and R2 need only be low enough in value so that the bias current of the SET input does not cause large errors. $33 \mathrm{k} \Omega$ for R 2 is adequate. R3 can be added to introduce a small amount of hysteresis. This will cause the gain block to "snap" when the trip point is reached. Values in the $1 \mathrm{M}-10 \mathrm{M}$ range are optimal. The addition of R3 will change the trip point, however.


Figure 12. Setting Low Battery Detector Trip Point
Table 1. Inductor Manufacturers

| MANUFACTURER | PART NUMBERS |
| :--- | :--- |
| Coiltronics International | CTX100-4 Series |
| 984 S.W. 13th Court | Surface Mount |
| Pompano Beach, FL 33069 |  |
| 305-781-8900 | Type 8RBS |
| Toko America Incorporated |  |
| 1250 Feehanville Drive |  |
| Mount Prospect, IL 60056 |  |
| 312-297-0070 | CD54 |
| Sumida Electric C0. USA | CDR74 |
| 708-956-0666 | CDR105 |
|  | Surface Mount |

Output ripple of the LT1110, normally 90 mV at $5 \mathrm{~V}_{\text {OUT }}$ can be reduced significantly by placing the gain block in front of the FB input as shown in Figure 13. This effectively reduces the comparator hysteresis by the gain of the gain block. Output ripple can be reduced to just a few millivolts using this technique. Ripple reduction works with stepdown or inverting modes as well. For this technique to be effective, output capacitor C1 must be large, so that each switching cycle increases $V_{\text {OUT }}$ by only a few millivolts. $1000 \mu \mathrm{~F}$ is a good starting value.


Figure 13. Output Ripple Reduction Using Gain Block
Table 2. Capacitor Manufacturers

| MANUFACTURER | PART NUMBERS |
| :--- | :--- |
| Sanyo Video Components | OS-CON Series |
| 1201 Sanyo Avenue |  |
| San Diego, CA 92073 |  |
| 619-661-6322 | PL Series |
| Nichicon America Corporation |  |
| 927 East State Parkway |  |
| Schaumberg, IL 60173 |  |
| $708-843-7500$ | 150D Solid Tantalums |
| Sprague Electric Company | $550 D$ Tantalex |
| Lower Main Street |  |
| Sanford, ME 04073 |  |
| 207-324-4140 | 26tsu0 Series |
| $714-969-2491$ | Surface Mount |

Table 3. Transistor Manufacturers

| MANUFACTURER | PART NUMBERS |
| :--- | :--- |
| Zetex | ZTX Series |
| Commack, NY | FZT Series |
| $516-543-7100$ | Surface Mount |

## TYPICAL APPLICATIONS

All Surface Mount
Flash Memory Vpp Generator

1.5V Powered Laser Diode Driver


* ADJUST R1 FOR CHANGE IN LASER OUTPUT POWER
+ TOKO 262LYF-0076M
- LASER DIOde CASE COMMON TO +BATTERY TERMINAL
- 170 mA CURRENT DRAIN FROM 1.5 V CELL ( 50 mA DIODE)
- NO OVERSHOOT


## TYPICAL APPLICATIONS

All Surface Mount
3V to 5V Step-Up Converter


All Surface Mount
1.5 V to $\mathbf{+ 1 0 V},+5 \mathrm{~V}$ Dual Output Step-Up Converter


All Surface Mount 9V to 5V Step-Down Converter


All Surface Mount 1.5 V to $\pm 5 \mathrm{~V}$ Dual Output Step-Up Converter


## features

- Operates at Supply Voltages from 2.0V to 30V
- 72kHz Oscillator
- Works with Surface-Mount Inductors
- Only Three External Components Required
- Step-Up or Step-Down Mode
- Low-Battery Detector Comparator On-Chip
- User Adjustable Current Limit
- Internal 1A Power Switch
- Fixed or Adjustable Output Voltage Versions
- Space-Saving 8-Pin MiniDIP or S8 Package


## APPLICATIONS

- 3 V to $5 \mathrm{~V}, 5 \mathrm{~V}$ to 12 V Converters
- 9V to 5V, 12 V to 5 V Converters
- Remote Controls
- Peripherals and Add-On Cards
- Battery Backup Supplies
- Uninterruptible Supplies
- Laptop and Palmtop Computers
- Cellular Telephones
- Portable Instruments
- Flash Memory Vpp Generators


## DESCRIPTIOn

The LT1111 is a versatile micropower DC-to-DC converter. The device requires only three external components to deliver a fixed output of 5 V or 12 V . Supply voltage ranges from 2.0 V to 12 V in step-up mode and to 30 V in step-down mode. The LT1111 functions equally well in step-up, step-down, or inverting applications.

The LT1111 oscillator is set at 72 kHz , optimizing the device to work with off-the-shelf surface mount inductors. The device can deliver 5 V at 100 mA from a 3 V input in step-up mode or 5 V at 200 mA from a 12 V input in stepdown mode.

Switch current limit can be programmed with a single resistor. An auxiliary open-collector Gain Block can be configured as a low-battery detector, linear post-regulator, undervoltage lock-out circuit, or error amplifier.
For input sources of less than 2 V use the LT1110.

TYPICAL APPLICATION
All Surface-Mount 3V to 5V Step-Up Converter


Typical Load Regulation


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage $\left(V_{I N}\right)$..........................................36V
SW1 Pin Voltage $\left(\mathrm{V}_{\text {sw }} 1\right)$..................................... 50 V
SW2 Pin Voltage ( $\mathrm{V}_{\text {sw }} 2$ )........................ -0.5 V to $\mathrm{V}_{\mathrm{IN}}$
Feedback Pin Voltage (LT1111)............................5.5V
Switch Current.................................................5A
Maximum Power Dissipation ........................... 500 mW
Operating Temperature Range
LT1111C $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LT1111M $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) ............... $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
| $\mathrm{v}_{\text {N }} 2$ | LT1111CN8 |
| Sw1 ${ }^{3}$ 回 ${ }^{\text {a }}$ | LT1111CN8-5 |
| SW2 4 - 4 and | LT1111CN8-12 |
| N8 PaCkage | LT1111MJ8 |
| 8-LEAD CERAMIC DIP 8 -LEAD PLASTIC DIP | LT111MJ8-5 |
| *FIXED VERSION LTM11. ${ }^{\text {eoom }}$ | LT1111MJ8-12 |
| TOP VIEW | LT1111CS8 |
|  | LT1111CS8-5 |
| $v_{\text {IW }} 2$ | LT1111CS8-12 |
| Sw1 3 -6 A0 | S8 PART MARKING |
| SW2 4 - 5 GND |  |
| S8 PACKAGE 8-LEAD PLASTIC SOIC | 11105 |
| *FIXED VERSION | 11112 |

## ELECTRICAL CHARFCTERISTICS $V_{\mathbb{N}}=3 V$, military or Commercial Version

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{0}$ | Quiescent Current | Switch Off |  |  | 300 | 400 | $\mu \mathrm{A}$ |
| VIN | Input Voltage | Step-Up Mode | $\bullet$ | 2.0 |  | 12.6 | V |
|  |  | Step-Down Mode | $\bullet$ |  |  | 30 |  |
|  | Comparator Trip Point Voltage | LT1111 (Note 1) | $\bullet$ | 1.20 | 1.25 | 1.30 | V |
| $V_{\text {OUT }}$ | Output Sense Voltage | LT1111-5 (Note 2) | $\bullet$ | 4.75 | 5.00 | 5.25 | V |
|  |  | LT1111-12 (Note 2) | $\bullet$ | 11.4 | 12.00 | 12.6 |  |
|  | Comparator Hysteresis | LT1111 | $\bullet$ |  | 8 | 12.5 | mV |
|  | Output Hysteresis | LT1111-5 | $\bullet$ |  | 32 | 50 | mV |
|  |  | LT1111-12 | - |  | 75 | 120 |  |
| $\mathrm{f}_{\text {osc }}$ | Oscillator Frequency |  |  | 54 | 72 | 88 | kHz |
| DC | Duty Cycle | Full Load |  | 43 | 50 | 59 | \% |
| $\mathrm{t}_{\text {on }}$ | Switch On Time | LIM Tied to $\mathrm{V}_{\text {IN }}$ |  | 5 | 7 | 9 | $\mu \mathrm{S}$ |
| $\mathrm{V}_{\text {SAT }}$ | SW Sat Voltage, Step-Up Mode | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}, \mathrm{I}_{\text {SW }}=650 \mathrm{~mA}$ |  |  | 0.5 | 0.65 | V |
|  |  | $\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}, \mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  |  | 0.8 | 1.0 |  |
|  | SW Sat Voltage, Step-Down Mode | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {SW }}=650 \mathrm{~mA}$ |  |  | 1.1 | 1.5 |  |
| $1{ }_{\text {fb }}$ | Feedback Pin Bias Current | LT1111, $\mathrm{V}_{\mathrm{fb}}=0 \mathrm{~V}$ | $\bullet$ |  | 70 | 120 | $n k$ |
| ${ }_{\text {SET }}$ | Set Pin Bias Current | $\mathrm{V}_{\text {SET }}=\mathrm{V}_{\text {REF }}$ | $\bullet$ |  | 70 | 300 | nA |
| $\mathrm{V}_{0 \mathrm{~L}}$ | Gain Block Output Low | $\mathrm{I}_{\text {SINK }}=300 \mu \mathrm{~A}, \mathrm{~V}_{\text {SET }}=1.00 \mathrm{~V}$ | $\bullet$ |  | 0.15 | 0.4 | V |
|  | Reference Line Regulation | $5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}$ | $\bullet$ |  | 0.02 | 0.075 | \% $N$ |
| $A_{V}$ | Gain Block Gain | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ (Note 3) | $\bullet$ | 1000 | 6000 |  | VN |
| LIIM | Current Limit | $220 \Omega$ from $\mathrm{LIIM}^{\text {to }} \mathrm{V}_{\text {IN }}$ |  |  | - 400 |  | mA |
|  | Current Limit Temperature Coefficient |  | - |  | -0.3 |  | \% $/{ }^{\circ} \mathrm{C}$ |
|  | Switch Off Leakage Current | Measured at SW1 Pin, $\mathrm{V}_{\text {SW } 1}=12 \mathrm{~V}$ |  |  | 1 | 10 | $\mu \mathrm{A}$ |
|  | Maximum Excursion Below GND | ${ }_{\text {SWw }} 1 \leq 10 \mu \mathrm{~A}$, Switch Off |  |  | -400 | -350 | mV |

ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathbb{N}}=3 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  |  | LT1111M |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{0}$ | Quiescent Current | Switch Off |  | $\bullet$ |  | 300 | 450 | $\mu \mathrm{A}$ |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator Frequency |  |  | $\bullet$ | 45 | 72 | 100 | kHz |
| DC | Duty Cycle | Full Load |  | $\bullet$ | 40 | 50 | 62 | \% |
| ton | Switch On Time | LIMM Tied to $\mathrm{V}_{\text {IN }}$ |  | $\bullet$ | 5 | 7 | 11 | $\mu \mathrm{s}$ |
|  | Reference Line Regulation | $2.0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5 \mathrm{~V}$ | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ |  |  | 0.2 | 0.4 | \% N |
|  |  |  | $T_{A}=-55^{\circ} \mathrm{C}$ |  |  |  | 0.8 |  |
| $\overline{V_{S A T}}$ | SW Sat Voltage, Step-Up Mode | $\begin{aligned} & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 125^{\circ} \mathrm{C}, I_{S W}=500 \mathrm{~mA} \\ & T_{A}=-55^{\circ} \mathrm{C}, I_{S W}=400 \mathrm{~mA} \end{aligned}$ |  |  |  | 0.5 | 0.65 | V |
|  | SW Sat Voltage, Step-Down Mode | $\begin{aligned} & V_{I N}=12 \mathrm{~V}, \\ & I_{S W}=500 \mathrm{~mA} \end{aligned}$ | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ |  |  |  | 1.5 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  |  | 2.0 |  |

## 

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | LT1111 TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{0}$ | Quiescent Current | Switch Off | $\bullet$ |  | 300 | 400 | $\mu \mathrm{A}$ |
| $\mathrm{f}_{\text {osc }}$ | Oscillator Frequency |  | $\bullet$ | 54 | 72 | 95 | kHz |
| DC | Duty Cycle | Full Load | $\bullet$ | 43 | 50 | 59 | \% |
| $\mathrm{t}_{\mathrm{on}}$ | Switch On Time | LIMM Tied to $\mathrm{V}_{\text {IN }}$ | $\bullet$ | 5 | 7 | 9 | $\mu \mathrm{s}$ |
|  | Reference Line Regulation | $2.0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5 \mathrm{~V}$ | $\bullet$ |  | 0.2 | 0.4 | $\frac{\%}{} \mathrm{~V}$ |
| $V_{\text {SAT }}$ | SW Sat Voltage, Step-Up Mode | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{I}_{\text {SW }}=650 \mathrm{~mA}$ | $\bullet$ |  | 0.5 | 0.65 |  |
|  | SW Sat Voltage, Step-Down Mode | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {SW }}=650 \mathrm{~mA}$ | $\bullet$ |  | 1.1 | 1.5 |  |

The denotes specifications which apply over the operating temperature range.
Note 1: This specification guarantees that both the high and low trip points of the comparator fall within the 1.20 V to 1.30 V range.

Note 2: The output voltage waveform will exhibit a sawtooth shape due to the comparator hysteresis. The output voltage on the fixed-output versions will always be within the specified range.
Note 3: $100 \mathrm{k} \Omega$ resistor connected between a 5 V source and the A 0 pin.

## TYPICAL PERFORmANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS






Switch On Voltage




## TYPICAL PERFORMARCG CHARACTERISTICS




## PIn functions

$I_{\text {LIM }}$ (Pin 1): Connect this pin to $\mathrm{V}_{\text {IN }}$ for normal use. Where lower current limit is desired, connect a resistor between $l_{\text {LIM }}$ and $\mathrm{V}_{\text {IN }}$. A $220 \Omega$ resistor will limit the switch current to approximately 400 mA .
$\mathbf{V}_{\text {IN }}(\operatorname{Pin} 2)$ : Input supply voltage.
SW1 (Pin 3): Collector of power transistor. For step-up mode connect to inductor/diode. For step-down mode connect to $\mathrm{V}_{\text {IN }}$.
SW2 (Pin 4): Emitter of power transistor. For step-up mode connect to ground. For step-down mode connect to inductor/diode. This pin must never be allowed to go more than a Schottky diode drop below ground.

GND (Pin 5): Ground.
AO (Pin 6): Auxiliary Gain Block (GB) output. Open collector, can sink $300 \mu \mathrm{~A}$.
SET (Pin 7): GB input. GB is an op amp with positive input connected to SET pin and negative input connected to 1.25 V reference.

FB/SENSE (Pin 8): On the LT1111 (adjustable) this pin goes to the comparator input. On the LT1111-5 and LT1111-12, this pin goes to the internal application resistor that sets output voltage.

BLOCK DIAGRAMS


LT1111-5, -12


## LTIIII OPGRATION

The LT1111 is a gated oscillator switcher. This type architecture has very low supply current because the switch is cycled when the feedback pin voltage drops below the reference voltage. Circuit operation can best be understood by referring to the LT1111 block diagram. Comparator A1 compares the feedback (FB) pin voltage with the 1.25 V reference signal. When FB drops below 1.25 V , A1 switches on the 72 kHz oscillator. The driver amplifier boosts the signal level to drive the output NPN power switch. The switch cycling action raises the output voltage and FB pin voltage. When the FB voltage is sufficient to trip A1, the oscillator is gated off. A small amount of hysteresis built into A1 ensures loop stability without external frequency compensation. When the comparator output is low, the oscillator and all high-current circuitry is turned off, lowering device quiescent current to just $300 \mu \mathrm{~A}$.
The oscillator is set internally for $7 \mu \mathrm{~s} 0 \mathrm{~N}$ time and $7 \mu \mathrm{~S}$ OFF time, optimizing the device for circuits where $\mathrm{V}_{\text {OUT }}$ and $\mathrm{V}_{\text {IN }}$ differ by roughly a factor of 2 . Examples include a 3 V to 5 V step-up converter or a 9V to 5V step-down converter.

Gain block A2 can serve as a low-battery detector. The negative input of A 2 is the 1.25 V reference. A resistor divider from $\mathrm{V}_{\text {IN }}$ to GND, with the mid-point connected to the SET pin provides the trip voltage in a low-battery detector application. AO can sink $300 \mu \mathrm{~A}$ (use a 22 k resistor pull-up to +5 V ).
A resistor connected between the $\mathrm{I}_{\text {LIM }}$ pin and $\mathrm{V}_{\mathrm{IN}}$ sets maximum switch current. When the switch current exceeds the set value, the switch cycle is prematurely terminated. If current limit is not used, $\mathrm{I}_{\text {LIM }}$ should be tied directly to $\mathrm{V}_{\text {IN }}$. Propagation delay throughthe current-limit circuitry is approximately $1 \mu \mathrm{~s}$.
In step-up mode the switch emitter (SW2) is connected to ground and the switch collector (SW1) drives the inductor; in step-down mode the collector is connected to $\mathrm{V}_{\mathrm{IN}}$ and the emitter drives the inductor.
The LT1111-5 and LT1111-12 are functionally identical to the LT1111. The -5 and -12 versions have on-chip voltage setting resistors for fixed 5 V or 12V outputs. Pin 8 on the fixed versions should be connected to the output. No external resistors are needed.

## applications information

## Inductor Selection - General

A DC-DC converter operates by storing energy as magnetic flux in an inductor core, and then switching this energy into the load. Since it is flux, not charge, that is stored, the output voltage can be higher, lower, or opposite in polarity to the input voltage by choosing an appropriate switching topology. To operate as an efficient energy transfer element, the inductor must fulfill three requirements. First, the inductance must be low enough for the inductor to store adequate energy under the worst case condition of minimum input voltage and switch ON time. The inductance must also be high enough so maximum current ratings of the LT1111 and inductor are not exceeded at the other worst case condition of maximum input voltage and ON time. Additionally, the inductor core must be able to store the required flux; i.e., it must not saturate. At power levels generally encountered with LT1111 based designs, small surface-mount ferrite core
units with saturation current ratings in the 300 mA to 1 A range and DCR less than $0.4 \Omega$ (depending on application) are adequate. Lastly, the inductor must have sufficiently low DC resistance so excessive power is not lost as heat in the windings. An additional consideration is ElectroMagnetic Interference (EMI). Toroid and pot core type inductors are recommended in applications where EMI must be kept to a minimum; for example, where there are sensitive analog circuitry or transducers nearby. Rod core types are a less expensive choice where EMI is not a problem. Minimum and maximum input voltage, output voltage and output current must be established before an inductor can be selected.

## Inductor Selection - Step-Up Converter

In a step-up, or boost converter (Figure 4), power generated by the inductor makes up the difference between input and output. Power required from the inductor is

## APPLICATIONS INFORMATION

determined by

$$
\begin{equation*}
P_{L}=\left(V_{O U T}+V_{D}-V_{\text {IN MIN }}\right)\left(I_{O U T}\right) \tag{01}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{D}}$ is the diode drop ( 0.5 V for a 1 N 5818 Schottky). Energy required by the inductor per cycle must be equal or greater than

$$
\begin{equation*}
\mathrm{P}_{\mathrm{L}} / \mathrm{fosc} \tag{02}
\end{equation*}
$$

in order for the converter to regulate the output.
When the switch is closed, current in the inductor builds according to

$$
\begin{equation*}
L_{L}(t)=\frac{V_{I N}}{R^{\prime}}\left(1-e^{\frac{-R^{\prime} t}{L}}\right) \tag{03}
\end{equation*}
$$

where $\mathrm{R}^{\prime}$ is the sum of the switch equivalent resistance ( $0.8 \Omega$ typical at $25^{\circ} \mathrm{C}$ ) and the inductor DC resistance. When the drop across the switch is small compared to $\mathrm{V}_{\mathrm{IN}}$, the simple lossless equation

$$
\begin{equation*}
I_{L}(t)=\frac{V_{I N}}{L} t \tag{04}
\end{equation*}
$$

can be used. These equations assume that at $t=0$, inductor current is zero. This situation is called "discontinuous mode operation" in switching regulator parlance. Setting "t" to the switch ON time from the LT1111 specification table (typically $7 \mu \mathrm{~s}$ ) will yield $\mathrm{I}_{\text {PEAK }}$ for a specific "L" and VIN. Once IPEAK is known, energy in the inductor at the end of the switch ON time can be calculated as

$$
\begin{equation*}
E_{L}=\frac{1}{2} L I_{\text {PEAK }}^{2} \tag{05}
\end{equation*}
$$

$E_{L}$ must be greater than $P_{L} / f_{0 S c}$ for the converter to deliver the required power. For best efficiency IPEAK should be kept to 1 A or less. Higher switch currents will cause excessive drop across the switch resulting in reduced efficiency. In general, switch current should be held to as low a value as possible in order to keep switch, diode and inductor losses at a minimum.

As an example, suppose 12 V at 60 mA is to be generated from a 4.5 V to 8 V input. Recalling equation (01),

$$
\begin{equation*}
P_{\mathrm{L}}=(12 \mathrm{~V}+0.5 \mathrm{~V}-4.5 \mathrm{~V})(60 \mathrm{~mA})=480 \mathrm{~mW} \tag{06}
\end{equation*}
$$

Energy required from the inductor is

$$
\begin{equation*}
\frac{\mathrm{P}_{\mathrm{L}}}{\mathrm{f}_{\mathrm{OSC}}}=\frac{480 \mathrm{~mW}}{72 \mathrm{kHz}}=6.7 \mu \mathrm{~J} \tag{07}
\end{equation*}
$$

Picking an inductor value of $47 \mu \mathrm{H}$ with $0.2 \Omega$ DCR results in a peak switch current of

$$
\begin{equation*}
\mathrm{I}_{\text {PEAK }}=\frac{4.5 \mathrm{~V}}{1.0 \Omega}\left(1-e^{\frac{-1.0 \Omega \bullet 7 \mu \mathrm{~s}}{47 \mu \mathrm{H}}}\right)=623 \mathrm{~mA} \tag{08}
\end{equation*}
$$

Substituting $I_{\text {PEAK }}$ into Equation 04 results in

$$
\begin{equation*}
E_{L}=\frac{1}{2}(47 \mu H)(0.623 A)^{2}=9.1 \mu \mathrm{~J} \tag{09}
\end{equation*}
$$

Since $9.1 \mu \mathrm{~J}>6.7 \mu \mathrm{~J}$, the $47 \mu \mathrm{H}$ inductor will work. This trial-and-error approach can be used to select the optimum inductor. Keep in mind the switch current maximum rating of 1.5 A . If the calculated peak current exceeds this, consider using the LT1110. The 70\% duty cycle of the LT1110 allows more energy per cycle to be stored in the inductor, resulting in more output power.

A resistor can be added in series with the I LIM pin to invoke switch current limit. The resistor should be picked so the calculated $I_{\text {PEAK }}$ at minimum $V_{\text {IN }}$ is equal to the Maximum Switch Current (from Typical Performance Characteristic curves). Then, as $V_{I N}$ increases, switch current is held constant, resulting in increasing efficiency.

## Inductor Selection — Step-Down Converter

The step-down case (Figure 5) differs from the step-up in that the inductor current flows through the load during both the charge and discharge periods of the inductor. Current through the switch should be limited to $\sim 650 \mathrm{~mA}$ in this mode. Higher current can be obtained by using an external switch (see Figure 6). The I LIM pin is the key to successful operation over varying inputs.

After establishing output voltage, output current and input voltage range, peak switch current can be calculated by the

## APPLICATIONS IMFORMATION

formula

$$
\begin{equation*}
I_{\text {PEAK }}=\frac{2 I_{O U T}}{D C}\left[\frac{V_{O U T}+V_{D}}{V_{I N}-V_{S W}+V_{D}}\right] \tag{10}
\end{equation*}
$$

where $D C=$ duty cycle ( 0.50 )
$V_{\text {SW }}=$ switch drop in step-down mode
$V_{D}=$ diode drop (0.5V for a 1 N 5818 )
$I_{\text {OUT }}=$ output current
$V_{\text {OUT }}=$ output voltage
$\mathrm{V}_{\text {IN }}=$ minimum input voltage
$V_{S W}$ is actually a function of switch current which is in turn a function of $\mathrm{V}_{\mathbb{N}}$, L, time, and $\mathrm{V}_{\text {OUT }}$. To simplify, 1.5 V can be used for $V_{S W}$ as a very conservative value.

Once $I_{\text {PEAK }}$ is known, inductor value can be derived from

$$
\begin{equation*}
\mathrm{L}=\frac{V_{\text {INMIN }}-V_{\text {SW }}-V_{\text {OUT }}}{I_{\text {PEAK }}} \cdot \mathrm{t}_{\text {ON }} \tag{11}
\end{equation*}
$$

where $\mathrm{t}_{\mathrm{ON}}=$ switch 0 N time $(7 \mu \mathrm{~s})$.
Next, the current limit resistor $R_{\text {LIM }}$ is selected to give $I_{\text {PEAK }}$ from the R LIm Step-Down Mode curve. The addition of this resistor keeps maximum switch current constant as the input voltage is increased.

As an example, suppose 5 V at 300 mA is to be generated from a 12 V to 24 V input. Recalling Equation (10),

$$
\begin{equation*}
\mathrm{I}_{\text {PEAK }}=\frac{2(300 \mathrm{~mA})}{0.50}\left[\frac{5+0.5}{12-1.5+0.5}\right]=600 \mathrm{~mA} \tag{12}
\end{equation*}
$$

Next, inductor value is calculated using Equation (11)

$$
\begin{equation*}
\mathrm{L}=\frac{12-1.5-5}{600 \mathrm{~mA}} 7 \mu \mathrm{~s}=64 \mu \mathrm{H} \tag{13}
\end{equation*}
$$

Use the next lowest standard value $(56 \mu \mathrm{H})$.
Then pick $R_{\text {LIM }}$ from the curve. For $I_{\text {PEAK }}=600 \mathrm{~mA}, R_{\text {LIM }}=$ $56 \Omega$.

## Inductor Selection — Positive-to-Negative Converter

Figure 7 shows hookup for positive-to-negative conversion. All of the output power must come from the inductor. In this case,

$$
\begin{equation*}
P_{L}=\left(\left|V_{\text {OUT }}\right|+V_{D}\right)\left(I_{O U T}\right) \tag{14}
\end{equation*}
$$

In this mode the switch is arranged in common collector or step-down mode. The switch drop can be modeled as a 0.75 V source in series with a $0.65 \Omega$ resistor. When the switch closes, current in the inductor builds according to

$$
\begin{equation*}
I_{L}(t)=\frac{V_{L}}{R^{\prime}}\left(1-e^{\frac{-R^{\prime} t}{L}}\right) \tag{15}
\end{equation*}
$$

where $\mathrm{R}^{\prime}=0.65 \Omega+$ DCR $_{\mathrm{L}}$

$$
V_{L}=V_{I N}-0.75 \mathrm{~V}
$$

As an example, suppose -5 V at 50 mA is to be generated from a 4.5 V to 5.5 V input. Recalling Equation (14),

$$
\begin{equation*}
P_{L}=(|-5 \mathrm{~V}|+0.5 \mathrm{~V})(50 \mathrm{~mA})=275 \mathrm{~mW} . \tag{16}
\end{equation*}
$$

Energy required from the inductor is

$$
\begin{equation*}
\frac{\mathrm{P}_{\mathrm{L}}}{\mathrm{fOSC}}=\frac{275 \mathrm{~mW}}{72 \mathrm{kHz}}=3.8 \mu \mathrm{~J} \tag{17}
\end{equation*}
$$

Picking an inductor value of $56 \mu \mathrm{H}$ with $0.2 \Omega \mathrm{DCR}$ results in a peak switch current of

$$
\begin{equation*}
I_{\text {PEAK }}=\frac{(4.5 \mathrm{~V}-0.75 \mathrm{~V})}{(0.65 \Omega+0.2 \Omega)}\left(1-e^{\frac{-0.85 \Omega \bullet 7 \mu \mathrm{~s}}{56 \mu H}}\right)=445 \mathrm{~mA} . \tag{18}
\end{equation*}
$$

Substituting $I_{\text {PEAK }}$ into Equation (04) results in

$$
\begin{equation*}
E_{L}=\frac{1}{2}(56 \mu \mathrm{H})(0.445 \mathrm{~A})^{2}=5.54 \mu \mathrm{~J} \tag{19}
\end{equation*}
$$

Since $5.54 \mu \mathrm{~J}>3.82 \mu \mathrm{~J}$, the $56 \mu \mathrm{H}$ inductor will work.
With this relatively small input range, $\mathrm{R}_{\text {LIM }}$ is not usually necessary and the ILIM $^{\text {pin can }}$ be tied directly to $\mathrm{V}_{\text {IN }}$. As in the step-down case, peak switch current should be limited to $\sim 650 \mathrm{~mA}$.

## APPLICATIONS INFORMATION

## Capacitor Selection

Selecting the right output capacitor is almost as important as selecting the right inductor. A poor choice for a filter capacitor can result in poor efficiency and/or high output ripple. Ordinary aluminum electrolytics, while inexpensive and readily available, may have unacceptably poor Equivalent Series Resistance (ESR) and ESL (inductance). There are low ESR aluminum capacitors on the market specifically designed for switch mode DC-DC converters which work much better than general-purpose units. Tantalum capacitors provide still better performance at more expense. We recommend OS-CON capacitors from Sanyo Corporation (San Diego, CA). These units are physically quite small and have extremely low ESR. To illustrate, Figures 1, 2, and 3 show the output voltage of an LT1111 based converter with three $100 \mu \mathrm{~F}$ capacitors. The peak switch current is 500 mA in all cases. Figure 1 shows a Sprague 501D, 25 V aluminum capacitor. Vout jumps by over 120 mV when the switch turns off, followed by a drop in voltage as the inductor dumps into the capacitor. This works out to be an ESR of over $240 \mathrm{~m} \Omega$. Figure 2 shows the same circuit, but with a Sprague 150D, 20 V tantalum capacitor replacing the aluminum unit. Outputjump is now about 35 mV , corresponding to an ESR of $70 \mathrm{~m} \Omega$. Figure 3 shows the circuit with a 16 V OS-CON unit. ESR is now only $20 \mathrm{~m} \Omega$.


Figure 1. Aluminum


Figure 2. Tantalum


Figure 3. OS-CON

## Diode Selection

Speed, forward drop, and leakage current are the three main considerations in selecting a catch diode for LT1111 converters. General purpose rectifiers such as the 1N4001 are unsuitable for use in any switching regulator application. Although they are rated at 1 A , the switching time of a 1 N 4001 is in the $10 \mu \mathrm{~s}-50 \mu \mathrm{~s}$ range. At best, efficiency will be severely compromised when these diodes are used; at worst, the circuit may not work at all. Most LT1111 circuits will be well served by a 1 N5818 Schottky diode, or its surface mount equivalent, the MBRS130T3. The combination of 500 mV forward drop at 1 A current, fast turn ON and turn OFF time, and $4 \mu \mathrm{~A}$ to $10 \mu \mathrm{~A}$ leakage current fit nicely with LT1111 requirements. At peak switch currents of 100 mA or less, a 1 N 4148 signal diode may be used. This diode has leakage current in the $1 \mathrm{nA}-5 \mathrm{nA}$ range at $25^{\circ} \mathrm{C}$ and lower cost than a 1N5818. (You can also use them to get your circuit up and running, but beware of destroying the diode at 1A switch currents.)

## Step-Up (Boost Mode) Operation

A step-up DC-DC converter delivers an output voltage higher than the input voltage. Step-up converters are not short circuit protected since there is a DC path from input to output.

The usual step-up configuration for the LT1111 is shown in Figure 4. The LT1111 first pulls SW1 low causing $\mathrm{V}_{\text {IN }}$ $V_{\text {CESAT }}$ to appear across L1. A current then builds up in L1. At the end of the switch ON time the current in L1 is ${ }^{1}$ :

$$
\begin{equation*}
\mathrm{I}_{\text {PEAK }}=\frac{V_{I N}}{L} \mathrm{t}_{\mathrm{ON}} \tag{20}
\end{equation*}
$$

Note 1: This simple expression neglects the effect of switch and coil resistance. This is taken into account in the "Inductor Selection" section.

## APPLICATIONS INFORMATION



Figure 4. Step-Up Mode Hookup. Refer to Table 1 for Component Values

Immediately after switch turn off, the SW1 voltage pin starts to rise because current cannot instantaneously stop flowing in L1. When the voltage reaches $V_{O U T}+V_{D}$, the inductor current flows through D1 into C1, increasing $V_{\text {OUT. }}$ This action is repeated as needed by the LT1111 to keep $V_{F B}$ at the internal reference voltage of 1.25 V . R1 and R2 set the output voltage according to the formula

$$
\begin{equation*}
V_{\text {OUT }}=\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)(1.25 \mathrm{~V}) \tag{21}
\end{equation*}
$$

## Step-Down (Buck Mode) Operation

A step-down DC-DC converter converts a higher voltage to a lower voltage. The usual hookup for an LT1111 based step-down converter is shown in Figure 5.

Figure 5. Step-Down Mode Hookup


When the switch turns on, SW2 pulls up to $\mathrm{V}_{1 N}-\mathrm{V}_{S W}$. This puts a voltage across $L 1$ equal to $\mathrm{V}_{\mathbb{I}}-\mathrm{V}_{S W}-\mathrm{V}_{\text {OUT }}$, causing a current to build up in L1. At the end of the switch ON time, the current in L1 is equal to

$$
\begin{equation*}
I_{\text {PEAK }}=\frac{V_{I N}-V_{S W}-V_{O U T}}{L} t_{O N} . \tag{22}
\end{equation*}
$$

When the switch turns off, the SW2 pin falls rapidly and actually goes below ground. D1 turns on when SW2 reaches 0.4 V below ground. D1 MUST BE A SCHOTTKY DIODE. The voltage at SW2 must never be allowed to go below -0.5 V . A silicon diode such as the 1 N 4933 will allow SW2 to go to - 0.8 V , causing potentially destructive power dissipation inside the LT1111. Output voltage is determined by

$$
\begin{equation*}
V_{O U T}=\left(1+\frac{R 2}{R 1}\right)(1.25 \mathrm{~V}) \tag{23}
\end{equation*}
$$

R3 programs switch current limit. This is especially important in applications where the input varies over a wide range. Without R3, the switch stays on for a fixed time each cycle. Under certain conditions the current in L1 can build up to excessive levels, exceeding the switch rating and/or saturating the inductor. The $100 \Omega$ resistor programs the switch to turn off when the current reaches approximately 700 mA . When using the LT1111 in stepdown mode, output voltage should be limited to 6.2 V or less. Higher output voltages can be accommodated by inserting a 1 N5818 diode in series with the SW2 pin (anode connected to SW2).

## Higher Current Step-Down Operation

Output current can be increased by using a discrete PNP pass transistor as shown in Figure 6. R1 serves as a current limit sense. When the voltage drop across R1 equals a $V_{B E}$, the switch turns off. For temperature compensation a Schottky diode can be inserted in series with the $\mathrm{I}_{\text {LIM }}$ pin. This also lowers the maximum drop across R1 to $V_{B E}-V_{D}$, increasing efficiency. As shown, switch current is limited to 2A. Inductor value can be calculated based on formulas in the "Inductor Selection Step-Down

## APPLICATIONS INFORMATION

Converter" section with the following conservative expression for $\mathrm{V}_{\mathrm{SW}}$ :

$$
\begin{equation*}
V_{S W}=V_{R 1}+V_{Q 1 S A T} \approx 1.0 \mathrm{~V} \tag{24}
\end{equation*}
$$

R2 provides a current path to turn off Q1. R3 provides base drive to Q1. R4 and R5 set output voltage. A PMOS FET can be used in place of $\mathrm{Q1}$ when $\mathrm{V}_{\text {IN }}$ is between 10 V and 20 V .

## Inverting Configurations

The LT1111 can be configured as a positive-to-negative converter (Figure 7), or a negative-to-positive converter (Figure 8). In Figure 7, the arrangement is very similar to a step-down, except that the high side of the feedback is referred to ground. This level shifts the output negative. As in the step-down mode, D1 must be a Schottky diode, and $\left|\mathrm{V}_{\text {OUT }}\right|$ should be less than 6.2V. More negative output voltages can be accommodated as in the prior section.

In Figure 8, the input is negative while the output is positive. In this configuration, the magnitude of the input voltage can be higher or lower than the output voltage. A level shift, provided by the PNP transistor, supplies proper polarity feedback information to the regulator.

## Using the lum Pin

The LT1111 switch can be programmed to turn off at a set switch current, a feature not found on competing devices. This enables the input to vary over a wide range without exceeding the maximum switch rating or saturating the inductor. Consider the case where analysis shows the LT1111 must operate at an 800 mA peak switch current with a 2.0 V input. If $\mathrm{V}_{\text {IN }}$ rises to 4 V , the peak switch current will rise to 1.6 A , exceeding the maximum switch current rating. With the proper resistor selected (see the "Maximum Switch Current vs R LIM" characteristic), the switch current will be limited to 800 mA , even if the input voltage increases.

Another situation where the l LIM feature is useful occurs when the device goes into continuous mode operation. This occurs in step-up mode when

$$
\begin{equation*}
\frac{V_{O U T}+V_{\text {DIODE }}}{V_{I N}-V_{S W}}<\frac{1}{1-D C} . \tag{25}
\end{equation*}
$$



Figure 6. Q1 Permits Higher-Current Switching. LT1111 Functions as Controller.


Figure 7. Positive-to-Negative Converter


Figure 8. Negative-to-Positive Converter
When the input and output voltages satisfy this relationship, inductor current does not go to zero during the switch OFF time. When the switch turns on again, the current ramp starts from the non-zero current level in the inductor just prior to switch turn on. As shown in Figure 9, the inductor current increases to a high level before the

## APPLICATIONS IIFORMATION

comparator turns off the oscillator. This high current can cause excessive output ripple and requires oversizing the output capacitor and inductor. With the lim feature, however, the switch current turns off at a programmed level as shown in Figure 10, keeping output ripple to a minimum.


Figure 9. No Current Limit Causes Large Inductor Current Build-Up


Figure 10. Current Limit Keeps Inductor Current Under Control


Figure 11. LT1111 Current Limit Circuitry
Figure 11 details current limit circuitry. Sense transistor Q1, whose base and emitter are paralleled with power switch Q2, is ratioed such that approximately $0.5 \%$ of Q2's collector current flows in Q1's collector. This current is passed through internal $80 \Omega$ resistor R1 and out through the $l_{\text {LIM }}$ pin. The value of the external resistor connected between $I_{\text {LIM }}$ and $V_{\text {IN }}$ sets the current limit. When sufficient switch current flows to develop a $\mathrm{V}_{\mathrm{BE}}$ across $\mathrm{R} 1+$
$R_{\text {LIM, }}$, Q3 turns on and injects current into the oscillator, turning off the switch. Delay through this circuitry is approximately $1 \mu \mathrm{~s}$. The current trip point becomes less accurate for switch ON times less than $3 \mu \mathrm{~s}$. Resistor values programming switch 0 N time for $1 \mu \mathrm{~s}$ or less will cause spurious response in the switch circuitry although the device will still maintain output regulation.

## Using the Gain Block

The gain block (GB) on the LT1111 can be used as an error amplifier, low battery detector or linear post regulator. The gain block itself is a very simple PNP input op amp with an open collector NPN output. The negative input of the gain block is tied internally to the 1.25 V reference. The positive input comes out on the SET pin.

Arrangement of the gain block as a low battery detector is straightforward. Figure 12 shows hookup. R1 and R2 need only be low enough in value so that the bias current of the SET input does not cause large errors. $33 \mathrm{k} \Omega$ for R2 is adequate. R3 can be added to introduce a small amount of hysteresis. This will cause the gain block to "snap" when the trip point is reached. Values in the $1 \mathrm{M}-10 \mathrm{M}$ range are optimal. The addition of R3 will change the trip point, however.


Figure 12. Setting Low Battery Detector Trip Point

## APPLICATIONS INFORMATION

Table 1. Component Selection for Common Converters

| $\begin{gathered} \text { INPUT } \\ \text { VOLTAGE } \end{gathered}$ | $\begin{aligned} & \text { OUTPUT } \\ & \text { VOLTAGE } \end{aligned}$ | OUTPUT CURRENT (MIN) | CIRCUIT FIGURE | INDUCTOR VALUE | INDUCTOR PART NUMBER | CAPACITOR VALUE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2.0-3.1 | 5 | 90 mA | 4 | $15 \mu \mathrm{H}$ | S CD75-750K | $33 \mu \mathrm{~F}$ | * |
| 2.0-3.1 | 5 | 10 mA | 4 | $47 \mu \mathrm{H}$ | S CD54-470K, C CTX50-1 | 10 F |  |
| 2.0-3.1 | 12 | 30 mA | 4 | $15 \mu \mathrm{H}$ | S CD75-150K | $22 \mu \mathrm{~F}$ |  |
| 2.0-3.1 | 12 | 10 mA | 4 | $47 \mu \mathrm{H}$ | S CD54-470K, C CTX50-1 | 10رF |  |
| 5 | 12 | 90 mA | 4 | $33 \mu \mathrm{H}$ | S CD75-330K | $22 \mu \mathrm{~F}$ |  |
| 5 | 12 | 30 mA | 4 | $47 \mu \mathrm{H}$ | S CD75-470K, C CTX50-1 | $15 \mu \mathrm{~F}$ |  |
| 6.5-11 | 5 | 50 mA | 5 | $15 \mu \mathrm{H}$ | S CD54-150K | $47 \mu \mathrm{~F}$ | ** |
| 12-20 | 5 | 300 mA | 5 | $56 \mu \mathrm{H}$ | S CD105-560K, C CTX50-4 | $47 \mu \mathrm{~F}$ | ** |
| 20-30 | 5 | 300 mA | 5 | $120 \mu \mathrm{H}$ | S CD105-121K, C CTX100-4 | $47 \mu \mathrm{~F}$ | ** |
| 5 | -5 | 75 mA | 6 | $56 \mu \mathrm{H}$ | S CD75-560K, C CTX50-4 | $47 \mu \mathrm{~F}$ |  |
| 12 | -5 | 250 mA | 6 | $120 \mu \mathrm{H}$ | S CD105-121K, C CTX100-4 | $100 \mu \mathrm{~F}$ | ** |

S = Sumida
$C=$ Coiltronics

* Add $47 \Omega$ from $\mathrm{I}_{\text {LIM }}$ to $V_{\text {IN }}$
** Add $220 \Omega$ from $\mathrm{L}_{\mathrm{LI}}$ to $\mathrm{V}_{\mathrm{IN}}$

Table 2. Inductor Manufacturers

| MANUFACTURER | PART NUMBERS |
| :--- | :--- |
| Coiltronics International | CTX100-4 Series |
| 984 S.W. 13th Court | Surface Mount |
| Pompano Beach, FL 33069 |  |
| 305-781-8900 | Type 8RBS |
| Toko America Incorporated |  |
| 1250 Feehanville Drive |  |
| Mount Prospect, IL 60056 |  |
| $312-297-0070$ | CD54 |
| Sumida Electric Co. USA | CDR74 |
| $708-956-0666$ | CDR105 |
|  | Surface Mount |

Table 3. Capacitor Manufacturers

| MANUFACTURER | PART NUMBERS |
| :--- | :--- |
| Sanyo Video Components | OS-CON Series |
| 1201 Sanyo Avenue |  |
| San Diego, CA 92073 |  |
| $619-661-6322$ | PL Series |
| Nichicon America Corporation |  |
| 927 East State Parkway |  |
| Schaumberg, IL 60173 <br> $708-843-7500$ |  |
| Sprague Electric Company | 150D Solid Tantalums |
| Lower Main Street | 550D Tantalex |
| Sanford, ME 04073 |  |
| 207-324-4140 |  |
| Matsu0 | 267 Series |

## TYPICAL APPLICATIONS




LT1111•TA16


## TYPICAL APPLICATIONS



LTH111•TA17

Voltage Controlled Positive-to-Negative Converter


* L1 = COILTRONICS CTX20-4

LT1111•TA19
$\dagger$ ZETEX INC. 516-543-7100
High Power, Low Quiescent Current Step-Down Converter
 LT1173

## features

- Operates at Supply Voltages From 2.0V to 30V
- Consumes Only $110 \mu \mathrm{~A}$ Supply Current
- Works in Step-Up or Step-Down Mode
- Only Three External Components Required
- Low Battery Detector Comparator On-Chip
- User-Adjustable CurrentLimit
- Internal 1A Power Switch
- Fixed or Adjustable Output Voltage Versions
- Space Saving 8-Pin MiniDIP or S08 Package


## APPLICATIONS

- Flash Memory Vpp Generators
- 3 V to $5 \mathrm{~V}, 5 \mathrm{~V}$ to 12 V Converters
- 9 V to $5 \mathrm{~V}, 12 \mathrm{~V}$ to 5 V Converters
- LCD Bias Generators
- Peripherals and Add-On Cards
- Battery Backup Supplies
- Laptop and Palmtop Computers
- Cellular Telephones
- Portable Instruments


## DESCRIPTIOn

The LT1173 is a versatile micropower DC-DC converter. The device requires only three external components to deliver a fixed output of 5 V or 12V. Supply voltage ranges from 2.0 V to 12 V in step-up mode and to 30 V in step-down mode. The LT1173 functions equally well in step-up, stepdown or inverting applications.

The LT1173 consumes just $110 \mu \mathrm{~A}$ supply current at standby, making it ideal for applications where low quiescent current is important. The device can deliver 5 V at 80 mA from a 3 V input in step-up mode or 5 V at 200 mA from a 12 V input in step-down mode.

Switch current limit can be programmed with a single resistor. An auxiliary gain block can be configured as a low battery detector, linear post regulator, under voltage lockout circuit or error amplifier.

For input sources of less than 2V, use the LT1073.

TYPICAL APPLICATIONS
Logic Controlled Flash Memory Vpp Generator


Vpp Output


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage (VIN)
36 V
SW1 Pin Voltage (VSW1) ..........................................50V
SW2 Pin Voltage (VW2) ........................... -0.5 V to $\mathrm{V}_{\mathrm{IN}}$
Feedback Pin Voltage (LT1173) .5 V
Sense Pin Voltage (LT1173, -5, -12) .......................36V
Maximum Power Dissipation ............................ 500 mW
Maximum Switch Current ......................................1.5A
Operating Temperature Range .................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature, (Soldering, 10 sec .) ................ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1173CN8 <br> LT1173CN8-5 <br> LT1173CN8-12 |
|  |  |
|  | LT1173CS8 <br> LT1173CS8-5 <br> LT1173CS8-12 |
|  | PART MARKING |
|  | $\begin{aligned} & 1173 \\ & 17305 \end{aligned}$ |
|  | 17312 |

## ELECTRICAL CHPRACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{IN}}=3 \mathrm{~V}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{0}$ | Quiescent Current | Switch Off |  | $\bullet$ |  | 110 | 150 | $\mu \mathrm{A}$ |
| 10 | Quiescent Current, Boost Mode Configuration | No Load | LT1173-5 |  |  | 135 |  | $\mu \mathrm{A}$ |
|  |  |  | LT1173-12 |  |  | 250 |  | $\mu \mathrm{A}$ |
| $V_{\text {IN }}$ | Input Voltage | Step-Up Mode |  | $\bullet$ | 2.0 |  | 12.6 | V |
|  |  | Step-Down Mode |  | $\bullet$ |  |  | 30 | V |
|  | Comparator Trip Point Voltage | LT1173 (Note 1) |  | $\bullet$ | 1.20 | 1.245 | 1.30 | V |
| $V_{\text {OUT }}$ | Output Sense Voltage | LT1173-5 (Note 2) |  | $\bullet$ | 4.75 | 5.00 | 5.25 | V |
|  |  | LT1173-12 (Note 2) |  | $\bullet$ | 11.4 | 12.0 | 12.6 | V |
|  | Comparator Hysteresis | LT1173 |  | $\bullet$ |  | 5 | 10 | mV |
|  | Output Hysteresis | LT1173-5 |  | $\bullet$ |  | 20 | 40 | mV |
|  |  | LT1173-12 |  | $\bullet$ |  | 50 | 100 | mV |
| fosc | Oscillator Frequency |  |  | $\bullet$ | 18 | 24 | 30 | kHz |
|  | Duty Cycle | Full Load |  | $\bullet$ | 47 | 55 | 63 | \% |
| ton | Switch ON Time | $\mathrm{I}_{\text {LIM }}$ tied to $\mathrm{V}_{\text {IN }}$ |  | $\bullet$ | 17 | 23 | 32 | $\mu \mathrm{S}$ |
|  | Feedback Pin Bias Current | LT1173, $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  | $\bullet$ |  | 10 | 50 | $n \mathrm{~A}$ |
|  | Set Pin Bias Current | $\mathrm{V}_{\text {SET }}=\mathrm{V}_{\text {REF }}$ |  | $\bullet$ |  | 20 | 100 | nA |
| $\mathrm{V}_{\text {OL }}$ | Gain Block Output Low | $\mathrm{I}_{\text {SINK }}=100 \mu \mathrm{~A}, \mathrm{~V}_{\text {SET }}=1.00 \mathrm{~V}$ |  | $\bullet$ |  | 0.15 | 0.4 | V |
|  | Reference Line Regulation | $2.0 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq 5 \mathrm{~V}$ |  | $\bullet$ |  | 0.2 | 0.4 | \%N |
|  |  | $5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq$ |  | $\bullet$ |  | 0.02 | 0.075 | \% N |
| $\overline{V_{S A T}}$ | SW SAT $^{\text {Voltage, Step-Up Mode }}$ | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}, \mathrm{I}_{\text {SW }}=650 \mathrm{~mA}$ |  | $\bullet$ |  | 0.5 | 0.65 | V |
|  |  | $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}, \mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  |  |  | 0.8 | 1.0 | V |
|  |  |  |  | $\bullet$ |  |  | 1.4 | V |



| SYMBOL | PARAMETER <br> SW SAT Voltage, Step-Down Mode | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SAT }}$ |  | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{ISW}=650 \mathrm{~mA}$ |  |  | 1.1 | 1.5 | V |
|  |  |  | $\bullet$ |  |  | 1.7 | V |
| A | Gain Block Gain | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ (Note 3) | $\bullet$ | 400 | 1000 |  | VN |
|  | Current Limit | $220 \Omega$ to LIIM $^{\text {to }} \mathrm{V}_{\text {IN }}$ |  |  | 400 |  | mA |
|  | Current Limit Temperature Coeff. |  | $\bullet$ |  | -0.3 |  | $\% /{ }^{\circ} \mathrm{C}$ |
|  | Switch OFF Leakage Current | Measured at SW1 Pin |  |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {SW2 }}$ | Maximum Excursion Below GND | $\mathrm{I}_{\text {SW } 1} \leq 10 \mu \mathrm{~A}$, Switch 0ff |  |  | -400 | -350 | mV |

The denotes the specifications which apply over the full operating temperature range.
Note 1: This specification guarantees that both the high and low trip points of the comparator fall within the 1.20 V to 1.30 V range.

Note 2: The output voltage waveform will exhibit a sawtooth shape due to the comparator hysteresis. The output voltage on the fixed output versions will always be within the specified range.
Note 3: $100 \mathrm{k} \Omega$ resistor connected between a 5 V source and the AO pin.

## TYPICAL PGRFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS


## PIn functions

$\mathrm{I}_{\mathrm{LIM}}$ (Pin 1): Connect this pin to $\mathrm{V}_{\text {IN }}$ for normal use. Where lower current limit is desired, connect a resistor between $\mathrm{I}_{\mathrm{LIM}}$ and $\mathrm{V}_{\mathrm{IN}}$. A $220 \Omega$ resistor will limit the switch current to approximately 400 mA .
$V_{\text {IN }}$ (Pin 2): Input supply voltage.
SW1 (Pin 3): Collector of power transistor. For step-up mode connect to inductor/diode. For step-down mode connect to $\mathrm{V}_{\mathrm{IN}}$.
SW2 (Pin 4): Emitter of power transistor. For step-up mode connect to ground. For step-down mode connect to inductor/diode. This pin must never be allowed to go more than a Schottky diode drop below ground.

GND (Pin 5): Ground.
AO (Pin 6): Auxiliary Gain Block (GB) output. Open collector, can sink $100 \mu \mathrm{~A}$.
SET (Pin 7): GB input. GB is an op amp with positive input connected to SET pin and negative input connected to 1.245V reference.

FB/SENSE (Pin 8): On the LT1173 (adjustable) this pin goes to the comparator input. On the LT1173-5 and LT1173-12, this pin goes to the internal application resistor that sets output voltage.

## BLOCK DIAGRAMS



LT1173-5, -12


## LTII73 OPGRATION

The LT1173 is a gated oscillator switcher. This type architecture has very low supply current because the switch is cycled only when the feedback pin voltage drops below the reference voltage. Circuit operation can best be understood by referring to the LT1173 block diagram. Comparator A1 compares the feedback pin voltage with the 1.245 V reference voltage. When feedback drops below 1.245 V , A1 switches on the 24 kHz oscillator. The driver amplifier boosts the signal level to drive the output NPN power switch. An adaptive base drive circuit senses switch current and provides just enough base drive to ensure switch saturation without overdriving the switch, resulting in higher efficiency. The switch cycling action raises the output voltage and feedback pin voltage. When the feedback voltage is sufficient to trip A1, the oscillator is gated off. A small amount of hysteresis built into A1 ensures loop stability without external frequency compensation. When the comparator is low the oscillator and all high current circuitry is turned off, lowering device quiescent current to just $110 \mu \mathrm{~A}$, for the reference, A 1 and A 2 .

The oscillator is set internally for $23 \mu \mathrm{~s} 0 \mathrm{~N}$ time and $19 \mu \mathrm{~s}$ OFF time, optimizing the device for circuits where VOUT and $\mathrm{V}_{\text {IN }}$ differ by roughly a factor of 2 . Examples include a 3 V to 5 V step-up converter or a 9 V to 5 V step-down converter.

A2 is a versatile gain block that can serve as a low battery detector, a linear post regulator, or drive an under voltage lockout circuit. The negative input of A2 is internally connected to the 1.245 V reference. A resistor divider from $V_{\text {IN }}$ to GND, with the mid-point connected to the SET pin provides the trip voltage in a low battery detector application. The gain block output (AO) can sink 100 $\mu \mathrm{A}$ (use a 47k resistor pull-up to +5 V ). This line can signal a microcontroller that the battery voltage has dropped below the preset level.

A resistor connected between the $\mathrm{I}_{\mathrm{LIM}}$ pin and $\mathrm{V}_{I N}$ sets maximum switch current. When the switch current exceeds the set value, the switch cycle is prematurely terminated. If current limit is not used, $\mathrm{l}_{\text {LIM }}$ should be tied directly to $\mathrm{V}_{\text {IN }}$. Propagation delay through the current limit circuitry is approximately $2 \mu \mathrm{~s}$.
In step-up mode the switch emitter (SW2) is connected to ground and the switch collector (SW1) drives the inductor; in step-down mode the collector is connected to $\mathrm{V}_{\mathrm{IN}}$ and the emitter drives the inductor.

The LT1173-5 and LT1173-12 are functionally identical to the LT1173. The -5 and -12 versions have on-chip voltage setting resistors for fixed 5 V or 12 V outputs. Pin 8 on the fixed versions should be connected to the output. No external resistors are needed.

## APPLICATIONS INFORMATION

## Measuring Input Current at Zero or Light Load

Obtaining meaningful numbers for quiescent current and efficiency at low output current involves understanding how the LT1173 operates. At very low or zero load current, the device is idling for seconds at a time. When the output voltage falls enough to trip the comparator, the power switch comes on for a few cycles until the output voltage rises sufficiently to overcome the comparator hysteresis. When the power switch is on, inductor current builds up to hundreds of milliamperes. Ordinary digital multimeters are not capable of measuring average current because of bandwidth and dynamic range limitations. A different
approach is required to measure the $100 \mu \mathrm{~A}$ off-state and 500 mA on-state currents of the circuit.

Quiescent current can be accurately measured using the circuit in Figure 1. $\mathrm{V}_{\text {SET }}$ is set to the input voltage of the LT1173. The circuit must be "booted" by shorting V2 to $V_{\text {SET }}$. After the LT1173 output voltage has settled, disconnect the short. Input voltage is V2, and average input current can be calculated by this formula:

$$
\begin{equation*}
I_{N}=\frac{V 2-V 1}{100 \Omega} \tag{01}
\end{equation*}
$$

## APPLICATIONS IMFORMATION



Figure 1. Test Circuit Measures No Load Quiescent Current of LT1073 Converter

## Inductor Selection

A DC-DC converter operates by storing energy as magnetic flux in an inductor core, and then switching this energy into the load. Since it is flux, not charge, that is stored, the output voltage can be higher, lower, or opposite in polarity to the input voltage by choosing an appropriate switching topology. To operate as an efficient energy transfer element, the inductor must fulfill three requirements. First, the inductance must be low enough for the inductor to store adequate energy under the worst case condition of minimum input voltage and switch ON time. The inductance must also be high enough so that maximum current ratings of the LT1173 and inductor are not exceeded at the other worst case condition of maximum input voltage and ON time. Additionally, the inductor core must be able to store the required flux; i.e., it must not saturate. At power levels generally encountered with LT1173 based designs, small axial leaded units with saturation current ratings in the 300 mA to 1 A range (depending on application) are adequate. Lastly, the inductor must have sufficiently low DC resistance so that excessive power is not lost as heat in the windings. An additional consideration is Electro-Magnetic Interference (EMI). Toroid and pot core type inductors are recommended in applications where EMI must be kept to a minimum; for example, where there are sensitive analog circuitry or transducers nearby. Rod core types are a less expensive choice where EMI is not a problem.

Specifying a proper inductor for an application requires first establishing minimum and maximum input voltage, output voltage, and output current. Ina step-up converter,
the inductive events add to the input voltage to produce the output voltage. Power required from the inductor is determined by

$$
\begin{equation*}
P_{L}=\left(V_{\text {OUT }}+V_{D}-V_{\text {IN }}\right)\left(I_{\text {OUT }}\right) \tag{02}
\end{equation*}
$$

where $V_{D}$ is the diode drop ( 0.5 V for a 1 N 5818 Schottky). Energy required by the inductor per cycle must be equal or greater than

$$
\begin{equation*}
\frac{P_{L}}{F_{0 S C}} \tag{03}
\end{equation*}
$$

in order for the converter to regulate the output.
When the switch is closed, current in the inductor builds according to

$$
\begin{equation*}
L_{L}(t)=\frac{V_{\mathbb{N}}}{R^{\prime}}\left(1-e^{\frac{-R^{\prime} t}{L}}\right) \tag{04}
\end{equation*}
$$

where $\mathrm{R}^{\prime}$ is the sum of the switch equivalent resistance ( $0.8 \Omega$ typical at $25^{\circ} \mathrm{C}$ ) and the inductor DC resistance. When the drop across the switch is small compared to $\mathrm{V}_{\mathrm{IN}}$, the simple lossless equation

$$
\begin{equation*}
I_{L}(t)=\frac{V_{I N}}{L} t \tag{05}
\end{equation*}
$$

can be used. These equations assume that at $t=0$, inductor current is zero. This situation is called "discontinuous mode operation" in switching regulator parlance. Setting " t " to the switch ON time from the LT1173 specification table (typically $23 \mu \mathrm{~s}$ ) will yield ipEAK for a specific "L" and VIN. Once ípeak is known, energy in the inductor at the end of the switch ON time can be calculated as

$$
\begin{equation*}
\mathrm{E}_{\mathrm{L}}=\frac{1}{2} \mathrm{Li}_{\mathrm{PEAK}}^{2} \tag{06}
\end{equation*}
$$

$E_{L}$ must be greater than $P_{L} / F_{0 S c}$ for the converter to deliver the required power. For best efficiency ípeak should be kept to 1A or less. Higher switch currents will cause excessive drop across the switch resulting in reduced efficiency. In general, switch current should be held to as low a value as possible in order to keep switch, diode and inductor losses at a minimum.

## APPLICATIONS INFORMATION

As an example, suppose 9 V at 50 mA is to be generated from a 3 V input. Recalling Equation 02 ,

$$
\begin{equation*}
P_{L}=(9 \mathrm{~V}+0.5 \mathrm{~V}-3 \mathrm{~V})(50 \mathrm{~mA})=325 \mathrm{~mW} . \tag{07}
\end{equation*}
$$

Energy required from the inductor is

$$
\begin{equation*}
\frac{\mathrm{P}_{\mathrm{L}}}{\mathrm{~F}_{\mathrm{OSC}}}=\frac{325 \mathrm{~mW}}{24 \mathrm{kHz}}=13.5 \mu \mathrm{~J} . \tag{08}
\end{equation*}
$$

Picking an inductor value of $100 \mu \mathrm{H}$ with $0.2 \Omega$ DCR results in a peak switch current of

$$
\begin{equation*}
\mathrm{i}_{\text {PEAK }}=\frac{3 V}{1 \Omega}\left(1-\mathrm{e}^{\frac{-1 \Omega \cdot 23 \mu \mathrm{~s}}{100 \mu \mathrm{H}}}\right)=616 \mathrm{~mA} . \tag{09}
\end{equation*}
$$

Substituting $i_{\text {PEAK }}$ into Equation 04 results in

$$
\begin{equation*}
E_{L}=\frac{1}{2}(100 \mu \mathrm{H})(0.616 \mathrm{~A})^{2}=19.0 \mu \mathrm{~J} . \tag{10}
\end{equation*}
$$

Since $19 \mu \mathrm{~J}>13.5 \mu \mathrm{~J}$ the $100 \mu \mathrm{H}$ inductor will work. This trial-and-error approach can be used to select the optimum inductor. Keep in mind the switch current maximum rating of 1.5A. If the calculated peak current exceeds this, consider using the LT1073. The 70\% duty cycle of the LT1073 allows more energy per cycle to be stored in the inductor, resulting in more output power.

An inductor's energy storage capability is proportional to its physical size. If the size of the inductor is too large for a particular application, considerable size reduction is possible by using the LT1111. This device is pin compatible with the LT1173 but has a 72 kHz oscillator, thereby reducing inductor and capacitor size requirements by a factor of three.

For both positive-to-negative (Figure 7) and negative-topositive configurations (Figure 8), all the output power must be generated by the inductor. In these cases

$$
\begin{equation*}
P_{L}=\left(\left|V_{\text {OUT }}\right|+V_{D}\right)\left(I_{\text {OUT }}\right) . \tag{11}
\end{equation*}
$$

In the positive-to-negative case, switch drop can be modeled as a 0.75 V voltage source in series with a $0.65 \Omega$ resistor so that

$$
\begin{equation*}
V_{L}=V_{I N}-0.75 \mathrm{~V}-I_{L}(0.65 \Omega) . \tag{12}
\end{equation*}
$$

In the negative-to-positive case, the switch saturates and the $0.8 \Omega$ switch 0 N resistance value given for Equation 04 can be used. In both cases inductor design proceeds from Equation 03.

The step-down case is different than the preceeding three in that the inductor current flows through the load in a step-downtopology (Figure6). Current through the switch should be limited to $\sim 650 \mathrm{~mA}$ in step-down mode. This can be accomplished by using the $\mathrm{I}_{\text {LIM }}$ pin. With input voltages in the range of 12 V to 25 V , a 5 V output at 300 mA can be generated with a $220 \mu \mathrm{H}$ inductor and $100 \Omega$ resistor in series with the ILIM pin. With a 20 V to 30 V input range, a $470 \mu \mathrm{H}$ inductor should be used along with the $100 \Omega$ resistor.

## Capacitor Selection

Selecting the right output capacitor is almost as important as selecting the right inductor. A poor choice for a filter capacitor can result in poor efficiency and/or high output ripple. Ordinary aluminum electrolytics, while inexpensive and readily available, may have unacceptably poor equivalent series resistance (ESR) and ESL (inductance). There are low-ESR aluminum capacitors on the market specifically designed for switch mode DC-DC converters which work much better than general-purpose units. Tantalum capacitors provide still better performance at more expense. We recommend OS-CON capacitors from Sanyo Corporation (San Diego, CA). These units are physically quite small and have extremely Iow ESR. To illustrate, Figures 2, 3, and 4 show the output voltage of an LT1173 based converter with three $100 \mu \mathrm{~F}$ capacitors. The peak switch current is 500 mA in all cases. Figure 2 shows a Sprague 501D, 25V aluminum capacitor. Vout jumps by over 120 mV when the switch turns off, followed by a drop in voltage as the inductor dumps into the capacitor. This works out to be an ESR of over $240 \mathrm{~m} \Omega$. Figure 3 shows the same circuit, but with a Sprague 150D, 20 V tantalum capacitor replacing the aluminum unit. Output jump is now about 35 mV , corresponding to an ESR of $70 \mathrm{~m} \Omega$. Figure 4 shows the circuit with a 16 V OS-CON unit. ESR is now only $20 \mathrm{~m} \Omega$.

## APPLICATIONS INFORMATION



Figure 2. Aluminum


Figure 3. Tantalum


Figure 4. OS-CON

In very low power applications where every microampere is important, leakage current of the capacitor must be considered. The OS-CON units do have leakage current in the $5 \mu \mathrm{~A}$ to $10 \mu \mathrm{~A}$ range. If the load is also in the microampere range, a leaky capacitor will noticeably decrease efficiency. In this type application tantalum capacitors are the best choice, with typical leakage currents in the $1 \mu \mathrm{~A}$ to $5 \mu \mathrm{~A}$ range.

## Diode Selection

Speed, forward drop, and leakage current are the three main considerations in selecting a catch diode for LT1173 converters. General purpose rectifiers such as the 1 N 4001 are unsuitable for use in any switching regulator application. Although they are rated at 1A, the switching time of a 1 N 4001 is in the $10 \mu \mathrm{~s}-50 \mu \mathrm{~s}$ range. At best, efficiency will be severely compromised when these diodes are used; at worst, the circuit may not work at all. Most LT1173 circuits will be well served by a 1 N5818 Schottky diode. The combination of 500 mV forward drop at 1 A current, fast turn $O N$ and turn OFF time, and $4 \mu \mathrm{~A}$ to $10 \mu \mathrm{~A}$ leakage current fit nicely with LT1173 requirements. At peak switch currents of 100 mA or less, a 1 N4148 signal diode may be used. This diode has leakage current in the 1 nA $5 n A$ range at $25^{\circ} \mathrm{C}$ and lower cost than a 1 N 5818 . (You can also use them to get your circuit up and running, but beware of destroying the diode at 1 A switch currents.) In situations where the load is intermittent and the LT1173 is idling most of the time, battery life can sometimes be extended by using a silicon diode such as the 1 N 4933 , which can handle 1A but has leakage current of less than $1 \mu \mathrm{~A}$. Efficiency will decrease somewhat compared to a 1N5818 while delivering power, but the lower idle current may be more important.

## Step-Up (Boost Mode) Operation

A step-up DC-DC converter delivers an output voltage higher than the input voltage. Step-up converters are not short circuit protected since there is a DC path from input to output.

The usual step-up configuration for the LT1173 is shown in Figure 5. The LT1173 first pulls SW1 low causing $\mathrm{V}_{\mathrm{IN}}-$ $V_{\text {CESAT }}$ to appear across L1. A current then builds up in L1. At the end of the switch ON time the current in L1 is ${ }^{1}$ :

$$
\begin{equation*}
i_{\text {PEAK }}=\frac{V_{I N}}{L} t_{\text {ON }} \tag{13}
\end{equation*}
$$



Figure 5. Step-Up Mode Hookup. Refer to Table 1 for Component Values

Immediately after switch turn off, the SW1 voltage pin starts to rise because current cannot instantaneously stop flowing in L1. When the voltage reaches $\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{D}}$, the inductor current flows through D1 into C1, increasing $V_{\text {OUT. }}$ This action is repeated as needed by the LT1173 to

Note 1: This simple expression neglects the effect of switch and coil resistance. This is taken into account in the "Inductor Selection" section.

## APPLICATIONS INFORMATION

keep $V_{F B}$ at the internal reference voltage of 1.245 V . R1 and R2 set the output voltage according to the formula

$$
\begin{equation*}
V_{\text {OUT }}=\left(1+\frac{R 2}{R 1}\right)(1.245 \mathrm{~V}) \tag{14}
\end{equation*}
$$

## Step-Down (Buck Mode) Operation

A step-down DC-DC converter converts a higher voltage to a lower voltage. The usual hookup for an LT1173 based step-down converter is shown in Figure 6.


Figure 6. Step-Down Mode Hookup
When the switch turns on, SW2 pulls up to $\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\text {SW }}$. This puts a voltage across $L 1$ equal to $V_{I N}-V_{S W}-V_{O U T}$, causing a current to build up in L1. At the end of the switch ON time, the current in L1 is equal to

$$
\begin{equation*}
i_{\text {PEAK }}=\frac{V_{I N}-V_{S W}-V_{O U T}}{L} t_{O N} \tag{15}
\end{equation*}
$$

When the switch turns off, the SW2 pin falls rapidly and actually goes below ground. D1 turns on when SW2 reaches 0.4 V below ground. D1 MUST BE A SCHOTTKY DIODE. The voltage at SW2 must never be allowed to go below-0.5V. A silicon diode such as the 1 N 4933 will allow SW2 to go to - 0.8 V , causing potentially destructive power dissipation inside the LT1173. Output voltage is determined by

$$
\begin{equation*}
V_{\text {OUT }}=\left(1+\frac{R 2}{R 1}\right)(1.245 \mathrm{~V}) \tag{16}
\end{equation*}
$$

R3 programs switch current limit. This is especially important in applications where the input varies over a wide range. Without R3, the switch stays on for a fixed time each cycle. Under certain conditions the current in L1 can build up to excessive levels, exceeding the switch rating and/or saturating the inductor. The $100 \Omega$ resistor programs the switch to turn off when the current reaches approximately 800 mA . When using the LT1173 in stepdown mode, output voltage should be limited to 6.2 V or less. Higher output voltages can be accommodated by inserting a 1 N5818 diode in series with the SW2 pin (anode connected to SW2).

## Inverting Configurations

The LT1173 can be configured as a positive-to-negative converter (Figure 7), or a negative-to-positive converter (Figure 8). In Figure 7, the arrangement is very similar to a step-down, except that the high side of the feedback is referred to ground. This level shifts the output negative. As in the step-down mode, D1 must be a Schottky diode, and $\left|V_{\text {OUT }}\right|$ should be less than 6.2V. More negative output voltages can be accomodated as in the prior section.


Figure 7. Positive-to-Negative Converter
In Figure 8, the input is negative while the output is positive. In this configuration, the magnitude of the input voltage can be higher or lower than the output voltage. A level shift, provided by the PNP transistor, supplies proper polarity feedback information to the regulator.

## APPLICATIONS INFORMATION



Figure 8. Negative-to-Positive Converter

## Using the lim Pin

The LT1173 switch can be programmed to turn off at a set switch current, a feature not found on competing devices. This enables the input to vary over a wide range without exceeding the maximum switch rating or saturating the inductor. Consider the case where analysis shows the LT1173 must operate at an 800 mA peak switch current with a 2.0V input. If $\mathrm{V}_{\text {IN }}$ rises to 4 V , the peak switch current will rise to 1.6 A , exceeding the maximum switch current rating. With the proper resistor selected (see the "Maximum Switch Current vs R LIM" characteristic), the switch current will be limited to 800 mA , even if the input voltage increases.

Another situation where the $I_{\text {LIM }}$ feature is useful occurs when the device goes into continuous mode operation. This occurs in step-up mode when

$$
\begin{equation*}
\frac{V_{O U T}+V_{\text {DIODE }}}{V_{I N}-V_{S W}}<\frac{1}{1-D C} . \tag{17}
\end{equation*}
$$

When the input and output voltages satisfy this relationship, inductor current does not go to zero during the switch OFF time. When the switch turns on again, the current ramp starts from the non-zero current level in the inductor just prior to switch turn on. As shown in Figure 9 , the inductor current increases to a high level before the comparator turns off the oscillator. This high current can cause excessive output ripple and requires oversizing the output capacitor and inductor. With the ILIM feature, however, the switch current turns off at a programmed level as shown in Figure 10, keeping output ripple to a minimum.


Figure 9. No Current Limit Causes Large Inductor Current Build-Up


Figure 10. Current Limit Keeps Inductor Current Under Control
Figure 11 details current limit circuitry. Sense transistor Q1, whose base and emitter are paralleled with power switch Q2, is ratioed such that approximately $0.5 \%$ of Q2's collector current flows in Q1's collector. This current is passed through internal $80 \Omega$ resistor R1 and out through the ILIM pin. The value of the external resistor connected between $\mathrm{I}_{\mathrm{LIM}}$ and $\mathrm{V}_{\mathbb{I N}}$ sets the current limit. When sufficient switch current flows to develop a $V_{B E}$ across R1 + R $\mathrm{R}_{\mathrm{LIM}}$, Q3 turns on and injects current into the oscillator, turning off the switch. Delay through this circuitry is approximately $2 \mu \mathrm{~s}$. The current trip point becomes less accurate for switch $0 N$ times less than $4 \mu \mathrm{~s}$. Resistor values programming switch ON time for $2 \mu$ s or less will cause spurious response in the switch circuitry although the device will still maintain output regulation.


Figure 11. LT1173 Current Limit Circuity

## APPLICATIONS IMFORMATION

## Using the Gain Block

The gain block (GB) on the LT1173 can be used as an error amplifier, low battery detector or linear post regulator. The gain block itself is a very simple PNP input op amp with an open collector NPN output. The negative input of the gain block is tied internally to the 1.245 V reference. The positive input comes out on the SET pin.

Arrangement of the gain block as a low battery detector is straightforward. Figure 12 shows hookup. R1 and R2 need only be low enough in value so that the bias current of the SET input does not cause large errors. $100 \mathrm{k} \Omega$ for R 2 is adequate. R3 can be added to introduce a small amount of hysteresis. This will cause the gain block to "snap" when the trip point is reached. Values in the $1 \mathrm{M}-10 \mathrm{M}$ range are optimal. The addition of R3 will change the trip point, however.


Figure 12. Setting Low Battery Detector Trip Point

Table 1. Component Selection for Common Converters

| INPUT <br> VOLTAGE | OUTPUT <br> VOLTAGE | OUTPUT <br> CURRENT (MIN) | CIRCUIT <br> FIGURE | INDUCTOR <br> VALUE | INDUCTOR <br> PART NUMBER | CAPACITOR <br> VALUE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2.0-3.1$ | 5 | 90 mA | 5 | $47 \mu \mathrm{H}$ | G GA10-472K, C CTX50-1 | $100 \mu \mathrm{~F}$ | $*$ |
| $2.0-3.1$ | 5 | 10 mA | 5 | $220 \mu \mathrm{H}$ | G GA10-223K, C CTX | $22 \mu \mathrm{~F}$ |  |
| $2.0-3.1$ | 12 | 50 mA | 5 | $47 \mu \mathrm{H}$ | G GA10-472K, C CTX50-1 | $47 \mu \mathrm{~F}$ | $*$ |
| $2.0-3.1$ | 12 | 10 mA | 5 | $150 \mu \mathrm{H}$ | G GA10-153K | $22 \mu \mathrm{~F}$ |  |
| 5 | 12 | 90 mA | 5 | $120 \mu \mathrm{H}$ | G GA10-123K | $100 \mu \mathrm{~F}$ |  |
| 5 | 12 | 30 mA | 5 | $150 \mu \mathrm{H}$ | G GA10-153K | $47 \mu \mathrm{~F}$ | $* *$ |
| 5 | 15 | 50 mA | 5 | $120 \mu \mathrm{H}$ | G GA10-123K C CTX100-4 | $47 \mu \mathrm{~F}$ |  |
| 5 | 30 | 25 mA | 5 | $100 \mu \mathrm{H}$ | G GA10-103K, C CTX100-4 | $10 \mu \mathrm{~F}, 50 \mathrm{~V}$ |  |
| $6.5-9.5$ | 5 | 50 mA | 6 | $47 \mu \mathrm{H}$ | G GA10-472K, C CTX50-1 | $100 \mu \mathrm{~F}$ | $* *$ |
| $12-20$ | 5 | 300 mA | 6 | $220 \mu \mathrm{H}$ | G GA20-223K | $220 \mu \mathrm{~F}$ | $* *$ |
| $20-30$ | 5 | 300 mA | 6 | $470 \mu \mathrm{H}$ | G GA20-473K | $470 \mu \mathrm{~F}$ | $* *$ |
| 5 | -5 | 75 mA | 7 | $100 \mu \mathrm{H}$ | G GA10-103K, C CTX100-4 | $100 \mu \mathrm{~F}$ | $* *$ |
| 12 | -5 | 250 mA | 7 | $470 \mu \mathrm{H}$ | G GA40-473K | $220 \mu \mathrm{~F}$ | $* *$ |
| -5 | 5 | 150 mA | 8 | $100 \mu \mathrm{H}$ | G GA10-103K, C CTX100-4 | $220 \mu \mathrm{~F}$ |  |
| -5 | 12 | 75 mA | 8 | $100 \mu \mathrm{H}$ | G GA10-103K, C CTX100-4 | $47 \mu \mathrm{~F}$ |  |

$G=$ Gowanda
C = Coiltronics

* Add $68 \Omega$ from LIIM $^{\text {to }} \mathrm{V}_{\text {IN }}$
** Add $100 \Omega$ from Lim to $\mathrm{V}_{\text {IN }}$


## APPLICATIONS Information

Table 2. Inductor Manufacturers

| MANUFACTURER | PART NUMBERS |
| :--- | :--- |
| Gowanda Electronics Corporation | GA10 Series |
| 1 Industrial Place | GA40 Series |
| Gowanda, NY 14070 |  |
| $716-532-2234$ |  |
| Caddell-Burns | 7300 Series |
| 258 East Second Street | 6860 Series |
| Mineola, NY 11501 |  |
| $516-746-2310$ |  |
| Coiltronics International | Custom Toroids |
| 984 S.W. 13th Court | Surface Mount |
| Pompano Beach, FL 33069 |  |
| 305-781-8900 |  |
| Toko America Incorporated | Type 8RBS |
| 1250 Feehanville Drive |  |
| Mount Prospect, IL 60056 |  |
| 312-297-0070 |  |
| Renco Electronics Incorporated | RL1283 |
| 60 Jefryn Boulevard, East |  |
| Deer Park, NY 11729 |  |
| $800-645-5828$ |  |

Table 3. Capacitor Manufacturers

| MANUFACTURER | PART NUMBERS |
| :--- | :--- |
| Sanyo Video Components | OS-CON Series |
| 1201 Sanyo Avenue |  |
| San Diego, CA 92073 |  |
| $619-661-6322$ | PL Series |
| Nichicon America Corporation |  |
| 927 East State Parkway |  |
| Schaumberg, IL 60173 |  |
| $708-843-7500$ |  |
| Sprague Electric Company | 150D Solid Tantalums |
| Lower Main Street | 550D Tantalex |
| Sanford, ME 04073 |  |
| 207-324-4140 |  |

## TYPICAL APPLICATIONS



## TYPICAL APPLICATIONS



Telecom Supply


## TYPICAL APPLICATIONS

"5 to 5" Step-Up or Step-Down Converter


2V to 5V at 300mA Step-Up Converter with Under Voltage Lockout


## TYPICAL APPLICATIONS

Voltage Controlled Positive-to-Negative Converter

*L1 = GOWANDA GT10-101
LT1173. ta25

High Power, Low Quiescent Current Step-Down Converter


2 Cell Powered Neon Light Flasher


## 8A and 10A High Efficiency Switching Regulators

## feATURES

- Wide Input Voltage Range 3.5V-30V
- Low Quiescent Current-7mA
- Internal 8A Switch (10A for LT1270A)
- Very Few External Parts Required
- Self-Protected Against Overloads
- Shutdown Mode Draws Only $100 \mu$ A Supply Current
- Flyback-Regulated Mode has Fully Floating Outputs
- Comes in Standard 5-Pin Package
- Can be Externally Synchronized (See LT1072 Data Sheet)


## APPLICATIONS

- High Efficiency Buck Converter
- PC Power Supply with Multiple Outputs
- Battery Upconverter
- Negative to Positive Converter


## USER NOTE:

This data sheet is only intended to provide specifications, graphs, and a general functional description of the LT1270ALLT1270. Application circuits are included to show the capability of the LT1270ALLT1270. A complete design manual (AN-19) should be obtained to assist in developing new designs. This manual contains a comprehensive discussion of both the LT1070 and the external components used with it, as well as complete formulas for calculating the values of these components. The manual can also be used for the LT1270A/LT1270 by factoring in the higher switch current rating and higher operating frequency.

## DESCRIPTION

The LT1270 and LT1270A are monolithic high power switching regulators. Identical to the popular LT1070, except for switching frequency ( 60 kHz ) and higher switch current, they can be operated in all standard switching configurations including buck, boost, flyback, and inverting. A high current, high efficiency switch is included on the die along with all oscillator, control, and protection circuitry. Integration of all functions allows the LT1270A/ LT1270 to be built in a standard TO-220 power package. This makes it extremely easy to use and provides "bust proof" operation similar to that obtained with 3-pin linear regulators.
The LT1270A/LT1270 operates with supply voltages from 3.5 V to 30 V , and draws only 7 mA quiescent current. By utilizing current-mode switching techniques, it provides excellent $A C$ and $D C$ load and line regulation.
The LT1270A/LT1270 uses adaptive anti-sat switch drive to allow very wide ranging load currents with no loss in efficiency. An externally activated shutdown mode reduces total supply current to $100 \mu \mathrm{~A}$ typical for standby operation.

High Efficiency ${ }^{\dagger}$ Buck Converter


ABSOLUTE MAXIMUM RATINGS
Supply Voltage
LT1270A/70 30 V
Switch Output Voltage
LT1270A/70 .................................................... 60 V
Feedback Pin Voltage (Transient, 1ms) .................. $\pm 15 \mathrm{~V}$
Operating Junction Temperature Range
LT1270AC/LT1270C (Oper.) $\qquad$ $0^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
LT1270AC/LT1270C (Short Ckt.) $\qquad$ $0^{\circ} \mathrm{C}$ to $+140^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION


## ELECTRICAL CHARACTERISTICS $v_{I N}=15 \mathrm{~V}, \mathrm{v}_{\mathrm{C}}=0.5 \mathrm{~V}, \mathrm{v}_{\mathrm{FB}}=\mathrm{v}_{\text {REF }}$, switch pin open, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {REF }}$ | Reference Voltage | Measured at Feedback Pin $V_{C}=0.8 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 1.224 \\ & 1.214 \end{aligned}$ | $\begin{aligned} & 1.244 \\ & 1.244 \end{aligned}$ | $\begin{aligned} & 1.264 \\ & 1.274 \end{aligned}$ | V |
| $I_{B}$ | Feedback Input Current | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {REF }}$ | $\bullet$ |  | 350 | $\begin{aligned} & 750 \\ & 1100 \end{aligned}$ | $\begin{aligned} & \text { nA } \\ & \text { nA } \end{aligned}$ |
| gm | Error Amplifier Transconductance | $\Delta \mathrm{I}_{\mathrm{C}}= \pm 25 \mu \mathrm{~A}$ | $\bullet$ | $\begin{array}{r} 3000 \\ 2400 \\ \hline \end{array}$ | 4400 | $\begin{aligned} & 6000 \\ & 7000 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{mho} \\ & \mu \mathrm{mho} \end{aligned}$ |
|  | Error Amplifier Source or Sink Current | $\mathrm{V}_{\mathrm{C}}=1.5 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | 200 | $\begin{aligned} & 350 \\ & 400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  | Error Amplifier Clamp Voltage | Hi Clamp, $\mathrm{V}_{\text {FB }}=1 \mathrm{~V}$ <br> Lo Clamp, $V_{F B}=1.5 \mathrm{~V}$ |  | $\begin{aligned} & 1.8 \\ & 0.25 \\ & \hline \end{aligned}$ | 0.38 | $\begin{aligned} & 2.3 \\ & 0.52 \\ & \hline \end{aligned}$ | V V |
|  | Reference Voltage Line Regulation | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}, \mathrm{V}_{\mathrm{C}}=0.8 \mathrm{~V}$ | $\bullet$ |  |  | 0.03 | \% N |
| Av | Error Amplifier Voltage Gain | $0.9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{C}} \leq 1.4 \mathrm{~V}$ |  | 500 | 800 |  | VN |
|  | Minimum Input Voltage |  | $\bullet$ |  | 2.8 | 3.0 | V |
| IQ | Supply Current | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}, \mathrm{V}_{\mathrm{C}}=0.6 \mathrm{~V}$ |  |  | 7 | 10 | mA |
|  | Control Pin Threshold | Duty Cycle $=0$ | $\bullet$ | $\begin{aligned} & 0.8 \\ & 0.6 \end{aligned}$ | 0.9 | $\begin{aligned} & 1.08 \\ & 1.25 \\ & \hline \end{aligned}$ | V V |
|  | Normal/Flyback Threshold on Feedback Pin |  |  | 0.4 | 0.45 | 0.54 | V |
| $\overline{V_{F B}}$ | Flyback Reference Voltage | $\mathrm{I}_{\mathrm{FB}}=50 \mu \mathrm{~A}$ | $\bullet$ | $\begin{aligned} & 15 \\ & 14 \end{aligned}$ | 16.3 | $\begin{aligned} & 17.6 \\ & 18 \end{aligned}$ | V V |
| $\overline{V_{F B}}$ | Change in Flyback Reference Voltage | $0.05 \leq \mathrm{I}_{\text {FB }} \leq 1 \mathrm{~mA}$ |  | 4.5 | 6.8 | 8.5 | V |
|  | Flyback Reference Voltage Line Regulation | $\begin{aligned} & I_{F B}=50 \mu \mathrm{~A} \\ & 3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{MAX}} \end{aligned}$ |  |  | 0.01 | 0.03 | \%N |
|  | Flyback Amplifier Transconductance (gm) | $\Delta \mathrm{I}_{\mathrm{C}}= \pm 10 \mu \mathrm{~A}$ |  | 150 | 300 | 650 | $\mu \mathrm{mho}$ |
|  | Flyback Amplifier Source and Sink Current | $V_{C}=0.6 \mathrm{~V}$ Source <br> $\mathrm{I}_{\mathrm{FB}}=50 \mu \mathrm{~A}$ Sink | $\bullet$ | $\begin{aligned} & 15 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 32 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| BV | Output Switch Breakdown Voltage | $\begin{aligned} & 3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }} \text { LT1270A/LT1270 } \\ & I_{\mathrm{SW}}=5 \mathrm{~mA} \end{aligned}$ | $\bullet$ | 60 | 75 |  | V |

ELECTRICAL CHARACT $\in$ RISTICS $v_{W}=15 v, v_{C}=0.5 v, v_{\text {FB }}=v_{\text {REF }}$, switch pin open, unless othewise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SAT }}$ | Output Switch ON Resistance (Note 1, 3) | $\begin{aligned} & \mathrm{T}_{J} \leq 100^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{J}} \leq 125^{\circ} \mathrm{C} \end{aligned}$ |  |  | 0.12 | $\begin{aligned} & 0.18 \\ & 0.22 \\ & \hline \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |
|  | Control Voltage to Switch Current Transconductance |  |  |  | 12 |  | AN |
| ILIM | Switch Current Limit (LT1270) (Note 3) | $\begin{array}{ll} \hline \text { Duty Cycle }=50 \% & T_{j} \leq 100^{\circ} \mathrm{C} \\ \text { Duty Cycle }=80 \% & T_{j} \leq 100^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\bullet$ | $\begin{aligned} & 8 \\ & 6 \end{aligned}$ |  | $\begin{aligned} & 16 \\ & 14 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| ILIM | Switch Current Limit (LT1270A) (Note 3) | $\begin{array}{ll} \hline \text { Duty Cycle }=50 \% & T_{J} \leq 100^{\circ} \mathrm{C} \\ \text { Duty Cycle }=80 \% & T_{J} \leq 100^{\circ} \mathrm{C} \end{array}$ | $\bullet$ | $\begin{aligned} & 10 \\ & 7.5 \end{aligned}$ |  | $\begin{aligned} & 16 \\ & 14 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| $\frac{\Delta l_{\mathbb{I N}}}{\Delta l_{\mathrm{SW}}}$ | Supply Current Increase During Switch ON Time |  |  |  | 25 | 40 | $\mathrm{mA} / \mathrm{A}$ |
| $f$ | Switching Frequency |  | - | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | 60 | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| DC (max) | Maximum Switch Duty Cycle |  |  | 80 | 92 | 95 | \% |
|  | Flyback Sense Delay Time |  |  |  | 1.5 |  | $\mu \mathrm{s}$ |
|  | Shutdown Mode Supply Current | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}, \mathrm{V}_{\mathrm{C}}=0.05 \mathrm{~V}$ |  |  | 100 | 400 | $\mu \mathrm{A}$ |
|  | Shutdown Mode Threshold Voltage | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}$ | $\bullet$ | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | 150 | $\begin{aligned} & 250 \\ & 300 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |

The denotes the specifications which apply over the full operating temperature range.
Note 1: Measured with $\mathrm{V}_{\mathrm{C}}$ in hi clamp, $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$.
Note 2: For duty cycles (DC) between $50 \%$ and $80 \%$, minimum
guaranteed switch current is given by LIM $=6.67(1.7-D C)$ for the LT1270 and $\mathrm{I}_{\mathrm{LIM}}=8.33(1.7-\mathrm{DC})$ for the LT1270A.
Note 3: Minimum current limit is reduced by 0.5 A at $125^{\circ} \mathrm{C} .100^{\circ} \mathrm{C}$ test limits are guaranteed by correlation to $125^{\circ} \mathrm{C}$ tests.

## TYPICAL PERFORMANCE CHARACTERISTICS



Switch Saturation Voltage


## TYPICAL APPLICATIONS

Boost Converter (5V to 12V)



Negative to Positive Buck-Boost Converter


Negative Buck Converter


NOTES

## SECTION 5—InTERFACE

SECTION 5-INTERFACE
INDEX ..... 5-2
SELECTION GUIDES ..... 5-3
PROPRIETARY PRODUCTS
LTC485, Low Power RS485 Interface Transceiver ..... 5-6
LTC486, Quad Low Power RS485 Driver ..... 5-16
LTC487, Quad Low Power RS485 Driver ..... 5-24
LTC488, Quad RS485 Line Receiver ..... 13-3
LTC489, Quad RS485 Line Receiver ..... 13-12
LTC490, Low Power RS485 Interface Transceiver ..... 5-32
LTC491, Low Power RS485 Interface Transceiver ..... 5-40
LT1137A, Advanced Low Power 5V RS232 Transceiver with Small Capacitors ..... 13-52
LT1237, 5V RS232 Transceiver with Advanced Power Management and One Receiver Active in SHUTDOWN ..... 13-76
LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN ..... 13-99
LTC1485, High Speed RS485 Interface Transceiver ..... 13-103


## RS232 \& RS422 INTERFACE SOLUTIONS

RS232 Family Features

- Absolutely No Latch Up
- CMOS Comparable Low Power (80mW)
- Operates From a Single 5V Supply
- Operates Over 64K Baud
- Outputs Can be Forced to $\pm 30 \mathrm{~V}$ Without Damage
- Three State RS232 and TTL Outputs When Off
- Only Needs $1 \mu$ F Capacitors
- Easy PC Board Layout (Flow Through Pinout)
- $1 \mu \mathrm{~A}$ Supply Current in Shutdown Mode
- SOIC Available


## RS485 Family Features

- Ultra Low Power
- CMOS Schottky Process
- Designed for RS485 and RS422 Applications
- Three State RS485 Outputs When Shutdown
- Power Up/Down Glitch Free Outputs
- 10MB Operation (LTC486-489, LTC1485)
- Industry Standard Pinouts
- SOIC Available

RS232 Interface

| Drivers | Receivers | Supplies <br> Required | Shutdown/ RS232 and TTL ThreeState Outputs | Fault Tolerant to $\pm 25 \mathrm{~V}$ | Req'd <br> Charge <br> Pump Cap Size | Comments | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 0 | $\pm 12 \mathrm{~V}$ | Yes | Yes | N/A | Low Pwr 1488 Upgrade | LT1030 |
| 4 | 0 | $\pm 12 \mathrm{~V}$ | Yes | Yes | N/A | Low Pwr 1488 Upgrade Also supports RS423 | LT1032 |
| 3 | 3 | $+5 \mathrm{~V}, \pm 12 \mathrm{~V}$ | Yes | Yes | N/A | One Receiver Active in Shutdown | LT1039 |
| 3 | 3 | $+5 \mathrm{~V}, \pm 12 \mathrm{~V}$ | No | Yes | N/A | Rugged MC145406 Replacement | LT1039-16 |
| 2 | 2 | +5V | Yes | Yes | $1 \mu \mathrm{~F}$ | General Purpose Interface | LT1080 |
| 2 | 2 | +5V | No | Yes | $1 \mu \mathrm{~F}$ | Rugged MAX232 Replacement | LT1081 |
| 5 | 5 | +5V | No | Yes | $1 \mu \mathrm{~F}$ | Synchronous Communications | LT1130 |
| 5 | 4 | +5V | Yes | Yes | $1 \mu \mathrm{~F}$ | Synchronous Modem/DCE Interface | LT1131 |
| 5 | 3 | +5V | No | Yes | $1 \mu \mathrm{~F}$ | Modem/DCE Interface | LT1132 |
| 3 | 5 | +5V | No | Yes | 0.14 F | PC/DTE Interface | LT1133 |
| 4 | 4 | +5V | No | Yes | $1 \mu \mathrm{~F}$ | 5 V only 1488/1489 Replacement | LT1134 |
| 5 | 3 | $+5 \mathrm{~V}, \pm 12 \mathrm{~V}$ | No | Yes | N/A | Modem/DCE Interface | LT1135 |
| 4 | 5 | $+5 \mathrm{~V}$ | Yes | Yes | $1 \mu \mathrm{~F}$ | Synchronous PC/DTE Interface | LT1136 |
| 3 | 5 | +5V | Yes | Yes | 0.14 F | PC/ DTE Interface | LT1137 |
| 5 | 3 | +5V | Yes | Yes | 1 $\mu \mathrm{F}$ | Modem/ DCE Interface | LT1138 |
| 4 | 4 | $+5 \mathrm{~V}, \pm 12 \mathrm{~V}$ | Yes | Yes | 1 $\mu \mathrm{F}$ | 1488/1489 Replacement | LT1139 |
| 5 | 3 | $+5 \mathrm{~V}, \pm 12 \mathrm{~V}$ | Yes | Yes | N/A | Modem/ DCE Interface | LT1140 |
| 3 | 5 | $+5 \mathrm{~V}, \pm 12 \mathrm{~V}$ | Yes | Yes | N/A | PC/ DTE Interface | LT1141 |
| 2 | 2 | +5V | Yes | Yes | 0.14 F | Ideal For Surface Mount | LT1180 |
| 2 | 2 | +5V | No | Yes | 0.14 F | Ideal For Surface Mount | LT1181 |
| 2 | 2 | +5V | Yes | Yes | $1 \mu \mathrm{~F}$ | Low Power LT1080 | LT1280 |
| 2 | 2 | +5V | No | Yes | $1 \mu \mathrm{~F}$ | Low Power LT1081 | LT1281 |

RS485/RS422 Interface

|  |  | Supplies | Max <br> Data Rate | Max <br> Supply <br> Current | Industry <br> Standard <br> Pinout | Comments | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| Drivers | Receivers | Required | LTC485 |  |  |  |  |
| 1 | 1 | +5 V | 2.5 MB | $500 \mu \mathrm{~A}$ | 75176 | Half Duplex 2 Wire RS485 | LTC486 |
| 4 | 0 | +5 V | 10 MB | $150 \mu \mathrm{~A}$ | 75172 | Good For V.35 Interface | LTC487 |
| 4 | 0 | +5 V | 10 MB | $150 \mu \mathrm{~A}$ | 75174 | Good For V.35 Interface | LTC488 |
| 0 | 4 | +5 V | 10 MB | 10 mA | 75173 | Good For V.35 Interface | LTC489 |
| 0 | 4 | +5 V | 10 MB | 10 mA | 75175 | Good For V.35 Interface | LTC490 |
| 1 | 1 | +5 V | 2.5 MB | $500 \mu \mathrm{~A}$ | 75179 | Full Duplex 4 Wire RS485 | LTC491 |
| 1 | 1 | +5 V | 2.5 MB | $500 \mu \mathrm{~A}$ | $75 \mathrm{ALS180}$ | Full Duplex 4 Wire RS485 | LTC1485 |
| 1 | 1 | +5 V | 10 MB | 3.5 mA | $75 A L S 176 B$ | High Speed / Half Duplex |  |



Typical Interconnection Schemes


## Low Power RS485 Interface Transceiver

## feATURES

- Low Power: Icc=300 $\mu$ Typ
- Designed for RS485 Interface Applications
- Single + 5V Supply
- -7 V to +12 V Bus Common Mode Range Permits $\pm 7 \mathrm{~V}$ Ground Difference Between Devices on the Bus
- Thermal Shutdown Protection
- Power Up/Down Glitch-Free Driver Outputs Permit Live Insertion or Removal of Transceiver
- Driver Maintains High Impedance in Three-State or With the Power Off
- Combined Impedance of a Driver Output and Receiver Allows Up to 32 Transceivers on the Bus
- 70 mV Typical Input Hysteresis
- 30ns Typical Driver Propagation Delays with 5ns Skew
- Pin Compatible with the SN75176A, DS75176A and $\mu$ A96176


## APPLICATIONS

- Low Power RS485/RS422 Transceiver
- Level Translator


## DESCRIPTION

The LTC485 is a low power differential bus/line transceiver designed for multipoint data transmission standard RS485 applications with extended common mode range ( +12 V to -7 V . It also meets the requirements of RS422.

The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload of ESD damage.

The driver and receiver feature three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

The LTC485 is fully specified over the commercial and extended industrial temperature range.

## TYPICAL APPLICATION

Driver Outputs


## ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDERINFORMATION

(Note 1)
Supply Voltage ( $\mathrm{V}_{\mathrm{C}}$ ) ...................................... 12 V
Control Input Voltages ............... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Driver Input Voltage . . . . . . . . . . . . . . . 0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Driver Output Voltages .............................. $\pm 14 \mathrm{~V}$
Receiver Input Voltages. . . . .......................... $\pm 14 \mathrm{~V}$
Receiver Output Voltage . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Operating Temperature Range

## DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%$ (Notes 2 and 3 )

| SYMBOL | PARAMETER | CONDITIONS |  |  | LTC485C, LTC485I |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX |  |
| $V_{001}$ | Differential Driver Output Voltage (Unloaded) | $10=0$ |  | $\bullet$ |  |  | 5 | V |
| $\mathrm{V}_{002}$ | Differential Driver Output Voltage (with Load) | $\mathrm{R}=50 \mathrm{~S}$; (RS422) |  | $\bullet$ | 2 |  |  | V |
|  |  | $\mathrm{R}=278$; (RS485), Figure 1 |  | $\bullet$ | 1.5 |  | 5 |  |
| $\Delta \mathrm{V}_{0 \mathrm{D}}$ | Change in Magnitude of Driver Differential Output Voltage for Complementary Output States | $R=27 \Omega$ or $R=500$, Figure 1 |  | $\bullet$ |  |  | 0.2 | V |
| $V_{0 C}$ | Driver Common Mode Output Voltage | $R=27 \Omega$ or $R=50 \Omega$, Figure 1 |  | $\bullet$ |  |  | 3 | V |
| $\Delta\left\|V_{O C}\right\|$ | Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States | $R=27 \Omega$ or $R=50 \Omega$, Figure 1 |  | $\bullet$ |  |  | 0.2 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | DE, DI, $\overline{\mathrm{RE}}$ |  | $\bullet$ | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | DE, DI, $\overline{\mathrm{RE}}$ |  | $\bullet$ |  |  | 0.8 | V |
| IN1 | Input Current | DE, DI, $\overline{R E}$ |  | $\bullet$ |  |  | $\pm 2$ | ${ }_{\mu} \mathrm{A}$ |
| $1{ }_{1 \times 2}$ | Input Current ( $A, B$ ) | $\begin{aligned} & D E=0, V_{C C}=0 \\ & \text { or } 5.25 \end{aligned}$ | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ | $\bullet$ |  |  | +1.0 | mA |
|  |  |  | $V_{\text {IN }}=-7 \mathrm{~V}$ | $\bullet$ |  |  | -0.8 |  |
| $V_{\text {TH }}$ | Differential Input Threshold Voltage for Receiver | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+12 \mathrm{~V}$ |  | $\bullet$ | -0.2 |  | +0.2 | V |
| $\Delta \mathrm{V}_{\text {TH }}$ | Receiver Input Hysteresis | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | $\bullet$ |  | 70 |  | mV |
| $\mathrm{V}_{\text {OH }}$ | Receiver Output High Voltage | $\mathrm{I}_{0}=-4 \mathrm{~mA}, \mathrm{~V}_{10}=+200 \mathrm{mV}$ |  | $\bullet$ | 3.5 |  |  | V |
| $\mathrm{V}_{0}$ | Receiver Output Low Voltage | $\mathrm{I}_{0}=+4 \mathrm{~mA}, \mathrm{~V}_{10}=-200 \mathrm{mV}$ |  | $\bullet$ |  |  | 0.4 | V |
| IOZR | Three-State (High Impedance) Output Current at Receiver | $\mathrm{V}_{\text {CC }}=$ Max, $0.4 \leq \mathrm{V}_{0} \leq 2.4$ |  | $\bullet$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathbb{N}}$ | Receiver Input Resistance | $-7 \mathrm{~V} \leq \mathrm{V}_{C M} \leq+12 \mathrm{~V}$ |  | $\bullet$ | 12 |  |  | k $\Omega$ |
| ICC | Supply Current | No Load, Pins 2 , $3,4=0 \mathrm{~V}$ or 5 V | Outputs Enabled | $\bullet$ |  | 500 | 900 | $\mu \mathrm{A}$ |
|  |  |  | Outputs Disabled | $\bullet$ |  | 300 | 500 |  |
| $\mathrm{l}_{0 \text { SO1 }}$ | Driver Short-Circuit Current, $\mathrm{V}_{\text {OUT }}=$ HIGH | $-7 \mathrm{~V} \leq \mathrm{V}_{0} \leq+12 \mathrm{~V}$ |  | $\bullet$ | 35 |  | 250 | mA |
| losD2 | Driver Short-Circuit Current, $\mathrm{V}_{\text {OUT }}=$ LOW | $-7 \mathrm{~V} \leq \mathrm{V}_{0} \leq+10 \mathrm{~V}$ |  | $\bullet$ | 35 |  | 250 | mA |
| IOSR | Receiver Short-Circuit Current | $0 \mathrm{~V} \leq \mathrm{V}_{0} \leq \mathrm{V}_{C C}$ |  | $\bullet$ | 7 |  | 85 | mA |

## SWITCHING CHARACTGRISTICS $\mathrm{v}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$ (Notes 2 and 3 )

| SYMBOL | PARAMETER | CONDITIONS |  | $\begin{aligned} & \text { LTC485C, LTC4851 } \\ & \text { MIN TYP MAX } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpLH | Driver Input to Output | $R_{D I F F}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF},$ <br> (Figures 3 and 5) | $\bullet$ | 10 | 30 | 60 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Driver Input to Output |  | $\bullet$ | 10 | 30 | 60 |  |
| $t_{\text {SKEW }}$ | Driver Output to Output |  | $\bullet$ |  | 5 | 10 |  |
| $t_{t_{R}}, t_{F}$ | Driver Rise or Fall Time |  | $\bullet$ | 3 | 15 | 40 |  |
| $\mathrm{t}_{\underline{\mathrm{H}}}$ | Driver Enable to Output High | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ (Figures 4 and 6) S2 Closed | $\bullet$ |  | 40 | 70 | ns |
| $\underline{t}$ | Driver Enable to Output Low | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ (Figures 4 and 6) S1 Closed | $\bullet$ |  | 40 | 70 | ns |
| tlz | Driver Disable Time from Low | $\mathrm{C}_{L}=15 \mathrm{pF}$ (Figures 4 and 6) S1 Closed | $\bullet$ |  | 40 | 70 | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Driver Disable Time from High | $\mathrm{C}_{L}=15 \mathrm{pF}$ (Figures 4 and 6) S2 Closed | $\bullet$ |  | 40 | 70 | ns |
| ${ }_{\text {tPLH }}$ | Receiver Input to Output | $R_{D \mid F F}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF},$ <br> (Figures 3 and 7) | $\bullet$ | 30 | 90 | 200 | ns |
| $\mathrm{tPHL}^{\text {che }}$ | Receiver Input to Output |  | $\bullet$ | 30 | 90 | 200 | ns |
| $\mathrm{t}_{\text {SKD }}$ | $\left\|t_{\text {pLH }}{ }^{-\mathrm{t}_{\text {PHL }}}\right\|$ Differential Receiver Skew |  | $\bullet$ | 13 |  |  | ns |
| $\mathrm{t}_{\text {LI }}$ | Receiver Enable to Output Low | $\mathrm{C}_{\text {RL }}=15 \mathrm{pF}$ (Figures 2 and 8) S1 Closed | $\bullet$ |  | 20 | 50 | ns |
| $\mathrm{t}_{\underline{\mathrm{H}}}$ | Receiver Enable to Output High | $\mathrm{C}_{\mathrm{RL}}=15 \mathrm{pF}$ (Figures 2 and 8) S2 Closed | $\bullet$ |  | 20 | 50 | ns |
| tIz | Receiver Disable from Low | $\mathrm{C}_{\mathrm{RL}}=15 \mathrm{pF}$ (Figures 2 and 8) S1 Closed | $\bullet$ |  | 20 | 50 | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Receiver Disable from High | $\mathrm{C}_{\mathrm{RL}}=15 \mathrm{pF}$ (Figures 2 and 8) S2 Closed | $\bullet$ |  | 20 | 50 | ns |

The - denotes specifications which apply over the full operating temperature range.
Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
Note 3: All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## TEST CIRCUITS



Figure 1. Driver DC Test Load


Figure 3. Driver/Receiver Timing Test Circuit


Figure 2. Receiver Timing Test Load


Figure 4. Driver Timing Test Load \#2

## SWITCHInG TIM€ WAVGFORMS



Figure 5. Driver Propagation Delays


Figure 6. Driver Enable and Disable Times


Figure 7. Receiver Propagation Delays


Figure 8. Receiver Enable and Disable Times

## function taßles

## LTC485 Transmitting

| INPUTS |  |  | LINE CONDITION | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RE}}$ | DE | DI |  | B | A |
| X | 1 | 1 | No Fault |  | 1 |
| X | 1 | 0 | No Fault | 1 | 0 |
| X | 0 | X | X | Z | Z |
| X | 1 | X | Fault | Z | Z |

## LTC485 Receiving

| INPUTS |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{R E}}$ | $\mathbf{D E}$ | $\mathbf{A}-\mathbf{B}$ | $\mathbf{R}$ |
| 0 | 0 | $\geq+0.2 \mathrm{~V}$ | 1 |
| 0 | 0 | $\leq-0.2 \mathrm{~V}$ | 0 |
| 0 | 0 | Inputs Open | 1 |
| 1 | 0 | $X$ | $Z$ |

## pIn functions

| PIN \# | NAME | DESCRIPTION |
| :---: | :--- | :--- |
| 1 | RO | Receiver Output. If the receiver output is enabled <br> (RE low), then if A $>$ B by 200mV, RO will be high. If <br> A<B by 200mV, then RO will be low. |
| 2 | $\overline{\text { RE }}$ | Receiver Output Enable. A low enables the <br> receiver output, RO. A high input forces the <br> receiver output into a high impedance state. <br> Driver Outputs Enable. A high on DE enables the <br> driver output. A and B, and the chip will function <br> as a line driver. A low input will force the driver <br> outputs into a high impedance state and the chip <br> will function as a line receiver. |
| 4 | DE | Driver Input. If the driver outputs are enabled (DE <br> high), then a low on Dl forces the outputs A low <br> and B high. A high on DI with the driver outputs <br> enabled will force A high and B low. |
| 5 | GND | Ground Connection. <br> Driver Output/Receiver Input. |
| 7 | A | Briver Output/Receiver Input. <br> 8 |
| VCC | Positive Supply; 4.75<VCC $<5.25$ |  |

## TYPICAL PGRFORMANCE CHARACTGRISTICS




Receiver Output High Voltage vs Temperature @l $=8 \mathrm{~mA}$


## TYPICRL PGRFORmANC CHARACTERISTICS



## Driver Output Low Voltage vs Output Current $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$



Receiver $\left|t_{\text {PLH }}-t_{\text {PHL }}\right|$ vs
Temperature


Driver Differential Output Voltage vs Output Current $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Driver Output High Voltage vs Output Current $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Driver Skew vs Temperature


Driver Differential Output Voltage vs Temperature RI $=54 \Omega$


TTL Input Threshold vs Temperature


Supply Current vs Temperature


## APPLICATIONS InFORMATION

## Basic Theory of Operation

Previous RS485 transceivers have been designed using bipolar technology because the common mode range of the device must extend beyond the supplies and the device must be immune to ESD damage and latchup. Unfortunately, the bipolar devices draw a large amount of supply current, which is unacceptable for the numerous applications that require low power consumption. The LTC485 is the first CMOS RS485/RS422 transceiver which features ultra low power consumption without sacrificing ESD and latchup immunity.

The LTC485 uses a proprietary driver output stage, which allows a common mode range that extends beyond the power supplies while virtually eliminating latchup and providing excellent ESD protection. Figure 9 below shows the LTC485 output stage while Figure 10 shows a conventional CMOS output stage.
When the conventional CMOS output stage of Figure 10 enters a high impedance state, both the P-channel (P1) and the N -channel ( N 1 ) are turned off. If the output is then driven above $V_{C C}$ or below ground, the $\mathrm{P}+\mathbb{N}$-well diode (D1) or the $\mathrm{N}+\mathbb{P}$-substrate diode (D2) respectively will turn

Figure 9. LTC485 Output Stage

on and clamp the output to the supply. Thus, the output stage is no longer in a high impedance state and is not able to meet the RS485 common mode range requirement. In addition, the large amount of current flowing through either diode will induce the well known CMOS latchup condition, which could destroy the device.

The LTC485 output stage of Figure 9 eliminates these problems by adding two Schottky diodes, SD3 and SD4. The Schottky diodes are fabricated by a proprietary modification to the standard N-well CMOS process. When the output stage is operating normally, the Schottky diodes are forward biased and have a small voltage drop across them. When the output is in the high impedance state and is driven above V Cc or below ground, the parasitic diodes D1 or D2 still turn on, but SD3 or SD4 will reverse bias and prevent current from flowing into the $N$-well or the substrate. Thus, the high impedance state is maintained even with the output voltage beyond the supplies. With no minority carrier current flowing into the N -well or substrate, latchup is virtually eliminated under power-up or power-down conditions.


Figure 10. Conventional CMOS Output Stage

## APPLICATIONS INFORMATION

The LTC485 output stage will maintain a high impedance state until the breakdown of the N -channel or P-channel is reached when going positive or negative respectively. The output will be clamped to either $V_{C C}$ or ground by a zener voltage plus a Schottky diode drop, but this voltage is way beyond the RS485 operating range. This clamp protects the MOS gates from ESD voltages well over 2000 V . Because the ESD injected current in the $N$-well or substrate consists of majority carriers, latchup is prevented by careful layout techniques.

## Propagation Delay

Many digital encoding schemes are dependent upon the difference in the propagation delay times of the driver and the receiver. Using the test circuit of Figure 13, Figures 11 and 12 show the typical LTC485 receiver propagation delay.

The receiver delay times are:

$$
\left|t_{P L H}-t_{\text {PHL }}\right|=9 \mathrm{~ns} \text { Typ, } V_{\mathrm{CC}}=5 \mathrm{~V}
$$

The driver skew times are:

$$
\begin{aligned}
\text { Skew }= & 5 \mathrm{~ns} \text { Typ, } V_{C C}=5 \mathrm{~V} \\
& 1 \text { ns Max, } V_{C C}=5 \mathrm{~V}, T_{A}=-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}
\end{aligned}
$$



Figure 11. Receiver $\mathrm{t}_{\mathrm{PHL}}$


Figure 12. Receiver tpLH


Figure 13. Receiver Propagation Delay Test Circuit

## applications information

## LTC485 Line Length vs Data Rate

The maximum line length allowable for the RS422/RS485 standard is 4000 feet.


Figure 14. Line Length Test Circuit

Using the test circuit of Figure 14, Figures 15 and 16 show that with $\sim 20 \mathrm{Vp}-\mathrm{p}$ common mode noise injected on the line, the LTC485 is able to reconstruct the data stream at the end of 4000 feet of twisted pair wire.


Figure 15. System Common Mode Voltage @ 19.2 kHz


Figure 16. System Differential Voltage @ 19.2 kHz

Figures 17 and 18 show that the LTC485 is able to comfortably drive 4000 feet of wire at 110 kHz .


Figure 17. System Common Mode Voltage @110kHz


Figure 18. System Differential Voltage @110kHz

When specifying line length vs maximum data rate the curve in Figure 19 should be used:


Figure 19. Cable Length vs Maximum Data Rate

TYPICAL APPLICATION

Typical RS485 Network


## Quad Low Power RS485 Driver

## feATURES

- Very Low Power: $I_{C C}=110 \mu \mathrm{~A}$ Typ.
- Designed for RS485 or RS422 Applications
- Single +5 V Supply
- -7 V to +12 V Bus Common Mode Range Permits $\pm 7 \mathrm{~V}$ GND Difference Between Devices on the Bus
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Driver Outputs Permit Live Insertion/Removal of Package
- Driver Maintains High Impedance in Three-State or with the Power Off
- 28ns Typical Driver Propagation Delays with 5ns Skew
- Pin Compatible with the SN75172, DS96172, $\mu A 96172$, and DS96F172


## APPLICATIONS

- Low Power RS485/RS422 Drivers
- Level Translator


## DESCRIPTION

The LTC486 is a low power differential bus/line driver designed for multipoint data transmission standard RS485 applications with extended common mode range ( +12 V to -7 V ). It also meets RS422 requirements.

The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.
The driver features three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

Both AC and DC specifications are guaranteed from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and over the 4.75 V to 5.25 V supply voltage range.

TYPICAL APPLICATION


* APPLIES FOR 24 GAUGE, POLYETHYLENE DIELECTRIC TWISTED PAIR


## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) .............................................. 12 V
Control Input Voltages -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Driver Input Voltages ...................... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Driver Output Voltages ......................................... $\pm 14 \mathrm{~V}$
Control Input Currents ...................................... $\pm 25 \mathrm{~mA}$
Driver Input Currents ......................................... $\pm 25 \mathrm{~mA}$
Operating Temperature Range .................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) ................ $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
| 0018 | LTC486CN |
| $4-$ - ${ }^{13}$ D048 | LTC486CS |
| ${ }^{0028} 5$ |  |
| Оо2А 6 |  |
| 2 - $7^{103 А}$ |  |
| $5{ }^{8}$ |  |
| N PACKAGE S PACKAGE |  |
| ${ }^{16-\text { LEAD PLASTIC DIP }}$ 16-LEAD PLASTIC SOL |  |

DC ELECTRICAL CHARACT $\in$ RISTICS $\mathrm{V}_{\mathrm{Cc}}=5 V \pm 5 \%, 0{ }^{\circ} \mathrm{C} \leq$ Temperature $\leq 70^{\circ} \mathrm{C}$ ( Note 2,3 )

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{V}_{\text {OD1 }}$ | Differential Driver Output Voltage (Unloaded) | $\mathrm{I}_{0}=0$ |  |  |  | 5 | V |
| $\mathrm{V}_{\text {OD2 }}$ | Differential Driver Output Voltage (With Load) | $\mathrm{R}=50 \Omega$; (RS422) |  | 2 |  |  | V |
|  |  | $\mathrm{R}=27 \Omega$; (RS485) (Figure 1) |  | 1.5 |  | 5 | V |
| $\mathrm{V}_{\text {OD }}$ | Change in Magnitude of Driver Differential Output Voltage for Complementary Output States | $\begin{aligned} & \mathrm{R}=27 \Omega \text { or } \mathrm{R}=50 \Omega \\ & \text { (Figure 1) } \end{aligned}$ |  |  |  | 0.2 | V |
| $\mathrm{V}_{0 C}$ | Driver Common Mode Output Voltage |  |  |  |  | 3 |  |
| $\mathrm{NOCl}^{\text {O }}$ | Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States |  |  |  |  | 0.2 |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | DI, EN, EN |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  |  | 0.8 | V |
| LIN1 | Input Current |  |  |  |  | $\pm 2$ | $\mu \mathrm{A}$ |
| ICC | Supply Current | No Load | Output Enabled |  | 110 | 200 | $\mu \mathrm{A}$ |
|  |  |  | Output Disabled |  | 110 | 200 |  |
| losD1 | Driver Short Circuit Current, V $\mathrm{V}_{\text {OUT }}=$ High | $-7 \mathrm{~V} \leq \mathrm{V}_{0} \leq+12 \mathrm{~V}$ |  |  |  | 250 | mA |
| losD2 | Driver Short Circuit Current, V OUT = Low | $-7 \mathrm{~V} \leq \mathrm{V}_{0} \leq+12 \mathrm{~V}$ |  |  |  | 250 | mA |
| 102 | High Impedance State Output Current | $\mathrm{V}_{0}=-7 \mathrm{~V}$ to 12 V |  |  | $\pm 2$ | $\pm 200$ | $\mu \mathrm{A}$ |

## SWITCHING CHARACTERISTICS $\mathrm{vcc}=5 \mathrm{~V} \pm 5 \%, 0{ }^{\circ} \mathrm{C} \leq$ Temperature $\leq 70^{\circ} \mathrm{C}$ (Note 2, 3)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpLH | Driver Input to Output | $\begin{aligned} & \mathrm{R}_{\text {DIFF }}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF} \\ & \text { (Figures 2, 4) } \end{aligned}$ | 20 | 28 | 60 | ns |
| tpHL | Driver Input to Output |  | 20 | 28 | 60 |  |
| tskew | Driver Output to Output |  |  | 5 | 15 |  |
| $\mathrm{tr}_{\mathrm{r}, \mathrm{t}_{\text {f }}}$ | Driver Rise or Fall Time |  | 5 | 15 | 71 |  |
| $\mathrm{t}_{\mathrm{LH}}$ | Driver Enable to Output High | $C_{L}=100 \mathrm{pF}$ (Figures 3, 5) S2 Closed |  | 35 | 70 | ns |
| $\mathrm{t}_{\underline{L L}}$ | Driver Enable to Output Low | $\mathrm{C}_{L}=100 \mathrm{pF}$ (Figures 3, 5) S1 Closed |  | 44 | 75 | ns |
| tLZ | Driver Disable Time from Low | $\mathrm{C}_{L}=15 \mathrm{pF}$ (Figures 3, 5) S1 Closed |  | 55 | 92 | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Driver Disable Time from High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 3, 5) S2 Closed |  | 45 | 75 | ns |

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.
Note 2: All currents into device pins are positive; all currents out of device
pins are negative. All voltages are referenced to device ground unless otherwise specified.
Note 3: All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and Temperature $=25^{\circ} \mathrm{C}$.

## function table

| INPUT | ENABLES |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| DI | EN | $\overline{\text { EN }}$ | OUTA | OUTB |
| H | H | X | H | L |
| L | H | X | L | H |
| H | X | L | H | L |
| L | X | L | L | H |
| X | L | H | $Z$ | $Z$ |

H: High Level
L: Low Level
X: Irrelevant
Z: High Impedance (Off)

## PIn functions

DI1 (Pin 1): Driver 1 input. If Driver 1 is enabled, then a low on D11 forces the driver outputs D01A low and D01B high. A high on DI1 with the driver outputs enabled will force D01A high and D01B low.
D01A (Pin 2): Driver 1 output.
D01B (Pin 3): Driver 1 output.
EN (Pin 4): Driver outputs enabled. See Function Table for details.

DO2B (Pin 5): Driver 2 output.
D02A (Pin 6): Driver 2 output.
DI2 (Pin 7): Driver 2 input. Refer to DI1.

GND (Pin 8): Ground connection.
DI3 (Pin 9): Driver 3 input. Refer to DI1.
D03A (Pin 10): Driver 3 output.
D03B (Pin 11): Driver 3 output.
$\overline{\mathrm{EN}}$ (Pin 12): Driver outputs disenabled. See Function Table for details.

D04B (Pin 13): Driver 4 output.
D04A (Pin 14): Driver 4 output.
DI4 (Pin 15): Driver 4 input. Refer to DI1.
$V_{C C}$ (Pin 16): Positive supply; $4.75<V_{C C}<5.25$.

## TEST CIRCUITS



Figure 1. Driver DC Test Load


Figure 2. Driver Timing Test Circuit


Figure 3. Driver Timing Test Load \#2

## SWITCHInG TIme WAVGfORms




Figure 5. Driver Enable and Disable Times

## TYPICAL PGRFORMANCE CHARACTERISTICS



TTL Input Threshold vs Temperature


Driver Differential Output Voltage vs Output Current $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


## Driver Skew vs Temperature



Driver Output Low Voltage vs Output Current $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Supply Current vs Temperature


## TYPICAL PERFORMANCE CHARACTERISTICS



## APPLICATIONS INFORMATION

## Typical Application

A typical connection of the LTC486 is shown in Figure 6. A twisted pair of wires connect up to 32 drivers and receivers for half duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends. However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically $120 \Omega$. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

## Thermal Shutdown

The LTC486 has a thermal shutdown feature which protects the part from excessive power dissipation. If the outputs of the driver are accidently shorted to a power supply or low impedance source, up to 250 mA can flow through the part. The thermal shutdown circuit disables the driver outputs when the internal temperature reaches $150^{\circ} \mathrm{C}$ and turns them back on when the temperature cools to $130^{\circ} \mathrm{C}$. If the outputs of two or more LTC486 drivers are shorted directly, the driver outputs can not supply enough current to activate the thermal shutdown.


Figure 6. Typical Connection

## APPLICATIONS IMFORMATION

Thus, the thermal shutdown circuit will not prevent contention faults when two drivers are active on the bus at the same time.

## Cable and Data Rate

The transmission line of choice for RS-485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of $120 \Omega$ cables designed for RS-485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage, and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low overall loss (Figure 7).


Figure 7. Attenuation vs Frequency for Belden 9841
When using low loss cables, Figure 8 can be used as a guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (> 100kbs) and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.


Figure 8. Cable Length vs Data Rate

## Cable Termination

The proper termination of the cable is very important. If the cable is not terminated with its characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 9).


Figure 9. Termination Effects

## APPLICATIONS INFORMATION

If the cable is loaded excessively ( $47 \Omega$ ), the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable (about $1.5 \mathrm{~ns} /$ foot). If the cable is lightly loaded (470 $)$, the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30 kHz is adequate for tests out to 4000 ft . of cable.

## AC Cable Termination

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2 V when the cable is terminated with two $120 \Omega$ resistors, causing 33 mA of DC current to flow in the cable when no data is being sent. This $D C$ current is about 220 times greater than the supply current of the LTC486. One way to eliminate the unwanted current is by AC coupling the termination resistors as shown in Figure 10.


Figure 10. AC Coupled Termination
The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3 pF per foot of cable length for $120 \Omega$ cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100 nF capacitor is adequate for lines up to 4000 feet in length. Be aware that the power savings start to decrease once the data rate surpasses $1 /(120 \Omega \times C)$.

## Receiver Open-Circuit Fail-Safe

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1) when the data is finished transmitting and all drivers on the line are forced into three-state. All LTC RS485 receivers have a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit). However, when the cable is terminated with $120 \Omega$, the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70 mV of hysteresis, the receiver output will maintain the last data bit received.

If the receiver output must be forced to a known state, the circuits of Figure 11 can be used.


Figure 11. Forcing ' 0 ' When All Drivers Are Off
The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case a logic 0 . The first method consumes about 208 mW and the second about 8 mW . The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic 1.

## APPLICATIONS INFORMATION

## Fault Protection

All of LTC's RS-485 products are protected against ESD transients up to 2 kV using the human body model (100pF, $1.5 \mathrm{k} \Omega$ ). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 12).

A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a break-
down voltage higher than the common mode voltage required for your application (typically 12V). Also, don't forget to check how much the added parasitic capacitance will load down the bus.


Figure 12. ESD Protection with TransZorbs

## TYPICAL APPLICATION

RS232 to RS485 Level Translator with Hysteresis


## feATURES

- Very Low Power: $I_{c c}=110 \mu \mathrm{~A}$ Typ.
- Designed for RS485 or RS422 Applications
- Single +5 V Supply
- -7 V to +12 V Bus Common Mode Range Permits $\pm 7 \mathrm{~V}$ GND Difference Between Devices on the Bus
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Driver Outputs Permit Live Insertion/Removal of Package
- Driver Maintains High Impedance in Three-State or with the Power Off
- 28ns Typical Driver Propagation Delays with 5ns Skew
- Pin Compatible with the SN75174, DS96174, $\mu A 96174$, and DS96F174


## APPLICATIONS

- Low Power RS485/RS422 Drivers
- Level Translator


## DESCRIPTIOn

The LTC487 is a low power differential bus/line driver designed for multipoint data transmission standard RS485 applications with extended common mode range ( +12 V to -7 V ). It also meets RS422 requirements.

The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.

The driver features three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

Both $A C$ and $D C$ specifications are guaranteed from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and over the 4.75 V to 5.25 V supply voltage range.

## TYPICAL APPLICATION

## Quad Low Power RS485 Driver

## ABSOLUTE MAXIMUM RATINGS

## (Note 1)

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) .............................................. 12 V
Control Input Voltages .................... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Driver Input Voltages ...................... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Driver Output Voltages ..$\pm 14 \mathrm{~V}$
Control Input Currents ...................................... $\pm 25 \mathrm{~mA}$
Driver Input Currents ........................................ $\pm 25 \mathrm{~mA}$
Operating Temperature Range .................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) ................ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER InFORMATIO

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC487CN |
| EN12 4- | LTC487CS |
| 0288 |  |
| D02A 6-6] $6^{6038}$ |  |
| $12 \square^{-5}$ |  |
| GND 8 - $\square^{\text {DI3 }}$ |  |
| $\underset{\substack{\text { N PACKAGE } \\ \text { 16-LEAD PLASTIC DIP }}}{\substack{\text { SPACKAGE } \\ \text { 16-LEAD PLASTIC } \\ \text { SOL }}}$ |  |

## DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leq$ Temperature $\leq 70^{\circ} \mathrm{C}$ (Note 2, 3)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{V}_{001}$ | Differential Driver Output Voltage (Unloaded) | $\mathrm{I}_{0}=0$ |  |  |  | 5 | V |
| $\mathrm{V}_{002}$ | Differential Driver Output Voltage (With Load) | $\mathrm{R}=50 \mathrm{~S}$; (RS422) |  | 2 |  |  | V |
|  |  | $\mathrm{R}=27 \Omega$; (RS485) (Figure 1) |  | 1.5 |  | 5 | V |
| $\mathrm{V}_{00}$ | Change in Magnitude of Driver Differential Output Voltage for Complementary Output States | $\begin{aligned} & \mathrm{R}=27 \Omega \text { or } \mathrm{R}=50 \Omega \\ & \text { (Figure 1) } \end{aligned}$ |  |  |  | 0.2 | v |
| $\mathrm{V}_{\text {OC }}$ | Driver Common Mode Output Voltage |  |  |  |  | 3 |  |
| $\mathrm{V}_{\text {OCl }}$ | Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States |  |  |  |  | 0.2 |  |
| $\overline{V_{\text {IH }}}$ | Input High Voltage | DI, EN12, EN34 |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Input Low Voltage |  |  |  |  | 0.8 | V |
| $1{ }_{\text {IN } 1}$ | Input Current |  |  |  |  | $\pm 2$ | $\mu \mathrm{A}$ |
| $\mathrm{laC}_{\text {c }}$ | Supply Current | No Load | Output Enabled |  | 110 | 200 | $\mu \mathrm{A}$ |
|  |  |  | Output Disabled |  | 110 | 200 |  |
| IoSD1 | Driver Short Circuit Current, $\mathrm{V}_{\text {Out }}=$ High | $-7 \mathrm{~V} \leq \mathrm{V}_{0} \leq+12 \mathrm{~V}$ |  |  |  | 250 | mA |
| $\underline{\text { OSD2 }}$ | Driver Short Circuit Current, $\mathrm{V}_{\text {OUT }}=$ Low | $-7 \mathrm{~V} \leq \mathrm{V}_{0} \leq+12 \mathrm{~V}$ |  |  |  | 250 | mA |
| 102 | High Impedance State Output Current | $V_{0}=-7 \mathrm{~V}$ to 12V |  |  | $\pm 2$ | $\pm 200$ | $\mu \mathrm{A}$ |

SWITCHING CHARACTERISTICS $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leq$ Temperature $\leq 70^{\circ} \mathrm{C}$ (Note 2, 3)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tplH | Driver Input to Output | $\begin{aligned} & \mathrm{R}_{\mathrm{DIFF}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF} \\ & \text { (Figures } 2,4 \text { ) } \end{aligned}$ | 20 | 28 | 60 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Driver Input to Output |  | 20 | 28 | 60 |  |
| tsKEW | Driver Output to Output |  |  | 5 | 15 |  |
| $\mathrm{t}_{\mathrm{r}, \mathrm{t}_{\text {f }}}$ | Driver Rise or Fall Time |  | 5 | 20 | 71 |  |
| $\mathrm{t}_{\underline{\mathrm{H}}}$ | Driver Enable to Output High | $C_{L}=100 \mathrm{pF}$ (Figures 3,5) S2 Closed |  | 35 | 70 | ns |
| tzl | Driver Enable to Output Low | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ (Figures 3, 5) S1 Closed |  | 44 | 75 | ns |
| tLz | Driver Disable Time from Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 3,5) S1 Closed |  | 55 | 92 | ns |
| $\mathrm{t}_{\mathrm{Hz}}$ | Driver Disable Time from High | $\mathrm{C}_{L}=15 \mathrm{pF}$ (Figures 3,5) S2 Closed |  | 45 | 75 | ns |

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.
Note 2: All currents into device pins are positive; all currents out of device
pins are negative. All voltages are referenced to device GND unless otherwise specified.
Note 3: All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and Temperature $=25^{\circ} \mathrm{C}$.

## function table

| INPUT | ENABLES | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| DI | EN12 or EN34 | OUTA | OUTB |
| H | H | H | L |
| L | H | L | H |
| X | L | Z | Z |

$H$ : High Level
X: Irrelevant
L: Low Level
Z: High Impedance (0ff)

## PIn functions

DI1 (Pin1): Driver 1 input. If Driver 1 is enabled, then a low on DI1 forces the driver outputs D01A low and D01B high. A high on DI1 with the driver outputs enabled will force D01A high and D01B low.
D01A (Pin 2): Driver 1 output.
D01B (Pin 3): Driver 1 output.
EN12 (Pin 4): Driver 1 and 2 outputs enabled. See Function Table for details.
D02B (Pin 5): Driver 2 output.
D02A (Pin 6): Driver 2 output.
DI2 (Pin 7): Driver 2 input. Refer to DI1.

GND (Pin 8): GND connection.
DI3 (Pin 9): Driver 3 input. Refer to DI1.
D03A (Pin 10): Driver 3 output.
D03B (Pin 11): Driver 3 output.
EN34 (Pin 12): Driver 3 and 4 outputs enabled. See Function Table for details.
D04B (Pin 13): Driver 4 output.
D04A (Pin 14): Driver 4 output.
DI4 (Pin 15): Driver 4 input. Refer to DI1.
$V_{C C}(\operatorname{Pin} 16)$ : Positive supply; $4.75<V_{C C}<5.25$.

## TEST CIRCUITS



LTC4B7•TA02
Figure 1. Driver DC Test Load


Figure 2. Driver Timing Test Circuit


LTC4B7•TA04

Figure 3. Driver Timing Test Load \#2

SUITCHInG TIMє WAVEFORMS


Figure 5. Driver Enable and Disable Times

## TYPICAL PGRFORMANCE CHARACTERISTICS



TTL Input Threshold vs Temperature


Driver Differential Output Voltage vs
Output Current $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Driver Skew vs Temperature


Driver Output Low Voltage vs Output Current $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


## Supply Current vs Temperature



## TYPICAL PERFORMARCE CHARACTERISTICS



## APPLICATIONS INFORMATION

## Typical Application

A typical connection of the LTC487 is shown in Figure 6. A twisted pair of wires connect up to 32 drivers and receivers for half duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends. However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically $120 \Omega$. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

## Thermal Shutdown

The LTC487 has a thermal shutdown feature which protects the part from excessive power dissipation. If the outputs of the driver are accidently shorted to a power supply or low impedance source, up to 250 mA can flow through the part. The thermal shutdown circuit disables the driver outputs when the internal temperature reaches $150^{\circ} \mathrm{C}$ and turns them back on when the temperature cools to $130^{\circ} \mathrm{C}$. If the outputs of two or more LTC487 drivers are shorted directly, the driver outputs can not supply enough current to activate the thermal shutdown.


Figure 6. Typical Connection

## APPLICATIONS INFORMATION

Thus, the thermal shutdown circuit will not prevent contention faults when two drivers are active on the bus at the same time.

## Cable and Data Rate

The transmission line of choice for RS-485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of $120 \Omega$ cables designed for RS-485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage, and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low overall loss (Figure 7).


Figure 7. Attenuation vs Frequency for Belden 9841
When using low loss cables, Figure 8 can be used as a guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (> 100 kbs ) and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.


Figure 8. Cable Length vs Data Rate

## Cable Termination

The proper termination of the cable is very important. If the cable is not terminated with its characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 9).


Figure 9. Termination Effects

## APPLICATIONS INFORMATION

If the cable is loaded excessively ( $47 \Omega$ ), the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable (about $1.5 \mathrm{~ns} /$ foot). If the cable is lightly loaded ( $470 \Omega$ ), the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30 kHz is adequate for tests out to 4000 ft . of cable.

## AC Cable Termination

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2 V when the cable is terminated with two $120 \Omega$ resistors, causing 33 mA of DC current to flow in the cable when no data is being sent. This $D C$ current is about 220 times greater than the supply current of the LTC487. One way to eliminate the unwanted current is by AC coupling the termination resistors as shown in Figure 10.


Figure 10. AC Coupled Termination
The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at $16.3 p F$ per foot of cable length for $120 \Omega$ cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100 nF capacitor is adequate for lines up to 4000 feet in length. Be aware that the power savings start to decrease once the data rate surpasses $1 /(120 \Omega \times C)$.

## Receiver Open-Circuit Fail-Safe

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1) when the data is finished transmitting and all drivers on the line are forced into three-state. All LTC RS485 receivers have a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit). However, when the cable is terminated with $120 \Omega$, the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70 mV of hysteresis, the receiver output will maintain the last data bit received.

If the receiver output must be forced to a known state, the circuits of Figure 11 can be used.


Figure 11. Forcing ' 0 ' When All Drivers Are Off
The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case a logic 0 . The first method consumes about 208 mW and the second about 8 mW . The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic 1.

## APPLICATIONS INFORMATION

## Fault Protection

All of LTC's RS-485 products are protected against ESD transients up to 2 kV using the human body model (100pF, 1.5k $\Omega$ ). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 12).

A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a break-
down voltage higher than the common mode voltage required for your application (typically 12V). Also, don't forget to check how much the added parasitic capacitance will load down the bus.


Figure 12. ESD Protection with TransZorbs

TYPICAL APPLICATION
RS232 to RS485 Level Translator with Hysteresis


LTC490

## features

- Low Power: $I_{C C}=300 \mu$ A Typical
- Designed for RS485 or RS422 Applications
- Single +5 V Supply
- -7 V to +12 V Bus Common Mode Range Permits $\pm 7 \mathrm{~V}$ Ground Difference Between Devices on the Bus
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Driver Outputs Permit Live Insertion or Removal of Package
- Driver Maintains High Impedance in Three-State or with the Power Off
- Combined Impedance of a Driver Output and Receiver Allows up to 32 Transceivers on the Bus
- 70 mV Typical Input Hysteresis
- 28ns Typical Driver Propagation Delays with 5ns Skew
- Pin Compatible with the SN75179


## APPLICATIONS

- Low Power RS485/RS422 Transceiver
- Level Translator


## DESCRIPTIOn

The LTC490 is a low power differential bus/line transceiver designed for multipoint datatransmission standard RS485 applications with extended common mode range ( +12 V to $-7 \mathrm{~V})$. It also meets the requirements of RS422.

The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.

The driver and receiver feature three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

Both AC and DC specifications are guaranteed from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and 4.75 V to 5.25 V supply voltage range.

## TYPICAL APPLICATION


ABSOLUTE MAXIMUM RATINGS(Note 1)
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) ..... 12 V
Driver Input Currents ..... -25 mA to 25 mA
Driver Input Voltages -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Driver Output Voltages ..... $\pm 14 \mathrm{~V}$
Receiver Input Voltages ..... $\pm 14 \mathrm{~V}$
Receiver Output Voltages

$\qquad$Operating Temperature Range$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) ..... $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
| $\mathrm{VCC}_{50} \square^{8}$ | LTC490CN8 |
| - | LTC490CS8 |
| 3 | LTC490IN8 |
| GND 4 - $0^{5}$ | LTC4901S8 |
| N8 PACKAGE S8 PaCkage | S8 PART MARKING |
| 8-LEAD PLASTIC DIP 8-EAAD PLASTIC S Soic | 490 |
|  | 4901 |

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\text {CC }}=5 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leq$ Temperature $\leq 70^{\circ} \mathrm{C}$ (Notes 2 and 3 ) unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{001}$ | Differential Driver Output Voltage (Unloaded) | $\mathrm{I}_{0}=0$ |  |  |  | 5 | V |
| $V_{0 D 2}$ | Differential Driver Output Voltage (With load) | $\mathrm{R}=50 \Omega$; (RS422) |  | 2 |  |  | V |
|  |  | $\mathrm{R}=27 \Omega$; (RS485) (Figure 1) |  | 1.5 |  | 5 | V |
| $\overline{\Delta V_{0 D}}$ | Change in Magnitude of Driver Differential Output Voltage for Complementary Output States | $\mathrm{R}=27 \Omega$ or $\mathrm{R}=50 \Omega$ (Figure 1) |  |  |  | 0.2 | V |
| $V_{O C}$ | Driver Common Mode Output Voltage |  |  |  |  | 3 | V |
| $\Delta\left\|V_{O C}\right\|$ | Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States |  |  |  |  | 0.2 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage (D) |  |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Input Low Voltage (D) |  |  |  |  | 0.8 | V |
| IN1 | Input Current (D) |  |  |  |  | $\pm 2$ | $\mu \mathrm{A}$ |
| INN2 | Input Current ( $A, B$ ) | $V_{C C}=0 \mathrm{~V}$ or 5.25 V | $V_{\text {IN }}=12 \mathrm{~V}$ |  |  | +1.0 | mA |
|  |  |  | $V_{\text {IN }}=-7 \mathrm{~V}$ |  |  | -0.8 | mA |
| $\mathrm{V}_{\text {TH }}$ | Differential Input Threshold Voltage for Receiver | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 12 \mathrm{~V}$ |  | -0.2 |  | +0.2 | V |
| $\Delta V_{\text {TH }}$ | Receiver Input Hysteresis | $V_{C M}=0 \mathrm{~V}$ |  |  | 70 |  | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Receiver Output High Voltage | $\mathrm{I}_{0}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{D}}=+0.2 \mathrm{~V}$ |  | 3.5 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Receiver Output Low Voltage | $\mathrm{I}_{0}=+4 \mathrm{~mA}, \mathrm{~V}_{10}=-0.2 \mathrm{~V}$ |  |  |  | 0.4 | V |
| IOZR | Three-State Output Current at Receiver | $\mathrm{V}_{C C}=\operatorname{Max~} 0.4 \mathrm{~V} \leq \mathrm{V}_{0} \leq 2.4 \mathrm{~V}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | Supply Current | No Load; D = GND, or $\mathrm{V}_{\text {cc }}$ |  |  | 300 | 500 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {IN }}$ | Receiver Input Resistance | $-7 \mathrm{~V} \leq \mathrm{V}_{\text {CM }} \leq+12 \mathrm{~V}$ |  | 12 |  |  | $\mathrm{k} \Omega$ |
| OSD1 | Driver Short Circuit Current, $\mathrm{V}_{\text {OUT }}=$ High | $-7 \mathrm{~V} \leq \mathrm{V}_{0} \leq+12 \mathrm{~V}$ |  |  |  | 250 | mA |
| IOSD2 | Driver Short Circuit Current, V ${ }_{\text {OUT }}=$ Low | $-7 \mathrm{~V} \leq \mathrm{V}_{0} \leq+12 \mathrm{~V}$ |  |  |  | 250 | mA |
| $\underline{\text { IOSR }}$ | Receiver Short-Circuit Current | $0 \mathrm{~V} \leq \mathrm{V}_{0} \leq \mathrm{V}_{\text {CC }}$ |  | 7 |  | 85 | mA |
| 102 | Driver Three-State Output Current | $V_{0}=-7 \mathrm{~V}$ to 12 V |  |  | $\pm 2$ | $\pm 200$ | $\mu \mathrm{A}$ |

## SWITCHING CHARACTERISTICS

$V_{\text {CC }}=5 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leq$ Temperature $\leq 70^{\circ} \mathrm{C}$ (Notes 2 and 3) unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tPLH}^{\text {l }}$ | Driver Input to Output | $R_{\text {DIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$ (Figures 2, 3) | 10 | 28 | 60 | ns |
| ${ }_{\text {tPHL }}$ | Driver Input to Output |  | 10 | 28 | 60 | ns |
| ${ }_{\text {t SKEW }}$ | Driver Output to Output |  |  | 5 |  | ns |
| $t_{\text {r }}, t_{f}$ | Driver Rise or Fall Time |  | 5 | 15 | 25 | ns |
| $\mathrm{tPLH}^{\text {chen }}$ | Receiver Input to Output | $R_{\text {DIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF}$ <br> (Figures 2, 4) | 40 | 70 | 150 | ns |
| ${ }^{\text {tpHL }}$ | Receiver Input to Output |  | 40 | 70 | 150 | ns |
| $\mathrm{t}_{\text {SKD }}$ | \| tPLH - tPHL | Differential Receiver Skew |  |  | 13 |  | ns |

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.
Note 2: All currents into device pins are positive; all currents out of device
pins are negative. All voltages are referenced to device ground unless otherwise specified.
Note 3: All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and Temperature $=25^{\circ} \mathrm{C}$.

## PIn functions

$\mathbf{V}_{C C}$ (Pin 1): Positive supply; $4.75 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 5.25 \mathrm{~V}$.
R (Pin 2): Receiver output. If $A>B$ by 200 mV , $R$ will be high. If $A<B$ by 200 mV , then $R$ will be low.

D(Pin 3): Driver input. A low on D forces the driver outputs $A$ low and $B$ high. A high on $D$ will force $A$ high and $B$ low.

Y (Pin 5): Driver output.
Z (Pin 6): Driver output.
B (Pin 7): Receiver input.
A (Pin 8): Receiver input. GND (Pin 4): Ground Connection.

## TYPICAL PGRFORMANCE CHARACTERISTICS



Driver Differential Output Voltage vs Output Current $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Driver Output Low Voltage vs Output Current $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$


## TYPICAL PERFORMANCE CHARACTERISTICS



## TEST CIRCUITS



TC490•TA02

Figure 1. Driver DC Test Load


LTC490• TA03

Figure 2. Driver/Receiver Timing Test Circuit

## SUITCHING TIM€ WAVEFORMS



Figure 3. Driver Propagation Delays


## APPLICATIONS INFORMATION

## Typical Application

A typical connection of the LTC490 is shown in Figure 5. Two twisted pair wires connect two driver/receiver pairs for full duplex data transmission. Note that the driver and receiver outputs are always enabled. Ifthe outputs must be disabled, use the LTC491.

There are no restrictions on where the chips are connected, and it isn't necessary to have the chips connected at the ends of the wire. However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically 120 2 . Because only


Figure 5. Typical Connection

## APPLICATIONS INFORMATION

one driver can be connected on the bus, the cable can be terminated only at the receiving end. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

The LTC490 can also be used as a line repeater as shown in Figure 6. If the cable length is longer than 4000 feet, the LTC490 is inserted in the middle of the cable with the receiver output connected back to the driver input.


Figure 6. Line Repeater

## Thermal Shutdown

The LTC490 has a thermal shutdown feature which protects the part from excessive power dissipation. If the outputs of the driver are accidently shorted to a power supply or low impedance, source, up to 250 mA can flow through the part. The thermal shutdown circuit disables the driver outputs when the internal temperature reaches $150^{\circ} \mathrm{C}$ and turns them back on when the temperature cools to $130^{\circ} \mathrm{C}$. If the outputs of two or more LTC490 drivers are shorted directly, the driver outputs can not supply enough current to activate the thermal shutdown. Thus, the thermal shutdown circuit will not prevent contention faults when two drivers are active on the bus at the same time.

## Cables and Data Rate

The transmission line of choice for RS485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of $120 \Omega$ cables designed for RS485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low overall loss (Figure 7).


Figure 7. Attenuation vs Frequency for Belden 9841
When using low loss cables, Figure 8 can be used as a guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates ( $>100 \mathrm{kbs}$ ), and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.


Figure 8. RS485 Cable Length Specification. Applies for 24 Gauge, Polyethylene Dielectric Twisted Pair.

## APPLICATIONS INFORMATION

## Cable Termination

The proper termination of the cable is very important. If the cable is not terminated with its characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur.

A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 9). If the cable is loaded excessively ( $47 \Omega$ ), the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable (about 1.5ns/foot). If the cable is lightly loaded ( $470 \Omega$ ), the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30 kHz is adequate for tests out to 4000 feet of cable.


Figure 9. Termination Effects

## AC Cable Termination

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2 V when the cable is terminated with two $120 \Omega$ resistors, causing 33 mA of DC current to flow in the cable when no data is being sent. This DC current is about 60 times greater than the supply current of the LTC490. One way to eliminate the unwanted current is by AC coupling the termination resistors as shown in Figure 10.


Figure 10. AC Coupled Termination
The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3pF per foot of cable length for $120 \Omega$ cables.

With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100 nF capacitor is adequate for lines up to 4000 feet in length. Be aware that the power savings start to decrease once the data rate surpasses 1/ $(120 \Omega \times C)$.

## Fault Protection

All of LTC's RS485 products are protected against ESD transients up to 2 kV using the human body model (100pF, $1.5 \mathrm{k} \Omega$ ). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 11). A TransZorb is a silicon transient voltage

## APPLICATIONS INFORMATION

suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a breakdown voltage higher than the common mode voltage required for your application (typically 12V). Also, don't forget to check how much the added parasitic capacitance will load down the bus.


Figure 11. ESD Protection with TransZorbs

## TYPICAL APPLICATIONS

## RS232 Receiver



RS232 to RS485 Level Transistor with Hysteresis


# Differential Driver and Receiver Pair 

## feATURES

- Low Power: $I_{C C}=300 \mu \mathrm{~A}$ Typical
- Designed for RS485 or RS422 Applications
- Single +5 V Supply
- -7 V to +12 V Bus Common Mode Range Permits $\pm 7 \mathrm{~V}$ Ground Difference Between Devices on the Bus
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Driver Outputs Permit Live Insertion or Removal of Package
- Driver Maintains High Impedance in Three-State or with the Power Off
- Combined Impedance of a Driver Output and Receiver Allows up to 32 Transceivers on the Bus
- 70 mV Typical Input Hysteresis
- 28ns Typical Driver Propagation Delays with 5ns Skew
- Pin Compatible with the SN75180


## APPLICATIONS

- Low Power RS485/RS422 Transceiver
- Level Translator


## DESCRIPTIOn

The LTC491 is a low power differential bus/line transceiver designed for multipoint data transmission standard RS485 applications with extended common mode range ( +12 V to -7 V ). It also meets the requirements of RS422.

The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.

The driver and receiver feature three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

Both AC and DC specifications are guaranteed from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and 4.75 V to 5.25 V supply voltage range.

## TYPICAL APPLICATION



## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Supply Voltage ( $\mathrm{V}_{\mathrm{C}}$ ) 12V
Control Input Voltages .................... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Control Input Currents $\qquad$ .. -50 mA to 50 mA
Driver Input Voltages $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Driver Input Currents $\qquad$ .-25 mA to 25 mA
Driver Output Voltages $\pm 14 \mathrm{~V}$
Receiver Input Voltages $\pm 14 \mathrm{~V}$
Receiver Output Voltages ................. -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Operating Temperature Range $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) ). ............ 30 $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC491CN |
| DE 4 | LTC491CS |
| 05 | LTC491IN |
| GND 6 | LTC491IS |
| GND 7 7 NC |  |
|  |  |

## DC ELECTRICAL CHARACTERISTICS

$\mathbf{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leq$ Temperature $\leq 70^{\circ} \mathrm{C}$ (Notes 2 and 3 ) unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{001}$ | Differential Driver Output Voltage (Unloaded) | $\mathrm{I}_{0}=0$ |  |  |  | 5 | V |
| $V_{\text {OD2 }}$ | Differential Driver Output Voltage (With load) | $\mathrm{R}=50 \Omega$; (RS422) |  | 2 |  |  | V |
|  |  | $\mathrm{R}=27 \Omega$; (RS485) (Figure 1) |  | 1.5 |  | 5 | V |
| $\Delta \mathrm{V}_{00}$ | Change in Magnitude of Driver Differential Output Voltage for Complementary Output States | $\mathrm{R}=27 \Omega$ or $\mathrm{R}=50 \Omega$ (Figure 1) |  |  |  | 0.2 | V |
| $V_{0 C}$ | Driver Common Mode Output Voltage |  |  |  |  | 3 | V |
| $\Delta\left\|V_{0 C}\right\|$ | Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States |  |  |  |  | 0.2 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | D, DE, REB |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  |  | 0.8 | V |
| In1 | Input Current |  |  |  |  | $\pm 2$ | $\mu \mathrm{A}$ |
| IIN2 | Input Current (A, B) | $\mathrm{V}_{\text {CC }}=0 \mathrm{~V}$ or 5.25 V | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ |  |  | +1.0 | mA |
|  |  |  | $\mathrm{V}_{\text {IN }}=-7 \mathrm{~V}$ |  |  | -0.8 | mA |
| $V_{\text {TH }}$ | Differential Input Threshold Voltage for Receiver | $-7 \mathrm{~V} \leq \mathrm{V}_{\text {CM }} \leq 12 \mathrm{~V}$ |  | -0.2 |  | +0.2 | V |
| $\Delta \mathrm{V}_{\text {TH }}$ | Receiver Input Hysteresis | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  |  | 70 |  | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Receiver Output High Voltage | $\mathrm{I}_{0}=-4 \mathrm{~mA}, \mathrm{~V}_{10}=+0.2 \mathrm{~V}$ |  | 3.5 |  |  | V |
| $\mathrm{V}_{0 \mathrm{~L}}$ | Receiver Output Low Voltage | $\mathrm{I}_{0}=+4 \mathrm{~mA}, \mathrm{~V}_{10}=-0.2 \mathrm{~V}$ |  |  |  | 0.4 | V |
| lozr | Three-State Output Current at Receiver | $\mathrm{V}_{\text {CC }}=\operatorname{Max} 0.4 \mathrm{~V} \leq \mathrm{V}_{0} \leq 2.4 \mathrm{~V}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | Supply Current | No Load; D = GND, or $V_{C C}$ | Outputs Enabled |  | 300 | 500 | $\mu \mathrm{A}$ |
|  |  |  | Outputs Disabled |  | 300 | 500 | $\mu \mathrm{A}$ |
| RIN | Receiver Input Resistance | $-7 \mathrm{~V} \leq \mathrm{V}_{\text {CM }} \leq+12 \mathrm{~V}$ |  | 12 |  |  | k $\Omega$ |
| losD1 | Driver Short Circuit Current, $\mathrm{V}_{\text {OUT }}=$ High | $-7 \mathrm{~V} \leq \mathrm{V}_{0} \leq+12 \mathrm{~V}$ |  |  |  | 250 | mA |
| losD2 | Driver Short Circuit Current, V ${ }_{\text {OUT }}=$ Low | $-7 \mathrm{~V} \leq \mathrm{V}_{0} \leq+12 \mathrm{~V}$ |  |  |  | 250 | mA |
| losR | Receiver Short Circuit Current | $0 \mathrm{~V} \leq \mathrm{V}_{0} \leq \mathrm{V}_{\text {CC }}$ |  | 7 |  | 85 | mA |
| 102 | Driver Three-State Output Current | $\mathrm{V}_{0}=-7 \mathrm{~V}$ to 12V |  |  | $\pm 2$ | $\pm 200$ | $\mu \mathrm{A}$ |

## SWITCHING CHARACTERISTICS

$V_{C C}=5 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leq$ Temperature $\leq 70^{\circ} \mathrm{C}$ (Notes 2 and 3) unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tpLH}^{\text {l }}$ | Driver Input to Output | $\begin{aligned} & R_{\text {DIFF }}=54 \Omega, C_{L 1}=C_{L 2}=100 \mathrm{pF} \\ & \text { (Figures } 2,5 \text { ) } \end{aligned}$ | 10 | 28 | 60 | ns |
| tphL | Driver Input to Output |  | 10 | 28 | 60 | ns |
| $\mathrm{t}_{\text {SKEW }}$ | Driver Output to Output |  |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Driver Rise or Fall Time |  | 5 | 15 | 25 | ns |
| $\mathrm{t}_{\underline{\mathrm{H}} \mathrm{H}}$ | Driver Enable to Output High | $C_{L}=100 \mathrm{pF}$ (Figures 4, 6) S2 Closed |  | 40 | 70 | ns |
| $\mathrm{t}_{\mathrm{ZL}}$ | Driver Enable to Output Low | $\mathrm{C}_{L}=100 \mathrm{pF}$ (Figures 4,6) S1 Closed |  | 40 | 70 | ns |
| tLZ | Driver Disable Time From Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 4, 6) S1 Closed |  | 40 | 70 | ns |
| ${ }^{\text {thz }}$ | Driver Disable Time From High | $\mathrm{C}_{L}=15 \mathrm{pF}$ (Figures 4, 6) S2 Closed |  | 40 | 70 | ns |
| tpLH | Receiver Input to Output | $\begin{aligned} & \mathrm{R}_{\mathrm{DIFF}}=54 \Omega, \mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=100 \mathrm{pF} \\ & \text { (Figures 2, 7) } \end{aligned}$ | 40 | 70 | 150 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Receiver Input to Output |  | 40 | 70 | 150 | ns |
| ${ }_{\text {t }}^{\text {SKD }}$ | $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|$ Differential Receiver Skew |  |  | 13 |  | ns |
| $\mathrm{t}_{\mathrm{ZL}}$ | Receiver Enable to Output Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 3, 8) S1 Closed |  | 20 | 50 | ns |
| $\mathrm{t}_{\underline{\text { H }}}$ | Receiver Enable to Output High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 3, 8) S2 Closed |  | 20 | 50 | ns |
| tLZ | Receiver Disable From Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 3, 8) S1 Closed |  | 20 | 50 | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | Receiver Disable From High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 3, 8) S2 Closed |  | 20 | 50 | ns |

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.
Note 2: All currents into device pins are positive; all currents out of device
pins are negative. All voltages are referenced to device ground unless otherwise specified.
Note 3: All typicals are given for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and Temperature $=25^{\circ} \mathrm{C}$.

## pin functions

NC (Pin 1): Not Connected.
$\mathbf{R}$ (Pin 2): Receiver output. If the receiver output is enabled (REB low), then if $A>B$ by 200 mV , $R$ will be high. If $A<B$ by 200 mV , then R will be low.

REB (Pin 3): Receiver output enable. A low enables the receiver output, R. A high input forces the receiver output into a high impedance state.

DE (Pin 4): Driver output enable. A high on DE enables the driver outputs, A and B. A low input forces the driver outputs into a high impedance state.

D (Pin 5): Driver input. If the driver outputs are enabled (DE high), then A low on D forces the driver outputs A low and $B$ high. $A$ high on $D$ will force $A$ high and $B$ low.

GND (Pin 6): Ground Connection.
GND (Pin 7): Ground Connection.
NC (Pin 8): Not Connected.
Y (Pin 9): Driver output.
Z (Pin 10): Driver output.
B (Pin 11): Receiver input.
A (Pin 12): Receiver input.
NC (Pin 13): Not Connected.
$V_{C C}$ (Pin 14): Positive supply; $4.75 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 5.25 \mathrm{~V}$.

## TYPICAL PERFORMANCE CHARACTERISTICS



TTL Input Threshold vs Temperature


LTC491•TPC04


Driver Differential Output Voltage vs Output Current $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


Driver Skew vs Temperature


LTC491•TPCOS

Driver Output Low Voltage vs Output Current $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


LTC491•TPCO3


LTC491•TPC06

Receiver Output Low Voltage vs Temperature at $\mathrm{I}=8 \mathrm{~mA}$


## TEST CIRCUITS



Figure 1. Driver DC Test Load


Figure 2. Driver/Receiver Timing Test Circuit


Figure 3. Receiver Timing Test Load


Figure 4. Driver Timing Test Load

## SWITCHING TIM€ WAVEFORMS



Figure 5. Driver Propagation Delays


Figure 6. Driver Enable and Disable Times


Figure 7. Receiver Propagation Delays


Figure 8. Receiver Enable and Disable Times

## APPLICATIONS INFORMATION

## Typical Application

A typical connection of the LTC491 is shown in Figure 9. Two twisted pair wires connect up to 32 driver/receiver pairs for full duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends. However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically $120 \Omega$. The input impedance of a receiver is
typically $20 \mathrm{k} \Omega$ to GND, or 0.6 unit RS-485 load, so in practice 50 to 60 transceivers can be connected to the same wires. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

The LTC491 can also be used as a line repeater as shown in Figure 10. If the cable length is longer than 4000 feet, the LTC491 is inserted in the middle of the cable with the receiver output connected back to the driver input.


Figure 9. Typical Connection


LTC491 - TA11
Figure 10. Line Repeater

## APPLICATIONS IMFORMATION

## Thermal Shutdown

The LTC491 has a thermal shutdown feature which protects the part from excessive power dissipation. If the outputs of the driver are accidently shorted to a power supply or low impedance source, up to 250 mA can flow through the part. The thermal shutdown circuit disables the driver outputs when the internal temperature reaches $150^{\circ} \mathrm{C}$ and turns them back on when the temperature cools to $130^{\circ} \mathrm{C}$. If the outputs of two or more LTC491 drivers are shorted directly, the driver outputs can not supply enough current to activate the thermal shutdown. Thus, the thermal shutdown circuit will not prevent contention faults when two drivers are active on the bus at the same time.

## Cables and Data Rate

The transmission line of choice for RS485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are
less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of $120 \Omega$ cables designed for RS485 applications.

Losses in a transmission line are a complex combination of $D C$ conductor loss, $A C$ losses (skin effect), leakage and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low over all loss (Figure 11).

When using low loss cables, Figure 12 can be used as a guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates ( $>100 \mathrm{kBs}$ ), and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.

Figure 12. Cable Length vs Data Rate

## APPLICATIONS INFORMATION

## Cable Termination

The proper termination of the cable is very important. If the cable is not terminated with it's characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 13).


Figure 13. Termination Effects
If the cable is loaded excessively ( $47 \Omega$ ), the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable (about $1.5 \mathrm{~ns} / \mathrm{foot}$ ).

If the cable is lightly loaded ( $470 \Omega$ ), the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30 kHz is adequate for tests out to 4000 feet of cable.

## AC Cable Termination

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2 V when the cable is terminated with two $120 \Omega$ resistors, causing 33 mA of DC current to flow in the cable when no data is being sent. This DC current is about 60 times greater than the supply current of the LTC491. One way to eliminate the unwanted current is by AC coupling the termination resistors as shown in Figure 14.


Figure 14. AC Coupled Termination
The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3pF per foot of cable length for $120 \Omega$ cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100 nF capacitor is adequate for lines up to 4000 feet in length. Be aware that the power savings start to decrease once the data rate surpasses $1 /(120 \Omega \times \mathrm{C})$.

## APPLICATIONS INFORMATION

## Receiver Open-Circuit Fail-Safe

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1) when the data is finished transmitting and all drivers on the line are forced into three-state. The receiver of the LTC491 has a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit). However, when the cable is terminated with $120 \Omega$, the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70 mV of hysteresis, the receiver output will maintain the last data bit received.


Figure 15. Forcing " 0 " When All Drivers are Off
The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case a logic 0 . The first method consumes about 208mW and the second about 8 mW . The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic 1.

## Fault Protection

All of LTC's RS485 products are protected against ESD transients up to 2 kV using the human body model ( 100 pF , $1.5 \mathrm{k} \Omega$ ). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 16).


Figure 16. ESD Protection with TransZorbs
A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a breakdown voltage higher than the common mode voltage required for your application (typically 12V). Also, don't forget to check how much the added parasitic capacitance will load down the bus.

## TYPICAL APPLICATIONS

RS232 Receiver


RS232 to RS485 Level Transistor with Hysteresis


## SECTION 6-DATA CONVERSION

INDEX
SECTION 6-DATA CONVERSION
INDEX ..... 6-2
SELECTION GUIDES ..... 6-3
PROPRIETARY PRODUCTS
LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters ..... 13-33
LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters ..... 13-64
LTC1272, 12-Bit, 3 $\mu$ s, 250kHz Sampling A/D Converter ..... 6-6
LTC1287, 3V Single Chip 12-Bit Data Acquisition System ..... 6-25
LTC1289, 3V Single Chip 12-Bit Data Acquisition System ..... 6-40
LTC1290, Single Chip 12-Bit Data Acquisition System ..... 6-67
LTC1291, Single Chip 12-Bit Data Acquisition System ..... 13-92
LTC1292, Single Chip 12-Bit Data Acquisition System ..... 6-94
LTC1293/LTC1294/LTC1296, Single Chip 12-Bit Data Acquisition System ..... 6-113


## DATA ACQUISITION SELECTION GUIDE

military and commercial

| PART <br> NUMBER | DESCRIPTION | $\begin{aligned} & \text { RESOLU- } \\ & \text { TION } \end{aligned}$ | TOTAL UNADJUSTED ERROR | CONV. TIME | VOLTAGE SUPPLY | MAXIMUM SUPPLY CURRENT | PKGS. AVAIL. | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LTC1090C, M | 10-Bit, Serial I/O, Analog to Digital Converter with 8 Channel Multiplexer. Full Duplex Serial Interface. | 10 Bits | $\begin{gathered} \pm 1 / 2 \text { LSB (LTC1090A) } \\ \text { Over Full } \\ \text { Temperature } \\ \text { Range } \end{gathered}$ | $22 \mu \mathrm{~s}$ | $\begin{gathered} 5 \mathrm{~V}, \\ 10 \mathrm{~V}, \\ \text { or } \\ \pm 5 \mathrm{~V} \end{gathered}$ | 2.5 mA | J, N, S | 10-Bit A to D with Built in 8 Channel Analog MUX and Sample/Hold. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Full Duplex Serial I/O. |
| LTC1091C, M | 10-Bit, 8-Pin Serial $1 / 0$, Analog to Digital Converter with 2 Channel Analog Multiplexer. | 10 Bits | $\begin{gathered} \pm 1 / 2 \text { LSB (LTC1091A) } \\ \text { Over Full } \\ \text { Temperature } \\ \text { Range } \end{gathered}$ | $20 \mu \mathrm{~s}$ | $\begin{gathered} 5 \mathrm{~V} \\ \text { or } \\ 10 \mathrm{~V} \end{gathered}$ | 3.5 mA | J8, N8 | 10-Bit A to D with Built in 2 Channel Analog MUX and Sample/Hold. Compatible with All Microprocessors with Serial Ports. Unipolar Operation. |
| LTC1092C, M | 10-Bit, 8-Pin, Analog to Digital Converter with Serial Output. | 10 Bits | $\begin{aligned} & \pm 1 / 2 \text { LSB (LTC1092A) } \\ & \text { Over Full } \\ & \text { Temperature } \\ & \text { Range } \end{aligned}$ | $20 \mu \mathrm{~s}$ | $\begin{gathered} 5 \mathrm{~V} \\ \text { or } \\ 10 \mathrm{~V} \end{gathered}$ | 2.5 mA | J8, N8 | Separate Reference Pin Allows Reduced Span (Down to 200mV) <br> Operation. Unipolar A to D <br> Conversions are Performed on <br> a Differential Input Pair. <br> Compatible with All <br> Microprocessors with Serial Ports. |
| LTC1093C, M | 10-Bit, Serial I/0, Analog to Digital Converter with 6 Channel Multiplexer. | 10 Bits | $\pm 1 / 2 \text { LSB (LTC1093A) }$ <br> Over Full Temperature Range | $20 \mu \mathrm{~s}$ | $\begin{gathered} 5 \mathrm{~V}, \\ 10 \mathrm{~V}, \\ \text { or } \\ \pm 5 \mathrm{~V} \end{gathered}$ | 2.5 mA | J, N, S | 10-Bit A to D with Built in 6 Channel Analog MUX and Sample/Hold. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Half Duplex Serial I/O. |
| LTC1094C, M | 10-Bit, Serial I/0, Analog to Digital Converter System with 8 Channel Multiplexer. | 10 Bits | $\begin{gathered} \pm 1 / 2 \text { LSB (LTC1094A) } \\ \text { Over Full } \\ \text { Temperature } \\ \text { Range } \end{gathered}$ | $20 \mu \mathrm{~s}$ | $\begin{gathered} 5 \mathrm{~V}, \\ 10 \mathrm{~V}, \\ \text { or } \\ \pm 5 \mathrm{~V} \end{gathered}$ | 2.5 mA | J, N | 10-Bit A to D with Built in 8 Channel Analog MUX and Sample/Hold. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Half Duplex Serial I/O. |
| LTC1095C, M | 10-Bit, Serial I/O, Analog to Digital Converter with 6 Channel Multiplexer and 5V Buried Zener Reference. | 10 Bits | $\pm 0.15 \%$ FSR | $20 \mu \mathrm{~s}$ | $\begin{gathered} 7.2 \mathrm{~V} \\ \text { to } \\ 10 \mathrm{~V} \end{gathered}$ | 3.7 mA | J | 10-Bit ADC with Built in 6 Channel Analog MUX, Sample/Hold, and 5V Buried Zener Reference. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Half Duplex Serial I/O. |
| LTC1096 | 8 -Bit, $16 \mu \mathrm{~s}$, Micropower, Sampling A/D Converter with Serial I/O and Differential Input. | 8 Bits | $\begin{array}{\|c\|} \hline \pm 1 / 2 \text { LSB (LTC1096A) } \\ \text { Over Full } \\ \text { Temperature } \\ \text { Range } \end{array}$ | $16 \mu \mathrm{~s}$ | $\begin{aligned} & 3 \mathrm{~V} \\ & \text { to } \\ & 9 \mathrm{~V} \end{aligned}$ | $80 \mu \mathrm{~A}$ | N8, S8 | Single Differential Input, S/H with Single Ended Inputs. Ultra-Low Power. Automatic Power-Down Mode. |
| LTC1098 | 8-Bit, 16 $\mu \mathrm{s}$, Micropower, Sampling A/D Converter with Serial I/O and 2 Channel MUX | 8 Bits | $\begin{gathered} \pm 1 / 2 \text { LSB (LTC1098A) } \\ \text { Over Full } \\ \text { Temperature } \\ \text { Range } \end{gathered}$ | $16 \mu \mathrm{~s}$ | $\begin{aligned} & 3 \mathrm{~V} \\ & \text { to } \\ & 9 \mathrm{~V} \end{aligned}$ | $80 \mu \mathrm{~A}$ | N8, S8 | 2 Channel Multiplexer, Sampling ADC. Ultra-Low Power, Automatic Power-Down Mode. |
| LTC10996, M | 8 -Bit, $2 \mu$ s Analog to Digital Converter with Built in Sample-and-Hold. Parallel Output. | 8 Bits | $\pm 1$ LSB <br> Over Full Temperature Range | $2 \mu \mathrm{~S}$ | 5 V | 15 mA | J, N, S | Built in S/H Allows Direct Conversion of 5Vp-p Signals up to 167 kHz . Pin Compatible with ADC0820 and AD7820. |
| LTC1272C, M | 12-Bit, $3 \mu \mathrm{~s}$, Sampling A/D Converter with Parallel Output. | 12 Bits | $\begin{aligned} & \pm 1 / 2 \text { LSB Linearity, } \\ & \pm 3 \text { LSB Offset, } \\ & \pm 10 \text { LSB Full/Scale } \\ & \text { Error } \end{aligned}$ | $3 \mu \mathrm{~s}$ | 5 V | 20 mA | J, N, S | Single Supply, Sampling Plug in Upgrade for AD7572. 250kHz Sample Rate. Operates with or without -15V Supply Required by AD7572. |

## DATA ACQUISITION SELECTION GUIDE

MILITARY ARD COMMERCIAL

| PART NUMBER | DESCRIPTION | $\begin{gathered} \text { RESOLU- } \\ \text { TION } \end{gathered}$ | $\begin{aligned} & \text { TOTAL } \\ & \text { UNADJUSTED } \\ & \text { ERROR } \end{aligned}$ | CONV. TIME | voltage SUPPLY | MAXIMUM SUPPLY CURRENT | PKGS. AVAIL. | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LTC1290C, M | 12-Bit, Serial I/O, Analog to Digital Converter with 8 Channel Multiplexer. Full Duplex Serial Interface. | 12 Bits | $\pm 2.5 \mathrm{LSB}$ <br> Over Full <br> Temperature Range <br> (LTC1290B) | $13 \mu \mathrm{~s}$ | $\begin{gathered} 5 \mathrm{~V}, \\ \text { or } \\ \pm 5 \mathrm{~V} \end{gathered}$ | 5 mA | J, N, S | 12-Bit ADC with Built in 8 Channel Analog MUX and Sample/Hold. Compatible with All Microprocessors with Serial Ports Software Configurable Bipolar or Unipolar Operation. Full Duplex Serial $1 / 0$. |
| LTC1292C | 12-Bit, 8-Pin Analog to Digital Converter with Serial Output. | 12 Bits | $\begin{gathered} \pm 2.5 \text { LSB } \\ \text { Over Full } \\ \text { Temperature } \\ \text { Range } \\ \text { (LTC1292B) } \end{gathered}$ | $13 \mu \mathrm{~s}$ | 5 V | 5 mA | J, N | 12-Bit ADC, Unipolar Conversion of Single Differential Input. Separate Reference Pin Allows Reduced Span. Compatible with All Microprocessors with Serial Ports. |
| LTC1293C | 12-Bit, Serial $/ / 0$, Analog to Digital Converter System with 6 Channel Multiplexer. | 12 Bits | $\pm 2.5$ LSB <br> Over Full <br> Temperature Range <br> (LTC1293B) | $13 \mu \mathrm{~s}$ | $\begin{gathered} 5 \mathrm{~V}, \\ \text { or } \\ \pm 5 \mathrm{~V} \end{gathered}$ | 5 mA | J, N | 12-Bit ADC with Built in 8 Channel MUX and Sample/ Hold. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Full Duplex Serial I/O. |
| LTC1294C | 12-Bit, Serial I/O, Analog to Digital Converter System with 8 Channel Multiplexer. | 12 Bits | $\pm 2.5 \mathrm{LSB}$ <br> Over Full Temperature Range (LTC1294B) | $13 \mu \mathrm{~s}$ | $\begin{gathered} 5 \mathrm{~V}, \\ \text { or } \\ \pm 5 \mathrm{~V} \end{gathered}$ | 5 mA | J, N | 12-Bit ADC with Built in 8 Channel MUX and Sample/ Hold. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Half Duplex Serial I/0. |

## FGATURES

- AD7572 Pin Out
- 12-Bit Resolution
- $3 \mu \mathrm{~s}, 5 \mu \mathrm{~s}, 8 \mu \mathrm{~s}$ Conversion Times
- On-Chip Sample-and-Hold
- Up to 250 kHz Sample Rates
- +5 V Single Supply Operation
- No Negative Supply Required
- On-Chip 25ppm/ ${ }^{\circ} \mathrm{C}$ Reference
- 75mW (Typ) Power Consumption
- 24-Pin Narrow DIP and SO Packages
- ESD Protected on all Pins


## APPLICATIONS

- High Speed Data Acquisition
- Digital Signal Processing (DSP)
- Multiplexed Data Acquisition Systems
- Single Supply Systems


## DESCRIPTION

The LTC1272 is a $3 \mu \mathrm{~s}$, 12 -bit, successive approximation sampling A/D converter. It has the same pinout as the industry standard AD7572 and offers faster conversion time, on-chip sample-and-hold, and single supply operation. It uses LTBiCMOS ${ }^{\text {TM }}$ switched capacitor technology to combine a high speed 12-bit ADC with a fast, accurate sample-and-hold and a precision reference.
The LTC1272 operates with a single +5 V supply but can also accept the $+5 \mathrm{~V} /-15 \mathrm{~V}$ supplies required by the AD7572 (Pin 23 , the negative supply pin of the AD7572, is not connected on the LTC1272). The LTC1272 has the same 0 V to 5 V input range as the AD7572 but, to achieve single supply operation, it provides a +2.42 V reference output instead of the -5.25 V of the AD7572. It plugs in for the AD7572 if the reference capacitor polarity is reversed and a $1 \mu$ s sample-and-hold acquisition time is allowed between conversions.
The output data can be read as a 12-bit word or as two 8 -bit bytes. This allows easy interface to both 8 -bit and higher processors. The LTC1272 can be used with a crystal or an external clock and comes in speed grades of $3 \mu \mathrm{~s}, 5 \mu \mathrm{~s}$, and $8 \mu \mathrm{~s}$.

## TYPICAL APPLICATION

Single 5V Supply, 3 s , 12-Bit Sampling ADC


1024 Point FFT, $f_{S}=250 \mathrm{kHz}, f_{\mathrm{IN}}=10 \mathrm{kHz}$

ABSOLUTE MAXIMUM RATINGS
(Notes 1 and 2)
Supply Voltage (VDD ..... 6 V
Analog Input Voltage (Note 3) ..... -0.3 V to +15 V
Digital Input Voltage . ..... -0.3 V to 12 V
Digital Output Voltage

$\qquad$
Operating Temperature RangeLTC1272-XAC, BC, CC
$\qquad$ ... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC1272-XAM, BM, CM $\qquad$
$\qquad$ $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Power Dissipation .500 mW
Storage Temperature Range

$\qquad$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$Lead Temperature (Soldering, 10 sec .)$300^{\circ} \mathrm{C}$

## PACKRGE/ORDER IIFORMATION



COMVERTER CHARACTERISTICS With Internal Reference (Note 4)

| PARAMETER | CONDITIONS |  | LTC1272-XA |  |  | LTC1272-XB |  |  | LTC1272-XC |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Resolution (No Missing Codes) |  | $\bullet$ | 12 |  |  | 12 |  |  | 12 |  |  | Bits |
| Integral Linearity Error | (Note 5) |  |  |  | $\pm 1 / 2$ |  |  | $\pm 1$ |  |  | $\pm 1$ | LSB |
|  | Com | $\bullet$ |  |  | $\pm 1 / 2$ |  |  | $\pm 1$ |  |  | $\pm 1$ |  |
|  | Mil | $\bullet$ |  |  | $\pm 3 / 4$ |  |  | $\pm 1$ |  |  | $\pm 1$ |  |
| Differential Linearity Error |  | $\bullet$ |  |  | $\pm 1$ |  |  | $\pm 1$ |  |  | $\pm 1$ | LSB |
| Offset Error |  |  |  |  | $\pm 3$ |  |  | $\pm 3$ |  |  | $\pm 4$ | LSB |
|  |  | $\bullet$ |  |  | $\pm 4$ |  |  | $\pm 5$ |  |  | $\pm 6$ |  |
| Gain Error |  |  |  |  | $\pm 10$ |  |  | $\pm 10$ |  |  | $\pm 15$ | LSB |
| Full Scale Tempco | $\mathrm{I}_{\text {Out }}($ Reference $)=0$ | $\bullet$ |  | $\pm 5$ | $\pm 25$ |  | $\pm 10$ | $\pm 25$ |  | $\pm 10$ | $\pm 45$ | ppm/ ${ }^{\circ} \mathrm{C}$ |

## InTERNAL REFERENCE CHARACTERISTICS (Note 4)

| PARAMETER | CONDITIONS |  | LTC1272-XA/B |  |  | LTC1272-XC |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {REF }}$ Output Voltage (Note 6) | $\mathrm{I}_{\text {OUT }}=0$ |  | 2.400 | 2.420 | 2.440 | 2.400 | 2.420 | 2.440 |  |
| VREF Output Tempco | $\mathrm{I}_{\text {OUT }}=0$ | $\bullet$ |  | 5 | 25 |  | 10 | 45 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $V_{\text {REF L Line Regulation }}$ | $4.75 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 5.25 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0$ |  |  | 0.01 |  |  | 0.01 |  | LSB/ |
| $V_{\text {REF }}$ Load Regulation (Sourcing Current) | $0 \leq\left\|l_{\text {OUT }}\right\| \leq 1 \mathrm{~mA}$ |  |  | 2 |  |  | 2 |  | LSB/mA |

## DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 4)

| SYMBOL | PARAMETER | CONDITIONS |  |  | LTC1272-XA/B/C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}, \mathrm{HBEN}, \mathrm{CLK}_{\text {IN }}$ | $V_{D D}=5.25 \mathrm{~V}$ |  | $\bullet$ | 2.4 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}, \mathrm{HBEN}, \mathrm{CLK}$ IN | $V_{D D}=4.75 \mathrm{~V}$ |  | $\bullet$ |  |  | 0.8 | V |
| IN | Input Current $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}, \mathrm{HBEN}$ | $\mathrm{V}_{1 /}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |  | $\bullet$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IN | Input Current CLK ${ }_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |  | $\bullet$ |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage All Logic Outputs | $V_{D D}=4.75 \mathrm{~V}$ | $\mathrm{I}_{\text {OUT }}=-10 \mu \mathrm{~A}$ |  |  | 4.7 |  | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=-200 \mu \mathrm{~A}$ | $\bullet$ | 4.0 |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage All Logic Outputs | $\mathrm{V}_{\text {DD }}=4.75 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1.6 \mathrm{~mA}$ |  | $\bullet$ |  |  | 0.4 | V |
| $\mathrm{l}_{02}$ | High-Z Output Leakage D11-D0/8 | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {DD }}$ |  | $\bullet$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Coz | High-Z Output Capacitance (Note 7) |  |  | $\bullet$ |  |  | 15 | pF |
| ISOURCE | Output Source Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  |  | -10 |  | mA |
| ISINK | Output Sink Current | $V_{\text {OUT }}=V_{\text {DD }}$ |  |  |  | 10 |  | mA |
| IDD | Positive Supply Current | $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{A}_{\text {IN }}=5 \mathrm{~V}$ |  | $\bullet$ |  | 15 | 30 | mA |
| PD | Power Dissipation |  |  |  |  | 75 |  | mW |

DYחAmIIC ACCURACY (Note 4) fsamPLE $=250 \mathrm{KHz}$ (LTC1272-3), 166kHz (LTC1272-5), 111kHz (LTC1272-8)

| SYMBOL | PARAMETER | CONDITIONS | LTC1272-XA/B/C |  |
| :--- | :--- | :--- | :---: | :---: |
| MIN | TYP | MAX | UNITS |  |
| $S /(N+D)$ | Signal to Noise Plus Distortion Ratio | 10 kHz Input Signal | 72 | dB |
| $T H D$ | Total Harmonic Distortion (Up to 5th Harmonic) | 10 kHz Input Signal | -82 | dB |
|  | Peak Harmonic or Spurious Noise | 10 kHz Input Signal | -82 | dB |

## ANALOG INPUT (Note 4)

|  |  |  | LTC1272-XA/B/C |  |  |
| :--- | :--- | :--- | :--- | :--- | ---: |
| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS

timing CHARACTERISTICS (Note 8)


The indicates specs which apply over the full operating temperature range; all other limits and typicals $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.
Note 2: All voltage values are with respect to ground with DGND and AGND wired together (unless otherwise noted).
Note 3: When the analog input voltage is taken below ground it will be clamped by an internal diode. This product can handle, with no external diode, input currents of greater than 60 mA below ground without latchup.
Note 4: $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=4 \mathrm{MHz}$ for LTC1272-3, 2.5MHz for LTC1272-5 and 1.6 MHz for LTC1272-8, $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}$ unless otherwise specified. For best analog performance, the LTC1272 clock should be synchronized to the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ control inputs with at least 40 ns separating convert start from the nearest clock edge.

Note 5: Linearity error is specified between the actual end points of the A/D transfer curve.
Note 6: The LTC1272 has the same 0 V to 5 V input range as the AD7572 but, to achieve single supply operation, it provides a +2.42 V reference output instead of the -5.25 V of the AD7572. This requires that the polarity of the reference bypass capacitor be reversed when plugging an LTC1272 into an AD7572 socket.
Note 7: Guaranteed by design, not subject to test.
Note 8: $V_{D D}=5 \mathrm{~V}$. Timing specifications are sample tested at $25^{\circ} \mathrm{C}$ to ensure compliance. All input control signals are specified with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}$ ( $10 \%$ to $90 \%$ of +5 V ) and timed from a voltage level of +1.6 V . See Figures 13 through 17.

## PIn functions

$A_{I N}$ (Pin 1): Analog Input, $0 V$ to +5 V unipolar input.
$\mathbf{V}_{\text {REF }}$ (Pin 2): +2.42 V Reference Output. When plugging into an AD7572 socket, reverse the reference bypass capacitor polarity and short the $10 \Omega$ series resistor.

AGND (Pin 3): Analog Ground
D11-D4 (Pins 4-11): Three-State Data Outputs
DGND (Pin 12): Digital Ground
D3/11-D0/8 (Pins 13-16): Three-State Data Outputs
CLK IN (Pin 17): Clock Input. An external TTL/CMOS compatible clock may be applied to this pin or a crystal can be connected between CLK IN and CLK OUT.

CLK OUT (Pin 18): Clock Output. An inverted CLK IN signal appears at this pin.

HBEN (Pin 19): High Byte Enable Input. This pin is used to multiplex the internal 12-bit conversion result into the lower bit outputs (D7-D0/8). See table below. HBEN also disables conversion starts when HIGH.
$\overline{\mathrm{RD}}$ (Pin 20): READ Input. This active low signal starts a conversion when $\overline{\mathrm{CS}}$ and HBEN are low. $\overline{\mathrm{RD}}$ also enables the output drivers when $\overline{\mathrm{CS}}$ is low.
$\overline{\mathbf{C S}}$ (Pin 21): The CHIP SELECT Input must be low for the $A D C$ to recognize $\overline{R D}$ and HBEN inputs.
$\overline{\text { BUSY }}$ (Pin 22): The $\overline{\text { BUSY }}$ Output is low when a conversion is in progress.

NC (Pin 23): Not connected internally. The LTC1272 does not require negative supply. This pin can accommodate the -15 V required by the AD7572 without problems.
$V_{D D}$ (Pin 24): Positive Supply, +5 V .

Data Bus Output, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}=$ LOW

|  | Pin 4 | Pin 5 | Pin 6 | Pin 7 | Pin 8 | Pin 9 | Pin 10 | Pin 11 | Pin 13 | Pin 14 | Pin 15 | Pin 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MNEMONIC* | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/11 | D2/10 | D1/9 | D0/8 |
| HBEN = LOW | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| HBEN = HIGH | DB11 | DB10 | DB9 | DB8 | LOW | LOW | LOW | LOW | DB11 | DB10 | DB9 | DB8 |

* $D 11 \ldots$...D0/8 are the ADC data output pins.

DB11...DB0 are the 12 -bit conversion results, DB11 is the MSB.

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



LTC1272•TPCO2



LT1272•TPCO4


LT1272•TPC05


*EFFECTIVE NUMBER OF BITS, ENOBs $=\frac{\mathrm{S} /(\mathrm{N}+\mathrm{D})-1.76 \mathrm{~dB}}{6.02}$

## APPLICATIONS IMFORMATION

## Conversion Details

Conversion start is controlled by the $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}$ and HBEN inputs. At the start of conversion the successive approximation register (SAR) is reset and the three-state data outputs are enabled. Once a conversion cycle has begun it cannot be restarted.

During conversion, the internal 12-bit capacitive DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). Referring to Figure 1, the $A_{I N}$ input connects to the sample-and-hold capacitor through a $300 \Omega / 2.7 \mathrm{k} \Omega$ divider. The voltage divider allows the LTC1272 to convert 0 V to 5 V input signals while operating from a 4.5 V supply. The conversion has two phases: the sample phase and the convert phase. During the sample phase, the comparator offset is nulled by the feedback switch and the analog input is stored as a charge on the sample-and-hold capacitor, $\mathrm{C}_{\text {SAMPLE }}$. This phase lasts from the end of the previous conversion until the next conversion is started. A minimum delay between conversions ( $\mathrm{t}_{10}$ ) of $1 \mu \mathrm{~s}$ allows enough time for the analog input to be acquired. During the convert phase, the comparator feedback switch opens, putting the comparator into the compare mode. The sample-and-hold capacitor is switched to ground injecting the analog input charge onto the comparator summing junction. This input charge is successively compared to binary weighted charges supplied by the capacitive DAC. Bit decisions are made by the comparator (zero crossing detector) which checks the addition of each successive weighted bit from the DAC output. The MSB decision is made 50 ns (typically) after the second falling edge of CLK IN following a conversion start. Similarly, the succeeding bit decisions are made approximately 50 ns after a CLK IN edge until the conversion is finished. At the end of a conversion, the DAC output balances the $A_{\text {IN }}$ output charge. The SAR contents (12-bit data word) which represent the $A_{\text {IN }}$ input signal are loaded into a 12-bit latch.

## Sample-and-Hold and Dynamic Performance

Traditionally A/D converters have been characterized by such specs as offset and full-scale errors, integral non-


Figure 1. AIN Input
linearity and differential non-linearity. These specs are useful for characterizing an ADC's DC or low frequency signal performance.
These specs alone are not adequate to fully specify the LTC1272 because of its high speed sampling ability. FFT (Fast Fourrier Transform) test techniques are used to characterize the LTC1272's frequency response, distortion and noise at the rated throughput.
By applying a low distortion sine-wave and analyzing the digital output using a FFT algorithm, the LTC1272's spectral content can be examined for frequencies outside the fundamental. Figure 2 shows a typical LTC1272 FFT plot.


Figure 2. LTC1272 Non-Averaged, 1024 Point FFT Plot. $\mathrm{f}_{\mathrm{S}}=250 \mathrm{kHz}, \mathrm{f}_{\mathrm{N}}=10 \mathrm{kHz}$

## APPLICATIONS IMFORMATION

Signal to Noise Ratio

The Signal to Noise Ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the A/D output. This includes distortion as well as noise products and for this reason it is sometimes referred to as Signal to Noise + Distortion [S/(N + D)]. The output is band limited to frequencies from $D C$ to one half the sampling frequency. Figure 2 shows spectral content from DC to 125 kHz which is $1 / 2$ the 250 kHz sampling rate.

## Effective Number of Bits

The effective number of bits (ENOBs) is a measurement of the resolution of an $A / D$ and is directly related to the $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ by the equation:

$$
N=[S /(N+D)-1.76] / 6.02
$$

where $N$ is the effective number of bits of resolution and $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ is expressed in dB . At the maximum sampling rate of 250 kHz the LTC1272 maintains 11.5 ENOBs or better to 20 kHz . Above 20 kHz the ENOBs gradually decline, as shown in Figure 3, due to increasing second harmonic distortion. The noise floor remains approximately 90 dB . The dynamic differential non-linearity remains good out to 120 kHz as shown in Figure 4.


Figure 3. LTC1272 Effective Number of Bits (ENOBs) vs Input Frequency. is $=250 \mathrm{kHz}$


Figure 4. LTC1272 Dynamic DNL. $\mathrm{f}_{\mathrm{CLK}}=4 \mathrm{MHz}$, $\mathbf{f}_{\mathrm{S}}=250 \mathrm{kHz}, \mathrm{f}_{\mathrm{IN}}=122.25342 \mathrm{kHz}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

## Total Harmonic Distortion

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The harmonics are limited to the frequency band between DC and one half the sampling frequency. THD is expressed as: 20 LOG $\left[\sqrt{V_{2}^{2}+V_{3}{ }^{2}+V_{N}{ }^{2}} / V_{1}\right]$ where $V_{1}$ is the RMS amplitude of the fundamental frequency and $V_{2}$ through $\mathrm{V}_{N}$ are the amplitudes of the second through Nth harmonics.

## Clock and Control Synchronization

For best analog performance, the LTC1272 clock should be synchronized to the $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ control inputs as shown in Figure 5, with at least 40ns separating convert start from the nearest CLK IN edge. This ensures that transitions at CLK IN and CLK OUT do not couple to the analog input and get sampled by the sample-and-hold. The magnitude of this feedthrough is only a few millivolts, but if CLK and convert start ( $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ ) are asynchronous, frequency components caused by mixing the clock and convert signals may increase the apparent input noise.
When the clock and convert signals are synchronized, small endpoint errors (offset and full scale) are the most that can be generated by clock feedthrough. Even these errors (which can be trimmed out) can be eliminated by ensuring that the start of a conversion ( $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ falling edge) does not occur within 40 ns of a clock edge, as in

## APPLICATIONS Information



UNCERTAIN CONVERSION TIME FOR $30 \mathrm{~ns}<\mathrm{t}_{14}<180 \mathrm{~ns}$
*THE LTC1272 IS ALSO COMPATIBLE WITH THE AD7572 SYNCHRONIZATION MODES. LTC1272.tang
Figure 5. $\overline{\mathrm{RD}}$ and CLK IN for Synchronous Operation

Figure 5 . Nevertheless, even without observing this guideline, the LTC1272 is still compatible with AD7572 synchronization modes, with no increase in linearity error. This means that either the falling or rising edge of CLK IN may be near $\overline{\mathrm{RD}}$ 's falling edge.

## Driving the Analog Input

The analog input of the LTC1272 is much easier to drive than that of the AD7572. The input current is not modulated by the DAC as in the AD7572. It has only one small current spike from charging the sample-and-hold capacitor at the end of the conversion. During the conversion the analog input draws only DC Current. The only requirement is that the amplifier driving the analog input must settle after the small current spike before the next conversion is started. Any op amp that settles in $1 \mu$ s to small current transients will allow maximum speed operation. If slower op amps are used, more settling time can be provided by increasing the time between conversions. Suitable devices capable of driving the LTC1272 $A_{\text {IN }}$ input include the LT1006 and LT1007 op amps.

## Internal Clock Oscillator

Figure 6 shows the LTC1272 internal clock circuit. A crystal or ceramic resonator may be connected between CLK IN (Pin 17) and CLK OUT (Pin 18) to provide a clock oscillator for ADC timing. Alternatively the crystal/resonator may be omitted and an external clock source may be


Figure 6. LTC1272 Internal Clock Circuit
connected to CLK IN. For an external clock the duty cycle is not critical. An inverted CLK IN signal will appear at the CLK OUT pin as shown in the operating waveforms of Figure 7. Capacitance on the CLK OUT pin should be minimized for best analog performance.

## Internal Reference

The LTC1272 has an on-chip, temperature-compensated, curvature corrected, bandgap reference, which is factory trimmed to $2.42 \mathrm{~V} \pm 1 \%$. It is internally connected to the DAC and is also available at Pin 2 to provide up to 1 mA current to an external load.

For minimum code transition noise the reference output should be decoupled with a capacitor to filter wideband noise from the reference ( $10 \mu \mathrm{~F}$ tantalum in parallel with a $0.1 \mu \mathrm{~F}$ ceramic). A simplified schematic of the reference with its recommended decoupling is shown in Figure 8.

## APPLICATIONS INFORMATION



Figure 7. Operating Waveforms Using an External Clock Source for CLK IN


Figure 8. LTC1272 Internal 2.42V Reference

## Unipolar Operation

Figure 9 shows the ideal input/output characteristic for the OV to 5 V input range of the LTC1272. The code transitions occur midway between successive integer LSB values (i.e., $1 / 2$ LSB, $3 / 2$ LSBs, $5 / 2$ LSBs . . . FS-3/2 LSBs). The output code is natural binary with $1 \mathrm{LSB}=\mathrm{FS} / 4096=(5 /$ 4096) $\mathrm{V}=1.22 \mathrm{mV}$.

## Unipolar Offset and Full-Scale Error Adjustment

In applications where absolute accuracy is important, then offset and full-scale error can be adjusted to zero. Offset


Figure 9. LTC1272 Ideal Input/Output Transfer Characteristic
error must be adjusted before full-scale error. Figure 10 shows the extra components required for full-scale error adjustment. Zero offset is achieved by adjusting the offset of the op amp driving $A_{I N}$ (i.e., A1 in Figure 10). For zero offset error apply 0.61 mV (i.e., $1 / 2 \mathrm{LBS}$ ) at $\mathrm{V}_{\text {IN }}$ and adjust the op amp offset voltage until the ADC output code flickers between 000000000000 and 000000000001.

For zero full-scale error apply an analog input of 4.99817 V (i.e., FS-3/2 LSBs or last code transition) at $\mathrm{V}_{\text {IN }}$ and adjust R1 until the ADC output code flickers between 11111111 1110 and 111111111111.

## APPLICATIONS IMFORMATION



Figure 10. Unipolar OV to $\mathbf{+ 5 V}$ Operation with Gain Error Adjust

## Application Hints

Wire wrap boards are not recommended for high resolution or high-speed A/D converters. To obtain the best performance from the LTC1272 a printed circuit board is required. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the LTC1272. The analog input should be screened by AGND.

A single point analog ground separate from the logic system ground should be established with an analog ground plane at Pin 3 (AGND) or as close as possible to the LTC1272, as shown in Figure 11. Pin 12 (LTC1272 DGND) and all other analog grounds should be connected to this single analog ground point. No other digital grounds should be connected to this analog ground point. Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC and
the foil width for these tracks should be as wide as possible.

Noise: Input signal leads to $A_{\text {IN }}$ and signal return leads from AGND (Pin 3) should be kept as short as possible to minimize input noise coupling. In applications where this is not possible, a shielded cable between source and ADC is recommended. Also, since any potiential difference in grounds between the signal source and ADC appears as an error voltage in series with the input signal, attention should be paid to reducing the ground circuit impedances as much as possible.

In applications where the LTC1272 data outputs and control signals are connected to a continuously active microprocessor bus, it is possible to get LSB errors in conversion results. These errors are due to feedthrough from the microprocessor to the successive approximation comparator. The problem can be eliminated by forcing the microprocessor into a WAIT state during conversion (see Slow Memory Mode interfacing), or by using three-state buffers to isolate the LTC1272 data bus.

## Timing and Control

Conversion start and data read operations are controlled by three LTC1272 digital inputs; $\mathrm{HBEN}, \overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$. Figure 12 shows the logic structure associated with these inputs. The three signals are internally gated so that a logic " 0 " is required on all three inputs to initiate a conversion. Once initiated it cannot be restarted until conversion is complete. Converter status is indicated by the BUSY output, and this is low while conversion is in progress.


Figure 11. Power Supply Grounding Practice

## APPLICATIONS INFORMATION

There are two modes of operation as outlined by the timing diagrams of Figures 13 to 17. Slow Memory Mode is designed for microprocessors which can be driven into a WAIT state, a READ operation brings $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low which initiates a conversion and data is read when conversion is complete.

Figure 12. Internal Logic for Control Inputs $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}$ and HBEN

The second is the ROM Mode which does not require microprocessor WAIT states. A READ operation brings $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low which initiates a conversion and reads the previous conversion result.



Figure 13. $\overline{\mathrm{RD}}$ and CLK IN for Synchronous Operation

Table 1. Data Bus Output, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}=$ Low

|  | PIN 4 | PIN 5 | PIN 6 | PIN 7 | PIN 8 | PIN 9 | PIN 10 | PIN 11 | PIN 13 | PIN 14 | PIN 15 | PIN 16 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Outputs* | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/11 | D2/10 | D1/9 | D0/8 |
| HBEN = Low | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| HBEN = High | DB11 | DB10 | DB9 | DB8 | Low | Low | Low | Low | DB11 | DB10 | DB9 | DB8 |

Note: *D11 . . . D0/8 are the ADC data output pins
DB11 . . . DB0 are the 12 -bit conversion results, DB11 is the MSB

## APPLICATIONS INFORMATION



Figure 14. Slow Memory Mode, Parallel Read Timing Diagram
Table 2. Slow Memory Mode, Parallel Read Data Bus Status

| Data Outputs | D11 | D10 | D9 | $\mathbf{D 8}$ | $\mathbf{D 7}$ | $\mathbf{D 6}$ | $\mathbf{D 5}$ | D4 | D3/11 | D2/10 | D1/9 | D0/8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |

## Data Format

The output data format can be either a complete parallel load for 16-bit microprocessors or a two byte load for 8bit microprocessors. Data is always right justified (i.e., LSB is the most right-hand bit in a 16-bit word). For a two byte read, only data outputs D7. . . D0/8 are used. Byte selection is governed by the HBEN input which controls an internal digital multiplexer. This multiplexes the 12-bits of conversion data onto the lower D7. . . D0/8 outputs ( 4 MSBs or 8 LSBs ) where it can be read in two read cycles. The 4 MSB's always appear on D11 . . . D8 whenever the three-state output drives are turned on.

## Slow Memory Mode, Parallel Read (HBEN = Low)

Figure 14 and Table 2 show the timing diagram and data bus status for Slow Memory Mode, Parallel Read. $\overline{C S}$ and $\overline{\mathrm{RD}}$ going low triggers a conversion and the LTC1272 acknowledges by taking BUSY low. Data from the previous conversion appears on the three-state data outputs. BUSY returns high at the end of conversion when the output latches have been updated and the conversion result is placed on data outputs D11 . . . D0/8.

## Slow Memory Mode, Two Byte Read

For a two byte read only 8 data outputs D7 . . D0/8 are used. Conversion start procedure and data output status for the first read operation is identical to Slow Memory Mode, Parallel Read. See Figure 15 timing diagram and Table 3 data bus status. At the end of conversion the low data byte (DB7 . . . DBO) is read from the ADC. A second READ operation with HBEN high, places the high byte on data outputs D3/11 ...D0/8 and disables conversion start. Note the 4MSB's appear on data outputs D11 ... D8 during the two READ operations above.

## ROM Mode, Parallel READ (HBEN = Low)

The ROM Mode avoids placing a microprocessor into a WAIT state. A conversion is started with a READ operation and the 12 bits of data from the previous conversion is available on data outputs D11 . . D0/8 (see Figure 16 and Table 4). This data may be disregarded if not required. A second READ operation reads the new data (DB11 ... DBO) and starts another conversion. A delay at least as long as the LTC1272 conversion time plus the $1 \mu \mathrm{~s}$ minimum delay between conversions must be allowed between READ operations.

## APPLICATIONS INFORMATION



Figure 15. Slow Memory Mode, Two Byte Read Timing Diagram
Table 3. Slow Memory Mode, Two Byte Read Data Bus Status

| Data Outputs | D7 | D6 | D5 | D4 | D3/11 | D2/10 | D1/9 | D0/8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First Read | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| Second Read | Low | Low | Low | Low | DB11 | DB10 | DB9 | DB8 |



Figure 16. ROM Mode, Parallel Read Timing Diagram
Table 4. ROM Mode, Parallel Read Data Bus Status

| Data Outputs | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3/11 | D2/10 | D1/9 | D0/8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First Read (Old Data) | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| Second Read | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |

## APPLICATIONS INFORMATION



Figure 17. ROM Mode, Two Byte Read Timing Diagram
Table 5. ROM Mode, Two Byte Read Data Bus Status

| Data Outputs | D7 | D6 | D5 | D4 | D3/11 | D2/10 | D1/9 | D0/8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First Read | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| Second Read | Low | Low | Low | Low | DB11 | DB10 | DB9 | DB8 |
| Third Read | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |

## ROM Mode, Two Byte READ

As previously mentioned for a two byte read, only data outputs $\mathrm{D} 7 \ldots \mathrm{D} / 8$ are used. Conversion is started in the normal way with a READ operation and the data output status is the same as the ROM Mode, Parallel Read. See Figure 17 timing diagram and Table 5 data bus status. Two more READ operations are required to access the new conversion result. A delay equal to the LTC1272 conversion time must be allowed between conversion start and the second data READ operation. The second READ operation, with HBEN high, disables conversion start and places the high byte (4 MSBs) on data outputs D3/11 . . DO18. A third read operation accesses the low data byte (DB7

DBO) and starts another conversion. The 4 MSB's appear on data outputs D11 . . D8 during all three read operations above.

## Microprocessor Interfacing

The LTC1272 is designed to interface with microprocessors as a memory mapped device. The $\overline{C S}$ and $\overline{\mathrm{RD}}$ control inputs are common to all peripheral memory interfacing. The HBEN input serves as a data byte select for 8-bit processors and is normally connected to the microprocessor address bus.

## MC68000 Microprocessor

Figure 18 shows a typical interface for the MC68000. The LTC1272 is operating in the Slow Memory Mode. Assuming the LTC1272 is located at address C000, then the following single 16-bit MOVE instruction both starts a conversion and reads the conversion result:

Move.W \$COOO,DO

## APPLICATIONS INFORMATION



Figure 18. LTC1272 MC68000 Interface
At the beginning of the instruction cycle when the ADC address is selected, $\overline{B U S Y}$ and $\overline{C S}$ assert $\overline{\text { DTACK, }}$, so that the MC68000 is forced into a WAIT state. At the end of conversion $\overline{B U S Y}$ returns high and the conversion result is placed in the DO register of the microprocessor.

## 8085A, Z80 Microprocessor

Figure 19 shows a LTC1272 interface for the Z80 and 8085A. The LTC1272 is operating in the Slow Memory Mode and a two byte read is required. Not shown in the figure is the 8-bit latch required to demultiplex the 8085A common address/data bus. A0 is used to assert HBEN, so that an even address (HBEN = LOW) to the LTC1272 will start a conversion and read the low data byte. An odd address (HBEN = HIGH) will read the high data byte. This


Figure 19. LTC1272 8085A/Z80 Interface
is accomplished with the single 16-bit LOAD instruction below.

$$
\begin{array}{ll}
\text { For the 8085A } & \text { LHLD (B000) } \\
\text { For the Z80 } & \text { LDHL, (B000) }
\end{array}
$$

This is a two byte read instruction which loads the ADC data (address BOOO ) into the HL register pair. During the first read operation, BUSY forces the microprocessor to WAIT for the LTC1272 conversion. No WAIT states are inserted during the second read operation when the microprocessor is reading the high data byte.

## TMS32010 Microcomputer

Figure 20 shows an LTC1272 TMS32010 interface. The LTC1272 is operating in the ROM Mode. The interface is designed for a maximum TMS32010 clock frequency of 18 MHz but will typically work over the full TMS32010 clock frequency range.

The LTC1272 is mapped at a port address. The following I/O instruction starts a conversion and reads the previous conversion result into data memory.

$$
\text { IN A,PA } \quad(P A=\text { PORT ADDRESS })
$$

When conversion is complete, a second $I / O$ instruction reads the up-to-date data into memory and starts another conversion. A delay at least as long as the ADC conversion time must be allowed between I/O instructions.


Figure 20. LTC1272 TMS32010 Interface

## APPLICATIONS INFORMATION

## Compatibility with the AD7572

Figure 21 shows the simple, single 5 V configuration recommended for new designs with the LTC1272. If an AD7572 replacement or upgrade is desired, the LTC1272 can be plugged into an AD7572 socket with minor modifications. It can be used as a replacement or to upgrade with sample-and-hold, single supply operation and reduced power consumption.

The LTC1272, while consuming less power overall than the AD7572, draws more current from the +5 V supply (it draws no power from the -15 V supply). Also, a $1 \mu \mathrm{~s}$
minimum time between conversions must be provided to allow the sample-and-hold to reacquire the analog input. Figure 22 shows that if the clock is synchronous with $\overline{\mathrm{CS}}$ and $\overline{R D}$, it is only necessary to short out the $10 \Omega$ series resistor and reverse the polarity of the $10 \mu \mathrm{~F}$ bypass capacitor on the $\mathrm{V}_{\text {REF }}$ pin. The -15 V supply is not required and can be removed, or, because there is no internal connection to Pin 23 , it can remain unmodified. The clock can be considered synchronous with $\overline{C S}$ and $\overline{R D}$ in cases where the LTC1272 CLK IN signal is derived from the same clock as the microprocessor reading the LTC1272.


Figure 21. Single 5V Supply, 3 s , 12-Bit Sampling ADC

## APPLICATIONS INFORMATION



Figure 22. Plugging the LTC1272 into an AD7572 Socket
Case 1: Clock Synchronous with CS and RD

If the clock signal for the AD7572 is derived from a separate crystal or other signal which is not synchronous with the microprocessor clock, then the signals need to be synchronized for the LTC1272 to achieve best analog performance (see Clock and Control Synchronization). The best way to synchronize these signals is to drive the CLK IN pin of the LTC1272 with a derivative of the processor clock, as mentioned above and shown in Figure 22. Another way, shown in Figure 23, is to use a flip-flop to synchronize the $\overline{\mathrm{RD}}$ to the LTC1272 with the CLK IN signal. This method will work but has two disavantages
over the first: Because the RD is delayed by the flip-flop, the actual conversion start and the enabling of the LTC1272's $\overline{\text { BUSY }}$ and data outputs can take up to one CLK IN cycle to respond to a $\overline{\mathrm{RD}} \downarrow$ convert command from the processor. The sampling of the analog input no longer occurs at the processor's falling RD edge but may be delayed as much as one CLK IN cycle. Although the LTC1272 will still exhibit excellent DC performance, the flip-flop will introduce jitter into the sampling which may reduce the usefulness of this method for AC systems.

## APPLICATIONS INFORMATION



* THE LTC1272 HAS THE SAME OV TO 5V INPUT RANGE BUT PROVIDES A +2.42 V REFERENCE OUTPUT AS OPPOSED TO THE -5.25V OF THE AD7572. FOR PROPER OPERATION, REVERSE THE REFERENCE CAPACITOR POLARITY AND SHORT OUT THE $10 \Omega$ RESISTOR.
** THE D FLIP-FLOP SYNCHRONIZES THE CONVERSION START SIGNAL ( $\overline{\text { DD }}$ ) TO THE ADC CLKout SIGNAL TO PREVENT OUTPUT CODE NOISE WHICH OCCURS WITH AN ASYNCHRONOUS CLOCK.
† THE LTC1272 CAN ACCOMMODATE THE - 15 V SUPPLY OF THE AD7572 BUT DOES NOT REQUIRE IT. PIN 23 OF THE LTC1272 IS NOT INTERNALLY CONNECTED.

Figure 23. Plugging the LTC1272 into an AD7572 Socket Case 2: Clock Not Synchronous with CS and RD

## 3V Single Chip 12-Bit Data Acquisition System

## feATURES

- Single Supply 3.3 V or $\pm 3.3 \mathrm{~V}$ Operation
- Built-In Sample-and-Hold
- Direct 3-Wire Interface to Most MPU Serial Ports and All MPU Parallel Ports
- 30kHz Maximum Throughput Rate


## KEY SPECIFICATIONS

- Minimum Guaranteed Supply Voltage: 2.7V
- Resolution: 12 Bits
- Fast Conversion Time: 24 $\mu \mathrm{s}$ Max Over Temp.
- Low Supply Current: 1.0 mA


## TYPICAL APPLICATION

- Battery-Powered Instruments
- Data Logger
- Data Acquisition Modules


## DESCRIPTIOn

The LTC1287 is a 3 V data acquisition component which contains a serial I/O successive approximation A/D converter. The device specifications are guaranteed at a supply voltage of 2.7 V . It uses LTCMOS $^{\text {TM }}$ switched capacitor technology to perform a 12-bit unipolar, A/D conversion. The differential input has an on-chip sample-and-hold on the $(+)$ input.

The serial I/O is designed to communicate without external hardware to most MPU serial ports and all MPU parallel I/O ports allowing data to be transmitted and received over three wires. The low voltage operating capability and the low power consumption of this device make it ideally suited for battery applications. Given the ease of use, small package size and the minimum number of interconnects for I/O, the LTC1287 can be used for remote sensing applications.

LTCMOS is a trademark of Linear Technology Corporation

3V Differential Input Data Acquisition System


INL with $\mathrm{V}_{\text {REF }}=1.2 \mathrm{~V}$

ABSOLUTE MAXIMUM RATINGS(Notes 1 and 2)
Supply Voltage (VCC) to GND ..... 12V
VoltageAnalog and Reference Inputs ..... -0.3 V to $\mathrm{V}_{\text {CC }}+0.3 \mathrm{~V}$Digital Inputs
$\qquad$ -0.3 V to $\mathrm{V}_{\text {CC }}+0.3 \mathrm{~V}$
Digital Outputs

$\qquad$
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ -0.3 V to 12 VPower Dissipation500 mWOperating Temperature RangeLTC1287BI, LTC1287CI$-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$
LTC1287BC, LTC1287CC
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$\qquad$
Storage Temperature Range

$\qquad$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

$\qquad$
$300^{\circ} \mathrm{C}$Lead Temperature (Soldering, 10 sec.)

PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
| $\overline{\text { cs }}$ - $\quad 8 v_{c c}$ | LTC1287BIJ |
| +in 2 | LTC1287CIJ |
| $-1 \times 3$ | LTC1287BIN |
| GND 4 5 5 V REF | LTC1287CIN |
|  | LTC1287BCJ |
| 8 -LEAD CERAMIC DIP | LTC1287CCJ |
| N8 PACKAGE <br> 8-LEAD PLASTIC DIP | LTC1287BCN |
| 8-LEAD PLASTIC Dip | LTC1287CCN |

## CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 3 )

| PARAMETER | CONDITIONS |  | LTC1287B |  | LTC1287C |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP MAX |  |
| Offset Error | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ (Note 4) | $\bullet$ |  | $\pm 3.0$ |  | $\pm 3.0$ | LSB |
| Linearity Error (INL) | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ (Notes 4 \& 5) | $\bullet$ |  | $\pm 0.5$ |  | $\pm 0.5$ | LSB |
| Gain Error | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ (Note 4) | $\bullet$ |  | $\pm 0.5$ |  | $\pm 1.0$ | LSB |
| Minimum Resolution for Which No Missing Codes are Guaranteed |  | $\bullet$ |  | 12 |  | 12 | Bits |
| Analog and REF Input Range | (Note 7) |  | $\left(\mathrm{V}^{-}\right)-0.05 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}+0.05 \mathrm{~V}$ |  |  |  | V |
| On Channel Leakage Current (Note 8) | $\begin{aligned} & \text { On Channel }=3 \mathrm{~V} \\ & \text { Off Channel }=0 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { On Channel }=0 \mathrm{~V} \\ & \text { Off Channel }=3 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Off Channel Leakage Current (Note 8) | $\begin{aligned} & \text { On Channel }=3 \mathrm{~V} \\ & \text { Off Channel }=0 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { On Channel }=0 \mathrm{~V} \\ & \text { Off Channel }=3 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |

AC CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1287B/LTC1287C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{f}_{\text {CLK }}$ | Clock Frequency | (Note 6) |  | (Note 9) |  | 0.5 | MHz |
| ${ }_{\text {tSMPL }}$ | Analog Input Sample Time | See Operating Sequence |  |  | 1.5 |  | CLK Cycles |
| $\mathrm{t}_{\text {CONV }}$ | Conversion Time | See Operating Sequence |  |  | 12 |  | CLK Cycles |
| tcyc | Total Cycle Time | See Operating Sequence (Note 6) |  | $\begin{gathered} 14 \text { CLK+ } \\ 5.0 \mu \mathrm{~s} \end{gathered}$ |  |  | Cycles |
| $\mathrm{t}_{\mathrm{d} 0}$ | Delay Time, CLK $\downarrow$ to $\mathrm{D}_{\text {OUT }}$ Data Valid | See Test Circuits | - |  | 250 | 450 | ns |
| $\mathrm{t}_{\text {dis }}$ | Delay Time, $\overline{\mathrm{CS}} \uparrow$ to $\mathrm{D}_{\text {Out }} \mathrm{Hi}-\mathrm{Z}$ | See Test Circuits | $\bullet$ |  | 80 | 160 | ns |
| $\mathrm{t}_{\text {en }}$ | Delay Time, CLK $\downarrow$ to $\mathrm{D}_{\text {Out }}$ Enabled | See Test Circuits | $\bullet$ |  | 130 | 250 | ns |

AC CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1287B/LTC1287C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{th}_{\text {Do }}$ | Time Output Data Remains Valid After CLK $\downarrow$ |  |  |  | 50 |  | ns |
| $\mathrm{t}_{4}$ | Dout Fall Time | See Test Circuits | $\bullet$ |  | 40 | 100 | ns |
| $\mathrm{tr}_{\mathrm{r}}$ | Dout Rise Time | See Test Circuits | $\bullet$ |  | 40 | 100 | ns |
| $t_{\text {WHCLK }}$ | CLK High Time | $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}$ (Note 6) |  | 600 |  |  | ns |
| twLCLK | CLK Low Time | $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}$ (Note 6) |  | 800 |  |  | ns |
| $\mathrm{t}_{\text {sucs }}$ | Setup Time, $\overline{\mathrm{CS}} \downarrow$ Before CLK $\uparrow$ | $V_{\text {CC }}=3 \mathrm{~V}$ (Note 6) |  | 100 |  |  | ns |
| ${ }_{\text {twhCS }}$ | $\overline{\text { CS }}$ High Time Between Data Transfer Cycles | $V_{\text {CC }}=3 \mathrm{~V}$ (Note 6) |  | 5.0 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {WWLLS }}$ | $\overline{\text { CS }}$ Low Time During Data Transfer | $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}$ (Note 6) |  | 14 |  |  | CLK Cycles |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Analog Inputs On Channel Analog Inputs Off Channel Digital Inputs |  |  | 100 <br> 5 <br> 5 |  | pF pF pF |

## DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1287B/LTC1287C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $V_{\text {IH }}$ | High Level Input Voltage | $\mathrm{V}_{\text {CC }}=3.6 \mathrm{~V}$ | $\bullet$ | 2.1 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage | $\mathrm{V}_{\text {CC }}=3.0 \mathrm{~V}$ | $\bullet$ |  |  | 0.45 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High Level Input Current | $V_{\text {IN }}=V_{C C}$ | $\bullet$ |  |  | 2.5 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | $\bullet$ |  |  | -2.5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} \mathrm{V} C=3.0 \mathrm{~V}, \mathrm{I}_{0} & =20 \mu \mathrm{~A} \\ \mathrm{I}_{0} & =400 \mu \mathrm{~A} \end{aligned}$ | $\bullet$ | 2.7 | $\begin{aligned} & 2.90 \\ & 2.85 \end{aligned}$ |  | V |
| $\mathrm{V}_{0 \mathrm{~L}}$ | Low Level Output Voltage | $\begin{aligned} V_{C C}=3.0 \mathrm{~V}, I_{0} & =20 \mu \mathrm{~A} \\ I_{0} & =400 \mu \mathrm{~A} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.05 \\ & 0.10 \end{aligned}$ | 0.3 | V |
| 102 | High Z Output Leakage | $\begin{aligned} & V_{\text {OUT }}=V_{\text {CC, }}, \overline{C S} \text { High } \\ & V_{\text {OUT }}=0 \mathrm{~V}, \mathrm{CS} \text { High } \end{aligned}$ | $\bullet$ |  |  | $\begin{gathered} 3 \\ -3 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| I SOURCE | Output Source Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | -10 |  | mA |
| $\mathrm{I}_{\text {SINK }}$ | Output Sink Current | $V_{\text {OUT }}=V_{\text {CC }}$ |  |  | 9 |  | mA |
| Icc | Positive Supply Current | $\overline{\text { CS High }}$ | $\bullet$ |  | 1.5 | 5 | mA |
| IREF | Reference Current | $V_{\text {REF }}=2.5 \mathrm{~V}$ | $\bullet$ |  | 10 | 50 | $\mu \mathrm{A}$ |

The denotes specifications which apply over the operating temperature range; all other limits and typicals $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: All voltage values are with respect to ground (unless otherwise noted).
Note 3: $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V}, \mathrm{CLK}=500 \mathrm{kHz}$ unless otherwise specified.
Note 4: One LSB is equal to $V_{\text {REF }}$ divided by 4096 . For example, when $V_{\text {REF }}=2.5 \mathrm{~V}, 1 \mathrm{LSB}=2.5 \mathrm{~V} / 4096=0.61 \mathrm{mV}$.
Note 5: Integral nonlinearity error is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 6: Recommended operating conditions.
Note 7: Two on-chip diodes are tied to each analog input which will conduct for analog voltages one diode drop below GND or one diode drop above $\mathrm{V}_{\mathrm{cc}}$. Be careful during testing at low $\mathrm{V}_{\mathrm{cc}}$ levels, as high level analog inputs can cause this input diode to conduct, especially at elevated temperature, and cause errors for inputs near full scale. This spec allows 50 mV forward bias of either diode. This means that as long as the analog input does not exceed the supply voltage by more than 50 mV , the output code will be correct.
Note 8: Channel leakage current is measured after the channel selection.
Note 9: Increased leakage currents at elevated temperatures cause the $\mathrm{S} / \mathrm{H}$ to droop, therefore it is recommended that $\mathrm{f}_{\mathrm{CLK}} \geq 30 \mathrm{kHz}$ at $85^{\circ} \mathrm{C}$ and $\mathrm{f}_{\mathrm{CLK}} \geq 3 \mathrm{kHz}$ at $25^{\circ} \mathrm{C}$.

## TYPICAL PERFORMANCE CHARACTERISTICS



LTC1287 G1
Change in Linearity vs Reference Voltage


## Change in Linearity vs

Temperature



LTC1287 G2

## Change in Gain vs Reference

 Voltage

LTC1287 G5

Change in Gain vs Temperature


Unadjusted Offset Voltage vs Reference Voltage


Change in Offset vs Temperature


LTC1287 66

Dout Delay Time vs Temperature


## TYPICAL PGRFORMANCE CHARACTERISTICS



Sample-and-Hold Acquisition Time vs Source Resistance


LTC1287 613

* MAXIMUM CLK FREQUENCY REPRESENTS THE CLK FREQUENCY AT WHICH A 0.1LSB SHIFT IN THE ERROR AT ANY CODE TRANSITION FROM ITS 500kHz VALUE IS FIRST DETECTED.

Minimum Clock Rate for 0.1LSB
Error**


Input Channel Leakage Current vs Temperature


LTC1287 G14

Maximum Filter Resistor vs Cycle Time


Noise Error vs Reference Voltage


LTC1287 G15
*** MAXIMUM R RFLTER REPRESENTS THE FILTER RESISTOR VALUE AT WHICH A 0.1LSB CHANGE IN FULL SCALE ERROR FROM ITS VALUE AT RFILTER $=0 \Omega$ IS FIRST DETECTED.
** AS THE CLK FREQUENCY IS DECREASED FROM 1MHz, MINIMUM CLK FREQUENCY ( $\triangle$ ERROR $\leq 0.1$ LSB) REPRESENTS THE FREQUENCY AT WHICH A 0.1 LSB SHIFT IN ANY CODE TRANSITION FROM ITS 500 kHz VALUE IS FIRST DETECTED.

## PIn functions

| $\#$ | PIN | FUNCTION | DESCRIPTION |
| :--- | :--- | :--- | :--- |
| 1 | $\overline{C S}$ | Chip Select Input | A logic low on this input enables the LTC1287. |
| 2,3 | + IN, - IN | Analog Inputs | These inputs must be free of noise with respect to GND. |
| 4 | GND | Analog Ground | GND should be tied directly to an analog ground plane. |
| 5 | V $_{\text {REF }}$ | Reference Input | The reference input defines the span of the A/D converter and must be kept free of noise with respect to GND. |
| 6 | DOUT | Digital Data Output | The A/D conversion result is shifted out of this output. |
| 7 | CLK | Shift Clock | This clock synchronizes the serial data transfer. |
| 8 | V $C C$ | Positive Supply | This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane. |

## BLOCK DIAGRAm



## TEST CIRCUITS



Load Circuit for $t_{d D D}, t_{r}$ and $t_{f}$


Voltage Waveforms for $D_{\text {OUT }}$ Delay Time, $t_{d D O}$


Voltage Waveforms for $D_{\text {OUT }}$ Rise and Fall Times, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$


Voltage Waveforms for $\mathrm{t}_{\text {dis }}$


NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL. NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.

## TEST CIRCUITS



## APPLICATIONS IMFORMATION

The LTC1287 is a data acquisition component which contains the following functional blocks:

1. 12-bit successive approximation capacitive $A / D$ converter
2. Analog multiplexer (MUX)
3. Sample-and-hold (S/H)
4. Synchronous, half-duplex serial interface
5. Control and timing logic

## DIGITAL CONSIDERATIONS

## Serial Interface

The LTC1287 communicates with microprocessors and other external circuitry via a synchronous, half-duplex, three-wire serial interface (see Operating Sequence). The clock (CLK) synchronizes the data transfer with each bit being transmitted on the falling CLK edge. The LTC1287
does not require a configuration input word and has no $D_{\text {IN }}$ pin. It is permanently configured to have a single differential input and to operate in unipolar mode. A falling $\overline{\mathrm{CS}}$ initiates data transfer. The first CLK pulse enables $D_{\text {Out }}$. After one null bit, the $A / D$ conversion result is output on the $\mathrm{D}_{\text {OUT }}$ line with a MSB-first sequence followed by a LSBfirst sequence. With the half duplex serial interface the $D_{\text {OUT }}$ data is from the current conversion. This provides easy interface to MSB- or LSB-first serial ports. Bringing $\overline{\mathrm{CS}}$ high resets the LTC1287 for the next data exchange.

## Logic Levels

The logic level standards for this supply range have not been well defined. What standards that do exist are not universally accepted. The trip point on the logic inputs of the LTC1287 is $0.28 \times \mathrm{V}_{\mathrm{CC}}$. This makes the logic inputs compatible with HC -type levels and processors that are


Figure 1. LTC1287 Operating Sequence

## APPLICATIONS INFORMATION

specified at 3.3 V . The output $\mathrm{D}_{\text {OUT }}$ is also compatible with the above standards. The following summarizes such levels.

| $V_{\text {OH }}$ (no load) | $V_{\text {CC }}-0.1 \mathrm{~V}$ |
| :--- | :---: |
| $V_{\text {OL }}$ (no load) | 0.1 V |
| $V_{\text {OH }}$ | $0.9 \times V_{\text {CC }}$ |
| $V_{\text {OL }}$ | $0.1 \times V_{\text {CC }}$ |
| $V_{\text {IH }}$ | $0.7 \times V_{\text {CC }}$ |
| $V_{\text {IL }}$ | $0.2 \times V_{\text {CC }}$ |

The LTC1287 can be driven with 5 V logic even when $\mathrm{V}_{\mathrm{CC}}$ is at 3.3 V . This is due to a unique input protection device that is found on the LTC1287.

## Microprocessor Interfaces

The LTC1287 can interface directly (without external hardware) to most popular microprocessor (MPU) synchronous serial formats. If an MPU without a serial interface is used, then three of the MPU's parallel port lines can be programmed to form the serial link to the LTC1287. Many of the popular MPUs can operate with 3 V supplies. For example the MC68HC11 is an MPU with a serial format (SPI). Likewise parallel MPUs that have the 8051 type architecture are also capable of operating at this voltage range. The code for these processors remains the same and can be found in the LTC1292 data sheet.

## Sharing the Serial Interface

The LTC1287 can share the same two-wire serial interface with other peripheral components or other LTC1287s (Figure 2). In this case, the $\overline{\mathrm{CS}}$ signals decide which LTC1287 is being addressed by the MPU.


Figure 2. Several LTC1287s Sharing One 2-Wire Serial Interface

## ANALOG CONSIDERATIONS

## Grounding

The LTC1287 should be used with an analog ground plane and single point grounding techniques. Do not use wire wrapping techniques to breadboard and evaluate the device. To achieve the optimum performance use a PC board. The ground pin (Pin 4) should be tied directly to the ground plane with minimum lead length (a low profile socket is fine). Pin $7\left(\mathrm{~V}_{\mathrm{CC}}\right)$ should be bypassed to the ground plane with a $22 \mu \mathrm{~F}$ (minimum value) tantalum with leads as short as possible and as close as possible to the pin. A $0.1 \mu \mathrm{~F}$ ceramic disk also should be placed in parallel with the $22 \mu \mathrm{~F}$ and again with leads as short as possible and as close to $\mathrm{V}_{\mathrm{CC}}$ as possible. Figure 3 shows an example of an ideal LTC1287 ground plane design for a two-sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.

## Bypassing

For good performance, $V_{C C}$ must be free of noise and ripple. Any changes in the $V_{C C}$ voltage with respect to ground during a conversion cycle can induce errors or noise in the output code. $V_{C C}$ noise and ripple can be kept below 0.5 mV by bypassing the $\mathrm{V}_{\mathrm{CC}}$ pin directly to the analog plane with a minimum of $22 \mu \mathrm{~F}$ tantalum capacitor and with leads as short as possible. The lead from the device to the $\mathrm{V}_{\text {CC }}$ Supply also should be kept to a minimum and the $\mathrm{V}_{\text {CC }}$ supply should have a low output impedance


Figure 3. Example Ground Plane for the LTC1287

## APPLICATIONS INFORMATION

such as obtained from a voltage regulator (e.g., LT1117). For high frequency bypassing a $0.1 \mu$ F ceramic disk placed in parallel with the $22 \mu \mathrm{~F}$ is recommended. Again the leads should be kept to a minimum. Using a battery to power the LTC1287 will help reduce the amount of bypass capacitance required on the $V_{\text {CC }}$ pin. A battery placed close to the device will only require $10 \mu \mathrm{~F}$ to adequately bypass the supply pin. Figure 4 shows the effect of poor $V_{C C}$ bypassing. Figure 5 shows the settling of a LT1117 low dropout regulator with a $22 \mu \mathrm{~F}$ bypass capacitor. The noise and ripple is kept around 0.5 mV . Figure 6 shows the response of a lithium battery with a $10 \mu \mathrm{~F}$ bypass capacitor. The noise and ripple is kept below 0.5 mV .

## Analog Inputs

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1287 have


Figure 4. Poor VCC Bypassing. Noise and Ripple Can Cause A/D Errors


HORIZONTAL: 20 MS/DIV
Figure 5. LT1117 Regulator with $22 \mu \mathrm{~F}$ Bypassing on $\mathrm{V}_{\mathrm{CC}}$


Figure 6. Lithium Battery with $10 \mu \mathrm{~F}$ Bypassing on $\mathrm{V}_{\mathrm{Cc}}$
capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. If large source resistances are used or if slow settling op amps drive the inputs, take care to insure the transients caused by the current spikes settle completely before the conversion begins.

## Source Resistance

The analog inputs of the LTC1287 look like a 100pF capacitor $\left(\mathrm{C}_{\mathrm{IN}_{N}}\right)$ in series with a 1.5 k resistor ( $\mathrm{R}_{\mathrm{ON}}$ ). This value for $R_{O N}$ is for $V_{C C}=2.7 \mathrm{~V}$. With larger supply voltages $\mathrm{R}_{\mathrm{ON}}$ will be reduced. For example, with $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ and $\mathrm{V}^{-}$ $=-2.7 \mathrm{~V}, R_{\text {ON }}$ becomes $500 \Omega$. $\mathrm{C}_{\text {IN }}$ gets switched between $(+)$ and ( - ) inputs once during each conversion cycle. Large external source resistors and capacitances will slow the settling of the inputs. It is important that the overall RC time constant is short enough to allow the analog inputs to settle completely within the allowed time.


Figure 7. Analog Input Equivalent Circuit

## APPLICATIONS INFORMATION

## "+" Input Settling

The input capacitor is switched onto the " + " input during the sample phase ( $\mathrm{t}_{\text {SMPL }}$, see Figures $8 \mathrm{a}, 8 \mathrm{~b}$ and 8c). The sample period can be as short as ${ }_{\text {wh }}$ 도 +0.5 CLK cycle or as long as $t_{w H \overline{C S}}+1.5$ CLK cycles before a conversion starts. This variability depends on where $\overline{\text { CS }}$ falls relative to CLK. The voltage on the " + " input must settle completely within the sample period. Minimizing RSOURCE + and C 1 will improve the settling time. If large " + " input source
resistance must be used, the sample time can be increased by using a slower CLK frequency. With the minimum possible sample time of $6.0 \mu \mathrm{~s}$, $\mathrm{R}_{\text {SOURCE }}+<4.0 \mathrm{k}$ and $\mathrm{C1}<$ 20 pF will provide adequate settle time.

## "-" Input Settling

At the end of the sample phase the input capacitor switches to the "-" input and the conversion starts (see Figures 8a, 8 and 8 c ). During the conversion, the " + " input voltage is


Figure 8a. Setup Time ( $\mathrm{t}_{\mathrm{su}} \overline{\mathrm{Cs}}$ ) is Met


Figure 8b. Setup Time (tsuc̄s) is Met

## APPLICATIONS INFORMATION



effectively "held" by the sample and hold and will not affect the conversion result. It is critical that the "-" input voltage be free of noise and settle completely during the first CLK cycle of the conversion. Minimizing RSOURCE- and C2 will improve settling time. If large "-" input source resistance must be used the time can be extended by using a slower CLK frequency. At the maximum CLK frequency of 500 kHz , $\mathrm{R}_{\text {SOURCE }}<200 \Omega$ and $\mathbf{C 2}<20 \mathrm{pF}$ will provide adequate settling.

## Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settles within the allowed time

HORIZONTAL: 500ns/DIV
Figure 9. Adequate Settling of Op Amp Driving Analog Input
(see Figures $8 \mathrm{a}, 8 \mathrm{~b}$ and 8 c ). Again the " + " and " - " input sampling times can be extended as described above to accommodate slower op amps. For single supply low voltage application the LT1006, LT1013 and LT1014 can be made to settle well even with the minimum settling windows of $6 \mu \mathrm{~s}$ ("+" input) and $2 \mu \mathrm{~s}$ ("-" input) which occur at the maximum clock rates (CLK $=500 \mathrm{kHz}$ ). Figures 9 and 10 show examples of adequate and poor op amp settling. The LT1077, LT1078 or LT1079 can be used here to reduce power consumption. Placing an RC network at the output of the op amps will inprove the settling response and also reduce the broadband noise.


HORIZONTAL: 20 $2 \mathrm{~S} / \mathrm{DIV}$
Figure 10. Poor Op Amp Settling Can Cause A/D Errors

## APPLICATIONS INFORMATION

## RC Input filtering

It is possible to filter the inputs with an RC network as shown in Figure 11. For large values of $C_{F}(e . g ., 1 \mu F)$ the capacitive input switching currents are averaged into a net DC current. A filter should be chosen with a small resistor and large capacitor to preventDC drops across the resistor. The magnitude of the $D C$ current is approximately $I_{D C}=$ $100 \mathrm{pF} \times \mathrm{V}_{\text {IN }} / \mathrm{t}_{\mathrm{CYC}}$ and is roughly proportional to $\mathrm{V}_{\text {IN }}$. When running at the minimum cycle time of $33 \mu \mathrm{~s}$, the input current equals $7.6 \mu \mathrm{~A}$ at $\mathrm{V}_{I N}=2.5 \mathrm{~V}$. Here a filter resistor of $8 \Omega$ will cause 0.1 LSB of full-scale error. If a large filter resistor must be used, errors can be reduced by increasing the cycle time as shown in the Typical Performance Characteristics curve Maximum Filter Resistor vs Cycle Time.


Figure 11. RC Input Filtering

## Input Leakage Current

Input leakage currents also can create errors if the source resistance gets too large. For example, the maximum input leakage specification of $1 \mu \mathrm{~A}$ (at $85^{\circ} \mathrm{C}$ ) flowing through a source resistance of 1 k will cause a voltage drop of 1 mV or 1.6 LSB with $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$. This error will be much reduced at lower temperatures because leakage drops rapidly (see Typical Performance Characteristics curve Input Channel Leakage Current vs Temperature).

## SAMPLE-AND-HOLD

## Single-Ended Input

The LTC1287 provides a built-in sample and hold (S\&H) function on the +IN input for signals acquired in the single ended mode (-IN pin grounded). The sample and hold allows the LTC1287 to convert rapidly varying signals (see Typical Performance Characteristics curve of S\&H

Acquisition Time vs Source Resistance). The input voltage is sampled during the t $_{\text {SMPL }}$ time as shown in Figure 8. The sampling interval begins at rising edge of $\overline{\mathrm{CS}}$ and continues until the falling edge of the CLK before the conversion begins. On this falling edge the S\&H goes into the hold mode and the conversion begins.

## Differential Input

With a differential input the A/D no longer converts a single voltage but converts the difference between two voltages. The voltage on the +IN pin is sampled and held and can be rapidly time varying. The voltage on the -IN pin must remain constant and be free of noise and ripple throughout the conversion time. Otherwise the differencing operation will not be done accurately. The conversion time is 12 CLK cycles. Therefore a change in the -IN input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the -IN input this error would be:

$$
V_{E R R O R(M A X)}=\left(2 \pi f_{(-I N)} V_{\text {PEAK }}\right)\left(\frac{12}{f_{\text {CLK }}}\right)
$$

Where $f_{(-I N)}$ is the frequency of the $-I N$ input voltage, $V_{\text {PEAK }}$ is its peak amplitude and $\mathrm{f}_{\text {CLK }}$ is the frequency of the CLK. Usually $\mathrm{V}_{\text {ERROR }}$ will not be significant. For a 60 Hz signal on the $-\mathbb{N}$ input to generate a 0.25 LSB error $(150 \mu \mathrm{~V})$ with the converter running at $\mathrm{CLK}=500 \mathrm{kHz}$, its peak value would have to be 16 mV . Rearranging the above equation, the maximum sinusoidal signal that can be digitized to a given accuracy is given as:

$$
f_{(-I N) M A X}=\left(\frac{V_{\text {ERROR(MAX }}}{}\right)\left(\frac{f_{C L K}}{2 \pi V_{\text {PEAK }}}\right)
$$

For 0.25 LSB error $(150 \mu \mathrm{~V})$ the maximum input sinusoid with a 2.5 V peak amplitude that can be digitized is 0.4 Hz .

## Reference Input

The voltage on the reference input of the LTC1287 determines the voltage span of the A/D converter. The reference input has transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 12). During each bit test of the

## APPLICATIONS InFORMATION

conversion (every CLK cycle) a capacitive current spike will be generated on the reference pin by the A/D. These current spikes settle quickly and do not cause a problem. If slow settling circuitry is used to drive the reference input, take care to insure that transients caused by these current spikes settle completely during each bit test of the conversion.


LTC 1287 F120B
Figure 12. Reference Input Equivalent Circuit


Figure 13. Adequate Reference Settling


Figure 14. Poor Reference Settling Can Cause A/D Errors

Figures 13 and 14 show examples of both adequate and poor settling. Using a slower CLK will allow more time for the reference to settle. Even at the maximum CLK rate of 500 kHz most references and op amps can be made to settle within the $2 \mu \mathrm{~s}$ bit time. For example an LT1019 used in the shunt mode with a $10 \mu \mathrm{~F}$ bypass capacitor will settle adequately. To minimize power an LT1004-2.5 can be used with a $10 \mu \mathrm{~F}$ bypass capacitor. For lower value references the LT1004-1.2 with a $10 \mu \mathrm{~F}$ bypass capacitor can be used.

## Reduced Reference Operation

The effective resolution of the LTC1287 can be increased by reducing the input span of the converter. The LTC1287 exhibits good linearity over a range of reference voltages (seeTypical Performance Characteristics curves of Change in Linearity vs Reference Voltage). Care must be taken when operating at low values of $V_{\text {REF }}$ because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. Offset and Noise are factors that must be considered when operating at low $V_{\text {REF }}$ values.

## Offset with Reduced $\mathbf{V}_{\text {REF }}$

The offset of the LTC1287 has a larger effect on the output code when the $A / D$ is operated with a reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The Typical Performance Characteristics curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of $V_{0 S}$. For example a $V_{O S}$ of 0.1 mV , which is 0.2 LSB with a 2.5 V reference becomes 0.4 LSB with a 1.25 reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the -IN input to the LTC1287.

## Noise with Reduced $V_{\text {REF }}$

The total input referred noise of the LTC1287 can be reduced to approximately $200 \mu \mathrm{~V}$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This

## APPLICATIONS IMFORMATION

noise is insignificant with a 2.5 V reference input but will become a larger fraction of an LSB as the size of the LSB is reduced. The Typical Performance Characteristics curve of Noise Error vs Reference Voltage shows the LSB contribution of this $200 \mu \mathrm{~V}$ of noise.
For operation with a 2.5 V reference, the $200 \mu \mathrm{~V}$ noise is only 0.32 LSB peak-to-peak. Here the LTC1287 noise will contribute virtually no uncertainty to the output code. For reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 1.25 V reference, this $200 \mu \mathrm{~V}$ noise is 0.64 LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.64LSB. Now averaging readings may be necessary.
This noise data was taken in a very clean test fixture. Any setup induced noise (noise or ripple on $V_{C C}, V_{\text {REF }}$ or $V_{\text {IN }}$ ) will add to the internal noise. The lower the reference voltage used, the more critical it becomes to have a noise-free setup.

## Overvoltage Protection

Applying signals to the LTC1287's analog inputs that exceed the positive supply or that go below ground will degrade the accuracy of the $A / D$ and possibly damage the device. For example this condition would occur if a signal is applied to the analog inputs before power is applied to the LTC1287. Another example is the input source operating from different supplies of larger value than the LTC1287. These conditions should be prevented either with proper supply sequencing or by use of external circuitry to clamp or current limit the input source. There are two ways to protect the inputs. In Figure 15 diode clamps from the inputs to $\mathrm{V}_{C C}$ and GND are used. The second method is to put resistors in series with the analog inputs for current limiting. Limit the current to 15 mA per channel. The +IN input can accept a resistor value of 1 k but the -IN input cannot accept more than $200 \Omega$ when clocked at its maximum clock frequency of 500 kHz . If the LTC1287 is clocked at the maximum clock frequency and $200 \Omega$ is not enough to current limit the input source then the clamp diodes are recommended (Figures 16 and 17). The reason for
the limit on the resistor value is the MSB bit test is affected by the value of the resistor placed at the -IN input (see discussion on Analog Inputs and the Typical Performance Characteristics curve of Maximum CLK Frequency vs Source Resistance).
If $V_{\text {CC }}$ and $V_{\text {REF }}$ are not tied together, then $V_{\text {CC }}$ should be turned on first, then $V_{\text {REF }}$. If this sequence cannot be met, connecting a diode from $V_{\text {REF }}$ to $V_{C C}$ is recommended (see Figure 18).
Because a unique input protection structure is used on the digital input pins, the signal levels on these pins can exceed the device $\mathrm{V}_{\mathrm{CC}}$ without damaging the device.


Figure 15. Overvoltage Protection for Inputs


Figure 16. Overvoltage Protection for Inputs


Figure 17. Overvoliage Protection for Inputs


Figure 18

## A "Quick Look" Circuit for the LTC1287

Users can get a quick look at the function and timing of the LTC1287 by using the following simple circuit (Figure 19). $V_{\text {ReF }}$ is tied to $V_{C C} . V_{I N}$ is applied to the $+\mathbb{N}$ input and the $-\mathbb{I N}$ input is tied to the ground plane. $\overline{\mathrm{SS}}$ is driven at $1 / 32$ the clock rate by the 74 HC 393 and $\mathrm{D}_{\text {OUT }}$ outputs the data. The output data from the $\mathrm{D}_{\text {Out }}$ pin can be viewed on an oscilloscope that is set up to trigger on the falling edge of $\overline{\mathrm{CS}}$ (Figure 20). Note the LSB data is partially clocked out before $\overline{C S}$ goes high.


Figure 19. "Quick Look" Circuit for the LTC1287


Figure 20. Scope Trace of the LTC1287 "Quick Look" Circuit Showing A/D Output 1010101010 (AAAHEX)

LTC1289

# 3 Volt Single Chip 12-Bit Data Acquisition System 

## FGATURES

- Single Supply 3.3 V or $\pm 3.3 \mathrm{~V}$ Operation
- Software Programmable Features Unipolar/Bipolar Conversions
4 Differential/8 Single-Ended Inputs
Variable Data Word Length
Power Shutdown
- Built-In Sample and Hold
- Direct 4-Wire Interface to Most MPU Serial Ports and all MPU Parallel Ports
- 25 kHz Maximum Throughput Rate


## K€Y SPECIFICATIONS

- Minimum Guaranteed Supply Voltage ............... 2.7V
- Resolution $\qquad$ 12 Bits
- Fast Conversion Time ...................................... 1.0 mA


## DESCRIPTIOn

The LTC1289 is a 3V data acquisition component which contains a serial I/O successive approximation A/D converter. The device specifications are guaranteed at a supply voltage of 2.7 V . It uses LTCMOS $^{\text {TM }}$ switched capacitor technology to perform a 12-bit unipolar, or 11-bit plus sign bipolar A/D conversion. The 8 channel input multiplexer can be configured for either single-ended or differential inputs (or combinations thereof). An on-chip sample and hold is included for all single-ended input channels. When the LTC1289 is idle it can be powered down in applications where low power consumption is desired.

The serial I/O is designed to be compatible with industry standard full duplex serial interfaces. It allows either MSBor LSB- first data and automatically provides 2's complement output coding in the bipolar mode. The output data word can be programmed for a length of 8,12 or 16 bits. This allows easy interface to shift registers and a variety of processors.

## TYPICAL APPLICATION

Single Cell 3V 12-Bit Data Acquisition System


## ABSOLUTE MAXIMUM RATINGS ${ }_{\text {(Notes } 1 \text { and } 2 \text { ) }}$

Supply Voltage $V_{\text {CC }}$ to GND or $\mathrm{V}^{-}$ $\qquad$ 12 V
Negative Supply Voltage ( $\mathrm{V}^{-}$) $\qquad$ -6V to GND Voltage
Analog and Reference Inputs ( $\mathrm{V}^{-}$) -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ Digital Inputs $\qquad$ -0.3 V to 12 V
Digital Outputs ............................. -0.3 V to $\mathrm{V}_{\text {CC }}+0.3 \mathrm{~V}$

Power Dissipation 500 mW
Operating Temperature Range LTC1289BI, LTC1289CI $\qquad$ $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ LTC1289BC, LTC1289CC $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec.) ................ $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION



## CONVERTER AND mULTIPLEXER CHARACTERISTICS (Note s)

| PARAMETER | CONDITIONS |  | MINLTC1289B <br> TYP$\quad$ MAX |  | LTC1289C |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX |  |
| Offset Error | $V_{C C}=2.7 \mathrm{~V}$ <br> (Note 4) | $\bullet$ |  |  |  | $\pm 1.5$ |  | $\pm 1.5$ | LSB |
| Linearity Error (INL) | $V_{C C}=2.7 \mathrm{~V}$ <br> (Notes 4 and 5) | $\bullet$ |  | $\pm 0.5$ |  | $\pm 0.5$ | LSB |
| Gain Error | $\begin{aligned} & V_{C C}=2.7 \mathrm{~V} \\ & \text { (Note 4) } \end{aligned}$ | - |  | $\pm 0.5$ |  | $\pm 1.0$ | LSB |
| Minimum Resolution for Which No Missing Codes are Guaranteed |  | $\bullet$ |  | 12 |  | 12 | BITS |
| Analog and REF Input Range | (Note 7) |  |  | 5 V to $\mathrm{V}_{\text {cc }}+0.05 \mathrm{~V}$ | (V | 5 V to $\mathrm{V}_{\mathrm{Cc}}+0.05 \mathrm{~V}$ | V |
| On Channel Leakage Current (Note 8) | On Channel $=3 \mathrm{~V}$ <br> Off Channel $=0 \mathrm{~V}$ <br> On Channel $=0 \mathrm{~V}$ <br> Off Channel $=3 \mathrm{~V}$ | $\bullet$ |  | $\pm 1$ <br> $\pm 1$ |  | $\pm 1$ <br> $\pm 1$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Off Channel Leakage Current (Note 8) | On Channel $=3 \mathrm{~V}$ <br> Off Channel $=0 \mathrm{~V}$ <br> On Channel $=0 \mathrm{~V}$ <br> Off Channel $=3 \mathrm{~V}$ | $\bullet$ |  | $\pm 1$ $\pm 1$ |  | $\pm 1$ <br> $\pm 1$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

AC CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1289B <br> LTC1289C |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| fsclk | Shift Clock Frequency | (Note 6) |  | 0 | 1.0 | MHz |
| faclk | A/D Clock Frequency | (Note 6) |  | (Note 10) | 2.0 | MHz |
| tacc | Delay time from $\overline{C S} \downarrow$ to Dout Data Valid | (Note 9) |  | 2 |  | ACLK Cycles |
| tsMPL | Analog Input Sample Time | See Operating Sequence |  | 7 |  | $\begin{array}{r} \text { SCLK } \\ \text { Cycles } \end{array}$ |
| tconv | Conversion Time | See Operating Sequence |  | 52 |  | ACLK Cycles |
| tcyc | Total Cycle Time | See Operating Sequence (Note 6) |  | $\begin{aligned} & 12 \text { SCLK + } \\ & 56 \text { ACLK } \end{aligned}$ |  | Cycles |
| tado | Delay Time, SCLK $\downarrow$ to Dout Data Valid | See Test Circuits | $\bullet$ | 200 | 350 | ns |
| tdis | Delay Time, $\overline{\mathrm{CS}} \uparrow$ to Dout Hi-Z | See Test Circuits | $\bullet$ | 70 | 150 | ns |
| ten | Delay Time, 2nd ACLK $\downarrow$ to Dout Enabled | See Test Circuits | $\bullet$ | 130 | 250 | ns |
| thप्S | Hold Time, $\overline{C S}$ After Last SCLK $\downarrow$ | (Note 6) |  | 0 |  | ns |
| thDI | Hold Time, Din After SCLK $\uparrow$ | (Note 6) |  | 50 |  | ns |
| thDo | Time Output Data Remains Valid After SCLK $\downarrow$ |  |  | 50 |  | ns |
| $\mathrm{tf}_{f}$ | Dout Fall Time | See Test Circuits | $\bullet$ | 40 | 100 | ns |
| tr | Dout Rise Time | See Test Circuits | $\bullet$ | 40 | 100 | ns |
| $\mathrm{tsud}^{\text {d }}$ | Setup Time, Din Stable Before SCLK $\uparrow$ | (Note 6 and 9) |  | 50 |  | ns |
| tsucs | Setup Time, $\overline{\mathrm{CS}} \downarrow$ Before Clocking in First Address Bit | (Note 6 and 9) |  | $\begin{aligned} & 2 \text { ACLK Cycles } \\ & +180 \mathrm{~ns} \\ & \hline \end{aligned}$ |  |  |
| twhCS | $\overline{\overline{C S}}$ High Time During Conversion | (Note 6) |  | 52 |  | ACLK Cycles |
| $\overline{\mathrm{CIN}}$ | Input Capacitance | Analog Inputs On Channel Analog Inputs Off Channel Digital Inputs |  | $\begin{gathered} 100 \\ 5 \\ 5 \end{gathered}$ |  | pF pF pF |

DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1289B <br> LTC1289C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | $\mathrm{VCC}=3.6 \mathrm{~V}$ | $\bullet$ | 2.1 |  |  | V |
| $V_{\text {IL }}$ | Low Level Input Voltage | $\mathrm{V}_{\text {cc }}=3.0 \mathrm{~V}$ | $\bullet$ |  |  | 0.45 | V |
| $\mathrm{IIH}^{\text {H }}$ | High Level Input Current | $V_{\text {IN }}=V_{\text {CC }}$ | - |  |  | 2.5 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{VIN}=0 \mathrm{~V}$ | $\bullet$ |  |  | -2.5 | $\mu \mathrm{A}$ |
| VOH | High Level Output Voltage | $\begin{aligned} V C C & =3.0 \mathrm{~V} \\ 10 & =20 \mu \mathrm{~A} \\ I_{0} & =400 \mu \mathrm{~A} \end{aligned}$ | $\bullet$ | 2.7 | $\begin{array}{r} 2.90 \\ 2.85 \\ \hline \end{array}$ |  | V |
| VOL | Low Level Output Voltage | $\begin{aligned} V C C & =3.0 \mathrm{~V} \\ 10 & =20 \mu \mathrm{~A} \\ 10 & =400 \mu \mathrm{~A} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.05 \\ & 0.10 \end{aligned}$ | 0.3 | V |
| 102 | High Z Output Leakage | $\begin{aligned} & \text { VOUT }=\text { VCC, } \overline{\text { CS }} \text { High } \\ & \text { VOUT }=0 \mathrm{~V}, \overline{C S} \text { High } \end{aligned}$ | $\bullet$ |  |  | $\begin{gathered} \hline 3 \\ -3 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| ISOURCE | Output Source Current | $\mathrm{V}_{\text {Out }}=0 \mathrm{~V}$ |  |  | -10 |  | mA |
| ISINK | Output Sink Current | Vout $=$ VCC |  |  | 9 |  | mA |
| ICC | Positive Supply Current | $\begin{aligned} & \overline{\overline{C S}} \text { High } \\ & \overline{\text { CS High, Power Shutdown, ACLK Off }} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} \mathrm{mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| IREF | Reference Current | $V_{\text {REF }}=2.5 \mathrm{~V}$ | $\bullet$ |  | 10 | 50 | $\mu \mathrm{A}$ |
| $1-$ | Negative Supply Current | $\overline{\text { CS High }}$ | $\bullet$ |  | 1 | 50 | $\mu \mathrm{A}$ |

The - denotes specifications which apply over the operating temperature range; all other limits and typicals $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impared.
Note 2: All voltage values are with respect to ground with DGND, AGND and REF ${ }^{-}$wired together (unless otherwise noted).
Note 3: $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {REF }}+=2.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}$ for unipolar mode and -3 V for bipolar mode, ACLK $=2.0 \mathrm{MHz}$ unless otherwise specified.
Note 4: These specs apply for both unipolar and bipolar modes. In bipolar mode, one LSB is equal to the bipolar input span ( $2 \mathrm{~V}_{\text {REF }}$ ) divided by 4096. For example, when $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}, 1 \mathrm{LSB}$ (bipolar) $=2(2.5) / 4096=1.22 \mathrm{mV}$. $\mathrm{V}^{-}=-2.7 \mathrm{~V}$ for bipolar mode.
Note 5: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.
Note 6: Recommended operating conditions.
Note 7: Two on-chip diodes are tied to each analog input which will conduct for analog voltages one diode drop below GND or one diode drop above $\mathrm{V}_{\mathrm{CC}}$. Be careful during testing at low $\mathrm{V}_{\mathrm{CC}}$ levels, as high level analog
inputs can cause this input diode to conduct, especially at elevated temperature, and cause errors for inputs near full scale. This spec allows 50 mV forward bias of either diode. This means that as long as the analog input does not exceed the supply voltage by more than 50 mV , the output code will be correct.
Note 8: Channel leakage current is measured after the channel selection.
Note 9: To minimize errors caused by noise at the chip select input, the internal circuitry waits for two ACLK falling edges after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock an address in or data out until the minimum chip select set-up time has elasped. See Typical Peformance Characteristics curves for additional information ( $\mathrm{t}_{\text {su }} \overline{\mathrm{CS}}$ vs $\mathrm{V}_{\mathrm{CC}}$ ).
Note 10: Increased leakage currents at elevated temperatures cause the $\mathrm{S} / \mathrm{H}$ to droop, therefore it's recommended that $\mathrm{f}_{\mathrm{ACL}} \geq 125 \mathrm{kHz}$ at $85^{\circ} \mathrm{C}$ and $\mathrm{f}_{\mathrm{ACLK}} \geq 15 \mathrm{kHz}$ at $25^{\circ} \mathrm{C}$.

## TYPICAL PERFORMANCE CHARACTERISTICS



Change in Linearity vs Reference Voltage


LTC1289 TPC04

Supply Current vs Temperature


Change in Gain vs Reference Voltage


LTC1289 TPCOS

Unadjusted Offset Voltage vs Reference Voltage


Change in Offset vs Temperature


LTC1289•TPC06

## Maximum ACLK Frequency vs

Change in Linearity vs Temperature


LTC1289 TPC07


LTC1289 TPCOB Source Resistance


* MAXIMUM ACLK FREQUENCY REPRESENTS THE ACLK FREQUENCY AT WHICH A 0.1LSB SHIFT IN THE ERROR AT ANY CODE TRANSITION FROM ITS 2MHZ VALUE IS FIRST DETECTED.


## TYPICAL PERFORMANCE CHARACTERISTICS



Supply Current (Power Shutdown) vs ACLK


LTC1298 TPC13



Input Channel Leakage Current vs Temperature


Power Consumption with Power Shutdown vs ÍsAMPLE


Supply Current (Power Shutdown) vs Temperature


LTC1289 TPC12

## Noise Error vs Reference Voltage



## PIn functions

| $\#$ | PIN | FUNCTION | DESCRIPTION |
| :--- | :--- | :--- | :--- |
| $1-8$ | CHO -CH7 | Analog Inputs | The analog inputs must be free of noise with respect to AGND. |
| 9 | COM | Common | The common pin defines the zero reference point for all single-ended inputs. It must be free of noise and |
| 10 | DGND | Digital Ground | is usually tied to the analog ground plane. |
| 11 | AGND | Analog Ground | AGND should be tied directly to the analog ground plane. |
| 12 | V $^{-}$ | Negative Supply | Tie $V^{-}$to the most negative potential in the circuit. (Ground in single supply applications.) |
| 13,14 | REF $^{-}$, REF |  |  |
| 15 | Reference Inputs | The reference inputs must be kept free of noise with respect to AGND. |  |
| 16 | CS | Chip Select Input | A logic low on this input enables data transfer. |
| 17 | DiN | Digital Data Output | The A/D conversion result is shifted out of this output. |
| 18 | SCLK | Digital Input | Shift Clock |
| 19 | ACLK | The A/D configuration word is shifted into this input. |  |
| 20 | VCC Conversion Clock | This clock synchronizes the serial data transfer. |  |

## BLOCK DIAGRAM



## TEST CIRCUITS

On and Off Channel Leakage Current


Load Circuit for $t_{d D 0}, t_{r}$ and $t_{t}$


Voltage Waveforms for $D_{\text {Out }}$ Delay Time, $t_{d D O}$


Voltage Waveforms for $D_{\text {OUT }}$ Rise and Fall Times, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$


Load Circuit for $\mathrm{t}_{\text {dis }}$ and $\mathrm{t}_{\mathrm{en}}$
TEST POINT


Voltage Waveforms for $t_{\text {en }}$ and $t_{\text {dis }}$


NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH CONDITIONS SUCH THAT THE OUTPUT IS HIGH
UNLESS DISABLED BY THE OUTPUT CONTROL.
NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.

## LTC1289

## applications information

The LTC1289 is a data acquisition component which contains the following functional blocks:

1. 12-bit successive approximation capacitive $A / D$ converter
2. Analog multiplexer (MUX)
3. Sample and hold (S/H)
4. Synchronous, full duplex serial interface
5. Control and timing logic

## DIGITAL CONSIDERATIONS

## Serial Interface

The LTC1289 communicates with microprocessors and other external circuitry via a synchronous, full duplex, four wire serial interface (see Operating Sequence). The shift clock (SCLK) synchronizes the data transfer with each bit being transmitted on the falling SCLK edge and captured on the rising SCLK edge in both transmitting and receiving systems. The data is transmitted and received simultaneously (full duplex).
Data transfer is initiated by a falling chip select ( $\overline{\mathrm{CS}})$ signal. After the falling $\overline{\mathrm{CS}}$ is recognized, an 8 -bit input word is shifted into the $\mathrm{D}_{\text {IN }}$ input which configures the LTC1289 for the next conversion. Simultaneously, the result of the
previous conversion is output on the $D_{\text {OUT }}$ line. At the end of the data exchange the requested conversion begins and $\overline{\mathrm{CS}}$ should be brought high. After $\mathrm{t}_{\text {conv, }}$, the conversion is complete and the results will be available on the next data transfer cycle. As shown below, the result of a conversion is delayed by one $\overline{C S}$ cycle from the input word requesting it.


LTC1289 A101

## Input Data Word

The LTC1289 8-bit data word is clocked into the $\mathrm{D}_{\mathbb{N}}$ input on the first eight rising SCLK edges after chip select is recognized. Further inputs on the $D_{\text {IN }}$ pin are then ignored until the next $\overline{C S}$ cycle. The eight bits of the input word are defined as follows:


Operating Sequence
(Example: Differential Inputs (CH3-CH2), Bipolar, MSB-First and 12-Bit Word Length)


## APPLICATIONS INFORMATION

## MUX Address

The first four bits of the input word assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and - signs in the selected row of Table 1. Note that in differential
mode (SGL/DIFF $=0$ ) measurements are limited to four adjacent input pairs with either polarity. In single-ended mode, all input channels are measured with respect to COM.

Table 1. Multiplexer Channel Selection

| MUX ADDRESS |  |  | DIFFERENTIAL CHANNEL SELECTION |  |  |  |  |  |  |  | MUX ADDRESS |  |  | SINGLE-ENDED CHANNEL SELECTION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{\overline{\text { SGL }}}{\overline{\text { DIFF }}}$ | $\begin{aligned} & \text { ODD } \\ & \text { SIGN } \end{aligned}$ | $\begin{array}{\|c} \hline \text { SELECT } \\ 100 \\ \hline \end{array}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | $\frac{\text { SGL/ }}{\text { DIFF }}$ | $\begin{aligned} & \text { ODD } \\ & \text { SIGN } \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { SELECT } \\ 1 \quad 0 \\ \hline \end{gathered}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | COM |
| 0 | 0 | 00 | + | - |  |  |  |  |  |  | 1 | 0 | 00 | + |  |  |  |  |  |  |  | - |
| 0 | 0 | 01 |  |  | + | - |  |  |  |  | 1 | 0 | 01 |  |  | + |  |  |  |  |  | - |
| 0 | 0 | 10 |  |  |  |  | + | - |  |  | 1 | 0 | 10 |  |  |  |  | + |  |  |  | - |
| 0 | 0 | 11 |  |  |  |  |  |  | $+$ | - | 1 | 0 | 11 |  |  |  |  |  |  | + |  | - |
| 0 | 1 | $0 \quad 0$ | - | $+$ |  |  |  |  |  |  | 1 | 1 | 00 |  | + |  |  |  |  |  |  | - |
| 0 | 1 | 01 |  |  | - | + |  |  |  |  | 1 | 1 | 01 |  |  |  | + |  |  |  |  | - |
| 0 | 1 | 10 |  |  |  |  | - | + |  |  | 1 | 1 | 10 |  |  |  |  |  | + |  |  | - |
| 0 | 1 | 11 |  |  |  |  |  |  | - | + | 1 | 1 | 11 |  |  |  |  |  |  |  | + | - |


|  | 4 Differential |
| :---: | :---: |
| CHANNEL |  |
| 0,1 | $\begin{aligned} & +(-) \\ & -(+) \end{aligned}$ |
| 2,3 | + (-) |
|  | -(+) |
| 4,5 | +(-) |
|  | + (-) |
|  | -( + ) |

8 Single-Ended


Combinations of Differential and Single-Ended



Figure 1. Examples of Multiplexer Options on the LTC1289

## APPLICATIONS INFORMATION

## Unipolar/Bipolar (UNI)

The fifth input bit (UNI) determines whether the conversion will be unipolar or bipolar. When UNI is a logical one, a unipolar conversion will be performed on the selected
input voltage. When UNI is a logical zero, a bipolar conversion will result. The input span and code assignment for each conversion type are shown in the figures below.

Unipolar Output Code (UNI =1)

| OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE ( $\mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}$ ) |
| :---: | :---: | :---: |
| 111111111111 | $V_{\text {REF }}$-1LSB | 2.4994 V |
| 111111111110 | $V_{\text {REF }}$ - 2 LSB | 2.4988 V |
|  |  |  |
| 00000000001 | SB |  |
| $000000000001$ | $\begin{gathered} \text { 1LSB } \\ 0 V \end{gathered}$ | $\begin{gathered} 0.0006 \mathrm{~V} \\ 0 \mathrm{~V} \end{gathered}$ |

Unipolar Transfer Curve (UNI =1)


Bipolar Output Code (UNI = 0)

| OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE <br> ( $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$ ) | OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE $\left(V_{\text {REF }}=2.5 \mathrm{~V}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 011111111111 | $V_{\text {REF }}-1$ LSB | 2.4988 V | 111111111111 | -1LSB | -0.0012V |
| 011111111110 | $V_{\text {REF }}$ - 2 LSB | 2.4976 V | 111111111110 | -2LSB | -0.0024V |
| - | - | - | - | - | - |
| - | $\stackrel{\rightharpoonup}{\bullet}$ | - | - | - | - |
| 000000000001 | 1 LSB 0 V | $\begin{aligned} & 0.0012 \mathrm{~V} \\ & \mathrm{OV} \end{aligned}$ | $\begin{aligned} & 100000000001 \\ & 100000000000 \end{aligned}$ | $\begin{gathered} -\left(V_{\text {REF }}\right)+1 \text { LSB } \\ -\left(V_{\text {REF }}\right) \end{gathered}$ | $\begin{aligned} & -2.4988 \mathrm{~V} \\ & -2.5000 \mathrm{~V} \end{aligned}$ |

Bipolar Transfer Curve (UNI $=0$ )


## APPLICATIONS INFORMATION

The following discussion will demonstrate how the two reference pins are to be used in conjunction with the analog input multiplexer. In unipolar mode the input span of the A/D is set by the difference in voltage on the REF ${ }^{+}$pin and the REF- pin. In the bipolar mode the input span is twice the difference in voltage on the REF ${ }^{+}$pin and the REF- pin. In the unipolar mode the lower value of the input span is set by the voltage on the COM pin for single-ended inputs and by the voltage on the minus input pin for differential inputs. For the bipolar mode of operation the voltage on the COM pin or the minus input pin sets the center of the input span.

The upper and lower value of the input span can now be summarized in the following table:

| INPUT CONFIGURATION |  | UNIPOLAR MODE | BIPOLAR MODE |
| :---: | :---: | :---: | :---: |
| Single-Ended | Lower Value Upper Value | $\begin{aligned} & \mathrm{COM} \\ & \left(\mathrm{REF}^{+}-\mathrm{REF}^{-}\right)+\mathrm{COM}^{2} \end{aligned}$ | $\begin{aligned} & -\left(\mathrm{REF}^{+}-\mathrm{REF}^{-}\right)+\mathrm{COM} \\ & \left(\mathrm{REF}^{+}-\mathrm{REF}^{-}\right)+\mathrm{COM} \end{aligned}$ |
| Differential | Lower Value Upper Value | $\begin{aligned} & \mathrm{IN}^{-} \\ & \left(\mathrm{REF}^{+}-\mathrm{REF}^{-}\right)+\mathrm{IN}^{-} \end{aligned}$ | $\begin{aligned} & -\left(\mathrm{REF}^{+}-\mathrm{REF}^{-}\right)+\mathrm{IN}^{-} \\ & \left(\mathrm{REF}^{+}-\mathrm{REF}^{-}\right)+\mathbb{N}^{-} \end{aligned}$ |

The reference voltages REF $^{+}$and REF $^{-}$can fall between $V_{C C}$ and $\mathrm{V}^{-}$, but the difference ( $\mathrm{REF}^{+}-\mathrm{REF}^{-}$) must be less than or equal to $V_{C C}$. The input voltages must be less than or equal to $\mathrm{V}_{\mathrm{CC}}$ and greater than or equal to $\mathrm{V}^{-}$.

The following examples are for a single-ended input configuration.

Example 1: Let $\mathrm{V}_{C C}=3.3 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}, \mathrm{REF}^{+}=3 \mathrm{~V}, \mathrm{REF}^{-}=1 \mathrm{~V}$ and $C O M=0 \mathrm{~V}$. Unipolar mode of operation. The resulting input span is $0 \mathrm{~V} \leq \mathrm{IN}^{+} \leq 2 \mathrm{~V}$.
Example 2: The same conditions as Example 1 except $C O M=1 \mathrm{~V}$. The resulting input span is $1 \mathrm{~V} \leq \mathrm{IN}^{+} \leq 3 \mathrm{~V}$. Note if $I N^{+} \geq 3 V$ the resulting $\mathrm{D}_{\text {OUT }}$ word is all 1 's. If $I N^{+} \leq 1 \mathrm{~V}$ then the resulting $\mathrm{D}_{\text {OUT }}$ word is all 0's.
Example 3: Let $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}^{-}=-3.3 \mathrm{~V}$, $\mathrm{REF}^{+}=3 \mathrm{~V}$, $\mathrm{REF}^{-}$ $=1 \mathrm{~V}$ and $\mathrm{COM}=1 \mathrm{~V}$. Bipolar mode of operation. The resulting input span is $-1 \mathrm{~V} \leq \mathrm{IN}+\leq 3 \mathrm{~V}$.
For differential input configurations with the same conditions as in the above three examples the resulting input spans are as follows:
Example 1 (Diff.): $\mathbb{N}^{-} \leq \mathbb{N}^{+} \leq \mathbb{N}^{-}+2 V$

Example 2 (Diff.): $\mathbb{N N}^{-} \leq \mathbb{N}^{+} \leq \mathbb{N}^{-}+2 V$
Example 3 (Diff.): $\mathbb{N}^{-} \mathbf{- 2 V} \leq \mathbb{N}^{+} \leq \mathbb{N}^{-}+2 V$.

## MSB-First/LSB-First Format (MSBF)

The output data of the LTC1289 is programmed for MSBfirst or LSB-first sequence using the MSBF bit. For MSBfirst output data, the input word clocked to the LTC1289 should always contain a logical one in the sixth bit location (MSBF bit). Likewise for LSB-first output data the input word clocked to the LTC1289 should always contain a zero in the MSBF bit location. The MSBF bit affects only the order of the output data word. The order of the input word is unaffected by this bit.

| MSBF | OUTPUT FORMAT |
| :---: | :---: |
| 0 | LSB-First |
| 1 | MSB-First |

## Word Length (WL1, WLO) and Power Shutdown

The last two bits of the input word (WL1 and WL0) program the output data word length and the power shutdown feature of the LTC1289. Word lengths of 8,12 or 16 bits can be selected according to the following table.

| WL1 | WLO | OUTPUT WORD LENGTH |
| :---: | :---: | :---: |
| 0 | 0 | 8 Bits |
| 0 | 1 | Power Shutdown |
| 1 | 0 | 12 Bits |
| 1 | 1 | 16 Bits |

The WL1 and WLO bits in a given $\mathrm{D}_{\text {IN }}$ word control the length of the present, not the next, Dout word. WL1 and WLO are never "don't cares" and must be set for the correct $D_{\text {OUT }}$ word length even when a "dummy" $D_{\text {IN }}$ word is sent. On any transfer cycle, the word length should be made equal to the number of SCLK cycles sent by the MPU. Power down will occur when WL1 $=0$ and WLO $=1$ is selected. The previous result will be clocked out as a 10 bit word so a "dummy"conversion is required before powering down the LTC1289. Conversions are resumed once $\overline{C S}$ goes low or an SCLK is applied, if $\overline{C S}$ is already low.

## LTC1289

## APPLICATIONS IMFORMATION

8-Bit Word Length


12-Bit Word Length


SCLK




16-Bit Word Length


Figure 2. Data Output ( $D_{\text {Out }}$ ) Timing with Different Word Lengths

## APPLICATIONS INFORMATION

## Deglitcher

A deglitching circuit has been added to the Chip Select input of the LTC1289 to minimize the effects of errors caused by noise on that input. This circuitignores changes in state on the $\overline{C S}$ input that are shorter in duration than one ACLK cycle. After a change of state on the $\overline{\mathrm{CS}}$ input, the LTC1289 waits for two falling edge of the ACLK before recognizing a valid chip select. One indication of $\overline{C S}$ recognition is the $D_{\text {OUT }}$ line becoming active (leaving the $\mathrm{Hi}-\mathrm{Z}$ state). Note that the deglitching applies to both the rising and falling $\overline{\mathrm{CS}}$ edges.

## $\overline{\text { CS }}$ Low During Conversion

In the normal mode of operation, $\overline{\mathrm{CS}}$ is brought high during the conversion time. The serial port ignores any SCLK activity while $\overline{C S}$ is high. The LTC1289 will also operate with $\overline{\mathrm{CS}}$ low during the conversion. In this mode, SCLK must remain low during the conversion as shown in the following figure. After the conversion is complete, the $\mathrm{D}_{\text {Out }}$ line will become active with the first output bit. Then the data transfer can begin as normal.



Figure 3. $\overline{\text { CS }}$ High During Conversion


Figure 4. $\overline{C S}$ Low During Conversion

## APPLICATIONS INFORMATION

## Logic Levels

The logic level standards for this supply range have not been well defined. What standards that do exist are not universally accepted. The trip point on the logic inputs of the LTC1289 is $0.28 \times \mathrm{V}_{\text {CC }}$. This makes the logic inputs compatible with HC type logic levels and processors that are specifiedat 3.3 V . The output $\mathrm{D}_{\text {Out }}$ is also compatible withthe above standards. The following summarizes such levels.

| $\mathrm{V}_{\mathrm{OH}}$ (no load) | $\mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V}$ |
| :---: | :---: |
| $\mathrm{~V}_{\mathrm{OL}}$ (no load) | 0.1 V |
| $\mathrm{~V}_{\text {OH }}$ | $0.9 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\text {OL }}$ | $0.1 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\text {IH }}$ | $0.7 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | $0.2 \times \mathrm{V}_{\mathrm{CC}}$ |

The LTC1289 can be driven with 5V logic everi when $\mathrm{V}_{\mathrm{CC}}$ is at 3.3 V . This is due to a unique input protection device that is found on the LTC1289.

## Microprocessor Interfaces

The LTC1289 can interface directly (without external hardware) to most popular microprocessor (MPU) synchronous serial formats. If an MPU without a serial interface is used, then four of the MPU's parallel port lines can be programmed to form the serial link to the LTC1289. Many of the popular MPU's can operate with 3 V supplies. For example the MC68HC11 is an MPU with a serial format (SPI). Likewise parallel MPU's that have the 8051 type architecture are also capable of operating at this voltage
range. The code for these processors remains the same and can be found in the LTC1290 datasheet or application notes AN36A and AN36B.

## Sharing the Serial Interface

The LTC1289 can share 3-wire serial interface with other peripheral components or other LTC1289s (See Figure 5). In this case, the $\overline{C S}$ signals decide which LTC1289 is being addressed by the MPU.

## ANALOG CONSIDERATIONS

## 1. Grounding

The LTC1289 should be used with an analog ground plane and single point grounding techniques.

Pin 11 (AGND) should be tied directly to this ground plane.
Pin 10 (DGND) can also be tied directly to this ground plane because minimal digital noise is generated within the chip itself.

Pin $20\left(\mathrm{~V}_{\mathrm{CC}}\right)$ should be bypassed to the ground plane with a $22 \mu F$ tantalum with leads as short as possible. Pin $12\left(\mathrm{~V}^{-}\right)$ should be bypassed with a $0.1 \mu \mathrm{~F}$ ceramic disk. For single supply applications, $\mathrm{V}^{-}$can be tied to the ground plane.
It is also recommended that pin 13 (REF $^{-}$) and pin 9 (COM) be tied directly to the ground plane. All analog inputs should be referenced directly to the single point ground. Digital inputs and outputs should be shielded from and/or routed away from the reference and analog circuitry.


Figure 5. Several LTC1289s Sharing One 3-Wire Serial Interface

## APPLICATIONS INFORMATION

Figure 6 shows an example of an ideal ground plane design for a two-sided board. Of course, this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.

## 2. Bypassing

For good performance, $V_{C C}$ must be free of noise and ripple. Any changes in the $V_{C C}$ voltage with respect to analog ground during a conversion cycle can induce errors or noise in the output code. $V_{C C}$ noise and ripple can be kept below 0.5 mV by bypassing the $\mathrm{V}_{\text {CC }}$ pin directly to the analog ground plane with a $22 \mu \mathrm{~F}$ tantalum capacitor and leads as short as possible. The lead from the device to the $V_{\text {CC }}$ supply should also be kept to a minimum and the $V_{\text {CC }}$ supply should have a low output impedance such as that obtained from a voltage regulator (e.g., LT1117). Using a battery to power the LTC1289 will help reduce the amount of bypass capacitance required on the $\mathrm{V}_{\text {CC }}$ pin. $A$ battery placed close to the device will only require $10 \mu \mathrm{~F}$ to adequately bypass the supply pin. Figure 7 shows the effect of poor $V_{C C}$ bypassing. Figure 8a shows the settling of a LT1117 low dropout regulator with a $22 \mu \mathrm{~F}$ bypass


Figure 6. Example Ground Plane for the LTC1289
capacitor. The noise and ripple is approximately 0.5 mV . Figure 8b shows the response of alithium battery with a $10 \mu \mathrm{~F}$ bypass capacitor. The noise and ripple is kept below 0.5 mV .


Figure 8a. LT1117 Regulator with $22 \mu \mathrm{~F}$ Bypassing on $\mathrm{V}_{\mathrm{CC}}$


Figure 8b. Lithium Battery with $10 \mu \mathrm{~F}$ Bypassing on $\mathrm{V}_{\text {cc }}$

## APPLICATIONS INFORMATION

## 3. Analog Inputs

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1289 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. However, if large source resistances are used or if slow settling op amps drive the inputs, care must be taken to insure that the transients caused by the current spikes settle completely before the conversion begins.

## Source Resistance

The analog inputs of the LTC1289 look like a 100pF capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ) is series with a $1500 \Omega$ resistor ( $\mathrm{R}_{\mathrm{ON}}$ ) as shown in Figure 9. This value for $R_{O N}$ is for $V_{C C}=2.7 \mathrm{~V}$. With larger supply voltages $R_{0 N}$ will be reduced. For example with $\mathrm{V}_{\mathrm{C}}=2.7 \mathrm{~V}$ and $\mathrm{V}^{-}=-2.7 \mathrm{~V} \mathrm{R}_{\mathrm{ON}}$ becomes $500 \Omega$. $\mathrm{C}_{\mathrm{N}}$ gets switched between the selected " + " and " - " inputs once during each conversion cycle. Large external source resistors and capacitances will slow the settling of


Figure 9. Analog Input Equivalent Circuit
the inputs. It is important that the overall RC time constants be short enough to allow the analog inputs to completely settle within the allotted time.

## "+" Input Settling

This input capacitor is switched onto the " + " input during the sample phase ( $\mathrm{t}_{\text {SMPL }}$, see Figure 10). The sample phase starts at the 4th SCLK cycle and lasts until the falling edge of the last SCLK (the 8th, 12th or 16th SCLK cycle depending on the selected word length). The voltage on the " + " input must settle completely within this sample time. Minimizing $\mathrm{RSOURCE}^{+}$and C 1 will improve the input settling time. If large " + " input source resistance must be used, the sample time can be increased by using a slower SCLK frequency or selecting a longer word length. With the minimum possible sample time of $4 \mu \mathrm{~s}, \mathrm{R}_{\text {SOURCE }}{ }^{+}<\mathbf{2 k}$ and $\mathrm{C1}<20 \mathrm{pF}$ will provide adequate settling.

## "-" Input Settling

At the end of the sample phase the input capacitor switches to the "-" input and the conversion starts (see Figure 10). During the conversion, the " + " input voltage is effectively "held" by the sample and hold and will not affect the conversion result. However, it is critical that the "-" input voltage be free of noise and settle completely during the first four ACLK cycles of the conversion time. Minimizing $\mathrm{R}_{\text {SOURCE }}{ }^{-}$and C2 will improve settling time. If large "-" input source resistance must be used, the time allowed for


Figure 10. " + " and " - " Input Settling Windows

## APPLICATIONS IOFORMATION

settling can be extended by using a slower ACLK frequency. At the maximum ACLK rate of $2 \mathrm{MHz}, \mathrm{R}_{\text {SOURCE }}<200 \Omega$ and C2 < 20pF will provide adequate settling.

## Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settle within the allowed time (see Figure 10). Again, the " + " and " - " input sampling times can be extended as described above to accommodate slower op amps. For single supply low voltage applications the LT1006, LT1013 and LT1014 can be made to settle well even with the minimum settling windows of $4 \mu \mathrm{~s}$ (" ${ }^{+}$" input) and $2 \mu \mathrm{~s}$ ("-" input) which occur at the maximum clock rates (ACLK $=2 \mathrm{MHz}$ and SCLK $=$ 1 MHz ). Figures 11 and 12 show examples of adequate and poor op amp settling. The LT1077, LT1078 or LT1079 can be used here to reduce power consumption. Placing an RC network at the output of the op amps will improve the settling response and also reduce the broadband noise.

## RC Input Filtering

It is possible to filter the inputs with an RC network as shown in Figure 13. For large values of $\mathrm{C}_{\mathrm{F}}($ e.g., $1 \mu \mathrm{~F})$, the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately $I_{D C}=100 \mathrm{pF} \times \mathrm{V}_{\text {IN }} / \mathrm{t}_{\mathrm{CYC}}$ and is roughly proportional to $\mathrm{V}_{\text {IN }}$. When running at the minimum cycle time of $40 \mu \mathrm{~s}$, the input current equals $6.3 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$. In this case, a filter resistor of $10 \Omega$ will cause 0.1 LSB of full-scale error. If a larger filter resistor must be used, errors can be eliminated by increasing the cycle time as shown in the typical curve of Maximum Filter Resistor vs Cycle Time.

## Input Leakage Current

Input leakage currents can also create errors if the source resistance gets too large. For instance, the maximum input leakage specification of $1 \mu \mathrm{~A}$ (at $85^{\circ} \mathrm{C}$ ) flowing through a source resistance of $1 \mathrm{k} \Omega$ will cause a voltage drop of 1 mV or 1.6 LSB with $\mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}$. This error will be much reduced at lower temperatures because leakage drops
rapidly (see typical curve of Input Channel Leakage Current vs Temperature).

## Noise Coupling Into Inputs

High source resistance input signals ( $>500 \Omega$ ) are more sensitive to coupling from external sources. It is preferable to use channels near the center of the package (i.e., $\mathrm{CH} 2-\mathrm{CH} 7$ ) for signals which have the highest output resistance because they are essentially shielded by the


HORIZONTAL: 500ns/DIV
Figure 11. Adequate Setting of Op Amps Driving Analog Input


Figure 12. Poor Op Amp Settling Can Cause A/D Errors


Figure 13. RC Input Filtering

## APPLICATIONS INFORMATION

pins on the package ends (DGND and CHO). Grounding any unused inputs (especially the end pin, CHO ) will also reduce outside coupling into high source resistances.

## 4. Sample and Hold

## Single-Ended Inputs

The LTC1289 provides a built-in sample and hold (S\&H) function for all signals acquired in the single-ended mode (COM pin grounded). This sample and hold allows the LTC1289 to convert rapidly varying signals (see typical curve of S\&H Acquisition Time vs Source Resistance). The input voltage is sampled during the tsMPL $^{\text {time }}$ as shown in Figure 10. The sampling interval begins after the fourth MUX address bit is shifted in and continues during the remainder of the data transfer. On the falling edge of the final SCLK, the S\&H goes into hold mode and the conversion begins. The voltage will be held on either the 8th, 12th or 16th falling edge of the SCLK depending on the word length selected.

## Differential Inputs

With differential inputs or when the COM pin is not tied to ground, the A/D no longer converts just a single voltage but rather the difference between two voltages. In these cases, the voltage on the selected " + " input is still sampled and held and therefore may be rapidly time varing just as in single ended mode. However, the voltage on the selected "-" input must remain constant and be free of noise and ripple throughout the conversion time. Otherwise, the differencing operation may not be performed accurately. The conversion time is 52 ACLK cycles. Therefore, a change in the "-" input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the "-" input this error would be:

$$
V_{E R R O R(M A X)}=V_{\text {PEAK }} \times 2 \times \pi \times f("-") \times \frac{52}{f_{A C L K}}
$$

Where $f($ " - ") is the frequency of the " - " input voltage, $V_{\text {PEAK }}$ is its peak amplitude and $f_{\text {ACLK }}$ is the frequency of the ACLK. In most cases $V_{\text {ERROR }}$ will not be significant. For
a 60 Hz signal on the " - " input to generate a $1 / 4$ LSB error ( $150 \mu \mathrm{~V}$ ) with the converter running at $\mathrm{ACLK}=2 \mathrm{MHz}$, its peak value would have to be 15 mV .

## 5. Reference Inputs

The voltage between the reference inputs of the LTC1289 defines the voltage span of the A/D converter. The reference inputs will have transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 14). During each bit test of the conversion (every 4 ACLK cycles), a capacitive current spike will be generated on the reference pins by the A/D. These current spikes settle quickly and do not cause a problem. However, if slow settling circuitry is used to drive the reference inputs, care must be taken to insure that transients caused by these current spikes settle completely during each bit test of the conversion.

When driving the reference inputs, two things should be kept in mind:

1. Transients on the reference inputs caused by the capacitive switching currents must settle completely during each bit test (each 4 ACLK cycles). Figures 15 and 16 show examples of both adequate and poor settling. Using a slower ACLK will allow more time for the reference to settle. However, even at the maximum ACLK rate of 2 MHz most references and op amps can be made to settle within the $2 \mu \mathrm{~s}$ bit time. For example an LT1019 used in the shunt mode with a $10 \mu \mathrm{~F}$ bypass capacitor will settle adequately. To minimize power an LT1004-2.5 can be used with a $10 \mu \mathrm{~F}$ bypass capacitor. For lower value references the LT1004-1.2 with a $1 \mu \mathrm{~F}$ bypass capacitor can be used.


Figure 14. Reference Input Equivalent Circuit

## APPLICATIONS INFORMATION



Figure 15. Adequate Reference Settling


Figure 16. Poor Reference Settling Can Cause A/D Errors
2. It is recommended that REF- input be tied directly to the analog ground plane. If REF- is biased at a voltage other than ground, the voltage must not change during a conversion cycle. This voltage must also be free of noise and ripple with respect to analog ground.

## 6. Reduced Reference Operation

The effective resolution of the LTC1289 can be increased by reducing the input span of the converter. The LTC1289 exhibits good linearity and gain over a wide range of reference voltages (see typical curves of Linearity and Gain Error vs Reference Voltage). However, care must be taken when operating at low values of $V_{\text {REF }}$ because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low $\mathrm{V}_{\text {REF }}$ values:

## Offset with Reduced $V_{\text {REF }}$

The offset of the LTC1289 has a larger effect on the output code when the A/D is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of $\mathrm{V}_{\mathrm{OS}}$. For example, a $V_{O S}$ of 0.1 mV which is 0.2 LSB with a 2.5 V reference becomes 0.4 LSB with a 1.25 V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the "-" input to the LTC1289.

## Noise with Reduced $V_{\text {REF }}$

The total input referred noise of the LTC1289 can be reduced to approximately $200 \mu \mathrm{~V}$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 2.5 V reference but will become a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Noise Error vs Reference Voltage shows the LSB contribution of this $200 \mu \mathrm{~V}$ of noise.

For operation with a 2.5 reference, the $200 \mu \mathrm{~V}$ noise is only 0.32 LSB peak-to-peak. In this case, the LTC1289 noise will contribute virtually no uncertainty to the output code. However, for reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 1.25 V reference, this same $200 \mu \mathrm{~V}$ noise is 0.64 LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.64 LSB. In this case averaging readings may be necessary.

This noise data was taken in a very clean setup. Any setup induced noise (noise or ripple on $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{REF}}, \mathrm{V}_{\text {IN }}$ or $\mathrm{V}^{-}$) will add to the internal noise. The lower the reference voltage to be used, the more critical it becomes to have a clean, noise-free setup.

## APPLICATIONS IMFORMATION

## 7. LTC1289 AC Characteristics

Two commonly used figures of merit for specifying the dynamic performance of the A/D's in digital signal processing applications are the Signal-to-Noise Ratio (SNR) and the "effective number of bits (ENOB)." SNR is defined as the ratio of the RMS magnitude of the fundamental to the RMS magnitude of all the nonfundamental signals up to the Nyquist frequency (half the sampling frequency). The theoretical maximum SNR for a sine wave input is given by:

$$
\operatorname{SNR}=(6.02 \mathrm{~N}+1.76 \mathrm{~dB})
$$

where N is the number of bits. Thus the SNR is a function of the resolution of the $A / D$. For an ideal 12 -bit A/D the SNR is equal to 74 dB . A Fast Fourier Transform(FFT) plot of the


LTC1289 F17a
Figure 17a. $\boldsymbol{f}_{\mathbb{N}}=1 \mathrm{kHz}, \mathrm{f}_{\mathrm{S}}=\mathbf{2 5 k H z}, \mathrm{SNR}=72.92 \mathrm{~dB}$


LTC1289 f17b
Figure 17b. $f_{\mathrm{IN}}=12 \mathrm{kHz}, \mathrm{f}_{\mathrm{S}}=25 \mathrm{kHz}, \mathrm{SNR}=72.23 \mathrm{~dB}$
output spectrum of the LTC1289 is shown in Figures 17a and 17 b . The input ( $\mathrm{f}_{\mathrm{I}}$ ) frequencies are 1 kHz and 12 kHz with the sampling frequency ( $\mathrm{f}_{\mathrm{S}}$ ) at 25 kHz . The SNR obtained from the plot are 72.92 dB and 72.23 dB .

Rewriting the SNR expression it is possible to obtain the equivalent resolution based on the SNR measurement.

$$
N=\frac{S N R-1.76 \mathrm{~dB}}{6.02}
$$

This is the so-called effective number of bits (ENOB). For the example shown in Figures 17a and 17b, $\mathrm{N}=11.8$ bits and 11.7 bits, respectively. Figure 18 shows a plot of ENOB as a function of input frequency. The curve shows the A/D's ENOB remain in the range of 11.8 to 11.7 for input frequencies up to $\mathrm{f}_{\mathrm{S}} / 2$


Figure 18. LTC1289 ENOB vs Input Frequency


LTC1289F19
Figure 19. $f_{\mathbb{N}} 1=2.6 \mathrm{kHz}, f_{\mathbb{I}^{\prime}} 2=3.1 \mathrm{kHz}, \mathrm{f}_{\mathrm{S}}=25 \mathrm{kHz}$

## APPLICATIONS INFORMATION

Figure 19 shows an FFT plot of the output spectrum for two tones applied to the input of the A/D. Nonlinearities in the A/D will cause distortion products at the sum and difference frequencies of the fundamentals and products of the fundamentals. This is classically referred to as intermodulation distortion (IMD).

## 8. Overvoltage Protection

Applying signals to the analog MUX that exceed the positive or negative supply of the device will degrade the accuracy of the A/D and possibly damage the device. For example this condition would occur if a signal is applied to the analog MUX before power is applied to the LTC1289. Another example is the input source is operating from different supplies of larger value than the LTC1289. These conditions should be prevented either with proper supply sequencing or by use of external circuitry to clamp or current limit the input source. As shown in Figure 20, a $1 \mathrm{k} \Omega$ resistor is enough to stand off $\pm 15 \mathrm{~V}$ ( 15 mA for one only channel). If more than one channel exceeds the supplies than the following guidelines can be used. Limit the current to 7 mA per channel and 28 mA for all channels. This means four channels can handle 7 mA of input current each. Reducing the ACLK and SCLK frequencies from the maximum of 2 MHz and 1 MHz , respectively (see Typical Peformance Characteristics curves Maximum ACLK Frequency vs Source Resistance and Sample and Hold Acquisition Time vs Source Resistance) allows the use of larger current limiting resistors. Use 1N4148 diode clamps from the MUX inputs to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}^{-}$if the value of the series resistor will not allow the maximum clock speeds to be used or if an unknown source is used to drive the LTC1289 MUX inputs.

How the various power supplies to the LTC1289 are applied can also lead to overvoltage conditions. For single supply operation (i.e., unipolar mode), if $\mathrm{V}_{\text {CC }}$ and $\mathrm{REF}^{+}$are not tied together, then $V_{C C}$ should be turned on first, then REF ${ }^{+}$. If this sequence cannot be met, connecting a diode from $\mathrm{REF}^{+}$to $\mathrm{V}_{\mathrm{CC}}$ is recommended (see Figure 21).
For dual supplies (bipolar mode) placing two Schottky diodes from $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}^{-}$to ground (Figure 22) will prevent power supply reversal from occuring when an input source
is applied to the analog MUX before power is applied to the device. Power supply reversal occurs, for example, if the input is pulled below $\mathrm{V}^{-}$then $\mathrm{V}_{C C}$ will pull a diode drop below ground which could cause the device not to power up properly. Likewise, if the input is pulled above $\mathrm{V}_{\mathrm{Cc}}$ then $\mathrm{V}^{-}$will be pulled a diode drop above ground. If no inputs are present on the MUX, the Schottky diodes are not required if $\mathrm{V}^{-}$is applied first, then $\mathrm{V}_{\mathrm{CC}}$.

Because a unique input protection structure is used on the digital input pins, the signal levels on these pins can exceed the device $V_{C C}$ without damaging the device.


Figure 20. Overvoltage Protection for MUX


Figure 21.


Figure 22. Power Supply Reversal

## TYPICAL APPLICATIONS

## A "Quick Look" Circuit for the LTC1289

Users can get a quick look at the function and timing of the LTC1289 by using the following simple circuit. REF ${ }^{+}$and $\mathrm{D}_{\mathrm{IN}}$ are tied to $\mathrm{V}_{\text {CC }}$ selecting a 3 V input span, CH 7 as a single-ended input, unipolar mode, MSB-first format and 16-bit word length. ACLK is driven by an external clock and

SCLK is driven by one half the clock rate. $\overline{\text { CS }}$ is driven at $1 / 128$ the clock rate by the 74 HC 393 and $\mathrm{D}_{\text {OUT }}$ outputs the data. All other pins are tied to a ground plane. The output data from the $D_{\text {Out }}$ pin can be viewed on an oscilloscope which is set up to trigger on the falling edge of $\overline{\mathrm{CS}}$.

A "Quick Look" Circuit for the LTC1289


## TYPICAL APPLICATIONS

## SNEAK-A-BIT ${ }^{T M}$

The LTC1289's unique ability to software select the polarity of the differential inputs and the output word length is used to achieve one more bit of resolution. Using the circuit below with two conversions and some software, a 2's complement 12-bit + sign word is returned to memory inside the MPU. The MC68HC05C4 was chosen as an example, however, any processor that operates at 3.3 V could be used.

Two 12-bit unipolar conversions are performed: the first over a 0 V to 2.5 V span and the second over a 0 V to -2.5 V span (by reversing the polarity of the inputs). The sign of the input is determined by which of the two spans contained it. Then the resulting number (ranging from-4095 to +4095 decimal) is converted to 2 's complement notation and stored in RAM.

SNEAK-A-BIT Circuit


SNEAK-A-BIT


## TYPICAL APPLICATIONS

SNEAK-A-BIT Code
Dout from LTC1289 in MC68HC05C4 RAM


SNEAK-A-BIT Code for the LTC1289 Using the MC68HCO5C4

| MNEMONIC |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
|  | LDA | \#\$50 | Configuration data for SPCR |
|  | STA | \$0A | Load configuration data into \$0A |
|  | LDA | \#\$FF | Configuration data for port C DDR |
|  | STA | \$06 | Load configuration data into port C DDR |
|  | BSET | 0, \$02 | Make sure $\overline{C S}$ is high |
|  | JSR | READ -/+ | Dummy read configures LTC1289 for next read |
|  | JSR | READ +/- | Read CH6 with respect to CH 7 |
|  | JSR | READ -/+ | Read CH 7 with respect to CH 6 |
|  | JSR | CHK SIGN | Determines which reading has valid data, converts to 2's complement and stores in RAM |
| READ - $1+$ : | LDA | \#\$3F | Load DIN word for LTC1289 into ACC |
|  | JSR | TRANSFER | Read LTC1289 routine |
|  | LDA | \$60 | Load MSBs from LTC1289 in ACC |
|  | STA | \$71 | Store MSBs in \$71 |
|  | LDA | \$61 | Load LSBs from LTC1289 in ACC |
|  | STA | \$72 | Store LSBs in \$72 |
|  | RTS |  | Return |

SNEAK-A-BIT Code for the LTC1289 Using the MC68HCO5C4

| MNEMONIC |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| READ +/-: | LDA | \#\$7F | Load DIN Word for LTC1289 into ACC |
|  | JSR | TRANSFER | Read LTC1289 routine |
|  | LDA | \$60 | Load MSBs from LTC1289 into ACC |
|  | STA | \$73 | Store MSBs in \$73 |
|  | LDA | \$61 | Load LSBs from LTC1289 into ACC |
|  | STA | \$74 | Store LSBs in \$74 |
|  | RTS |  | Return |
| TRANSFER: | BCLR | 0, \$02 | $\overline{\text { CS }}$ goes low |
|  | STA | \$0C | Load $\mathrm{D}_{\text {IN }}$ into SPI. Start transfer |
| LOOP 1: | TST | \$OB | Test status of SPIF |
|  | BPL | LOOP 1 | Loop to previous instruction if not done |
|  | LDA | \$0C | Load contents of SPI data reg into ACC |
|  | STA | \$0C | Start next cycle |
|  | STA | \$60 | Store MSBs in \$60 |
| LOOP 2: | TST | \$0B | Test status of SPIF |
|  | BPL | LOOP 2 | Loop to previous instruction if not done |
|  | BSET | 0, \$02 | $\overline{\mathrm{CS}}$ goes high |
|  | LDA | \$0C | Load contents of SPI data reg into ACC |
|  | STA | \$61 | Store LSBs in \$61 |
|  | RTS |  | Return |
| CHK SIGN: | LDA | \$73 | Load MSBs of +/- read into ACC |
|  | ORA | \$74 | Or ACC (MSBs) with LSBs of +/-read |
|  | BEQ | MINUS | If result is 0 goto minus |
|  | CLC |  | Clear carry |
|  | ROR | \$73 | Rotate right \$73 through carry |
|  | ROR | \$74 | Rotate right \$74 through carry |
|  | LDA | \$73 | Load MSBs of + /-read into ACC |
|  | STA | \$77 | Store MSBs in RAM locations \$77 |
|  | LDA | \$74 | Load LSBs of +/-read into ACC |
|  | STA | \$87 | Store LSBs in RAM location \$87 |
|  | BRA | END | Goto end of routine |
| MINUS: | CLC |  | Clear carry |
|  | ROR | \$71 | Shift MSBs of -/+ read right |
|  | ROR | \$72 | Shift LSBs of -/+ read right |
|  | COM | \$71 | 1 's complement of MSBs |
|  | COM | \$72 | 1's complement of LSBs |
|  | LDA | \$72 | Load LSBs into ACC |
|  | ADD | \#\$01 | Add 1 to LSBs |
|  | STA | \$72 | Store ACC in \$72 |
|  | CLRA |  | Clear ACC |
|  | ADC | \$71 | Add with carry to MSBs. Result in ACC |
|  | STA | \$71 | Store ACC in \$71 |
|  | STA | \$77 | Store MSBs in RAM locations \$ 77 |
|  | LDA | \$72 | Load LSBs in ACC |
|  | STA | \$87 | Store LSBs in RAM location \$87 |
| END: | RTS |  | Return |

## TYPICAL APPLICATIONS

## Power Shutdown

For battery-powered applications it is desirable to keep power dissipation at a minimum. The LTC1289 can be powered down when not in use reducing the supply current from a nominal value of 1 mA to typically $1 \mu \mathrm{~A}$ (with ACLK turned off). See the Curve for Supply Current (Power Shutdown) vs ACLK if ACLK cannot be turned off when the LTC1289 is powered down. In this case the supply current is proportional to the ACLK frequency and is independent of temperature until it reaches the magnitude of the supply current attained with ACLK turned off.

As an example of how to use this feature let's add this to the previous application, SNEAK-A-BIT. After the CHK SIGN subroutine call insert the following:

JSR CHK SIGN Determines which reading has valid data, converts to 2's complement and stores in RAM
JSR SHUTDOWN LTC1289 power shutdown routine The actual subroutine is:

SHUTDOWN: LDA \#\$3D Load DIN word for LTC1289 into ACC JSR TRANSFER Read LTC1289 routine RTS Return

To place the device in power shutdown the word length bits are set to WL1 $=0$ and $W L 0=1$. The LTC1289 is powered up on the next request for conversion and it's ready to digitize an input signal immediately.

## Power Shutdown Timing Considerations

After power shutdown has been requested, the LTC1289 is powered up on the next request for a conversion. This request can be initiated either by bringing $\overline{\mathrm{CS}}$ low or by starting the next cycle of SCLKs if CS is kept low (see Figures 3 and 4). When the SCLK frequency is much slower than the ACLK frequency a situation can arise where the LTC1289 could power down and then prematurely power back up. Power shutdown begins at the negative going edge of the 10th SCLK once it has been requested. A dummy conversion is executed and the LTC1289 waits for the next request for conversion. If the SCLKs have not finished once the LTC1289 has finished its dummy conversion, it will recognize the next remaining SCLKs as a request to start a conversion and power up the LTC1289 (see Figure 23). To prevent this, bring either $\overline{\text { CS }}$ high at the 19th SCLK (Figure 24) or clock out only 10

LTC1289

## TYPICAL APPLICATIONS



Figure 25. Power Shutdown Timing

LTC1290

## Single Chip 12-Bit Data Acquisition System

## feATURES

- Software Programmable Features
-Unipolar/Bipolar Conversion
-4 Differential/8 Single Ended Inputs
-MSB or LSB First Data Sequence
- Variable Data Word Length
-Power Shutdown
- Built-In Sample and Hold
- Single Supply 5 V or $\pm 5 \mathrm{~V}$ Operation
- Direct 4 Wire Interface to Most MPU Serial Ports and all MPU Parallel Ports
- 50 kHz Maximum Throughput Rate


## K€Y SPECIFICATIONS

- Resolution
- Fast Conversion Time
- Low Supply Current

12 Bits
$13 \mu \mathrm{~S}$ Max. Over Temp. 6.0 mA

## DESCRIPTION

The LTC1290 is a data acquisition component which contains a serial I/O successive approximation A/D converter. It uses LTCMOS ${ }^{\text {TM }}$ switched capacitor technology to perform either 12-bit unipolar, or 11-bit plus sign bipolar A/D conversions. The 8-channel input multiplexer can be configured for either single ended or differential inputs (or combinations thereof). An on-chip sample and hold is included for all single ended input channels. When the LTC1290 is idle it can be powered down with a serial word in applications where low power consumption is desired.

The serial I/O is designed to be compatible with industry standard full duplex serial interfaces. It allows either MSB or LSB first data and automatically provides 2's complement output coding in the bipolar mode. The output data word can be programmed for a length of 8,12 or 16 -bits. This allows easy interface to shift registers and a variety of processors.

## TYPICAL APPLICATION

12-Bit 8-Channel Sampling Data Acquisition System

*FOR OVERVOLTAGE PROTECTION ON ONLY ONE CHANNEL LIMIT THE INPUT CURRENT TO 15mA. FOR OVERVOLTAGE PROTECTION ON MORE THAN ONE CHANNEL LIMIT THE INPUT CURRENT TO 7mA PER CHANNEL AND 28 mA FOR ALL CHANNELS. (SEE SECTION ON OVERVOLTAGE PROTECTION IN THE APPLICATIONS INFORMATION.) CONVERSION RESULTS ARE NOT VALID WHEN THE SELECTED OR ANY OTHER CHANNEL IS OVERVOLTAGED ( $\left.\mathrm{V}_{\text {IN }}<\mathrm{V}^{-} 0 \mathrm{R} \mathrm{V}_{\text {IN }}>\mathrm{V}_{\mathrm{CC}}\right)$.

## ABSOLUTE MAXIMUM RATINGS

(Notes 1 and 2)
Supply Voltage (VCC) to GND or $\mathrm{V}^{-}$. ........................ 12 V
Power Dissipation ................................ 500 mW
Operating Temperature Range
LTC1290BC, LTC1290CC, LTC1290DC ...... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC1290BI, LTC1290CI, LTC1290DI...... $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
LTC1290BM, LTC1290CM, LTC1290DM . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range............ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec.)............ $300^{\circ} \mathrm{C}$

Power Dissipation .................................. . 500mW
Operating Temperature Range
LTC1290BC, LTC1290CC, LTC1290DC ...... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC1290BI, LTC1290CI, LTC1290DI. . . . . $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
LTC1290BM, LTC1290CM, LTC1290DM . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range.............. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec.). ............... $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION



## CONVERTER AND MULTIPLEXER CHARACTGRISTICS (Note 3) $^{\text {I }}$

| PARAMETER | CONDITIONS |  | LTC1290B |  | LTC1290C |  | LTC1290D |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP MAX | MIN | TYP MAX | MIN | TYP MAX |  |
| Offset Error | (Note 4) | $\bullet$ |  | $\pm 1.5$ |  | $\pm 1.5$ |  | $\pm 1.5$ | LSB |
| Linearity Error (INL) | (Notes 4 and 5) | $\bullet$ |  | $\pm 0.5$ |  | $\pm 0.5$ |  | $\pm 0.75$ | LSB |
| Gain Error | (Note 4) | $\bullet$ |  | $\pm 0.5$ |  | $\pm 1.0$ |  | $\pm 4.0$ | LSB |
| Minimum Resolution for Which No Missing Codes are Guaranteed |  | $\bullet$ |  | 12 |  | 12 |  | 12 | Bits |
| Analog and REF Input Range | (Note 7) |  | ( $\mathrm{V}^{-}$) | $5 \mathrm{to} \mathrm{V}_{\mathrm{CC}}+0.05 \mathrm{~V}$ | (V-)- | 5 V to $\mathrm{V}_{\mathrm{CC}}+0.05 \mathrm{~V}$ | ( ${ }^{-}$) | 5 V to $\mathrm{V}_{\mathrm{CC}}+0.05 \mathrm{~V}$ | V |
| On Channel Leakage Current (Note 8) | $\begin{aligned} & \text { On Channel }=5 \mathrm{~V} \\ & \text { Off Channel }=0 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\pm 1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { On Channel }=0 \mathrm{~V} \\ & \text { Off Channel }=5 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\pm 1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Off Channel Leakage Current (Note 8) | $\begin{aligned} & \text { On Channel }=5 \mathrm{~V} \\ & \text { Off Channel }=0 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\pm 1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  | On Channel = OV <br> Off Channel $=5 \mathrm{~V}$ | $\bullet$ |  | $\pm 1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |

## AC CHARACTERISTICS ${ }_{\text {(Note } 3)}$

| SYMBOL | PARAMETER | CONDITIONS |  |  |  LTC1290B <br>  LTC1290C <br> LTC1290D  <br> MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | Shift Clock Frequency | $\mathrm{V}_{\text {cC }}=5 \mathrm{~V}$ (Note 6 ) |  |  | 0 | 2.0 | MHz |
| $\mathrm{f}_{\text {ACLK }}$ | A/D Clock Frequency | $\mathrm{V}_{\text {cC }}=5 \mathrm{~V}$ (Note 6 ) |  |  | (Note 10) | 4.0 | MHz |
| $t_{\text {ACC }}$ | Delay Time from $\overline{C S}$ ! to $\mathrm{D}_{\text {OUT }}$ Data Valid | (Note 9) |  |  | 2 |  | $\begin{aligned} & \text { ACLK } \\ & \text { Cycles } \end{aligned}$ |
| ${ }_{\text {SMPL }}$ | Analog Input Sample Time | See Operating Seq | quence |  | 7 |  | $\begin{aligned} & \text { SCLK } \\ & \text { Cycles } \end{aligned}$ |
| $\mathrm{t}_{\text {CONV }}$ | Conversion Time | See Operating S | ence |  | 52 |  | ACLK Cycles |
| $\mathrm{t}_{\text {CYC }}$ | Total Cycle Time | See Operating Sequence (Note 6) |  |  | $\begin{aligned} & 12 \text { SCLK + } \\ & 56 \text { ACLK } \end{aligned}$ |  | Cycles |
| $\mathrm{t}_{\text {dDO }}$ | Delay Time, SCLK I to Dout Data Valid | See Test Circuits | LTC1290BC, LTC1290CC, LTC1290DC, LTC1290BI, LTC1290CI, LTC1290DI | $\bullet$ | 130 | 220 | ns |
|  |  |  | $\begin{aligned} & \text { LTC1290BM, LTC1290CM, } \\ & \text { LTC1290DM } \end{aligned}$ | $\bullet$ | 180 | 270 | ns |
| $\mathrm{t}_{\text {dis }}$ | Delay Time, $\overline{\mathrm{CS}}$ t to $\mathrm{D}_{\text {Out }} \mathrm{Hi}$-Z | See Test Circuits |  | $\bullet$ | 70 | 100 | ns |
| ten | Delay Time, 2nd ACLK I to Dout Enabled | See Test Circuits |  | $\bullet$ | 130 | 200 | ns |
| thcs | Hold Time, $\overline{\mathrm{CS}}$ After Last SCLK | $V_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  |  | 0 |  | ns |
| thOI | Hold Time, $\mathrm{D}_{\text {IN }}$ After SCLK 1 | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  |  | 50 |  | ns |
| thoo | Time Output Data Remains Valid After SCLKI |  |  |  | 50 |  | ns |
| $t_{f}$ | Dout Fall Time | See Test Circuits |  | $\bullet$ | 65 | 130 | ns |
| $t_{r}$ | Dout Rise Time | See Test Circuits |  | $\bullet$ | 25 | 50 | ns |
| $\mathrm{t}_{\text {sudl }}$ | Setup Time, $\mathrm{D}_{\text {IN }}$ Stable Before SCLK 1 | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  |  | 50 |  | ns |
| $\mathrm{t}_{\text {sucs }}$ | Setup Time, $\overline{\mathrm{CS}} \mid$ Before Clocking in First Address Bit | (Note 6 and 9) |  |  | $\begin{aligned} & \text { 2ACLK Cycles } \\ & +100 \mathrm{~ns} \end{aligned}$ |  |  |
| $\mathrm{t}_{\text {whCs }}$ | $\overline{\text { CS }}$ High Time During Conversion | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}($ Note 6) |  |  | 52 |  | $\begin{aligned} & \text { ACLK } \\ & \text { Cycles } \end{aligned}$ |
| $\overline{\mathrm{C}_{\mathrm{IN}}}$ | Input Capacitance | Analog Inputs On Channel Off Channel |  |  | $\begin{aligned} & 100 \\ & 5 \end{aligned}$ |  | pF pF |
|  |  | Digital Inputs |  |  | 5 |  | pF |

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.
Note 2: All voltage values are with respect to ground with DGND, AGND, and REF ${ }^{-}$wired together (unless otherwise noted).
Note 3: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}+=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}-=0 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}$ for unipolar mode and -5 V for bipolar mode, $\mathrm{ACLK}=4.0 \mathrm{MHz}$ unless otherwise specified. The indicates specs which apply over the full operating temperature range; all other limits and typicals $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$.
Note 4: These specs apply for both unipolar and bipolar modes. In bipolar mode, one LSB is equal to the bipolar input span ( $2 \mathrm{~V}_{\text {REF }}$ ) divided by 4096. For example, when $V_{\text {REF }}=5 \mathrm{~V}$, 1 LSB (bipolar) $=2(5 \mathrm{~V} / 4096=2.44 \mathrm{mV}$.
Note 5: Integral non-linearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.
Note 6: Recommended operating conditions.
Note 7: Two on-chip diodes are tied to each reference and analog input which will conduct for reference or analog input voltages one diode drop below $\mathrm{V}^{-}$or one diode drop above $\mathrm{V}_{\mathrm{cc}}$. Be careful during testing at low $\mathrm{V}_{\mathrm{Cc}}$
levels (4.5V), as high level reference or analog inputs ( 5 V ) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for inputs near full scale. This spec allows 50 mV forward bias of either diode. This means that as long as the reference or analog input does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute OV to 5 V input voltage range will therefore require a minimum supply voltage of 4.950 V over initial tolerance, temperature variations and loading.
Note 8: Channel leakage current is measured after the channel selection. Note 9: To minimize errors caused by noise at the chip select input, the internal circuitry waits for two ACLK falling edge after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock an address in or data out until the minimum chip select setup time has elapsed.
Note 10: Increased leakage currents at elevated temperatures cause the $\mathrm{S} / \mathrm{H}$ to droop, therefore it's recommended that $\mathrm{f}_{\mathrm{ACLK}} \geq 500 \mathrm{kHz}$ at $125^{\circ} \mathrm{C}$, $f_{A C L K} \geq 125 \mathrm{kHz}$ at $85^{\circ} \mathrm{C}$, and $\mathrm{f}_{\text {ACLK }} \geq 15 \mathrm{kHz}$ at $25^{\circ} \mathrm{C}$.

## DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS |  |  | MIN | LTC1290B LTC1290C LTC1290D TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}$ |  | $\bullet$ | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage | $V_{C C}=4.75 \mathrm{~V}$ |  | $\bullet$ |  |  | 0.8 | V |
| IIH | High Level Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | $\bullet$ |  |  | 2.5 | $\mu \mathrm{A}$ |
| ILL | Low Level Input Current | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ |  | $\bullet$ |  |  | -2.5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{0} & =10 \mu \mathrm{~A} \\ \mathrm{I}_{0} & =360 \mu \mathrm{~A} \end{aligned}$ |  | $\bullet$ | 2.4 | $\begin{aligned} & 4.7 \\ & 4.0 \\ & \hline \end{aligned}$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $\mathrm{V}_{\text {CC }}=4.75 \mathrm{~V}, \mathrm{I}_{0}=1.6 \mathrm{~mA}$ |  | $\bullet$ |  |  | 0.4 | V |
| 102 | Hi-Z Output Leakage | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC, }} \overline{\mathrm{CS}} \text { High } \\ & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}, \overline{\mathrm{CS}} \text { High } \end{aligned}$ |  | $\bullet$ |  |  | $\begin{array}{r} 3 \\ -3 \end{array}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| ISOURCE | Output Source Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  |  | -20 |  | mA |
| ISINK | Output Sink Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |  |  |  | 20 |  | mA |
| $\mathrm{ICC}_{C}$ | Positive Supply Current | $\overline{\overline{C S}}$ High |  | $\bullet$ |  | 6 | 12 | mA |
|  |  | $\overline{\overline{C S}}$ High, Power Shutdown, ACLK off | LTC1290BC, LTC1290CC, LTC1290DC, LTC1290BI, LTC1290CI, LTC1290DI | $\bullet$ |  | 5 | 10 | $\mu \mathrm{A}$ |
|  |  |  | LTC1290BM, LTC1290CM, LTC1290DM | - |  | 5 | 15 | $\mu \mathrm{A}$ |
| $l_{\text {REF }}$ | Reference Current | $\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ |  | $\bullet$ |  | 10 | 50 | $\mu \mathrm{A}$ |
| $1^{-}$ | Negative Supply Current | $\overline{\text { CS }}$ High |  | $\bullet$ |  | 1 | 50 | $\mu \mathrm{A}$ |

## TEST CIRCUITS

On and Off Channel Leakage Current


Load Circuit for $\mathrm{t}_{\text {dis }}$ and $\mathrm{t}_{\text {en }}$


Voltage Waveforms for Dout Delay Time, $\mathrm{t}_{\mathrm{dDO}}$


Voltage Waveform for Dout Rise and Fall Times, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$


Load Circuit for $\mathrm{t}_{\mathrm{dDO}}, \mathrm{t}_{\mathrm{r}}$, and $\mathrm{t}_{\mathrm{f}}$


## TEST CIRCUITS



NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL.
NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.
PIn functions

| \# | PIN | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1-8 | CH0-CH7 | Analog Inputs | The analog inputs must be free of noise with res |
| 9 | COM | Common | The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is usually tied to the analog ground plane. |
| 10 | DGND | Digital Ground | This is the ground for the internal logic. Tie to the ground plane. |
| 11 | AGND | Analog Ground | AGND should be tied directly to the analog ground plane. |
| 12 | $\mathrm{V}^{-}$ | Negative Supply | Tie $\mathrm{V}^{-}$to most negative potential in the circuit. (Ground in single supply applications.) |
| 13, 14 | $\mathrm{REF}^{-}, \mathrm{REF}^{+}$ | Reference Inputs | The reference inputs must be kept free of noise with respect to AGND. |
| 15 | $\overline{C S}$ | Chip Select Input | A logic low on this input enables data transfer. |
| 16 | Dout | Digital Data Output | The A/D conversion result is shifted out of this output. |
| 17 | $\mathrm{D}_{\text {IN }}$ | Data Input | The A/D configuration word is shifted into this input. |
| 18 | SCLK | Shift Clock | This clock synchronizes the serial data transfer. |
| 19 | ACLK | A/D Conversion Clock | This clock controls the A/D conversion process. |
| 20 | $V_{C C}$ | Positive Supply | This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane. |

## BLOCK DIAGRAM



## TYPICAL PGRFORMANC CHARACTERISTICS



Change in Linearity vs Reference Voltage



Supply Current vs Temperature


Change in Gain Error vs Reference Voltage


Change in Gain Error vs
Temperature


Unadjusted Offset Voltage vs Reference Voltage


Change in Offset Error vs Temperature


Maximum ACLK Frequency vs Source Resistance

*MAXIMUM ACLK FREQUENCY REPRESENTS THE ACLK FREQUENCY AT WHICH A 0.1LSB SHIFT IN THE ERROR AT ANY CODE TRANSITION FROM ITS 4 MHz VALUE IS FIRST DETECTED.

## TYPICAL PGRFORMANCE CHARACTERISTICS



## APPLICATIONS INFORMATION

The LTC1290 is a data acquisition component which contains the following functional blocks:

1. 12-bit successive approximation capacitive $A / D$ converter
2. Analog multiplexer (MUX)
3. Sample and hold (S/H)
4. Synchronous, full duplex serial interface
5. Control and timing logic

## DIGITAL CONSIDERATIONS

## Serial Interface

The LTC1290 communicates with microprocessors and other external circuitry via a synchronous, full duplex, four wire serial interface (see Operating Sequence). The shift clock (SCLK) synchronizes the data transfer with each bit being transmitted on the falling SCLK edge and captured on the rising SCLK edge in both transmitting and receiving systems. The data is transmitted and received simultaneously (full duplex).

## APPLICATIONS INFORMATION

Data transfer is initiated by a falling chip select ( $\overline{\mathrm{CS}}$ ) signal. After the falling $\overline{C S}$ is recognized, an 8 -bit input word is shifted into the DIN input which configures the LTC1290 for the next conversion. Simultaneously, the result of the previous conversion is output on the Dout line. At the end of the data exchange the requested conversion begins and $\overline{C S}$ should be brought high. After tCONV, the conversion is complete and the results will be available on the next data transfer cycle. As shown below, the result of a conversion is delayed by one $\overline{\mathrm{CS}}$ cycle from the input word requesting it.


## Input Data Word

The LTC1290 eight bit data word is clocked into the $\mathrm{D}_{\mathrm{IN}}$ input on the first eight rising SCLK edges after chip select is
recognized. Further inputs on the $D_{\text {IN }}$ pin are then ignored until the next $\overline{C S}$ cycle. The eight bits of the input word are defined as follows:


## MUX Address

The first four bits of the input word assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and - signs in the selected row of the following table. Note that in differential mode ( $\mathrm{SGL} / \overline{\mathrm{D} F F}=0$ ) measurements are limited to four adjacent input pairs with either polarity. In single ended mode, all input channels are measured with respect to COM.

Operating Sequence
(Example: Differential Inputs (CH3-CH2), Bipolar, MSB First and 12-Bit Word Length)


## APPLICATIONS INFORMATION

Table 1. Multiplexer Channel Selection

| MUX ADDRESS |  |  |  | DIFFERENTIAL CHANNEL SELECTION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SGLI | ODDI | SELECT |  |  |  |  |  |  |  |  |  |
| DIFF | SIGN | 1 | 0 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 0 | 0 | 0 | 0 | + | - |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 |  |  | + | - |  |  |  |  |
| 0 | 0 | 1 | 0 |  |  |  |  | + | - |  |  |
| 0 | 0 | 1 | 1 |  |  |  |  |  |  | + | - |
| 0 | 1 | 0 | 0 | - | + |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 |  |  | - | + |  |  |  |  |
| 0 | 1 | 1 | 0 |  |  |  |  | - | + |  |  |
| 0 | 1 | 1 | 1 |  |  |  |  |  |  | - | + |


| MUX ADDRESS |  |  |  | SINGLE ENDED CHANNEL SELECTION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SGLI | ODDD | SELECT |  |  |  |  |  |  |  |  |  |  |
| DIFF | SIGN | 1 | 0 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | COM |
| 1 | 0 | 0 | 0 | + |  |  |  |  |  |  |  | - |
| 1 | 0 | 0 | 1 |  |  | + |  |  |  |  |  | - |
| 1 | 0 | 1 | 0 |  |  |  |  | + |  |  |  | - |
| 1 | 0 | 1 | 1 |  |  |  |  |  |  | + |  | - |
| 1 | 1 | 0 | 0 |  | + |  |  |  |  |  |  | - |
| 1 | 1 | 0 | 1 |  |  |  | + |  |  |  |  | - |
| 1 | 1 | 1 | 0 |  |  |  |  |  | + |  |  | - |
| 1 | 1 | 1 | 1 |  |  |  |  |  |  |  | + | - |



8 Single Ended


Combinations of Differential and Single Ended


Changing the MUX Assignment "On the Fly"



Figure 1. Examples of Multiplexer Options on the LTC1290

## APPLICATIONS INFORMATION

## Unipolar/Bipolar (UNI)

The fifth input bit (UNI) determines whether the conversion will be unipolar or bipolar. When UNI is a logical one, a unipolar conversion will be performed on the selected input voltage. When UNI is a logical zero, a bipolar conversion will result. The input span and code assignment for each conversion type are shown in the figures below.

Unipolar Transfer Curve (UNI=1)


Unipolar Output Code (UNI $=1$ )

| OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE <br> $\left(V_{\text {REF }}=5 \mathrm{~V}\right)$ |
| :---: | :---: | :---: |
| 111111111111 | $\mathrm{~V}_{\text {REF }}-1$ LSB | 4.9988 V |
| 111111111110 | $V_{\text {REF }}-2 L S B$ | 4.9976 V |
| $\vdots$ | $\vdots$ | $\vdots$ |
| 0 | $\vdots$ | $\vdots$ |
| 000000000001 | 1LSB | 0.0012 V |
| 00000000000 | 0 V | 0 V |

Bipolar Output Code ( $\mathrm{UNI}=0$ )

| OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE $\left(V_{\text {BEF }}=5 \mathrm{~V}\right)$ |
| :---: | :---: | :---: |
| 011111111111 | $V_{\text {REF }}$-1LSB | 4.9976 V |
| 011111111110 | $V_{\text {REF }}-2 L S B$ | 4.9851V |
| - | - | - |
| - | - | - |
| 000000000001 | 1LSB | 0.0024 V |
| 000000000000 | OV | OV |
| 111111111111 | -1LSB | -0.0024V |
| 111111111110 | -2LSB | $-0.0048 \mathrm{~V}$ |
| - | - | - |
| $\bullet$ | $\bullet$ | $\bullet$ |
| 100000000001 |  | -4.9976V |
| $\begin{aligned} & 100000000001 \\ & 100000000000 \end{aligned}$ | $\begin{gathered} -\left(V_{\text {REF }}\right)+1 \text { 1LSB } \\ -\left(V_{\text {REF }}\right) \\ \hline \end{gathered}$ | $\begin{aligned} & -4.9976 \mathrm{~V} \\ & -5.0000 \mathrm{~V} \\ & \hline \end{aligned}$ |

Bipolar Transier Curve ( $\mathrm{UNI}=0$ )


## APPLICATIONS InFORMATION

## MSB First/LSB First Format (MSBF)

The output data of the LTC1290 is programmed for MSB first or LSB first sequence using the MSBF bit. For MSBF first output data the input word clocked to the LTC1290 should always contain a logical one in the sixth bit location (MSBF bit). Likewise for LSB first output data the input word clocked to the LTC1290 should always contain a zero in the MSBF bit location. The MSBF bit affects only the order of the output data word. The order of the input word is unaffected by this bit.

| MSBF | OUTPUT FORMAT |
| :---: | :---: |
| 0 | LSB First |
| 1 | MSB First |

## Word Length (WL1, WLO) and Power Shutdown

The last two bits of the input word (WL1 and WLO) program the output data word length and the power shutdown feature of the LTC1290. Word lengths of 8,12 or 16 -bits can be selected according to the following table. The WL1 and WLO bits in a given $\mathrm{D}_{\mathrm{IN}}$ word control the length of the present, not the next, Dout word. WL1 and WLO are never "don't cares" and must be set for the correct Dout word length even when a "dummy" $\mathrm{D}_{\mathrm{N}}$ word is sent. On any

## Low $\overline{C S}$ Recognized Internally


transfer cycle, the word length should be made equal to the number of SCLK cycles sent by the MPU. Power down will occur when WL1 $=0$ and $W L 0=1$ is selected. The previous conversion result will be clocked out as a 10-bit word so a "dummy" conversion is required before powering down the LTC1290. Conversions are resumed once CS goes low or an SCLK is applied, if $\overline{C S}$ is already low.

| WL1 | WLO | OUTPUT WORD LENGTH |
| :---: | :---: | :---: |
| 0 | 0 | 8 -Bits |
| 0 | 1 | Power Shutdown |
| 1 | 0 | 12 -Bits |
| 1 | 1 | 16 -Bits |

## Deglitcher

A deglitching circuit has been added to the Chip Select input of the LTC1290 to minimize the effects of errors caused by noise on that input. This circuit ignores changes in state on the $\overline{C S}$ input that are shorter in duration than one ACLK cycle. After a change of state on the $\overline{C S}$ input, the LTC1290 waits for two falling edge of the ACLK before recognizing a valid chip select. One indication of $\overline{C S}$ recognition is the Dout line becoming active (leaving the Hi-Z state). Note that the deglitching applies to both the rising and falling $\overline{C S}$ edges.


## APPLICATIONS INFORMATION

8-Bit Word Length


12-Bit Word Length


16-Bit Word Length

*IN UNIPOLAR MODE, THESE BITS ARE FILLED WITH ZEROES.
IN BIPOLAR MODE, THE SIGN BIT IS EXTENDED INTO THESE LOCATIONS.

Figure 2. Data Output (Dout) Timing with Different Word Lengths

## APPLICATIONS INFORMATION

## $\overline{\text { CS }}$ Low During Conversion

In the normal mode of operation, $\overline{C S}$ is brought high during the conversion time. The serial port ignores any SCLK activity while $\overline{C S}$ is high. The LTC1290 will also operate with $\overline{C S}$ low during the conversion. In this mode, SCLK
must remain low during the conversion as shown in the following figure. After the conversion is complete, the Dout line will become active with the first output bit. Then the data transfer can begin as normal.


Figure 3. $\overline{\mathrm{CS}}$ High During Conversion


Figure 4. $\overline{C S}$ Low During Conversion

## APPLICATIONS INFORMATION

## Microprocessor Interfaces

The LTC1290 can interface directly (without external hardware) to most popular microprocessor (MPU) synchronous serial formats (see Table 2). If an MPU without a serial interface is used, then 4 of the MPU's parallel port lines can be programmed to form the serial link to the LTC1290. Included here are two serial interface examples and one example showing a parallel port programmed to form the serial interface.

Table 2. Microprocessors with Hardware Serial Interfaces Compatible with the LTC1290**

| PART NUMBER | TYPE OFINTERFACE |
| :---: | :---: |
| Motorola |  |
| MC6805S2, S3 | SPI |
| MC68HC11 | SPI |
| MC68HC05 | SPI |
| RCA |  |
| CDP68HC05 | SPI |
| Hitachi |  |
| HD6305 | SCI Synchronous |
| HD6301 | SCI Synchronous |
| HD63701 | SCI Synchronous |
| HD6303 | SCI Synchronous |
| HD64180 | SCI Synchronous |
| National Semiconductor |  |
| COP400 Family | MICROWIRE $\dagger$ |
| COP800 Family | MICROWIREPLUS $\dagger$ |
| NS8050U | MICROWIRE/PLUS |
| HPC16000 Family | MICROWIRE/PLUS |
| Texas Instruments |  |
| TMS7002 | Serial Port |
| TMS7042 | Serial Port |
| TMS70C02 | Serial Port |
| TMS70C42 | Serial Port |
| TMS32011* | Serial Port |
| TMS32020* | Serial Port |
| TMS370C050 | SPI |

*Requires external hardware
**Contact factory for interface information for processors not on this list $\dagger$ MICROWIRE and MICROWIRE/PLUS are trademarks of National Semiconductor Corp.

## Serial Port Microprocessors

Most synchronous serial formats contain a shift clock (SCLK) and two data lines, one for transmitting and one for
receiving. In most cases data bits are transmitted on the falling edge of the clock (SCLK) and captured on the rising edge. However, serial port formats vary among MPU manufacturers as to the smallest number of bits that can be sent in one group (e.g., 4-bit, 8 -bit or 16 -bit transfers). They also vary as to the order in which the bits are transmitted (LSB or MSB first). The following examples show how the LTC1290 accommodates these differences.

## National MICROWIRE (COP402)

The COP402 transfers data MSB first and in 4-bit increments (nibbles). This is easily accommodated by setting the LTC1290 to MSB first format and 12-bit word length. The data output word is then received by the COP402 in three 4-bit blocks.

Hardware and Software Interface to COP402 Processor


DOUT from LTC1290 stored in COP402 RAM

| Location \$13 | MSB $\ddagger$ | first 4 bits |
| :---: | :---: | :---: |
|  | B11 B10 B9 B8 |  |
| Location \$14 | B7 B6 B5 B4 | second 4 bits |
|  | LSB |  |
| Location \$15 | B3 B2 B1 B0 | third 4 bits |

$\ddagger$ B11 is MSB in unipolar or sign bit in bipolar

## APPLICATIONS InFORMATION

COP402 Code

| MNEMONIC |  |  | COMMENTS |
| :---: | :---: | :---: | :---: |
| LOOP | CLRA |  | MUST BE FIRST INSTRUCTION |
|  | LBI | 1,0 | $B R=1 B D=0$ INITIALIZE B REG. |
|  | STII | 8 | FIRST $\mathrm{D}_{\text {IN }}$ NIBBLE IN \$10 |
|  | STII | E | SECOND $\mathrm{D}_{\text {iN }}$ NIBBLE IN \$11 |
|  | STII | 0 | NULL DATA IN \$12, $\mathrm{B}=$ \$13 |
|  | LEI | C | SET EN TO (1100) BIN |
|  | SC |  | CARRY SET |
|  | LDD | 1,0 | LOAD FIRST $\mathrm{D}_{\text {IN }}$ NIBBLE IN ACC |
|  | OGI | 0 | GO(CS) CLEARED |
|  | XAS |  | ACC TO SHIFT REG. BEGIN SHIFT |
|  | LDD | 1,1 | LOAD NEXT D ${ }_{\text {IN }}$ NIBBLE IN ACC |
|  | NOP |  | TIMING |
|  | XAS |  | NEXT NIBBLE, SHIFT CONTINUES |
|  | XIS | 0 | FIRST NIBBLE DUUT $^{\text {TO }}$ \$13 |
|  | LDD | 1,2 | PUT NULL DATA IN ACC |
|  | XAS |  | SHIFT CONTINUES, Dout TO ACC |
|  | XIS | 0 | NEXT NIBBLE Dout TO \$14 |
|  | RC |  | CLEAR CARRY |
|  | CLRA |  | CLEAR ACC |
|  | XAS |  | THIRD NIBBLE $\mathrm{D}_{\text {OUT }}$ TO ACC |
|  | OGI | 1 | G0 (CS) SET |
|  | XIS | 0 | THIRD NIBBLE D ${ }_{\text {OUT }}$ TO \$15 |
|  | LBI | 1,3 | SET B REG. FOR NEXT LOOP |

## Motorola SPI (MC68HCO5C4)

The MC68HC05C4 transfers data MSB first and in 8-bit increments. Programming the LTC1290 for MSB first format and 16-bit word length allows the 12-bit data output to be received by the MPU as two 8 -bit bytes with the final 4 unused bits filled with zeroes by the LTC1290.

## Hardware and Software Interface to Motorola MC68HC05C4

 Processor

Dout from LTC1290 stored in MC68HC05C4 RAM

*B11 is MSB in unipolar or sign bit in bipolar
MC68HC05C4 Code

| MNEMONIC |  |  | COMMENTS |
| :---: | :---: | :---: | :---: |
| START | LDA | \#\$50 | CONFIGURATION DATA FOR SPCR |
|  | STA | \$0A | LOAD DATA INTO SPCR (\$0A) |
|  | LDA | \#\$FF | CONFIG. DATA FOR PORT C DDR |
|  | STA | \$06 | LOAD DATA INTO PORT C DDR |
|  | LDA | \# $\$ 0 \mathrm{~F}$ | LOAD LTC1290 $\mathrm{D}_{\text {IN }}$ DATA INTO ACC |
|  | STA | \$50 | LOAD LTC1290 ${ }_{\text {di }}$ DATA INTO \$50 |
|  | BCLR | 0,\$02 | COGOES LOW ( $\overline{\mathrm{CS}}$ GOES LOW) |
|  | LDA | \$50 | LOAD $\mathrm{I}_{\text {IN }}$ INTO ACC FROM $\$ 50$ |
|  | STA | \$0C | LOAD D ${ }_{\text {IN }}$ INTO SPI. START SCK |
|  | NOP |  | 8 NOPs FOR TIMING |
|  | LDA | \$0B | CHECK SPI STATUS REG |
|  | LDA | \$0C | LOAD LTC1290 MSBs INTO ACC |
|  | STA | \$61 | STORE MSBs IN \$61 |
|  | STA | \$0C | START NEXT SPI CYCLE |
|  | NOP |  | 6 NOPs FOR TIMING |
|  | BSET | 0,\$02 | CO GOES HIGH ( $\overline{C S}$ GOES HIGH) |
|  | LDA | \$0B | CHECK SPI STATUS REGISTER |
|  | LDA | \$0C | LOAD LTC1290 LSBs INTO ACC |
|  | STA | \$62 | STORE LSBs IN \$62 |

## Parallel Port Microprocessors

When interfacing the LTC1290 to an MPU which has a parallel port, the serial signals are created on the port with software. Three MPU port lines are programmed to create the $\overline{C S}$, SCLK and DIN signals for the LTC1290. A fourth port line reads the Dout line. An example is made of the Intel 8051/8052/80C252 family.

## applications information

Intel 8051
To interface to the 8051, the LTC1290 is programmed for MSB first format and 12 -bit word length. The 8051 generates $\overline{C S}$, SCLK and DiN $_{\mathbb{N}}$ on three port lines and reads Dout on the fourth.

Hardware and Software Interface to Intel 8051 Processor


Dout from LTC1290 stored in 8051 RAM
$\qquad$

LSB
R3
B3 B2 B1 B0 00000
*B11 is MSB in unipolar or sign bit in bipolar

8051 Code

| MNEMONIC |  |  | COMMENTS |
| :---: | :---: | :---: | :---: |
| CONT | MOV | P1, \#02H | BIT 1 PORT 1 SET AS INPUT |
|  | CLR | P1.3 | SCLK GOES LOW |
|  | SETB | P1.4 | $\overline{\text { CS GOES HIGH }}$ |
|  | MOV | A, \#OEH | $\mathrm{D}_{\mathbb{N}}$ WORD FOR LTC1290 |
|  | CLR | P1.4 | CSGOESLOW |
|  | MOV | R4, \#08H | LOAD COUNTER |
|  | NOP |  | DELAY FOR DEGLITCHER |
| LOOP | MOV | C, P1. 1 | READ DATA BIT INTO CARRY |
|  | RLC | A | ROTATE DATA BIT INTO ACC |
|  | MOV | P1.2, C | OUTPUT D ${ }_{\text {IN }}$ BIT TO LTC1290 |
|  | SETB | P1.3 | SCLK GOES HIGH |
|  | CLR | P1.3 | SCLK GOES LOW |
|  | DJNZ | R4, LOOP | NEXT BIT |
|  | MOV | R2, A | STORE MSBS IN R2 |
|  | MOV | C, P1. 1 | READ DATA BIT INTO CARRY |
|  | CLR | A | CLEAR ACC |
|  | RLC | A | ROTATE DATA BIT INTO ACC |
|  | SETB | P1.3 | SCLK GOES HIGH |
|  | CLR | P1.3 | SCLK GOES LOW |
|  | MOV | C, P1.1 | READ DATA BIT INTO CARRY |
|  | RLC | A | ROTATE DATA BIT INTO ACC |
|  | SETB | P1.3 | SCLK GOES HIGH |
|  | CLR | P1.3 | SCLK GOES LOW |
|  | MOV | C, P1. 1 | READ DATA BIT INTO CARRY |
|  | RLC | A | ROTATE DATA BIT INTO ACC |
|  | SETB | P1.3 | SCLK GOES HIGH |
|  | CLR | P1.3 | SCLK GOES LOW |
|  | MOV | C, P1. 1 | READ DATA BIT INTO CARRY |
|  | RRC | A | ROTATE RIGHT INTO ACC |
|  | RRC | A | ROTATE RIGHT INTO ACC |
|  | RRC | A | ROTATE RIGHT INTO ACC |
|  | RRC | A | ROTATE RIGHT INTO ACC |
|  | MOV | R3, A | STORE LSBs IN R3 |
|  | SETB | P1.3 | SCLK GOES HIGH |
|  | CLR | P1.3 | SCLK GOES LOW |
|  | SETB | P1.4 | CS GOES HIGH |
|  | MOV | R5, \#0BH | LOADCOUNTER |
| DELAY | DJNZ | R5, DELAY | GOTO DELAY IF NOT DONE |



Figure 5. Several LTC1290s Sharing One 3 Wire Serial Interface

## Sharing the Serial Interface

The LTC1290 can share the same 3 wire serial interface with other peripheral components or other LTC1290s (see Figure 5). In this case, the $\overline{C S}$ signals decide which LTC1290 is being addressed by the MPU.

## ANALOG CONSIDERATIONS

## 1. Grounding

The LTC1290 should be used with an analog ground plane and single point grounding techniques.

Pin 11 (AGND) should be tied directly to this ground plane.
Pin 10 (DGND) can also be tied directly to this ground plane because minimal digital noise is generated within the chip itself.

Pin $20\left(V_{C C}\right)$ should be bypassed to the ground plane with a $22 \mu \mathrm{~F}$ tantalum with leads as short as possible. Pin $12\left(\mathrm{~V}^{-}\right)$ should be bypassed with a $0.1 \mu \mathrm{~F}$ ceramic disk. For single supply applications, $\mathrm{V}^{-}$can be tied to the ground plane.

It is also recommended that pin 13 ( REF $^{-}$) and pin 9 (COM) be tied directly to the ground plane. All analog inputs should be referenced directly to the single point ground. Digital inputs and outputs should be shielded from and/or routed away from the reference and analog circuitry.

Figure 6 shows an example of an ideal ground plane design for a two sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.


Figure 6. Example Ground Plane for the LTC1290

## 2. Bypassing

For good performance, $\mathrm{V}_{c c}$ must be free of noise and ripple. Any changes in the V $\mathrm{V}_{\mathrm{Cc}}$ voltage with respect to analog ground during a conversion cycle can induce errors or noise in the output code. Vcc noise and ripple can be kept below 0.5 mV by bypassing the $\mathrm{V}_{\mathrm{CC}}$ pin directly to the analog ground plane with a $22 \mu \mathrm{~F}$ tantalum capacitor and leads as short as possible. The lead from the device to the $V_{C C}$

## APPLICATIONS IIFORMATION

supply should also be kept to a minimum and the $V_{c c}$ supply should have a low output impedance such as that obtained from a voltage regulator (e.g. LT323A). Figures 7 and 8 show the effects of good and poor $V_{C C}$ bypassing.


Figure 7. Poor Vcc Bypassing. Noise and Ripple Can Cause A/D Errors


Figure 8. Good Vcc Bypassing Keeps Noise and Ripple on $V_{C C}$ Below 1 mV

## 3. Analog Inputs

Because of the capacitive redistribution $\mathrm{A} / \mathrm{D}$ conversion techniques used, the analog inputs of the LTC1290 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. However, if large source resistances are used or if slow settling op amps drive the inputs, care must be taken to insure that the transients caused by the current spikes settle completely before the conversion begins.

## Source Resistance

The analog inputs of the LTC1290 look like a 100 pF capacitor $\left(\mathrm{C}_{\mathbb{N}}\right)$ is series with a $500 \Omega$ resistor ( $\mathrm{RoN}_{\mathrm{N}}$ ) as shown in Figure $9 . \mathrm{C}_{\mathbb{N}}$ gets switched between the selected " + " and "-" inputs once during each conversion cycle. Large external source resistors and capacitances will slow the set-
tling of the inputs. It is important that the overall RC time constants be short enough to allow the analog inputs to completely settle within the allowed time.
"+" Input Settling
This input capacitor is switched onto the " + " input during the sample phase (tSMPL, see Figure 10). The sample phase starts at the 4th SCLK cycle and lasts until the falling edge of the last SCLK (the 8th, 12th or 16th SCLK cycle depending on the selected word length). The voltage on the " + " input must settle completely within this sample time. Minimizing RSOURCE ${ }^{+}$and C 1 will improve the input settling time. If large " + " input source resistance must be used, the sample time can be increased by using a slower SCLK frequency or selecting a longer word length. With the minimum possible sample time of $2 \mu \mathrm{~s}$, RSOURCE $^{+}<1 \mathrm{k}$ and $\mathrm{C} 1<20 \mathrm{pF}$ will provide adequate settling.
"-"Input Settling
At the end of the sample phase the input capacitor switches to the " - " input and the conversion starts (see Figure 10). During the conversion, the " + " input voltage is effectively "held" by the sample and hold and will not affect the conversion result. However, it is critical that the " - " input voltage be free of noise and settle completely during the first four ACLK cycles of the conversion time. Minimizing RSOURCE ${ }^{-}$and C 2 will improve settling time. If large " - " input source resistance must be used, the time allowed for settling can be extended by using a slower ACLK frequency. At the maximum ACLK rate of 4 MHz , RSOURCE ${ }^{-}<250 \Omega$ and $\mathrm{C} 2<20 \mathrm{pF}$ will provide adequate settling.


Figure 9. Analog Input Equivalent Circuit

## applications information

## Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settle within the allowed time (see Figure 10). Again, the " + " and " - " input sampling times can be extended as described above to accommodate slower op amps. Most op amps including the LT1006 and LT1013 single supply op amps can be made to settle well even with the minimum settling windows of $2 \mu \mathrm{~s}$ ("+" input) and $1 \mu \mathrm{~S}$ ("-" input) which occur at the maximum clock rates ( $\mathrm{ACLK}=4 \mathrm{MHz}$ and $S C L K=2 \mathrm{MHz}$ ). Figures 11 and 12 show examples of adequate and poor op amp settling.

## RC Input Filtering

It is possible to filter the inputs with an RC network as shown in Figure 13. For large values of $C_{F}(e . g ., 1 \mu F)$, the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the $D C$ current is approximately $l_{D C}=100 \mathrm{pF} \times \mathrm{V}_{\mathbb{N}} I_{\mathrm{C}} \mathrm{CY}$ and is roughly proportional to $\mathrm{V}_{\mathrm{IN}}$. When running at the minimum cycle time of $20 \mu \mathrm{~S}$, the input current equals $25 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathbb{N}}=5 \mathrm{~V}$. In this case, a filter resistor of $5 \Omega$ will cause 0.1 LSB of full-scale error. If a larger filter resistor must be used, errors can be eliminated by increasing the cycle time as shown in the typical curve of Maximum Filter Resistor vs Cycle Time.


Figure 11. Adequate Settling of Op Amps Driving Analog Input


Figure 12. Poor Op Amp Settling Can Cause A/D Errors



Figure 10. " + " and " - " Input Settling Windows

## applications information

Input Leakage Current
Input leakage currents can also create errors if the source resistance gets too large. For instance, the maximum input leakage specification of $1 \mu \mathrm{~A}$ (at $125^{\circ} \mathrm{C}$ ) flowing through a source resistance of $1 \mathrm{k} \Omega$ will cause a voltage drop of 1 mV or 0.8 LSB . This error will be much reduced at lower temperatures because leakage drops rapidly (see typical curve of Input Channel Leakage Current vs Temperature).

## Noise Coupling into Inputs

High source resistance input signals ( $>500 \Omega$ ) are more sensitive to coupling from external sources. It is preferable to use channels near the center of the package (i.e., $\mathrm{CH} 2-\mathrm{CH} 7$ ) for signals which have the highest output resistance because they are essentially shielded by the pins on the package ends (DGND and CHO). Grounding any unused inputs (especially the end pin, CHO ) will also reduce outside coupling into high source resistances.

## 4. Sample and Hold

## Single Ended Inputs

The LTC1290 provides a built-in sample and hold (S\&H) function for all signals acquired in the single ended mode (COM pin grounded). This sample and hold allows the LTC1290 to convert rapidly varying signals (see typical curve of S\&H Acquisition Time vs Source Resistance). The input voltage is sampled during the tsMPL time as shown in Figure 10. The sampling interval begins after the fourth MUX address bit is shifted in and continues during the remainder of the data transfer. On the falling edge of the final SCLK, the S\&H goes into hold mode and the conversion begins. The voltage will be held on either the 8th, 12th or 16th falling edge of the SCLK depending on the word length selected.

## Differential Inputs

With differential inputs or when the COM pin is not tied to ground, the A/D no longer converts just a single voltage but rather the difference between two voltages. In these cases, the voltage on the selected " + " input is still sam-
pled and held and therefore may be rapidly time varying just as in single ended mode. However, the voltage on the selected "-" input must remain constant and be free of noise and ripple throughout the conversion time. Otherwise, the differencing operation may not be performed accurately. The conversion time is 52 ACLK cycles. Therefore, a change in the " - " input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the " - " input this error would be:

$$
V_{E R R O R(M A X)}=V_{P E A K} \times 2 \times \pi \times f\left({ }^{\prime \prime}-"\right) \times 52 / f_{A C L K}
$$

Where $f($ " -") is the frequency of the " -" input voltage, $V_{\text {PEAK }}$ is its peak amplitude and $f_{\text {ACLK }}$ is the frequency of the ACLK. In most cases VERROR will not be significant. For a 60 Hz signal on the " - " input to generate a $1 / 4 \mathrm{LSB}$ error $(300 \mu \mathrm{~V})$ with the converter running at $\mathrm{ACLK}=4 \mathrm{MHz}$, its peak value would have to be 61 mV .

## 5. Reference Inputs

The voltage between the reference inputs of the LTC1290 defines the voltage span of the A/D converter. The reference inputs will have transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 14). During each bit test of the conversion (every 4 ACLK cycles), a capacitive current spike will be generated on the reference pins by the A/D. These current spikes settle quickly and do not cause a problem. However, if slow settling circuitry is used to drive the reference inputs, care must be taken to insure that transients caused by these current spikes settle completely during each bit test of the conversion.


Figure 14. Reference Input Equivalent Circuit

## APPLICATIONS INFORMATION

When driving the reference inputs, two things should be kept in mind:

1. Transients on the reference inputs caused by the capacitive switching currents must settle completely during each bit test (each 4 ACLK cycles). Figures 15 and 16 show examples of both adequate and poor settling. Using a slower ACLK will allow more time for the reference to settle. However, even at the maximum ACLK rate of 4 MHz most references and op amps can be made to settle within the $1 \mu \mathrm{~s}$ bit time. For example the LT1027 will settle adequately or with a $10 \mu \mathrm{~F}$ bypass capacitor at REF ${ }^{+}$the LT1021 can also be used.
2. It is recommended that the REF- input be tied directly to the analog ground plane. If REF- is biased at a voltage other than ground, the voltage must not change during a conversion cycle. This voltage must also be free of noise and ripple with respect to analog ground.


HORIZONTAL: $1 \mu \mathrm{~s} /$ DIV
Figure 15. Adequate Reference Settling


Figure 16. Poor Reference Settling Can Cause A/D Errors

## 6. Reduced Reference Operation

The effective resolution of the LTC1290 can be increased by reducing the input span of the converter. The LTC1290 exhibits good linearity and gain over a wide range of reference voltages (see typical curves of Linearity and Gain Error vs Reference Voltage). However, care must be taken when operating at low values of $V_{\text {REF }}$ because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low $\mathrm{V}_{\text {REF }}$ values.

## 1. Offset

2. Noise

## Offset with Reduced VREF

The offset of the LTC1290 has a larger effect on the output code when the $A / D$ is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of V os. For example, a $V_{0 S}$ of 0.1 mV which is 0.1 LSB with a 5 V reference becomes 0.4 LSB with a 1.25 V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the " - "input to the LTC1290.

## Noise with Reduced V REF

The total input referred noise of the LTC1290 can be reduced to approximately $200 \mu \mathrm{~V}$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5 V reference but will become a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Noise Error vs Reference Voltage shows the LSB contribution of this $200 \mu \mathrm{~V}$ of noise.

For operation with a 5 V reference, the $200 \mu \mathrm{~V}$ noise is only 0.16 LSB peak-to-peak. In this case, the LTC1290 noise will contribute virtually no uncertainty to the output code. However, for reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter

## APPLICATIONS INFORMATION

in the output code. For example, with a 1.25 V reference, this same $200 \mu \mathrm{~V}$ noise is 0.64 LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.64LSB. In this case averaging readings may be necessary.

This noise data was taken in a very clean setup. Any setup induced noise (noise or ripple on $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {REF }}, \mathrm{V}_{\text {IN }}$ or $\mathrm{V}^{-}$) will add to the internal noise. The lower the reference voltage to be used, the more critical it becomes to have a clean, noise-free setup.

## 7. LTC1290 AC Characteristics

Two commonly used figures of merit for specifying the dynamic performance of the A/D's in digital signal processing applications are the Signal-to-Noise Ratio (SNR) and the "effective number of bits (ENOB)." SNR is defined as the ratio of the RMS magnitude of the funda-


Figure 17A. LTC1290 FFT Plot


Figure 18. LTC1290 ENOB vs Input Frequency
mental to the RMS magnitude of all the nonfundamental signals up to the Nyquist frequency (half the sampling frequency). The theoretical maximum SNR for a sine wave input is given by

$$
S N R=(6.02 \mathrm{~N}+1.76 \mathrm{~dB})
$$

where N is the number of bits. Thus the SNR is a function of the resolution of the A/D. For an ideal 12-bit A/D the SNR is equal to 74 dB . A Fast Fourier Transform (FFT) plot of the output spectrum of the LTC1290 is shown in Figures 17A and 17B. The input (FiN) frequencies are 1 kHz and 25 kHz with the sampling frequency ( $\mathrm{FSS}_{\text {}}$ ) at 50.6 kHz . The SNR obtained from the plot are 73.25 dB and 72.54 dB .

Rewriting the SNR expression it is possible to obtain the equivalent resolution based on the SNR measurement.

$$
N=(S N R-1.76 d B) / 6.02
$$



Figure 17B. LTC1290 FFT Plot


Figure 19. LTC1290 FFT Plot

## APPLICATIONS INFORMATION

This is the so-called effective number of bits (ENOB). For the example shown in Figures 17A and 17B, $\mathrm{N}=11.9$ bits and 11.8 bits, respectively. Figure 18 shows a plot of ENOB as a function of input frequency. The curve shows the A/D's ENOB remain in the range of 11.9 to 11.8 for input frequencies up to $\mathrm{Fg}_{\mathrm{g}} / 2$.

Figure 19 shows an FFT plot of the output spectrum for two tones applied to the input of the A/D. Non-linearities in the $A / D$ will cause distortion products at the sum and difference frequencies of the fundamentals and products of the fundamentals. This is classically referred to as intermodulation distortion (IMD).

## 8. Overvoltage Protection

Applying signals to the analog MUX that exceed the positive or negative supply of the device will degrade the accuracy of the A/D and possibly damage the device. For example this condition would occur if a signal is applied to the analog MUX before power is applied to the LTC1290. Another example, is the input source is operating from different supplies of larger value than the LTC1290. These conditions should be prevented either with proper supply sequencing or by use of external circuitry to clamp or current limit the input source. As shown in Figure 20, a $1 \mathrm{k} \Omega$ resistor is enough to stand off $\pm 15 \mathrm{~V}$ ( 15 mA for one only channel). If more than one channel exceeds the supplies than the following guidelines can be used. Limit the current to 7 mA per channel and 28 mA for all channels. This means four channels can handle 7 mA of input current each. Reducing the ACLK and SCLK frequencies from the maximum of 4 MHz and 2 MHz , respectively (See Typical Performance Characteristics Curves Maximum ACLK Frequency vs Source Resistance and Sample and Hold Acquisition Time vs Source Resistance.) allows the use of larger current limiting resistors. Use 1N4148 diode clamps from the MUX inputs to $V_{\text {CC }}$ and $V^{-}$if the value of the series resistor will not allow the maximum clock speeds to be used or if an unknown source is used to drive the LTC1290 MUX inputs.
How the various power supplies to the LTC1290 are applied can also lead to overvoltage conditions. For single supply operation (i.e. unipolar mode), if $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{REF}^{+}$are
not tied together, then $\mathrm{V}_{\mathrm{CC}}$ should be turned on first, then REF ${ }^{+}$. If this sequence cannot be met connecting a diode from REF $^{+}$to $\mathrm{V}_{\text {CC }}$ is recommended (see Figure 21).

For dual supplies (bipolar mode) placing two Schottky diodes from $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}^{-}$to ground (Figure 23) will prevent power supply reversal from occuring when an input source is applied to the analog MUX before power is applied to the device. Power supply reversal occurs, for example, if the input is pulled below $\mathrm{V}^{-}$then $\mathrm{V}_{\text {CC }}$ will pull a diode drop below ground which could cause the device not to power up properly. Likewise, if the input is pulled above $\mathrm{V}_{\mathrm{CC}}$ then $\mathrm{V}^{-}$will be pulled a diode drop above ground. If no inputs are present on the MUX, the Schottky diodes are not required if $\mathrm{V}^{-}$is applied first, then $\mathrm{V}_{\mathrm{CC}}$.

Because a unique input protection structure is used on the digital input pins, the signal levels on these pins can exceed the device $V_{C C}$ without damaging the device.


Figure 20. Overvoltage Protection for MUX


Figure 21.


Figure 22. Power Supply Reversal

## LTC1290

## TYPICAL APPLICATIONS

## A "Quick Look" Circuit for the LTC1290

Users can get a quick look at the function and timing of the LTC1290 by using the following simple circuit. REF ${ }^{+}$ and $\mathrm{DIN}_{\mathrm{N}}$ are tied to $\mathrm{V}_{\mathrm{CC}}$ selecting a 5 V input span, CH 7 as a single ended input, unipolar mode, MSB first format and 16-bit word length. ACLK and SCLK are tied together and
driven by an external clock. $\overline{C S}$ is driven at $1 / 128$ the clock rate by the CD4520 and DOUT outputs the data. All other pins are tied to a ground plane. The output data from the Dout pin can be viewed on an oscilloscope which is set up to trigger on the falling edge of $\overline{C S}$.

A "Quick Look" Circuit for the LTC1290


Scope Trace of LTC1290 "Quick Look" Circuit
Showing A/D Output of 010101010101 ( 555 HEX )


## TYPICAL APPLICATIONS

## SNEAK-A-BITTM

The LTC1290's unique ability to software select the polarity of the differential inputs and the output word length is used to achieve one more bit of resolution. Using the circuit below with two conversions and some software, a 2's complement 12 -bit + sign word is returned to memory inside the MPU. The MC68HC05C4 was chosen as an example; however, any processor could be used.

Two 12-bit unipolar conversions are performed: the first over a OV to 5 V span and the second over a OV to -5 V span (by reversing the polarity of the inputs). The sign of the input is determined by which of the two spans contained it. Then the resulting number (ranging from - 4095 to +4095 decimal) is converted to 2 's complement notation and stored in RAM.

SNEAK-A-BIT Circuit


SNEAK-A-BIT


2ND CONVERSION


## TYPICAL APPLICATIONS

SNEAK-A-BIT Code
Dout from LTC1290 in MC68HC05C4 RAM

| Location \$77 | Sign |
| :---: | :---: |
|  | B12 B11 B10 B9 B8 B7 B6 B5 |
|  | LSB |
| Location \$87 | B4 B3 B2 B1 B0 filled with Os |

DIN words for LTC1290


## Din 2

| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Din 3

| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Sneak-A-Bit Code for the LTC1290 Using the MC68HCO5C4

| MNEMONIC |  | DESCRIPTION |
| :---: | :---: | :---: |
| LDA | \#\$50 | Configuration data for SPCR |
| STA | \$0A | Load configuration data into \$0A |
| LDA | \#\$FF | Configuration data for port C DDR |
| STA | \$06 | Load configuration data into port C DDR |
| BSET | 0, \$02 | Make sure CS is high |
| JSR | READ - $1+$ | Dummy read configures LTC1290 for next read |
| JSR | READ $+1-$ | Read CH 6 with respect to CH 7 |
| JSR | READ - $1+$ | Read CH 7 with respect to CH 6 |
| JSR | CHK SIGN | Determines which reading has valid data, converts to 2's complement and stores in RAM |

Sneak-A-Bit Code for the LTC1290 Using the MC68HC05C4

| MNEMONIC |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| READ -1+:L | LDA | \#S3F | Load D ${ }_{\text {W }}$ Word for LTC1290 into ACC |
|  | JSR | TRANSFER | Read LTC1290 routine |
|  | LDA | \$60 | Load MSBs from LTC1290 into ACC |
|  | STA | \$71 | Store MSBs in 871 |
|  | LDA | \$61 | Load LSBs from LTC1290 into ACC |
|  | $\begin{aligned} & \text { STA } \\ & \text { RTS } \end{aligned}$ | \$72 | Store LSBs in $\$ 72$ Return |
| READ +/-: | LDA | \#S7F | Load $\mathrm{D}_{1 /}$ Word for LTC1290 into ACC |
|  | JSR | TRANSFER | Read LTC1290 routine |
|  | LDA | $\$ 60$ | Load MSBs from LTC1290 into ACC |
|  | STA | \$73 | Store MSBs in $\$ 73$ |
|  | LDA | \$61 | Load LSBs from LTC1290 into ACC |
|  | STA | \$74 | Store LSBs in \$ 74 |
|  | RTS |  | Return |
| TRANSFER: | BCLR | 0, \$02 | CS goes low |
|  | STA | \$0C | Load DIN into SPI. Start transfer |
| LOOP 1: | TST | \$0B | Test status of SPIF |
|  | BPL | LOOP 1 | Loop to previous instruction if not done |
|  | LDA | \$0C | Load contents of SPI data reg into ACC |
|  | STA | \$0C | Start next cycle |
|  | STA | \$60 | Store MSBs in $\$ 660$ |
| LOOP 2: | TST | \$0B | Test status of SPIF |
|  | BPL | LOOP 2 | Loop to previous instruction if not done |
|  | BSET | 0, \$02 | CS goes high |
|  | LDA | \$0C | Load contents of SPI data reg into ACC |
|  | STA | \$61 | Store LSBs in \$61 |
| CHK SIGN: | LDA | \$73 | Load MSBs of +/-read into ACC |
|  | ORA | \$74 | Or ACC (MSBs) with LSBs of $+1-$ read |
|  | BEQ | MINUS | If result is 0 goto minus |
|  | CLC |  | Clear carry |
|  | ROR | \$73 | Rotate right \$73 through carry |
|  | ROR | \$74 | Rotate right 874 through carry |
|  |  | \$73 | Load MSBs of +1-read into ACC |
|  |  | $\$ 77$ | Store MSBs in RAM location \$77 |
|  |  | \$74 | Load LSBs of +/-read into ACC |
|  | STA | \$87 | Store LSBs in RAM location \$87 |
|  | BRA | END | Goto end of routine |
| MINUS: | CLC |  | Clear carry |
|  |  | \$71 | Shift MSBs of -1+ read right |
|  |  | \$72 | Shift LSBs of -1+ read right |
|  | COM | \$71 | 1's complement of MSBs |
|  |  | \$72 | 1 's complement of LSBs |
|  | LDA | \$72 | Load LSBs into ACC |
|  |  | \#\$01 | Add 1 to LSBs |
|  |  | $\$ 72$ | Store ACC in \$72 |
|  | CLRA |  | Clear ACC |
|  |  | \$71 | Add with carry to MSBs. Result in ACC |
|  | STA | \$71 | Store ACC in \$ 81 |
|  |  | \$77 | Store MSBS in RAM location \$77 |
|  |  | \$72 | Load LSBs in ACC |
|  | STA | \$87 | Store LSBs in RAM location \$87 |
| END: | RTS |  | Return |

## TYPICAL APPLICATIONS

## Power Shutdown

For battery powered applications it is desirable to keep power dissipation at a minimum. The LTC1290 can be powered down when not in use reducing the supply current from a nominal value of 5 mA to typically $5 \mu \mathrm{~A}$ (with ACLK turned off). See the curve for Supply Current (Power Shutdown) vs ACLK if ACLK cannot be turned off when the LTC1290 is powered down. In this case the supply current is proportional to the ACLK frequency and is independent of temperature until it reaches the magnitude of the supply current attained with ACLK turned off.
As an example of how to use this feature let's add this to the previous application, SNEAK-A-BIT. After the CHK SIGN subroutine call insert the following:

JSR CHK SIGN Determines which reading has valid data, converts to 2's complement and stores in RAM

## JSR SHUTDOWN LTC1290 power shutdown routine

The actual subroutine is:
SHUTDOWN: LDA \#\$3D Load DIN word for LTC1290 into ACC
JSR TRANSFER Read LTC1290 routine RTS Return

To place the device in power shutdown the word length bits are set to $W L 1=0$ and $W L 0=1$. The LTC1290 is powered up on the next request for a conversion and it's ready to digitize an input signal immediately.

## Power Shutdown Timing Considerations

After power shutdown has been requested, the LTC1290 is powered up on the next request for a conversion. This request can be initiated either by bring $\overline{\mathrm{CS}}$ low or by starting the next cycle of SCLKs if CS is kept low (see Figures 3 and 4). When the SCLK frequency is much slower than the ACLK frequency a situation can arise where the LTC1290 could power down and then prematurely power back up. Power shutdown begins at the negative going edge of the 10th SCLK once it has been requested. A dummy conversion is executed and the LTC1290 waits for the next request for conversion. If the SCLKs have not finished once the LTC1290 has finished its dummy conversion it will recognize the next remaining SCLKs as a request to start a conversion and power up the LTC1290 (see Figure 23). To prevent this bring either $\overline{\text { CS }}$ high at the 10th SCLK (Figure 24) or clock out only 10 SCLKs (Figure 25) when power shutdown is requested.


Figure 23. Power Shutdown Timing Problem


Figure 24. Power Shutdown Timing


Figure 25. Power Shutdown Timing

## feATURES

- Built-In Sample and Hold
- Single Supply 5V Operation
- Direct 3-Wire Interface to Most MPU Serial Ports and All MPU Parallel Ports
- 60 kHz Maximum Throughput Rate
- Analog Inputs Common Mode to Supply Rails


## KEY SPECIFICATIONS

■ Resolution ................................................... 12 Bits

- Fast Conversion Time .............. $12 \mu \mathrm{~s}$ Max Over Temp
- Low Supply Current 6.0 mA


## DESCRIPTIOn

The LTC1292 is a 12-bit data acquisition system that contains a 12-bit, switched capacitor successive approximation $A / D$, a differential input, sample and hold on the (+) input, and serial I/O. All these features are packaged in an 8 -pin DIP. The LTC1292 is capable of digitizing signals at a 60 kHz rate and with the device's excellent AC characteristics, it can be used for DSP applications. The serial I/O is designed to communicate without external hardware to most MPU serial ports and all MPU parallel I/O ports allowing data to be transmitted over three wires. Given the accuracy, ease of use and small package size these devices are well suited for digitizing analog signals in remote applications where minimum number of interconnects and power consumption are important.

## TYPICAL APPLICATION

12-Bit Differential Input Data Acquisition System

*FOR OVERVOLTAGE PROTECTION LIMIT THE INPUT CURRENT TO 15mA PER PIN OR CLAMP THE INPUTS TO V $V_{G G}$ AND GND WITH 1 N4148 DIODES. CONVERSION RESULTS ARE NOT VALID WHEN THE SELECTED CHANNEL OR THE OTHER CHANNEL IS OVERVOLTAGED ( $\left.V_{I N}<G N D O R V_{I N}>V_{C C}\right)$. SEE SECTION ON OVERVOLTAGE PROTECTION IN THE APPLICATIONS INFORMATION.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) to GND or $\mathrm{V}^{-}$........................ 12 V Voltage

Analog and Reference Inputs -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Digital Inputs ... ......... -0.3 V to 12 V
Digital Outputs .......................... -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Power Dissipation .500 mW
Operating Temperature Range
LTC1292BC, LTC1292CC,
LTC1292DC $\qquad$
$\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC1292BI, LTC1292CI,
LTC1292DI $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
LTC1292BM, LTC1292CM, LTC1292DM
$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec.) ................ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC1292BMJ8 |
|  | LTC1292CMJ8 |
|  | LTC1292DMJ8 |
|  | LTC1292BIJ8 |
|  | LTC1292CIJ8 |
|  | LTC1292DIJ8 |
| J8 PaCKAGE 8-LEAD CERAMIC DIP | LTC1292BIN8 |
|  | LTC1292CIN8 |
| N8 PACKAGE <br> 8-LEAD PLASTIC DIP | LTC1292DIN8 |
|  | LTC1292BCJ8 |
|  | LTC1292CCJ8 |
|  | LTC1292DCJ8 |
|  | LTC1292BCN8 |
|  | LTC1292CCN8 |
|  | LTC1292DCN8 |

## CONVERTGR AND MULTIPLEXGR CHARACTERISTICS (Note 3)

| PARAMETER | CONDITIONS |  | LTC1292B | LTC1292C | LTC1292D |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN TYP MAX | MIN TYP MAX | MIN | TYP MAX |  |
| Offset Error | (Note 4) | $\bullet$ | $\pm 3.0$ | $\pm 3.0$ |  | $\pm 3.0$ | LSB |
| Linearity Error (INL) | (Note 4 \& 5) | $\bullet$ | $\pm 0.5$ | $\pm 0.5$ |  | $\pm 0.75$ | LSB |
| Gain Error | (Note 4) | $\bullet$ | $\pm 0.5$ | $\pm 1.0$ |  | $\pm 4.0$ | LSB |
| Minimum Resolution for which № Missing Codes are Guaranteed |  |  | 12 | 12 |  | 12 | Bits |
| Analog and REF Input Range | (Note 7) | $\bullet$ | $\left(\mathrm{V}^{-}\right)-0.05 \mathrm{~V}$ to $\mathrm{VCC}+0.05 \mathrm{~V}$ |  |  |  | V |
| On Channel Leakage Current (Note 8) | On Channel $=5 \mathrm{~V}$ <br> Off Channel $=0 \mathrm{~V}$ | $\bullet$ | $\pm 1$ | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { On Channel }=0 \mathrm{~V} \\ & \text { Off Channel }=5 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\pm 1$ | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Off Channel Lekage Current (Note 8) | $\begin{aligned} & \text { On Channel }=5 \mathrm{~V} \\ & \text { Off Channel }=0 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\pm 1$ | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { On Channel }=0 \mathrm{~V} \\ & \text { Off Channel }=5 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\pm 1$ | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |

## AC CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS$\mathrm{V}_{\text {cc }}=5 \mathrm{~V}$ (Note 6) | LTC1292B/LTC1292C/LTC1292DMIN TYP MAX |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fCLK | Clock Frequency |  | 0.1 |  | 1.0 |  |
| tsMPL | Analog Input Sample Time | See Operating Sequence |  | 1.5 |  | $\begin{array}{r} \text { CLK } \\ \text { Cycles } \end{array}$ |
| tconv | Conversion Time | See Operating Sequence |  | 12 |  | $\begin{aligned} & \text { CLK } \\ & \text { Cycles } \end{aligned}$ |

AC CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1292B/LTC1292C/LTC1292DMIN TYP MAX |  | UNITS Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcyc | Total Cycle Time | See Operating Sequence (Note 6) |  | $\begin{aligned} & \hline 14 \mathrm{CLK} \\ & 2.5 \mu \mathrm{~S} \end{aligned}$ |  |  |
| $\mathrm{t}_{\mathrm{d} D}$ | Delay Time, CLK $\downarrow$ to Dout Data Valid | See Test Circuits | $\bullet$ | 160 | 300 | ns |
| tdis | Delay Time, $\overline{\mathrm{CS}} \uparrow$ to Dout Hi-Z | See Test Circuits | $\bullet$ | 80 | 150 | ns |
| ten | Delay Time, CLK $\downarrow$ to Dout Enabled | See Test Circuits | $\bullet$ | 80 | 200 | ns |
| thDo | Time Output Data Remains Valid after CLK $\downarrow$ |  |  | 130 |  | ns |
| $\mathrm{tf}^{\text {f }}$ | Dout Fall Time | See Test Circuits | $\bullet$ | 65 | 130 | ns |
| tr | Dout Rise Time | See Test Circuits | $\bullet$ | 25 | 50 | ns |
| twHCLK | CLK High Time | VCC $=5 \mathrm{~V}$ (Note 6) |  | 300 |  | ns |
| twLCLK | CLK Low Time | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 400 |  | ns |
| $\mathrm{t}_{\text {sucs }}$ | Set-up Time, $\overline{C S} \downarrow$ before CLK $\uparrow$ | $\mathrm{V}_{\text {cc }}=5 \mathrm{~V}$ (Note 6) |  | 50 |  | ns |
| twhc̄s | $\overline{\text { CS }}$ High Time between Data Transfer Cycles | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 2.5 |  | $\mu \mathrm{S}$ |
| twLCS | $\overline{\text { CS }}$ Low Time During Data Transfer | VCC $=5 \mathrm{~V}$ (Note 6) |  | 14 |  | $\begin{array}{r} \text { CLK } \\ \text { Cycles } \end{array}$ |
| $\overline{\mathrm{CIN}}$ | Input Capacitance | Analog Inputs On Channel Analog Inputs Off Channel Digital Inputs |  | $\begin{gathered} \hline 100 \\ 5 \\ 5 \end{gathered}$ |  | pF pF pF |

## DIGITAL AnD DC ELECTRICAL CHARACTERISTICS (Not 3)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1292B/LTC1292C/LTC1292D |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voitage | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | $\bullet$ | 2.0 |  |  | V |
| VIL | Low Level Input Voltage | $\mathrm{V}_{\text {cc }}=4.75 \mathrm{~V}$ | $\bullet$ |  |  | 0.8 | V |
| IH | High Level Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ | $\bullet$ |  |  | 2.5 | $\mu \mathrm{A}$ |
| ILI | Low Level Input Current | V IN $=0 \mathrm{~V}$ | $\bullet$ |  |  | -2.5 | $\mu \mathrm{A}$ |
| VOH | High Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{0}=-10 \mu \mathrm{~A} \\ & \mathrm{I}_{0}=360 \mu \mathrm{~A} \end{aligned}$ | $\bullet$ | 2.4 | $\begin{aligned} & 4.7 \\ & 4.0 \\ & \hline \end{aligned}$ |  | V |
| VoL | Low Level Output Voltage | $V_{C C}=4.75 \mathrm{~V}, I_{0}=1.6 \mathrm{~mA}$ | $\bullet$ |  |  | 0.4 | V |
| loz | High Z Output Leakage | $\begin{aligned} & \text { Vout }=\text { VCC, } \overline{\mathrm{CS}} \text { High } \\ & \text { VOUT }=0 \mathrm{OV}, \overline{\mathrm{CS}} \text { High } \end{aligned}$ | $\bullet$ |  |  | $\begin{gathered} \hline 3 \\ -3 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| ISOURCE | Output Source Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | -20 |  | mA |
| IsINK | Output Sink Current | $V_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |  |  | 20 |  | mA |
| ICC | Positive Supply Current | $\overline{\text { CS High }}$ | $\bullet$ |  | 6.0 | 12 | mA |
| $\underline{\text { IREF }}$ | Reference Current | $\overline{\text { CS High }}$ | $\bullet$ |  | 10 | 50 | $\mu \mathrm{A}$ |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: All voltage values are with respect to ground (unless otherwise noted).
Note 3: $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=5 \mathrm{~V}, \mathrm{CLK}=1.0 \mathrm{MHz}$ unless otherwise specified. The denotes specifications which apply over the operating temperature range; all other limits and typicals $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: One LSB is equal to Vref divided by 4096. For example, when $V_{\text {REF }}=5 \mathrm{~V}, 1 \mathrm{LSB}=5 \mathrm{~V} / 4096=1.22 \mathrm{mV}$.
Note 5: Linearity error is specified between the actual and points of the $A / D$ transfer curve. The deviation is measured from the center of the quantization band.

Note 7: Two on-chip diodes are tied to each reference and analog input which will conduct for reference or analog input voltages one diode drop below GND or one diode drop above Vcc. Be careful during testing at low Vcc levels ( 4.5 V ), as high level reference or analog inputs ( 5 V ) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for inputs near full scale. This spec allows 50 mV forward bias of either diode. This means that as long as the reference or analog input does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range will therefore require a minimum supply voltage of 4.950 V over initial tolerance, temperature variations and loading.
Note 8: Channel leakage current is measured after the channel selection.

Note 6: Recommended operating conditions.

## TYPICAL PERFORMANCE CHARACTERISTICS

 FREQUENCY AT WHICH A 0.1LSB SHIFT IN ANY CODE TRANSITION FROM ITS 1 MHz VALUE IS FIRST DETECTED.

## TYPICAL PERFORMANCE CHRRACTERISTICS



* MAXIMUM CLK FREQUENCY REPRESENTS THE CLK FREQUENCY AT WHICH A 0.1LSB SHIFT IN THE ERROR AT ANY CODE TRANSITION FROM ITS 1MHz VALUE IS FIRST DETECTED.
**MAXIMUM RFILTER REPRESENTS THE FILTER RESISTOR VALUE AT WHICH A 0.1LSB CHANGE IN FULLL SCALE ERROR FROM ITS VALUE AT RFILTER $=0 \Omega$ IS FIRST DETECTED.


## PIn functions

| $\#$ | PIN | FUNCTION | DESCRIPTION |
| :--- | :--- | :--- | :--- |
| 1 | $\overline{C S}$ | Chip Select Input | A logic low on this input enables the LTC1292. |
| 2,3 | +IN, -IN | Analog Inputs | These inputs must be free of noise with respect to GND. |
| 4 | GND | Analog Ground | GND should be tied directly to an analog ground plane. |
| 5 | V $_{\text {REF }}$ | Reference Input | The reference input defines the span of the A/D converter and must be kept free of noise with respect to GND. |
| 6 | DOUT | Digital Data Output | The A/D conversion result is shifted out of this output. |
| 7 | CLK | Shift Clock | This clock synchronizes the serial data transfer. |
| 8 | VCC | Positive Supply | This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane. |

## BLOCK DIAGRAM



## TEST CIRCUITS

On and Off Channel Leakage Current


Load Circuit for $\mathrm{t}_{\text {dis }}$ and $\mathrm{t}_{\text {en }}$


Load Circuit for $\mathrm{t}_{\mathrm{dDO}}, \mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{t}}$


Voltage Waveforms for $\mathrm{D}_{\text {Out }}$ Delay Time, $\mathrm{t}_{\mathrm{dDO}}$


Voltage Waveforms for $D_{\text {OUT }}$ Rise and Fall Times, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$


Voltage Waveforms for $\mathrm{t}_{\text {dis }}$


## TEST CIRCUITS

Voltage Waveforms for $\mathrm{t}_{\mathrm{en}}$


## APPLICATIONS INFORMATION

The LTC1292 is a data acquisition component which contains the following functional blocks:

1. 12-bit succesive approximation capacitive $A / D$ converter
2. Analog multiplexer (MUX)
3. Sample and hold (S/H)
4. Synchronous, half duplex serial interface
5. Control and timing logic

## DIGITAL CONSIDERATIONS

## Serial Interface

The LTC1292 communicates with microprocessors and other external circuitry via a synchronous, half duplex, three wire serial interface (see Operating Sequence). The clock (CLK) synchronizes the data transfer with each bit being transmitted on the falling CLK edge. The LTC1292 does not require a configuration input word and has no $D_{\text {IN }}$ pin. It is permanently configured to have a single differential input and to operate in unipolar mode. A falling $\overline{C S}$ initiates data transfer. The first CLK pulse enables $D_{0 u t}$. After one null bit, the A/D conversion result is output on the $D_{\text {OUT }}$ line with a MSB first sequence followed by a LSB first sequence. With the half duplex serial interface the DOUT data is from the current conversion. This provides easy interface to MSB or LSB first serial ports. Bringing CS high resets the LTC1292 for the next data exchange.

Table 1. Microprocessor with Hardware Serial Interfaces Compatible with the LTC1292**

| PART NUMBER |  |
| :--- | :--- |
| Motorola | TYPE OF INTERFACE |
| MC6805S2, S3 | SPI |
| MC68HC11 | SPI |
| MC68HC05 | SPI |
| RCA |  |
| CDP68HC05 | SPI |
| Hitachi |  |
| HD6305 | SCI Synchronous |
| HD6301 | SCI Synchronous |
| HD63701 | SCI Synchronous |
| HD6303 | SCI Synchronous |
| HD64180 | SCI Synchronous |
| National Semiconductor |  |
| COP400 Family | MICROWIRE |
| COP800 Family | MCROWIRE/PLUSt |
| NS8050U | MICROWIRE/PLUS |
| HPC16000 Family | MICROWIRE/PLUS |
| Texas Instruments |  |
| TMS7002 |  |
| TMS7042 | Serial Port |
| TMS70C02 | Serial Port |
| TMS70C42 | Serial Port |
| TMS32011* | Serial Port |
| TMS32020* | Serial Port |
| TMS370C050 | Serial Port |

* Requires external hardware
** Contact factory for interface information for processors not on this list
$\dagger$ MICROWIRE and MICROWIRE/PLUS are trademarks of National Semiconductor Corp.


## APPLICATIONS INFORMATION



## Microprocessor Interfaces

The LTC1292 can interface directly (without external hardware) to most popular microprocessors(MPU) synchronous serial formats (see Table 1). If an MPU without a dedicated serial port is used, then three of the MPU's parallel port lines can be programmed to form the serial link to the LTC1292. Included here are one serial interface example and one example showing a parallel port programmed to form the serial interface.

## Motorola SPI (MC68HC11)

The MC68HC11 has been chosen as an example of an MPU with a dedicated serial port. This MPU transfers data MSB first and in 8 -bit increments. A dummy $\mathrm{D}_{\text {IN }}$ word sent to the data registerstarts the SPI process. With two 8-bittransfers, the A/D result is read into the MPU. The first 8-bit transfer clocks B11 through B8 of the A/D conversion result into the processor. The second 8 -bit transfer clocks the remaining bits B 7 through BO into the MPU. The data is


Figure 1a. Data Exchange Between LTC1292 and MC68HC11


Figure 1b. Hardware and Software Interface to Motorola MC68HC11 Microcontroller

## APPLICATIONS INFORMATION

MC68HC11 CODE

| LABEL | MNEMONIC | OPERAND | COMMENTS | LABEL | MNEMONIC | OPERAND | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L00P | LDAA | \#\$50 | CONFIGURATION DATA FOR SPCR |  | STAB | \$08, X | DO GOES LOW ('్̄S GOES LOW) |
|  | STAA | \$1028 | LOAD DATA INTO SPCR (\$1028) |  | NOP |  | 6 NOPS FOR TIMING |
|  | LDAA | \#\$1B | CONFIG. DATA FOR PORT D DDR |  | NOP |  | 6 NOPS FOR TMING |
|  | STAA | \$1009 | LOAD DATA INTO PORT D DDR |  | LDAA | \$1029 | CHECK SPI STATUS REG |
|  | LDAA | \#\$00 | LOAD DUMMY DIN WORD INTO |  | LDAA | \$102A | LOAD LTC1292 MSBS INTO ACC A |
|  |  |  | ACC A |  | STAA | \$61 | STORE MSBs IN \$61 |
|  | STAA | \$50 | LOAD DUMMY DIN DATA INTO \$50 |  | STAA | \$102A | LOAD DUMMY DIN INTO SPI, |
|  | LDX | \#\$1000 | LOAD INDEX REGISTER X WITH $\$ 1000$ |  |  |  | START SCK |
|  | LDAB | \#\$00 | LOAD ACC B WITH \$00 |  | NOPS |  | 6 NOPS FOR TIMING |
|  | LDAA | \$50 | LOAD DUMMY DIN INTO ACC A |  | BSET | \$08, X, \$01 | DO GOES HIGH ( $\overline{C S}$ GOES HIGH) |
|  |  |  | FROM \$50 |  | LDAA | \$1029 | CHECK SPI STATUS REGISTER |
|  | STAA | \$102A | LOAD DUMMY DIN INTO SPI, START SCK |  | LDAA | \$102A | LOAD LTC1292 LSBs IN ACC |
|  | NOP |  | DELAY $\overline{C S}$ FALL TIME TO RIGHT |  | STAA | \$62 | STORE LSBs IN \$62 |
|  |  |  | JUSTIFY DATA |  | JMP | LOOP | START NEXT CONVERSION |

right justified in the two memory locations. This was made possible by delaying the falling edge of $\overline{C S}$ till after the second CLK. ANDing the first byte with OD HEX clears the four most significant bits. This operation was not included in the code. It can be inserted in the data gathering loop or outside the loop when the data is processed.

Interfacing to the Parallel Port of the Intel 8051 Family
The Intel 8051 has been chosen to show the interface
between the LTC1292 and parallel port microprocessors. The signals $\overline{C S}$ and CLK are generated on two port lines and the $\mathrm{D}_{\text {OUT }}$ signal is read on a third port line. After a falling CLK edge each data bit is loaded into the carry bit and then rotated into the accumulator. Once the first 8 MSBs have been shifted into the accumulator they are loaded into register R2. The last four bits are shifted in the same way and loaded into register R3. The output data is left justified in registers R2 and R3.


Figure 2. Hardware and Software Interface to Intel 8051 Processor

APPLICATIONS INFORMATION
8051 CODE

| LABEL | MNEMONIC | OPERAND | COMMENTS | LABEL | MNEMONIC | OPERAND | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONT | MOV | P1,\#02h | BIT 1 PORT 1 SET AS INPUT |  | SETB | P1.3 | CLK GOES HIGH |
|  | CLR | P1.3 | CLK GOES LOW |  | CLR | P1.3 | CLK GOES LOW |
|  | SETB | P1.4 | $\overline{C S}$ GOES HIGH |  | MOV | C,P1.1 | READ DATA BIT INTO CARRY |
|  | CLR | P1.4 | $\overline{\text { CS GOES LO }}$ |  | RLC | A | ROTATE DATA BIT (B2) INTO ACC |
|  | SETB | P1.3 | CLK GOES HIGH |  | SETB | P1.3 | CLK GOES HIGH |
|  | CLR | P1.3 | CLK GOES LOW |  | CLR | P1.3 | CLK GOES LOW |
|  | SETB | P1.3 | CLK GOES HIGH |  | MOV | C,P1.1 | READ DATA BIT INTO CARRY |
| L00P | CLR | P1.3 | CLK GOES LOW |  | RLC | A | ROTATE DATA BIT (B1) INTO ACC |
|  | MOV | R4,\#08H | LOAD COUNTER |  | SETB | P1.3 | CLK GOES HIGH |
|  | MOV | C,P1.1 | READ DATA BIT INTO CARRY |  | CLR | P1.3 | CLK GOES LOW |
|  | RLC | A | ROTATE DATA BIT INTO ACC |  | MOV | C,P1.1 | READ DATA BIT INTO CARRY |
|  | SETB | P1.3 | CLK GOES HIGH |  | SETB | P1.4 | $\overline{\text { CS }}$ GOES HIGH |
|  | CLR | P1.3 | CLK GOES LOW |  | RRC | A | ROTATE DATA BIT (BO) INTO ACC |
|  | DJNZ | R4,LOOP | NEXT BIT |  | RRC | A | ROTATE RIGHT INTO ACC |
|  | MOV | R2,A | STORE MSBS IN R2 |  | RRC | A | ROTATE RIGHT INTO ACC |
|  | MOV | C,P1.1 | READ DATA BIT INTO CARRY |  | RRC | A | ROTATE RIGHT INTO ACC |
|  | CLR | A | CLEAR ACC |  | MOV | R3,A | STORE LSBS IN R3 |
|  | RLC | A | ROTATE DATA BIT (B3) INTO ACC |  | AJMP | CONT | START NEXT CONVERSION |

## Sharing the Serial Interface

The LTC1292 can share the same two-wire serial interface with other peripheral components or other LTC1292s (Figure 3). In this case, the $\overline{\mathrm{CS}}$ signals decide which LTC1292 is being addressed by the MPU.

## ANALOG CONSIDERATIONS

## Grounding

The LTC1292 should be used with an analog ground plane and single point grounding techniques. Do not use wire wrapping techniques to breadboard and evaluate the device. To achieve the optimum performance use a PC board. The
ground pin (Pin 4) should be tied directly to the ground plane with minimum lead length (a low profile socket is fine). Pin $7\left(V_{C C}\right)$ should be bypassed to the ground plane with a $22 \mu \mathrm{~F}$ (minimum value) tantalum with leads as short as possible and as close as possible to the pin. A $0.1 \mu \mathrm{~F}$ ceramic disk also should be placed in parallel with the $22 \mu \mathrm{~F}$ and again with leads as short as possible and as close to $\mathrm{V}_{C C}$ as possible. Figure 4 shows an example of an ideal LTC1292 ground plane design for a two sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.


Figure 3. Several LTC1292s Sharing One 2-Wire Serial Interface


Figure 4. Example Ground Plane for the LTC1292

## APPLICATIONS INFORMATION

## Bypassing

For good performance, $V_{C C}$ must be free of noise and ripple. Any changes in the $V_{C C}$ voltage with respect to ground during a conversion cycle can induce errors or noise in the output code. $V_{\text {CC }}$ noise and ripple can be kept below 0.5 mV by bypassing the $\mathrm{V}_{\mathrm{CC}}$ pin directly to the analog plane with a minimum of $22 \mu \mathrm{~F}$ tantalum capacitor and with leads as short as possible. The lead from the device to the $V_{C C}$ supply also should be kept to a minimum and the $V_{C C}$ supply should have a low output impedance such as obtained from a voltage regulator (e.g., LT323A). For high frequency bypassing a $0.1 \mu$ F ceramic disk placed in parallel with the $22 \mu \mathrm{~F}$ is recommended. Again the leads should be kept to a minimum. Figures 5 and 6 show the effects of good and poor $V_{C C}$ bypassing.

## Analog Inputs

Because of the capacitive redistribution $A / D$ conversion techniques used, the analog inputs of the LTC1292 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. If large source resistances are used or if slow settling op amps drive the inputs, take care to insure the transients caused by the current spikes settle completely before the conversion begins.


Figure 5. Poor VCC Bypassing. Noise and Ripple Can Cause A/D Errors


Figure 6. Good V ${ }_{\text {cc }}$ Bypassing Keeps Noise and Ripple on VCC Below 1mV

## Source Resistance

The analog inputs of the LTC1292 look like a 100pF capacitor ( $\mathrm{C}_{\text {IN }}$ ) in series with a $500 \Omega$ resistor ( $\mathrm{R}_{\text {ON }}$ ). $\mathrm{C}_{\text {IN }}$ gets switched between (+) and (-) inputs once during each conversion cycle. Large external source resistors and capacitances will slow the settling of the inputs. It is important that the overall RC time constant is short enough to allow the analog inputs to settle completely within the allowed time.


Figure 7. Analog Input Equivalent Circuit

## "+" Input Settling

The input capacitor is switched onto the " + " input during the sample phase ( $\mathrm{t}_{\text {SMPL }}$, see Figures 8a, 8b and 8c). The sample period can be as short as $\mathrm{t}_{\text {wh }} \overline{C S}+1 / 2$ CLK cycle or as long as twh $\overline{C S}+11 / 2$ CLK cycles before a conversion starts. This variability depends on where $\overline{\text { CS }}$ falls relative to CLK. The voltage on the " + " input must settle completely within the sample period. Minimizing RSOURCE + and C 1 will improve the settling time. If large " + " input source resistance must be used, the sample time can be increased by using a slower CLK frequency. With the minimum possible sample time of $3.0 \mu \mathrm{~s}, \mathrm{R}_{\text {SOURCE }}+<2.0 \mathrm{k} \Omega$ and $\mathrm{C1}$ $<20 \mathrm{pF}$ will provide adequate settle time.

## "-" Input Settling

At the end of the sample phase the input capacitor switches to the "-" input and the conversion starts (see Figures 8a, 8 b and 8 c ). During the conversion, the " + " input voltage is effectively "held" by the sample and hold and will not affect the conversion result. It is critical that the "-" input voltage be free of noise and settle completely during the first CLK cycle of the conversion. Minimizing RSOURCE-and C2 will improve settling time. If large "-" input source resistance must be used the time can be extended by using a slower

## APPLICATIONS INFORMATION



Figure 8a. Setup Time (tsuc̄s) is Met


Figure 8b. Setup Time (tsuc̄s) is Met

CLK frequency. At the maximum CLK frequency of 1 MHz , $\mathrm{R}_{\text {SOURCE }}-<250 \Omega$ and $\mathrm{C} 2<20 \mathrm{pF}$ will provide adequate settling.

## Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settles within the allowed time (see Figures 8a, 8b and 8c). Again the " + " and " - " input
sampling times can be extended as described above to accommodate slower op amps. Most op amps including the LT1006 and LT1013 single supply op amps can be made to settle well even with the minimum settling windows of $3.0 \mu \mathrm{~S}$ (" + " input) and $1 \mu \mathrm{~s}$ ("-" input) that occurs at the maximum clock rate of 1 MHz . Figures 9 and 10 show examples adequate and poor op amp settling.

## APPLICATIONS INFORMATION



Figure 8c. Setup Time (tsucs) is Not Met


Figure 9. Adequate Settling of Op Amp Driving Analog Input


HORIZONTAL: 20 $2 \mathrm{~s} / \mathrm{DIV}$

Figure 10. Poor Op Amp Settling Can Cause A/D Errors

## RC Input filtering

It is possible to filter the inputs with an RC network as shown in Figure 11. For large values of $C_{F}(e . g ., 1 \mu F)$ the capacitive input switching currents are averaged into a net DC current. A filter should be chosen with a small resistor and large capacitor to preventDC drops across the resistor.

The magnitude of the $D C$ current is approximately $I_{D C}=$ $100 \mathrm{pF} \times \mathrm{V}_{\text {IN }} / \mathrm{t}_{\mathrm{CYC}}$ and is roughly proportional to $\mathrm{V}_{\text {IN }}$. When running at the minimum cycle time of $16.5 \mu \mathrm{~s}$, the input current equals $30 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$. Here a filter resistor of $4 \Omega$ will cause 0.1 LSB of full-scale error. If a large filter resistor must be used, errors can be reduced by increasing the cycle time as shown in the typical performance characteristics curve Maximum Filter Resistor vs Cycle Time.


Figure 11. RC Input Filtering

## Input Leakage Current

Input leakage currents also can create errors if the source resistance gets too large. For example, the maximum input leakage specification of $1 \mu \mathrm{~A}$ (at $125^{\circ} \mathrm{C}$ ) flowing through a source resistance of $1 \mathrm{k} \Omega$ will cause a voltage drop of 1 mV or 0.8LSB. This error will be much reduced at lower temperatures because leakage drops rapidly (see typical

## APPLICATIONS INFORMATION

performance characteristics curve Input Channel Leakage Current vs Temperature).

## SAMPLE AND HOLD

## Single Ended Input

The LTC1292 provides a built-in sample and hold (S\&H) function on the +IN input for signals acquired in the single ended mode (-IN pin grounded). The sample and hold allows the LTC1292 to convert rapidly varying signals (see typical performance characteristics curve of S\&H Acquisition Time vs Source Resistance). The input voltage is sampled during the t $_{\text {SMPL }}$ time as shown in Figure 8. The sampling interval begins at rising edge of $\overline{C S}$ and continues until the falling edge of the CLK before the conversion begins. On this falling edge the S\&H goes into the hold mode and the conversion begins.

## Differential Input

With a differential input the A/D no longer converts a single voltage but converts the difference between two voltages. The voltage on the $+I N$ pin is sampled and held and can be rapidly time varying. The voltage on the -IN pin must remain constant and be free of noise and ripple throughout the conversion time. Otherwise the differencing operation will not be done accurately. The conversion time is 12 CLK cycles. Therefore a change in the -IN input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the -IN input this error would be:

$$
V_{\text {ERROR(MAX })}=\left(2 \pi f_{(- \text {IM }} V_{\text {PEAK }}\right)\left(\frac{12}{f_{\text {CLK }}}\right)
$$

Where $f_{(-I N)}$ is the frequency of the -IN input voltage, $V_{\text {PEAK }}$ is its peak amplitude and $\mathrm{f}_{\text {CLK }}$ is the frequency of the CLK. Usually $\mathrm{V}_{\text {ERROR }}$ will not be significant. For a 60 Hz signal on the -IN input to generate a 0.25 LSB error $(300 \mu \mathrm{~V})$ with the converter running at $\mathrm{CLK}=1 \mathrm{MHz}$, its peak value would have to be 66 mV . Rearranging the above equation the maximum sinusoidal signal that can be digitized to a given accuracy is given as:
$f_{(- \text {II)MAX }}=\left(\frac{V_{\text {ERROR(MAX) }}}{2 \pi V_{\text {PEAK }}}\right)\left(\frac{f_{\text {CLK }}}{12}\right)$

For 0.25 LSB error $(300 \mu \mathrm{~V})$ the maximum input sinusoid with a 5 V peak amplitude that can be digitized is 0.8 Hz .

## Reference Input

The voltage on the reference input of the LTC1292 determines the voltage span of the A/D converter. The reference input has transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 12). During each bit test of the conversion (every CLK cycle) a capacitive current spike will be generated on the reference pin by the A/D. These current spikes settle quickly and do not cause a problem. If slow settling circuitry is used to drive the reference input, take care to insure that transients caused by these current spikes settle completely during each bit test of the conversion.


Figure 12. Reference Input Equivalent Circuit


Figure 13. Adequate Reference Settling (LT1027)


Figure 14. Poor Reference Settling Can Cause A/D Errors

## APPLICATIONS INFORMATION

Figures 13 and 14 show examples of both adequate and poor settling. Using a slower CLK will allow more time for the reference to settle. Even at the maximum CLK rate of 1 MHz most references and op amps can be made to settle within the $1 \mu \mathrm{~s}$ bit time. For example the LT1027 will settle adequately or with a $10 \mu \mathrm{~F}$ bypass capacitor at $V_{\text {REF }}$ the LT1021 also can be used.

## Reduced Reference Operation

The effective resolution of the LTC1292 can be increased by reducing the input span of the converter. The LTC1292 exhibits good linearity over a range of reference voltages (see typical performance characteristics curves of Change in Linearity vs Reference Voltage). Care must be taken when operating at low values of $V_{\text {REF }}$ because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. Offset and Noise are factors that must be considered when operating at low $V_{\text {REF }}$ values. The internal reference for $V_{\text {REF }}$ has been tied to the GND pin. Any voltage drop from the GND pin to the ground plane will cause a gain error.

## Offset with Reduced $V_{\text {REF }}$

The offset of the LTC1292 has a larger effect on the output code when the $A / D$ is operated with a reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical performance characteristics curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of $\mathrm{V}_{0 s}$. For example a $V_{0 S}$ of 0.1 mV , which is 0.1 LSB with a 5 V reference becomes 0.4 LSB with a 1.25 reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the-IN input to the LTC1292.

## Noise with Reduced $V_{\text {REF }}$

The total input referred noise of the LTC1292 can be reduced to approximately $200 \mu \mathrm{~V}$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5 V reference input but will
become a larger fraction of an LSB as the size of the LSB is reduced. The typical performance characteristics curve of Noise Error vs Reference Voltage shows the LSB contribution of this $200 \mu \mathrm{~V}$ of noise.
For operation with a 5 V reference, the $200 \mu \mathrm{~V}$ noise is only 0.16LSB peak-to-peak. Here the LTC1292 noise will contribute virtually no uncertainty to the output code. For reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 1.25 V reference, this $200 \mu \mathrm{~V}$ noise is 0.64 LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.64LSB. Now averaging readings may be necessary.
This noise data was taken in a very clean test fixture. Any setup induced noise (noise or ripple on $V_{C C}, V_{\text {REF }}$ or $\mathrm{V}_{\mathrm{IN}}$ ) will add to the internal noise. The lower the reference voltage used, the more critical it becomes to have a noise-free setup.

## Gain Error due to Reduced VREF

The gain error of the LTC1292 is very good over a wide range of reference voltages. The error component that is seen in the typical performance characteristics curve Change in Gain Error vs Reference Voltage is due to the voltage drop on the GND pin from the device to the ground plane. To minimize this error the LTC1292 should be soldered directly onto the PC board. The internal reference point for $\mathrm{V}_{\text {REF }}$ is tied to GND. Any voltage drop in the GND pin will make the reference voltage, internal to the device, less than what is applied externally (Figure 15). This drop is typically $420 \mu \mathrm{~V}$ due to the product of the pin resistance ( $\mathrm{R}_{\text {PII }}$ ) and the


Figure 15. Parasitic Resistance in GND Pin

## APPLICATIONS INFORMATION

LTC1292 supply current. For example, with $\mathrm{V}_{\text {REF }}=$ 1.25 V this will result in a gain error change of -1.0 LSB from the gain error measured with $V_{R E F}=5 \mathrm{~V}$.

## LTC1292 AC Characteristics

Two commonly used figures of merit for specifying the dynamic performance of the A/Ds in digital signal processing applications are the Signal-to-Noise Ratio (SNR) and the "effective number of bits (ENOB)." SNR is the ratio of the RMS magnitude of the fundamental to the RMS magnitude of all the non-fundamental signals up to the Nyquist frequency (half the sampling frequency). The theoretical maximum SNR for a sine wave input is given by:

$$
\mathrm{SNR}=(6.02 \mathrm{~N}+1.76 \mathrm{~dB})
$$

where $N$ is the number of bits. Thus the SNR depends on the resolution of the $A / D$. For an ideal 12 -bit $A / D$ the SNR is equal to 74 dB . A Fast Fourier Transform (FFT) plot of the output spectrum of the LTC1292 is shown in Figures 16a and 16b. The input ( $f_{I N}$ ) frequencies are 1 kHz and 28 kHz with the sampling frequency ( $\mathrm{f}_{\mathrm{S}}$ ) at 58.8 kHz . The SNR obtained from the plot are 73.0 dB and 61.5 dB .
Rewriting the SNR expression it is possible to obtain the equivalent resolution based on the SNR measurement.

$$
N=\left(\frac{S N R-1.76 \mathrm{~dB}}{6.02}\right)
$$

This is the so-called effective number of bits (ENOB). For the example shown in Figures $16 a$ and $16 b, N=11.8$ bits and 9.9 bits, respectively. Figure 17 shows a plot of ENOB as a function of input frequency. The 2nd harmonic distortion term accounts for the degradation of the ENOB as $\mathrm{f}_{\mathbb{N}}$ approaches $\mathrm{f}_{\mathrm{S}} / 2$.
Figure 18 shows a FFT plot of the output spectrum for two tones applied to the input of the A/D. Nonlinearities in the $A / D$ will cause distortion products at the sum and difference frequencies of the fundamentals and products of the fundamentals. This is classically referred to as intermodulation distortion (IMD).


Figure $16 a . f_{N}=1 \mathrm{kHz}, \mathrm{f}_{\mathrm{S}}=58.8 \mathrm{kHz}, \mathrm{SNR}=73.0 \mathrm{~dB}$


Figure $16 \mathrm{~b} . \mathrm{f}_{\mathrm{N}}=\mathbf{2 8 k H z}, \mathrm{f}_{\mathrm{S}}=\mathbf{5 8 . 8 \mathrm { kHz }}, \mathrm{SNR}=\mathbf{6 1 . 5 d B}$


Figure 17. LTC1292 ENOB vs Input Frequency

## APPLICATIONS INFORMATION



Figure 18. $f_{\mathbb{N} 1}=5.1 \mathrm{kHz}, \mathrm{f}_{\mathrm{IN} 2}=5.6 \mathrm{kHz}, \mathrm{f}_{\mathrm{S}}=58.8 \mathrm{kHz}$

## Overvoltage Protection

Applying signals to the LTC1292's analog inputs that exceed the positive supply or that go below ground will degrade the accuracy of the $A / D$ and possibly damage the device. For example this condition would occur if a signal is applied to the analog inputs before power is applied to the LTC1292. Another example is the input source is operating from different supplies of larger value than the LTC1292. These conditions should be prevented either with proper supply sequencing or by use of external circuitry to clamp or current limit the input source. There are two ways to protect the inputs. In Figure 19 diode clamps from the inputs to $\mathrm{V}_{\mathrm{CC}}$ and GND are used. The second method is to put resistors in series with the analog inputs for current limiting. Limit the current to 15 mA per channel. The $+\mathbb{N}$ input can accept a resistor value of $1 \mathrm{k} \Omega$ but the -IN input cannot accept more than $250 \Omega$ when clocked at its maximum clock frequency of 1 MHz . If the LTC1292 is clocked at the maximum clock frequency and $250 \Omega$ is not enough to current limit the input source then the clamp diodes are recommended (Figures 20a and 20b). The reason for the limit on the resistor value is the MSB bit test is affected by the value of the resistor placed at the -IN input (see discussion on Analog Inputs and the typical performance characteristics Maximum CLK Frequency vs Source Resistance).

If $V_{C C}$ and $V_{\text {REF }}$ are not tied together, then $V_{C C}$ should be turned on first, then $V_{\text {REF }}$. If this sequence cannot be met, connecting a diode from $V_{\text {REF }}$ to $V_{C C}$ is recommended (see Figure 21).
Because a unique input protection structure is used on the digital input pins, the signal levels on these pins can exceed the device $V_{\text {CC }}$ without damaging the device.


Figure 19. Overvoltage Protection for Inputs


Figure 20a. Overvoltage Protection for Inputs


Figure 20b. Overvoltage Protection for Inputs

## APPLICATIONS INFORMATION



Figure 21

## A "Quick Look" Circuit for the LTC1292

Users can get a quick look at the function and timing of the LTC1292 by using the following simple circuit (Figure 22). $\mathrm{V}_{\text {REF }}$ is tied to $\mathrm{V}_{\text {CC }} . \mathrm{V}_{\text {IN }}$ is applied to the +IN input and the -IN input is tied to the ground plane. $\overline{\mathrm{CS}}$ is driven at $1 / 32$ the clock rate by the CD4520 and DOUT outputs the data. The output data from the $\mathrm{D}_{\text {Out }}$ pin can be viewed on an oscilloscope that is set up to trigger on the falling edge of $\overline{\mathrm{CS}}$ (Figure 23). Note the LSB data is partially clocked out before $\overline{C S}$ goes high.


Figure 22. "Quick Look" Circuit for the LTC1292


Figure 23. Scope Trace the LTC1292 "Quick Look" Circuit Showing A/D Output 101010101010 (AAAHEX)

## APPLICATIONS INFORMATION

## Opto-Isolated Temperature Monitor

Amplification of sensor outputs is often required to generate a signal large enough that can be properly digitized. For example, a J type thermocouple provides only $52 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. The $5 \mu \mathrm{~V}$ offset of the LTC 1050 chopper op amp generates less than $0.1^{\circ} \mathrm{C}$ error. Cold junction compensation is provided by the LT1025A. (For more detail see LTC Design Note 5).

In the opto-isolated interface two signals are generated from one. This allows a two-wire interface to the LTC1292. A long high signal ( $>1 \mathrm{~ms}$ ) on the CLKIN input allows the $0.1 \mu \mathrm{~F}$ capacitor to discharge taking $\overline{\mathrm{CS}}$ high. This resets the A/D for the next conversion. When CLK IN starts toggling, $\overline{\mathrm{CS}}$ goes low and stays there until the next extended CLK IN high time. See Figure 25.



Figure 25. Opto-Isolated Temperature Monitor Digital Waveforms

# Single Chip 12-Bit Data Acquisition System 

## FGATURES

- Software Programmable Features

Unipolar/Bipolar Conversion
Differential/Single Ended Inputs
MSB-First or MSB/LSB Data Sequence
Power Shutdown

- Built-In Sample and Hold
- Single Supply 5 V or $\pm 5 \mathrm{~V}$ Operation
- Direct 4-Wire Interface to Most MPU Serial Ports and All MPU Parallel Ports
- 46.5 kHz Maximum Throughput Rate
- System Shutdown Output (LTC1296)


## KEY SPECIFICATIOOS

- Resolution $\qquad$ 12 Bits
- Fasi Conversion Time $12 \mu \mathrm{~s}$ Max Over Temp.
- Low Supply Current $\qquad$


## DESCRIPTION

The LTC1293/4/6 is a family of data acquisition systems which contain a serial I/O successive approximation A/D converter. It uses LTCMOS ${ }^{\text {TM }}$ switched capacitor technology to perform either 12-bit unipolar, or 11-bit plus sign bipolar A/D conversions. The input multiplexer can be configured for either single ended or differential inputs (or combinations thereof). An on-chip sample and hold is included for all single ended input channels. When the LTC1293/4/6 is idle it can be powered down in applications where low power consumption is desired. The LTC1296 includes a System Shutdown Output pin which can be used to power down external circuitry, such as signal conditioning circuitry prior to the input mux.
The serial $1 / O$ is designed to communicate without external hardware to most MPU serial ports and all MPU parallel I/O ports allowing up to eight channels of data to be transmitted over as few as three wires.

## TYPICAL APPLICATION

12-Bit Data Acquisition System with Power Shutdown


## LTC1293/LTC1294/LTC1296

## ABSOLUTE MAXImUM RATInGS (Note ande2)

| Supply Voltage ( $\mathrm{V}_{\text {CC }}$ ) to GND or $\mathrm{V}^{-}$...................... 12 V | Operating Temperature Range |
| :---: | :---: |
| Negative Supply Voltage ( $\mathrm{V}^{-}$) ................... 6 V to GND | LTC1293/4/6BC, LTC1293/4/6CC, |
| Voltage | LTC1293/4/6DC ................................. $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Analog and Reference | LTC1293/4/6BI, LTC1293/4/6CI, |
| Inputs ......................... ( ${ }^{-}$) -0.3 V to $\mathrm{V}_{\text {CC }}+0.3 \mathrm{~V}$ | LTC1293/4/6DI ............................... $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Digital Inputs ................................... -0.3 V to 12 V | LTC1293/4/6BM, LTC1293/4/6CM, |
| Digital Outputs ........................ -0.3 V to $\mathrm{V}_{\text {CC }}+0.3 \mathrm{~V}$ | LTC1293/4/6DM ........................... $55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Power Dissipation ....................................... 500 mW | Storage Temperature Range ................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
|  | Lead Temperature (Soldering, 10 sec .) ............... $300^{\circ} \mathrm{C}$ |

## PACKAGE/ORDER InFORMATION

|  | ORDER PART NUMBER |  | ORDER PART NUMBER |  |
| :---: | :---: | :---: | :---: | :---: |
|  | LTC1293BCS LTC1293CCS LTC1293DCS |  | LTC1293BMJ <br> LTC1293CMJ <br> LTC1293DMJ <br> LTC1293BIJ <br> LTC1293CIJ <br> LTC1293DIJ | LTC1293BIN <br> LTC1293CIN <br> LTC1293DIN <br> LTC1293BCN <br> LTC1293CCN <br> LTC1293DCN |
|  | LTC1294BCS LTC1294CCS LTC1294DCS |  | LTC1294BMJ <br> LTC1294CMJ <br> LTC1294DMJ <br> LTC1294BIJ <br> LTC1294CIJ <br> LTC1294DIJ | LTC1294BIN <br> LTC1294CIN <br> LTC1294DIN <br> LTC1294BCN <br> LTC1294CCN <br> LTC1294DCN |
|  | LTC1296BCS LTC1296CCS LTC1296DCS |  | LTC1296BMJ <br> LTC1296CMJ <br> LTC1296DMJ <br> LTC1296BIJ <br> LTC1296CIJ <br> LTC1296DIJ | LTC1296BIN <br> LTC1296CIN <br> LTC1296DIN <br> LTC1296BCN <br> LTC1296CCN <br> LTC1296DCN |

## CONVERTER AND MULTIPLEXER CHARACTERISTICS <br> (Note 3)

| PARAMETER | CONDITIONS |  | LTC1293/4/6B |  |  | LTC1293/4/6C |  |  | LTC1293/4/6D |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Offset Error | (Note 4) | $\bullet$ |  |  | $\pm 3.0$ |  |  | $\pm 3.0$ |  |  | $\pm 3.0$ | LSB |
| Linearity Error (INL) | (Notes 4, 5) | $\bullet$ |  |  | $\pm 0.5$ |  |  | $\pm 0.5$ |  |  | $\pm 0.75$ | LSB |
| Gain Error | (Note 4) | $\bullet$ |  |  | $\pm 0.5$ |  |  | $\pm 1.0$ |  |  | $\pm 4.0$ | LSB |
| Minimum Resolution for which № Missing Codes are Guaranteed |  | $\bullet$ |  |  | 12 |  |  | 12 |  |  | 12 | Bits |
| Analog and REF Input Range | (Note 7) |  | $\left(\mathrm{V}^{-}\right)-0.05 \mathrm{~V}$ to V cc +0.05 V |  |  |  |  |  |  |  |  | V |
| On Channel Leakage Current (Note 8) | $\begin{aligned} & \text { On Channel }=5 \mathrm{~V} \\ & \text { Off Channel }=0 \mathrm{~V} \end{aligned}$ | $\bullet$ |  |  | $\pm 1$ |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { On Channel }=0 \mathrm{~V} \\ & \text { Off Channel }=5 \mathrm{~V} \end{aligned}$ | $\bullet$ |  |  | $\pm 1$ |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Off Channel Lekage Current (Note 8) | $\begin{aligned} & \text { On Channel }=5 \mathrm{~V} \\ & \text { Off Channel }=0 \mathrm{~V} \end{aligned}$ | - |  |  | $\pm 1$ |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { On Channel }=0 \mathrm{~V} \\ & \text { Off Channel }=5 \mathrm{~V} \end{aligned}$ | $\bullet$ |  |  | $\pm 1$ |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |

## AC CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1293/4/6B LTC1293/4/6C LTC1293/4/6D |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| fCLK | Clock Frequency | VCC $=5 \mathrm{~V}$ (Note 6) |  | 0.1 |  | 1.0 | MHz |
| tsMPL | Analog Input Sample Time | See Operating Sequence |  | 2.5 |  |  | CLK Cycles |
| tCONV | Conversion Time | See Operating Sequence |  | 12 |  |  | CLK Cycles |
| $\mathrm{t}_{\text {cYC }}$ | Total Cycle Time | See Operating Sequence (Note 6) |  | $\begin{aligned} & 21 \text { CLK } \\ & +500 \mathrm{~ns} \end{aligned}$ |  |  | Cycles |
| $\mathrm{t}_{\mathrm{dDO}}$ | Delay Time, CLK $\downarrow$ to D Out Data Valid | See Test Circuits | $\bullet$ |  | 160 | 300 | ns |
| $\mathrm{t}_{\text {dis }}$ | Delay Time, $\overline{\mathrm{CS}} \uparrow$ to $\mathrm{D}_{\text {Out }} \mathrm{Hi}-\mathrm{Z}$ | See Test Circuits | $\bullet$ |  | 80 | 150 | ns |
| $\mathrm{t}_{\text {en }}$ | Delay Time, CLK $\downarrow$ to $\mathrm{D}_{\text {Out }}$ Enabled | See Test Circuits | $\bullet$ |  | 80 | 200 | ns |
| thol | Hold Time, $\mathrm{D}_{\text {IN }}$ after CLK $\dagger$ | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 50 |  |  | ns |
| thDO | Time Output Data Remains Valid After CLK $\downarrow$ |  |  | 130 |  |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Dout Fall Time | See Test Circuits | $\bullet$ |  | 65 | 130 | ns |
| $\mathrm{tr}_{r}$ | Dout Rise Time | See Test Circuits | $\bullet$ |  | 25 | 50 | ns |
| twhCLK | CLK High Time | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 300 |  |  | ns |
| twLCLK | CLK Low Time | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 400 |  |  | ns |
| $\mathrm{t}_{\text {sudl }}$ | Set-up Time, $\mathrm{D}_{\text {IN }}$ Stable Before CLK $\uparrow$ | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 50 |  |  | ns |
| $\mathrm{t}_{\text {suCs }}$ | Set-up Time, $\overline{C S} \downarrow$ before CLK $\uparrow$ | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{wH}} \mathrm{C} \bar{S}$ | CS High Time During Conversion | $V_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 500 |  |  | ns |
| $\mathrm{t}_{\mathrm{wL} \text { CS }}$ | $\overline{\overline{C S}}$ Low Time During Data Transfer | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 21 |  |  | CLK Cycles |
| tensso | Delay Time, CLK $\downarrow$ to $\overline{\text { SSO }} \downarrow$ | See Test Circuits | $\bullet$ |  | 750 | 1500 | ns |
| $\mathrm{t}_{\text {dis }}$ SSo | Delay Time, $\overline{\mathrm{CS}} \downarrow$ to $\overline{\mathrm{SSO}} \uparrow$ | See Test Circuits | $\bullet$ |  | 250 | 500 | ns |
| $\mathrm{Cl}_{\mathrm{IN}}$ | Input Capacitance | Analog Inputs On Channel Analog Inputs Off Channel Digital Inputs |  |  | 100 5 5 |  | pF |

LTC1293/LTC1294/LTC1296

## DIGITAL AnD DC ELECTRICAL CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS |  |  | LTC1293/4/6B LTC1293/4/6C LTC1293/4/6D |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | TYP | MAX |  |
| VIH | High Level Input Voltage | $V_{C C}=5.25 \mathrm{~V}$ |  | - | 2.0 |  |  | V |
| VIL | Low Level Input Voltage | V cc $=4.75 \mathrm{~V}$ |  | - |  |  | 0.8 | V |
| IIH | High Level Input Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | $\bullet$ |  |  | 2.5 | $\mu \mathrm{A}$ |
| ILL | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | $\bullet$ |  |  | -2.5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} V_{C C}=4.75 \mathrm{~V}, I_{0} & =-10 \mathrm{~mA} \\ I_{0} & =360 \mu \mathrm{~A} \end{aligned}$ |  | $\bullet$ | 2.4 | $\begin{aligned} & 4.7 \\ & 4.0 \end{aligned}$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low Level Output Voltage | $V_{C C}=4.75 \mathrm{~V}, \mathrm{I}_{0}=1.6 \mathrm{~mA}$ |  | $\bullet$ |  |  | 0.4 | V |
| 102 | High Z Output Leakage | $\begin{aligned} & V_{\text {OUT }}=V_{\text {CC }}, \overline{\mathrm{CS}} \text { High } \\ & V_{\text {OUT }}=0 \mathrm{~V}, \overline{\mathrm{CS}} \text { High } \end{aligned}$ |  | $\bullet$ |  |  | $\begin{gathered} 3 \\ -3 \end{gathered}$ | $\mu \mathrm{A}$ |
| $I_{\text {SOURCE }}$ | Output Source Current | $V_{\text {OUT }}=0 \mathrm{~V}$ |  |  |  | -20 |  | mA |
| ISINK | Output Sink Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |  |  |  | 20 |  | mA |
| ICC | Positive Supply Current | $\overline{\text { CS High }}$ |  | $\bullet$ |  | 6 | 12 | mA |
| ICC | Positive Supply Current | $\overline{\overline{C S}}$ High, Power Shutdown CLK Off | LTC1294BC, LTC1294CC, LTC1294DC, LTC1294BI, LTC1294CI, LTC1294DI, | $\bullet$ |  | 5 | 10 | $\mu \mathrm{A}$ |
|  |  |  | LTC1294BM, LTC1294CM, LTC1294DM | $\bullet$ |  | 5 | 15 | $\mu \mathrm{A}$ |
| $\underline{\text { IREF }}$ | Reference Current | $\overline{\text { CS High }}$ |  | $\bullet$ |  | 10 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}^{-}$ | Negative Supply Current | $\overline{\text { CS High }}$ |  | $\bullet$ |  | 1 | 50 | $\mu \mathrm{A}$ |
| ISOURCEs | $\overline{\text { SSO Source Current }}$ | $V_{\text {SSO }}=0 \mathrm{~V}$ |  | $\bullet$ | 0.8 | 1.5 |  | mA |
| $\mathrm{I}_{\text {SINKs }}$ | $\overline{\text { SSO }}$ Sink Current | $V_{\overline{S S O}}=V_{C C}$ |  | $\bullet$ | 0.5 | 1.0 |  | mA |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: All voltage values are with respect to DGND, AGND and REFwired together (unless otherwise noted).
Note 3: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}{ }^{-}=0 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}$ for unipolar mode and -5 V for bipolar mode, CLK $=1.0 \mathrm{MHz}$ unless otherwise specified. The denotes specifications which apply over the full operating temperature range; all other limits and typicals $T_{A}=25^{\circ} \mathrm{C}$.
Note 4: These specs apply for both unipolar and bipolar modes. In bipolar mode, one LSB is equal to the bipolar input span ( $2 \mathrm{~V}_{\text {ReF }}$ ) divided by 4096. For example, when $\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$, 1LSB (bipolar) $=2(5 \mathrm{~V}) / 4096=2.44 \mathrm{mV}$.
Note 5: Linearity error is specified between the actual end points of the $A / D$ transfer curve. The deviation is measured from the center of the quantization band.

Note 6: Recommended operating conditions.
Note 7: Two on-chip diodes are tied to each reference and analog input which will conduct for reference or analog input voltages one diode drop below $\mathrm{V}^{-}$or one diode drop above V Cc . Be careful during testing at low Vcc levels (4.5V), as high level reference or analog inputs ( 5 V ) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for inputs near full scale. This spec allows 50 mV forward bias of either diode. This means that as long as the reference or analog input does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute OV to 5 V input voltage range will therefore require a minimum supply voltage of 4.950 V over initial tolerance, temperature variations and loading.
Note 8: Channel leakage current is measured after the channel selection.

## TYPICAL PERFORMANCE CHARACTERISTICS



Change in Linearity vs Reference Voltage


LTC1293604


Change in Gain vs Reference Voltage


LTC1293 G05
Change in Linearity vs

## Temperature



Unadjusted Offset Voltage vs
Reference Voltage


Change in Offset vs Temperature


LTC1293 G06
Minimum Clock Rate for 0.1LSB Error


## LTC1293/LTC1294/LTC1296

## TYPICAL PGRFORMANCE CHARACTERISTICS



Sample and Hold Acquisition Time vs Source Resistance


LTC1292 G13
LTC1296 $\overline{\text { SSO }}$ Source Current vs $V_{\text {CC }}-V_{\text {SSO }}$


LTC1293G16

Maximum Clock Rate vs Source Resistance


LTC1293611
Input Channel leakage Current vs Temperature


LTC1293614
LTC1296 $\overline{\text { SSO }}$ Sink Current vs $V_{\overline{\text { SSO }}}$


Maximum Filter Resistor vs Cycle Time


LTC1293 G12
Noise Error vs Reference Voltage


LTC1293 G15

* MAXIMUM CLK FREQUENCY REPRESENTS THE CLK FREQUENCY AT WHICH A 0.1LSB SHIFT IN THE ERROR AT ANY CODE TRANSITION FROM ITS 1 MHz VALUE IS FIRST DETECTED.
** MAXIMUM RFILTER REPRESENTS THE FILTER RESISTOR VALUE AT WHICH A 0.1LSB CHANGE IN FULL SCALE ERROR FROM ITS VALUE AT RFILTER $=0 \Omega$ IS FIRST DETECTED.


## PIn functions

## LTC1293

| $\#$ | PIN | FUNCTION | DESCRIPTION |
| :--- | :--- | :--- | :--- |
| $1-6$ | CHO - CH5 | Analog Inputs | The analog inputs must be free of noise with respect to AGND. |
| 7 | COM | Common | The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is <br> usually tied to the analog ground plane. |
| 8 | DGND | Digital Ground | This is the ground for the internal logic. Tie to the ground plane. |
| 9 | $V^{-}$ | Negative Supply | Tie $V^{-}$to most negative potential in the circuit (Ground in single supply applications). |
| 10 | AGND | Analog Ground | AGND should be tied directly to the analog ground plane. |
| 11 | V REF | Ref. Input | The reference inputs must be kept free of noise with respect to AGND. |
| 12 | DIN $^{13}$ | Data Input | The A/D configuration word is shifted into this input. |
| 13 | DOUT | Digital Data Output | The A/D conversion result is shifted out of this output. |
| 14 | CS | Chip Select Input | A logic low on this input enables data transfer. |
| 15 | CLK | Clock | This clock synchronizes the serial data transfer and controls A/D conversion rate. |
| 16 | VCC $_{\text {CC }}$ | Positive supply | This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane. |

## LTC1294

| \# | PIN | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1-8 | CH0-CH7 | Analog inputs | The analog inputs must be free of noise with respect to AGND. |
| 9 | COM | Common | The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is usually tied to the analog ground plane. |
| 10 | DGND | Digital Ground | This is the ground for the internal logic. Tie to the ground plane. |
| 11 | $\mathrm{V}^{-}$ | Negative Supply | Tie $\mathrm{V}^{-}$to most negative potential in the circuit (Ground in single supply applications). |
| 12 | AGND | Analog Ground | AGND should be tied directly to the analog ground plane. |
| 13, 14 | REF ${ }^{-}$, $\mathrm{REF}^{+}$ | Ref. Inputs | The reference inputs must be kept free of noise with respect to AGND. The A/D sees a reference voltage equal to the difference between REF ${ }^{+}$and REF ${ }^{-}$. |
| 15 | $\mathrm{D}_{\text {IN }}$ | Data Input | The A/D configuration word is shifted into this input. |
| 16 | Dout | Digital Data Output | The A/D conversion result is shifted out of this output. |
| 17 | $\overline{\text { CS }}$ | Chip Select Input | A logic low on this input enables data transfer. |
| 18 | CLK | Clock | This clock synchronizes the serial data transfer and controls A/D converion rate. |
| 19, 20 | $\mathrm{AV}_{C C}, \mathrm{DV}_{C C}$ | Positive Supplies | These supplies must be kept free of noise and ripple by bypassing directly to the analog ground plane. $\mathrm{AV}_{C C}$ and $V_{C C}$ must be tied together. |

## LTC1296

| \# | PIN | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1-8 | $\mathrm{CH} 0-\mathrm{CH} 7$ | Analog Inputs | The analog inputs must be free of noise with respect to AGND. |
| 9 | COM | Common | The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is usually tied to the analog ground plane. |
| 10 | DGND | Digital Ground | This is the ground for the internal logic. Tie to the ground plane. |
| 11 | $V^{-}$ | Negative Supply | Tie $\mathrm{V}^{-}$to most negative potential in the circuit (Ground in single supply applications). |
| 12 | AGND | Analog Ground | AGND should be tied directly to the analog ground plane. |
| 13, 14 | REF- ${ }^{\text {, }} \mathrm{REF}^{+}$ | Ref. Inputs | The reference inputs must be kept free of noise with respect to AGND. The A/D sees a reference voltage equal to the difference between $\mathrm{REF}^{+}$and REF ${ }^{-}$. |
| 15 | $\mathrm{D}_{\text {IN }}$ | Data Input | The A/D configuration word is shifted into this input. |
| 16 | Dout | Digital Data Output | The A/D conversion result is shifted out of this output. |
| 17 | $\overline{\text { CS }}$ | Chip Select Input | A logic low on this input enables data transfer. |
| 18 | CLK | Clock | This clock synchronizes the serial data transfer and controls A/D conversion rate. |
| 19 | $\overline{\mathrm{SSO}}$ | System Shutdown Output | System Shutdown Output pin will go low when power shutdown is requested. |
| 20 | $V_{C C}$ | Positive Supply | This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane. |

## LTC1293/LTC1294/LTC1296

## BLOCK DIAGRAM (Pin mumbers seerero trcti24)



LTC1293 BD

## TEST CIRCUITS



## TEST CIRCUITS

Voltage Waveforms for $t_{\text {en }}$



Voltage Waveform for for $\mathrm{t}_{\text {ensso }}$


Voltage Waveform for $D_{\text {OUT }}$ Delay Time, $t_{d D O}$


Voltage Waveform for $D_{\text {out }}$ Rise and Fall Times, $t_{r}, t_{f}$


Voltage Waveform for $\mathrm{t}_{\text {dis }}$


## applications information

The LTC 1293/4/6 is a data acquisition component which contains the following functional blocks:

1. 12-bit successive approximation capacitive $A / D$ converter
2. Analog multiplexer (MUX)
3. Sample and hold (S/H)
4. Synchronous, half duplex serial interface
5. Control and timing logic

## DIGITAL CONSIDERATIONS

## Serial Interface

The LTC1293/4/6 communicates with microprocessors and other external circuitry via a synchronous, half duplex, four-wire serial interface (see Operating Sequence). The clock (CLK) synchronizes the data transfer with each bit being transmitted on the falling CLK edge and captured on the rising CLK edge in both transmitting and receiving systems. The input data is first received and then the $A / D$ conversion result is transmitted (half duplex). Because of

## INPUT DATA WORD

The LTC1293/4/6 seven-bit data word is clocked into the $D_{\text {IN }}$ input on the rising edge of the clock after chip select goes low and the start bit has been recognized. Further inputs on the $D_{\text {IN }}$ pin are then ignored until the next $\overline{C S}$ cycle. The input word is defined as follows:


## Start Bit

The first "logical one" clocked into the $D_{\text {IN }}$ input after $\overline{C S}$ goes low is the start bit. The start bit initiates the data transfer and all leading zeroes which precede this logical one will be ignored. After the start bit is received the remaining bits of the input word will be clocked in. Further inputs on the $D_{\text {IN }}$ pin are then ignored until the next $\overline{C S}$ cycle.

the half duplex operation $D_{I N}$ and $D_{0 u t}$ may be tied together allowing transmission over just 3 wired: $\overline{C S}$, CLK and DATA ( $D_{\text {IN }} / D_{\text {OUT }}$ ). Data transfer is initiated by a falling chip select ( $\overline{\mathrm{CS}}$ ) signal. After $\overline{\mathrm{CS}}$ falls the LTC1293/4/6 looks for a start bit. After the start bit is received a 7-bit input word is shifted into the $D_{\text {IN }}$ input which configures the LTC1293/4/6 and starts the conversion. After one null bit, the result of the conversion is output on the $D_{0 U T}$ line. With the half duplex serial interface the $D_{\text {OUT }}$ data is from the current conversion. After the end of the data exchange $\overline{\text { CS }}$ should be brought high. This resets the LTC1293/4/6 in preparation for the next data exchange.

## MUX Address

The four bits of the input word following the START BIT assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and - signs in the selected row of the following table. Note that in differential mode (SGL/DIFF $=0$ ) measurements are limited to four adjacent input pairs with either polarity. In single ended mode, all input channels are measured with respect to COM. Only the +inputs have sample and holds. Signals applied at the-inputs must not change more than the required accuracy during the conversion.

## LTC1293/LTC1294/LTC1296

## APPLICATIONS INFORMATION

Table 1a. LTC1294/6 Multiplexer Channel Selection

| MUX ADDRESS |  |  | DIFFERENTIAL CHANNEL SELECTION |  |  |  |  |  |  |  | MUX ADDRESS |  |  | SINGLE-ENDED CHANNEL SELECTION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { SGL/ } \\ & \text { DIFF } \end{aligned}$ | $\begin{aligned} & \hline \text { ODD } \\ & \text { SIGN } \end{aligned}$ | $\begin{array}{\|c} \hline \text { SELECT } \\ 100 \end{array}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | SGL/ | $\begin{aligned} & \text { ODD } \\ & \text { SIGN } \end{aligned}$ | $\begin{gathered} \text { SELECT } \\ 1 \end{gathered}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | COM |
| 0 | 0 | $0 \quad 0$ | + | - |  |  |  |  |  |  | 1 | 0 | $0 \quad 0$ | + |  |  |  |  |  |  |  | - |
| 0 | 0 | 01 |  |  | $+$ | - |  |  |  |  | 1 | 0 | 01 |  |  | + |  |  |  |  |  | - |
| 0 | 0 | 10 |  |  |  |  | $+$ | - |  |  | 1 | 0 | 10 |  |  |  |  | $+$ |  |  |  | - |
| 0 | 0 | 11 |  |  |  |  |  |  | + | - | 1 | 0 | 11 |  |  |  |  |  |  | + |  | - |
| 0 | 1 | $0 \quad 0$ | - | + |  |  |  |  |  |  | 1 | 1 | $0 \quad 0$ |  | + |  |  |  |  |  |  | - |
| 0 | 1 | 01 |  |  | - | + |  |  |  |  | 1 | 1 | 01 |  |  |  | + |  |  |  |  | - |
| 0 | 1 | 10 |  |  |  |  | - | + |  |  | 1 | 1 | 10 |  |  |  |  |  | + |  |  | - |
| 0 | 1 | 11 |  |  |  |  |  |  | - | + | 1 | 1 | 11 |  |  |  |  |  |  |  | + | - |

Table 1b. LTC1293 Channel Selection

| MUX ADDRESS |  |  | DIFFERENTIAL CHANNEL SELECTION |  |  |  |  |  | MUX ADDRESS |  |  | SINGLE-ENDED CHANNEL SELECTION |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \overline{\text { SGL/ }} \\ & \text { DIFF } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { ODD } \\ \text { SIGN } \end{array}$ | $\begin{array}{\|c\|} \hline \text { SELECT } \\ 100 \end{array}$ | 0 | 1 | 2 | 3 | 4 | 5 | $\begin{aligned} & \hline \text { SGL/ } \\ & \text { DIFF } \end{aligned}$ | $\begin{aligned} & \text { ODD } \\ & \text { SIGN } \end{aligned}$ | $\begin{array}{\|c} \hline \text { SELECT } \\ 100 \end{array}$ | 0 | 1 | 2 | 3 | 4 | 5 | COM |
| 0 | 0 | 0 | + | - |  |  |  |  | 1 | 0 | 00 | + |  |  |  |  |  | - |
| 0 | 0 | $0 \quad 1$ |  |  | + | - |  |  | 1 | 0 | 01 |  |  | + |  |  |  | - |
| 0 | 0 | 10 |  |  |  |  | + | - | 1 | 0 | 10 |  |  |  |  | + |  | - |
| 0 | 0 | 11 | Not Used |  |  |  |  |  | 1 | 0 | 11 | Not Used |  |  |  |  |  |  |
| 0 | 1 | 00 | - | $+$ |  |  |  |  | 1 | 1 | 00 |  | + |  |  |  |  | - |
| 0 | 1 |  |  |  | - | $+$ |  |  | 1 | 1 | 01 |  |  |  | + |  |  | - |
| 0 | 1 | 10 |  |  |  |  | - | $+$ | 1 | 1 | 10 |  |  |  |  |  | + | - |
| 0 | 1 | 11 | Not Used |  |  |  |  |  | 1 | 1 | 11 | Not Used |  |  |  |  |  |  |

## Unipolar/Bipolar (UNI)

The UNI bit determines whether the conversion will be unipolar or bipolar. When UNI is a logical one, a unipolar conversion will be performed on the selected input volt-
age. When UNI is a logical zero, a bipolar conversion will result. The input span and code assignment for each conversion type are shown in the figures below:

Unipolar Transter Curve (UNI =1)

| OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE <br> $($ VREF $=5 \mathrm{~V})$ |
| :---: | :---: | :---: |
| 11111111111111 | V REF $^{2}-1$ LSB | 4.9988 V |
| 11111111111110 | VREF-2LSB | 4.9976 V |
| $\vdots$ | $\vdots$ | $\vdots$ |
| 0000000000001 | LLSB | 0.0012 V |
| 00000000000000 | 0 V | 0 V |

Unipolar Output Code ( $\mathrm{UN}=1$ )


## LTC1293/LTC1294/LTCl296

## APPLICATIONS INFORMATION

Bipolar Transier Curve ( $\mathbf{U N I}=\mathbf{0}$ )

| OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE $\left(V_{\text {REF }}=5 \mathrm{~V}\right)$ | OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE $\left(V_{\text {REF }}=5 \mathrm{~V}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 011111111111 | $V_{\text {REF }}$-1LSB | 4.9976 V | 111111111111 | -1LSB | -0.0024V |
| 011111111110 | $V_{\text {REF }}$-2LSB | 4.9851V | 111111111110 | -2LSB | -0.0048V |
| - |  | - | - | - | - |
| - | - | - | $\bullet$ | $\bullet$ | - |
| 000000000001 | 1LSB | 0.0024 V | 10000000001 | $-\left(V_{\text {REF }}\right)+1 L S B$ | -4.9976V |
| 00000000000 | OV | OV | 10000000000 | $-\left(V_{\text {REF }}\right)$ | $-5.00000 \mathrm{~V}$ |

Bipolar Output Code (UNI = $\mathbf{0}$ )


The following discussion will demonstrate how the two reference pins are to be used in conjunction with the analog input multiplexer. In unipolar mode the input span of the $A / D$ is set by the difference in voltage on the REF $^{+}$pin and the REF ${ }^{-}$pin. In the bipolar mode the input span is twice the difference in voltage on the REF ${ }^{+}$pin and the REF ${ }^{-}$pin. In the unipolar mode the lower value of the input span is set by the voltage on the COM pin for single-ended inputs and by the voltage on the minus input pin for differential inputs. For the bipolar mode of operation the voltage on the COM pin or the minus input pin set the center of the input span.

The upper and lower value of the input span can now be summarized in the following table:

| $\begin{aligned} & \text { INPUT } \\ & \text { CONFIGURATION } \end{aligned}$ |  | UNIPOLAR MODE | BIPOLAR MODE |
| :---: | :---: | :---: | :---: |
| Single-Ended | Lower Value Upper Value | $\begin{aligned} & \mathrm{COM} \\ & \left(\mathrm{REF}^{+}-\mathrm{REF}^{-}\right)+\mathrm{COM} \end{aligned}$ | $\begin{aligned} & -\left(\mathrm{REF}^{+}-\mathrm{REF}^{-}\right)+\mathrm{COM} \\ & \left(\mathrm{REF}^{+}-\mathrm{REF}^{-}\right)+\mathrm{COM} \\ & \hline \end{aligned}$ |
| Differential | Lower Value Upper Value | $\begin{aligned} & \mathbb{N}^{-} \\ & \left(\mathrm{REF}^{+}-\mathrm{REF}^{-}\right)+\mathbb{N}^{-} \end{aligned}$ | $\begin{aligned} & -\left(\mathrm{REFF}^{+}-\mathrm{REF}^{-}\right)+\mathbb{I N}^{-} \\ & \left(\mathrm{REF}^{+}-\mathrm{REF}^{-}\right)+\mathrm{IN}^{-} \end{aligned}$ |

The reference voltages REF $^{+}$and REF $^{-}$can fall between $V_{C C}$ and $\mathrm{V}^{-}$, but the difference ( REF $^{+}-$REF $^{-}$) must be less than or equal to $\mathrm{V}_{\mathrm{Cc}}$. The input voltages must be less than or equal to $\mathrm{V}_{\mathrm{CC}}$ and greater than or equal to $\mathrm{V}^{-}$. For the LTC1 $^{293}$ REF $^{-}=0 \mathrm{~V}$.

The following examples are for a single-ended input configuration.

Example 1: Let $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}, \mathrm{REF}^{+}=4 \mathrm{~V}, \mathrm{REF}^{-}=1 \mathrm{~V}$ and $\mathrm{COM}=\mathrm{OV}$. Unipolar mode of operation. The resulting input span is $0 \mathrm{~V} \leq \mathrm{IN}^{+} \leq 3 \mathrm{~V}$.

## LTC1293/LTC1294/LTC1296

## APPLICATIONS INFORMATION

Example 2: The same conditions as Example 1 except $C O M=1 \mathrm{~V}$. The resulting input span is $1 \mathrm{~V} \leq \mathrm{IN}^{+} \leq 4 \mathrm{~V}$. Note if $\mathrm{IN}^{+} \geq 4 \mathrm{~V}$ the resulting $\mathrm{D}_{\text {OUT }}$ word is all 1 's. If $\mathrm{IN}^{+} \leq 1 \mathrm{~V}$ then the resulting $\mathrm{D}_{\text {Out }}$ word is all 0's.
Example 3: Let $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~V}^{-}=-5 \mathrm{~V}, \mathrm{REF}^{+}=4 \mathrm{~V}, \mathrm{REF}^{-}=1 \mathrm{~V}$ and $C O M=1 \mathrm{~V}$. Bipolar mode of operation. The resulting input span is $-2 \mathrm{~V} \leq \mathrm{IN}^{+} \leq 4 \mathrm{~V}$.
For differential input configurations with the same conditions as in the above three examples the resulting input spans are as follows:

Example 1 (Diff.): $\mathrm{NN}^{-} \leq \mathrm{IN}^{+} \leq \mathbb{I N}^{-}+3 \mathrm{~V}$.
Example 2 (Diff.): $\mathbb{N}^{-} \leq \mathbb{I N}^{+} \leq \mathbb{N}^{-}+3 V$.
Example 3 (Diff.): $I N^{-}-3 \mathrm{~V} \leq \mathrm{IN}^{+} \leq \mathrm{IN}^{-}+3 \mathrm{~V}$.

## MSB-First/LSB-First (MSBF)

The output data of the LTC1293/4/6 is programmed for MSB-first or LSB-first sequence using the MSB bit. When the MSBF bit is a logical one, data will appear on the $D_{\text {OUT }}$ line in MSB-first format. Logical zeroes will be filled in indefinitely following the last data bit to accommodate longer word lengths required by some microprocessors. When the MSBF bit is a logical zero, LSB first data will follow the normal MSB first data on the DOUT line. In the bipolar mode the sign bit will fill in after the MSB bit for MSBF $=0$ (see Operating Sequence).

## Power Shutdowns (PS)

The power shutdown feature of the LTC1293/4/6 is activated by making the PS bit a logical zero. If $\overline{C S}$ remains low after the PS bit has been received, a 12-bit $\mathrm{D}_{\text {Out }}$ word with

Operating Sequence
Example: Differential Inputs ( $\mathrm{CH}^{+}$, $\mathrm{CH}^{-}$), Unipolar Mode


MSB-FIRST DATA (MSBF $=0$ )


## APPLICATIONS IMFORMATION

Power Shutdown Operating Sequence<br>Example: Differential Inputs ( $\mathrm{CH}^{+}$, $\mathrm{CH5}^{-}$), Unipolar Mode and MSB-First Data


*STOPPING THE CLOCK WILL HELP REDUCE POWER CONSUMPTION.
$\overline{C S}$ CAN BE BROUGHT HIGH ONCE THE DIN WORD HAS BEEN CLOCKED IN.
all logical ones will be shifted out followed by logical zeroes till $\overline{\mathrm{CS}}$ goes high. Then the $\mathrm{D}_{\text {Out }}$ line will go into its high impedance state. The LTC 1293/4/6 will remain in the shutdown mode till the next $\overline{C S}$ cycle. There is no warmup or wait period required after coming out of the power shutdown cycle so a conversion can commence after $\overline{\mathrm{CS}}$ goes low (see PowerShutdown Operating Sequence). The LTC1296 has a System Shutdown Output pin ( $\overline{\mathrm{SSO}}$ ) which will go low when power shutdown is activated. The pin will stay low till next $\overline{\mathrm{CS}}$ cycle.

## Microprocessor Interfaces

The LTC1293/4/6 can interface directly (without external hardware) to most popular microprocessors (MPU) synchronous serial formats (see Table 1). If an MPU without a dedicated serial port is used, then three of the MPU's parallel port lines can be programmed to form the serial link to the LTC1293/4/6. Included here are one serial interface example and one example showing a parallel port programmed to form the serial interface.

## Microprocessor Interfaces

The LTC1293/4/6 can interface directly (without external hardware) to most popular microprocessors (MPU) synchronous serial formats (see Table 1). If an MPU without a dedicated serial port is used, then three of the MPU's parallel port lines can be programmed to form the serial link to the LTC1293/4/6.

Table 1. Microprocessor with Hardware Serial Interfaces Compatible with the LTC1293/4/6**

| PART NUMBER | TYPE OF INTERFACE |
| :--- | :--- |
| Motorola |  |
| MC6805S2, S3 | SPI |
| MC68HC11 | SPI |
| MC68HC05 | SPI |
| RCA |  |
| CDP68HC05 | SPI |
| Hitachi |  |
| HD6305 | SCI Synchronous |
| HD6301 | SCI Synchronous |
| HD63701 | SCI Synchronous |
| HD6303 | SCI Synchronous |
| HD64180 | SCI Synchronous |
| National Semiconductor |  |
| COP400 Family | MICROWIRE |
| COP800 Family | MCROWIRE/PLUS |
| NS8050U | MICROWIRE/PLUS |
| HPC16000 Family | MICROWIRE/PLUS |
| Texas Instruments |  |
| TMS7002 | Serial Port |
| TMS7042 | Serial Port |
| TMS70C02 | Serial Port |
| TMS70C42 | Serial Port |
| TMS32011* | Serial Port |
| TMS32020 | Serial Port |
| TMS370C050 | SPI |

*. Requires external hardware
** Contact factory for interface information for processors not on this list
$\dagger$ MICROWIRE and MICROWIRE/PLUS are trademarks of National Semiconductor Corp.

## APPLICATIONS INFORMATION

## Motorola SPI (MC68HC11)

The MC68HC11 has been chosen as an example of an MPU with a dedicated serial port. This MPU transfers data MSBfirst and in 8-bit increments. The $\mathrm{D}_{\text {IN }}$ word sent to the data register starts the SPI process. With three 8-bit transfers, the $A / D$ result is read into the MPU. The second 8 -bit transfer clocks B11 through B8 of the A/D conversion result into the processor. The third 8-bit transfer clocks the remaining bits B 7 through BO into the MPU. The data is right justified in the two memory locations. ANDing the second byte with $0 D_{\text {HEX }}$ clears the four most significant bits. This operation was not included in the code. It can be inserted in the data gathering loop or outside the loop when the data is processed.

## Interfacing to the Parallel Port of the Intel 8051 Family

The Intel 8051 has been chosen to show the interface between the LTC1293/4/6 and parallel port microprocessors. Usually the signals $\overline{C S}, D_{I N}$ and CLK are generated on three port lines and the $D_{\text {OUT }}$ signal is read on a fourth port line. This works very well. One can save a line by tying the $D_{\text {IN }}$ and $D_{\text {OUT }}$ lines together. The 8051 first sends the start bit and $D_{\text {IN }}$ to the LTC1294 over the line connected to P1.2. Then P1.2 is reconfigured as an input and the 8051 reads back the 12 -bit $A / D$ result over the same data line.

Data Exchange Between LTC1294 and MC68HC11


Hardware and Software Interface to Motorola MC68HC11


LTC1293 TDO1a

## LTC1293/LTC1294/LTC1296

## APPLICATIONS INFORMATION

MC68HC11 CODE


Hardware and Software Interface to Intel 8051


Hardware and Software Interface to Intel 8051


LTC1293 TDO2a

## APPLICATIONS IMFORMATION

8051 CODE

| LABEL | MNEMONIC | OPERAND | COMMENTS | LABEL | MNEMONIC | OPERAND | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SETB | P1.4 | $\overline{\text { CS }}$ GOES HIGH |  | CLR | P1.3 | CLK GOES LOW |
| CONT | MOV | A,\#87H | DIN WORD FOR LTC1294 |  | CLR | A | CLEAR ACC |
|  | CLR | P1.4 | CS GOES LOW |  | RLC | A | ROTATE DATA BIT (B3) INTO ACC |
|  | MOV | R4,\#08H | LOAD COUNTER |  | MOV | C,P1.2 | READ DATA BIT INTO CARRY |
| L00P1 | RLC | A | ROTATE DIN BIT INTO CARRY |  | RLC | A | ROTATE DATA BIT (B2) INTO ACC |
|  | CLR | P1.3 | CLK GOES LOW |  | SETB | P1.3 | CLK GOES HIGH |
|  | MOV | P1.2, C | OUTPUT DIN BIT TO LTC1294 |  | CLR | P1.3 | CLK GOES LOW |
|  | SETB | P1.3 | CLK GOES HIGH |  | MOV | C,P1.2 | READ DATA BIT INTO CARRY |
|  | DJNZ | R4,L00P1 | NEXT DIN BIT |  | RLC | A | ROTATE DATA BIT (B1) INTO ACC |
|  | MOV | P1,\#04H | P1.2 BECOMES AN INPUT |  | SETB | P1.3 | CLK GOES HIGH |
|  | CLR | P1.3 | CLK GOES LOW |  | CLR | P1.3 | CLK GOES LOW |
|  | MOV | R4,\#09H | LOAD COUNTER |  | MOV | C,P1.2 | READ DATA BIT INTO CARRY |
| L00P | MOV | C,P1.2 | READ DATA BIT INTO CARRY |  | SETB | P1.4 | $\overline{\text { CS GOES HIGH }}$ |
|  | RLC | A | ROTATE DATA BIT (B3) INTO ACC |  | RRC | A | ROTATE DATL, BIT (BO) INTO ACC |
|  | SETB | P1.3 | CLK GOES HIGH |  | RRC | A | ROTATE RIGHT INTO ACC |
|  | CLR | P1.3 | CLK GOES LOW |  | RRC | A | ROTATE RIGHT INTO ACC |
|  | DJNZ | R4,LOOP | NEXT DOUT BIT |  | RRC | A | ROTATE RIGHT INTO ACC |
|  | MOV | R2,A | STORE MSBS IN R2 |  | MOV | R3,A | STORE LSBs IN R3 |
|  | MOV | C,P1. 2 P1 3 | READ DATA BIT INTO CARRY |  | AJMP | CONT | START NEXT CONVERSION |
|  | SETB | P1.3 | CLK GOES HIGH |  |  |  |  |



Figure 3. Several LTC1294 Sharing One 3-Wire Serial Interface

## Sharing the Serial Interface

The LTC1293/4/6 can share the same 3 -wire serial interface with other peripheral components or other LTC1293/ 4/6's (Figure3). Now, the $\overline{C S}$ signals decide which LTC1293/ $4 / 6$ is being addressed by the MPU.

## ANALOG CONSIDERATIONS

## Grounding

The LTC1293/4/6 should be used with an analog ground plane and single point grounding techniques. Do not use wire wrapping techniques to breadboard and evaluate the
device. To achieve the optimum performance use a PC board. The analog ground pin (AGND) should be tied directly to the ground plane with minimum lead length (a low profile socket is fine). The digital ground pin (DGND) also can be tied directly to this ground pin because minimal digital noise is generated within the chip itself. $V_{\text {CC }}$ should be bypassed to the ground plane with a $22 \mu \mathrm{~F}$ (minimum value) tantalum with leads as short as possible and as close as possible to the pin. A $0.1 \mu \mathrm{~F}$ ceramic disk also should be placed in parallel with the $22 \mu \mathrm{~F}$ and again with leads as short as possible and as close to $V_{C C}$ as possible. $A V_{C C}$ and $D V_{C C}$ should be tied together on the

## LTC1293/LTC1294/LTC1296

## APPLICATIONS INFORMATION

LTC1294. Figure 4 shows an example of an ideal LTC1293/ $4 / 6$ ground plane design for a two sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.


Figure 4. Ground Plane for the LTC1293/4/6

## Bypassing

For good performance, $V_{C C}$ must be free of noise and ripple. Any changes in the $V_{C C}$ voltage with respect to ground during a conversion cycle can induce errors or noise in the output code. $V_{C C}$ noise and ripple can be kept below 0.5 mV by bypassing the $V_{\text {CC }}$ pin directly to the analog ground plane with a minimum of $22 \mu \mathrm{~F}$ tantalum capacitor and with leads as short as possible. The lead from the device to the $V_{C C}$ supply also should be kept to a minimum and the $V_{\text {CC }}$ supply should have a low output impedance such as obtained from a voltage regulator (e.g., LT323A). For high frequency bypassing a $0.1 \mu \mathrm{~F}$ ceramic disk placed in parallel with the $22 \mu \mathrm{~F}$ is recommended. Again the leads should be kept to a minimum. Figure 5 and 6 show the effects of good and poor $V_{C C}$ bypassing.


Figure 5. Poor VCC Bypassing. Noise and Ripple Can Cause A/D Errors.


Figure 6. Good VCC Bypassing Keeps Noise and Ripple on VCC Below 1mV

## Analog Inputs

Because of the capacitive redistribution $A / D$ conversion techniques used, the analog inputs of the LTC1293/4/6 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. If large source resistances are used or if slow settling op amps drive the inputs, take care to insure the transients caused by the current spikes settle completely before the conversion begins.


Figure 7. Analog Input Equivalent Circuit

## APPLICATIONS INFORMATION

## Source Resistance

The analog inputs of the LTC1293/4/6 look like a 100pF capacitor ( $\mathrm{C}_{\text {IN }}$ ) in series with a $500 \Omega$ resistor ( $\mathrm{R}_{\mathrm{ON}}$ ). $\mathrm{C}_{\text {IN }}$ gets switched between (+) and (-) inputs once during each conversion cycle. Large external source resistors and capacitances will slow the settling of the inputs. It is important that the overall RC time constant is short enough to allow the analog inputs to settle completely within the allowed time.

## " + " Input Settling

The input capacitor is switched onto the " + " input during the sample phase (tsMPL, see Figure 8). The sample period $21 / 2$ CLK cycles before a conversion starts. The voltage on the " + " input must settle completely within the sample period. Minimizing $\mathrm{R}_{\text {SOURCE }}+$ and C 1 will improve the settling time. If large "+" input source resistance must be used, the sample time can be increased by using a slower CLK frequency. With the minimum possible sample time of $2.5 \mu \mathrm{~s} \mathbf{R}_{\text {SOURCE }}+<\mathbf{1 . 5 k \Omega}$ and $\mathrm{C} 1<20 \mathrm{pF}$ will provide adequate settling time.

## "-" Input Settling

At the end of the sample phase the input capacitor switches to the "-" input and the conversion starts (see Figure 8). During the conversion, the " + " input voltage is effectively "held" by the sample and hold and will not affect the conversion result. It is critical that the "-" input voltage be free of noise and settle completely during the first CLK cycle of the conversion. Minimizing RSOURCE- and C2 will improve settling time. If large "-" input source resistance must be used the time can be extended by using a slower CLK frequency. At the maximum CLK frequency of 1 MHz , $\mathrm{R}_{\text {SOURCE }}-<250 \Omega$ and $\mathrm{C} 2<20 \mathrm{pF}$ will provide adequate settling.

## Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settles within the allowed time (see Figure 8). Again the " + " and " - " input sampling times can be extended as described above to accommodate slower op amps. Most op amps including the LT1006 and LT1013 single supply op amps can be made to settle


Figure 8. " + " and " - " Input Settling Windows

## APPLICATIONS INFORMATION

within the minimum settling windows of $2.5 \mu \mathrm{~S}$ (" + " input) and $1 \mu \mathrm{~S}($ " - " input) that occurs at the maximum clock rate of 1 MHz . Figures 9 and 10 show examples of adequate and poor op amp settling.


Figure 9. Adequate Settling of Op Amp Driving Analog Input


HORIZONTAL: $20 \mu \mathrm{~s} / \mathrm{DIV}$
Figure 10. Poor Op Amp Settling Can Cause A/D Errors

## RC Input Filtering

It is possible to filter the inputs with an RC network as shown in Figure 11. For large values of $C_{F}(e . g$., $1 \mu \mathrm{~F})$ the capacitive input switching currents are averaged into a net DC current. A filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the $D C$ current is approximately $I_{D C}$ $=100 \mathrm{pF} \times \mathrm{V}_{\text {IN }} / \mathrm{t}_{\mathrm{CYC}}$ and is roughly proportional to $\mathrm{V}_{\mathrm{IN}}$. When running at the minimum cycle time of $21.5 \mu \mathrm{~s}$, the input current equals $23 \mu \mathrm{~A}$ at $\mathrm{V}_{I N}=5 \mathrm{~V}$. Here a filter resistor of $5 \Omega$ will cause 0.1 LSB of full-scale error. If a larger filter resistor must be used, errors can be reduced by increasing


Figure 11. RC Input Filtering
the cycle time as shown in the typical performance characteristic curve Maximum Filter Resistor vs Cycle Time.

## Input Leakage Current

Input leakage currents also can create errors if the source resistance gets too large. For example, the maximum input leakage specification of $1 \mu \mathrm{~A}$ (at $125^{\circ} \mathrm{C}$ ) flowing through a source resistance of $1 \mathrm{k} \Omega$ will cause a voltage drop of 1 mV or 0.8 LSB . This error will be much reduced at lower temperatures because leakage drops rapidly (see typical performance characteristic curve Input Channel Leakage Current vs Temperature).

## SAMPLE AND HOLD

## Single-Ended Input

The LTC1293/4/6 provides a built-in sample and hold (S\&H) function for all signals acquired in the single-ended mode (COM pin grounded). The sample and hold allows the LTC1293/4/6 to convert rapidly varying signals (see typical performance characteristic curve of S\&H Acquisition Time vs Source Resistance). The input voltage is sampled during the $\mathrm{t}_{\mathrm{SMPL}}$ time as shown in Figure 8. The sampling interval begins as the bit preceding the MSBF bit is shifted in and continues until the falling edge of the PS bit is received. On this falling edge the S\&H goes into the hold mode and the conversion begins.

## Differential Input

With a differential input the $A / D$ no longer converts a single voltage but converts the difference between two voltages. The voltage on the selected " + " input is sampled and held and can be rapidly time varying. The voltage on the "-" pin must remain constant and be free of noise and ripple throughout the conversion time. Otherwise the differencing operation will not be done accurately. The conversion time is 12 CLK cycles. Therefore a change in the -IN input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the -IN input this error would be:

$$
V_{E R R O R(M A X)}=\left(2 \pi f_{(-)} V_{\text {PEAK }}\right)\left(\frac{12}{f_{\mathrm{CLK}}}\right)
$$

Where $f_{(-)}$is the frequency of the "-" input voltage, $V_{\text {PEAK }}$ is its peak amplitude and $\mathrm{f}_{\mathrm{CLK}}$ is the frequency of the CLK.

## APPLICATIONS IMFORMATION

Usually $\mathrm{V}_{\text {ERROR }}$ will not be significant. For a 60 Hz signal on the "-" input to generate a 0.25 LSB error $(300 \mu \mathrm{~V})$ with the converter running at CLK $=1 \mathrm{MHz}$, its peak value would have to be 66 mV . Rearranging the above equation the maximum sinusoidal signal that can be digitized to a given accuracy is given as:

$$
f_{(-) M A X}=\left(\frac{V_{\text {ERROR (MAX) }}}{2 \pi V_{\text {PEAK }}}\right)\left(\frac{f_{\text {CLK }}}{12}\right)
$$

For 0.25 LSB error $(300 \mu \mathrm{~V})$ the maximum input sinusoid with a 5 V peak amplitude that can be digitized is 0.8 Hz . Unused inputs should be tied to the ground plane.

## Reference Input

The voltage on the reference input of the LTC1293/4/6 determines the voltage span of the $A / D$ converter. The reference input has transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 12). During each bit test of the conversion (every CLK cycle) a capacitive current spike will be generated on the reference pin by the A/D. These current spikes settle quickly and do not cause a problem. If slow settling circuitry is used to drive the reference input, take care to insure that transients caused by these current spikes settle completely during each bit test of the conversion.


Figure 12. Reference Input Equivalent Circuit
Figure 13 and 14 show examples of both adequate and poor settling. Using a slower CLK will allow more time for the reference to settle. Even at the maximum CLK rate of 1 MHz most references and op amps can be made to settle within the $1 \mu s$ bit time. For example the LT1027 will settle adequately or with a $10 \mu \mathrm{~F}$ bypass capacitor at $\mathrm{V}_{\text {REF }}$ the LT1021 also can be used.


Figure 13. Adequate Reference Settling (LT1027)


HORIZONTAL: $1 \mu \mathrm{~S} / \mathrm{DIV}$
Figure 14. Poor Reference Settling Can Cause A/D Errors

## Reduced Reference Operation

The effective resolution of the LTC1293/4/6 can be increased by reducing the input span of the converter. The LTC1293/4/6 exhibits good linearity over a range of reference voltages (see typical performance characteristics curves of Change in Linearity vs Reference Voltage and Change in Gain Error vs Reference Voltage). Care must be taken when operating at low values of $V_{\text {REF }}$ because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. Offset and Noise are factors that must be considered when operating at low $V_{\text {REF }}$ values. For the LTC1293 REF- has been tied to the AGND pin. Any voltage drop from the AGND pin to the ground plane will cause a gain error.

## Offset with Reduced $\mathrm{V}_{\text {REF }}$

The offset of the LTC1293/4/6 has a larger effect on the output code when the $A / D$ is operated with a reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical performance characteristic curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSB's is related to reference voltage for a typical value of $\mathrm{V}_{0 S}$. For example a $\mathrm{V}_{0 S}$ of 0.1 mV , which is 0.1 LSB with a 5 V reference becomes 0.4 LSB with

## APPLICATIONS INFORMATION

a 1.25 reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the "-" input to the LTC1293/4/6.

## Noise with Reduced $V_{\text {REF }}$

The total input referred noise of the LTC1293/4/6 can be reduced to approximately $200 \mu \mathrm{~V}$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5 V reference input but will become a larger fraction of an LSB as the size of the LSB is reduced. The typical performance characteristic curve of Noise Error vs Reference Voltage shows the LSB contribution of this $200 \mu \mathrm{~V}$ of noise.
For operation with a 5 V reference, the $200 \mu \mathrm{~V}$ noise is only 0.16 LSB peak-to-peak. Here the LTC1293/4/6 noise will contribute virtually no uncertainty to the output code. For reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 1.25 V reference, this $200 \mu \mathrm{~V}$ noise is 0.64 LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.64 LSB. Now averaging readings may be necessary.
This noise data was taken in a very clean test fixture. Any setup induced noise (noise or ripple on $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {REF }}$ or $\mathrm{V}_{\text {IN }}$ ) will add to the internal noise. The lower the reference voltage used, the more critical it becomes to have a noisefree setup.

## Gain Error due to Reduced $V_{\text {REF }}$

The gain error of the LTC1294/6 is very good over a wide range of reference voltages. The error component that is seen in the typical performance characteristics curve Change in Gain Error vs Reference Voltage for the LTC1293 is due the voltage drop on the AGND pin from the device to the ground plane. To minimize this error the LTC1293 should be soldered directly onto the PC board. The internal reference point for $\mathrm{V}_{\text {REF }}$ is tied to $A G N D$. Any voltage drop in the AGND pin will make the reference voltage, internal to the device, less than what is applied externally (Figure 15). This drop is typically $400 \mu \mathrm{~V}$ due to the product of the pin resistance ( $\mathrm{R}_{\text {PIN }}$ ) and the LTC1293 supply current. For
example, with $\mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}$ this will result in a gain error change of -1.0 LSB from the gain error measured with $V_{\text {REF }}=5 \mathrm{~V}$.


Figure 15. Parasitic Pin Resistance (RPIN)

## LTC1293/4/6 AC Characteristics

Two commonly used figures of merit for specifying the dynamic performance of the A/Ds in digital signal processing applications are the Signal-to-Noise Ratio (SNR) and the "effective number of bits"(ENOB). SNR is the ratio of the RMS magnitude of the fundamental to the RMS magnitude of all the non-fundamental signals up to the Nyquist frequency (half the sampling frequency). The theoretical maximum SNR for a sine wave input is given by:

$$
\text { SNR }=(6.02 \mathrm{~N}+1.76 \mathrm{~dB})
$$

where $N$ is the number of bits. Thus the SNR depends on the resolution of the $A / D$. For an ideal 12 -bit $A / D$ the SNR is equal to 74 dB . A Fast Fourier Transform (FFT) plot of the output spectrum of the LTC1294 is shown in Figures 16a and 16 b . The input ( $\mathrm{f}_{\mathrm{IN}}$ ) frequencies are 1 kHz and 22 kHz with the sampling frequency ( $\mathrm{f}_{\mathrm{S}}$ ) at 45.4 kHz . The SNR obtained from the plot are 72.7 dB and 72.5 dB .

Rewriting the SNR expression it is possible to obtain the equivalent resolution based on the SNR measurement.

$$
N=\left(\frac{S N R-1.76 \mathrm{~dB}}{6.02}\right)
$$

This is the so-called effective number of bits (ENOB). For the example shown in Figures 16a and $16 \mathrm{~b}, \mathrm{~N}=11.8$ bits. Figure 17 shows a plot of ENOB as a function of input frequency. The top curve shows the A/D's ENOB remains at 11.8 for input frequencies up to $\mathrm{f}_{\mathrm{S}} / 2$ with $\pm 5 \mathrm{~V}$ supplies.

## APPLICATIONS INFORMATION



1293 F16a
Figure 16a. LTC1294 FFT Plot $f_{I_{N}}=1 \mathrm{kHz}, \mathrm{f}_{\mathrm{S}}=45.4 \mathrm{kHz}$, SNR $=72.7 \mathrm{~dB}$ with $\pm 5 \mathrm{~V}$ Supplies

${ }^{12237} 160$
Figure 16b. LTC1294 FFT Plot $\mathrm{f}_{\mathrm{N}}=22 \mathrm{kHz}, \mathrm{f}_{\mathrm{S}}=45.4 \mathrm{kHz}$,
SNR $=72.5 \mathrm{~dB}$ with $\pm 5 \mathrm{~V}$ Supplies


Figure 17. LTC1294 ENOB vs Input Frequency


Figure 18. LTC1294 FFT Plot $\mathfrak{f}_{\mathbb{N}} 1=5.1 \mathrm{kHz}, \mathfrak{f}_{\mathbb{N}} 2=5.6 \mathrm{kHz}, \mathfrak{f}_{\mathrm{S}}=45.4 \mathrm{kHz}$ with $\pm 5 \mathrm{~V}$ Supplies

For +5 V supplies the ENOB decreases more rapidly. This is due predominantly to the 2nd harmonic distortion term.

Figure 18 shows a FFT plot of the output spectrum for two tones applied to the input of the A/D. Nonlinearities in the $A / D$ will cause distortion products at the sum and difference frequencies of the fundamentals and products of the fundamentals. This is classically referred to as intermodulation distortion (IMD).

## Overvoltage Protection

Applying signals to the LTC1293/4/6's analog inputs that exceed the positive supply or that go below $\mathrm{V}^{-}$will degrade the accuracy of the $A / D$ and possibly damage the device. For example this condition would occur if a signal is applied to the analog inputs before power is applied to the LTC1293/4/6. Another example is the input source is operating from different supplies of larger value than the LTC1293/4/6. These conditions should be prevented either with proper supply sequencing or by use of external circuitry to clamp or current limit the input source. There are two ways to protect the inputs. In Figure 19 diode clamps from the inputs to $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}^{-}$are used. The second method is to put resistors in series with the analog inputs for current limiting. As shown in Figure 20a, a $1 \mathrm{k} \Omega$ resistor is enough to stand off $\pm 15 \mathrm{~V}$ ( 15 mA for only one channel). If more than one channel exceeds the supplies than the following guidelines can be used. Limit the current to 7 mA per channel and 28 mA for all channels.

6-135

## APPLICATIONS INFORMATION

This means four channels can handle 7 mA of input current each. Reducing CLK frequency from a maximum of 1 MHz (See typical performance characteristics curves Maximum CLK Frequency vs Source Resistance and Sample and Hold Acquisition Time vs Source Resistance) allows the use of larger current limiting resistors. The " + " input can accept a resistor value of $1 \mathrm{k} \Omega$ but the "-" input cannot accept more than $250 \Omega$ when the maximum clock frequency of 1 MHz is used. If the LTC1293/4/6 is clocked at the maximum clock frequency and $250 \Omega$ is not enough to current limit the "-" input source then the clamp diodes are recommended (Figures 20a and 20b). The reason for the limit on the resistor value is the MSB bit test is affected by the value of the resistor placed at the "-" input (see discussion on Analog Inputs and the typical performance characteristics curve Maximum CLK Frequency vs Source Resistance).
If $V_{C C}$ and $V_{\text {REF }}$ are not tied together, then $V_{C C}$ should be turned on first, then $\mathrm{V}_{\text {REF }}$. If this sequence cannot be met connecting a diode from $\mathrm{V}_{\text {REF }}$ to $\mathrm{V}_{\text {CC }}$ is recommended (see Figure 21).
For dual supplies (bipolar mode) placing two Schottky diodes from $V_{C C}$ and $V^{-}$to ground (Figure 22) will prevent


Figure 19. Overvoltage Protection for Inputs


Figure 20a. Overvoltage Protection for Inputs


Figure 20b. Overvoltage Protection for Inputs
power supply reversal from occuring when an input source is applied to the analog MUX before power is applied to the device. Power supply reversal occurs, for example, if the input is pulled below $\mathrm{V}^{-}$. $\mathrm{V}_{C C}$ will then pull a diode drop below ground which could cause the device not to power up properly. Likewise, if the input is pulled above $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}^{-}$ will be pulled a diode drop above ground. If no inputs are present on the MUX, the Schottky diodes are not required if $\mathrm{V}^{-}$is applied first then $\mathrm{V}_{\text {cc }}$.
Because a unique input protection structure is used on the digital input pins, the signal levels on these pins can exceed the device $V_{C C}$ without damaging the device.


Figure 21


Figure 22. Power Supply Reversal

## APPLICATIONS INFORMATION

## A "Quick Look" Circuit for the LTC1294/6

Users can get a quick look at the function and timing of the LTC1294/6 by using the following simple circuit (Figure 23). $\mathrm{V}_{\text {REF }}$ is tied to $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{D}_{\text {IN }}$ is tied high which means $\mathrm{V}_{\text {IN }}$ should be applied to the CH 7 with respect to COM. A

Unipolar conversion is requested and the data is output MSB first. CS is driven at $1 / 64$ the clock rate by the CD4520 and $D_{\text {OUT }}$ outputs the data. The output data from the $\mathrm{D}_{\text {OUt }}$ pin can be viewed on an oscilloscope that is set up to trigger on the falling edge of $\overline{C S}$ (Figure 24).


Figure 23. "Quick Look" Circuit for the LTC1294/6


Figure 24. Scope Trace of the LTC1294/6 "Quick Look" Circuit Showing A/D Output 101010101010 (АААНЕХ)

## TYPICAL APPLICATIONS

## Digitally Linearized Platinum RTD Signal Conditioner



## LTC1293/LTC1294/LTC1296

## TYPICAL APPLICATIONS

Micropower, 5000V Opto-Isolated, Multichannel,12-Bit Data Acquisition System is Accessed Once Every Two Seconds


## SECTION 7-VOLTAGE REFEREnCES

SECTION 7-VOLTAGE REFERENCES
INDEX ..... 7-2
SELECTION GUIDES ..... 7-3
PROPRIETARY PRODUCTS
LT1027, Precision 5V Reference ..... 7-6
LT1431, Programmable Reference ..... 7-13

| 1.25V Output |  | 6.9V to 6.95V Output |  |
| :---: | :---: | :---: | :---: |
| T.C. <br> ACCURACY |  | T.C. <br> ACCURACY |  |
|  |  | L LTZ1000 LM329A |  |
| *LT1034-1.2 | *LT1034B-1.2 | LM399A LTZ1000 |  |
| *LT1004-1.2 | *LT1034-1.2 | LM399 LM329B |  |
| *LM385B-1.2 | *LM385B-1.2 | LM329A LM329C |  |
| *LM385-1.2 | *LM385-1.2 | $\begin{aligned} & \text { LM329B } \\ & \text { LM329C } \end{aligned}$ | $\begin{aligned} & \text { LM329D } \\ & \text { LM399A } \end{aligned}$ |
|  |  |  |  |
| 2.5V Output |  |  |  |
| T.C. ACCURACY <br> LT1019C-2.5 LT580M |  | 7V Output |  |
|  |  | T.C. | ACCURACY |
| LT1009C-2.5 | LT1019C-2.5 | L LT1021B-7 |  |
| LT580M | LT1009-2.5 | - LT1021D-7 | LT1021D-7 |
| LT1034B-2.5 LT580L | LT580L | LT1034 | LT1034 |

## VOLTAGE REFERENCE SELECTION GUIDE

military

| VOLTAGE <br> $V_{z}$ <br> $(V)$ <br> 123 | VOLTAGE TOLERANCE MAXIMUM $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | PART NUMBER | TEMPERATURE DRIFT, ppm/ $/ \mathrm{C}$ OR mV CHANGE | OPERATING CURRENT RANGE (OR SUPPLY CURRENT) | PACKAGE TYPE | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1.235 | $\begin{aligned} & \pm 0.32 \% \\ & \pm 1 \% \\ & \pm 1 \% \\ & \pm 1 \% \end{aligned}$ | LT1004M-1.2 <br> LM185-1.2 <br> LT1034BM-1. 2 <br> LT1034M-1.2 | 20ppm (typ) <br> 20ppm (typ) <br> 20ppm (max) <br> 40ppm (max) | $10 \mu \mathrm{~A}$ to 20 mA <br> $10 \mu \mathrm{~A}$ to 20 mA <br> $20 \mu \mathrm{~A}$ to 20 mA <br> $20 \mu \mathrm{~A}$ to 20 mA | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Micropower <br> Micropower <br> Low TC Micropower with <br> 7V Aux Reference <br> Low TC Micropower with <br> 7V Aux Reference |
| 2.5 | $\begin{aligned} & \pm 0.5 \% \\ & \pm 0.2 \% \\ & \pm 0.05 \% \\ & \pm 0.2 \% \\ & \pm 1 \% \\ & \pm 1 \% \\ & \pm 2 \% \\ & \pm 1 \% \\ & \pm 1.5 \% \\ & \pm 1 \% \\ & \pm 0.4 \% \\ & \pm 0.4 \% \end{aligned}$ | LT1004M-2.5 <br> LT1009M <br> LT1019AM-2.5 <br> LT1019M-2.5 <br> LT1034BM-2.5 <br> LT1034M-2.5 <br> LM136-2.5 <br> LM136A-2.5 <br> LM185-2.5 <br> LT580S <br> LT580T <br> LT580U | 20ppm (typ) <br> -18mV (max) <br> 10ppm (max) <br> 25ppm (max) <br> 20ppm (max) <br> 40ppm (max) <br> 18 mV (max) <br> 18 mV (max) <br> 20ppm (typ) <br> 55ppm (max) <br> 25ppm (max) <br> 10ppm (max) | $20 \mu \mathrm{~A}$ to 20 mA $400 \mu \mathrm{~A}$ to 10 mA <br> 1.0 mA <br> 1.2 mA <br> $20 \mu \mathrm{~A}$ to 20 mA <br> $20 \mu \mathrm{~A}$ to 20 mA <br> $400 \mu \mathrm{~A}$ to 10 mA <br> $400 \mu \mathrm{~A}$ to 10 mA <br> $20 \mu \mathrm{~A}$ to 20 mA <br> 1.5 mA <br> 1.5 mA <br> 1.5 mA | $\begin{aligned} & \text { H } \\ & \text { H } \\ & \text { H } \\ & \text { H } \\ & H \end{aligned}$ | Micropower <br> Precision <br> Precision Bandgap <br> Precision Bandgap <br> Low TC Micropower with <br> 7V Aux Reference <br> Low TC Micropower with <br> 7V Aux Reference <br> General Purpose <br> General Purpose <br> Micropower <br> 3 Terminal Low Drift <br> 3 Terminal Low Drift <br> 3 Terminal Low Drift |
| 4.5 | $\begin{aligned} & \pm 0.05 \% \\ & \pm 0.2 \% \end{aligned}$ | LT1019AM-4.5 LT1019M-4.5 | $\begin{aligned} & \text { 10ppm (max) } \\ & \text { 25ppm (max) } \end{aligned}$ | $\begin{aligned} & 1.0 \mathrm{~mA} \\ & 1.2 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Precision Bandgap Precision Bandgap |
| 5.0 | $\begin{aligned} & \pm 0.05 \% \\ & \pm 0.2 \% \\ & \pm 1 \% \\ & \pm 0.05 \% \\ & \pm 1 \% \\ & \pm 0.2 \% \\ & \pm 1 \% \\ & \pm 0.3 \% \\ & \pm 0.5 \% \end{aligned}$ | LT1019AM-5 <br> LT1019M-5 <br> LT1021BM-5 <br> LT1021CM-5 <br> LT1021DM-5 <br> LT1029AM <br> LT1029M <br> REF02A <br> REF02 | 10ppm (max) <br> 25ppm (max) <br> 5 ppm (max) <br> 20ppm (max) <br> 20ppm (max) <br> 20ppm (max) <br> 40ppm (max) <br> 8.5 ppm (max) <br> 25ppm (max) | 1.0 mA <br> 1.2 mA <br> 1.2 mA <br> 1.2 mA <br> 1.2 mA <br> $700 \mu \mathrm{~A}$ to 10 mA <br> $700 \mu \mathrm{~A}$ to 10 mA <br> 1.4 mA <br> 1.4 mA | $\begin{gathered} \mathrm{H} \\ \mathrm{H} \\ \mathrm{H} \\ \mathrm{H} \\ \mathrm{H} \\ \mathrm{H} \\ \mathrm{H} \\ \mathrm{H}, \mathrm{~J} \\ \mathrm{H}, \mathrm{~J} \end{gathered}$ | Precision Bandgap <br> Precision Bandgap <br> Very Low Drift <br> Very Tight Initial Tolerance <br> Low Cost, High Performance <br> Precision Bandgap <br> Precision Bandgap <br> Precision Bandgap <br> Precision Bandgap |
| 6.9 | $\begin{aligned} & \pm 3 \% \\ & \pm 3 \% \\ & \pm 3 \% \end{aligned}$ | LM129A LM129B LM129C | 10ppm (max) <br> 20ppm (max) <br> 50ppm (max) | $600 \mu \mathrm{~A}$ to 15 mA $600 \mu \mathrm{~A}$ to 15 mA $600 \mu \mathrm{~A}$ to 15 mA | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Low Drift Low Drift Low Cost |
| 6.95 | $\begin{aligned} & \pm 2 \% \\ & \pm 2 \% \end{aligned}$ | $\begin{aligned} & \text { LM199A } \\ & \text { LM199 } \end{aligned}$ | $\begin{aligned} & \text { 0.5ppm (max) }-55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \text { 10ppm (max) }-85^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \text { 1ppm (max) }-55^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & 15 \mathrm{pm}(\max )+85^{\circ} \mathrm{C} 0+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $500 \mu \mathrm{~A}$ to 10 mA <br> $500 \mu \mathrm{~A}$ to 10 mA | H | Ultra Low Drift Ultra Low Drift |
| 7.0 | $\begin{aligned} & \pm 0.7 \% \\ & \pm 0.7 \% \end{aligned}$ | $\begin{aligned} & \text { LT1021BM-7 } \\ & \text { LT1021DM-7 } \end{aligned}$ | $\begin{aligned} & \text { 5ppm (max) } \\ & \text { 20ppm (max) } \end{aligned}$ | $\begin{aligned} & 1.0 \mathrm{~mA} \\ & 1.0 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Low Drift/Noise, Exc Stability Low Cost, High Performance |
| 10.0 | $\begin{aligned} & \pm 0.05 \% \\ & \pm 0.2 \% \\ & \pm 0.5 \% \\ & \pm 0.05 \% \\ & \pm .5 \% \\ & \pm 0.05 \% \\ & \pm 0.1 \% \\ & \pm 0.2 \% \\ & \pm 0.3 \% \\ & \pm 0.1 \% \\ & \pm 0.05 \% \\ & \pm 0.1 \% \\ & \pm 0.1 \% \\ & \pm 0.3 \% \\ & \pm 0.5 \% \end{aligned}$ | LT1019AM-10 <br> LT1019M-10 <br> LT1021BM-10 <br> LT1021CM-10 <br> LT1021DM-10 <br> LT1031BM <br> LT1031CM <br> LT1031DM <br> LT581J <br> LT581T <br> LH0070-2 <br> LH0070-1 <br> LH0070-0 <br> REF01A <br> REF01 | 10ppm (max) <br> 25ppm (max) <br> 5 ppm (max) <br> 20ppm (max) <br> 20ppm (max) <br> 5ppm (max) <br> 15ppm (max) <br> 25ppm (max) <br> 30ppm (max) <br> 15ppm (max) <br> 6.7ppm (max) <br> 17ppm (max) <br> 33ppm (max) <br> 8.5ppm (max) <br> 25ppm (max) | 1.0 mA <br> 1.2 mA <br> 1.7 mA <br> 1.7 mA <br> 1.7 mA <br> 1.7 mA <br> 1.7 mA <br> 1.7 mA <br> 1.0 mA <br> 1.0 mA <br> 5.0 mA <br> 5.0 mA <br> 5.0 mA <br> 1.4 mA <br> 1.4 mA | H H H H H H H H H H H H H H H | Precision Bandgap <br> Precision Bandgap <br> Very Low Drift <br> Very Tight Initial Tolerance <br> Low Cost, High Performance <br> Very Low Drift <br> Very Tight Initial Tolerance <br> Low Cost, High Performance <br> 3 Terminal Low Drift <br> 3 Terminal Low Drift <br> Low Drift <br> Good Initial Tolerance <br> Low Cost, High Performance <br> Precision Bandgap <br> Precision Bandgap |

COMmERCIAL
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| $\begin{gathered} \text { VOLTAGE } \\ \mathbf{V}_{2} \\ \text { (V) } \\ \hline \end{gathered}$ | VOLTAGE TOLERANCE MAXIMUM $T_{A}=25^{\circ} \mathrm{C}$ | PART NUMBER | TEMPERATURE DRIFT, ppm/ ${ }^{\circ} \mathrm{C}$ OR mV CHANGE | OPERATING CURRENT RANGE (OR SUPPLY CURRENT) | PACKAGE TYPE | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1.235 | $\begin{aligned} & \pm 0.32 \% \\ & \pm 1 \% \\ & \pm 1 \% \\ & \pm 2 \% \\ & \pm 1 \% \end{aligned}$ | LT1004C-1.2 LT1034BC-1.2 <br> LT1034C-1.2 <br> LM385-1.2 <br> LM385B-1.2 | 20 ppm (typ) <br> 20ppm (max) <br> 40ppm (max) <br> 20ppm (typ) <br> 20ppm (typ) | $10 \mu \mathrm{~A}$ to 20 mA $20 \mu \mathrm{~A}$ to 20 mA <br> $20 \mu \mathrm{~A}$ to 20 mA <br> $15 \mu \mathrm{~A}$ to 20 mA $15 \mu \mathrm{~A}$ to 20 mA | H, S, Z H, S, Z <br> H, S, Z <br> H. Z <br> H, Z | Micropower <br> Low TC Micropower with <br> 7V Aux Reference <br> Low TC Micropower with <br> 7 V Aux Reference <br> Micropower <br> Micropower |
| 2.5 | $\begin{aligned} & \pm 0.8 \% \\ & \pm 0.2 \% \\ & \pm 0.4 \% \\ & \pm 0.05 \% \\ & \pm 0.2 \% \\ & \pm 1 \% \\ & \pm 1 \% \\ & \\ & \pm 4 \% \\ & \pm 2 \% \\ & \pm 3 \% \\ & \pm 1.5 \% \\ & \pm 3 \% \\ & \pm 1 \% \\ & \pm 0.4 \% \\ & \pm 0.4 \% \end{aligned}$ | LT1004C-2.5 <br> LT1009C <br> LT1009S8 <br> LT1019AC-2.5 <br> LT1019C-2.5 <br> LT1034BC-2.5 <br> LT1034C-2.5 <br> LM336-2.5 <br> LM336B-2.5 <br> LM385-2.5 <br> LM385B-2.5 <br> LT580J <br> LT580K <br> LT580L <br> LT580M | 20ppm (typ) 6 mV (max) 25ppm (max) 5ppm (max) $20 \mathrm{ppm}(\max )$ 20ppm (max) <br> 40ppm (max) <br> $6 m V($ max $)$ <br> 6 mV (max) <br> 20ppm (typ) <br> 20ppm (typ) <br> 85ppm (max) <br> 40ppm (max) <br> 25ppm (max) <br> 10 ppm (max) | $20 \mu \mathrm{~A}$ to 20 mA <br> $400 \mu \mathrm{~A}$ to 10 mA <br> $400 \mu \mathrm{~A}$ to 20 mA <br> 1.0 mA <br> 1.2 mA <br> $20 \mu \mathrm{~A}$ to 20 mA <br> $20 \mu \mathrm{~A}$ to 20 mA <br> $400 \mu \mathrm{~A}$ to 10 mA <br> $400 \mu \mathrm{~A}$ to 10 mA <br> $20 \mu \mathrm{~A}$ to 20 mA <br> $20 \mu \mathrm{~A}$ to 20 mA <br> 1.5 mA <br> 1.5 mA <br> 1.5 mA <br> 1.5 mA | $\begin{gathered} \mathrm{H}, \mathrm{~S}, \mathrm{Z} \\ \mathrm{H}, \mathrm{Z} \\ \mathrm{~S} \\ \mathrm{H}, \mathrm{~N} \\ \mathrm{H}, \mathrm{~N}, \mathrm{~S} \\ \mathrm{H}, \mathrm{~S}, \mathrm{Z} \\ \mathrm{H}, \mathrm{~S}, \mathrm{Z} \\ \\ \mathrm{H}, \mathrm{Z} \\ \mathrm{H}, \mathrm{Z} \\ \mathrm{H}, \mathrm{Z} \\ \mathrm{H}, \mathrm{Z} \\ H \\ H \\ H \\ H \\ H \\ \hline \end{gathered}$ | Micropower <br> Precision <br> Precision <br> Precision Bandgap <br> Precision Bandgap <br> Low TC Micropower with <br> 7 V Aux Reference <br> Low TC Micropower with <br> 7V Aux Reference <br> General Purpose <br> General Purpose <br> Micropower <br> Micropower <br> 3 Terminal Low Drift <br> 3 Terminal Low Drift <br> 3 Terminal Low Drift <br> 3 Terminal Low Drift |
| 4.5 | $\begin{aligned} & \pm 0.05 \% \\ & \pm 0.2 \% \end{aligned}$ | LT1019AC-4.5 LT1019C-4.5 | 5ppm (max) <br> 20ppm (max) | $\begin{aligned} & 1.2 \mathrm{~mA} \\ & 1.2 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \mathrm{H}, \mathrm{~N} \\ \mathrm{H}, \mathrm{~N}, \mathrm{~S} \end{gathered}$ | Precision Bandgap Precision Bandgap |
| 5.0 | $\begin{aligned} & \pm 0.05 \% \\ & \pm 0.2 \% \\ & \pm 1 \% \\ & \pm 0.05 \% \\ & \pm 1 \% \\ & \pm 0.05 \% \\ & \pm 0.05 \% \\ & \pm 0.1 \% \\ & \pm 0.2 \% \\ & \pm 1 \% \\ & \pm 1 \% \\ & \pm 2 \% \\ & \pm 0.3 \% \\ & \pm 0.5 \% \\ & \hline \end{aligned}$ | LT1019AC-5 <br> LT1019C-5 <br> LT1021BC-5 <br> LT1021CC-5 <br> LT1021DC-5 <br> LT1027C <br> LT1027D <br> LT1027E <br> LT1029AC <br> LT1029C <br> REFO2C <br> REFO2D <br> REFO2E <br> REF02H | 5ppm (max) <br> 20ppm (max) <br> 5ppm (max) <br> 20ppm (max) <br> 20ppm (max) <br> 3ppm (max) <br> 5 ppm (max) <br> 7.5 ppm (max) <br> 20ppm (max) <br> 34 ppm (max) <br> 65ppm (max) <br> 250ppm (max) <br> 8.5ppm (max) <br> 25ppm (max) | 1.2 mA <br> 1.2 mA <br> 1.2 mA <br> 1.2 mA <br> 1.2 mA <br> 2 mA <br> 2 mA <br> 2 mA <br> $700 \mu \mathrm{~A}$ to 10 mA <br> $700 \mu \mathrm{~A}$ to 10 mA <br> 1.6 mA <br> 2.0 mA <br> 1.4 mA <br> 1.4 mA | $H, N$ $H, N, S$ $H, N$ $H, N$ $H, J, N, S$ N, H N, H N, H $H, Z$ $H, Z$ $H, J, N$ $H, J, N$ $H, J, N$ $H, J, N$ | Precision Bandgap <br> Precision Bandgap <br> Very Low Drift <br> Very Tight Initial Tolerance <br> Low Cost, High Performance <br> Precision, Dynamics <br> Precision, Dynamics <br> Precision, Dynamics <br> Precision Bandgap <br> Precision Bandgap <br> Precision Bandgap <br> Bandgap <br> Precision Bandgap <br> Precision Bandgap |
| 6.9 | $\begin{aligned} & \pm 3 \% \\ & \pm 5 \% \\ & \pm 5 \% \\ & \pm 5 \% \\ & \pm 4 \% \end{aligned}$ | LM329A <br> LM329B <br> LM329C <br> LM329D <br> LTZ1000 | 10ppm (max) <br> 20ppm (max) <br> 50ppm (max) <br> 100ppm (max) <br> 0.1 ppm | $600 \mu \mathrm{~A}$ to 15 mA $600 \mu \mathrm{~A}$ to 15 mA $600 \mu \mathrm{~A}$ to 15 mA $600 \mu \mathrm{~A}$ to 15 mA 4 mA | H, Z <br> H, Z <br> H, Z <br> H, Z <br> H | Low Drift <br> Low Drift <br> General Purpose <br> General Purpose <br> Ultra Low Drift, 2ppm Long Term Stability* |
| 6.95 | $\begin{aligned} & \pm 5 \% \\ & \pm 5 \% \end{aligned}$ | $\begin{aligned} & \text { LM399 } \\ & \text { LM399A } \end{aligned}$ | $\begin{aligned} & \text { 2ppm (max) } \\ & \text { 1ppm (max) } \end{aligned}$ | $500 \mu \mathrm{~A}$ to 10 mA $500 \mu \mathrm{~A}$ to 10 mA | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Ultra Low Drift Ultra Low Drift |
| 7.0 | $\begin{aligned} & \pm 0.7 \% \\ & \pm 0.7 \% \end{aligned}$ | LT1021BC-7 LT1021DC-7 | 5ppm (max) <br> 20ppm (max) | $\begin{aligned} & 1.0 \mathrm{~mA} \\ & 1.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \mathrm{H}, \mathrm{~N} \\ \mathrm{H}, \mathrm{~N}, \mathrm{~S} \end{gathered}$ | Low Drift/Noise, Exc Stability Low Cost, High Performance |
| 10.0 | $\begin{aligned} & \pm 0.05 \% \\ & \pm 0.2 \% \\ & \pm 0.5 \% \\ & \pm 0.05 \% \\ & \pm 0.5 \% \\ & \pm 0.05 \% \\ & \pm 0.1 \% \\ & \pm 0.2 \% \\ & \pm 0.3 \% \\ & \pm 0.1 \% \\ & \pm 1 \% \\ & \pm 0.3 \% \\ & \pm 0.5 \% \end{aligned}$ | LT1019AC-10 <br> LT1019C-10 <br> LT1021BC-10 <br> LT1021CC-10 <br> LT10210C-10 <br> LT1031BC <br> LT1031CC <br> LT1031DC <br> LT581J <br> LT581K <br> REF01C <br> REF01E <br> REF01H | 5ppm (max) 20ppm (max) 5ppm (max) 20ppm (max) 20ppm (max) 5 ppm (max) 15ppm (max) 25ppm (max) 30ppm (max) 15ppm (max) 65ppm (max) 8.5ppm (max) 25ppm (max) | 1.2 mA <br> 1.2 mA <br> 1.7 mA <br> 1.7 mA <br> 1.7 mA <br> 1.7 mA <br> 1.7 mA <br> 1.7 mA <br> 1.0 mA <br> 1.0 mA <br> 1.6 mA <br> 1.4 mA <br> 1.4 mA | H, N <br> H, N, S <br> H, N <br> H, N <br> H, N, S <br> H <br> H H <br> H H <br> H <br> H, J, N <br> H, J, N <br> H, J, N | Precision Bandgap <br> Precision Bandgap <br> Very Low Drift <br> Very Tight Initial Tolerance <br> Low Cost, High Performance <br> Very Low Drift <br> Very Tight Initial Tolerance <br> Low Cost, High Performance <br> 3 Terminal Low Drift <br> 3 Terminal Low Drift <br> Precision Bandgap <br> Precision Bandgap <br> Precision Bandgap |

[^19]
## FEATURES

- Very Low Drift - $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Max TC
- Pin Compatible with LT1021-5, REF-02
- Output Sources 15 mA , Sinks 10 mA
- Excellent Transient Response Suitable for A-to-D

Reference Inputs

- Noise Reduction Pin
- Excellent Long-Term Stability
- Less Than 1ppm p-p Noise ( 0.1 Hz to 10 Hz )


## APPLICATIONS

- A-to-D and D-to-A Converters
- Digital Voltmeters
- Reference Standard
- Precision Current Source


## DESCRIPTION

The LT1027 is a precision reference with extra-low drift, superior accuracy, excellent line and load regulation and low output impedance at high frequency. This device is intended for use in 12- to 16-bit A-to-D and D-to-A systems where demanding accuracy requirements must be met without the use of power-hungry heated-substrate references. The fast-settling output recovers quickly from load transients such as those presented by A-to-D converter reference inputs. The LT1027 brings together both outstanding accuracy and temperature coefficient specifications.

The LT1027 reference is based on LTC's proprietary advanced sub-surface zener bipolar process which eliminates noise and stability problems associated with surface-breakdown devices.

## TYPICAL APPLICATION

Supplying $V_{\text {REF }}$ and $V_{C C}$ to the LTC1290 12-bit ADC


## AßSOLUTE MAXIMUM RATINGS

Supply Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) .............................................. 40V
Input-Output Voltage Differential ............................ 35V
Output to Ground Voltage ........................................ 7V
$V_{\text {TRIM }}$ to Ground Voltage
Positive 5 V
Negative ....................................................... -0.3V
Output Short Circuit Duration
$V_{I N}>20 \mathrm{~V}$.................................................. 10 sec.
VIN $\leq 20 \mathrm{~V}$.............................................. Indefinite
Operating Temperature Range
$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ LT1027C ............................................ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range
All Devices $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec.) ................ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

| TOP VIEW NC* C* | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1027ACH LT1027BCH LT1027CCH LT1027DCH LT1027ECH LT1027DMH LT1027EMH |
|  | LT1027BCN8 <br> LT1027CCN8 <br> LT1027DCN8 <br> LT1027ECN8 |
|  | LT1027ECS8 |

* CONNECTED INTERNALLY. DO NOT CONNECT EXTERNAL CIRCUITRY TO THESE PINS.


## ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=0$, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {OUT }}$ | Output Voltage (Note 1) | $\begin{aligned} & \text { LT1027A } \\ & \text { LT1027B, C, D } \\ & \text { LT1027E } \end{aligned}$ |  | $\begin{aligned} & 4.9990 \\ & 4.9975 \\ & 4.9950 \end{aligned}$ | $\begin{aligned} & 5.000 \\ & 5.000 \\ & 5.000 \end{aligned}$ | $\begin{aligned} & 5.0010 \\ & 5.0025 \\ & 5.0050 \end{aligned}$ | V V V |
| TCV ${ }_{\text {OUT }}$ | Output Voltage Temperature Coefficient (Note 2) | LT1027A, B <br> LT1027C <br> LT1027D <br> LT1027E | $\stackrel{\bullet}{\bullet}$ |  | $\begin{aligned} & 1 \\ & 2 \\ & 2 \\ & 3 \end{aligned}$ | $\begin{gathered} 2 \\ 3 \\ 5 \\ 7.5 \end{gathered}$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | Line Regulation (Note 3) | $8 \mathrm{~V} \leq \mathrm{V}_{1 \mathrm{~N}} \leq 10 \mathrm{~V}$ | $\bullet$ |  |  | $\begin{aligned} & 12 \\ & 25 \end{aligned}$ | $\begin{aligned} & \mathrm{ppm} N \\ & \mathrm{ppm} N \end{aligned}$ |
|  |  | $10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 40 \mathrm{~V}$ | $\bullet$ |  | 3 | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{ppm} / N \\ & \mathrm{ppm} / N \end{aligned}$ |
|  | Load Regulation (Note 3) | Sourcing Current $0 \leq I_{\text {OUT }} \leq 15 \mathrm{~mA}$ | $\bullet$ |  | 3 | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ | ppm/mA <br> ppm/mA |
|  |  | Sinking Current $0 \geq \mathrm{I}_{\text {OUT }} \geq-10 \mathrm{~mA}$ | $\bullet$ |  | 30 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | ppm/mA ppm/mA |

ELECTRICL CHRRACTERISTIS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{LOAD}}=0$, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply Current |  | $\bullet$ |  | 1.8 | $\begin{aligned} & 2.4 \\ & 2.8 \end{aligned}$ | mA |
|  | $V_{\text {TRIM }}$ Adjust Range |  | $\bullet$ | $\pm 30$ | $\pm 50$ |  | mV |
| $\mathrm{e}_{\mathrm{n}}$ | Output Noise (Note 4) | $0.1 \mathrm{~Hz} \leq \mathrm{f} \leq 10 \mathrm{~Hz}$ |  |  | 3 |  | $\mu \vee p$-p |
|  |  | $10 \mathrm{~Hz} \leq \mathrm{f} \leq 1 \mathrm{kHz}$ |  |  | 2.0 | 4.0 | $\mu \mathrm{V}_{\text {RMS }}$ |
|  | Temperature Hysteresis Long Term Stability | H package; $\Delta \mathrm{T}=25^{\circ} \mathrm{C}$ |  |  | 10 |  | ppm |
|  |  | H package |  |  | 20 |  | ppm/month |

The denotes specifications which apply over the operating temperature range.
Note 1: Output voltage is measured immediately after turn-on. Changes due to chip warm-up are typically less than $0.005 \%$.
Note 2: Temperature coefficient is determined by the "box" method in which the maximum $\Delta \mathrm{V}_{0 U T}$ over the temperature range is divided by $\Delta \mathrm{T}$.
Note 3: Line and load regulation measurements are done on a pulse basis. Output voltage changes due to die temperature change must be taken into account separately. Package thermal resistance is $150^{\circ} \mathrm{C} / \mathrm{W}$ for $\mathrm{TO}-5(\mathrm{H})$, $130^{\circ} \mathrm{C} / \mathrm{W}$ for plastic DIP (N8), and $180^{\circ} \mathrm{C} / \mathrm{W}$ for plastic SOIC (S8).

Note 4: RMS noise is measured with an 8 -pole bandpass filter with a center frequency of 30 Hz and a $Q$ of 1.5 . The filter output is then rectified and integrated for a fixed time period, resulting in an average, as opposed to RMS voltage. A correction factor is used to convert average to RMS. This value is then used to obtain RMS noise voltage in the 10 Hz to 1000 Hz frequency band. This test also screens for low-frequency "popcorn" noise within the bandwidth of the filter. Consult factory for $100 \% 0.1 \mathrm{~Hz}$ to 10 Hz noise testing.

## TYPICAL PGRFORMANCE CHARACTERISTICS



## TYPICAL PERFORmANCG CHARACTERISTICS


$1 \mu \mathrm{~S} / \mathrm{DIV}$

Start-Up and Turn-Off

$500 \mu \mathrm{~s} / \mathrm{DIV}$


LT1027 604

0.1 Hz to 10 Hz Output Noise

Filtering $=1$ zero at 0.1 Hz
2 poles at 10 Hz

$1 \mathrm{sec} / \mathrm{DIV}$

## APPLICATIONS INFORMATION

## Effect of Reference Drift on System Accuracy

A large portion of the temperature drift error budget in many systems is the system reference voltage. This graph indicates the maximum temperature coefficient allowable if the reference is to contribute no more than $1 / 2$ LSB error to the overall system performance. The example shown is a 12-bit system designed to operate over a temperature range from $25^{\circ} \mathrm{C}$ to $65^{\circ} \mathrm{C}$. Assuming the system calibration is performed at $25^{\circ} \mathrm{C}$, the temperature span is $40^{\circ} \mathrm{C}$. It can be seen from the graph that the temperature coefficient of the reference must be no worse than $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ if it is to contribute less than $1 / 2$ LSB error. For this reason, the LT1027 has been optimized for low drift.


## Trimming Output Voltage

The LT1027 has an adjustment pin for trimming output voltage. The impedance of the $\mathrm{V}_{\text {ADJ }}$ pin is about $20 \mathrm{k} \Omega$ with an open circuit voltage of 2.5 V . A $\pm 30 \mathrm{mV}$ guaranteed trim range is achievable by tying the $\mathrm{V}_{\text {ADJ }}$ pin to the wiper of a 10k potentiometer connecting between the output and ground. Trimming output voltage does not affect the TC of the device.

## Noise Reduction

The positive input of the internal scaling amplifier is brought out as the Noise Reduction (NR) pin. Connecting a $1 \mu \mathrm{~F}$ Mylar capacitor between this pin and ground will reduce the wideband noise of the LT1027 from $2.0 \mu \mathrm{~V}_{\mathrm{RMS}}$
to approximately $1.2 \mu \mathrm{~V}_{\mathrm{RMS}}$ in a 10 Hz to 1 kHz bandwidth. Transient response is not affected by this capacitor. Startup settling time will increase to several milliseconds due to the $7 \mathrm{k} \Omega$ impedance looking into the NR pin. The capacitor must be a low-leakage type. Electrolytics are not suitable for this application. Just 100 nA leakage current will result in a 150ppm error in output voltage. This pin is the most sensitive pin on the device. For maximum protection a guard ring is recommended. The ring should be driven from a resistive divider from $\mathrm{V}_{\text {OUT }}$ set to 4.4 V (the open circuit voltage on the NR pin).

## Transient Response

The LT1027 has been optimized for transient response. Settling Time is under $2 \mu \mathrm{~s}$ when an AC-coupled 10 mAload transient is applied to the output. The LT1027 achieves fast settling by using a class B NPN/PNP output stage. When sinking current, the device may oscillate with capacitive loads greater than 100pF. The LT1027 is stable with all capacitive loads when at no DC load or when sourcing current, although for best settling time either no output bypass capactor or a $4.7 \mu \mathrm{~F}$ tantalum unit is recommended. An $0.1 \mu \mathrm{~F}$ ceramic output capacitor will maximize output ringing and is not recommended.

## Kelvin Connections

Although the LT1027 does not have true force-sense capability, proper hook-up can improve line loss and ground loop problems significantly. Since the ground pin of the LT1027 carries only 2 mA , it can be used as a lowside sense line, greatly reducing ground loop problems on the low side of the reference. The $\mathrm{V}_{\text {OUT }}$ pin should be close to the load or connected via a heavy trace as the resistance of this trace directly affects load regulation. It is important to remember that a 1.22 mV drop due to trace resistance is equivalent to a 1LSB error in a 5VFS, 12-bit system.
The circuits in Figures 1 and 2 illustrate proper hook-up to minimize errors due to ground loops and line losses. Losses in the output lead can be further reduced by adding a PNP boost transistor if load current is 5 mA or higher. R2 can be added to further reduce current in the output sense load.

## APPLICATIONS INFORMATION



Figure 1. Standard Hook-Up

*OPTIONAL--REDUCES CURRENT IN OUTPUT SENSE LEAD
${ }^{\text {LT1027 F02 }}$

Figure 2. Driving Higher Load Currents

## APPLICATION CIRCUITS



Operating 5V Reference from 5V Supply


LT1027

## GQUIVALEAT SCHEMATIC



## Programmable Reference

## features

- Guaranteed $0.4 \%$ Initial Voltage Tolerance
- 0.12 Typical Dynamic Output Impedance
- Fast Turn-On
- Sink Current Capability, 1 mA to 100 mA
- Low Ref Pin Current


## APPLICATIONS

- Linear Regulators
- Adjustable Power Supplies
- Switching Power Supplies


## DESCRIPTION

The LT1431 is an adjustable shunt voltage regulator with 100 mA sink capability, $0.4 \%$ initial reference voltage tolerance, and $0.3 \%$ typical temperature stability. On-chip divider resistors allow the LT1431 to be configured as a 5 V shunt regulator, with $1 \%$ initial voltage tolerance and requiring no additional external components. By adding two external resistors, the output voltage may be set to any value between 2.5 V and 36 V . The nominal internal current limit of 100 mA may be decreased by including one external resistor.

A simplified three pin version, the LT1431CZ/IZ, is available for applications as an adjustable reference and is pin compatible with the TL431.


## ABSOLUTE MAXIMUM RATINGS

$\mathrm{V}^{+}, \mathrm{V}_{\text {COLLECTOR }}$ ..... 36 V
$\mathrm{V}_{\text {COMP }}, \mathrm{R}_{\text {TOP }}, \mathrm{R}_{\text {MID }}, \mathrm{V}_{\text {REF }}$ ..... 6 V
GND-F to GND-S ..... 0.7 V
Ambient Temperature RangeLT1431M
$\qquad$
LT1431I $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
LT1431C

$\qquad$
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

.

Junction Temperature Range
LT1431M ....................................... $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
LT1431I ........................................ $-40^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$
LT1431C ........................................... $0^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$ Storage Temperature Range .................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec.) ................. $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

|  | ORDER PART <br> NUMBER |  | ORDER PART NUMBER |  | ORDER PART <br> NUMBER |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | LT1431MJ8 <br> LT1431CN8 |  | $\begin{aligned} & \text { LT1431CZ } \\ & \text { LT1431IZ } \end{aligned}$ |  | $\begin{aligned} & \text { LT1431CS8 } \\ & \text { LT1431IS8 } \end{aligned}$ |
|  <br> ${ }_{8}$-LEAD PLASTIC DIP |  |  |  |  |  |

## ELECTRICAL CHRRACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{l}_{\mathrm{K}}=10 \mathrm{~mA}$, unless otherwise specified (Note 1 ).

| SYMBOL | PARAMETER | CONDITIONS |  | LT1431M/I |  |  | LT1431C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{\text {REF }}$ | Reference Voltage | $\mathrm{V}_{\mathrm{KA}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{K}}=2 \mathrm{~mA}$, (Note 2) | - | $\begin{array}{r} 2490 \\ 2465 \\ \hline \end{array}$ | 2500 | $\begin{aligned} & 2510 \\ & 2535 \\ & \hline \end{aligned}$ | $\begin{array}{r} 2490 \\ 2480 \\ \hline \end{array}$ | $2500$ | $\begin{array}{r} 2510 \\ 2520 \\ \hline \end{array}$ | mV mV |
| $\Delta \mathrm{V}_{\text {REF }} / \Delta \mathrm{T}$ | Reference Drift | $\mathrm{V}_{\mathrm{KA}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{K}}=2 \mathrm{~mA}$ | $\bullet$ |  | 50 |  |  | 30 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\frac{\Delta V_{\mathrm{REF}}}{\Delta V_{\mathrm{KA}}}$ | Voltage Ratio, Reference to Cathode (Open Loop Gain) | $\mathrm{I}_{\mathrm{K}}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{KA}}=3 \mathrm{~V}$ to 36 V | $\bullet$ |  | 0.2 | 0.5 |  | 0.2 | 0.5 | $\mathrm{mV} / \mathrm{V}$ |
| $\left\|\\|_{\text {REF }}\right\|$ | Reference Input Current | $\mathrm{V}_{\mathrm{KA}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 0.2 | $\begin{aligned} & \hline 1 \\ & 1.5 \end{aligned}$ |  | 0.2 | $\begin{aligned} & 1 \\ & 1.2 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $I_{\text {MIN }}$ | Minimum Operating Current | $\mathrm{V}_{\text {KA }}=\mathrm{V}_{\text {REF }}$ to 36V |  |  | 0.6 | 1 |  | 0.6 | 1 | mA |
| $\left\|l_{\text {OFF }}\right\|$ | Off-State Cathode Current | $\mathrm{V}_{\mathrm{KA}}=36 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}$ | $\bullet$ |  |  | $\begin{aligned} & \hline 1 \\ & 15 \end{aligned}$ |  |  | $\begin{aligned} & \hline 1 \\ & 2 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| \|leak | Off-State Collector Leakage Current | $\mathrm{V}_{\text {COLL }}=36 \mathrm{~V}, \mathrm{~V}^{+}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2.4 \mathrm{~V}$ | $\bullet$ |  |  | $\begin{aligned} & \hline 1 \\ & 5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ | ${ }_{\mu}^{\mu \mathrm{A}}$ |
| \| $\mathrm{Z}_{\mathrm{KA}} \mid$ | Dynamic Impedance | $\mathrm{V}_{\mathrm{KA}}=\mathrm{V}_{\text {REF }}, \mathrm{l}_{\mathrm{K}}=1 \mathrm{~mA}$ to $100 \mathrm{~mA}, \mathrm{f} \leq 1 \mathrm{kHz}$ |  |  |  | 0.2 |  |  | 0.2 | $\Omega$ |
| LIM | Collector Current Limit | $\mathrm{V}_{\text {KA }}=\mathrm{V}_{\text {REF }}+50 \mathrm{mV}$ | $\bullet$ | 80 |  | 360 | 100 |  | 260 | mA |
|  | 5 V Reference Output | Internal Divider Used, $\mathrm{I}_{\mathrm{K}}=2 \mathrm{~mA}$ |  | 4950 | 5000 | 5050 | 4950 | 5000 | 5050 | mV |

[^20]Note 2: The LT1431 has bias current cancellation which is effective only for $\mathrm{V}_{\mathrm{KA}} \geq 3 \mathrm{~V}$. A slight $(\approx 2 \mathrm{mV})$ shift in reference voltage occurs when $\mathrm{V}_{K A}$ drops below 3 V . For this reason, these tests are not performed at $V_{K A}=V_{\text {REF }}$.

## TYPICAL PGRFORMANCE CHARACTERISTICS




Propagation Delay vs Overdrive



Lumit vs Temperature with
External Resistor


Voltage Gain and Phase vs
Frequency



COLLECTOR $V_{\text {SAT }}$ Vs Temperature vs Current


Transconductance and Phase vs Frequency (Ref to Coll)


## LT1431

## TYPICAL PGRFORMANCE CHARACTERISTICS



BLOCK DIAGRAM


## APPLICATIONS IIFORMATION

## Pin Functions

Pin 1 COLL: Open collector of the output transistor. The maximum pin voltage is 36 V . The saturation voltage at 100 mA is approximately 1 V .

Pin 2 COMP: Base of the driver for the output transistor. This pin allows additional compensation for complex feedback systems and shutdown of the regulator. It must be left open if unused.

Pin $3 \mathrm{~V}^{+}$: Bias voltage for the entire shunt regulator. The maximum input voltage is 36 V and the minimum to operate is equal to $V_{\text {REF }}(2.5 \mathrm{~V})$. The quiescent current is typically 0.6 mA .

Pin 4 Rtop: Top of the on-chip $5 k-5 k$ resistive divider that guarantees $1 \%$ accuracy of operation as a 5 V shunt regulator with no external trim. The pin is tied to COLL for self-contained 5 V operation. It may be left open if unused. See note on parasitic diodes below.

Pin 5 GND-S: Ground reference for the on-chip resistive divider and shunt regulator circuitry except for the output transistor. This pin allows external current limit of the output transistor with one resistor between GND-F (force) and GND-S (sense).

Pin 6 GND.F: Emitter of the output transistor and substrate connection for the die.

Pin 7 RMID: Middle of the on-chip resistive divider string between RTOP and GND-S. The pin is tied to REF for selfcontained 5 V operation. It may be left open if unused.

Pin 8 REF: Control pin of the shunt regulator with a 2.5 V threshold. If $\mathrm{V}^{+}>3 \mathrm{~V}$, input bias current cancellation reduces lb to $0.2 \mu \mathrm{~A}$ typical.

COMP, RTOP, RMID, and REF have static discharge protection circuits that must not be activated on a continuous basis. Therefore, the absolute maximum DC voltage on these pins is 6 V , well beyond the normal operating conditions.

As with all bipolar ICs, the LT1431 contains parasitic diodes which must not be forward biased or else anomalous behavior will result. Pin conditions to be avoided are Rtop below RMID in voltage and any pin below GND-F in voltage (except for GND-S).

The following pin definitions apply to the $Z$ package.
Pin 1 CATHODE: Corresponds to COLL and $\mathrm{V}+$ tied together.
Pin 2 ANODE: Corresponds to GND-S and GND-F tied together.

## Pin 3 REF: Corresponds to REF.

## Frequency Compensation

As a shunt regulator, the LT1431 is stable for all capacitive loads on the COLL pin. Capacitive loading between $0.01 \mu \mathrm{~F}$ and $18 \mu \mathrm{~F}$ causes reduced phase margin with some ringing under transient conditions. Output capacitors should not be used arbitrarily because output noise is not necessarily reduced.

Excess capacitance on the REF pin can introduce enough phase shift to induce oscillation when configured as a reference $>2.5 \mathrm{~V}$. This can be compensated with capacitance between COLL and REF (phase lead). More complicated feedback loops may require shaping of the frequency response of the LT1431 with dominant pole or pole-zero compensation. This can be accomplished with a capacitor or series resistor and capacitor between COLL and COMP.

The compensation schemes mentioned above use voltage feedback to stabilize the circuits. There must be voltage gain at the COLL pin for them to be effective, so the COLL pin must see a reasonable AC impedance. Capacitive loading of the COLL pin reduces the AC impedance, voltage gain, and frequency response, thereby decreasing the effectiveness of the compensation schemes, but also decreasing their necessity.

## TYPICAL APPLICATIONS


2.5V Reference 8-Pin Package

5V Reference


Increasing 5V Reference


Programmable Reference with Adjustable Current Limit


TYPICAL APPLICATIONS


FET Low Dropout 5V Regulator with Current Limit

## Measured Dropout Voltages

| I LOAD | MTP50N05EL | MTM25N05L |
| :---: | :---: | :---: |
| 2 A | 47 mV | 145 mV |
| 1 A | 22 mV | 73 mV |
| 0.5 A | 11.5 mV | 37 mV |



## TYPICAL APPLICATIONS

12 V to 5 V Buck Converter with Foldback Current Limit*


## Buck Converter Efficiency



Fully Loaded Output Ripple vs Filtering

| C* | LT1172 | LT1072 |
| :---: | :---: | :---: |
| $\underbrace{210 \mu \mathrm{~F}}$ | $30 \mathrm{mVp}-\mathrm{p}$ | $40 \mathrm{mVp}-\mathrm{p}$ |
|  | $6 m V p-p$ | $8 m V p-p$ |

L* BELL INDUSTRIES J.W. MILLER DIVISION 9310.36 10 1 H , 450 mA

Isolated 5 V to $\pm 15 \mathrm{~V}$ Flyback Converter


## TYPICAL APPLICATIONS

5 V Power Supply Monitor with $\pm 500 \mathrm{mV}$ Window and 50 mV Hysteresis


Transfer Function


High Efficiency Buck Converter E=85-89\%


## schematic



## section 8-mONOLITHIC FILTERS

SECTION 8-MONOLITHIC FILTERS
INDEX ..... 8-2
SELECTION GUIDES ..... 8-3
PROPRIETARY PRODUCTS
LTC1063, Low Offset, Clock Tunable 5th Order Butterworth Lowpass Filter ..... 13-21
LTC1064-2, Low Noise, High Frequency, 8th Order Butterworth Lowpass Filter ..... 8-5
LTC1064-3, Low Noise, High Frequency, 8th Order Linear Phase Lowpass Filter ..... 8-13
LTC1064-4, Low Noise, 8th Order, Clock Sweepable Cauer Lowpass Filter ..... 8-21
LTC1064-7/LTC1164-7/LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Fliters ..... 13-25
LTC1164, Low Power, Low Noise, Quad Universal Filter Building Block ..... 8-29
LTC1164-5, Low Power, Clock Tunable 8th Order Butterworth Lowpass Filter ..... 13-58
LTC1164-6, Low Power, Clock Tunable 8th Order Elliptic Lowpass Filter ..... 13-62
LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter ..... 13-84


## FILTER SELECTION GUIDE

## InTRODUCTION

The LTC family of switched capacitor filters offers the system designer cost effective and space saving alternatives to filter designs implemented with op amps. A single IC filter can be used to replace multiple amplifiers and external capacitors.

Since their center frequencies are set by a stable external clock, switched capacitor filters virtually eliminate the temperature drift problems associated with active RC filter designs. This clock tuning also allows the adjustment of corner frequency over a wide range (greater than $10^{6}: 1$ for the LTC1064 family), permitting one filter to do the job of multiple active RC filters.

LTC's filter offerings include single, dual, triple, and quad block products and range in performance from improved replacements for the industry standard MF5 and MF10, to state-of-the-art products such as the LTC1064/1164/1264 families. The LTC1064/1164/1264 "Dash Series" products are one chip solutions requiring no external components. Our semi-custom programs offer an ASIC solution to high performance or higher volume system needs.

## feATURES

- Clock Tunable Center Frequencies
- Stable, Selectable Clock to Center Frequency Ratios
- Center Frequencies to 300 kHz
- Noise Performance As Low As $80 \mu \mathrm{~V}$, Wideband
- Available with Zero DC Offset
- Filter CAD Program Available for Low-Effort Design
- Available as Universal Filter Blocks, Dedicated Filters, or Semi-Custom Fixed Filters
- Improved Replacements for Industry Standard MF5 and MF10
- Available in Surface Mount Packages


## applications

- Antialiasing Filters
- Telecom Filters
- Spectral Analysis
- DSP
- Loop Filters
- Audio

| PART NUMBER | \# SECTIONS | $\mathrm{f}_{0} \mathrm{MAX}$ | $\mathrm{f}_{0} / \mathrm{f}$ clk | TCf ${ }_{0}$ | $\begin{array}{\|c} \hline \text { SO } \\ \text { PKG } \\ \hline \end{array}$ | $\begin{gathered} \text { PIN } \\ \text { COUNT } \end{gathered}$ | FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LTC1059 | 1 | 40 kHz | 100, 50:1 | 5ppm/ ${ }^{\circ} \mathrm{C}$ | Y | 14 | Low Noise, Low Crosstalk, Universal Filter Block |
| LTC1060 | 2 | 20 kHz | 100, 50:1 | 10ppm/ ${ }^{\circ} \mathrm{C}$ | Y | 20 | Improved MF5 Replacement |
| LTC1061 | 3 | 35 kHz | 100, 50:1 | 1ppm/ ${ }^{\circ} \mathrm{C}$ | Y | 20 | Improved MF10 Replacement |
| LTC1062 | 2 | 20 kHz | 100:1 | 10ppm/ $/{ }^{\circ} \mathrm{C}$ | Y | 8 | Fifth Order Low Pass Filter, No DC Offset |
| LTC1064 | 4 | 140 kHz | 100, 50:1 | 1ppm/ ${ }^{\circ} \mathrm{C}$ | Y | 24 | Universal, Low Noise, Fast Quad Filter |
| LTC1064-1 | 4 | 50 kHz | 100:1 | 1ppm/ ${ }^{\circ} \mathrm{C}$ | Y | 14 | Low Noise, Cauer Lowpass Filter |
| LTC1064-2 | 4 | 140kHz | 100, 50:1 | $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $Y$ | 14 | Low Noise, High Frequency Butterworth Lowpass Fllter |
| LTC1064-3 | 4 | 100kHz | 150, 75:1 | 1ppm/ ${ }^{\circ} \mathrm{C}$ | Y | 14 | Low Noise, Linear Phase Bessel Lowpass Filter |
| LTC1064-4 | 4 | 100 kHz | 100, 50:1 | 1ppm/ ${ }^{\circ} \mathrm{C}$ | Y | 14 | Low Noise, High Speed Cauer Lowpass Filter |
| LTC1064-7 | 4 | 100kHz | 100, 50:1 | 1ppm/ ${ }^{\circ} \mathrm{C}$ | Y | 14 | Constant Group Delay, Lowpass Filter |
| LTC1064-XX | 4 | to 140 kHz | 100, 50:1 | 1ppm/ ${ }^{\circ} \mathrm{C}$ | Y | 14 | Semi-Custom Low Noise, High Speed Filter |
| LTC1164 | 4 | 20 kHz | 100, 50:1 | 1ppm/ ${ }^{\circ} \mathrm{C}$ | Y | 24 | Universal, Low Noise, Low Power, Wide Dynamic Range Filter |
| LTC1164-5 | 4 | 20 kHz | 100, 50:1 | 1ppm/ ${ }^{\circ} \mathrm{C}$ | $Y$ | 14 | Low Power, Butterworth/Bessel Lowpass Filter |
| LTC1164-7 | 4 | 20 kHz | 100, 50:1 | 1ppm/ ${ }^{\circ} \mathrm{C}$ | $Y$ | 14 | Constant Group Delay, Low Power, Lowpass Filter |
| LTC1164-XX | 4 | to 20kHz | 100, 50:1 | $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | Y | 14 | Semi-Custom Low Noise, Low Power Filter |
| LTC1264 | 4 | 300 kHz | 20:1 | 1ppm/ ${ }^{\circ} \mathrm{C}$ | Y | 24 | Very High Speed Universal Quad Filter |
| LTC1264-7 | 4 | 250 kHz | 50, 25:1 | $1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | Y | 14 | Constant Group Delay, High Speed, Lowpass Filter |

## feATURES

- 8th Order Filter in a 14-Pin Package
- 140kHz Maximum Corner Frequency
- No External Components
- 50:1 and 100:1 Clock to Cutoff Frequency Ratio
- $80 \mu V_{\text {RMS }}$ Total Wideband Noise
- 0.03\% THD or Better
- Operates from $\pm 2.37 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ Power Supplies


## applications

- Antialiasing Filters
- Smoothing Filters
- Tracking High Frequency Lowpass Filters


## DESCRIPTION

The LTC1064-2 is a monolithic 8th order lowpass Butterworth filter, which provides a maximally flat passband. The attenuation slope is -48 dB loctave and the maximum attenuation is in excess of 80 dB . An external TTL or CMOS clock programs the filter's cutoff frequency. The clock to cutoff frequency ratio is 100:1 (pin 10 at negative supply) or $50: 1$ (pin 10 at $\mathrm{V}^{+}$). The maximum cutoff frequency is 140 kHz . No external components are needed.

The LTC1064-2 features low wideband noise and low harmonic distortion even for input voltages up to $3 V_{\text {RMS }}$. In fact the LTC1064-2 overall performance competes with equivalent multi-op amp RC active realizations. The LTC1064-2 is available in a 14 -pin DIP or 16 -pin surface mounted SOL package. The LTC1064-2 is fabricated using LTC's enhanced analog CMOS Si-gate process.

The LTC1064-2 is pin compatible with the LTC1064-1.

## TYPICAL APPLICATION

8th Order Clock Sweepable Lowpass Butterworth Filter


NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A $0.1 \mu \mathrm{~F}$ CAPACITOR CLOSE TO THE PACKAGE. THE NC PINS 1, 6, 8, AND 13 SHOULD BE PREFERABLY GROUNDED

Measured Frequency Response


## LTC1064-2

## ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) . . . . . . . . . . . . . . . . . 16.5 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400 mW
Storage Temperature Range.............. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) .............. $300^{\circ} \mathrm{C}$

## Operating Temperature Range <br> LTC1064-2M............................. $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ <br> LTC1064-2C.............................. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

PACKAGG/ORDER INFORMATION

|  | ORDER PART NUMBER |  |  | ORDER PART NUMBER |
| :---: | :---: | :---: | :---: | :---: |
|  | LTC1064-2MJ LTC1064-2CJ LTC1064-2CN |  |  | LTC1064-2CS |

## ELECTRICAL CHARACTGRISTICS

$V_{S}= \pm 7.5 \mathrm{~V}, 100: 1, \mathrm{f}_{\mathrm{CLK}}=2 \mathrm{MHz}, \mathrm{R} 1=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ}$, TTLclock input level, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Passband Gain (Note 1) | Referenced to $0 \mathrm{~dB}, 1 \mathrm{~Hz}$ to 1 kHz | - | -0.5 |  | 0.15 | dB |
| Gain TempCo |  |  |  | 0.0002 |  | $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
| -3dB Frequency | 100:1 |  |  | 20 |  | kHz |
|  | 50:1 |  |  | 40 |  | kHz |
| Gain at -3dB Frequency | Referenced to $0 \mathrm{~dB}, \mathrm{f}_{\mathrm{IN}}=20 \mathrm{kHz}$ | - |  | -3 | -2.75 | dB |
| Stopband Attenuation | At $1.5 \dagger_{-3 \mathrm{~dB}}, 50: 1, \mathrm{f}_{\mathrm{IN}}=60 \mathrm{kHz}$ | - | -24 | -27 |  | dB |
| Stopband Attenuation | At $2 \mathrm{f}_{-3 \mathrm{~dB},}, 100: 1, \mathrm{f}_{\text {IN }}=40 \mathrm{kHz}$ | $\bullet$ | -44 | -47 |  | dB |
| Stopband Attenuation | At $3 \mathrm{f}_{-3 \mathrm{~dB}}, 100: 1, \mathrm{f}_{\mathrm{IN}}=60 \mathrm{kHz}$ |  |  | -74 |  | dB |
| Stopband Attenuation | At $4 \mathrm{f}_{-3 \mathrm{~dB}}, 100: 1, \mathrm{f}_{\mathrm{IN}}=80 \mathrm{kHz}$ |  |  | -90 |  | dB |
| Input Frequency Range | $\begin{aligned} & 100: 1 \\ & 50: 1 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & <f_{\text {CLK }} / 2 \\ & <f_{\text {CLK }} \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| Output Voltage Swing and | $\mathrm{V}_{S}= \pm 2.37 \mathrm{~V}$ | $\bullet$ | $\pm 1.1$ |  |  | V |
| Operating Input Voltage Range | $V_{S}= \pm 5 \mathrm{~V}$ | - | $\pm 3.1$ |  |  | V |
|  | $\mathrm{V}_{S}= \pm 7.5 \mathrm{~V}$ | $\bullet$ | $\pm 5.0$ |  |  | V |
| Total Harmonic Distortion | $\begin{aligned} & V_{S}= \pm 5 \mathrm{~V} \text {, Input }=1 \mathrm{~V}_{\text {RMS }} \text { at } 1 \mathrm{kHz} \\ & V_{S}= \pm 7.5 \mathrm{~V} \text {, Input }=3 \mathrm{~V}_{\text {RMS }} \text { at } 1 \mathrm{kHz} \end{aligned}$ |  |  | $\begin{aligned} & 0.015 \\ & 0.03 \end{aligned}$ |  | \% |
| Wideband Noise | $\begin{aligned} & V_{S}= \pm 5 \mathrm{~V} \text {, Input }=\text { GND } 1 \mathrm{~Hz}-1.99 \mathrm{MHz} \\ & V_{S}= \pm 7.5 \mathrm{~V} \text {, Input }=\text { GND } 1 \mathrm{~Hz}-1.99 \mathrm{MHz} \end{aligned}$ |  |  | $\begin{aligned} & 80 \\ & 90 \\ & \hline \end{aligned}$ |  | ${ }_{\mu} \mathrm{V}_{\text {RMS }}$ <br> $\mu V_{\text {RMS }}$ |
| Output DC Offset (Note 1) Output DC Offset TempCo | $\begin{aligned} & V_{S}= \pm 7.5 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \pm 30 \\ & \pm 90 \end{aligned}$ | $\pm 125$ | $\begin{gathered} \mathrm{mV}^{\mathrm{NV} /{ }^{\circ} \mathrm{C}} \end{gathered}$ |
| Input Impedance |  |  | 10 | 20 |  | k 2 |
| Output Impedance | $\mathrm{f}_{\text {Out }}=10 \mathrm{kHz}$ |  |  | 2 |  | $\Omega$ |
| Output Short Circuit Current | Source/Sink |  |  | 3/1 |  | mA |
| Clock Feedthrough |  |  |  | 200 |  | ${ }_{\mu} \mathrm{V}_{\text {RMS }}$ |
| Maximum Clock Frequency | $50 \%$ Duty Cycle, $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ <br> $50 \%$ Duty Cycle, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ |  |  |  | $\begin{aligned} & 5 \\ & 7 \end{aligned}$ | MHz <br> MHz |
| Power Supply Current | $\mathrm{V}_{S}= \pm 2.37 \mathrm{~V}, \mathrm{f}_{\text {CLK }}=1 \mathrm{MHz}$ | $\bullet$ |  | 11 | 22 | mA |
|  | $V_{S}= \pm 5 \mathrm{~V}, \mathrm{f}_{\text {CLK }}=1 \mathrm{MHz}$ |  |  | 14 | 23 | mA |
|  |  | - |  |  | 26 | mA |
|  | $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=1 \mathrm{MHz}$ |  |  | 17 | 28 | mA |
|  |  | $\bullet$ |  |  | 32 | mA |
| Power Supply Voltage Range |  | - | $\pm 2.37$ |  | $\pm 8$ | V |

The denotes the specifications which apply over the full operating
Note 1: For tighter specifications contact LTC Marketing.
temperature range.

## TYPICAL PGRFORMANCE CHARACTGRISTICS

Graph 1. Amplitude Response


Graph 4. Phase vs $\mathrm{f}_{-3 \mathrm{~dB}}$
Frequency


Graph 7. Harmonic Distortion vs Frequency


Graph 2. Phase Response


Graph 5. Phase Matching


Graph 8. Harmonic Distortion vs Amplitude


Graph 6. Noise Spectral Density



## LTC1064-2

## TYPICAL PGRFORMANCE CHARACTGRISTICS

Graph 10. Amplitude Response
with Pin 10 at Ground


Table 1. Gain/Delay, $\mathfrak{f}_{-3 \mathrm{~dB}}=1 \mathrm{kHz}$,
LTC1064-2 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\mathrm{f}_{\mathrm{CLK}}=50 \mathrm{kHz}$, Ratio $=$ Pin 10 at $\mathrm{V}^{+}$(fltr 50:1)

| FREQUENCY | GAIN | DELAY |
| :---: | :---: | :---: |
| 0.200 kHz | -0.247 dB | 0.857 ms |
| 0.300 kHz | -0.270 dB | 0.872 ms |
| 0.400 kHz | -0.290 dB | 0.893 ms |
| 0.500 kHz | -0.300 dB | 0.929 ms |
| 0.600 kHz | -0.320 dB | 0.983 ms |
| 0.700 kHz | -0.370 dB | 1.071 ms |
| 0.800 kHz | -0.520 dB | 1.210 ms |
| 0.900 kHz | -1.200 dB | 1.364 ms |
| 1.000 kHz | -3.380 dB | 1.381 ms |
| 1.100 kHz | -7.530 dB | 1.192 ms |
| 1.200 kHz | -12.670 dB | 0.935 ms |

Table 3. Gain/Delay, $\mathrm{f}_{-3 \mathrm{~dB}}=1 \mathrm{kHz}$,
LTC1064-2 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $\mathrm{f}_{\mathrm{CLK}}=100 \mathrm{kHz}$, Ratio $=$ Pin 10 at $\mathrm{V}^{-}$(fitr 100:1)

| FREQUENCY | GAIN | DELAY |
| :---: | :---: | :---: |
| 0.200 kHz | -0.213 dB | 0.821 ms |
| 0.300 kHz | -0.240 dB | 0.837 ms |
| 0.400 kHz | -0.260 dB | 0.858 ms |
| 0.500 kHz | -0.280 dB | 0.893 ms |
| 0.600 kHz | -0.310 dB | 0.947 ms |
| 0.700 kHz | -0.370 dB | 1.034 ms |
| 0.800 kHz | -0.530 dB | 1.172 ms |
| 0.900 kHz | -1.200 dB | 1.325 ms |
| 1.000 kHz | -3.370 dB | 1.346 ms |
| 1.100 kHz | -7.500 dB | 1.158 ms |
| 1.200 kHz | -12.640 dB | 0.899 ms |

Table 2. Gain, $\mathrm{f}_{-3 \mathrm{~dB}}=1 \mathrm{kHz}$,
LTC1064-2 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\mathrm{f}_{\mathrm{CLK}}=50 \mathrm{kHz}$, Ratio $=$ Pin 10 at $\mathrm{V}^{+}$(fitr 50:1)

| FREQUENCY | GAIN |
| :---: | :---: |
| 0.500 kHz | -0.298 dB |
| 1.000 kHz | -3.380 dB |
| 1.500 kHz | -27.500 dB |
| 2.000 kHz | -47.200 dB |
| 2.500 kHz | -63.300 dB |
| 3.000 kHz | -75.190 dB |
| 3.500 kHz | -86.100 dB |
| 4.000 kHz | -95.310 dB |
| 4.500 kHz | -104.240 dB |
| 5.000 kHz | -109.650 dB |
| 5.500 kHz | -121.930 dB |
| 6.000 kHz | -123.920 dB |
| 6.500 kHz | -114.150 dB |
| 7.000 kHz | -116.990 dB |
| 7.500 kHz | -120.070 dB |
| 8.000 kHz | -113.470 dB |
| 8.500 kHz | -130.090 dB |
| 9.000 kHz | -114.770 dB |
| 9.500 kHz | -117.760 dB |

## TYPICAL PGRFORMANCE CHARACTERISTICS

Table 4. Gain, $\mathrm{f}_{-3 \mathrm{~dB}}=1 \mathrm{kHz}$,
LTC1064-2 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
fCLK $=100 \mathrm{kHz}$, Ratio $=$ Pin 10 at $\mathrm{V}^{-}$(filt 100:1)

| FREQUENCY | GAIN |
| :---: | :---: |
| 0.500 kHz | -0.279 dB |
| 1.000 kHz | -3.370 dB |
| 1.500 kHz | -27.500 dB |
| 2.000 kHz | -47.200 dB |
| 2.500 kHz | -62.300 dB |
| 3.000 kHz | -75.130 dB |
| 3.500 kHz | -86.090 dB |
| 4.000 kHz | -95.210 dB |
| 4.500 kHz | -103.030 dB |
| 5.000 kHz | -108.690 dB |
| 5.500 kHz | -114.830 dB |
| 6.000 kHz | -120.540 dB |
| 6.500 kHz | -114.750 dB |
| 7.000 kHz | -116.430 dB |
| 7.500 kHz | -120.790 dB |
| 8.000 kHz | -121.290 dB |
| 8.500 kHz | -119.970 dB |
| 9.000 kHz | -120.020 dB |
| 9.500 kHz | -125.170 dB |

Table 5. Gain, $\mathrm{f}_{-3 \mathrm{~dB}}=20 \mathrm{kHz}$,
LTC1064-2 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\mathrm{f}_{\mathrm{CLK}}=1 \mathrm{MHz}$, Ratio $=$ Pin 10 at $\mathrm{V}^{+}$(fitr 50:1)

| FREQUENCY | GAIN |
| :---: | :---: |
| 10.000 kHz | -0.308 dB |
| 20.000 kHz | -3.350 dB |
| 30.000 kHz | -27.400 dB |
| 40.000 kHz | -47.100 dB |
| 50.000 kHz | -62.300 dB |
| 60.000 kHz | -74.890 dB |
| 70.000 kHz | -85.430 dB |
| 80.000 kHz | -95.070 dB |
| 90.000 kHz | -103.150 dB |
| 100.000 kHz | -108.700 dB |
| 110.000 kHz | -107.520 dB |
| 120.000 kHz | -108.030 dB |
| 130.000 kHz | -104.990 dB |
| 140.000 kHz | -106.090 dB |
| 150.000 kHz | -105.320 dB |

Table 6. Gain, $\mathrm{I}_{-3 \mathrm{~dB}}=140 \mathrm{kHz}$,
LTC1064-2 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\mathrm{f}_{\mathrm{CLK}}=7 \mathrm{MHz}$, Ratio $=$ Pin 10 at $\mathrm{V}^{+}$(fitr 50:1)

| FREQUENCY | GAIN |
| :---: | :---: |
| 50.000 kHz | -0.238 dB |
| 60.000 kHz | -0.140 dB |
| 70.000 kHz | 0.050 dB |
| 80.000 kHz | 0.350 dB |
| 90.000 kHz | 0.810 dB |
| 100.000 kHz | 1.450 dB |
| 110.000 kHz | 2.110 dB |
| 120.000 kHz | 1.830 dB |
| 130.000 kHz | -0.700 dB |
| 140.000 kHz | -4.840 dB |
| 150.000 kHz | -9.350 dB |
| 160.000 kHz | -13.690 dB |
| 170.000 kHz | -17.760 dB |
| 180.000 kHz | -21.600 dB |
| 190.000 kHz | -25.200 dB |
| 200.000 kHz | -28.500 dB |
| 210.000 kHz | -31.800 dB |
| 220.000 kHz | -34.800 dB |
| 230.000 kHz | -37.700 dB |
| 240.000 kHz | -40.500 dB |
| 250.000 kHz | -43.200 dB |
| 260.000 kHz | -45.700 dB |
| 270.000 kHz | -48.200 dB |
| 280.000 kHz | -50.500 dB |
| 290.000 kHz | -52.700 dB |
| 300.000 kHz | -54.900 dB |
|  |  |
|  |  |
|  |  |

## LTC1064-2

## TYPICAL PERFORMANCE CHARACTERISTICS

Table 7. Gain for Non-Butterworth Response (Pin 10 to GND) LTC1064-2 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $\mathrm{f}_{\mathrm{CLK}}=100 \mathrm{kHz}$

| FREQUENCY | GAIN |
| :---: | :---: |
| 0.500 kHz | -0.012 dB |
| 1.000 kHz | 1.240 dB |
| 1.500 kHz | -14.690 dB |
| 2.000 kHz | -28.600 dB |
| 2.500 kHz | -41.100 dB |
| 3.000 kHz | -52.500 dB |
| 3.500 kHz | -62.800 dB |
| 4.000 kHz | -71.500 dB |
| 4.500 kHz | -79.370 dB |
| 5.000 kHz | -86.730 dB |
| 5.500 kHz | -93.340 dB |
| 6.000 kHz | -99.350 dB |
| 6.500 kHz | -105.270 dB |
| 7.000 kHz | -113.270 dB |
| 7.500 kHz | -114.600 dB |
| 8.000 kHz | -114.010 dB |
| 8.500 kHz | -122.810 dB |
| 9.000 kHz | -122.980 dB |
| 9.500 kHz | -119.450 dB |

## PIn DESCRIPTION

## Power Supply Pins $(4,12)$

The $\mathrm{V}^{+}$(pin 4) and $\mathrm{V}^{-}$(pin 12) should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor to an adequate analog ground. Low noise, non-switching power supplies are recommended. To avoid latch up when the power supplies exhibit high turn-on transients, a 1 N5817 schottky diode should be added from the $\mathrm{V}^{+}$and $\mathrm{V}^{-}$pins to ground, Figures 1, 2 and 3.

## Clock Pin (11)

For $\pm 5 \mathrm{~V}$ supplies the logic threshold level is 1.4 V . For $\pm 8 \mathrm{~V}$ and 0 V to 5 V supplies the logic threshold levels are 2.2 V and 3 V respectively. The logic threshold levels vary $\pm 100 \mathrm{mV}$ over the full military temperature range. The
recommended duty cycle of the input clock is $50 \%$ although for clock frequencies below 500 kHz the clock "on" time can be as low as 200 ns . The maximum clock frequency for $\pm 5 \mathrm{~V}$ supplies is 4 MHz . For $\pm 7 \mathrm{~V}$ supplies and above, the maximum clock frequency is 7 MHz . Do not allow the clock levels to exceed the power supplies. For single supply operation $\geq 6 \mathrm{~V}$ use level shifting at pin 11 with $T^{2}$ L levels, see Figure 4.

## Analog Ground Pins $(3,5)$

For dual supply operation these pins should be connected to a ground plane. For single supply operation both pins should be tied to one half supply, Figure 3.

## PIn DESCRIPTION

## Connection Pins $(7,14)$

A very short connection between pins 14 and 7 is recommended. This connection should be preferably done under the IC package. In a breadboard, use a one inch, or less, shielded coaxial cable; the shield should be grounded. In a PC board, use a one inch trace or less; surround the trace by a ground plane.

## Input, Output Pins $(2,9)$

The input pin 2 is connected to an $18 \mathrm{k} \Omega$ resistor tied to the inverting input of an op amp. Pin 2 is protected against static discharge. The device's output, pin 9 , is the output of an op amp which can typically source/sink $3 / 1 \mathrm{~mA}$. Although the internal $O p$ amps are unity gain stable, driving long coax cables is not recommended.
When testing the device for noise and distortion, the output, pin 9 , should be buffered, Figure 1. The op amp power supply wire (or trace) should be connected directly to the


Figure 1. Buffering the Filter Output. The Buffer Op Amp Should Not Share the LTC1064-2 Power Lines.
power source. To eliminate switching transients from filter output, buffer filter output with a third order lowpass, see Figure 5.

## NC Pins (1, 6, 8, 13)

The "no connection" pins should be preferably grounded. These pins are not internally connected.

## Ratio Pin (10)

The DC level at this pin determines the ratio of clock frequency to the -3 dB frequency of the filter. The ratio is $50: 1$ when pin 10 is at $\mathrm{V}^{+}$and $100: 1$ when pin 10 is at $\mathrm{V}^{-}$. This pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor to ana$\log$ ground when it's connected to $\mathrm{V}^{-}$or $\mathrm{V}^{+}$, Figure 1. See Tables 1 through 7 for typical gain and delay responses for the two ratios.


Figure 2. Using Schottky Diodes to Protect the IC from Transient Supply Reversal.


Figure 3. Single Supply Operation. If Fast Power Up or Down Transients are Expected, Use a 1 N5817 Schottky Diode Between Pins 4 and 5 . For $V^{+}=5 V$, Derive the Mid-Supply Voltage with a 7.5k Resistor and an LT1004 2.5V Reference.

## LTC1064-2

## pin description



Figure 4. Level Shifting the Input $T^{2}$ L Clock for Single Supply Operation $\geq 6 \mathrm{~V}$.

## features

- 8th Order Filter in a 14-Pin Package
- 95kHz Maximum Corner Frequency
- No External Components
- 75:1, 150:1, and 120:1 Clock to Cutoff Frequency Ratio
- $60 \mu V_{\text {RMS }}$ Total Wideband Noise
- 0.03\% THD or Better
- Operates from $\pm 2.37 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ Power Supplies
- Low Total Output DC Offset


## APPLICATIONS

- Antialiasing Filters
- Smoothing Filters
- Tracking High Frequency Lowpass Filters


## DESCRIPTION

The LTC1064-3 is a monolithic 8th order lowpass Bessel filter, which provides a linear phase response over its entire passband. An external TTL or CMOS clock programs the filter's cutoff frequency. The clock to cutoff frequency ratio is $75: 1$ (pin 10 at $V^{+}$) or 150:1 (pin 10 at $V^{-}$) or 120:1 (pin 10 at GND). The maximum cutoff frequency is 95 kHz . No external components are needed.

The LTC1064-3 features low wideband noise and low harmonic distortion even for input voltages up to $3 V_{\text {RMs. }}$. In fact the LTC1064-3 overall performance competes with equivalent multiple op amp RC active realizations. The LTC1064-3 is available in a 14 -pin DIP or 16 -pin surface mounted SOL package. The LTC1064-3 is fabricated using LTC's enhanced analog CMOS Si-gate process.

The LTC1064-3 is pin compatible with the LTC1064-1, -2, and -4 .

## TYPICAL APPLICATION

8th Order Clock Sweepable Lowpass Bessel Filter


NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A $0.1 \mu \mathrm{~F}$ OR LARGER CAPACITOR CLOSE TO THE PACKAGE. THE CONNECTION BETWEEN PINS 7 AND 14 SHOULD BE MADE UNDER THE I.C. PACKAGE.

Measured Frequency Response

$V_{S}= \pm 7.5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=7 \mathrm{MHz}$, PIN $10 \mathrm{TO} \mathrm{V}+$,
$\mathrm{f}_{-3 \mathrm{~dB}}=95 \mathrm{kHz}, \mathrm{GROUP}$ DELAY $=6 \mu \mathrm{~S}$

## LTC1064-3

## ABSOLUTE mAXImUM RATINGS

Total Supply Voltage (V+ to ${ }^{-}$) . . . . . . . . . . . . . . . . . . . 16.5V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400 mW
Storage Temperature Range............. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) ............... $300^{\circ} \mathrm{C}$

Operating Temperature Range
LTC1064-3M............................. $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LTC1064-3C.............................. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Input Voltage $\ldots \ldots \ldots \ldots \ldots . . .\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$ to $\left(\mathrm{V}^{-}-0.3 \mathrm{~V}\right)$
Burn-In Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 V

PACKAGE/ORDERINFORMATION


## ELECTRICAL CHARACTGRISTICS

$V_{S}= \pm 7.5 \mathrm{~V}, 75: 1, \mathrm{f}_{\mathrm{CLK}}=2 \mathrm{MHz}, \mathrm{R}_{I}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ}$, TTL or CMOS clock input level unless otherwise specified.

| PARAMETER | CONDITIONS |  | $-\quad$ MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Passband Gain Gain TempCo -3dB Frequency | Referenced to 0dB, 1Hz to 1kHz | $\bullet$ |  |  | 0.15 | dB |
|  |  |  |  | 0.0002 |  | $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ |
|  | $50: 1$ ( $\left.\mathrm{f}_{\text {LLK }} / \mathrm{f}-3 \mathrm{~dB}=75\right)$ |  |  | 26.67 |  | kHz |
|  | 100:1 ( $\mathrm{f}_{\text {CLK }} / \mathrm{f}$-3dB $=150$ ) |  |  | 13.34 |  | kHz |
| Gain at - 3dB Frequency | Ref. to $0 \mathrm{~dB}, \mathrm{f}_{\mathrm{f}}=26.67 / 13.34 \mathrm{kHz}$ | - | -3.8 |  | -2.75 | dB |
| Stopband Attenuation | At 3 f -3dB | - | -25 | -29 |  | dB |
| Stopband Attenuation | At $5 \dagger_{-3 \mathrm{ab}}$ | $\bullet$ | -56 | -60 |  | dB |
| Stopband Attenuation | At $7 \mathrm{f}_{-3 \mathrm{daB}}$ |  |  | -84 |  | dB |
| Input Frequency Range | 100:1 |  | 0 |  | $<\mathrm{f}_{\text {CLK }} / 2$ | kHz |
|  | 50:1 |  | 0 |  | $<\mathrm{f}_{\text {CLK }}$ | kHz |
| Output Voltage Swing and Operating Input Voltage Range | $\mathrm{V}_{\mathrm{S}}= \pm 2.37 \mathrm{~V}$ | $\bullet$ | $\pm 1.1$ |  |  | V |
|  | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ | - | $\pm 3.1$ |  |  | V |
|  | $\mathrm{V}_{S}= \pm 7.5 \mathrm{~V}$ | $\bullet$ | $\pm 5.1$ |  |  | V |
| Total Harmonic Distortion | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$, Input $=1 \mathrm{~V}_{\text {RMS }}$ at 1 kHz |  |  | 0.015 |  | \% |
|  | $V_{S}= \pm 7.5 \mathrm{~V}$, Input $=3 \mathrm{~V}_{\text {RMS }}$ at 1 kHz |  |  | 0.03 |  | \% |
| Wideband Noise | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$, Input $=$ GND 1 Hz-1.99MHz |  |  | 55 |  | ${ }^{\mu} V_{\text {RMS }}$ |
|  | $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$, Input $=$ GND $1 \mathrm{~Hz}-1.99 \mathrm{MHz}$ |  |  | 60 |  | ${ }_{\mu} \mathrm{V}_{\text {RMS }}$ |
| Output DC Offset Output DC Offset TempCo | $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ |  |  | $\pm 30$ | $\pm 150$ | mV |
|  | $V_{S}= \pm 5 \mathrm{~V}$ |  |  | $\pm 20$ |  | ${ }_{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}$ |
|  | $\mathrm{V}_{S}= \pm 7.5 \mathrm{~V}$ |  |  | $\pm 50$ |  | ${ }_{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}$ |
| Input Impedance |  |  | 14 | 22 |  | k 2 |
| Output Impedance | $\mathrm{f}_{\text {OUT }}=10 \mathrm{kHz}$ |  |  | 2 |  | $\Omega$ |
| Output Short Circuit Current | Source/Sink |  |  | 3/1 |  | mA |
| Clock Feedthrough |  |  |  | 200 |  | ${ }_{\mu} V_{\text {RMS }}$ |
| Maximum Clock Frequency | $\mathrm{V}_{S}> \pm$ 7V 50\% Duty Cycle |  |  |  | 5 | MHz |
|  | $\mathrm{V}_{S}> \pm 7 \mathrm{~V} 50 \% \text { Duty Cycle, } \mathrm{T}_{\mathrm{A}}<55^{\circ} \mathrm{C}$ |  |  |  | 7 | MHz |
| Power Supply Current | $\mathrm{V}_{S}= \pm 2.37 \mathrm{~V}, \mathrm{f}_{\text {CLK }}=1 \mathrm{MHz}$ | $\bullet$ |  | 10 | 18 | mA |
|  | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{f}_{\text {clk }}=1 \mathrm{MHz}$ |  |  | 12 | 20 | mA |
|  |  | $\bullet$ |  |  | 24 | mA |
|  | $\mathrm{V}_{S}= \pm 7.5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=1 \mathrm{MHz}$ |  |  | 16 | 24 | mA |
|  |  | $\bullet$ |  |  | 32 | mA |
| Power Supply Voltage Range |  | $\bullet$ | $\pm 2.37$ |  | $\pm 8$ | V |

The denotes the specifications which apply over the full operating temperature range.

## TYPICAL PERFORMANCE CHARACTERISTICS

Graph 1. Gain vs Frequency


Graph 4. Phase Matching


Graph 7. Transient Response Input 10Vp.p Square Wave $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$, Pin 10 to $\mathrm{V}^{+}$,
$\mathrm{f}_{\mathrm{CLK}}=1.5 \mathrm{MHz}$


Graph 2. Phase vs Frequency


Graph 5. Total Harmonic Distortion


Graph 3. Group Delay


Graph 6. Power Supply Current vs Power Supply Voltage


Table 1. Wideband $\operatorname{Noise}\left(\mu V_{\text {RMS }}\right)$

|  |  | $V_{S}= \pm 2.37 \mathrm{~V}$ | $V_{S}= \pm 5 \mathrm{~V}$ | $V_{S}= \pm 7.5 \mathrm{~V}$ |
| :--- | :---: | :---: | :---: | :---: |
| PIN 10 TO | $\mathfrak{f}_{\text {CLK }} / f_{-3 d B}$ | NOISE <br>  <br> $\mu V_{\text {RMS }}$ | NOISE <br>  <br> $\mu V_{\text {RMS }}$ | NOISE <br>  <br> $\mu V_{\text {RMS }}$ |
| $V^{+}$ | $75 / 1$ | 50 | 55 | 60 |
| $V^{-}$ | $150 / 1$ | 52 | 58 | 62 |
| GND | $120 / 1$ | 45 | 50 | 54 |

## TYPICAL PGRFORMANCE CHARACTERISTICS

Table 2. Gain/Phase, $\mathrm{f}_{-3 \mathrm{~dB}}=1 \mathrm{kHz}$,
LTC1064.3 Typical Response $V_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ fclk $=75 \mathrm{kHz}$, Pin 10 at $\mathrm{V}^{+}$(filtr 75:1)

| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 0.500 kHz | -0.858 dB | -90.430 deg |
| 1.000 kHz | -2.990 dB | 179.200 deg |
| 1.500 kHz | -6.840 dB | 89.600 deg |
| 2.000 kHz | -12.780 dB | 3.800 deg |
| 2.500 kHz | -20.800 dB | -71.000 deg |
| 3.000 kHz | -29.900 dB | -129.600 deg |
| 3.500 kHz | -38.800 dB | -173.700 deg |
| 4.000 kHz | -47.100 dB | 152.600 deg |
| 4.500 kHz | -54.700 dB | 126.000 deg |
| 5.000 kHz | -61.600 dB | 103.300 deg |
| 5.500 kHz | -68.000 dB | 85.190 deg |
| 6.000 kHz | -73.840 dB | 69.060 deg |
| 6.500 kHz | -79.250 dB | 54.780 deg |
| 7.000 kHz | -84.230 dB | 42.440 deg |
| 7.500 kHz | -88.940 dB | 30.060 deg |
| 8.000 kHz | -93.360 dB | 21.300 deg |
| 8.500 kHz | -97.510 dB | 10.000 deg |
| 9.000 kHz | -100.880 dB | 1.520 deg |
| 9.500 kHz | -105.780 dB | -7.820 deg |

Table 4. Gain $/$ Phase, $\mathrm{f}_{-3 \mathrm{~dB}}=1 \mathrm{kHz}$,
LTC1064.3 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ fclk $=150 \mathrm{kHz}$, Pin 10 at $\mathrm{V}^{-}$(fitr 150:1)

| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 0.500 kHz | -0.955 dB | -88.100 deg |
| 1.000 kHz | -3.380 dB | -175.300 deg |
| 1.500 kHz | -7.570 dB | 99.700 deg |
| 2.000 kHz | -13.770 dB | 20.100 deg |
| 2.500 kHz | -21.800 dB | -48.000 deg |
| 3.000 kHz | -30.700 dB | -100.700 deg |
| 3.500 kHz | -39.400 dB | -139.900 deg |
| 4.000 kHz | -47.600 dB | -169.200 deg |
| 4.500 kHz | -55.100 dB | 168.300 deg |
| 5.000 kHz | -61.900 dB | 150.300 deg |
| 5.500 kHz | -68.260 dB | 135.830 deg |
| 6.000 kHz | -74.050 dB | 123.660 deg |
| 6.500 kHz | -79.450 dB | 113.440 deg |
| 7.000 kHz | -84.330 dB | 104.440 deg |
| 7.500 kHz | -89.010 dB | 97.670 deg |
| 8.000 kHz | -93.250 dB | 91.580 deg |
| 8.500 kHz | -97.340 dB | 84.670 deg |
| 9.000 kHz | -101.390 dB | 74.600 deg |
| 9.500 kHz | -104.980 dB | 75.990 deg |

Table 3. Gain/Delay, $\mathrm{f}_{-3 \mathrm{~dB}}=1 \mathrm{kHz}$, LTC1064-3 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $\mathrm{f}_{\mathrm{CLK}}=75 \mathrm{KHz}$, Pin 10 at $\mathrm{V}^{+}$(filtr 75:1)

| FREQUENCY | GAIN | DELAY |
| :---: | :---: | :---: |
| 0.200 kHz | -0.281 dB | 0.502 ms |
| 0.300 kHz | -0.420 dB | 0.503 ms |
| 0.400 kHz | -0.610 dB | 0.503 ms |
| 0.500 kHz | -0.860 dB | 0.502 ms |
| 0.600 kHz | -1.160 dB | 0.502 ms |
| 0.700 kHz | -1.530 dB | 0.502 ms |
| 0.800 kHz | -1.950 dB | 0.503 ms |
| 0.900 kHz | -2.430 dB | 0.503 ms |
| 1.000 kHz | -2.990 dB | 0.500 ms |
| 1.100 kHz | -3.610 dB | 0.500 ms |
| 1.200 kHz | -4.300 dB | 0.500 ms |
| 1.300 kHz | -5.060 dB | 0.498 ms |
| 1.400 kHz | -5.920 dB | 0.495 ms |
| 1.500 kHz | -6.830 dB | 0.491 ms |
| 1.600 kHz | -7.840 dB | 0.489 ms |
| 1.700 kHz | -8.930 dB | 0.481 ms |
| 1.800 kHz | -10.130 dB | 0.473 ms |
| 1.900 kHz | -11.410 dB | 0.465 ms |
| 2.000 kHz | -12.780 dB | 0.454 ms |

Table 5. Gain/Delay, $\mathrm{f}_{-3 \mathrm{~dB}}=1 \mathrm{kHz}$,
LTC1064-3 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $\mathrm{f}_{\mathrm{CLK}}=150 \mathrm{kHz}$, Pin 10 at $\mathrm{V}^{-}$(fltr 150:1)

| FREQUENCY | GAIN | DELAY |
| :--- | :---: | :---: |
| 0.200 kHz | -0.284 dB | 0.490 ms |
| 0.300 kHz | -0.450 dB | 0.489 ms |
| 0.400 kHz | -0.670 dB | 0.489 ms |
| 0.500 kHz | -0.960 dB | 0.487 ms |
| 0.600 kHz | -1.310 dB | 0.487 ms |
| 0.700 kHz | -1.730 dB | 0.485 ms |
| 0.800 kHz | -2.210 dB | 0.484 ms |
| 0.900 kHz | -2.750 dB | 0.482 ms |
| 1.000 kHz | -3.380 dB | 0.478 ms |
| 1.100 kHz | -4.070 dB | 0.478 ms |
| 1.200 kHz | -4.820 dB | 0.475 ms |
| 1.300 kHz | -5.660 dB | 0.470 ms |
| 1.400 kHz | -6.580 dB | 0.467 ms |
| 1.500 kHz | -7.570 dB | 0.463 ms |
| 1.600 kHz | -8.640 dB | 0.456 ms |
| 1.700 kHz | -9.790 dB | 0.448 ms |
| 1.800 kHz | -11.050 dB | 0.438 ms |
| 1.900 kHz | -12.360 dB | 0.428 ms |
| 2.000 kHz | -13.770 dB | 0.417 ms |

## TYPICAL PERFORMANCE CHARACTGRISTICS

Table 6. Gain/Phase, $\mathrm{f}_{-3 \mathrm{~dB}}=1 \mathrm{kHz}$, LTC1064-3 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\mathbf{f}_{\mathrm{CLK}}=120 \mathrm{kHz}$, Pin 10 at GND (filr 120:1)

| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 0.500 kHz | -0.994 dB | -82.210 deg |
| 1.000 kHz | -3.050 dB | -162.800 deg |
| 1.500 kHz | -6.520 dB | 116.700 deg |
| 2.000 kHz | -12.180 dB | 40.200 deg |
| 2.500 kHz | -19.460 dB | -23.600 deg |
| 3.000 kHz | -27.200 dB | -74.000 deg |
| 3.500 kHz | -34.700 dB | -114.200 deg |
| 4.000 kHz | -41.900 dB | -146.800 deg |
| 4.500 kHz | -48.700 dB | -173.300 deg |
| 5.000 kHz | -55.100 dB | 164.700 deg |
| 5.500 kHz | -60.900 dB | 145.800 deg |
| 6.000 kHz | -66.500 dB | 130.610 deg |
| 6.500 kHz | -71.660 dB | 117.130 deg |
| 7.000 kHz | -76.390 dB | 105.880 deg |
| 7.500 kHz | -80.910 dB | 96.140 deg |
| 8.000 kHz | -84.900 dB | 87.510 deg |
| 8.500 kHz | -88.750 dB | 81.380 deg |
| 9.000 kHz | -92.410 dB | 78.190 deg |
| 9.500 kHz | -98.290 dB | 52.860 deg |

Table 7. Gain/Delay, $\mathrm{f}_{-3 \mathrm{~dB}}=1 \mathrm{kHz}$,
LTC1064.3 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\mathrm{f}_{\mathrm{CLK}}=120 \mathrm{kHz}$, Pin 10 at GND (filt 120:1)

| FREQUENCY | GAIN | DELAY |
| :---: | :---: | :---: |
| 0.200 kHz | -0.354 dB | 0.458 ms |
| 0.300 kHz | -0.520 dB | 0.456 ms |
| 0.400 kHz | -0.730 dB | 0.454 ms |
| 0.500 kHz | -1.000 dB | 0.452 ms |
| 0.600 kHz | -1.320 dB | 0.449 ms |
| 0.700 kHz | -1.670 dB | 0.448 ms |
| 0.800 kHz | -2.090 dB | 0.446 ms |
| 0.900 kHz | -2.540 dB | 0.446 ms |
| 1.000 kHz | -3.050 dB | 0.445 ms |
| 1.100 kHz | -3.600 dB | 0.446 ms |
| 1.200 kHz | -4.220 dB | 0.449 ms |
| 1.300 kHz | -4.900 dB | 0.448 ms |
| 1.400 kHz | -5.670 dB | 0.447 ms |
| 1.500 kHz | -6.520 dB | 0.446 ms |
| 1.600 kHz | -7.470 dB | 0.441 ms |
| 1.700 kHz | -8.500 dB | 0.432 ms |
| 1.800 kHz | -9.650 dB | 0.422 ms |
| 1.900 kHz | -10.870 dB | 0.409 ms |
| 2.000 kHz | -12.180 dB | 0.395 ms |

Table 8. Gain/Phase, $\mathrm{i}_{-3 \mathrm{~dB}}=20 \mathrm{kHz}$,
LTC1064-3 Typical Response $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$,
$\mathrm{f}_{\mathrm{CLK}}=1.5 \mathrm{MHz}$, Pin $10 \mathrm{at} \mathrm{V}^{+}$(filt 75:1)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 10.000 kHz | -0.912 dB | -92.270 deg |
| 20.000 kHz | -3.090 dB | 176.000 deg |
| 30.000 kHz | -6.910 dB | 85.500 deg |
| 40.000 kHz | -12.710 dB | -1.200 deg |
| 50.000 kHz | -20.500 dB | -77.800 deg |
| 60.000 kHz | -29.400 dB | -138.700 deg |
| 70.000 kHz | -38.300 dB | 174.600 deg |
| 80.000 kHz | -46.500 dB | 138.300 deg |
| 90.000 kHz | -54.000 dB | 109.100 deg |
| 100.000 kHz | -61.000 dB | 84.800 deg |
| 110.000 kHz | -67.310 dB | 64.040 deg |
| 120.000 kHz | -73.170 dB | 46.260 deg |
| 130.000 kHz | -78.600 dB | 31.120 deg |
| 140.000 kHz | -83.760 dB | 18.050 deg |
| 150.000 kHz | -88.630 dB | 7.770 deg |

$\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$

| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 10.000 kHz | -0.944 dB | -92.880 deg |
| 20.000 kHz | -3.170 dB | 175.500 deg |
| 30.000 kHz | -6.910 dB | 85.700 deg |
| 40.000 kHz | -12.450 dB | -0.600 deg |
| 50.000 kHz | -19.920 dB | -78.000 deg |
| 60.000 kHz | -28.500 dB | -140.700 deg |
| 70.000 kHz | -37.200 dB | 170.500 deg |
| 80.000 kHz | -45.300 dB | 132.200 deg |
| 90.000 kHz | -52.700 dB | 100.900 deg |
| 100.000 kHz | -59.600 dB | 74.900 deg |
| 110.000 kHz | -65.900 dB | 52.600 deg |
| 120.000 kHz | -71.750 dB | 32.850 deg |
| 130.000 kHz | -77.170 dB | 15.840 deg |
| 140.000 kHz | -82.370 dB | 1.130 deg |
| 150.000 kHz | -87.400 dB | -11.380 deg |

## PIn DESCRIPTION

## Power Supply Pins (4, 12)

The $V^{+}$(pin 4) and $V$ - (pin 12) should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor to an adequate analog ground. Low noise, non-switching power supplies are recommended. To avoid latch up when the power supplies exhibit high turn-on transients, a 1 N 5817 schottky diode should be added from the $V^{+}$and $V^{-}$pins to ground, Figures 1, 2 and 3.

## Clock Pin (11)

For $\pm 5 \mathrm{~V}$ supplies the logic threshold level is 1.4 V . For $\pm 8 \mathrm{~V}$ and 0 V to 5 V supplies the logic threshold levels are 2.2 V and 3 V respectively. The logic threshold levels vary $\pm 100 \mathrm{mV}$ over the full military temperature range. The recommended duty cycle of the input clock is $50 \%$ although for clock frequencies below 500 kHz the clock "on" time can be as low as 200 ns . The maximum clock frequency for $\pm 5 \mathrm{~V}$ supplies is 4 MHz . For $\pm 7 \mathrm{~V}$ supplies and above, the maximum clock frequency is 7 MHz . Do not allow the clock levels to exceed the power supplies. For single supply operation $\geq 6 \mathrm{~V}$ use level shifting at pin 11 with $\mathrm{T}^{2}$ L levels, see Figure 4.

## Analog Ground Pins (3,5)

For dual supply operation these pins should be connected to a ground plane. For single supply operation both pins should be tied to one half supply, Figure 3.

## Connection Pins (7, 14)

A very short connection between pins 14 and 7 is recommended. This connection should be preferably done under the IC package. In a breadboard, use a one inch, or less,
shielded coaxial cable; the shield should be grounded. In a PC board, use a one inch trace or less; surround the trace by a ground plane.

## Input, Output Pins $(2,9)$

The input pin 2 is connected to an $18 \mathrm{k} \Omega$ resistor tied to the inverting input of an op amp. Pin 2 is protected against static discharge. The device's output, pin 9 , is the output of an op amp which can typically source/sink $3 / 1 \mathrm{~mA}$. Although the internal op amps are unity gain stable, driving long coax cables is not recommended.

When testing the device for noise and distortion, the output, pin 9 , should be buffered, Figure 1. The op amp power supply wire (or trace) should be connected directly to the power source. To eliminate switching transients from filter output, buffer filter output with a third order lowpass, see Figure 5.

## NC Pins $(1,6,8,13)$

The "no connection" pins should be preferably grounded. These pins are not internally connected.

## Ratio Pin (10)

The DC level at this pin determines the ratio of clock frequency to the -3 dB frequency of the filter. The ratio is $75: 1$ when pin 10 is at $\mathrm{V}^{+}, 120: 1$ when pin 10 is at GND and $150: 1$ when pin 10 is at $\mathrm{V}^{-}$. This pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor to analog ground when it's connected to $\mathrm{V}^{-}$or $\mathrm{V}^{+}$, Figure 1. See Tables 2 through 8 for typical gain, phase and delay responses for the three ratios.

## PIn DESCRIPTIOn



Figure 1. Buffering the Filter Output. The Buffer Op Amp Should Not Share the LTC1064-3 Power Lines.


Figure 2. Using Schottky Diodes to Protect the IC from Transient Supply Reversal.


Figure 3. Single Supply Operation. If Fast Power Up or Down Transients are Expected, Use a 1 N5817 Schottky Diode Between Pins 4 and 5.


Figure 4. Level Shifting the Input $\mathrm{T}^{2} \mathrm{~L}$ Clock for Single Supply Operation $\geq 6 \mathrm{~V}$.


Figure 5. Adding an Output Buffer-Filter to Eliminate Any Clock Feedthrough.
Passband $\pm 0.1 \mathrm{~dB}$ to $50 \mathrm{kHz},-3 \mathrm{~dB}$ at 94 kHz .

## LTC1064-3

## TYPICAL APPLICATION



Figure 6. Dual 4th Order Bessel Filters. $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$, $\mathrm{f} \mathrm{cLK}=1 \mathrm{MHz}$, Pin 10 to $\mathrm{GND} . \mathrm{f}_{-3 \mathrm{~dB}}=9 \mathrm{kHz}$ and 18 kHz .

# Low Noise, 8th Order, Clock Sweepable Cauer Lowpass Filter 

## feATURES

- 8th Order Filter in a 14-Pin Package
- 80 dB or More Stopband Attenuation at $2 \times$ fcutoff
- 50:1 fclock to fcutoff Ratio (Cauer) 100:1 fCLoCk to f_3dB Ratio (Transitional)
- $135 \mu \mathrm{~V}_{\text {RMS }}$ Total Wideband Noise
- $0.03 \%$ THD or Better
- 100kHz Maximum fcutoff Frequency
- Operates up to $\pm 8 \mathrm{~V}$ Power Supplies
- Input Frequency Range up to 50 Times the Filter Cutoff Frequency


## APPLICATIONS

- Antialiasing Filters
- Telecom Filters
- Sinewave Generators


## DESCRIPTION

The LTC1064-4 is an 8th order, clock sweepable Cauer lowpass switched capacitor filter. An external TTL or CMOS clock programs the value of the filter's cutoff frequency. With pin 10 at $\mathrm{V}^{+}$, the fCLOCK to fCUTOFF ratio is $50: 1$; the filter has a Cauer response and with compensation the passband ripple is $\pm 0.1 \mathrm{~dB}$. The stopband attenuation is 80 dB at $2 \times$ fcutoff. Cutoff frequencies up to 100 kHz can be achieved. With pin 10 at $\mathrm{V}^{-}$, the fclock to $\mathrm{f}_{-3 \mathrm{~dB}}$ ratio is 100:1, the filter has a transitional Butterworth-Cauer response with lower noise and lower delay nonlinearity than the Cauer response. The stopband attenuation at $2.5 \times \mathrm{f}_{-3 \mathrm{~dB}}$ is 92 dB . Cutoff frequencies up to 50 kHz can be achieved.

The LTC1064-4 features low noise and low harmonic distortion even when input voltages up to $3 V_{\text {RMS }}$ are applied. The LTC1064-4 overall performance competes with equivalent multi-op amp active realizations. The LTC1064-4 is pin compatible with the LTC1064-1, LTC1064-2, and LTC1064-3.

The LTC1064-4 is manufactured using Linear Technology's enhanced LTCMOS ${ }^{\text {TM }}$ silicon gate process.

## TYPICAL APPLICATION

8th Order Clock Sweepable
Lowpass Elliptic Filter

*FOR FREQUENCIES ABOVE 20kHz AND MINIMUM PASSBAND RIPPLE REFER TO THE PIN DESCRIPTION SECTION FOR COMPENSATION GUIDELINES. NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A $0.1 \mu \mathrm{~F}$ CAPACITOR CLOSE TO THE PACKAGE.
BYPASSING PIN 10 WITH $0.1 \mu \mathrm{~F}$ CAPACITOR REDUCES CLOCK FEEDTHROUGH. THE CONNECTION BETWEEN PINS 7 AND 14 SHOULD'BE PHYSICALLY DONE UNDER THE PACKAGE.

Frequency Response


CURVE A: $\mathrm{f}_{\mathrm{CLK}}=1 \mathrm{MHz}, 100: 1$ CURVE B: $\mathrm{f}_{\mathrm{CLK}}=2 \mathrm{MHz}, 50: 1$ CURVE C: $\mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz}, 50: 1$
$\mathrm{C}_{\mathrm{COMP}}=30 \mathrm{pF}$
$\mathrm{C}_{\mathrm{COMP} 2}=18 \mathrm{pF}$

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) . . . . . . . . . . . . . . . . . 16.5V
Input Voltage at Any Pin ...... $\mathrm{V}^{-}-0.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}^{+}+0.3 \mathrm{~V}$
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . 400 mW
Storage Temperature Range.............. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Lead Temperature (Soldering, 10 sec.) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$ Operating Temperature Range
LTC1064-4M....................... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LTC1064-4C........................ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

LTC1064-4M
$-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION



## eLECTRICAL CHARACTERISTICS

$V_{S}= \pm 7.5 \mathrm{~V}, 50: 1, \mathrm{f}_{\mathrm{CLK}}=1 \mathrm{MHz}, \mathrm{f}_{\mathrm{C}}=20 \mathrm{kHz}, \mathrm{R}_{\mathrm{I}}=10 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ}$, TTL clock input level unless otherwise specified.


The denotes the specifications which apply over the full operating temperature range.

Note 1: For tighter passband ripple specifications please consult with LTC's marketing.
Note 2: Not tested, guaranteed by design.

## TYPICAL PGRFORMANCE CHARACTGRISTICS

Graph 1. Gain vs Frequency


Graph 4. Gain vs Frequency with
Compensation


Graph 2. Passband Phase Shift vs
Frequency


Graph 5. Device to Device Phase Matching


Graph 3. Passband Group Delay


Graph 6. Total Harmonic Distortion


Graph 8. Transient Response
$f_{\text {clK }}=1 \mathrm{MHz}$, Ratio $=50: 1$,
$\mathrm{f}_{\mathrm{C}}=20 \mathrm{kHz}, \mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}, 1 \mathrm{kHz}$,
Square Wave Input

$0.1 \mathrm{~ms} / \mathrm{DIV}$

## TYPICAL PGRFORMANC $\in$ CHARACTERISTICS

Table 1. Wideband Noise ( $\mu \mathrm{V}_{\text {RMS }}$ ). Input Grounded, fCLK $=1 \mathrm{MHz}$.

|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 2.37 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: |
| PIN 10 TO | $\mathrm{f}_{\text {CLIK }} \mathrm{lf}_{\text {cutoff }}$ | $\begin{aligned} & \text { NOISE } \\ & \left(\mu V_{\text {RMS }}\right) \end{aligned}$ | $\begin{aligned} & \text { NOISE } \\ & \left(\mu V_{\text {RMS }}\right) \end{aligned}$ | $\begin{aligned} & \text { NOISE } \\ & \left(\mu V_{\text {RMS }}\right) \end{aligned}$ |
| $\mathrm{V}^{+}$ | 50:1 | 120 | 135 | 145 |
| $\mathrm{V}^{-}$ | 100:1 | 100 | 120 | 130 |

Table 2. Gain/Phase, Pin 10 at $\mathrm{V}^{+}$. Typical Response.
'́cutoff $=1 \mathrm{kHz}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ' ' $_{\text {CLK }}=50 \mathrm{kHz}$ Ratio $=50: 1$

| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 0.200 kHz | -0.075 dB | -59.990 deg |
| 0.400 kHz | -0.050 dB | -122.400 deg |
| 0.600 kHz | 0.020 dB | 169.300 deg |
| 0.800 kHz | 0.060 dB | 88.500 deg |
| 1.000 kHz | 0.090 dB | -26.100 deg |
| 1.200 kHz | -15.640 dB | -175.100 deg |
| 1.400 kHz | -34.700 dB | 126.500 deg |
| 1.600 kHz | -51.700 dB | 87.600 deg |
| 1.800 kHz | -68.600 dB | 38.400 deg |
| 2.000 kHz | -84.110 dB | -47.860 deg |

Table 4. Gain/Phase, Pin 10 at $\mathrm{V}^{-}$. Typical Response.
$\mathrm{f}_{-3 \mathrm{~dB}}=1 \mathrm{kHz}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ f $\mathrm{CLK}=100 \mathrm{kHz}$ Ratio $=100: 1$

| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 0.200 kHz | -0.179 dB | -60.090 deg |
| 0.400 kHz | -0.440 dB | -122.000 deg |
| 0.600 kHz | -0.810 dB | 170.800 deg |
| 0.800 kHz | -1.480 dB | 91.900 deg |
| 1.000 kHz | -3.500 dB | -16.300 deg |
| 1.200 kHz | -17.720 dB | -140.500 deg |
| 1.400 kHz | -35.700 dB | 164.800 deg |
| 1.600 kHz | -52.700 dB | 135.000 deg |
| 1.800 kHz | -71.900 dB | 114.000 deg |
| 2.000 kHz | -96.160 dB | -49.670 deg |

Table 6. Gain/Phase, Pin 10 at GND.
$V_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 0.200 kHz | -0.383 dB | -47.140 deg |
| 0.400 kHz | -1.000 dB | -92.000 deg |
| 0.600 kHz | -1.300 dB | -134.300 deg |
| 0.800 kHz | -0.280 dB | -178.800 deg |
| 1.000 kHz | 2.670 dB | 109.200 deg |
| 1.200 kHz | -3.500 dB | 6.000 deg |
| 1.400 kHz | -12.510 dB | -47.400 deg |
| 1.600 kHz | -20.000 dB | -88.800 deg |
| 1.800 kHz | -27.300 dB | -127.800 deg |
| 2.000 kHz | -35.000 dB | -164.200 deg |

## TYPICAL PGRFORMANCE CHARACTERISTICS

Table 7. Gain/Phase for Figure 6.
Typical Response, Pin 10 at $\mathrm{V}^{+}$, , CUTOFF $=40 \mathrm{kHz}$
$V_{S}= \pm 7.5 \mathrm{~V}$, f $\mathrm{cLK}=2 \mathrm{MHz}$, Ratio $=50: 1$

| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 10.000 kHz | -0.094 dB | -75.900 deg |
| 12.000 kHz | -0.100 dB | -91.400 deg |
| 14.000 kHz | -0.090 dB | -107.200 deg |
| 16.000 kHz | -0.080 dB | -123.300 deg |
| 18.000 kHz | -0.060 dB | -139.600 deg |
| 20.000 kHz | -0.040 dB | -156.500 deg |
| 22.000 kHz | -0.020 dB | -173.800 deg |
| 24.000 kHz | 0.000 dB | 168.200 deg |
| 26.000 kHz | 0.020 dB | 149.400 deg |
| 28.000 kHz | 0.030 dB | 130.000 deg |
| 30.000 kHz | 0.020 dB | 109.400 deg |
| 32.000 kHz | 0.010 dB | 87.700 deg |
| 34.000 kHz | -0.020 dB | 64.600 deg |
| 36.000 kHz | -0.030 dB | 39.500 deg |
| 38.000 kHz | -0.010 dB | 11.400 deg |
| 40.000 kHz | -0.070 dB | -22.000 deg |
| 42.000 kHz | -0.920 dB | -64.100 deg |
| 44.000 kHz | -4.000 dB | -110.100 deg |
| 46.000 kHz | -8.970 dB | -147.000 deg |
| 48.000 kHz | -14.320 dB | -173.500 deg |
| 50.000 kHz | -19.460 dB | 166.800 deg |

Table 8. Gain/Phase for Figure 7.
Typical Response, Pin $10 \mathrm{at}^{+}$, f. CUTOFF $=100 \mathrm{kHz}$ $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ CLK $=5 \mathrm{MHz}$ Ratio $=50: 1$

| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 10.000 kHz | -0.096 dB | -32.390 deg |
| 20.000 kHz | -0.100 dB | -64.900 deg |
| 30.000 kHz | -0.080 dB | -98.100 deg |
| 40.000 kHz | -0.040 dB | -132.300 deg |
| 50.000 kHz | 0.020 dB | -168.200 deg |
| 60.000 kHz | 0.070 dB | 153.600 deg |
| 70.000 kHz | 0.040 dB | 112.100 deg |
| 80.000 kHz | -0.120 dB | 66.400 deg |
| 90.000 kHz | -0.460 dB | 14.600 deg |
| 100.000 kHz | -1.310 dB | -49.300 deg |
| 110.000 kHz | -5.640 dB | -129.000 deg |
| 120.000 kHz | -14.530 dB | 167.800 deg |
| 130.000 kHz | -23.800 dB | 126.700 deg |
| 140.000 kHz | -32.600 dB | 96.200 deg |
| 150.000 kHz | -41.000 dB | 71.300 deg |
| 160.000 kHz | -49.200 dB | 49.200 deg |
| 170.000 kHz | -57.500 dB | 29.000 deg |
| 180.000 kHz | -66.500 dB | 9.800 deg |
| 190.000 kHz | -77.770 dB | -2.320 deg |
| 200.000 kHz | -92.050 dB | 76.740 deg |

Table 9. Gain/Phase for Figure 7.
Typical Response, Pin 10 at $\mathrm{V}^{+}$, ícutoff $=100 \mathrm{kHz}$
$V_{S}= \pm 7.5 V^{\prime}, T_{A}=125^{\circ} \mathrm{C}$ CLK $=5 \mathrm{MHz}$ Ratio $=50: 1$

| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 10.000 kHz | -0.071 dB | -33.800 deg |
| 20.000 kHz | -0.040 dB | -67.800 deg |
| 30.000 kHz | 0.050 dB | -102.500 deg |
| 40.000 kHz | 0.190 dB | -138.300 deg |
| 50.000 kHz | 0.410 dB | -176.100 deg |
| 60.000 kHz | 0.670 dB | 143.100 deg |
| 70.000 kHz | 0.920 dB | 98.400 deg |
| 80.000 kHz | 1.150 dB | 48.200 deg |
| 90.000 kHz | 1.530 dB | -10.900 deg |
| 100.000 kHz | 1.110 dB | -96.500 deg |


| FREQUENCY | GAIN | PHASE |
| :---: | :---: | :---: |
| 110.000 kHz | -7.420 dB | 172.100 deg |
| 120.000 kHz | -18.240 dB | 119.400 deg |
| 130.000 kHz | -28.000 dB | 83.300 deg |
| 140.000 kHz | -37.000 dB | 54.000 deg |
| 150.000 kHz | -45.700 dB | -27.600 deg |
| 160.000 kHz | -54.300 dB | 2.100 deg |
| 170.000 kHz | -63.300 dB | -24.900 deg |
| 180.000 kHz | -73.610 dB | -60.210 deg |
| 190.000 kHz | -85.300 dB | -138.990 deg |
| 200.000 kHz | -83.390 dB | 129.580 deg |

## PIn DESCRIPTION

## Power Supply Pins (4, 12)

The $V^{+}\left(\right.$pin 4) and $V^{-}($pin 12) should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor to an adequate analog ground. Low noise, non-switching power supplies are recommended. To avoid latch up when the power supplies exhibit high turn-on transients, a 1 N 5817 Schottky diode should be added from the $\mathrm{V}^{+}$and $\mathrm{V}^{-}$pins to ground, Figures 1 and 2.

## Clock Pin (11)

For $\pm 5 \mathrm{~V}$ supplies the logic threshold level is 1.4 V . For $\pm 8 \mathrm{~V}$ and 0 V to 5 V supplies the logic threshold levels are 2.4 V and 3 V respectively. The logic threshold levels vary $\pm 100 \mathrm{mV}$ over the full military temperature range. The recommended duty cycle of the input clock is $50 \%$ although for clock frequencies below 500 kHz the clock "on" time can be as low as 200 ns . The maximum clock frequency for $\pm 5 \mathrm{~V}$ supplies is 4 MHz . For $\pm 7 \mathrm{~V}$ supplies and above, the maximum clock frequency is 5 MHz . Do not allow the clock levels to exceed the power supplies. For single supply operation and for $\mathrm{V}_{S} \geq 6 \mathrm{~V}, \mathrm{~T}^{2} \mathrm{~L}$ clock signals can be accommodated through level shifting, Figure 3.

## Analog Ground Pins $(3,5)$

For dual supply operation these pins should be connected to a ground plane. For single supply operation both pins should be tied to one half supply, Figure 2.

## Connection Pins $(7,14)$

A very short connection between pins 14 and 7 is recommended. This connection should be preferably done under the IC package. In a breadboard, use a one inch, or less, shielded coaxial cable; the shield should be grounded. In a PC board, use a one inch trace or less; surround the trace by a ground plane.

## NC Pin (8)

Pin 8 is not internally connected, it should be preferably grounded.

## Input, Output Pins $(2,9)$

The input pin 2 is connected to a $12 \mathrm{k} \Omega$ resistor tied to the inverting input of an op amp. Pin 2 is protected against static discharge. The device's output, pin 9 , is the output of an op amp which can typically source/sink $3 / 1 \mathrm{~mA}$. Although the internal op amps are unity gain stable, driving long coax cables is not recommended.

When testing the device for noise and distortion, the output, pin 9 , should be buffered, Figure 4. The op amp power supply wire (or trace) should be connected directly to the power source. To eliminate any output clock feedthrough, pin 9 should be buffered with a simple R, C lowpass filter, Figure 5. The cutoff frequency of the output filter should be fclk/3.

## 50/100 Ratio Pin (10)

For an fclklfc ratio of $50: 1$, pin 10 should be tied to $\mathrm{V}+$. For an fclklf-3dB ratio of 100:1, pin 10 should be tied to $\mathrm{V}^{-}$. When pin 10 is at mid-supplies (i.e. ground), the filter response is neither Cauer nor transitional. Table 6 illustrates this response. Bypassing pin 10 with a $0.1 \mu \mathrm{~F}$ capacitor reduces the, already small, clock feedthrough.

## Compensation Pins (6,7 and 1, 13)

To obtain a Cauer response with minimum passband ripple and cutoff frequencies above 20 kHz , compensating components are required. Figure 6 uses $\pm 7.5 \mathrm{~V}$ power supplies and compensation components to achieve up to 40 kHz sweepable cutoff frequencies and $\pm 0.1 \mathrm{~dB}$ passband ripple. Table 7 lists the typical amplitude response of Figure 6. Figure 7 illustrates the compensation scheme required to obtain a 100 kHz cutoff frequency; Graph 4 and Tables 8 and 9 list the typical response of Figure 7 for $25^{\circ} \mathrm{C}$ and $125^{\circ} \mathrm{C}$ ambient temperature. As shown the ripple increases at high temperatures but still a $\pm 0.25 \mathrm{~dB}$ figure can be obtained for ambient temperatures below $70^{\circ} \mathrm{C}$.

## PIN DESCRIPTION



Figure 1. Using Schottky Diodes to Protect the IC from Power Supply Spikes.


Figure 2. Single Supply Operation. If Fast Power Up or Down Transients are Expected, Use a 1 N5817 Schottky Diode Between Pins 4 and 5.


Figure 4. Buffering the Filter Output. The Buffer Op Amp Should Not Share the LTC1064-4 Power Lines.

Figure 3. Level Shifting the Input $T^{2}$ L Clock for Single Supply Operation $\geq 6 \mathrm{~V}$.

## LTC1064-4

## PIN DESCRIPTION



Figure 6. Compensating LTC1064-4 for Passband Ripple of $\pm 0.1 \mathrm{~dB}$ and ficutoff Sweeps to 40 kHz .


Figure 7. Compensating LTC1064-4 for ficutoff $=100 \mathrm{kHz}$, Gain at ICUTOFF $\approx-1.3 \mathrm{~dB}$, Table 8 .

## feATURES

- Low Power
- 4 Filters in a $0.3^{\prime \prime}$ Wide Package
- 1/2 the Noise of the LTC1059, 60, 61 Devices
- Wide Output Swing
- Clock to Center Frequency Ratios of 50:1 and 100:1
- Operates from $\pm 2.37 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ Power Supplies
- Customized Version with Internal Resistors Available
- Ratio of $50: 1$ and 100:1 Simultaneously Available


## APPLICATIONS

- Antialiasing Filters
- Telecom Filters
- Spectral Analysis
- Loop Filters
- For Fixed Lowpass Filter Requirements use the LTC1164-XX Series


## DESCRIPTION

The LTC1164 consists of four low power, low noise 2nd order switched capacitor filter building blocks. Each building block typically consumes $850 \mu$ A supply current. Low power is achieved without sacrificing noise and distortion. Each building block, together with 3 to 5 resistors, can provide 2 nd order functions like lowpass, highpass, bandpass, and notch. The center frequency of each 2nd order section can be tuned with an external clock, or a clock and resistor ratio. For $Q<5$, the center frequency range is from 0.1 Hz to 20 kHz . Up to 8th order filters can be realized by cascading all four 2nd order sections. Any classical filter realization (such as Butterworth, Cauer, Bessel, and Chebyshev) can be formed.

A customized monolithic version of the LTC1164 including internal thin film resistors can be obtained. Consult LTC Marketing for details.
The LTC1164 is manufactured using Linear Technology's enhanced LTCMOS ${ }^{T M}$ silicon gate process.

## TYPICAL APPLICATION



## ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ..... 16.5V
Power Dissipation ..... 500 mW
Operating Temperature RangeLTC1164AM, LTC1164M
$\qquad$$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LTC1164AC, LTC1164C $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

Storage Temperature Range ............. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec.).............. $300^{\circ} \mathrm{C}$
electrichl characteristics
(Complete Filter) $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, TTL Clock Input Level, unless otherwise specified.

| PARAMETER <br> Center Frequency Range | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0.1-20k |  | Hz |
| Input Frequency Range (Note 1) | $\begin{aligned} & 50: 1 \\ & 100: 1 \\ & \hline \end{aligned}$ |  |  |  | $<$ fllk <br> $<\mathrm{f}_{\text {CLK }} / 2$ | Hz Hz |
| Clock to Center Frequency Ratio, $\mathrm{f}_{\text {cLK }} / \mathrm{f}_{0}$ | $\begin{aligned} & \text { Sides A, B, C: Mode } 1, R 1=R 3=50 \mathrm{k} \Omega, \\ & R 2=5 \mathrm{k} \Omega, \\ & \text { Side } D: M \text { Mode } 3, R 1=R 3=50 \mathrm{k} \Omega, \\ & R 2=R 4=5 \mathrm{k} \Omega \\ & f_{0}=5 \mathrm{kHz}, \mathrm{Q}=10 \\ & 50: 1, \mathrm{f}_{\text {CLK }}=250 \mathrm{kHz} \\ & \hline \end{aligned}$ | $\bullet$ |  |  | 50 $\pm 0.5$ | \% |
| LTC1164A <br> LTC1164 <br> LTC1164A <br> LTC1164 | $50: 1, \mathrm{f}_{\text {CLK }}=250 \mathrm{kHz}$ | $\bullet$ |  |  | $50 \pm 0.9$ | \% |
|  | 100:1, $\mathrm{f}_{\text {CLK }}=500 \mathrm{kHz}$ | $\bullet$ |  |  | $100 \pm 0.5$ | \% |
|  | 100:1, $\mathrm{f}_{\text {CLK }}=500 \mathrm{kHz}$ | $\bullet$ |  |  | $100 \pm 0.9$ | \% |
| Clock to Center Frequency Ratio, Side to Side Matching <br> LTC1164A <br> LTC1164 | Sides A, B, C, Mode 1, $\mathrm{f}_{0}=5 \mathrm{kHz}, \mathrm{Q}=10$ <br> Side D Mode $3, \mathrm{f}_{0}=5 \mathrm{kHz}, \mathrm{Q}=10$ <br> $50: 1, \mathrm{f}_{\text {CLK }}=250 \mathrm{kHz}$ | $\bullet$ |  |  | 0.5 | \% |
|  | $50: 1, f_{\text {CLK }}=250 \mathrm{kHz}$ | $\bullet$ |  |  | 1.0 | \% |
| QAccuracy | $\begin{aligned} & \text { Sides } A, B, C, \text { Mode } 1, f_{0}=5 \mathrm{kHz}, \mathrm{Q}=10 \\ & 50: 1, \mathrm{f}_{\mathrm{CLK}}=250 \mathrm{kHz} \end{aligned}$ | $\bullet$ |  | $\pm 2$ | $\pm 5$ | \% |
|  | 100:1, $\mathrm{f}_{\text {CLK }}=500 \mathrm{kHz}$ | $\bullet$ |  | $\pm 2$ | $\pm 5$ | \% |
|  | Side D Mode 3, $\mathrm{f}_{0}=5 \mathrm{kHz}, \mathrm{Q}=10$ $50: 1, f_{\text {CLK }}=250 \mathrm{kHz}$ | $\bullet$ |  | $\pm 3$ | $\pm 6$ | \% |
|  | 100:1, $\mathrm{f}_{\text {CLK }}=500 \mathrm{kHz}$ | $\bullet$ |  | $\pm 6$ | $\pm 12$ | \% |
| $\mathrm{f}_{0}$ Temperature Coefficient | $\mathrm{f}_{\text {CLK }} \leq 500 \mathrm{kHz}$ |  |  | $\pm 1$ |  | ppm/ $/{ }^{\circ} \mathrm{C}$ |
| QTemperature Coefficient | $\mathrm{f}_{\text {CLK }} \leq 250 \mathrm{kHz}$ |  |  | $\pm 5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Maximum Clock Frequency | $\begin{aligned} & \text { Mode } 1, Q<2.5 \\ & V_{S} \geq \pm 7.0 V, 50: 1 \text { or } 100: 1 \end{aligned}$ |  |  | 1.5 |  | MHz |
|  | $\begin{aligned} & \text { Mode } 3, Q<5.0 \\ & V_{S} \geq \pm 5.0 V, 50: 1 \text { or } 100: 1 \end{aligned}$ |  |  | 1.0 |  | MHz |
|  | $\begin{aligned} & \text { Mode } 3, Q<5.0 \\ & V_{S}= \pm 2.5 V, 50: 1 \text { or } 100: 1 \end{aligned}$ |  |  | 500 |  | kHz |
| $f_{\text {CLK }}$ Feedthrough | $\mathrm{f}_{\text {CLK }} \leq 500 \mathrm{kHz}, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ |  |  | 200 |  | ${ }_{\mu \mathrm{V} \text { RMS }}$ |
| DC Offset Voltages (See Figure 1 and Table 1) | $V_{0 S 1}$ <br> $V_{0 S 2}$ <br> $V_{0 S 3}$ | $\bullet$ |  | $\begin{aligned} & 2 \\ & 3 \\ & 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 45 \\ & 45 \\ & \hline \end{aligned}$ | mV mV mV |
| Power Supply Current | $\mathrm{V}_{S}= \pm 2.5 \mathrm{~V}$ |  |  | 4.0 |  | mA |
|  | $\begin{aligned} & V_{S}= \pm 5.0 \mathrm{~V}, \text { Temp } \geq+25^{\circ} \mathrm{C} \\ & V_{S}= \pm 5.0 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 3.6 \\ & 5.6 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 8 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | $\begin{aligned} & V_{S}= \pm 7.5 \mathrm{~V}, \text { Temp } \geq+25^{\circ} \mathrm{C} \\ & V_{S}= \pm 7.5 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 6.0 \\ & 9.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 8 \\ & 11.0 \end{aligned}$ | mA mA |

The - denotes the specifications which apply over the full operating temperature range.

Note 1: Guaranteed by design. Not tested.

## LTC1164



Figure 1. Equivalent Input Offsets of $1 / 4$ LTC1164 Filter Building Block

Table 1. Output DC Offsets One 2nd Order Section

| MODE | $\begin{gathered} V_{\text {OSN }} \\ \text { PIN 2, } 11,14,23 \end{gathered}$ | $\begin{gathered} V_{\text {OSBP }} \\ \text { PIN } 3,10,15,22 \end{gathered}$ | $\begin{gathered} V_{\text {OLLP }} \\ \text { PIN } 4,9,16,21 \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 1 | $\left.\mathrm{V}_{\text {OSI }}[1 / 1 \mathrm{Q})+1+\\| \mathrm{H}_{\text {OLP }} \mathrm{ll}\right]-\mathrm{V}_{\text {OS3 }} / \mathrm{Q}$ | $\mathrm{V}_{\text {Os3 }}$ | $\mathrm{V}_{\text {OSN }}-V_{\text {OSS }}$ |
| 16 | $\left.\mathrm{V}_{\text {OSI }}(1 / \mathrm{Q})+1+\mathrm{R} 2 \mathrm{R} 11\right]-\mathrm{V}_{\text {OS3 }} / \mathrm{Q}$ | $V_{0 S 3}$ | $\sim\left(V_{\text {OSN }}-V_{\text {OS }}(1+\mathrm{R} 5 / \mathrm{R6})\right.$ |
| 2 | $\begin{aligned} & {\left[V_{\text {OSS }}\left(1+R 2 / R 1+R 2[R 3+R 2 / R 4)-V_{\text {os3 }}(R 2 / R 3)\right] x\right.} \\ & {[R 4 /(R 2+R 4)]+V_{\text {OS2 } 2}[R 2(R 2+R 4)]} \end{aligned}$ | $\mathrm{V}_{\text {OS3 }}$ | $V_{\text {OSN }}-V_{\text {OS2 }}$ |
| 3 | $\mathrm{V}_{\text {OS2 }}$ | $v_{\text {os3 }}$ | $\begin{aligned} & V_{\text {OS1 } 1}\left[1+\frac{R 4}{R 1}+\frac{R 4}{R 2}+\frac{R 4}{R 3}\right]-V_{\text {OS2 } 2}\left(\frac{R 4}{R 2}\right) \\ & -V_{\text {OS3 }}\left(\frac{R 4}{R 3}\right) \end{aligned}$ |

## BLOCK DIAGRAM



## TYPICAL PGRFORMANC CHARACTERISTICS




Graph 2. Mode 1, $\left(\right.$ fcLKlf $\left._{0}\right)=100: 1$


Graph 5. Mode 3 Q Error vs Ideal Q


Graph 3. Mode 3, $\left(\mathrm{ICLK}_{\mathrm{CL}}^{\mathrm{f}} \mathrm{f}_{0}\right)=50: 1$


Graph 6. Wideband Noise vs Q


Graph 7. Total Harmonic Distortion vs Output Amplitude


Graph 8. Power Supply
Current vs Voltage


## PI DESCRIPTION

## Power Supplies (Pins 7, 19)

They should be bypassed with $0.1 \mu \mathrm{~F}$ ceramic disc. Low noise, non-switching, power supplies are recommended. The device operates with a single 5 V supply and with dual supplies. The absolute maximum operating power supply voltage is $\pm 8.25 \mathrm{~V}$. Supply reversal is not allowed and can cause latch up. When using dual supplies, loads between the positive and negative supply (even light loads) can cause momentary supply reversal during power-up. A clamp diode from each supply to ground will prevent reversal and latch problems.

## Clock (Pin 18)

For $\pm 5 \mathrm{~V}$ supplies the logic threshold level is 1.8 V . For $\pm 8 \mathrm{~V}$ and 0 to 5 V supplies the logic threshold level is 2.8 V . The logic threshold levels vary $\pm 100 \mathrm{mV}$ over the full military temperature range. The recommended duty cycle of the input clock is $50 \%$, although for clock frequencies below 500 kHz the clock "on" time can be as low as 200 ns . The maximum clock frequency for single 5 V supply and Q values $<5$ is 500 kHz and for $\pm 5 \mathrm{~V}$ supplies and above is

1 MHz . The clock input can be applied before power is turned on as long as there is no chance the clock signal will go below the V - supply.

## AGND (Pin 6)

When the LTC1164 operates with dual supplies, Pin 6 should be tied to system ground. When the LTC1164 operates with a single positive supply, the analog ground pin should be tied to $1 / 2$ supply and it should be bypassed with a $4.7 \mu \mathrm{~F}$ solid tantalum in parallel with a $0.1 \mu \mathrm{~F}$ ceramic disc, Figure 2. The positive input of all the internal op amps, as well as the common reference of all the internal switches, are internally tied to the analog ground pin. Because of this, a very "clean" ground is recommended.

## 50/100 (Pin 17)

By tying Pin 17 to $\mathrm{V}^{+}$, all filter sections operate with a clock to center frequency ratio internally set at $50: 1$. When Pin 17 is at mid-supplies, sections $B$ and $C$ operate with $\left(f_{C L K} / f_{0}\right)=50: 1$ and sections $A$ and $D$ operate at (100:1). When Pin 17 is shorted to the negative supply pin, all filter sections operate with $\left(\mathrm{f}_{\mathrm{cLK}} / \mathrm{f}_{0}\right)=100: 1$.


Figure 2. Single Supply Operation

# APPLICATIONS INFORMATION 

## ANALOG CONSIDERATIONS

## 1. Grounding and Bypassing

The LTC1164 should be used with separated analog and digital ground planes and single point grounding techniques.

Pin 6 (AGND) should be tied directly to the analog ground plane.

Pin $7\left(\mathrm{~V}^{+}\right)$should be bypassed to the ground plane with a $0.1 \mu \mathrm{~F}$ ceramic disk with leads as short as possible. Pin 19 $\left(V^{-}\right)$should be bypassed with a $0.1 \mu \mathrm{~F}$ ceramic disk. For single supply applications, $\mathrm{V}^{-}$can be tied to the analog ground plane.

For good noise performance, $\mathrm{V}^{+}$and $\mathrm{V}^{-}$must be free of noise and ripple.
All analog inputs should be referenced directly to the single point ground. The clock inputs should be shielded from and/or routed away from the analog circuitry and a separate digital ground plane used.

Figure 3 shows an example of an ideal ground plane design for a two sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this as possible. Proto boards are not recommended.

## 2. Buffering the Filter Output

When driving coaxial cables and $1 \times$ scope probes, the filter output should be buffered. This is important especially when high Qs are used to design a specific filter. Inadequate buffering may cause errors in noise, distortion, $Q$, and gain measurements. When $10 \times$ probes are used, buffering is usually not required. A buffer is recommended especially when THD tests are performed. As shown in Figure 4, the buffer should be adequately bypassed to minimize clock feedthrough.


Figure 3. Example Ground Plane Breadboard Technique for LTC1164

## APPLICATIONS INFORMATION

## 3. Offset Nulling

Lowpass filters may have too much DC offset for some users. A servo circuit may be used to actively null the offsets of the LTC1164 or any LTC switched capacitor filter. The circuit shown in Figure 5 will null offsets to better than $300 \mu \mathrm{~V}$. This circuit takes seconds to settle because of the integrator pole frequency.

## 4. Noise

All the noise performance mentioned excludes the clock feedthrough. Noise measurements will degrade if, the already described grounding, bypassing, and buffering techniques are not practiced. Graph 6 is a very good representation of the noise performance of this device.


Figure 4. Buffering the Output of a 4th Order Bandpass Realization


Figure 5. Servo Amplifier

## MODES OF OPGRATION

## PRIMARY MODES

## Mode 1

In Mode 1, the ratio of the external clock frequency to the center frequency of each 2 nd order section is internally fixed at $50: 1$ or 100:1. Figure 6 illustrates Mode 1 providing 2nd order notch, lowpass, and bandpass outputs. Mode 1 can be used to make high order Butterworth lowpass filters; it can also be used to make low $Q$ notches and for cascading 2nd order bandpass functions tuned at the same center frequency with unity gain. Mode 1 is faster than Mode 3. Note that Mode 1 can only be implemented with 3 of the 4 LTC1164 sections because section D has no


$$
f_{0}=\frac{f_{C L K}}{100(50)} ; f_{n}=f_{0} ; H_{01 P}=-\frac{R 2}{R 1} ; H_{0 B P}=-\frac{R 3}{R 1} ; H_{0 N 1}=-\frac{R 2}{R 1} \quad Q=\frac{R 3}{R 2}
$$

Figure 6. Mode 1: 2nd Order Filter Providing Notch, Bandpass, Lowpass

## MODES OF OPERATION

externally available summing node. Section $D$, however, can be internally connected in Mode 1 upon special request.

## Mode 3

Mode 3 is the second of the primary modes. In Mode 3, the ratio of the external clock frequency to the center frequency of each 2nd order section can be adjusted above or below $50: 1$ or 100:1. Side $D$ of the LTC1164 can only be connected in Mode 3. Figure 7 illustrates Mode 3, the classical state variable configuration, providing highpass, bandpass, and lowpass 2nd order filter functions. Mode 3 is slower than Mode 1. Mode 3 can be used to make high order all-pole bandpass, lowpass, highpass and notch filters.

$\operatorname{MODE} 3(100: 1): \quad f_{0}=\frac{f_{C L K}}{100} \sqrt{\frac{R 2}{R 4}} ; Q=\frac{R 3}{R 2} \sqrt{\frac{R 2}{R 4}} ; H_{O H P}=-R 2 / R 1 ;$
$H_{0 B P}=-R 3 / R 1 ; H_{0 L P}=-R 4 / R 1$
$\operatorname{MODE} 3(50: 1): \quad f_{0}=\frac{f_{C L K}}{50} \sqrt{\frac{R 2}{R 4}} ; Q=\frac{1.005(\sqrt{R 2 / R 4})}{(R 2 / R 3)-(R 2 / 16 R 4)} ;$
$H_{0 H P}=-R 2 / R 1 ; H_{0 B P}=-\frac{R 3 / R 1}{1-(R 3 / 16 R 4)} ; H_{0 L P}=-R 4 / R 1$
NOTE: THE 50:1 EQUATIONS FOR MODE 3 ARE DIFFERENT FROM THE EQUATIONS FOR MODE 3 OPERATION OF THE LTC1059, LTC1060 AND LTC1061. START WITH $\mathrm{f}_{0}$, CALCULATE R2/R4, SET R4; FROM THE Q VALUE, CALCULATE R3:


Figure 7. Mode 3: 2nd Order Filter Providing Highpass, Bandpass, Lowpass

When the internal clock to center frequency ratio is set at 50:1, the design equations for $Q$ and bandpass gain are different from the 100:1 case. This was done to provide speed without penalizing the noise performance.

## SECONDARY MODES

## Mode 1b

Mode 1 b is derived from Mode 1. In Mode 1b, Figure 8, two additional resistors R5 and R6, are added to alternate the amount of voltage fed back from the low pass output into the input of the SA (or SB or SC) switched capacitor summer. This allows the filter clock to center frequency ratio to be adjusted beyond 50:1 or 100:1. Mode 1 b maintains the speed advantages of Mode 1.

## Mode 2

Mode 2 is a combination of Mode 1 and Mode 3, as shown in Figure 9. With Mode 2, the clock to center frequency ratio, $\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{0}$, is always less than $50: 1$ or $100: 1$. The advantage of Mode 2 is that it provides less sensitivity to resistor tolerances than does Mode 3. As in Mode 1, Mode 2 has


$$
f_{0}=\frac{f_{C L K}}{100(50)} \sqrt{\frac{R 6}{R 5+R 6}} ; f_{n}=f_{0} ; Q=\frac{R 3}{R 2} \sqrt{\frac{R 6}{R 5+R 6}}
$$

$$
H_{O N 1}(f \rightarrow 0)=H_{O N 2}\left(f \rightarrow \frac{f_{C L K}}{2}\right)=-\frac{R 2}{R 1} ; H_{0 L P}=\frac{-R 2 / R 1}{R 6 /(R 5+R 6)}
$$

$H_{0 B P}=-\frac{\mathrm{R} 3}{\mathrm{R} 1} ;(\mathrm{R} 5 / / \mathrm{R} 6)<5 \mathrm{k} \Omega$
Figure 8. Mode 1b: 2nd Order Filter Providing Notch, Bandpass, Lowpass

## mODES OF OPERATION

a notch output which depends on the clock frequency, and the notch frequency is therefore less than the center frequency, $f_{0}$.

When the internal clock to center frequency ratio is set at $50: 1$, the design equations for $Q$ and bandpass gain are different from the 100:1 case.

## Mode 3A

This is an extension of Mode 3 where the highpass and lowpass output are summed through two external resistors $R_{h}$ and $R_{1}$ to create a notch. This is shown in Figure 10. Mode 3A is more versatile than Mode 2 because the notch
frequency can be higher or lower than the center frequency of the 2nd order section. The external op amp of Figure 10 is not always required. When cascading the sections of the LTC1164, the highpass and lowpass outputs can be summed directly into the inverting input of the next section. The topology of Mode 3A is useful for elliptic highpass and notch filters with clock to cutoff frequency ratios higher than 100:1. This is often required to extend the allowed input signal frequency range and to avoid premature aliasing.

When the internal clock to center frequency ratio is set at 50:1, the design equations for $Q$ and bandpass gain are dif. ferent from the 100:1 case.


$$
\begin{array}{ll}
\operatorname{MODE} 2(100: 1): & f_{0}=\frac{f_{C L K}}{100} \sqrt{1+\frac{R 2}{R 4}} ; f_{n}=\frac{f_{C L K}}{50} ; Q=\frac{R 3}{R 2} \sqrt{1+\frac{R 2}{R 4}} ; H_{0 L P}=\frac{-R 2 / R 1}{1+(R 2 / R 4)} \\
& H_{O B P}=-R 3 / R 1 ; H_{O N 1}(f \rightarrow 0)=\frac{-R 2 / R 1}{1+(R 2 / R 4)} ; H_{O N 2}\left(f \rightarrow \frac{f_{C L K}}{2}\right)=-R 2 / R 1 \\
\operatorname{MODE~} 2(50: 1): \quad & f_{0}=\frac{f_{C L K}}{50} \sqrt{1+\frac{R 2}{R 4}} ; f_{n}=\frac{f_{C L K}}{50} ; Q=\frac{1.005(\sqrt{1+R 2 / R 4)}}{(R 2 / R 3)-(R 2 / 16 R 4)} ; H_{O L P}=\frac{-R 2 / R 1}{1+(R 2 / R 4)} \\
& H_{O B P}=-\frac{R 3 / R 1}{1-(R 3 / 16 R 4)} ; H_{O N 1}(f \rightarrow 0)=\frac{-R 2 / R 1}{1+(R 2 / R 4)} \\
& H_{O N 2}\left(f \rightarrow \frac{f_{C L K}}{2}\right)=-R 2 / R 1
\end{array}
$$

NOTE: THE 50:1 EQUATIONS FOR MODE 2 ARE DIFFERENT FROM THE EQUATIONS FOR MODE 2 OPERATION OF THE LTC1059, LTC 1060 AND LTC1061. START WITH $f_{0}$. CALCULATE R2/R4, SET R4; FROM THE Q VALUE, CALCULATE R3:

$$
\mathrm{R} 3=\frac{\mathrm{R} 2}{\frac{1.005}{Q} \sqrt{1+\frac{\mathrm{R} 2}{\mathrm{R} 4}+\frac{\mathrm{R} 2}{16 \mathrm{R} 4}}} \text {; THEN CALCULATE R1 TO SET THE DESIRED GAIN. }
$$

Figure 9. Mode 2: 2nd Order Filter Providing Notch, Bandpass, Lowpass


Figure 10. Mode 3A: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Notch

## APPLICATION CIRCUITS



Figure 11. 8th Order Lowpass Butterworth, Passband Noise $90 \mu V_{\text {RMS }}$ (Also Refer to the LTC1164-5)


Graph 9. LTC1164 8th Order Butterworth, $\mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}, \mathrm{f}_{-3 \mathrm{~dB}}=10 \mathrm{kHz}$


Graph 10. LTC1164 8th Order Butterworth, $\mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}, \mathrm{f}_{-3 \mathrm{~dB}}=10 \mathrm{kHz} \pm 8 \mathrm{~V}, \mathrm{~A} .2 \mathrm{~V}_{\text {RMS }}$, B. $4 \mathrm{~V}_{\text {RMS }}$

## APPLICATION CIRCUITS



Figure 12. 8th Order Lowpass Single Supply Elliptic-Bessel Transitional Filter Total Supply Current $=4 \mathrm{~mA}$, Passband Noise $50 \mu \mathrm{~V}_{\text {RMS }}$



Graph 11. LTC1164 8th Order Lowpass,
Elliptic-Bessel Transitional Filter Single 5V Supply

## LTC1164

## APPLICATION CIRCUITS



Figure 13. LTC1164 8th Order Lowpass Elliptic, fcutoff $=5 \mathrm{kHz}$, fclk $=250 \mathrm{kHz},-78 \mathrm{~dB}$ at 10 kHz , Passband Noise $=110 \mu \mathrm{~V}_{\text {RMs }} \pm 5 \mathrm{~V}$ (Also Refer to the LTC1164-6)


Figure 14. LTC1164 8th Order Lowpass Elliptic, f f CuTOFF $=5 \mathrm{kHz}$

## APPLICATION CIRCUITS



Figure 15. LTC1164 9th Order Lowpass Elliptic, Fixed ficutoff $=4 \mathrm{kHz}$, $f_{\text {CLK }}=400 \mathrm{kHz},-74 \mathrm{~dB}$ at 5 kHz , Passband Noise $=210 \mu \mathrm{~V}_{\text {RMS }} \pm 5 \mathrm{~V}$


Figure 16. LTC1164 9th Order Lowpass Elliptic, ${ }^{\mathrm{f}}$ CUTOFF $=4 \mathrm{kHz}$

NOTES

# SECTION 9-MICROPROCESSOR SUPERVISORY CIRCUITS 

SECTION 9-MICROPROCESSOR SUPERVISORY CIRCUITS
INDEX ..... 9-2
SELECTION GUIDE ..... 9-3
PROPRIETARY PRODUCTS
LTC690/LTC691/LTC694/LTC695, Microprocessor Supervisory Circuits ..... 9-4
LTC699, Microprocessor Supervisory Circuit ..... 9-18
LTC1232, Microprocessor Supervisory Circuit ..... 9-22
LTC1235, Microprocessor Supervisory Circuit with Conditional Battery Backup ..... 9-29

## MICROPROCESSOR SUPERVISORY CIRCUITS

## LTC FAMILY OF SUPERVISORY CIRCUIT PRODUCTS

| FUNCTION | LTC1235 | LTC690 | LTC691 | LTC694 | LTC695 | LTC699 | LTC1232 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pushbutton Reset | X |  |  |  |  |  | X |
| Battery Backup Switching | X | $X$ | X | X | X |  |  |
| Conditional Battery Backup | X |  |  |  |  |  |  |
| RAM Write Protect | X |  | X |  | $X$ |  |  |
| Watchdog Timer | X | X | X | X | X | X | X |
| Power Fail Warning | X | X | X | X | X |  |  |
| Power Up/Down Reset | X | X | X | X | X | X | X |
| Reset Threshold (V) | 4.65 | 4.65 | 4.65 | 4.65 | 4.65 | 4.65 | 4.62/4.37 |
| Reset Pulse Width (ms) | 200 | 50 | 50 | 200 | 200 | 200 | 610 |
| Guaranteed Reset Level ( $\mathrm{V}_{\mathrm{CC}}$ ) | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 |
| Power Supply Current ( $\mu \mathrm{A}$ ) | 600 | 600 | 600 | 600 | 600 | 600 | 500 |
| Packages: Plastic | 16 | 8 | 16 | 8 | 16 | 8 | 8 |
| Ceramic DIP |  | 8 | 16 | 8 | 16 |  |  |
| SOIC | 16* | 8 | 16* | 8 | 16* | 8 | 8 |
| Temperature Ranges | C | C, I, M | C, I, M | C, I, M | C, I, M | C | C, I |

Notes: $\mathrm{C}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{I}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} \quad \mathrm{M}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} \quad * 0.3$ Inch Wide SOL Package

## DEfinitions of functions

Pushbutton Reset: Provides a manual reset input, usually triggered by a pushbutton switch, which is debounced and will initiate the usual reset sequence.

Battery Backup Switching: When $V_{C C}$ drops below the battery voltage, $V_{\text {OUT }}$ is connected to $V_{B A T T}$ and the device is placed in standby mode to conserve power. This provides backup power to the CMOS RAM while consuming less than $1 \mu \mathrm{~A}$ of supply current.

Conditional Battery Backup: Electrically disconnects the battery during shipment and storage to prevent unnecessary discharge. Disconnection is done by detecting the power down sequencing of the supply and battery inputs.

RAM Write Protect: The system RAM enable line is gated by the supervisory circuit. When the supply voltage drops below the reset voltage threshold, the enable line is inhibited, preventing erroneous data from being written into the

RAM when $V_{C C}$ is at an invalid level. The maximum enable delay for LTC's supervisors is 45 ns .

Watchdog Timer: Monitors the activity of the $\mu$ P. The processor must toggle this input line before the given timeout period expires, or a reset will be initiated. This function is intended to prevent $\mu \mathrm{P}$ 's from becoming accidentally stalled in microcode loops indefinitely.

Power Fail Warning: Provides early warning to the $\mu$ P of an impending power failure by monitoring the unregulated power supply. This gives the processor time to perform shutdown activities before all regulated power is lost.

Power Up/Down Reset: Resets the $\mu \mathrm{P}$ when the power supply line drops below the preset threshold. LTC's supervisors will hold the reset line low down to supply voltages of 1.0 V , providing a reliable reset through $\mathrm{V}_{\mathrm{C}}$ voltages which may allow the processor to begin operation.

## PIn CONFIGURATIONS





S PACKAGE
16-LEAD PLASTIC SOL


## Microprocessor Supervisory Circuits

## FGATURES

- Guaranteed Reset Assertion at $\mathrm{V}_{\mathrm{CC}}=1 \mathrm{~V}$
- 1.5 mA Maximum Supply Current
- Fast (35ns Max.) Onboard Gating of RAM Chip Enable Signals
- S0-8 and S0-16 Packaging
- 4.65V Precision Voltage Monitor
- Power OK/Reset Time Delay: $50 \mathrm{~ms}, 200 \mathrm{~ms}$, or Adjustable
- Minimum External Component Count
- $1 \mu \mathrm{~A}$ Maximum Standby Current
- Voltage Monitor for Power Fail or Low Battery Warning
- Thermal Limiting
- Performance Specified Over Temperature
- Superior Upgrade for MAX690 Family


## APPLICATIONS

- Critical $\mu$ P Power Monitoring
- Intelligent Instruments
- Battery-Powered Computers and Controllers
- Automotive Systems


## DESCRIPTIOn

The LTC690 family provides complete power supply monitoring and battery control functions for microprocessor reset, battery backup, CMOS RAM write protection, power failure warning and watchdog timing. A precise internal voltage reference and comparator circuit monitor the power supply line. When an out-of-tolerance condition occurs, the reset outputs are forced to active states and the Chip Enable output unconditionally write-protects external memory. In addition, the RESET output is guaranteed to remain logic low even with $\mathrm{V}_{\mathrm{CC}}$ as low as 1 V .

The LTC690 family powers the active CMOS RAMs with a charge pumped NMOS power switch to achieve low dropout and low supply current. When primary power is lost, auxiliary power, connected to the battery input pin, powers the RAMs in standby through an efficient PMOS switch.

For an early warning of impending power failure, the LTC690 family provides an internal comparator with a user-defined threshold. An internal watchdog timer is also available, which forces the reset pins to active states when the watchdog input is not toggled prior to a preset time-out period.

## TYPICAL APPLICATION



MICROPROCESSOR RESET, BATTERY BACKUP, POWER FAILURE WARNING AND WATCHDOG TIMING ARE ALL IN A SINGLE CHIP FOR MICROPROCESSOR SYSTEMS.


RESET Output Voltage vs Supply Voltage

## ABSOLUTE MAXIMUM RATINGS

(Notes 1 and 2)

| Terminal Voltage |  |
| :---: | :---: |
| $V_{C C}$ | ....... -0.3 V to 6.0 V |
| $V_{\text {BATT }}$ | .... -0.3 V to 6.0 V |
| All Other Input | -0.3 V to ( $\mathrm{V}_{\text {OUT }}+0.3 \mathrm{~V}$ ) |
| Input Current |  |
| V CC .................................................... 200mA |  |
| VBATT .......................................................... 50 mA |  |
|  |  |

Vout Output Current ......................................... 500 mW
Power Dissipation ...................
Operating Temperature Range
LTC690/91/94/95C ............................. $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC690/91/94/95I ..................... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range ............. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec.).............. $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

(Note 3)


## PRODUCT SELECTIOn GUIDE

$\left.\begin{array}{l|c|c|c|c|c}\hline \text { PART NUMBER } & \begin{array}{c}\text { CHIP ENABLE } \\ \text { SIGNALS }\end{array} & \begin{array}{c}\text { RESET ACTIVE } \\ \text { TTIME }\end{array} & \begin{array}{c}\text { WATCHDOG TIME-OUT } \\ \text { PERIOD }\end{array} & \begin{array}{c}\text { BASE DRIVE FOR EXT. } \\ \text { PNP TRANSISTOR }\end{array} & \text { ADDITIONAL OUTPUTS } \\ \text { WDO, RESET, LOW LINE }\end{array}\right]$

## eLECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=$ Full Operating Range, $\mathrm{V}_{\mathrm{BA} \text { IT }}=2.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


## eLECTRICAL CHARACTERISTICS

$V_{C C}=$ Full Operating Range, $\mathrm{V}_{\mathrm{BATt}}=2.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET, $\overline{\text { RESET, }}$ WDO, $\overline{\text { LOW LINE }}$ | Output Source Current |  | 1 | 3 | 25 | $\mu \mathrm{A}$ |
| Output Short Circuit Current (Note 4) | Output Sink Current |  |  | 25 |  | mA |
| WDI Input Threshold | Logic Low Logic High |  | 2.0 |  | 0.8 | V |
| WDI Input Current | $\begin{aligned} & \mathrm{WDI}=\mathrm{V}_{\text {OUT }} \\ & \mathrm{WDI}=0 \mathrm{~V} \end{aligned}$ | $\bullet$ | -50 | $\begin{gathered} 4 \\ -8 \end{gathered}$ | 50 | $\mu \mathrm{A}$ |
| Power Fail Detector |  |  |  |  |  |  |
| PFI Input Threshold | $V_{\text {CC }}=5 \mathrm{~V}$ | $\bullet$ | 1.25 | 1.3 | 1.35 | V |
| PFI Input Threshold PSRR |  |  |  | 0.3 |  | mVN |
| PFI Input Current |  |  |  | $\pm 0.01$ | $\pm 25$ | nA |
| PFO Output Voltage (Note 4) | $\begin{aligned} & I_{\text {SINK }}=3.2 \mathrm{~mA} \\ & I_{\text {SOURCE }}=1 \mu \mathrm{~A} \end{aligned}$ |  | 3.5 |  | 0.4 | V |
| $\overline{\text { PFO Short Circuit Source Current }}$ | $\mathrm{PFI}=\mathrm{HIGH}, \overline{\mathrm{PFO}}=0 \mathrm{~V}$ |  | 1 | 3 | 25 | $\mu \mathrm{A}$ |
| (Note 4) | PFI $=$ LOW, $\overline{\text { PFO }}=\mathrm{V}_{\text {OUT }}$ |  |  | 25 |  | mA |
| PFI Comparator Response Time (falling) | $\Delta \mathrm{V}_{\text {IN }}=-20 \mathrm{mV}, \mathrm{V}_{0 \mathrm{D}}=15 \mathrm{mV}$ |  |  | 2 |  | $\mu \mathrm{S}$ |
| PFI Comparator Response Time (rising) (Note 4) | $\begin{aligned} & \Delta V_{I N}=20 \mathrm{mV}, V_{O D}=15 \mathrm{mV} \\ & \text { with } 10 \mathrm{k} \Omega \text { Pullup } \end{aligned}$ |  |  | $\begin{gathered} 40 \\ 8 \end{gathered}$ |  | $\mu \mathrm{s}$ |
| Chip Enable Gating |  |  |  |  |  |  |
| $\overline{\mathrm{CE}}$ IN Threshold | $\begin{aligned} & V_{\mathrm{IL}} \\ & V_{I H} \end{aligned}$ |  | 2.0 |  | 0.8 | V |
| $\overline{\overline{C E} \text { IN Pullup Current (Note 7) }}$ |  |  |  | 3 |  | $\mu \mathrm{A}$ |
| $\overline{\overline{C E}}$ OUT Output Voltage | $\begin{aligned} & I_{\text {SINK }}=3.2 \mathrm{~mA} \\ & I_{\text {SOURCE }}=3.0 \mathrm{~mA} \\ & I_{\text {SOURCE }}=1 \mu \mathrm{~A}, \mathrm{~V}_{\text {CC }}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & V_{\text {OUT }}-1.5 \\ & V_{\text {OUT }}-0.05 \\ & \hline \end{aligned}$ |  | 0.4 | V |
| $\overline{\overline{C E}}$ Propagation Delay | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | $\bullet$ |  | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & 35 \\ & 45 \end{aligned}$ | ns |
| $\overline{\overline{C E}}$ OUT Output Short Circuit Current | Output Source Current Output Sink Current |  |  | $\begin{aligned} & 30 \\ & 35 \end{aligned}$ |  | mA |

## Oscillator

| OSC IN Input Current (Note 7) |  |  | $\pm 2$ | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :---: |
| OSC SEL Input Pullup Current (Note 7) |  |  | 5 | $\mu \mathrm{~A}$ |
| OSC IN Frequency Range | OSC SEL $=0 \mathrm{~V}$ |  | 0 | 250 |
| OSC IN Frequency with External Capacitor | OSC SEL $=0 \mathrm{~V}, \mathrm{C}_{0 S C}=47 \mathrm{pF}$ |  |  | kHz |

The denotes specifications which apply over the operating temperature range.
Note 1: Absolute maximum ratings are those values beyond which the life of device may be impaired.
Note 2: All voltage values are with respect to GND.
Note 3: For military temperature range parts or for the LTC692 and LTC693, consult the factory.
Note 4: The output pins of BATT ON, $\overline{\text { LOW LINE }}, \overline{\text { PFO }}, \overline{\text { WDO }}, \overline{\mathrm{RESET}}$ and RESET have weak internal pullups of typically $3 \mu \mathrm{~A}$. However, external pullup resistors may be used when higher speed is required.
Note 5: The LTC690 and LTC691 have minimum reset active time of 35 ms ( 50 ms typically) while the LTC694 and LTC695 have longer minimum
reset active time of 140 ms ( 200 ms typically). The reset active time of the LTC691 and LTC695 can be adjusted (see Table 2 in Applications Information Section).
Note 6: The external clock feeding into the circuit passes through the oscillator before clocking the watchdog timer (See BLOCK DIAGRAM). Variation in the time-out period is caused by phase errors which occur when the oscillator divides the external clock by 64 . The resulting variation in the time-out period is 64 clocks plus one clock of jitter.
Note 7: The input pins of $\overline{C E}$ IN, OSC IN and OSC SEL have weak internal pullups which pull to the supply when the input pins are floating.

## BLOCK DIAGRAM



## PIn functions

$V_{C C}:+5 \mathrm{~V}$ supply input. The $V_{C C}$ pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor.
VOUT: $^{\text {V }}$ Voltage output for backed up memory. Bypass with a capacitor of $0.1 \mu \mathrm{~F}$ or greater. During normal operation, $V_{\text {OUT }}$ obtains power from $V_{\text {CC }}$ through an NMOS power switch, M1, which can deliver up to 50 mA and has a typical on resistance of $5 \Omega$. When $V_{C C}$ is lower than $V_{B A T t}, V_{O U T}$ is internally switched to $V_{\text {BATt }}$. If $V_{\text {OUT }}$ and $V_{\text {BATt }}$ are not used, connect $V_{\text {Out }}$ to $V_{\text {CC }}$.
$V_{\text {BATt: }}$ : Backup battery input. When $V_{C C}$ falls below $V_{\text {BATT }}$, auxiliary power, connected to $\mathrm{V}_{\text {BATT }}$, is delivered to $\mathrm{V}_{\text {OUT }}$ through PMOS witch, M2. If backup battery or auxiliary power is not used, $\mathrm{V}_{\text {BATT }}$ should be connected to GND.

GND: Ground pin.
BATT ON: Battery on logic output from comparator C2. BATT ON goes low when $V_{\text {OUT }}$ is internally connected to $\mathrm{V}_{\text {cc }}$. The output typically sinks 35 mA and can provide base drive for an external PNP transistor to increase the output current above the 50 mA rating of $\mathrm{V}_{\text {Out. }}$ BATT ON goes high when $V_{\text {OUT }}$ is internally switched to $V_{\text {BATT. }}$.
PFI: Power Failure Input. PFI is the noninverting input to the Power Fail Comparator, C3. The inverting input is internally connected to a 1.3 V reference. The Power Failure Output remains high when PFI is above 1.3 V and goes low when PFI is below 1.3 V . Connect PFI to GND or $\mathrm{V}_{\text {OUT }}$ when C3 is not used.

## PIn functions

$\overline{\text { PFO: Power Failure Output from C3. PFO remains high }}$ when PFI is above 1.3 V and goes low when PFI is below 1.3 V . When $\mathrm{V}_{\mathrm{CC}}$ is lower than $\mathrm{V}_{B A T t}, \mathrm{C} 3$ is shut down and $\overline{\text { PFO }}$ is forced low.
RESET: Logic output for $\mu \mathrm{P}$ reset control. Whenever $\mathrm{V}_{\mathrm{CC}}$ falls below either the reset voltage threshold $(4.65 \mathrm{~V}$, typically) or $\mathrm{V}_{\text {BATT, }}$ RESET goes active low. After $\mathrm{V}_{\mathrm{CC}}$ returns to 5 V , reset pulse generator forces RESET to remain active low for a minimum of 35 ms for the LTC690 /1 ( 140 ms for the LTC694/5). When the watchdog timer is enabled but not serviced prior to a preset time-out period, reset pulse generator also forces RESET to active low for a minimum of 35 ms for the LTC690/1 ( 140 ms for the LTC694/5) for every preset time-out period (see Figure 10). The reset active time is adjustable on the LTC691/5.

RESET: RESET is an active high logic ouput. It is the inverse of RESET.
LOW LINE: Logic output from comparator C1. $\overline{\text { LOW LINE }}$ indicates a low line condition at the $V_{\text {CC }}$ input. When $V_{\text {CC }}$ falls below the reset voltage threshold (4.65V typically), LOW LINE goes low. As soon as $V_{\text {CC }}$ rises above the reset voltage threshold, LOW LINE returns high (see Figure 1). LOW LINE goes low when $V_{C C}$ drops below $V_{\text {BATT }}$ (see Table 1).
WDI: Watchdog Input, WDI, is a three level input. Driving WDI either high or low for longer than the watchdog timeout period, forces both $\overline{\text { RESET and WDO }}$ low. Floating WDI disables the Watchdog Timer. The timer resets itself with each transition of the Watchdog Input (see Figure 10).
WDO: Watchdog logic output. When the watchdog input remains either high or low for longer than the watchdog
time-out period, $\overline{\mathrm{WDO}}$ goes low. $\overline{\mathrm{WDO}}$ is set high whenever there is a transition on the WDI pin, or LOW LINE goes low. The watchdog timer can be disabled by floating WDI (see Figure 10).
$\overline{\mathrm{CE}} \operatorname{IN}$ : Logic input to the $\overline{\text { Chip Enable gating circuit. } \overline{\mathrm{CE}} \text { IN }}$ can be derived from microprocessor's address line and/or decoder output. See Applications Information Section and Figure 4 for additional information.
$\overline{\text { CE OUT: Logic output on the Chip Enable gating circuit. }}$ When $\mathrm{V}_{C C}$ is above the reset voltage threshold, $\overline{\mathrm{CE}}$ OUT is a buffered replica of $\overline{\mathrm{CE}} \operatorname{IN}$. When $\mathrm{V}_{C C}$ is below the reset voltage threshold $\overline{\text { CE OUT is forced high (see Figure 4). }}$
OSC SEL: Oscillator Selection input. When OSC SEL is high or floating, the internal oscillator sets the reset active time and watchdog time-out period. Forcing OSC SEL Iow, allows OSC IN be driven from an external clock signal or external capacitor be connected between OSC IN and GND.

OSC IN: Oscillator Input. OSC IN can be driven by an external clock signal or external capacitor can be connected between OSC IN and GND when OSC SEL is forced low. In this configuration the nominal reset active time and watchdog time-out period are determined by the number of clocks or set by the formula (see Applications Information Section). When OSC SEL is high or floating, the internal oscillator is enabled and the reset active time is fixed at 50ms typical for the LTC691 and 200ms typical for the LTC695. OSC IN selects between the 1.6 seconds and 100 ms typical watchdog time-out periods. In both cases, the time-out period immediately after a reset is 1.6 seconds typical.

## TYPICAL PGRFORMANCE CHARACTERISTICS



LTC690 G1

Reset Active Time vs
Temperature LTC690-1


LTC690 G4

Power Fail Comparator Response Time



LTC690 G2

## Reset Active Time vs Temperature LTC694-5



LTC690 G5

## Power Fail Comparator Response Time



Power Failure Input Threshold vs Temperature


LTC690 G3


LTC690 G6

Power Fail Comparator Response Time with Pullup Resistor


LTC690 G9

## APPLICATIONS INFORMATION

## Microprocessor Reset

The LTC690 family uses a bandgap voltage reference and a precision voltage comparator C 1 to monitor the 5 V supply input on $\mathrm{V}_{\text {CC }}$ (see BLOCK DIAGRAM). When $\mathrm{V}_{\text {CC }}$ falls below the reset voltage threshold, the RESET output is forced to active low state. The reset voltage threshold accounts for a $5 \%$ variation on $V_{C C}$, so the RESET output becomes active low when $\mathrm{V}_{\text {CC }}$ falls below $4.75 \mathrm{~V}(4.65 \mathrm{~V}$ typical). On power-up, the RESET signal is held active low for a minimum of 35 ms for the LTC690/1 ( 140 ms for the LTC694/5) after reset voltage threshold is reached to allow the power supply and microprocessor to stabilize. The reset active time is adjustable on the LTC691/5. On powerdown, the RESET signal remains active low even with $V_{C C}$ as low as 1V. This capability helps hold the microprocessor in stable shutdown condition. Figure 1 shows the timing diagram of the RESET signal.
The precision voltage comparator, $\mathrm{C1}$, typically has 40 mV of hysteresis which ensures that glitches at $V_{C C}$ pin do not activate the RESET output. Response time is typically $10 \mu \mathrm{~s}$. To help prevent mistriggering due to transient loads, $V_{\text {CC }}$ pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor with the leads trimmed as short as possible.
The LTC691 and LTC695 have two additional outputs: RESET and LOW LINE. RESET is an active high output and
is the inverse of $\overline{\mathrm{RESET}}$. $\overline{\text { LOW LINE }}$ is the output of the precision voltage comparator C1. When $\mathrm{V}_{\text {CC }}$ falls below the reset voltage threshold, $\overline{\text { LOW LINE goes low. } \overline{\text { LOW }}}$ LINE returns high as soon as $\mathrm{V}_{C C}$ rises above the reset voltage threshold.

## Battery Switchover

The battery switchover circuit compares $\mathrm{V}_{\text {CC }}$ to the $\mathrm{V}_{\text {BATT }}$ input, and connects $V_{\text {OUT }}$ to whichever is higher. When $\mathrm{V}_{\mathrm{CC}}$ is rising and is 70 mV higher than $\mathrm{V}_{\text {BATT, }}$, the battery switchover comparator, C 2 , connects $\mathrm{V}_{\text {OUT }}$ to $\mathrm{V}_{\text {CC }}$ through a charge pumped NMOS power switch, M1. When VCC falls to 50 mV greater than $V_{\text {BATT, }}$, C2 connects $V_{\text {OUT }}$ to $V_{\text {BATT }}$ through a PMOS switch, M2. C2 has typically 20 mV of hysteresis to prevent spurious switching when $V_{C C}$ remains nearly equal to $\mathrm{V}_{\text {BATt }}$. The response time of C 2 is approximately $20 \mu \mathrm{~s}$.
During normal operation, the LTC690 family uses a charge pumped NMOS power switch to achieve low dropout and low supply current. This power switch can deliver up to 50 mA to $\mathrm{V}_{\text {OUT }}$ from $\mathrm{V}_{\text {CC }}$ and has a typical on resistance of $5 \Omega$. The $V_{\text {OUT }}$ pin should be bypassed with a capacitor of $0.1 \mu \mathrm{~F}$ or greater to ensure stability. Use of a larger bypass capacitor is advantageous for supplying current to heavy transient loads.


Figure 1. Reset Active Time

## APPLICATIONS InFORMATION

When operating currents larger than 50 mA are required from $V_{\text {OUT }}$, or a lower dropout ( $V_{\text {CC }}-V_{\text {OUT }}$ voltage differential) is desired, the LTC691 and LTC695 should be used. These products provide BATT ON output to drive the base of external PNP transistor (Figure 2). If higher currents are needed with the LTC690 and LTC694, a high current Schottky diode can be connected from the $V_{C C}$ pin to the $V_{\text {OUT }}$ pin to supply the extra current.


Figure 2. Using BATT ON to Drive External PNP Transistor
The LTC690 family is protected for safe area operation with short circuit limit. Output current is limited to approximately 200 mA . If the device is overloaded for long period of time, thermal shutdown turns the power switch off until the device cools down. The threshhold temperature for thermal shutdown is approximately $155^{\circ} \mathrm{C}$ with about $10^{\circ} \mathrm{C}$ of hysteresis which prevents the device from oscillating in and out of shutdown.
The PNP switch used in competitive devices was not chosen for the internal power switch because it injects unwanted current into the substrate. This current is collected by the $\mathrm{V}_{\text {BATT }}$ pin in competitive devices and adds to the charging current of the battery which can damage lithium batteries. LTC690 family uses a charge pumped NMOS power switch to eliminate unwanted charging current while achieving low dropout and low supply current. Since no current goes to the substrate, the current collected by $\mathrm{V}_{\mathrm{BATT}}$ pin is strictly junction leakage.
A $125 \Omega$ PMOS switch connects the $V_{\text {BATT }}$ input to $V_{\text {OUT }}$ in battery backup mode. The switch is designed for very low dropout voltage (input-to-output differential). This feature is advantageous for low current applications such as battery backup in CMOS RAM and other low power CMOS circuitry. The supply current in battery backup mode is $1 \mu \mathrm{~A}$ maximum.

The operating voltage at the $\mathrm{V}_{\text {BATT }}$ pin ranges from 2.0 V to 4.25 V . High value capacitors, such as electrolytic or faradsize double layer capacitors, can be used for short term memory backup instead of a battery. The charging resistor for both capacitors and rechargeable batteries should be connected to $\mathrm{V}_{\text {OUT }}$ since this eliminates the discharge path that exists when the resistor is connected to $\mathrm{V}_{\mathrm{CC}}$ (Figure 3).


Figure 3. Charging External Battery Through $\mathrm{V}_{\text {OUT }}$

## Replacing the Backup Battery

When changing the backup battery with system power on, spurious resets can occur while battery is removed due to battery standby current. Although battery standby current is only a tiny leakage current, it can still charge up the stray capacitance on the $\mathrm{V}_{\text {BATT }}$ pin. The oscillation cycle is as follows: When $\mathrm{V}_{\mathrm{BATt}}$ reaches within 50 mV of $\mathrm{V}_{\mathrm{CC}}$, the LTC690 switches to battery backup. $\mathrm{V}_{\text {OUT }}$ pulls $\mathrm{V}_{\text {BATT }}$ low and the device goes back to normal operation. The leakage current then charges up the $V_{\text {BATT }}$ pin again and the cycle repeats.
If spurious resets during battery replacement pose no problems, then no action is required. Otherwise, two methods can be used to eliminate this problem. First, a capacitor from $\mathrm{V}_{\text {BATT }}$ to GND will allow time for battery replacement by slowing the charge rate. For example, the battery standby current is $1 \mu \mathrm{~A}$ maximum over temperature and the external capacitor required to slow the charge rate is:

$$
C_{E X T} \geq T_{R E Q^{\prime} D}\left(\frac{1 \mu A}{V_{C C}-V_{B A T T}}\right)
$$

where $T_{\text {REQ' }}$ is the maximum time required to replace the

## APPLICATIONS IMFORMATION

backup battery. With $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=3 \mathrm{~V}$ and $\mathrm{T}_{\text {REQ'D }}=$ 3 sec , the value for external capacitor is $2 \mu \mathrm{~F}$. Second, a resistor from V $\mathrm{VATt}^{\text {to }}$ GND will hold the pin low while changing the battery. For example, the battery standby current is $1 \mu \mathrm{~A}$ maximum over temperature and the external resistor required to hold $\mathrm{V}_{\text {BATt }}$ below $\mathrm{V}_{\mathrm{CC}}$ is:

$$
R \leq \frac{V_{C C}-50 m V}{1 \mu \mathrm{~A}}
$$

With $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, a $4.3 \mathrm{M} \Omega$ resistor will work. With a 3 V battery, this resistor will draw only $0.7 \mu \mathrm{~A}$ from the battery, which is negligible in most cases.

Table 1. Input and Output Status in Battery Backup Mode

| SIGNAL | STATUS |
| :---: | :---: |
| $V_{\text {CC }}$ | C2 monitors $\mathrm{V}_{\text {CC }}$ for active switchover. |
| $V_{\text {OUT }}$ | $\mathrm{V}_{\text {OUT }}$ is connected to $\mathrm{V}_{\text {BATT }}$ through an internal PMOS switch. |
| $V_{\text {BATT }}$ | The supply current is $1 \mu \mathrm{~A}$ maximum. |
| BATT ON | Logic high. The open circuit output voltage is equal to $\mathrm{V}_{\text {Out }}$. |
| PFI | Power Failure Input is ignored. |
| $\overline{\text { PFO }}$ | Logic low |
| RESET | Logic low |
| RESET | Logic high. The open circuit output voltage is equal to $\mathrm{V}_{\text {Out }}$. |
| LOW LINE | Logic low |
| WDI | Watchdog Input is ignored. |
| WDO | Logic high. The open circuit output voltage is equal to $\mathrm{V}_{\text {Out }}$. |
| $\overline{C E}$ IN | Chip Enable Input is ignored. |
| $\overline{\text { CE OUT }}$ | Logic high. The open circuit output voltage is equal to $\mathrm{V}_{\text {OUT }}$. |
| OSC IN | OSC IN is ignored. |
| OSC SEL | OSC SEL is ignored. |

Table 1 shows the state of each pin during battery backup. When the battery switchover section is not used, connect $V_{B A T T}$ to $G N D$ and $V_{\text {OUT }}$ to $V_{C C}$.

## Memory Protection

The LTC691 and LTC695 include memory protection circuitry which ensures the integrity of the data in memory by preventing write operations when $\mathrm{V}_{\mathrm{CC}}$ is at invalid level. Two additional pins, $\overline{\text { CE }}$ IN and $\overline{\text { CE OUT, control the Chip }}$ Enable or Write inputs of CMOS RAM. When VCC is +5 V , $\overline{\mathrm{CE}}$ OUT follows $\overline{\mathrm{CE}}$ IN with a typical propagation delay of 20ns. When $\mathrm{V}_{\text {CC }}$ falls below the reset voltage threshold or $V_{B A T T}, \overline{C E}$ OUT is forced high, independent of $\overline{C E} I N$. $\overline{C E}$ OUT is an alternative signal to drive the $\overline{\mathrm{CE}}, \overline{\mathrm{CS}}$, or $\overline{\text { Write }}$ input of battery-backed up CMOS RAM. CE OUT can also be used to drive the Store or Write input of an EEPROM, EAROM or NOVRAM to achieve similar protection. Figure 4 shows the timing diagram of $\overline{C E} I N$ and $\overline{\mathrm{CE}}$ OUT.
$\overline{\mathrm{CE}}$ IN can be derived from the microprocessor's address decoder output. Figure 5 shows a typical nonvolatile CMOS RAM application.
Memory protection can also be achieved with the LTC690 and LTC694 by using $\overline{\mathrm{RESET}}$ as shown in Figure 6.


Figure 4. Timing Diagram for $\overline{C E}$ IN and $\overline{C E}$ OUT

## applications information



Figure 5. A Typical Nonvolatile CMOS RAM Application


LTC690 F6
Figure 6. Write Protect for RAM with LTC690 or LTC694


Figure 7. Monitoring Unregulated DC Supply with the LTC690's Power Fail Comparator


Figure 8. Monitoring Regulated DC Supply with the LTC690's Power Fail Comparator

## Power Fail Warning

The LTC690 family generates a Power Failure Output (PFO) for early warning of failure in the microprocessor's power supply. This is accomplished by comparing the Power Failure Input (PFI) with an internal 1.3 V reference.
 Typically PFI is driven by an external voltage divider (R1 and R2 in Figures 7 and 8) which senses either an unregulated DC input or a regulated 5V output. The voltage divider ratio can be chosen such that the voltage PFI pin falls below 1.3 V several milliseconds before the +5 V supply falls below the maximum reset voltage threshold 4.75 V . $\overline{\mathrm{PFO}}$ is normally used to interrupt the microprocessor to execute shut-down procedure between $\overline{\mathrm{PFO}}$ and $\overline{R E S E T}$ or RESET.
The power fail comparator, C3, does not have hysteresis. Hysteresis can be added however, by connecting a resistor between the $\overline{\text { PFO }}$ output and the noninverting PFI input pin as shown in Figures 7 and 8. The upper and lower trip points in the comparator are established as follows:
When PFO output is low, R3 sinks current from the summing junction at the PFI pin.

$$
V_{H}=1.3 V\left(1+\frac{R 1}{R 2}+\frac{R 1}{R 3}\right)
$$

When PFO output is high, the series combination of R3 and R4 source current into the PFI summing junction.

$$
V_{L}=1.3 V\left(1+\frac{R 1}{R 2}-\frac{(5 V-1.3 V) R 1}{1.3 V(R 3+R 4)}\right)
$$

$$
\text { Assuming } \mathrm{R} 4 « \mathrm{R} 3, \mathrm{~V}_{\text {HYSTERESIS }}=5 \mathrm{~V} \frac{\mathrm{R} 1}{\mathrm{R} 3}
$$

Example 1: The circuit in Figure 7 demonstrates the use of the power fail comparator to monitor the unregulated power supply input. Assuming the the rate of decay of the supply input $\mathrm{V}_{\mathbb{N}}$ is $100 \mathrm{mV} / \mathrm{ms}$ and the total time to execute a shut-down procedure is 8 ms . Also the noise of $\mathrm{V}_{\text {IN }}$ is 200 mV . With these assumptions in mind, we can reasonably set $V_{L}=7.5 \mathrm{~V}$ which 1.25 V greater than the sum of maximum reset voltage threshold and the dropout voltage

## APPLICATIONS IMFORMATION

of LT1086-5 (4.75V $+1.5 \mathrm{~V})$ and $\mathrm{V}_{\text {HYSTERESIS }}=850 \mathrm{mV}$.

$$
V_{\text {HYSTERESIS }}=5 V \frac{R 1}{R 3}=850 \mathrm{~V}
$$

$$
R 3 \approx 5.88 \mathrm{R} 1
$$

Choose R3 $=300 \mathrm{k} \Omega$ and $\mathrm{R} 1=51 \mathrm{k} \Omega$. Also select $\mathrm{R} 4=10 \mathrm{k} \Omega$ which is much smaller than R3.

$$
7.5 \mathrm{~V}=1.3 \mathrm{~V}\left(1+\frac{51 \mathrm{k} \Omega}{\mathrm{R} 2}-\frac{(5 \mathrm{~V}-1.3 \mathrm{~V}) 51 \mathrm{k} \Omega}{1.3 \mathrm{~V}(310 \mathrm{k} \Omega)}\right)
$$

R2 $=9.7 \mathrm{k} \Omega$, Choose nearest $5 \%$ resistor 10 k and recalculate $\mathrm{V}_{\mathrm{L}}$,

$$
\begin{gathered}
V_{L}=1.3 \mathrm{~V}\left(1+\frac{51 \mathrm{k} \Omega}{10 \mathrm{k} \Omega}-\frac{(5 \mathrm{~V}-1.3 \mathrm{~V}) 51 \mathrm{k} \Omega}{1.3 \mathrm{~V}(310 \mathrm{k} \Omega)}\right)=7.32 \mathrm{~V} \\
V_{H}=1.3 \mathrm{~V}\left(1+\frac{51 \mathrm{k} \Omega}{10 \mathrm{k} \Omega}+\frac{51 \mathrm{k} \Omega}{300 \mathrm{k} \Omega}\right)=8.151 \mathrm{~V} \\
\frac{(7.32 \mathrm{~V}-6.25 \mathrm{~V})}{100 \mathrm{mV} / \mathrm{ms}}=10.7 \mathrm{~ms} \\
V_{\text {HYSTERESIS }}=8.151 \mathrm{~V}-7.32 \mathrm{~V}=831 \mathrm{mV}
\end{gathered}
$$

The 10.7 ms allows enough time to execute shut-down procedure for microprocessor and 831 mV of hysteresis would prevent $\overline{\text { PFO }}$ from going low due to the noise of $\mathrm{V}_{\mathrm{IN}}$.
Example 2: The circuit in Figure 8 can be used to measure the regulated 5 V supply to provide early warning of power failure. Because of variations in the PFI threshold, this circuit requires adjustment to ensure the PFI comparator trips before the reset threshold is reached. Adjust R5 such that the $\overline{\text { PFO }}$ output goes low when the $V_{\text {CC }}$ supply reaches the desired level (e.g., 4.85V).

## Monitoring the Status of the Battery

C3 can also monitor the status of the memory backup battery (Figure 9). If desired, the $\overline{\mathrm{CE}}$ OUT can be used to apply a test load to the battery. Since $\overline{C E}$ OUT is forced high in battery backup mode, the test load will not be applied to the battery while it is in use, even if the microprocessor is not powered.


Figure 9. Backup Battery Monitor with Optional Test Load

## Watchdog Timer

The LTC690 family provides a watchdog timer function to monitor the activity of the microprocessor. If the microprocessor does not toggle the Watchdog Input (WDI) within a seleced time-out period, $\overline{\mathrm{RESET}}$ is forced to active low for a minimum of 35 ms for the LTC690/1 (140ms for the LTC694/5). The reset active time is adjustable on the LTC691/5. Since many systems can not service the watchdog timer immediately after a reset, the LTC691 and LTC695 have longer time-out period ( 1.0 second minimum) right after a reset is issued. The normal time-out period ( 70 ms minimum) becomes effective following the first transition of WDI after RESET is inactive. The watchdog time-out period is fixed at 1.0 second minimum on the of watchdog time-out period and reset active time. The watchdog time-out period is restarted as soon as RESET is inactive. When either a high-to-low or low-to-high transition occurs at the WDI pin prior to time-out, the watchdog time is reset and begins to time out again. To ensure the watchdog time does not time out, either a high-to-low or low-to-high transition on the WDI pin must occur at or less than the minimum time-out period. If the input to the WDI pin remains either high or low, reset pulses will be issued every 1.6 seconds typically. The watchdog time can be deactivated by floating the WDI pin. The timer is also disabled when $V_{C C}$ falls below the reset voltage threshold or $V_{\text {BATT }}$.

## APPLICATIONS INFORMATION

The LTC691 and LTC695 provide an additional output (Watchdog Output, WDO) which goes low if the watchdog timer is allowed to time out and remains low until set high by the next transition on the WDI pin. $\overline{W D O}$ is also set high when $\mathrm{V}_{\text {CC }}$ falls below the reset voltage threshold or $\mathrm{V}_{\text {BATT }}$. The LTC691 and LTC695 have two additonal pins OSC SEL and OSC IN, which allow reset active time and watchdog time-out period to be adjusted per Table 2. Several configurations are shown in Figure 11.
OSC IN can be driven by an external clock signal or an external capacitor can be connected between OSC IN and

GND when OSC SEL is forced low. In these configurations, the nominal reset active time and watchdog time-out period are determined by the number of clocks or set by the formula in Table 2. When OSC SEL is high or floating, the internal oscillator is enabled and the reset active time is fixed at 35 ms minimum for the LTC691 and 140 ms minimum for the LTC695. OSC IN selectes between the 1 second and 70 ms minimum normal watchdog time-out periods. In both cases, the time-out period immediately after a reset is at least 1 second.


Figure 10. Watchdog Time-out Period and Reset Active Time


Figure 11. Oscillator Configurations

## APPLICATIONS INFORMATION

Table 2. LTC691 and LTC695 Reset Active Time and Watchdog Time-out Selections

*The nominal internal frequency is 10.24 kHz . The nominal oscillator frequency with external capacitor is Fosc $(\mathrm{Hz})=\frac{184,000}{\mathrm{C}(\mathrm{DF})}$

## TYPICAL APPLICATIONS

Capacitor Backup with 74HC4016 Switch


Write Protect for Additional RAMs


OPTIONAL CONNECTION FOR ADDITIONAL RAMs

## Microprocessor Supervisory Circuit

## feATURES

- Guaranteed Reset Assertion at $\mathrm{V}_{C C}=1 \mathrm{~V}$
- 1.5 mA Maximum Supply Current
- S0-8 Packaging
- 4.65V Precision Voltage Monitor
- Power OK/Reset Time Delay: 200ms
- Minimum External Component Count
- Performance Specified Over Temperature
- Superior Upgrade for MAX699


## APPLICATIONS

- Critical $\mu$ P Power Monitoring
- Intelligent Instruments
- Computers and Controllers
- Automotive Systems


## DESCRIPTIOn

The LTC699 provides power supply monitoring for microprocessor-based systems. The features include microprocessor reset and watchdog timing. Precise internal voltage reference and comparator circuit monitor the power supply line. When an out-of-tolerance condition occurs, the RESET output is forced to active low. In addition, the $\overline{\text { RESET }}$ output is guaranteed to remain logic low even with $\mathrm{V}_{\text {CC }}$ as low as 1 V .

An internal watchdog timer is also available, which forces the RESET output to active low when the watchdog input is not toggled prior to the time-out period of 1.6 seconds.
The LTC699 is offered in DIP and surface mount packages.

## TYPICAL APPLICATION



## BLOCK DIAGRAM



## aBSOLUTE maXImum ratings

PACKAGE/ORDER InFORMATION

## (Notes 1 and 2)

## Terminal Voltage

## VCC

$\qquad$ -0.3 V to 6.0 V
WDI Input -0.3 V to $\mathrm{V}_{C C}+0.3 \mathrm{~V}$
RESET Output $\qquad$ -0.3 V to 6 V
Power Dissipation 500 mW
Operating Temperature Range
LTC699C $\qquad$
LTC699| $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
torage Temperature Range $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

Lead Temperature (Soldering, 10 sec.) ................ $300^{\circ} \mathrm{C}$
$\qquad$

|  |  |  | ORDER PART NUMBER |
| :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { LTC699CN8 } \\ & \text { LTC699IN8 } \end{aligned}$ |
|  |  |  |  |
| $8-\mathrm{LE}$ | TOP VIEW |  | LTC699CS8 |
|  | LT6699 |  | LTC6991S8 |
|  |  |  | S8 PART MARKING |
|  |  |  | 699 |
|  | S8 PACKAGE EAD PLASTIC SOIC |  | 6991 |

## ELECTRICAL CHARACTERISTICS $V_{C C}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Range |  | $\bullet$ | 3.0 |  | 5.5 | V |
| Supply Current |  | $\bullet$ |  | $\begin{aligned} & 0.6 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 2.5 \end{aligned}$ | mA |
| Power Down Reset Assertion |  | $\bullet$ | 4.5 | 4.65 | 4.75 | V |
| Power Up Reset De-Assertion |  | $\bullet$ |  |  | 4.75 | V |
| Reset Threshold Hysteresis |  |  |  | 40 |  | mV |
| Reset Active Time |  | $\bullet$ | $\begin{aligned} & 160 \\ & 140 \end{aligned}$ | $\begin{aligned} & \hline 200 \\ & 200 \end{aligned}$ | $\begin{aligned} & 240 \\ & 280 \end{aligned}$ | ms |
| Watchdog Time-out Period |  | $\bullet$ | $\begin{aligned} & 1.2 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 1.6 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 2.0 \\ 2.25 \\ \hline \end{gathered}$ | sec |
| Reset Active Time PSRR |  |  |  | 1. |  | $\mathrm{ms} / \mathrm{N}$ |
| Watchdog Time-out Period PSRR |  |  |  | 8 |  | $\mathrm{ms} / \mathrm{N}$ |
| Minimum WDI Input Pulse Width | $\mathrm{V}_{\text {IL }}=0.4, \mathrm{~V} \mathrm{~V}_{\text {IH }}=3.5 \mathrm{~V}$ | $\bullet$ | 200 |  |  | ns |
|  | $\mathrm{I}_{\text {SINK }}=10 \mu \mathrm{~A}, \mathrm{~V}_{\text {CC }}=1 \mathrm{~V}$ |  |  | 4 | 200 | mV |
| RESET output Voltage | $\mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}, \mathrm{~V}_{\text {CC }}=4.25 \mathrm{~V}$ |  |  |  | 0.4 | V |
| RESET Output Short Circuit Current | Output Sink Current |  |  | 25 |  | mA |
| WDI Input Threshold | Logic Low Logic High |  | 2.0 |  | 0.8 | V |
| WDI Input Current | $\begin{aligned} & \text { WDI }=V_{\text {OUT }} \\ & \text { WDI }=0 \mathrm{~V} \end{aligned}$ | $\bullet$ | -50 | $\begin{gathered} 4 \\ -8 \\ \hline \end{gathered}$ | 50 | $\mu \mathrm{A}$ |

The denotes specifications which apply over the operating temperature range.
Note 1: Absolute maximum ratings are those values beyond which the life of device may be impaired.

Note 2: All voltage values are with respect to GND.
Note 3: $\overline{\text { RESET }}$ is active low, open drain output.

## PIn functions

$\mathbf{V}_{\text {CC: }}+5 \mathrm{~V}$ supply input. The $\mathrm{V}_{\text {CC }}$ pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor.
GND: Ground pin.
 falls below the reset voltage threshold (4.65V typically), RESET goes active low. After $\mathrm{V}_{\mathrm{CC}}$ returns to 5 V , the reset pulse generator forces RESET to remain active low for a minimum of 140 ms . When the watchdog timer is enabled
but not serviced prior to the time-out period, the reset pulse generator also forces $\overline{\text { RESET }}$ to active low for a minimum of 140 ms for every time-out period (see Figure 2).
WDI: Watchdog Input, WDI, is a three level input. Driving WDI either high or low for longer than the watchdog timeout period forces RESET low. Floating WDI disables the Watchdog Timer. The timer resets itself with each transition of the Watchdog Input (see Figure 2).

TYPICAL PERFORMANCE CHARACTERISTICS


## APPLICATIONS INFORMATION

## Microprocessor Reset

The LTC699 uses a bandgap voltage reference and a precision voltage comparator C 1 to monitor the 5 V supply input $\mathrm{V}_{\text {CC }}$ (see BLOCK DIAGRAM). When $\mathrm{V}_{\text {CC }}$ falls below the reset voltage threshold, the RESET output is forced to active low state. The reset voltage threshold accounts for a $5 \%$ variation on $V_{\text {CC }}$, so the RESET output becomes active low when $\mathrm{V}_{\mathrm{Cc}}$ falls below 4.65 V typical. On powerup, the RESET signal is held active low for a minimum of 140 ms after reset voltage threshold is reached to allow the power supply and microprocessor to stabilize. On power-
down, the RESET signal remains active low even with $\mathrm{V}_{\text {CC }}$ as low as 1 V . This capability helps hold the microprocessor in stable shutdown condition. Figure 1 shows the timing diagram of the RESET signal.
The precision voltage comparator, C , typically has 40 mV of hysteresis which ensures that glitches at $V_{C C}$ pin do not activate the RESET output. Response time is typically $10 \mu \mathrm{~s}$. To help prevent mistriggering due to transient loads, $V_{\text {CC }}$ pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor with the leads trimmed as short as possible.

## APPLICATIONS INFORMATION



Figure 1. Reset Active Time

## Watchdog Timer

The LTC699 provides a watchdog timer function to monitor the activity of the microprocessor. If the microprocessor does not toggle the Watchdog Input (WDI) within the time-out period, RESET is forced to active low for a minimum of 140 ms . The watchdog time-out period is fixed at a 1.0 second minimum on the LTC699, which is adequate time for most systems to service the watchdog timer immediately after a reset. Figure 2 shows the timing diagram of watchdog time-out period and reset active time. The watchdog time-out period is restarted as soon
as $\overline{\mathrm{RESET}}$ is inactive. When either a high-to-low or low-tohigh transition occurs at the WDI pin prior to time-out, the watchdog time is reset and begins to time out again. To ensure the watchdog time does not time out, either a high-to-low or low-to-high transition on the WDI pin must occur at or less than the minimum time-out period. If the input to the WDI pin remains either high or low, reset pulses will be issued every 1.6 seconds typically. The watchdog time can be deactivated by floating the WDI pin. The timer is also disabled when $\mathrm{V}_{\mathrm{CC}}$ falls below the reset voltage threshold.


Figure 2. Watchdog Time-Out Period and Reset Active Time

## Microprocessor Supervisory Circuit

## feATURES

- Guaranteed Reset Assertion at $\mathrm{V}_{\mathrm{CC}}=1 \mathrm{~V}$
- 8-Pin SOIC Plastic Package
- 2.0 mA Maximum Supply Current
- 4.62V/4.37V Precision Voltage Monitor
- Power OK/Reset Time Delay: 600 ms
- Minimum External Component Count
- Superior Upgrade for DS1232


## APPLICATIONS

- Critical $\mu$ P Power Monitoring
- Intelligent Instruments
- Computers and Controllers
- Automotive Systems


## DESCRIPTIOn

The LTC1232 provides power supply monitoring, watchdog timing and external reset for microprocessor systems. A precise internal voltage reference and comparator circuit monitor the power supply line. When an out-oftolerance condition occurs, the reset outputs are forced to active states. The $\overline{\mathrm{SST}}$ outputis guaranteed to remain logic low even with $\mathrm{V}_{\mathrm{CC}}$ as low as 1 V .
The LTC1232 has an internal watchdog timer which forces the reset outputs to active states when the Strobe input is not forced low prior to a preset time-out period. The watchdog timing can be set to operate on time-out periods of typically $150 \mathrm{~ms}, 600 \mathrm{~ms}$ or 1.2 seconds.

The LTC1232 performs push-button reset control. The LTC1232 debounces the push-button input and guarantees an active reset pulse width of 250 ms minimum.

## TYPICAL APPLICATION


$\overline{\operatorname{RST}}$ Ouput Voltage vs Supply Voltage



## PRODUCT SELECTION GUIDE

| Pins | Reset | Watchdog <br> Timer | Battery <br> Backup | Power <br> Fail <br> Warning | RAM <br> Write <br> Protect | Push-Button <br> Reset | Conditional <br> Battery <br> Backup |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LTC1232 | $\mathbf{8}$ | X | X |  |  |  | X |  |
| LTC690 | 8 | X | X | X | X |  |  |  |
| LTC691 | 16 | X | X | X | X | X |  |  |
| LTC694 | 8 | X | X | X | X |  |  |  |
| LTC695 | 16 | X | X | X | X | X |  |  |
| LTC699 | 8 | X | X |  |  |  |  |  |

## RECOMmEnDED OPGRATING COODITIONS $v_{c c}=$ Full operating fange

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | $\bullet$ | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | $\overline{\text { ST }}$ and PB RST Input High Level | $\bullet$ | 2.0 |  | $\mathrm{V}_{\text {cc }}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | $\overline{\text { ST }}$ and $\overline{\text { PB RST }}$ Input Low Level | $\bullet$ | -0.3 |  | 0.8 | V |

## DC ELECTRICAL CHARACTGRISTICS $\mathrm{v}_{\mathrm{cc}}=$ Full Operating Range

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / 2$ | Input Leakage | (Note 3) | $\bullet$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| ${ }^{10 \mathrm{H}}$ | Output Current at 2.4V | (Note 5) | $\bullet$ | -1.0 | -13.0 |  | mA |
| 10 L | Output Current at 0.4V | (Note 5) | $\bullet$ | 2.0 | 6.0 |  | mA |
| ICC | Supply Current | (Note 4) | $\bullet$ |  | 0.5 | 2.0 | mA |
| $\mathrm{V}_{\text {CCTP }}$ | $V_{\text {cC }}$ Trip Point | TOL = GND | $\bullet$ | 4.50 | 4.62 | 4.74 | V |
| $\mathrm{V}_{\text {CCTP }}$ | $V_{\text {CC }}$ Trip Point | TOL $=\mathrm{V}_{\text {CC }}$ | $\bullet$ | 4.25 | 4.37 | 4.49 | V |
| $V_{\text {HYS }}$ | $V_{C C}$ Trip Point Hysteresis |  |  |  | 40 |  | mV |
| $V_{\overline{\text { RST }}}$ | $\overline{\text { RST }}$ Output Voltage at $\mathrm{V}_{\mathrm{CC}}=1 \mathrm{~V}$ | $\mathrm{IS}_{\text {SINK }}=10 \mu \mathrm{~A}$ |  |  | 4 | 200 | mV |

## AC CHARACTERISTICS $v_{c c}=$ Full Operating Range

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpB | $\overline{\text { PB RST }}=\mathrm{V}_{\text {IL }}$ |  | $\bullet$ | 40 |  |  | ms |
| $\mathrm{t}_{\text {RST }}$ | RESET Active Time |  | $\bullet$ | 250 | 610 | 1000 | ms |
| tst | $\overline{\text { ST Pulse Width }}$ |  | $\bullet$ | 20 |  |  | ns |
| ${ }_{\text {trPD }}$ | $V_{\text {CC }}$ Detect to RST and $\overline{\text { RST }}$ |  | $\bullet$ |  |  | 100 | ns |
| $\mathrm{t}_{\text {F }}$ | $V_{\text {CC }}$ Slew Rate 4.75V-4.25V |  | $\bullet$ | 300 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RPU }}$ | $V_{C C}$ Detect to RST and $\overline{\text { RST }}$ (Reset Active Time) | $t_{R}=5 \mu \mathrm{~s}$ | $\bullet$ | 250 | 610 | 1000 | ms |
| $t_{R}$ | $\mathrm{V}_{\text {CC }}$ Slew Rate 4.25V-4.75V |  | $\bullet$ | 0 |  |  | ns |
| $t_{\text {TD }}$ | $\overline{\text { ST }}$ Pin Detect to RST and $\overline{\mathrm{RST}}$ (Watchdog Time-Out Period) | $\begin{aligned} & T D=\text { GND } \\ & T D=\text { Floating } \\ & T D=V_{C C} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 60 \\ & 250 \\ & 500 \end{aligned}$ | $\begin{aligned} & 150 \\ & 610 \\ & 1200 \end{aligned}$ | $\begin{aligned} & 250 \\ & 1000 \\ & 2000 \end{aligned}$ | $\begin{aligned} & \mathrm{ms} \\ & \mathrm{~ms} \\ & \mathrm{~ms} \end{aligned}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  |  | 5 |  | pF |
| Cout | Output Capacitance |  |  |  | 5 |  | pF |

The indicates specifications which apply over the full operating temperature.
Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.
Note 2: All voltage values are with respect to GND.

Note 3: The $\overline{\text { PB RST }}$ pin is internally pulled up to $V_{C C}$ with an internal impedance of 10 k typical. The TD pin has internal bias current.
Note 4: Measured with outputs open.
Note 5: The $\overline{\text { RST }}$ pin is an open drain output.

## timing diagrams

Push-Button Reset


LTC1232•TDO3
Power Down




LTC1232 • TD04

## BLOCK DIAGRAM



## TYPICAL PERFORmANCE CHARACTERISTICS




Reset Active Time vs Temperature


Time-Out Period vs Temperature

$\overline{\text { RST Output Voltage vs }}$
Supply Voltage


## PIn functions

$V_{C C}:+5 \mathrm{~V}$ supply input. The $V_{C C}$ pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor.

GND: Ground pin.
$\overline{\text { PB RST: Logic input to be directly connected to a push- }}$ button. The PB RST input requires an active low signal which is debounced and timed for a minimum of 40 ms . When this condition is satisfied, the reset pulse generator forces the reset outputs to active states. The reset outputs remain in active states for a minimum of 250 ms after $\overline{\text { PB RST is released from logic low level. }}$

TOL: Input to select 5\% or $10 \%$ variation on $V_{\text {CC. }}$. When TOL is connected to GND, the reset pulse generator forces the reset outputs to active states as $\mathrm{V}_{\text {CC }}$ falls below 4.75 V ( 4.62 V typical). When TOL is connected to $\mathrm{V}_{\mathrm{C}}$, the reset pulse generator forces the reset outputs to active states as $V_{\text {CC }}$ falls below 4.5 V (4.37V typical).
TD: Time-out Delay, TD is a three level input to select three different time-out periods. The time-out period is set by the TD input to be 150 ms with TD connected to GND, 600 ms with TD left floating, and 1.2 seconds with TD connected to $\mathrm{V}_{\mathrm{CC}}$.

## PIn functions

$\overline{\mathbf{R S T}}$ : Open drain logic output for $\mu \mathrm{P}$ reset control. The LTC1232 provides three ways to generate $\mu \mathrm{P}$ reset. First, when $\mathrm{V}_{\text {CC }}$ falls below $\mathrm{V}_{\text {CC }}$ trip point ( 4.75 V with $\mathrm{TOL}=\mathrm{GND}$ and 4.5 V with $\left.\mathrm{TOL}=\mathrm{V}_{C C}\right)$, $\overline{\text { RST goes active low. After } \mathrm{V}_{C C}}$ returns to 5 V , the reset pulse generator forces $\overline{\mathrm{RST}}$ to remain active low for a minimum of 250 ms . Second, when the watchdog timer is not serviced prior to a selected timeout period, the reset pulse generator also forces $\overline{\text { RST }}$ to active low for a minimum of 250 ms and repeats for every time-out period. Third and the last, when the PB RST pin stays active low for a minimum of 40 ms , $\overline{\mathrm{RST}}$ becomes active low. The $\overline{\mathrm{RST}}$ output will remain active low for a
minimum of 250 ms from the moment the push-button reset input is released from logic low level.

RST: RST is an active high logic output. It is the inverse of RST.
$\overline{\mathbf{S T}}$ : Logic input to reset the watchdog timer. Driving $\overline{\mathrm{ST}}$ either high or low longer than the time-out period set by the TD input, forces the reset outputs to active states for a minimum of 250 ms . The timer resets itself and begins to time-out again with each high to low transition on the $\overline{\mathrm{ST}}$ input (see Figure 2).

## APPLICATIONS INFORMATION

## Power Monitoring

The LTC1232 uses a bandgap voltage reference and a precision voltage comparator, C , to monitor the 5 V supply input on $V_{C C}$ (see BLOCK DIAGRAM). When $V_{C C}$ falls below the $V_{\text {CC }}$ trip point (4.62V typical with TOL = GND and 4.37V typical with $\mathrm{TOL}=\mathrm{V}_{\mathrm{CC}}$ ), the reset outputs are forced to active states. The $V_{\text {CC }}$ trip point accounts for a $5 \%$ or $10 \%$ variation on $V_{C C}$, so the reset outputs become active when $\mathrm{V}_{C C}$ falls below the $\mathrm{V}_{C C}$ trip point. On power-up, the reset signals are held in active states for a minimum of 250 ms after the $V_{\text {CC }}$ trip point is reached to allow the power supply and microprocessor to stabilize. On power-down, the RST signal remains active low even with $V_{C C}$ as low as 1 V . This capability helps hold the
microprocessor in stable shutdown condition. Figure 1 shows the timing diagram of the $\overline{\text { RST }}$ signal.

The precision voltage comparator, C 1 , typically has 40 mV of hysteresis which ensures that glitches at $V_{C C}$ pin do not activate the reset outputs. Response time is typically $10 \mu \mathrm{~s}$. To help prevent mitriggering due to transient loads, $V_{\text {CC }}$ pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor with the leads trimmed as short as possible.

## Push-Button Reset

The LTC1232 provides a logic input pin, $\overline{\text { PBRST, for direct }}$ connection to a push-button. This push-button reset input requires an active low signal. Internally, this input signal is debounced and timed for a minimum of 40 ms . When


Figure 1. Reset Active Time

## APPLICATIONS INFORMATION

this condition is satisfied, the reset pulse generator forces the reset outputs to active states. The reset signals will remain active for a minimum of 250 ms from the moment the push-button reset input is released from logic low level (see TIMING DIAGRAM).

## Watchdog Timer

The LTC1232 provides a watchdog timer function to monitor the activity of the microprocessor. If the microprocessor does not stimulate the strobe input, $\overline{\mathrm{ST}}$, within a selected time-out period, the reset outputs are forced to active states for a minimum of 250 ms . The time-out period is selected by the Time-out Delay input, TD, to be 150 ms with TD connected to GND, 600 ms with TD left floating, and 1.2 seconds with $T D$ connected to $V_{C C}$. The 1.2 second time-out period is adequate for many systems to serve the watchdog timer immediately after a reset. Figure 2 shows the timing diagram of watchdog time-out period and reset active time. The watchdog time-out period is restarted as


LTC1232. TAO4
Figure 2. Watchdog Time-Out Period and Reset Active Time
soon as the reset outputs are inactive. When a high-to-low transition occurs at the $\overline{S T}$ pin prior to time-out, the watchdog time is reset and begins to time-out again. To ensure the watchdog time does not time-out, a high-tolow transition on the ST pin must occur at or less than the minimum time-out period. If the input to the $\overline{S T}$ pin remains either high or low, reset pulses will be issued for every time-out period selected by the TD pin. The watchdog timer is disabled when $V_{\text {CC }}$ falls below the $V_{\text {CC }}$ trip point.

## Microprocessor Supervisory Circuit

## feATURES

- Guaranteed Reset Assertion at $\mathrm{V}_{\mathrm{CC}}=1 \mathrm{~V}$
- 1.5 mA Maximum Supply Current
- Fast (35ns Max.) Onboard Gating of RAM Chip Enable Signals
- Conditional Battery Backup Extends Battery Life
- 4.65V Precision Voltage Monitor
- Power OK/Reset Time Delay: 200ms
- External Reset Control
- Minimum External Component Count
- $1 \mu \mathrm{~A}$ Maximum Standby Current
- Voltage Monitor for Power Fail or Low Battery Warning
- Thermal Limiting
- Performance Specified Over Temperature
- All the LTC695 Features Plus Conditional Battery Backup and External Reset Control


## APPLICATIONS

- Critical $\mu$ P Power Monitoring
- Intelligent Instruments
- Battery-Powered Computers and Controllers
- Automotive Systems


## DESCRIPTION

The LTC1235 provides complete power supply monitoring and battery control functions for microprocessor reset, battery backup, RAM write protection, power failure warning and watchdog timing. The LTC1235 has all the LTC695 features plus conditional battery backup and external reset control. When an out-of-tolerance power supply condition occurs, the reset outputs are forced to active states and the Chip Enable output write-protects external memory. The RESET output is guaranteed to remain logic low with $V_{C C}$ as low as 1 V . External reset control is provided by a debounced push-button reset input.
The LTC1235 powers the active CMOS RAMs with a charge pumped NMOS power switch to achieve low dropout and low supply current. When primary power is lost, auxiliary power, connected to the battery input pin, provides backup power to the RAMs. The LTC1235 can be programmed by a $\mu$ P signal to either back up the RAMs or not. This extends the battery life in situations where RAM data need not always be saved when power goes down.
For anearly warning of impending powerfailure, the LTC1235 provides an internal comparator with a user-defined threshold. An internal watchdog timer is also available, which forces the reset pins to active states when the watchdog input is not toggled prior to the time-out period.

## TYPICAL APPLICATION



THE LTC1235 EXTENDS BATTERY LIFE BY PROVIDING BATTERY POWER ONLY WHEN REQUIRED TO BACK UP RAM DATA. IT SAVES THE BATTERY WHEN NO DATA BACKUP IS NEEDED. THE $\mu$ P REQUESTS BACKUP WITH THE BACKUP PIN.

Battery Life vs Backup Duty Cycle

ltcizest tade

ABSOLUTE mAXImUM RATINGS (Notes 1ant2)

Terminal Voltage
$V_{C C}$
-0.3 V to 6.0 V
$V_{\text {OUT }}$ Output Current $\qquad$ Short Circuit Protected
Power Dissipation 500 mW
$V_{\text {BATT }}$ -0.3 V to 6.0 V
All Other Inputs -0.3 V to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$
Input Current
$V_{C C}$
200 mA
$V_{\text {BATT }}$ 50 mA

Operating Temperature Range LTC1235C $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER InFORMATION (noes)



## PRODUCT SELECTION GUIDE

|  | PINS | RESET | WATCHDOG <br> TIMER | BATTERY <br> BACKUP | POWER FAIL <br> WARNING | RAM WRITE <br> PROTECT | PUSH-BUTTON <br> RESET | CONDITIONAL <br> BATERY <br> BACKUP |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LTC1235 | $\mathbf{1 6}$ | $\mathbf{X}$ | X | X | X | X | X | X |
| LTC690 | 8 | X | X | X | X |  |  |  |
| LTC691 | 16 | X | X | X | X | X |  |  |
| LTC694 | 8 | X | X | X | X |  |  |  |
| LTC695 | 16 | X | X | X | X | X |  |  |
| LTC699 | 8 | X | X |  |  |  |  |  |

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=$ Full Operating Range, $\mathrm{V}_{\mathrm{BATT}}=2.8 \mathrm{~V}$, Backup $=$ No Connection, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Battery Backup Switching |  |  |  |  |  |  |
| Operating Voltage Range $V_{C C}$ $V_{\text {BATt }}$ |  |  | $\begin{aligned} & 4.75 \\ & 2.00 \end{aligned}$ |  | $\begin{aligned} & 5.50 \\ & 4.25 \end{aligned}$ | V |
| Vout Output Voltage | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ | - | $\begin{aligned} & V_{C C}-0.05 \\ & V_{C C}-0.1 \end{aligned}$ | $\begin{aligned} & V_{C C}-0.005 \\ & V_{C C}-0.005 \end{aligned}$ |  | V |
|  | $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}$ |  | $\mathrm{V}_{\text {CC }}-0.5$ | $V_{\text {CC }}-0.25$ |  |  |
| BACKUP Input Threshold | $V_{C C}>$ Reset Voltage Threshold Logic Low <br> Logic High |  | 2.0 |  | 0.8 | V |
| BACKUP Pullup Current (Note 4) |  |  |  | 3 |  | $\mu \mathrm{A}$ |
| $V_{\text {Out }}$ in Battery Backup Mode (Note 5) | $\mathrm{I}_{\text {OUT }}=250 \mu \mathrm{~A}, \mathrm{~V}_{\text {CC }}<\mathrm{V}_{\text {BATT }}$ |  | $\mathrm{V}_{\text {BATT }}-0.1$ | $\mathrm{V}_{\text {BATT }}-0.02$ |  | V |
| $V_{\text {OUT }}$ in Battery Saving Mode (Note 5) | $\begin{aligned} & V_{C C}<V_{\text {BATT }} \\ & 1 \mathrm{M} \Omega \text { Pulldown on } V_{\text {OUT }} \end{aligned}$ |  |  | 0 |  | V |
| $\overline{V_{C C} \text { Supply Current (excluding IOUT) }}$ | $\mathrm{I}_{\text {OUT }} \leq 50 \mathrm{~mA}$ | $\bullet$ |  | $\begin{aligned} & 0.6 \\ & 0.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 2.5 \\ & \hline \end{aligned}$ | mA |
| Battery Supply Current in Battery Backup Mode and Battery Saving Mode (Note 5) | $\mathrm{V}_{\text {CC }}=0 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=2.8 \mathrm{~V}$ | $\bullet$ |  | $\begin{aligned} & 0.04 \\ & 0.04 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 5 \end{aligned}$ | $\mu \mathrm{A}$ |
| Battery Standby Current $\text { (+ = Discharge, }-=\text { Charge })$ | $5.5>V_{C C}>V_{\text {BATT }}+0.2 \mathrm{~V}$ | $\bullet$ | $\begin{array}{r} \hline-0.1 \\ -1.0 \\ \hline \end{array}$ |  | $\begin{aligned} & +0.02 \\ & +0.10 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ |
| Battery Switchover Threshold $V_{C C}-V_{B A T T}$ | Power Up <br> Power Down |  |  | $\begin{array}{r} 70 \\ 50 \\ \hline \end{array}$ |  | mV |
| Battery Switchover Hysteresis |  |  |  | 20 |  | mV |
| BATT ON Output Voltage (Note 6) | $\mathrm{I}_{\text {IINK }}=3.2 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| BATT ON Output Short Circuit Current (Note 6) | BATT ON = Vout Sink Current <br> BATT ON = OV Source Current |  | 0.5 | $\begin{gathered} 35 \\ 1 \end{gathered}$ | 25 | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |

## Push-Button Reset

| $\overline{\text { PB RST Input Threshold }}$Logic Low <br> Logic High |  | 2.0 | V |
| :--- | :--- | :---: | :---: | :---: |
| $\overline{\overline{\text { B RST Input Low Time (Notes 4, 7) }}} \mathbf{}$ | $\bullet$ | 40 | ms |

Reset and Watchdog Timer

| Reset Voltage Threshold |  | $\bullet$ | 4.5 | 4.65 | 4.75 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset Threshold Hysteresis |  |  |  | 40 |  | mV |
| Reset Active Time | $V_{C C}=5 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 160 \\ & 140 \end{aligned}$ | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | $\begin{aligned} & 240 \\ & 280 \end{aligned}$ | ms |
| Watchdog Time-out Period | $V_{C C}=5 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 1.2 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 2.00 \\ & 2.25 \end{aligned}$ | sec |
| Reset Active Time PSRR |  |  |  | 1 |  | $\mathrm{ms} / \mathrm{N}$ |
| Watchdog Time-out Period PSRR |  |  |  | 8 |  | $\mathrm{ms} / \mathrm{N}$ |
| Minimum WDI Input Pulse Width | $\mathrm{V}_{\text {IL }}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=3.5 \mathrm{~V}$ | $\bullet$ | 200 |  |  | ns |
| $\overline{\text { RESET }}$ Output Voltage At $\mathrm{V}_{\text {CC }}=1 \mathrm{~V}$ | $\mathrm{I}_{\text {SINK }}=10 \mu \mathrm{~A}, \mathrm{~V}_{\text {CC }}=1 \mathrm{~V}$ |  |  | 4 | 200 | mV |
| $\overline{\text { RESET }}$ and LOW LINE Output Voltage (Note 6) | $\begin{aligned} & I_{\text {SINK }}=1.6 \mathrm{~mA}, V_{C C}=4.25 \mathrm{~V} \\ & I_{\text {SOURCE }}=1 \mu \mathrm{~A}, \mathrm{~V}_{\text {CC }}=5 \mathrm{~V} \end{aligned}$ |  | 3.5 |  | 0.4 | V |

## electrichl Characteristics

$V_{C C}=$ Full Operating Range, $\mathrm{V}_{\mathrm{BATT}}=2.8 \mathrm{~V}$, Backup $=$ No Connection, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET and $\overline{\text { WDO Output Voltage }}$ (Note 6) | $\begin{aligned} & \mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}, \mathrm{~V}_{C C}=5 \mathrm{~V} \\ & \text { SOURCE } \end{aligned}=1 \mu \mathrm{~A}, \mathrm{~V}_{C C}=4.25 \mathrm{~V} .$ |  | 3.5 |  | 0.4 | V |
| RESET, $\overline{\text { RESET }}, \overline{\text { WDO }}, \overline{\text { LOW LINE }}$ Output Short Circuit Current (Note 6) | Output Source Current Output Sink Current |  | 1 | $\begin{gathered} 3 \\ 25 \end{gathered}$ | 25 | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{~mA} \end{gathered}$ |
| WDI Input Threshold | Logic Low Logic High |  | 2.0 |  | 0.8 | V |
| WDI Input Current | $\begin{aligned} & \text { WDI }=V_{O U T} \\ & \text { WDI }=O V \end{aligned}$ | $\bullet$ | -50 | $\begin{gathered} 4 \\ -8 \end{gathered}$ | 50 | $\mu \mathrm{A}$ |
| Power Fail Detector |  |  |  |  |  |  |
| PFI Input Threshold | $V_{C C}=5 \mathrm{~V}$ | $\bullet$ | 1.25 | 1.3 | 1.35 | V |
| PFI Input Threshold PSRR |  |  |  | 0.3 |  | $\mathrm{mV} / \mathrm{V}$ |
| PFI Input Current |  |  |  | $\pm 0.01$ | $\pm 25$ | nA |
| $\overline{\text { PFO Output Voltage (Note 6) }}$ | $\begin{aligned} & \mathrm{I}_{\text {SINK }}=3.2 \mathrm{~mA} \\ & \mathrm{I}_{\text {SOURCE }}=1 \mu \mathrm{~A} \end{aligned}$ |  | 3.5 |  | 0.4 | V |
| $\overline{\overline{\text { PFO }} \text { Short Circuit Source Current }}$ (Note 6) | $\begin{aligned} & \mathrm{PFI}=\mathrm{HIGH}, \overline{\mathrm{PFO}}=0 \mathrm{~V} \\ & \mathrm{PFI}=\mathrm{LOW}, \overline{\mathrm{PFO}}=\mathrm{V}_{\text {OUT }} \end{aligned}$ |  | 1 | $\begin{gathered} 3 \\ 30 \\ \hline \end{gathered}$ | 25 | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{~mA} \end{gathered}$ |
| PFI Comparator Response Time (falling) | $\Delta V_{I N}=-20 \mathrm{mV}, V_{O D}=15 \mathrm{mV}$ |  |  | 2 |  | $\mu \mathrm{S}$ |
| PFI Comparator Response Time (rising) (Note 6) | $\begin{aligned} & \Delta V_{I N}=20 \mathrm{mV}, V_{0 D}=15 \mathrm{mV} \\ & \text { with } 10 \mathrm{k} \Omega \text { Pullup } \end{aligned}$ |  |  | $\begin{gathered} 40 \\ 8 \\ \hline \end{gathered}$ |  | $\mu \mathrm{S}$ |
| Chip Enable Gating |  |  |  |  |  |  |
| $\overline{\overline{C E}}$ IN Threshold | $\begin{aligned} & V_{I L} \\ & V_{I H} \end{aligned}$ |  | 2.0 |  | 0.8 | V |
| $\overline{\text { CE IN Pullup Current (Note 4) }}$ |  |  |  | 3 |  | $\mu \mathrm{A}$ |
| $\overline{\text { CE OUT Output Voltage }}$ | $\begin{aligned} & I_{\text {SINK }}=3.2 \mathrm{~mA} \\ & I_{\text {SOURCE }}=3.0 \mathrm{~mA} \\ & I_{\text {SOURCE }}=1 \mu \mathrm{~A}, \mathrm{~V}_{\text {CC }}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & V_{\text {OUT }}-1.50 \\ & V_{\text {OUT }}-0.05 \\ & \hline \end{aligned}$ |  | 0.4 | V |
| $\overline{\mathrm{CE}}$ Propagation Delay | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | $\bullet$ |  | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 35 \\ & 45 \end{aligned}$ | ns |
| $\overline{\overline{C E}}$ OUT Output Short Circuit Current | Output Source Current Output Sink Current |  |  | $\begin{aligned} & 30 \\ & 35 \\ & \hline \end{aligned}$ |  | mA |

The denotes specifications which apply over the operating temperature range.
Note 1: Absolute maximum ratings are those values beyond which the life of device may be impaired.
Note 2: All voltage values are with respect to GND.
Note 3: For military temperature range parts, consult the factory.
Note 4: The input pins of $\overline{\text { PB RST }}, \mathrm{BACKUP}$ and $\overline{\mathrm{CE}} \mathrm{IN}$, have weak internal pullups which pull to the supply when the input pins are floating.
Note 5: The LTC1235 can be programmed either to provide or not to provide battery backup power to the $\mathrm{V}_{\text {OUT }}$ pin during power failure. The power down condition of $V_{\text {OUT }}$ is selected by the logic level of the BACKUP pin which is latched internally when $V_{C C}$ falls through the reset voltage threshold. If the latched logic level of the BACKUP pin is high,
$V_{\text {OUT }}$ will be in Battery Backup Mode and will be switched to $\mathrm{V}_{\text {BATT }}$ when $V_{\text {Cc }}$ falls below $V_{\text {BATt }}$. If the latched logic level of the BACKUP pin is low, $V_{\text {OUT }}$ will be in Battery Saving Mode when $\mathrm{V}_{\text {CC }}$ falls below $\mathrm{V}_{\text {BATT }}$.
Note 6: The output pins of BATT ON, $\overline{\text { LOW LINE }}, \overline{\text { PFO }}, \overline{W D O}, \overline{\text { RESET }}$ and RESET have weak internal pullups of typically $3 \mu A$. However, external pullup resistors may be used when higher speed is required.
Note 7: The push-button reset input requires an active low signal. Internally, this input signal is debounced and timed for a minimum of 40 ms . When this condition is satisfied, the reset outputs go to the active states. The reset outputs will remain in active states for a minimum of 140 ms from the moment the push-button reset input is released from logic low level.

## TYPICAL PGRFORMANCE CHARACTERISTICS



## PIn functions

$\mathbf{V}_{\text {Cc }}$ : +5 V supply input. The $\mathrm{V}_{\mathrm{CC}}$ pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor.
Backup: Logic input to control the PMOS switch, M2, when $\mathrm{V}_{\text {CC }}$ is lower than $\mathrm{V}_{\text {BATT }}$. While $\mathrm{V}_{\text {CC }}$ is falling through the reset voltage threshold, the status of the BACKUP pin (logic low or logic high) is latched in Memory Logic and used to turn on or off $M 2$ when $V_{C C}$ is below $V_{B A T T}$. If the latched status of the BACKUP pin is high, the Memory Logic turns on M 2 when $\mathrm{V}_{\text {CC }}$ falls to 50 mV greater than $V_{\text {BATT. }}$. If the latched status of the BACKUP pin is low, the Memory Logic keeps M2 off even after VCC falls below $V_{\text {BATT. }}$. If the BACKUP pin is left floating it will be pulled high by an internal pullup and the LTC1235 will provide battery backup when $V_{C C}$ falls.
$\mathbf{V}_{\text {OUT }}$ : Voltage output for backed up memory. Bypass with a capacitor of $0.1 \mu \mathrm{~F}$ or greater. During normal operation, $V_{\text {OUT }}$ obtains power from $V_{\text {CC }}$ through an NMOS power switch, M1, which can deliver up to 50 mA and has a typical on resistance of $5 \Omega$. When $V_{C C}$ is lower than $V_{B A T T}$, the status of the BACKUP pin stored in Memory Logic controls M2. If the status is high, the Memory Logic turns on M2 and $\mathrm{V}_{\text {OUT }}$ is internally switched to $\mathrm{V}_{\text {BATt }}$ through M 2 . If the status is low, the Memory Logic keeps M2 off and $V_{\text {OUT }}$ is in Battery Saving Mode. If $V_{\text {OUT }}$ and $V_{\text {BATT }}$ are not used, connect $\mathrm{V}_{\text {OUT }}$ to $\mathrm{V}_{\text {CC }}$.
$V_{\text {BAtt: }}$ Backup battery input. When $V_{\text {CC }}$ falls below $V_{\text {BATT }}$, the status of the BACKUP pin stored in the Memory Logic controls M2. Ifthe status is high, auxiliary power, connected to $\mathrm{V}_{\text {BATT }}$ is delivered to $\mathrm{V}_{\text {OUT }}$ through M 2 . If the status is low, the Memory Logic keeps M2 off and $\mathrm{V}_{\text {Out }}$ is in Battery Saving Mode. If backup battery or auxiliary power is not used, VBATT should be connected to GND.
GND: Ground pin.
BATT ON: Battery on logic output from comparator C2. BATT ON goes low when $V_{\text {OUT }}$ is internally connected to $\mathrm{V}_{\text {CC }}$. The output typically sinks 35 mA and can provide base drive for an external PNP transistor to increase the output current above the 50 mA rating of $\mathrm{V}_{\text {OUT }}$. BATT ON goes high when $V_{C C}$ falls below $V_{\text {BATt }}$, if the status of the BACKUP pin stored in Memory Logic is high and $V_{\text {OUT }}$ is switched to $\mathrm{V}_{\text {BATT }}$.

PFI: Power Failure Input. PFI is the noninverting input to the Power Fail Comparator, C3. The inverting input is internally connected toa 1.3 V reference. The Power Failure Output remains high when PFl is above 1.3 V and goes low when PFI is below 1.3 V . Connect PFI to GND or $\mathrm{V}_{\text {OUt }}$ when C3 is not used.
PFO: Power Failure Output from C3. $\overline{\text { PFO }}$ remains high when PFI is above 1.3 V and goes low when PFI is below 1.3V. When $\mathrm{V}_{\mathrm{CC}}$ is lower than $\mathrm{V}_{\mathrm{BATt}}, \mathrm{C} 3$ is shut down and $\overline{\mathrm{PFO}}$ is forced low.
$\overline{\text { PB RST: Logic input for direct connection to a push- }}$ button. The push-button reset input requires an active low signal. Internally, this input signal is debounced and timed for a minimum of 40 ms . When this condition is satisfied, the reset pulse generator forces $\overline{\text { RESET }}$ to active low. The RESET signal will remain active low for a minimum of 140 ms from the moment the push-button reset input is released from logic low level.
RESET: Logic output for $\mu \mathrm{P}$ reset control. The LTC1235 provides three ways to generate $\mu \mathrm{P}$ reset. First, whenever $V_{C C}$ falls below either the reset voltage threshold $(4.65 \mathrm{~V}$, typically) or $V_{\text {BATT, }}$ RESET goes active low. After $V_{C C}$ returns to 5 V , the reset pulse generator forces RESET to remain active low for a minimum of 140 ms . Second, when the watchdog timer is enabled but not serviced prior to the time-out period, the reset pulse generator also forces RESET to active low for a minimum of 140 ms for every time-out period (see Figure 11). Third, when the PB RST pin stays active low for a minimum of 40 ms , $\overline{\text { RESET }}$ is forced low by reset pulse generator. The $\overline{\mathrm{RESET}}$ signal will remain active low for a minimum of 140 ms from the moment the push-button reset input is released from logic low level.

RESET: RESET is an active high logic output. It is the inverse of RESET.

LOW LINE: Logic output from comparator C1. $\overline{\text { LOW LINE }}$ indicates a low line condition at the $\mathrm{V}_{\text {CC }}$ input. When $\mathrm{V}_{\text {CC }}$ falls below the reset voltage threshold (4.65V typically), LOW LINE goes low. As soon as $V_{C C}$ rises above the reset voltage threshold, LOW LINE returns high (see Figure 1). LOW LINE goes low when $\mathrm{V}_{\text {CC }}$ drops below $\mathrm{V}_{\text {BATT }}$ (see Table 1).

## pIn functions

WDI: Watchdog Input, WDI, is a three level input. Driving WDI either high or low for Ionger than the watchdog timeout period, forces both RESET and WDO low. Floating WDI disables the Watchdog Timer. The timer resets itself with each transition of the Watchdog Input (see Figure 11).
$\overline{\text { WDO: }}$ : Watchdog logic output. When the watchdog input remains either high or low for longer than the watchdog time-out period, WDO goes low. WDO is set high whenever there is a transition on the WDI pin, or LOW LINE goes low. The watchdog timer can be disabled by floating WDI (see Figure 11).
 can be derived from microprocessor's address line and/or decoder output. See Applications Information Section and Figure 6 for additional information.
 When $\mathrm{V}_{C C}$ is above the reset voltage threshold, $\overline{\mathrm{CE}}$ OUT is a buffered replica of $\overline{C E} I N$. When $V_{C C}$ is below the reset voltage threshold $\overline{\text { CE OUT }}$ is forced high (see Figure 6).

## BLOCK DIAGRAM



## APPLICATIONS INFORMATION

## Power Monitoring

The LTC1235 uses a bandgap voltage reference and a precision voltage comparator C 1 to monitor the 5 V supply input on $V_{C C}$ (see BLOCK DIAGRAM). When $V_{C C}$ falls below the reset voltage threshold, the reset outputs are forced to active states. The reset voltage threshold accounts for a $5 \%$ variation on $V_{C C}$, so the reset outputs become active when $\mathrm{V}_{\text {CC }}$ falls below 4.75 V ( 4.65 V typical). On power-up, the reset signals are held active states for a minimum of 140 ms after the reset voltage threshold is reached to allow the power supply and microprocessor to stabilize. On power-down, the RESET signal remains active low even with $V_{C C}$ as low as 1 . This capability helps hold the microprocessor in stable shutdown condition. Figure 1 shows the timing diagram of the RESET signal.
The precision voltage comparator, C1, typically has 40 mV of hysteresis which ensures that glitches at $V_{C C}$ pin do not activate the reset outputs. Response time is typically $10 \mu \mathrm{~s}$.

To help prevent mistriggering due to transient loads, $\mathrm{V}_{\mathrm{CC}}$ pin should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor with the leads trimmed as short as possible.
LOW LINE is the output of the precision voltage comparator C1. When V ${ }_{\text {CC }}$ falls below the reset voltage threshold, LOW LINE goes low. LOW LINE returns high as soon as $V_{\text {CC }}$ rises above the reset voltage threshold.

## Push-Button Reset

The LTC1235 provides an logic input pin for direct connection to a push-button. The push-button reset input, $\overline{\text { PB RST, requires an active low signal. Internally, this input }}$ signal is debounced and timed for a minimum of 40 ms . When this condition is satisfied, the reset pulse generator forces the reset outputs to active states. The reset signals will remain in active states for a minimum of 140 ms from the moment the push-button reset input is released from logic low level (Figure 2).


Figure 1. Reset Active Time


Figure 2. Push-Button Reset

## APPLICATIONS IMFORMATION

## Voltage Output

During normal operation, the LTC1235 uses a charge pumped NMOS power switch to achieve low dropout and low supply current. This power switch can deliver up to 50 mA to $\mathrm{V}_{\text {OUT }}$ from $\mathrm{V}_{\text {CC }}$ and has a typical on resistance of $5 \Omega$. The $V_{\text {OUT }}$ pin should be bypassed with a capacitor of $0.1 \mu \mathrm{~F}$ or greater to ensure stability. Use of a larger bypass capacitor is advantageous for supplying current to heavy transient loads.
When operating currents larger than 50 mA are required from $V_{\text {OUT }}$, or a lower dropout ( $V_{\text {CC }}-V_{\text {OUT }}$ voltage differential) is desired, the LTC1235 provides BATT ON output to drive the base of external PNP transistor (Figure 3). Another alternative to provide higher current is to connect a high current Schottky diode from the $\mathrm{V}_{\mathrm{CC}}$ pin to the $\mathrm{V}_{\text {OUT }}$ pin to supply the extra current.


Figure 3. Using BATT ON to Drive External PNP Transistor

The LTC1235 is protected for safe area operation with short circuit limit. Output current is limited to approximately 200 mA . If the device is overloaded for along period of time, thermal shutdown turns the power switch off until the device cools down. The threshold temperature for thermal shutdown is approximately $155^{\circ} \mathrm{C}$ with about $10^{\circ} \mathrm{C}$ of hysteresis which prevents the device from oscillating in and out of shutdown.
The PNP switch was not chosen for the internal power switch because it injects unwanted current into the substrate. This current is collected by the $\mathrm{V}_{\text {BATT }}$ pin in competitive devices and adds to the charging current of the battery which can damage lithium batteries. LTC1235
uses a charge pumped NMOS power switch to eliminate unwanted charging current while achieving low dropout and low supply current. Since no current goes to the substrate, the current collected by $V_{\text {BATT }}$ pin is strictly junction leakage.

## Conditional Battery Backup

LTC1235 provides an unique feature to either allow $V_{\text {OUT }}$ to be switched to $V_{\text {BATT }}$ or to disable the CMOS RAM battery backup function when primary power is lost. Disabling the battery backup function is useful in conserving the backup battery's life when the SRAM doesn't need battery backup during long term storage of a computer system, or delivery of the computer system to the end user.

The BACKUP pin (Pin 8) is used to serve this feature on power-down. When $\mathrm{V}_{\text {CC }}$ is falling through the reset voltage threshold, the status of the BACKUP pin (logic low or logic high) is stored in the Memory Logic (see BLOCK DIAGRAM). If the stored status is logic high and $V_{\text {CC }}$ fall to 50 mV greater than $\mathrm{V}_{\text {BATt, }}$ a $125 \Omega$ PMOS switch, M2, connects the $\mathrm{V}_{\text {BATT }}$ inputto $\mathrm{V}_{\text {OUT }}$ and the battery switchover comparator, C2, shuts off the NMOS power switch, M1. M2 is designed for very low dropout voltage (input-tooutput differential). This feature is advantageous for low current applications such as battery backup in CMOS RAM and other low power CMOS circuitry. If the stored status is logic low and $V_{C C}$ falls to 50 mV greater than $V_{B A T T}$, the Memory Logic keeps M2 off and C2 shuts off M1. Vout is in Battery Saving Mode (see Figure 4). The supply current in both mode is $1 \mu \mathrm{~A}$ maximum.
On power-ups, C 2 keeps M 1 off before $\mathrm{V}_{\text {CC }}$ reaches 70 mV higher than $V_{\text {BATT. }}$. On the first power-up after the battery is replaced (with power off), the status stored in the Memory Logic is undetermined. $V_{\text {OUT }}$ could be either in Battery Backup Mode or in Battery Saving Mode. When $\mathrm{V}_{\text {CC }}$ is 70 mV greater than $\mathrm{V}_{\text {BATT, }}$, M1 connects $\mathrm{V}_{\text {OUT }}$ to $\mathrm{V}_{\text {CC }}$. C2 has typically 20 mV of hysteresis to prevent spurious switching when $\mathrm{V}_{\mathrm{CC}}$ remains nearly equal to $\mathrm{V}_{\text {BATT }}$ and the status stored in the Memory Logic is high. The response time of C 2 is approximately $20 \mu \mathrm{~s}$.

## APPLICATIONS INFORMATION



Figure 4. Conditional Battery Backup Operation
The operating voltage at the $\mathrm{V}_{\text {BATT }}$ pin ranges from 2.0 V to 4.25 V . High value capacitors, such as electrolytic or faradsize double layer capacitors, can be used for short term memory backup instead of a battery. For capacitor backup, see Typical Applications. The charging resistor for recharging rechargeable batteries should be connected to $V_{\text {OUT }}$ through a diode since this eliminates the discharge path that exists when $V_{C C}$ collapses and RAM is not backed up (Figure 5).


Figure 5. Charging External Battery Through $\mathrm{V}_{\text {OUT }}$

## Replacing the Backup Battery with Power On

When changing the backup battery with system power on, spurious resets can occur while battery is removed due to battery standby current. Although battery standby current is only a tiny leakage current, it can still charge up the stray capacitance on the $V_{\text {BATT }}$ pin. The oscillation cycle is as follows: When $V_{\text {BATt }}$ reaches within 50 mV of $V_{C C}$, the LTC1235 switches to battery backup or battery saving mode. In either case, the battery supply current pulls $V_{\text {BATT }}$ low and the device goes back to normal operation. The leakage current then charges up the $V_{\text {BATT }}$ pin again and the cycle repeats.
If spurious resets during battery replacement pose no problems, then no action is required. Otherwise, two methods can be used to eliminate this problem. First, a capacitor from $V_{\text {BATT }}$ to GND will allow time for battery replacement by slowing the charge rate. For example, the battery standby current is $1 \mu \mathrm{~A}$ maximum over temperature and the external capacitor required to slow the charge rate is:

$$
C_{E X T} \geq T_{\text {REQ'D }}\left(\frac{1 \mu A}{V_{C C}-V_{B A T T}}\right)
$$

where $T_{\text {REQ'D }}$ is the maximum time required to replace the backup battery. With $\mathrm{V}_{C C}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BATT}}=3 \mathrm{~V}$ and $\mathrm{T}_{\text {REQ'D }}=$ 3 sec , the value for external capacitor is $2 \mu \mathrm{~F}$. Second, a resistor from $V_{\text {BATT }}$ to GND will hold the pin low while changing the battery. For example, the battery standby current is $1 \mu \mathrm{~A}$ maximum over temperature and the external resistor required to hold $V_{B A T T}$ below $V_{C C}$ is:

$$
R \leq \frac{V_{C C}-50 m V}{1 \mu \mathrm{~A}}
$$

With $V_{C C}=4.5 \mathrm{~V}$, a $4.3 \mathrm{M} \Omega$ resistor will work. With a 3 V battery, this resistor will draw only $0.7 \mu \mathrm{~A}$ from the battery, which is negligible in most cases.
If the battery connections are made with long wires or PC traces, inductive spikes can be generated during battery replacement. Even if a resistor is used to prevent spurious resets as described above, these spikes can take the $V_{\text {BATT }}$ pin below GND violating the LTC1235 absolute maximum ratings. A $0.1 \mu \mathrm{~F}$ capacitor from $\mathrm{V}_{\text {BATT }}$ to GND is recommended to eliminate these potential spikes when battery replacement is made through long wires.

## APPLICATIONS INFORMATION

Table 1 shows the state of each pin during battery backup. If the backup battery is not used, connect $V_{\text {BATT }}$ to $G N D$ and $V_{\text {Out }}$ to $V_{\text {CC }}$.

Table 1. Input and Output Status in Battery Backup Mode

| SIGNAL | STATUS |
| :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | C2 monitors $\mathrm{V}_{\text {CC }}$ for active switchover. |
| BACKUP | BACKUP is ignored. |
| $V_{\text {OUT }}$ | $\mathrm{V}_{\text {OUT }}$ is connected to $\mathrm{V}_{\text {BATT }}$ through an internal PMOS switch. |
| $V_{\text {bATt }}$ | The supply current is $1 \mu \mathrm{~A}$ maximum. |
| BATT ON | Logic high. The open circuit output voltage is equal to $\mathrm{V}_{\text {OUT }}$. |
| PFI | Power Failure Input is ignored. |
| $\overline{\text { PFO }}$ | Logic low |
| $\overline{\text { PB RST }}$ | $\overline{\text { PB RST }}$ is ignored. |
| RESET | Logic low |
| RESET | Logic high. The open circuit output voltage is equal to $\mathrm{V}_{\text {Out }}$. |
| LOW LINE | Logic low |
| WDI | Watchdog Input is ignored. |
| $\overline{\text { WDO }}$ | Logic high. The open circuit output voltage is equal to $\mathrm{V}_{\text {Out }}$. |
| $\overline{C E}$ IN | $\overline{\text { Chip Enable Input is ignored. }}$ |
| $\overline{\text { CE OUT }}$ | Logic high. The open circuit output voltage is equal to $\mathrm{V}_{\text {Out }}$. |

## Memory Protection

The LTC1235 includes memory protection circuitry which ensures the integrity of the data in memory by preventing write operations when $V_{C C}$ is at invalid level. Two pins, $\overline{\mathrm{CE}}$

IN and $\overline{\mathrm{CE}}$ OUT, control the $\overline{\text { Chip Enable or } \overline{\text { Write }} \text { inputs of }}$ CMOS RAM. When $V_{C C}$ is +5 V , $\overline{\mathrm{CE}}$ OUT follows $\overline{\mathrm{CE}}$ IN with a typical propagation delay of 20ns. When $V_{C C}$ falls below the reset voltage threshold or $V_{\text {BATT }}$, CE OUT is forced high, independent of $\overline{E E}$ IN. $\overline{C E}$ OUT is an alternative signal to drive the $\overline{C E}, \overline{C S}$, or Write input of battery-backed up CMOS RAM. $\overline{C E}$ OUT can also be used to drive the $\overline{\text { Store }}$ or Write input of an EEPROM, EAROM or NOVRAM to achieve similar protection. Figure 6 shows the timing diagram of $\overline{C E}$ IN and $\overline{C E}$ OUT.
$\overline{\mathrm{CE}}$ IN can be derived from the microprocessor's address decoder output. Figure 7 shows a typical nonvolatile CMOS RAM application.


Figure 7. A Typical Nonvolatile CMOS RAM Application


Figure 6. Timing Diagram for $\overline{C E} \operatorname{IN}$ and $\overline{\text { CE }}$ OUT

## APPLICATIONS INFORMATION

## Power Fail Warning

The LTC1235 generates a Power Failure Output ( $\overline{\mathrm{PFO}}$ ) for early warning of failure in the microprocessor's power supply. This is accomplished by comparing the Power Failure Input (PFI) with an internal 1.3 V reference. $\overline{\text { PFO }}$ goes low when the voltage at PFI pin is less than 1.3 V . Typically PFI is driven by an external voltage divider (R1 and R2 in Figures 8 and 9) which senses either an unregulated DC input or a regulated 5 V output. The voltage divider ratio can be chosen such that the voltage at PFI pin falls below 1.3 V several milliseconds before the +5 V supply falls below the maximum reset voltage threshold 4.75 V . $\overline{\mathrm{PFO}}$ is normally used to interrupt the microprocessor to execute shut-down procedure between $\overline{\text { PFO }}$ and $\overline{\text { RESET or RESET. }}$
The power fail comparator, C3, does not have hysteresis. Hysteresis can be added however, by connecting a resistor between the $\overline{\text { PFO }}$ output and the noninverting PFI input pin as shown in Figures 8 and 9. The upper and lower trip points in the comparator are established as follows:
When PFO output is low, R3 sinks current from the summing junction at the PFI pin.

$$
V_{H}=1.3 V\left(1+\frac{R 1}{R 2}+\frac{R 1}{R 3}\right)
$$

When $\overline{\text { PFO }}$ output is high, the series combination of R3 and R4 source current into the PFI summing junction.

$$
V_{L}=1.3 V\left(1+\frac{R 1}{R 2}-\frac{(5 \mathrm{~V}-1.3 \mathrm{~V}) \mathrm{R} 1}{1.3 \mathrm{~V}(\mathrm{R} 3+\mathrm{R} 4)}\right)
$$

Assuming $\mathrm{R} 4 « \mathrm{R} 3, \mathrm{~V}_{\text {HYSTERESIS }}=5 \mathrm{~V} \frac{\mathrm{R} 1}{\mathrm{R} 3}$
Example 1: The circuit in Figure 8 demonstrates the use of the power fail comparator to monitor the unregulated power supply input. Assuming the the rate of decay of the supply input $V_{\text {IN }}$ is $100 \mathrm{mV} / \mathrm{ms}$ and the total time to execute a shut-down procedure is 8 ms . Also the noise of $\mathrm{V}_{\mathbb{I N}}$ is 200 mV . With these assumptions in mind, we can reasonably set $V_{L}=7.5 \mathrm{~V}$ which 1.25 V greater than the sum of maximum reset voltage threshold and the dropout voltage of LT1086-5 $(4.75 \mathrm{~V}+1.5 \mathrm{~V})$ and $\mathrm{V}_{\text {HYSTERESIS }}=850 \mathrm{mV}$.
$V_{\text {HYSTERESIS }}=5 \mathrm{~V} \frac{\mathrm{R} 1}{\mathrm{R} 3}=850 \mathrm{mV}$
$R 3 \approx 5.88 \mathrm{R} 1$

Choose R3 $=300 \mathrm{k} \Omega$ and R1 $=51 \mathrm{k} \Omega$. Also select R4 $=$ $10 \mathrm{k} \Omega$ which is much smaller than R3.

$$
7.5 \mathrm{~V}=1.3 \mathrm{~V}\left(1+\frac{51 \mathrm{k} \Omega}{\mathrm{R} 2}-\frac{(5 \mathrm{~V}-1.3 \mathrm{~V}) 51 \mathrm{k} \Omega}{1.3 \mathrm{~V}(310 \mathrm{k} \Omega)}\right)
$$

$R 2=9.7 \mathrm{k} \Omega$, Choose nearest $5 \%$ resistor 10k and recalculate $V_{L}$,

$$
\begin{aligned}
& V_{L}=1.3 \mathrm{~V}\left(1+\frac{51 \mathrm{k} \Omega}{10 \mathrm{k} \Omega}-\frac{(5 \mathrm{~V}-1.3 \mathrm{~V}) 51 \mathrm{k} \Omega}{1.3 \mathrm{~V}(310 \mathrm{k} \Omega)}\right)=7.32 \mathrm{~V} \\
& V_{H}=1.3 \mathrm{~V}\left(1+\frac{51 \mathrm{k} \Omega}{10 \mathrm{k} \Omega}+\frac{51 \mathrm{k} \Omega}{300 \mathrm{k} \Omega}\right)=8.151 \mathrm{~V} \\
& \frac{(7.32 \mathrm{~V}-6.25 \mathrm{~V})}{100 \mathrm{mV} / \mathrm{ms}}=10.7 \mathrm{~ms} \\
& \mathrm{~V}_{\text {HYSTERESIS }}=8.151 \mathrm{~V}-7.32 \mathrm{~V}=831 \mathrm{mV}
\end{aligned}
$$

Figure 8. Monitoring Unregulated DC Supply with the LTC1235 Power Fail Comparator


Figure 9. Monitoring Regulated DC Supply with the LTC1235 Power Fail Comparator

## APPLICATIONS IIFORMATION

The 10.7 ms allows enough time to execute shut-down procedure for microprocessor and 831 mV of hysteresis would prevent $\overline{\text { PFO }}$ from going low due to the noise of $\mathrm{V}_{\mathrm{IN}}$.
Example 2: The circuit in Figure 9 can be used to measure the regulated 5 V supply to provide early warning of power failure. Because of variations in the PFI threshold, this circuit requires adjustment to ensure that the PFI comparator trips before the reset threshold is reached. Adjust R5 such that the $\overline{\text { PFO }}$ output goes low when the $V_{C C}$ supply reaches the desired level (e.g., 4.85V).

## Monitoring the Status of the Battery

C3 can also monitor the status of the memory backup battery (Figure 10). If desired, the CE OUT can be used to apply a test load to the battery. Since $\overline{C E}$ OUT is forced high in battery backup mode, the test load will not be applied to the battery while it is in use, even if the microprocessor is not powered.

## Watchdog Timer

The LTC1235 provides a watchdog timer function to monitor the activity of the microprocessor. If the microprocessor does not toggle the Watchdog Input (WDI) within the time-out period, the reset outputs are forced to active states for a minimum of 140 ms . The watchdog time-out period is fixed at 1.0 second minimum on the LTC1235. This time-out period provides adequate time for many systems to service the watchdog timer immediately after a reset. Figure 11 shows the timing diagram of
watchdog time-out period and reset active time. The watchdog time-out period is restarted as soon as the reset outputs are inactive. When either a high-to-low or low-tohigh transition occurs at the WDI pin prior to time-out, the watchdog time is reset and begins to time out again. To ensure the watchdog time does not time out, either a high-to-low or low-to-high transition on the WDI pin must occur at or less than the minimum time-out period. If the input to the WDI pin remains either high or low, reset pulses will be issued every 1.6 seconds typically. The watchdog timer can be deactivated by floating the WDI pin. The timer is also disabled when $V_{C C}$ falls below the reset voltage threshold or $V_{\text {BATT }}$.
The Watchdog Output, $\overline{\text { WDO }}$, goes low if the watchdog timer is allowed to time out and remains low until set high by the next transition on the WDI pin. $\overline{W D O}$ is also set high when $V_{C C}$ falls below the reset voltage threshold or $V_{B A T T}$.


Figure 10. Backup Battery Monitor with Optional Test Load


Figure 11. Watchdog Time-out Period and Reset Active Time

## LTC1235

TYPICAL APPLICATIONS

Capacitor Backup with 74HC4016 Switch


Write Protect for Additional RAMs


LTC1235 TA4

## SECTION 10-COMPARATORS

SECTION 10-COMPARATORS
INDEX ..... 10-2
SELECTION GUIDES ..... 10-3
PROPRIETARY PRODUCTS
LT1015, High Speed Dual Line Receiver ..... 10-4
LT1017CS8/LT1018CS8, Micropower Dual Comparator ..... 10-6
LT1116, 12ns, Single Supply Ground-Sensing Comparator ..... 10-7

## COMPARATOR SELECTION GUIDE

mILITARY

| PART NUMBER | RESPONSE TIME MAX (ns) | $V_{0 S}$ MAX <br> (mV) | $\begin{gathered} \mathrm{I}_{\mathrm{B}} \\ \mathrm{mAX}^{(\mathrm{nA})} \\ \hline \end{gathered}$ | $\begin{array}{\|c} \begin{array}{c} \text { DRIVE } \\ \text { CAPABILLTY } \\ (\mathrm{mA}) \end{array} \\ \hline \end{array}$ | $\begin{gathered} \text { GAIN } \\ \mathbf{M I N} \\ (\mathbf{V} / \mathrm{mV}) \end{gathered}$ | ISUPPLY POSITVE (mA) | Isupply NEGATIVE (mA) | PACKAGES AVAILABLE | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LT1011AM | 250 | 0.5 | 25 | 50 | 200 | 4.0 | 2.5 | H, J8 | Low $\mathrm{V}_{\text {OS }}$, Low $\mathrm{I}_{\mathrm{B}}$, High Output Drive, 12-Bit Acc. |
| LT1011M | 250 | 1.5 | 50 | 50 | 200 | 4.0 | 2.5 | H, J8 |  |
| LT1015M | 16 | 20 | 30000 | 4 | 1 | 70 | - | J8, N8 | Dual, Ultra High Speed, Latched TTL Outputs, Stable in Active Region |
| LT1016M | 12 | $\pm 2.5$ | 10000 | 10 | 2 | 35 | 5 | H, J8 | Ultra High Speed, TTL Outputs, True Output Latch, Stable in Active Region, Pin/Pin Replacement for AM686 |
| LT1017M | - | 1 | 15 | 30 | 1000 | 0.060 | - | H, J8 | LT1017 has Lowest Supply Current, LT1018 is Faster. |
| LT1018M | - | 1 | 75 | 35 | 1000 | 0.250 | - | H, J8 | Both are Dual Comparators with Same Pinout as 193 Types. |
| LT111A | 250 | 1.0 | 100 | 50 | 200 | 4.0 | 2.5 | H, J8 | Low V ${ }_{\text {OS }}$, High Gain |
| LM111 | - | 3.0 | 100 | 50 | 40 | 6.0 | 5.0 | H, J8 | General Purpose |
| LT119A | 80 (typ) | 1.0 | 500 | 25 | 20 | 11.5 | 4.5 | H, J | Dual, Low V ${ }_{\text {OS }}$, High CMRR |
| LM119 | 80 (typ) | 4.0 | 500 | 25 | 10 | 11.5 | 4.5 | H, J | Dual, General Purpose |
| LTC1040M | $100 \mu \mathrm{~s}$ | 0.5 | 3 | * | t | $300 n A^{* *}$ | 1 nA | J | CMOS Sampling Comparator |
| LTC1041M | $100 \mu \mathrm{~s}$ | 0.5 | 0.3 | 10 | - | 3 | - | J8, N8 | CMOS Bang-Bang Controller |
| LTC1042M | $100 \mu \mathrm{~s}$ | 1.0 | 3 | * | $\dagger$ | $300 n A^{* *}$ | 1nA | J8 | CMOS Window Comparator |
| LT685M | 6.5 | $\pm 2.0$ | 10000 | $\dagger$ | 1.6 (typ) | 22 | 26 | H, J | Ultra High Speed, ECL Outputs, Output Latch, External Hysteresis Control |

## COMmercial

| PART NUMBER | RESPONSE TIME MAX <br> (ns) | $V_{0 S}$ MAX <br> (mV) | $\begin{gathered} \mathrm{max}_{\mathrm{B}}^{\mathrm{MAX}} \\ (\mathrm{nA}) \end{gathered}$ | $\begin{gathered} \text { DRIVE } \\ \text { CAPABILLTY } \\ (\mathrm{mA}) \end{gathered}$ | GAIN MIN $(\mathrm{V} / \mathrm{mV})$ | ISUPPLY POSITIVE (mA) | Isupply NEGATIVE (mA) | PACKAGES AVAILABLE | IMPORTANT FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LT1011AC | 250 | 0.5 | 25 | 50 | 200 | 4.0 | 2.5 | H, J8, N8 | Low $\mathrm{V}_{\text {OS }}$, Low $\mathrm{I}_{\mathrm{B}}$, High Output Drive, 12-Bit Acc. |
| LT1011C | 250 | 0.5 | 50 | 50 | 200 | 4.0 | 2.5 | H, J8, N8 |  |
| LT1015C | 14 | 20 | 30000 | 4 | 1 | 70 | - | J8, N8 | Dual, Ulitra High Speed, Latched TTL Outputs, Stable in Active Region |
| LT1016C | 12 | $\pm 2.5$ | 10000 | 10 | 1.4 | 35 | 5 | H, J8, S8 | Ultra High Speed, TIL Outputs, True Output Latch, Stable in Active Region, Pin/Pin Replacement for AM686, Single Supply Operation |
| LT1017C | - | 1 | 15 | 30 | 1000 | 0.060 | - | H, S | LT1017 has Lowest Supply Current, LT1018 is Faster. |
| LT1018C | - | 1 | 75 | 35 | 1000 | 0.250 | - | H, S | Both are Dual Comparators with Same Pinout as 193 Types. |
| LT311A | 250 | 1.0 | 100 | 50 | 200 | 4.0 | 2.5 | H, J8 | Low $\mathrm{V}_{\text {OS }}$, High Gain |
| LM311 | - | 7.5 | 250 | 50 | 40 | 7.5 | 5.0 | H, J8 | General Purpose |
| LT319A | 80 (typ) | 1.0 | 500 | 25 | 20 | 12.5 | 5.0 | H, J, N | Dual, Low V ${ }_{\text {OS }}$, High CMRR |
| LM319 | 80 (typ) | 8.0 | 1000 | 25 | 8 | 12.5 | 5.0 | H, J, N | Dual, General Purpose |
| LTC1040C | $100 \mu \mathrm{~s}$ | 0.5 | 3 | * | t | $300 \mathrm{nA}{ }^{* *}$ | 1 nA | J, N, S | CMOS Sampling Comparator |
| LTC1041C | $100 \mu \mathrm{~s}$ | 0.5 | 0.3 | 10 | - | 3 | - | J8, N8 | CMOS Bang-Bang Controller |
| LTC1042C | 100 $\mu \mathrm{s}$ | 1.0 | 3 | * | $\dagger$ | $300 \mathrm{nA**}$ | 1nA | J, N8 | CMOS Window Comparator |
| LT685C | 6.5 | $\pm 2.0$ | 10000 | t+ | 1.6 (typ) | 22 | 26 | H, J, N | Ultra High Speed, ECL Outputs, Output Latch, External Hysteresis Control |
| LT1116 | 14 | $\pm 3.0$ | 20000 | 10 | 2.4 | 38 | 7 | N8, S8 | Ground Sense Capability, Ultra High Speed, TTL Outputs, True Output Latch, Stable in Active Region, Single Supply Operation, Pin/Pin Replacement for AM686 |

*1 Std. TTL Load.
**Supply Current Depends on Clock Rate.
tGain Errors are Included in $V_{0 S}$ Spec.
$t+$ Can Drive Terminated $50 \Omega$ Transmission Lines.

## features

- 10ns Response Time
- 2ns Setup Time for Latch
- Operates on Single 5V Supply
- Dual Function in 8-Pin Package
- No Input Slew Rate Requirement
- Latch Function Included On Chip
- True Differential Inputs


## APPLICATIONS

- High Speed Differential Line Receiver
- Pulse Height/Width Discriminator
- Timing and Delay Generators
- Analog to Digital Interface


## DESCRIPTION

The LT1015 is a dual high speed comparator intended for line receiver and other general purpose fast comparator functions. It has 10 ns response time, true differential inputs, TTL outputs, and operates from a single 5 V supply. A unique output stage design virtually eliminates power supply glitching during transitions. This greatly reduces instability and crosstalk problems in multiple line applications. No minimum input slew rate is required as in previous TTL output comparators.

The LT1015 has a true latch pin for retaining output data. Setup time is 2 ns , allowing the comparators to capture data much faster than the actual flowthrough response time. 8-pin miniDIP and ceramic packages allow high packing density.

## TYPICAL APPLICATION

2 Channel 20 MHz Clocked Line Receiver


## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION


## electrichl characteristics

$\mathrm{V}^{+}=4.6 \mathrm{~V}$ to $5.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{LATCH}}=0 \mathrm{~V}$, Common Mode Input Voltage $=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage (Note 1) | $\mathrm{V}_{\mathrm{CM}}=1.25 \mathrm{~V}$ to ( $\left.\mathrm{V}^{+}-1.5 \mathrm{~V}\right)$ | $\bullet$ |  | 1 | 20 | mV |
| Input Bias Current | $\Delta V_{1 \mathbb{N}}=0 \mathrm{~V}$ (Note 2) | $\bullet$ |  | 15 | 30 | ${ }_{\mu} \mathrm{A}$ |
| Reference Input Current | $\Delta \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ (Note 2) | $\bullet$ |  | 30 | 60 | ${ }_{\mu}{ }^{\text {A }}$ |
| Voltage Gain (Note 3) | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.5 \mathrm{~V} \text { to } 2.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TL} \text { Gate } \end{aligned}$ | $\bullet$ | 1000 | 2500 |  | VIV |
| Common Mode Input Range (Note 5) | Minimum Input Maximum Input |  | $\mathrm{V}^{+}-1.5$ | $\begin{aligned} & 1.0 \\ & V^{+}-1.0 \end{aligned}$ | 1.25 | V |
| Output High Voltage Output Low Voltage | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=4 \mathrm{~mA} \\ & \mathrm{I}_{\text {SINK }}=4 \mathrm{~mA} \end{aligned}$ |  | 2.5 | 0.3 | 0.5 | V |
| Supply Current | $\mathrm{V}^{+}=5 \mathrm{~V}$ | $\bullet$ |  | 55 | 70 | mA |
| Latch Pin High Input Voltage | Device Latched | $\bullet$ |  |  | 2 | V |
| Latch Pin Low Input Voltage | Device Active | $\bullet$ | 0.8 |  |  | V |
| Latch Pin Current |  | $\bullet$ |  |  | 1 | mA |
| Propagation Delay | $\begin{aligned} & \Delta V_{\mathbb{N}} \geq 20 \mathrm{mV}(\text { Note } 4) \\ & 0^{\circ} \mathrm{C} \leq T_{j} \leq 100^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq \mathrm{T}_{j} \leq 150^{\circ} \mathrm{C} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 7 \\ & 7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 14 \\ & 16 \end{aligned}$ | ns ns |
| Latch Setup Time |  |  |  | 2 |  | ns |

The - denotes the specifications which apply over the full operating temperature range.
Note 1: Input offset voltage is the maximum required to drive the output to a low state of 0.5 V and a high state of 2.5 V .
Note 2: Input currents are measured by applying a large positive differential input voltage. The resulting input current is divided by two to obtain input current at $\Delta \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$.
Note 3: Voltage gain is guaranteed by design, but not tested.
Note 4: Propagation delay is sample tested in production with a large overdrive. The limit is guard banded to account for the slight increase ( $\approx 500 \mathrm{ps}$ ) at 20 mV overdrive.

Note 5: Common mode input range is the voltage range over which the differential input offset voltage is less than 20 mV . If both inputs remain inside this common mode range, propagation delay will be unaffected. It will also be normal if the signal input is below the 1.25 V lower limit when the input transition begins. An increase in propagation delay of up to 10 ns may occur if the signal input is above the upper common mode limit when the transition begins. Sine wave inputs may not be affected when the peak exceeds the common mode range if the signal is inside the common mode range for 10 ns before threshold is reached.
Note 6: For typical curves see the LT1016 data sheet.

## DESCRIPTIOn

The LT1017 and LT1018 are general purpose micropower comparators. The LT1017 is optimized for lowest operating power while the LT1018 operates at higher power and higher speed. Both devices can operate from a single 1.1V cell up to 40 V . The output stage includes a class " $B$ " pullup current source, eliminating the need for an external resistive pull-up and saving power. The output stage is also designed to allow driving loads connected to a supply more positive than the device, as can comparators with open collector output stages.

Input specifications are also excellent. On-chip trimming minimizes offset voltage, while high gain and commonmode rejection ratio keep other input-referred errors low. Common-mode voltage range includes ground. Special circuitry prevents false output states even if the input is overdriven.

## PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1017CS8 <br> LT1018CS8 |
| -INB $4 \square \square{ }^{5} \square$ | PART MARKING |
|  | $\begin{aligned} & 1017 \\ & 1018 \end{aligned}$ |

## abSOLUTE MAXImUM RATINGS

Operating Temperature Range<br>LT1017CS8 $.0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$<br>LT1018CS8 $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$

## APPLICATIONS

- Power Supply Monitors
- Relay Driving
- Oscillators


## ELECTRICAL CHARACTERISTICS

Electrical characteristics of the LT1017CS8 and LT1018CS8 are idential to those of the standard datasheet electricals for the LT1071CS/LT1018CS and LT1017CN8/LT1018CN8. Please refer to the standard datasheet for $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ electricals.

Note: The pin assignment of the LT1017CS8/LT1018CS8 does not match the pin assignment for the LT1017CN8/LT1018CN8 plastic dual-in-line package.

## feATURES

- Ultra Fast (12ns Typ)
- Operates off Single +5 V Supply or $\pm 5 \mathrm{~V}$
- Input Common Mode Extends to Negative Supply
- No Minimum Input Slew Rate Requirement
- Complementary TTL Output
- Inputs Can Exceed the Positive Supply Up to +15 V without Damaging the Comparator
- Low Offset Voltage
- Pin-Compatible with LT1016
- Output Latch Capability


## APPLICATIONS

- High Speed A/D Converters
- Zero Crossing Detectors
- Current Sense for Switching Regulators
- Extended Range V to F Converters
- Fast Pulse Height/Width Discriminators
- High Speed Triggers
- Line Receivers
- High Speed Sampling Circuits


## 12ns, Single Supply Ground-Sensing Comparator

## DESCRIPTIOn

The LT1116 is an ultra fast (12ns) comparator designed for sensing signals near the negative supply. The input common mode range extends from 2.5 V below the positive supply down to the negative supply rail. Like the LT1016, this comparator is specifically designed to interface directly to TTL logic with complementary outputs. The comparator may operate from either a single +5 V supply or dual $\pm 5 \mathrm{~V}$ supplies. Tight offset voltage specifications and high gain allow the LT1116 to be used in precision applications.

The LT1116 is designed for improved speed and stability for a wide range of operating conditions. The output stage provides active drive in both directions for maximum speed into TTL logic or passive loads, yet it has minimal cross-conduction current. Unlike other fast comparators, the LT1116 remains stable even for slow transitions through the active region, which eliminates the need to specify a minimum input slew rate.

The LT1116 has an internal, TTL compatible latch for retaining data at the outputs. The latch holds data as long as the latch pin is held high. Device parameters such as gain, offset, and negative power supply current are not significantly affected by variations in negative supply voltage.

## TYPICAL APPLICATION

Fast Current Comparator for Current Mode Switching Regulator


LT1116. TAO1

Comar Resp


## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Supply Voltage ( $\mathrm{V}^{+}$) to GND ..................................... 7 V
Negative Supply Voltage ( $\mathrm{V}^{-}$)...................... -7 V to GND
Voltage
Differential Input Voltage $\pm 15 \mathrm{~V}$
Inputs Voltage (Either Input).......... (V-) -0.3 V to 15 V
Latch Pin Voltage $\qquad$ Equal to Supplies
Output Current (Continuous) $\pm 20 \mathrm{~mA}$
Operating Temperature Range
LT1116C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec.) $\qquad$ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER InFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1116CN8 |
| N8 PACKAGE 8-LEAD PLASTIC DIP |  |
|  | LT1116CS8 |
| $000$ | S8 PART MARKINGS |
| $v$ - 4 5 | 1116 |
| S8 PACKAGE -LEAD PLASTIC SOIC |  |

ELECTRICAL CHARACTGRISTICS $v^{+}=5 V, v^{-}=-5 v, v_{\text {OUT }}(Q)=1.4 v$, LATCH $=0 V, T_{A}=25^{\circ} \mathrm{C}$.
Specifications for $V_{O S}, I_{B}, C M R R$, and Voltage Gain are valid for single supply operation, $\mathrm{V}^{+}=5 V, V^{-}=0 V$, unless otherwise noted.

| SYMBOL | PARAMETERS | CONDITIONS | MIN | LT1116 <br> TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## ELECTRCAL CHRRFCTERSTICS $V^{+}=5 V, V^{-}=-5 V, V_{O U T}(Q)=1.4 V$, LATCH $=0 V, T_{A}=25^{\circ} C$, unless otherwise noted.

| SYMBOL |  | LT1116 <br> TYP |  | MARAMETERS | CONDITIONS | MIN |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The - denotes the specifications which apply over the full operating temperature range.
Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impared.
Note 2: Input offset voltage is defined as the average of two offset voltages measured by forcing first the $Q$ output to 1.4 V then forcing the $\bar{Q}$ output to 1.4 V .
Note 3: Input bias current is defined as the average of the two input currents.

Note 4: $\mathrm{t}_{P D}$ and $\Delta_{\text {PD }}$ cannot be measured in automatic handling equipment with low values of overdrive. The LT1116 is sample tested with a 1 V step and 500 mV overdrive. Correlation tests have shown that tpD and $\Delta t_{p D}$ can be guaranteed with this test if additional DC tests are performed to verify internal bias conditions are correct. For low overdrive conditions $V_{O S}$ is added to the measured overdrive.
Note 5: Input latch set-up time, $\mathrm{t}_{\mathrm{SU}}$, is the interval in which the input signal must be stable prior to asserting the latch signal. The hold time, $\mathrm{t}_{\mathrm{H}}$, is the interval after the latch is asserted in which the input signal must be stable.

## timing DIAGRAms



LT1116•T001


LT:116. TD02

## TYPICAL PERFORMANCE CHARACTERISTICS



Propagation Delay vs Source Resistance



Propagation Delay vs Overdrive


Propagation Delay vs Positive Supply


LT1116. TPC05



Propagation Delay vs


LT1116•TPC06

## TYPICAL PERFORMANCE CHARACTERISTICS






LT1116. TPC11



Latch Pin Current*


Positive Common Mode Limit

T1116•TPC18


LT1116. TPC12

## APPLICATIONS IMFORMATION

## Common Mode Considerations

The LT1116 is specified for a common mode range of 0 V to 2.5 V with a single +5 V supply, and -5 V to 2.5 V with $\pm 5 \mathrm{~V}$ supplies. The common mode range is defined as the DC input for which the output responds correctly to small changes in the input differential. Input signals can exceed the positive common mode limit up to the 15 V absolute maximum rating without damaging the comparator. There will, however, be an increase in propagation delay of up to 10ns when the input signal switches back into the common mode range. When input signals fall below the negative common mode limit, the internal PN diode formed with the substrate can turn on resulting in significant charge flow throughout the die. A Schottky clamp diode between the input and the negative rail speeds up recovery from negative overdrive by preventing the substrate diode from turning on. The zero crossing detector in Figure 1 demonstrates the use of a fast clamp diode. Recovery from 500 mV overdrive below $\mathrm{V}^{-}$for this circuit is approximately 18 ns .

## Input Characteristics

Each input to the LT1116 is buffered with a fast PNP follower - input bias current therefore does not vary significantly throughout the common mode range. When either input exceeds the positive common mode limit, the bias current drops to zero. Inputs that fall more than one diode drop below $\mathrm{V}^{-}$will forward bias the substrate or clamp diode, and will cause large input current to flow.

Fast Zero Crossing Detector


Figure 1. The zero crossing detector terminates the transmission line at its $50 \Omega$ characteristic impedance. Negative inputs should not fall below -2V to keep the signal current within the clamp diode's maximum forward rating. Positive inputs should not exceed the devices absolute maximum ratings nor the power rating on the terminating resistor.

Single ended input resistance is about $5 \mathrm{M} \Omega$, and remains roughly constant over the input common mode range. The common mode resistance is about $2.5 \mathrm{M} \Omega$ with zero differential input voltage, and does not change significantly with the absolute value of difierential input.
Effective input capacitance, typically 5 pF , is determined by measuring the resulting change in propagation delay for a $1 \mathrm{k} \Omega$ change in source resistance.

## Latch Pin Dynamics

The internal latch uses local regenerative feedback to shorten set-up and hold times. Driving the latch pin high retains the output state. The latch pin floats to a high state when disconnected, so it must be driven low for flowthrough operation. The set-up time required to guarantee detecting a given transition of the inputs is 2 ns . The inputs must also remain stable for a 2 ns hold time after latch is asserted. New data will appear at the output approximately 10 ns to 12 ns after the latch goes low. The latch pin has no built-in hysteresis, and is designed to be driven from TTL or CMOS logic gates.

## Additional Information

Linear Technology's Application Note 13 provides an extensive discussion of design techniques for high speed comparators.

## Single Supply Crystal Oscillator 10MHz-15MHz



Figure 2. This single supply crystal oscillator utilizes crystals from 10 MHz to 15 MHz without component changes.

## APPLICATIONS INFORMATION

## High Speed Adaptive Trigger Circuit

Line receivers often require an adaptive trigger to compensate for variations in signal amplitude and DC offsets. The circuit in Figure 3 triggers on 2 mV to 200 mV signals from 100 Hz to 10 MHz from a single 5 V rail. The trigger level is the average of the input signal's positive and negative peaks stored on $0.005 \mu$ F capacitors. Pairs of NPN and PNP transistors are used instead of diodes to temperature compensate the peak detector.

To achieve single supply operation, the input signal must be shifted into the pre-amplifier's common mode range. The input amplifier A1, adds a 1 V level shift, while A2 provides a gain of 20 for high frequency signals. Capacitors C 1 and C 2 insure that low frequency signals see unity gain. Bandwidth limiting in A1 and A2 does not affect triggering because the adaptive trigger threshold varies ratiometrically to maintain circuit output.


Figure 3. Fast Single Supply Adaptive Trigger

NOTES

## seCTIOn 11- SPECIAL fUnCTIOn

SECTION 11-SPECIAL FUNCTION
INDEX ..... 11-2
SELECTION GUIDE ..... 11-3
PROPRIETARY PRODUCTS
LTC201A/LTC202/LTC203, Micropower, Low Charge Injection, Quad CMOS Analog Switches ..... 11-4
LTC221/LTC222, Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches ..... 11-15

## AnALOG SWITCHES

## FAMILY FEATURES

- Micropower: 40 AA Max Supply Current
- Single 5 V or $\pm 15 \mathrm{~V}$ Operation
- 8pC Charge Injection
- Low ON Resistance
- Low Leakage
- Guaranteed Break Before Make

| $\begin{array}{\|c\|} \text { PART } \\ \text { NUMBER } \end{array}$ | NUMBER OF CHANNELS | LATCHED INPUTS | MAX ON RESISTANCE | MAX INPUT AND OUTPUT OFF LEAKAGE | $\begin{gathered} \text { MAX } \\ \text { SUPPLY } \\ \text { CURRENT } \end{gathered}$ | $\max _{\mathrm{T}_{\text {ON }} / /_{\text {OFF }}}$ | FEATURES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LTC201A | 4 |  | $125 \Omega$ | 5 nA | $40 \mu \mathrm{~A}$ | 400ns/300ns | Lower ON Resistance, Charge Injection, Supply Current Than DG201A. Single 5 V to $\pm 15 \mathrm{~V}$ Supply Operation |
| LTC202 | 4 |  | $125 \Omega$ | 5nA | 40 $\mu \mathrm{A}$ | 400ns/300ns | Lower ON Resistance, Charge Injection, Supply Current Than DG202. Single 5V to $\pm 15 \mathrm{~V}$ Supply Operation |
| LTC203 | 4 |  | $125 \Omega$ | 5 nA | $40 \mu \mathrm{~A}$ | 400ns/300ns | Low ON Resistance, Charge Injection, Supply Current |
| LTC221 | 4 | X | $90 \Omega$ | 5 nA | $40 \mu \mathrm{~A}$ | 400ns/300ns | Lower Charge Injection, Supply Current Than DG221 |
| LTC222 | 4 | X | $90 \Omega$ | 5 nA | $40 \mu \mathrm{~A}$ | 400ns/300ns | Lower Charge Injection, Supply Current Than DG222 |

## OTHER PRODUCTS

| PART NUMBER | DESCRIPTION |
| :--- | :--- |
| LF198(A)/LF398(A) | Sample and Hold Amplifier |
| LM134/LM334 | Adjustable Current Source |
| LT1025 | Thermocouple Cold Junction Compensator |
| LT1088 | RMS to DC Converter |
| LTC1043 | Precision Switched-Capacitor Building Block |
| LTK001 | Thermocouple Cold Junction Compensator with <br> Matched Amplifier |

PACKAGE
OPTIONS
H, J8, N8,S 12-Bit Accurate (LF198A), $6 \mu \mathrm{~S}$ Acquisition Time, $0.005 \%$ Max Gain Error.
H, Z, S8 $\quad{ }_{\mu}$ A to 10 mA Adjustment Range, Floating Current Source, $0.02 \% /$ Volt Regulation, Can Be Used as Temperature Sensor.
Provides $0^{\circ} \mathrm{C}$ Cold Junction Compensation of Types E, J, K, R, S, T Thermocouples. Low Supply Current $(80 \mu \mathrm{~A})$ and Operates with Single +4 V to +36 V DC Supply.
Thermal RMS to DC Conversion Permits $1 \%$ Accuracy to $50 \mathrm{MHz}, 2 \%$ to 100 MHz and Handles Crest Factors up to 50:1.
120dB CMRR, when Used as Instrumentation Front End, Allows Switched-Capacitor Design Techniques at Board Level.
LT1025 with Matched Amplifier (LTKA00 or LTKA01) Provides Lower Error Specs than using Worst-Case Errors of LT1025 and Standard Precision Op Amp.

## features

- Micropower Operation
- Single 5 V or $\pm 15 \mathrm{~V}$ Supply Operation
- Low Charge Injection
- LOW RON
- Low Leakage
- Guaranteed Break Before Make
- Latch Resistant Design
- TTLICMOS Compatible
- Improved Second Source for DG201A/DG202


## KEY SPECIFICATIONS

- Supply Current
${ }^{+}=40 \mu \mathrm{~A}, \mathrm{I}^{-}=5 \mu \mathrm{~A}$ Max.
- Charge Injection ( $\pm 15 \mathrm{~V}$ Supplies)
(Single 5V Supply)
- RoN
- Signal Range

TYPICAL APPLICATION
Micropower 100 Hz to 1 MHz V -to.F Converter


## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Voltages Referenced to $\mathrm{V}^{-}$
$\mathrm{V}^{+}$ .44V
GND 25 V
Digital Inputs, $\mathrm{S}, \mathrm{D}($ Note 2$)$................ -2 V to $\left(\mathrm{V}^{+}+2 \mathrm{~V}\right)$ or 20 mA , Whichever Occurs First Current

$$
\text { Any Input Except S or D ................................. } 30 \mathrm{~mA}
$$

Continuous S or D. ..... 20 mA
Peaks S or D (Pulsed at 1 ms ,
10\% Duty Cycle Max). ..... 70 mA
ESD Susceptibility (Note 3) ..... 4kV
Power Dissipation (Plastic) ..... 500 mW
Power Dissipation (Ceramic) ..... 900 mW
Operating Temperature Range
LTC201AC/LTC202C/LTC203C

$\qquad$
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC201AM/LTC202M/LTC203M .....  $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range

$\qquad$
$.65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) ................. $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

| Top vew | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC201AMJ |
| $012-78-$ - ${ }^{2}$ | LTC201ACJ |
| S1 $3^{-6}$ | LTC201ACN |
|  | LTC201ACS |
|  | LTC202MJ |
| $5^{54} 6^{4}$ | LTC202CJ |
| 04780 | LTC202CN |
| N4 $\underbrace{\circ}$ | LTC202CS |
| $\underset{\text { HPACKAGE }}{\substack{\text { N PACKAGE } \\ \text { 16-LEAO CERAMIC DIP } \\ \text { 16-LEAD PLASIC } \\ \text { DIP }}}$ | LTC203MJ |
| SO PACKAGE <br> ${ }_{16}$ GLEADP PLASTICSOC | LTC203CJ |
|  | LTC203CN |
|  | LTC203CS |

## LOGIC TABLE

|  | LTC201A | LTC202 |  | LTC203 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbb{I N}_{\mathbf{X}}$ | IN1-IN4 | IN1-IN4 | IN1,IN4 | IN2,IN3 |  |
| 0 | ON | OFF | OFF | ON |  |
| 1 | OFF | ON | ON | OFF |  |

## DIGITAL AND DC ELECTRICAL CHARACTGRISTICS

$\mathrm{V}^{+}=+15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  |  | LTC201AM/LTC202M/LTC203M |  |  | LTC201AC/LTC202C/LTC203C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Analog Signal Range |  |  | $\bullet$ |  |  | $\pm 15$ |  |  | $\pm 15$ | V |
| RoN | $\begin{aligned} & V_{S}= \pm 10 \mathrm{~V} \\ & I_{D}=1 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\text {MIN }}$ |  | 110 |  |  |  |  |  | $\Omega$ |
|  |  | $25^{\circ} \mathrm{C}$ |  |  | 65 | 110 |  | 65 | 125 |  |
|  |  | $\mathrm{T}_{\text {MAX }}$ |  | 160 |  |  | 160 |  |  |  |
| $\triangle \mathrm{R}_{\text {ON }}$ vs $\mathrm{V}_{S}$ |  |  |  | 20 |  |  |  |  |  | \% |
| $\triangle R_{\text {ON }}$ VS Temperature |  |  |  | 0.5 |  |  | 0.5 |  |  | \% $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {ON M Match }}$ | $\mathrm{V}_{S}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=1 \mathrm{~mA}$ |  |  | 5 |  |  | 5 |  |  | \% |
| Off Input Leakage IS(OFF) | $V_{D}= \pm 14 \mathrm{~V}, V_{S}=\mp 14 \mathrm{~V}$ <br> Switch Off |  |  |  | 0.01 | $\pm 1$ |  | 0.01 | $\pm 5$ | nA |
|  |  |  | $\bullet$ |  |  | $\pm 100$ |  |  | $\pm 100$ |  |
| Off Output Leakage $\mathrm{I}_{\mathrm{D}}$ (OFF) | $V_{D}= \pm 14 V, V_{S}=\mp 14 V$ <br> Switch Off |  |  |  | 0.01 | $\pm 1$ |  | 0.01 | $\pm 5$ | nA |
|  |  |  | $\bullet$ |  |  | $\pm 100$ |  |  | $\pm 100$ |  |
| On Channel Leakage $\mathrm{I}_{\mathrm{D}}(\mathrm{ON})$ | $V_{D}=V_{S}= \pm 14 \mathrm{~V}$ <br> Switch On |  |  |  | 0.02 | $\pm 1$ |  | 0.02 | $\pm 5$ | $n \mathrm{n}$ |
|  |  |  | $\bullet$ | $\pm 200$ |  |  | $\pm 200$ |  |  |  |
| Input High Voltage $\mathrm{V}_{\text {INH }}$ |  |  | $\bullet$ | 2.4 |  |  | 2.4 |  |  | V |
| Input Low Voitage $\mathrm{V}_{\text {INL }}$ |  |  | $\bullet$ |  |  | 0.8 |  |  | 0.8 | V |
| Input High or Low Current $l_{\text {INH }}$ and $I_{\text {INL }}$ | $\mathrm{V}_{\text {IN }}=15 \mathrm{~V}, 0 \mathrm{~V}$ |  | $\bullet$ | $\pm 1$ |  |  | $\pm 1$ |  |  | $\mu \mathrm{A}$ |

## LTC201A/LTC202/LTC203

## DIGITAL AND DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}^{+}=+15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  | LTC201AM/LTC202M/LTC203M |  |  | LTC201AC/LTC202C/LTC203C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | Max |  |
| $\mathrm{C}_{S}$ (OFF) |  |  |  | 5 |  |  | 5 |  | pF |
| C ${ }^{\text {(OFF) }}$ |  |  |  | 12 |  |  | 12 |  | pF |
| $\mathrm{Co}_{0}, \mathrm{C}_{S}(\mathrm{ON})$ |  |  |  | 30 |  |  | 30 |  | pF |
| $1^{+}$ | All Logic Inputs Tied Together |  | 16 |  | 40 |  | 16 | 40 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1 N}=0 \mathrm{~V}$ or 4.0V | $\bullet$ |  |  | 60 |  |  | 60 |  |
| 1 |  |  |  | 0.1 | 5 |  | 0.1 | 5 |  |
|  |  | $\bullet$ |  |  | 10 |  |  | 10 |  |

AC ELECTRICAL CHARACTERISTICS $v=+15, V=-15 V, G N D=O V$ uness onhemise noted.

| PARAMETER | CONDITIONS | LTC201AM/LTC202M/LTC203M |  |  | LTC201AC/LTC202C/LTC203C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{T}_{\mathrm{ON}}$ | $V_{S}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |  | 290 | 400 |  | 290 | 400 | ns |
| Toff |  |  | 210 | 300 |  | 210 | 300 |  |
| Topen |  | 20 | 85 |  | 20 | 85 |  | ns |
| Off Isolation | $V_{S}=2 V p-p, R_{L}=1 \mathrm{k} \Omega, \mathrm{f}=100 \mathrm{kHz}$ |  | 75 |  |  | 75 |  | dB |
| Crosstalk |  |  | 90 |  |  | 90 |  |  |
| Charge Injection $\mathrm{Q}_{\text {INJ }}$ | $\mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ |  | 5 | $\pm 25$ |  | 8 | $\pm 25$ | pC |
| Total Harmonic Distortion THD | $V_{S}=2 \mathrm{~V} p-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 0.01 |  |  | 0.01 |  | \% |

## DIGITAL AOD DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}^{+}=+5 \mathrm{~V}, \mathrm{~V}^{-}=\mathrm{GND}=0 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  |  | LTC201AM/LTC202M/LTC203M |  |  | LTC201AC/LTC202C/LTC203C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Analog Signal Range |  |  | $\bullet$ | 0 |  | 5 | 0 |  | 5 | V |
| $\mathrm{R}_{\text {ON }}$ | $\begin{aligned} & V_{S}=+1.5 \mathrm{~V},+3 \mathrm{~V} \\ & I_{D}=0.25 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\text {MIN }}$ |  |  |  | 450 |  |  | 520 | $\Omega$ |
|  |  | $25^{\circ} \mathrm{C}$ |  |  | 280 | 450 |  | 280 | 525 |  |
|  |  | $\mathrm{T}_{\text {MAX }}$ |  | 650 |  |  | 650 |  |  |  |
| $\triangle \mathrm{R}_{\text {ON }}$ Vs $\mathrm{V}_{\text {S }}$ |  |  |  | 20 |  |  | 20 |  |  | \% |
| $\Delta R_{\text {ON }}$ vs Temperature |  |  |  | 0.5 |  |  | 0.5 |  |  | $\% /{ }^{\circ} \mathrm{C}$ |
| R $\mathrm{RON}^{\text {Match }}$ | $\mathrm{V}_{S}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=0.25 \mathrm{~mA}$ |  |  | 5 |  |  | 5 |  |  | \% ${ }^{\text {nA }}$ |
| Off Input Leakage IS(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=4 \mathrm{~V}, 1 \mathrm{~V} ; \mathrm{V}_{\mathrm{S}}=1 \mathrm{~V}, 4 \mathrm{~V} \text { (Note 4) } \\ & \text { Switch Off } \end{aligned}$ |  | $\bullet$ | 0.01 |  | $\pm 1$ | 0.01 |  | $\begin{aligned} & \pm 5 \\ & \pm 100 \end{aligned}$ |  |
|  |  |  | $\pm 100$ |  |  |  |  |  |  |
| Off Output Leakage $\mathrm{I}_{\text {( }}($ OFF $)$ | $V_{D}=4 V, 1 V ; V_{S}=1 V, 4 V(\text { Note } 4)$ <br> Switch Off |  |  |  | 0.01 |  | $\pm 1$ | 0.01 |  | $\frac{ \pm 5}{ \pm 100}$ | $n \mathrm{~A}$ |
|  |  |  | $\bullet$ | $\pm 100$ |  |  |  |  |  |  |  |  |  |
| On Channel Leakage $\mathrm{I}_{\mathrm{D}}(\mathrm{ON})$ | $V_{D}=V_{S}=1 V, 4 V \text { (Note 4) }$ <br> Switch On |  |  |  | 0.01 | $\pm 1$ |  | 0.01 | $\pm 5$ | nA |  |
|  |  |  | $\bullet$ |  |  | $\pm 200$ |  |  | $\pm 200$ |  |  |
| Input High Voltage $\mathrm{V}_{\text {INH }}$ |  |  | $\bullet$ | 2.4 |  |  | 2.4 |  |  | V |  |
| Input Low Voltage $\mathrm{V}_{\text {INL }}$ |  |  | $\bullet$ |  |  | 0.8 |  |  | 0.8 | V |  |
| Input High or Low Current linh and $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{1 N}=5 \mathrm{~V}, 0 \mathrm{~V}$ |  | $\bullet$ |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |  |

## DIGITAL AND DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}^{+}=+5 \mathrm{~V}, \mathrm{~V}^{-}=\mathrm{GND}=\mathbf{0 V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  | LTC201AM/LTC202M/LTC203M |  |  | LTC201AC/LTC202C/LTC203C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{C}_{\text {S }}$ (OFF) |  |  |  | 5 |  |  | 5 |  | pF |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) |  |  |  | 12 |  |  | 12 |  | pF |
| $\mathrm{C}_{\mathrm{D}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})}$ |  |  |  | 30 |  |  | 30 |  | pF |
| $1+$ | All Logic Inputs Tied Together$V_{i N}=0 \mathrm{~V} \text { or } 4.0 \mathrm{~V}$ |  |  | 8 | 20 |  | 8 | 20 | $\mu \mathrm{A}$ |
|  |  | $\bullet$ |  |  | 30 |  |  | 30 |  |

AC ELECTRICAL CHARACTERISTICS $\mathrm{v}^{+}=+5, \mathrm{~V}, \mathrm{v}=\mathrm{GND}=0 \mathrm{~V}$ unless othewwise noted.

| PARAMETER | CONDITIONS | LTC201AM/LTC202M/LTC203M |  |  | LTC201AC/LTC202C/LTC203C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Ton | $V_{S}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |  | 450 | 600 |  | 450 | 600 | ns |
| Toff |  |  | 190 | 300 |  | 190 | 300 |  |
| TOPEN |  | 100 | 250 |  | 100 | 250 |  | ns |
| Off Isolation | $V_{S}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{f}=100 \mathrm{kHz}$ |  | 75 |  |  | 75 |  | dB |
| Crosstalk |  |  | 90 |  |  | 90 |  |  |
| Charge Injection $Q_{\text {inJ }}$ | $\mathrm{R}_{S}=0 \Omega, \mathrm{C}_{L}=1000 \mathrm{pF}, \mathrm{V}_{S}=2.5 \mathrm{~V}$ |  | 2 |  |  | 2 |  | pC |
| Total Harmonic Distortion THD | $\mathrm{V}_{S}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 0.01 |  |  | 0.01 |  | \% |

The $\bullet$ denotes the specifications which apply over full operating temperature range. All other limits and typicals $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: Signals on $\mathrm{S}, \mathrm{D}$, or $\mathbb{I}$ exceeding $\mathrm{V}^{+}$or $\mathrm{V}^{-}$will be clamped by internal diodes. Limit forward diode current to maximum current rating.

Note 3: In-circuit ESD on the switch pins (S or D) exceeds 4kV (see test circuit).
Note 4: Leakage current with a single 5 V supply is guaranteed by correlation with the $\pm 15 \mathrm{~V}$ leakage current.

## TYPICAL PGRFORMANCE CHARACTERISTICS




RoN vs $V_{S}$ Over Temperature


## LTC201A/LTC202/LTC203

## TYPICAL PERFORMANCE CHARACTERISTICS



## APPLLATATIONS Information

## Switching Time Test Circuit

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $V_{S}$ may be + or - as per switching time test circuit. $\mathrm{V}_{0}$ is the steady state
output switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.

Switching Time Test Circuit


Charge Injection Test Circuit

$\Delta V_{0}$ IS THE MEASURED VOLTAGE ERROR DUE TO CHARGE INJECTION THE ERROR VOLTAGE IN COULOMBS IS $\Delta Q=C_{L} \times \Delta V_{0}$. LTcz01A2002003. TAOL

## APPLICATIONS INFORMATION

OIRR-Off Isolation Test Circuit


| $\mathbf{V}_{\mathbb{N}}$ |  |
| :---: | :---: |
| 3 V | NC |
| OV | NO |

In-Circuit ESD Test Circuit

CCRR-Channel to Channel Crosstalk Test Circuit


Micropower, 4.5V-15V Input, Voltage Doubler Using the LTC203


POWER APPLIED OR OPEN CIRCUIT


| $\mathbf{V}_{\mathbf{I N}}$ | $\mathbf{I}_{\mathbf{a}}$ | $\mathbf{V}_{\text {OUT }}$, N0 LOAD | $\mathbf{R}_{\text {OUT }}$ |
| :---: | :---: | :---: | :---: |
| 4.5 V | $20 \mu \mathrm{~A}$ | $8.988 \mathrm{~V}(12 \mathrm{mV}$ Error) | 1.2 k |
| 15 V | $130 \mu \mathrm{~A}$ | $29.96 \mathrm{~V}(40 \mathrm{mV}$ Error) | $600 \Omega$ |

Micropower, $\pm 4.5 \mathrm{~V}- \pm 15 \mathrm{~V}$, Voltage Inverter Using the LTC203


Quad 12-Bit Sample and Hold


## APPLICATIONS INFORMATION

Ultra Low Noise, Low Drift Chopper Amplifier


Noise in a 0.1-10Hz Bandwidth


## LTC201A/LTC202/LTC203

## APPLICATIONS INFORMATION

Bipolar (AC) Input V $\rightarrow$ F Converter


LTC201A202/203 • TA12

## APPLICATIONS INFORMATION

Micropower Thermocouple Temperature to Frequency Converter


## LTC201A/LTC202/LTC203

## APPLICATIONS INFORMATION

Precision Current Sensing in Supply Rails


Precision Voltage Divide by 2 Circuit


## features

- Micropower Operation
- Single 5 V or $\pm 15 \mathrm{~V}$ Supply Operation
- Low Charge Injection
- Low RoN
- Low Leakage
- Guaranteed Break Before Make
- Latch Resistant Design
- TTL/CMOS Compatible
- Improved Second Source for DG221/DG222
- Microprocessor Bus Compatible


## KEY SPECIFICATIONS

- Supply Current
$I^{+}=40 \mu \mathrm{~A}, \mathrm{I}^{-}=5 \mu \mathrm{~A}$ Max
- Charge Injection ( $\pm 15 \mathrm{~V}$ Supplies) $\pm 25 \mathrm{pC}$ Max
(Single 5V Supply)
- RoN
- Signal Range

2pС Тур
$65 \Omega$ Typ $\pm 15 \mathrm{~V}$

## DESCRIPTIOn

The LTC221 and LTC222 are micropower, quad CMOS analog switches whichtypically dissipate only $250 \mu \mathrm{~W}$ from $\pm 15 \mathrm{~V}$ supplies and $40 \mu \mathrm{~W}$ from asingle 5 V supply. Onboard latches allow the LTC221 and LTC222 to interface directly to most microprocessor buses. The switches have $65 \Omega$ typical on resistance and a very high off resistance. Abreak before make characteristic is inherent in these switches to prevent the shorting of two channels. The signal range is $\pm 15 \mathrm{~V}$ with a supply voltage of $\pm 15 \mathrm{~V}$ and $0 \mathrm{~V}-5 \mathrm{~V}$ with a single 5 V supply. The switches have special charge compensation circuitry which greatly reduces charge injection to a maximum of $\pm 25 \mathrm{pC}$ ( $\pm 15 \mathrm{~V}$ supplies).

The LTC221 and LTC222 are designed for applications such as microprocessor controlled programmable gain amplifiers, automatic test equipment, communication systems, and data acquisition systems. The LTC221 is normally closed and the LTC222 is normally open as shown in the Logic Table.

## TYPICAL APPLICATION

Two-Channel, 12-Bit, Self Calibrating Data Acquisition System


LTC221/222•TAO1
ABSOLUTE MAXIMUM RATINGS(Note 1)Voltages Referenced to $\mathrm{V}^{-}$$V^{+}$44V
GND ..... 25 V
Digital Inputs, S, D (Note 2) ............ $-2 V$ to $\left(V^{+}+2 V\right)$ or20 mA , Whichever Occurs First
Current
Any Input Except S or D ..... 30 mA
Continuous S or D ..... 20 mA
Peak S or D
(Pulsed at 1ms, 10\% Duty Cycle Max) ..... 70 mA
ESD Susceptibility (Note 3) ..... 4kV
Power Dissipation (Plastic) ..... 500 mW
Power Dissipation (Ceramic) ..... 900 mW
Operating Temperature RangeLTC221C/LTC222C$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC221M/LTC222M ..... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) ..... $300^{\circ} \mathrm{C}$

PACKRGE/ORDER InFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
| S1 3- | LTC221MJ |
| $v-4$ 13 $\mathrm{v}^{+}$ | LTC221CJ |
| GND 5 12 WR | LTC221CN |
| S4 6 | LTC221CS |
| $\Delta \Delta \Delta^{10}$ | LTC222MJ |
| IN4 8 , D' 9 IN3 | LTC222CJ |
| JPACKAGE 16-LEAD CERAMIC DIP N PACKAGE 16-LEAD PLASTIC DIP | LTC222CN |
| SO PACKAGE 16-LEAD PLASTIC SOIC | LTC222CS |

## LOGIC TABLE

| $\mathbf{I N}_{\mathbf{x}}$ | $\overline{\mathbf{W R}}$ | LTC221 | LTC222 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | On | Off |
| 1 | 0 | Off | On |
| X | 1 | Maintain Previous State | Maintain Previous State |

DIGITAL AOD DC ELECTRICAL CHARACTERISTICS
$V^{+}=+15 V, V^{-}=-15 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  |  | LTC221M/LTC222MMIN ${ }^{\text {TYP }}$ MAX |  |  | LTC221C/LTC222C |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |
| Analog Signal Range |  |  | $\bullet$ |  |  |  |  |  | $\pm 15$ |  |  | $\pm 15$ | V |
| $\mathrm{R}_{\text {ON }}$ | $\begin{aligned} & V_{S}= \pm 10 \mathrm{~V} \\ & I_{D}=1 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\text {MiN }}$ |  |  |  | 90 |  |  | 90 | $\Omega$ |
|  |  | $25^{\circ} \mathrm{C}$ |  |  | 65 | 90 |  | 65 | 90 |  |
|  |  | $\mathrm{T}_{\text {MAX }}$ |  |  |  | 135 |  |  | 135 |  |
| Off Input Leakage IS (OFF) | $V_{D}= \pm 14 \mathrm{~V}, V_{S}=\mp 14 \mathrm{~V}$ |  |  |  | 0.01 | $\pm 1$ |  | 0.01 | $\pm 5$ | nA |
|  |  |  | $\bullet$ |  |  | $\pm 100$ |  |  | $\pm 100$ |  |
| Off Output Leakage $\mathrm{I}_{\mathrm{D}}$ (OFF) | $\begin{aligned} & V_{\text {IN }}=2.4 \mathrm{~V}, \text { LTC221 } \\ & V_{I N}=0.8 \mathrm{~V}, \text { LTC222 } \end{aligned}$ |  |  |  | 0.01 | $\pm 1$ |  | 0.01 | $\pm 5$ |  |
|  |  |  | $\bullet$ |  |  | $\pm 100$ |  |  | $\pm 100$ |  |
| On Channel Leakage $\mathrm{I}_{\mathrm{D}}(\mathrm{ON})$ | $\begin{aligned} & V_{D}=V_{S}= \pm 14 \mathrm{~V}, V_{I N}=2.4 \mathrm{~V}, \mathrm{LTC} 222 \\ & V_{I N}=0.8 \mathrm{~V}, \text { LTC221 } \end{aligned}$ |  |  |  | 0.02 | $\pm 1$ |  | 0.02 | $\pm 5$ | nA |
|  |  |  | $\bullet$ |  |  | $\pm 200$ |  |  | $\pm 200$ |  |
| Input High Voltage $\mathrm{V}_{\text {INH }}, \mathrm{V}_{\overline{\text { WR }}}$ |  |  | $\bullet$ | 2.4 |  |  | 2.4 |  |  | V |
| Input Low Voltage $\mathrm{V}_{\text {INL }}, \mathrm{V}_{\text {WRL }}$ |  |  | $\bullet$ | 0.8 |  |  | 0.8 |  |  | V |
| Input High or Low Current IINh, I INL, IWRH, I'WRL | $\begin{aligned} & V_{I N}=15 \mathrm{~V}, 0 \mathrm{~V} \\ & V_{\overline{W R}}=15 \mathrm{~V}, 0 \mathrm{~V} \end{aligned}$ |  | $\bullet$ | $\pm 1$ |  |  | $\pm 1$ |  |  | $\mu \mathrm{A}$ |
| $\mathrm{CS}_{\text {( }}$ ( FFF) |  |  |  |  | 5 |  |  | 5 |  | pF |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) |  |  |  |  | 12 |  |  | 12 |  | pF |
| $\mathrm{CD}^{\text {, } \mathrm{C}_{S}(\mathrm{ON})}$ |  |  |  |  | 30 |  |  | 30 |  | pF |
| ${ }^{+}$ | All Channels On or Off$V_{I N}=V_{\overline{W R}}=0 \mathrm{~V} \text { or } 4.0 \mathrm{~V}$ |  |  |  | 16 | 40 |  | 16 | 40 | $\mu \mathrm{A}$ |
|  |  |  | $\bullet$ |  |  | 60 |  |  | 60 |  |
| $1{ }^{-}$ |  |  |  |  | 0.1 | 5 |  | 0.1 | 5 |  |
|  |  |  | $\bullet$ |  |  | 10 |  |  | 10 |  |

aC electrical characteristics
$\mathrm{V}^{+}=+15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V}, \mathrm{GND}=\mathbf{0 V}$ unless otherwise noted.

| PARAMETER | CONDITIONS | LTC221M/LTC222M |  |  | LTC221C/LTC222C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{T}_{\text {ON }}$ | $\mathrm{V}_{S}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |  | 290 | 400 |  | 290 | 400 | ns |
| $\mathrm{T}_{\text {OfF }}$ |  |  | 210 | 300 |  | 210 | 300 |  |
| TOPEN |  | 20 | 85 |  | 20 | 85 |  | ns |
| Off Isolation | $\begin{aligned} & V_{S}=2 V p-p, R_{L}=1 \mathrm{k} \Omega \\ & f=100 \mathrm{kHz} \end{aligned}$ |  | 75 |  |  | 75 |  | dB |
| Crosstalk |  |  | 90 |  |  | 90 |  |  |
| Charge Injection $\mathrm{Q}_{\mathrm{INJ}}$ | $\mathrm{R}_{\mathrm{GEN}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{V}_{\mathrm{GEE}}=0$ |  | 5 | $\pm 25$ |  | 8 | $\pm 25$ | pC |
| Total Harmonic Distortion THD | $\mathrm{V}_{\mathrm{S}}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 0.01 |  |  | 0.01 |  | \% |
| TON, $\overline{\text { WR }}$ | $\mathrm{V}_{\mathrm{S}}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |  | 270 | 400 |  | 270 | 400 | ns |
| $\mathrm{T}_{\text {OFF, }} \overline{\mathrm{WR}}$ |  |  | 160 | 300 |  | 160 | 300 |  |

## DIGITAL AND DC ELECTRICAL CHARACTERISTICS

$\mathbf{V}^{+}=+5 \mathbf{V}, \mathbf{V}^{-}=\mathbf{G N D}=\mathbf{O V}$ unless otherwise noted.

| PARAMETER | CONDITIONS |  |  | LTC221M/LTC222M |  |  | LTC221C/LTC222C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Analog Signal Range |  |  | $\bullet$ | 0 |  | 5 | 0 |  | 5 | V |
| $\mathrm{R}_{\text {ON }}$ | $\begin{aligned} & \mathrm{V}_{S}=+1.5 \mathrm{~V},+3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{D}}=0.25 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\text {MIN }}$ |  |  |  | 450 |  |  | 520 | $\Omega$ |
|  |  | $25^{\circ} \mathrm{C}$ |  |  | 280 | 450 |  | 280 | 520 |  |
|  |  | $\mathrm{T}_{\text {MAX }}$ |  |  |  | 650 |  |  | 650 |  |
| Off Input Leakage IS (0FF) | $V_{D}=4 V, 1 V ; V_{S}=1 V, 4 V$ <br> (Note 4) |  |  |  | 0.01 | $\pm 1$ |  | 0.01 | $\pm 5$ | nA |
|  |  |  | $\bullet$ |  |  | $\pm 100$ |  |  | $\pm 100$ |  |
| Off Output Leakage $\mathrm{I}_{\mathrm{D}}$ (0FF) |  |  |  |  | 0.01 | $\pm 1$ |  | 0.01 | $\pm 5$ |  |
|  |  |  | $\bullet$ |  |  | $\pm 100$ |  |  | $\pm 100$ |  |
| On Channel Leakage ID ( ON ) | $\begin{aligned} & V_{D}=V_{S}=1 \mathrm{~V}, 4 \mathrm{~V} \\ & \text { (Note 4) } \end{aligned}$ |  |  |  | 0.01 | $\pm 1$ |  | 0.01 | $\pm 5$ | nA |
|  |  |  | $\bullet$ |  |  | $\pm 200$ |  |  | $\pm 200$ |  |
| Input High Voltage $\mathrm{V}_{\text {INH }}, \mathrm{V}_{\text {WRH }}$ |  |  | $\bullet$ | 2.4 |  |  | 2.4 |  |  | V |
| Input Low Voltage $\mathrm{V}_{\text {INL }}, \mathrm{V}_{\overline{\text { WRL }}}$ |  |  | $\bullet$ |  |  | 0.8 |  |  | 0.8 | V |
| Input High or Low Current <br>  | $\begin{aligned} & V_{I N}=5 \mathrm{~V}, 0 \mathrm{~V} \\ & V_{\overline{W R}}=5 \mathrm{~V}, 0 \mathrm{~V} \end{aligned}$ |  | $\bullet$ | $\pm 1$ |  |  | $\pm 1$ |  |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{S}}$ (0FF) |  |  |  |  | 5 |  |  | 5 |  | pF |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) |  |  |  |  | 12 |  |  | 12 |  | pF |
| $\mathrm{C}_{\mathrm{D},}, \mathrm{C}_{S}(\mathrm{ON})$ |  |  |  |  | 30 |  |  | 30 |  | pF |
| $\mathrm{I}^{+}$ | All Channels On or Off$V_{I N}=V_{\overline{W R}}=0 \mathrm{~V} \text { or } 4.0 \mathrm{~V}$ |  |  |  | 8 | 20 |  | 8 | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\bullet$ |  |  | 30 |  |  | 30 |  |

## AC ELECTRICAL CHARACTERISTICS $v^{*}=+5, v=$ GNO $=0$ unless antemise noted.

| PARAMETER | CONDITIONS | LTC221M/LTC222M |  |  | LTC221C/LTC222C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Ton | $V_{S}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |  | 450 | 600 |  | 450 | 600 | ns |
| TOFF |  |  | 190 | 300 |  | 190 | 300 |  |
| TOPEN |  | 100 | 250 |  | 100 | 250 |  | ns |
| Off Isolation | $\begin{aligned} & V_{S}=2 V p-p, R_{L}=1 \mathrm{k} \Omega \\ & f=100 \mathrm{kHz} \end{aligned}$ |  | 75 |  |  | 75 |  | dB |
| Crosstalk |  |  | 90 |  |  | 90 |  |  |
| Charge Injection $\mathrm{Q}_{\text {INJ }}$ | $\mathrm{R}_{\mathrm{GEN}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{V}_{\mathrm{GEN}}=2.5 \mathrm{~V}$ |  | 2 |  |  | 2 |  | pC |
| Total Harmonic Distortion THD | $\mathrm{V}_{S}=2 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 0.01 |  |  | 0.01 |  | \% |
| Ton, $\overline{W R}$ | $V_{S}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |  | 430 | 600 |  | 430 | 600 | ns |
| TOFF, $\overline{W R}$ |  |  | 160 | 300 |  | 160 | 300 |  |

The denotes the specifications which apply over full operating temperature range. All other limits and typicals $T_{A}=25^{\circ} \mathrm{C}$.
Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: Signals on S, D, or IN exceeding $\mathrm{V}^{+}$or $\mathrm{V}^{-}$will be clamped by internal diodes. Limit forward diode current to maximum current rating.

## TYPICAL PERFORMANCE CHRRACTERISTICS

Note 3: In-circuit ESD on the switch pins (S or D) exceeds 4kV (see test circuit).
Note 4: Leakage current with a 5 V supply is guaranteed by correlation with the $\pm 15 \mathrm{~V}$ leakage current.
e-


## APPLICATIONS INFORMATION

## Switching Time Test Circuit

Switch output waveform shown for $V_{S}=$ constant with logic input waveform as shown. Note that $\mathrm{V}_{S}$ may be (+) or $(-)$ as per switching time test circuit. $V_{0}$ is the steady
state output switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.

Switching Time Test Circuit



LTC221/222•TA02 LTC221/222•TA03

## Charge Injection Test Circuit



OIRR-Off Isolation Test Circuit


$\Delta \mathrm{V}_{0}$ IS THE MEASURED VOLTAGE ERROR DUE TO CHARGE INJECTION. THE ERROR VOLTAGE IN COULOMBS IS $\Delta Q=C_{L} \times \Delta V_{0}$.

LTC221/222 - TAO5

CCRR-Channel to Channel Crosstalk Test Circuit


## APPLICATIONS INFORMATION

In-Circuit ESD Test Circuit

$\overline{\text { WR }}$ Switching Time Test Circuit


LTC221/222• TA10

$\overline{W R} /$ Input Minimum Timing Requirements

| PARAMETER |  | MIN LIMIT | UNITS |
| :---: | :--- | :---: | :---: |
| $\mathrm{t}_{\text {WW }}$ | Write Pulse Width | 230 | ns |
| $\mathrm{t}_{\mathrm{DW}}$ | Data Valid to Write | 180 |  |
| $\mathrm{t}_{\text {WD }}$ | Data Valid After Write | 30 |  |

## APPLICATIONS INFORMATION

Auto Ranging an $\mathbf{8}$-Channel, 10 -Bit A/D Converter


8-Channel, 14-Bit A/D Converter


NOTES

## seCTIOn 12—mILITARY PRODUCTS

SECTION 12—MILITARY PRODUCTS
INDEX ..... 12-2
Military Products/Programs ..... 12-3
JAN ..... 12-3
MIL-M-38510 Class B Flow (Figure 1) ..... 12-4
MIL-M-38510 Class S Flow (Figure 2) ..... 12-5
Standard Military Drawings ..... 12-4
SMD Preparation Flowchart (Figure 3) ..... 12-6
SMDs Get a New Part Numbering System ..... 12-6
MIL-STD-883 Product ..... 12-7
883 Group A Sampling Plan (Table 1) ..... 12-7
Hi-Rel (SCDs) ..... 12-7
Radiation Hardness Program ..... 12-7
Military Market Commitment ..... 12-7
883 Certificate of Conformance ..... 12-8
MIL-STD-883 Test Methods ..... 12-9
Military Parts List ..... 12-13

## LINEAR TECHNOLOGY MILITARY PRODUCTS/ PROGRAMS

Linear Technology Corporation (LTC) offers a comprehensive range of high performance analog/linear integrated circuits including; Data Converters, Interface devices, High Speed Amplifiers, Precision Operational Amplifiers, Comparators, Voltage References, DC-DC Converters, Switches, Voltage Regulators, Switching Regulators, PWMs, and other special function products serving the rigorous demands of the military marketplace.

The Company's specification system, quality procedures and policies were set up from the beginning to meet the exacting demands of MIL-Q-9858 (Quality Program Requirements), MIL-I-45208 (Inspection System Requirements), MIL-M-38510 (General Specification for Microcircuits), MIL-STD-976 (Certification Requirements for Microcircuits), MIL-STD-883 (Test Methods and Procedures for Microelectronics) and more recently the ISO 9000 (Internal Standards for Quality Management).

In addition, the Company has introduced a line of radiation tolerant devices which are offered with three different inhouse levels of enhanced reliability processing to serve ground, air and/or space applications, including customer generated Source Controlled Drawings (SCDs) for a variety of missions.

LTC's military programs include:

- JAN Class S
- JAN Class B
- Standard Military Drawings (SMDs)
- 883
- Hi-Rel (SCDs)
- LTC "RH", Radiation hardened devices


## LTC JAN

At the end of 1969, the Solid State Applications Branch of the Rome Air Development Center (RADC) issued the first copy of MIL-M-38510. This general specification for microcircuits established the procedures that a manufacturer must follow to have products listed on the Qualified Parts List (QPL).

One major problem faced by defense contractors using semiconductor devices was the inability to interchange devices caused by a proliferation of non-standard electrical specifications. The 38510 (JAN) program addressed this problem by publishing detailed electrical specifications (slash sheets) for each component to be listed on the QPL.

JAN devices are completely processed in the United States or its territories and all wafer fabrication, wafer sort, assembly, testing, and conformance testing are performed onshore.

In August 1984, LTC was visited by a team of Defense Electronics Supply Center (DESC) personnel. This team spent almost four days auditing LTC and at the end of the visit they awarded the Company "Class B Line Certification." This was a first for any company to receive this distinction on their first audit!

In early 1985, LTC joined the ranks of the eighteen existing QPL suppliers. Of these eighteen, only a handful of suppliers participate in the linear military JAN market. LTC believes its analog design experience and manufacturing strength has and will continue to make significant contributions to this market.

## MILITARY PRODUCTS

LTC 's first QPL listing was achieved in February 1985, one year after the Company made JAN Class B a corporate goal. Other companies have typically taken 2 to 3 years to achieve this status. The line certification and QPL approvals were awarded to MIL-M-38510 and MIL-STD-883 Rev.C specifications. Since that time the Company has been re-audited to the latest revisions of these specifications and has maintained an uninterrupted certification record for the manufacture of JAN QPL products.
In November 1987, LTC was audited by a team from DESC, Naval Weapons Support Center and Aerospace Corporation and was awarded "Class S Line Certification."

LTC 's policy of providing JAN linear components supports the United States Government's position of standardization to decrease the number of active part types maintained by DESC. This number is currently in excess of 85,000 for all types of components (contrasted to approximately 8,000 industry standard components). Standardization will clearly decrease costs and assist in the maintenance of military weapons systems and equipment now in the field.

LTC maintains an aggressive program to expand its JAN product offerings such that LTC now offers 45 products listed on the Class B Qualified Parts List (Part 1) and 40 products on the Class S Qualified Parts List (Parts 1 and 2). To receive an updated copy of LTC's current JAN QPL product offering, contactyour local LTC sales office or LTC Military Marketing.

## For JAN Flows see Figure 1 and Figure 2.

## LTC Standard Military Drawings

DESC drawings were initiated in 1976 to standardize the electrical requirements for full temperature-tested military components. These DESC drawings (or minispecs) were initially issued for low power Schottky devices (54LS) used by defense subcontractors on the Air Force's F16. The program accomplished standardization of testing, without the delays associated with the qualification process for JAN components.


Figure 1. MIL-M-38510 Class B Flow


Figure 2. MIL-M-38510 Class S Flow

The DESC drawing was viewed as a preliminary specification prior to JAN approval, and it ranks second in the order of purchasing hierarchy to JAN. This order is defined in Requirement 64 of MIL-STD-454. If a JAN part is available, it is still preferred, however, there are many types of devices where the volume is such that the cost of a full JAN qualification may not be justified, but where a need exists for electrical standardization.

CMOS and analog circuits were added to the DESC Drawing Program in 1977, 1978 and 1979, but widespread
acceptance of these parts was not achieved. Today with more emphasis being placed on standardization, the interest level in DESC drawings has accelerated. This category of product can be built offshore with 883 -level processing and the electrical parameters are tested specifically to the DESC drawing.

To provide parts to a DESC drawing, a manufacturer has to have at least one part on the 38510 QPL. He must also provide DESC with a certificate of compliance agreeing to the tests and conditions listed on the drawing.


Figure 3. SMD Preparation Flowchart

In 1986 a new program named Standard Military Drawings (SMDs) was launched by DESC. This replaced the previous DESC Drawing Program. This new program is aimed directly at standardizing electrical requirements with the objective to decrease the time required to issue a military drawing. To achieve this, we have set up a computer link-up with the DESC Standardized Mil Drawing Group. LTC is actively supporting this Standard Military Drawing program and we are working closely with DESC and OEMs to participate in this government plan toward a greater level of standardization in military specifications.

LTC has over 134 devices listed on DESC and Mil drawings, and we are actively supporting these standardization programs by having parts available off the shelf from LTC and from distribution outlets.

For SMD Flow see Figure 3.

## SMDs Get A New Part Numbering System

A new numbering system has been introduced to standardize the part numbering system for JAN 38510 and SMD (Standard Military Drawing) products.

Under the new system, the SMD number 5962XXXXXZZ(_)YY will be used, with a minor change for the 38510 qual'd devices. This will make one part have one part number with just the grade identification being different ( $M=$ SMD, $B=J A N B$ and $S=J A N S$ ). An example of this follows:

## Old System

| LTC PART NUMBER | "OLD" SMD NO. | JAN PART NUMBER |
| :---: | :---: | :---: |
| LT1021CMH-5/883 | $5962-8876202 \mathrm{GA}$ | JM38510/12407BGA |

## New System

| LTC PART NUMBER | "NEW" SMD ONE PART NUMBER SYSTEM |
| :---: | :---: |
| LT1021CMH-5/883 | $5962-8876202(M, B$ or S)GA |

This was implemented on January 1, 1990, for all SMDs and slash sheets created after this date. Devices listed or approved in the past will retain their respective existing part numbers.

## LTC MIL-STD-883 Product

The semicondutcor industry 883 designation on military semiconductor components established a defacto standard in response to a significant demand from the military defense contractors. The Government recognized the existence of 883 components in the recent revisions of MIL-STD-883 and MIL-M-38510, and the requirements for compliant 883 components are now defined very specifically in these documents.

MIL-STD-883 is a test procedures and methods document which is revised periodically and defines the conditions for two categories of product, Class B and Class S. Class $B$ is intended for applications where maintenance is difficult or expensive and where reliability is vital. Class $S$ is intended for space and critical applications where replacement is extremely difficult or impossible and where reliability is imperative.

On December 31, 1984, a key clause was added to MIL-STD-883 Rev. C, "paragraph 1.2.1." This states that if a manufactureradvertises, certifies, or marks parts as compliant with MIL-STD-883 those parts must meet all of the provisions of MIL-STD-883, a practice consistent with "Truth in Advertising."

According to the Defense Electronics Supply Center (a branch of the Defense Department's Logistics Agency), the intent of paragraph 1.2.1 was to link MIL-STD-883 with the controls and details contained in MIL-M-38510.

LTC can state that all of its 883 products are in full compliance with the latest revision of MIL-STD-883. We have over 333 versions of our 883 products listed in our current catalog, including operational amplifiers, voltage regulators, voltage references, comparators, and our advanced line of proprietary CMOS circuits.

Table 1. LTC 883 Group A Sampling Plan

|  |  | 883C |  |
| :--- | :---: | :---: | :---: |
| TEST | CONDITION | SAMPLE SIZE | LTPD |
| DC Parametric |  | 116 | $2.0 \%$ |
| DC Parametric | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | 116 | $2.0 \%$ |
|  | $+125^{\circ} \mathrm{C}$ | 116 | $2.0 \%$ |
| AC Parametric | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 116 | $2.0 \%$ |

## LTC Hi-Rel (SCDs)

LTC recognizes the need for Source Controlled Drawings (SCDs) and the Company's DESC-certified line is well equipped to handle these requirements for space and hi-rel applications. The Company has a comprehensive specification review procedure and emphasis is placed on compliance to test methods and procedures. Over 8,000 specifications have been reviewed to date with fast feedback to our customers.

LTC has serviced SCD orders including "S" level specifications with an emphasis on compliance with customer purchase order requirements and on-time delivery performance. A dedicated SL traveller is initiated to baseline the manufacturing and test flow requirements to service each order.

LTC's Product Marketing Group can provide you with more details on a case-by-case basis.

## LTC's Radiation Hardness Program

LTC has developed a proprietary design/wafer fabrication process for RAD HARD (RH prefix) products, complemented by a separate set of RH data sheets. Each RH data sheet specifies the end point electrical test requirements for Total Dose irradiation testing performed on a sample basis in accordance with MIL-STD-883 Method 1019. We offer in certain cases, the option of using the slash sheet electricals for the pre-radiation test limits instead of the LTC RH data sheet electricals. But in all cases the postradiation electricals are per LTC's RH data sheets.

Due to the unique wafer processing required to make RH products, the RH products are not totally compliant with all the Class $S$ requirements of MIL-STD-883. Since MIL-STD-883 specifically prohibits the marking of noncompliant products with the 883C compliance indicator, LTC's RH products are marked with the LTC RH prefix part number or with a special mark specified by the customer.

## Military Market Commitment

LTC is a focused, dedicated company servicing the needs of the linear military marketplace. We are shipping to the top U.S. defense electronics contractors who have qualified and approved our products. LTC is committed to being the best and most proficient high quality supplier of analog military components.

## MILITARY PRODUCTS

883 CERTIFICATE OF CONFORMANCE - LEVEL B

LTC Part Number $\qquad$
Lot Traceability No. $\qquad$
Purchase Order No. $\qquad$

| QUALITY ASSURANCE INSPECTOR |  |
| :---: | :---: |
| DATE | SIGNATURE |
|  |  |

Customer Name $\qquad$ P/N $\qquad$ Qty $\qquad$
Date Code $\qquad$ Shipper \# $\qquad$ Traveller Lot \# $\qquad$
Group $A=$ $\qquad$ Group B = $\qquad$ Group C= $\qquad$ Group $D=$ $\qquad$
Group $B / 3$ Re-Inspection Date, If Applicable $\qquad$
LINEAR TECHNOLOGY CORPORATION HEREBY DECLARES THAT THE COMPONENTS SPECIFIED ON THE ABOVE PURCHASE ORDER COMPLY WITH YOUR SPECIFICATIONS AND REQUIREMENTS OF MIL-STD-883 REV C. ALL SUPPORTING DOCUMENTATION AND RECORDS ARE RETAINED ON FILE BY LTC AND ARE AVAILABLE FOR INSPECTION. THE MAJOR ELEMENTS OF THE 883C PROGRAM ARE SHOWN BELOW.

| Operation | Screening Procedure MIL-STD-883C, Method 5004 |
| :---: | :---: |
| Internal Visual | Method 2010, Condition B |
| Stabilization Bake | Method 1008, Condition C |
| Temperature Cycling | Method 1010, Condition C, 10 cycles $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Constant Acceleration | Method 2001, Condition E, 30kg Y1 axis (TO-3 PKG at 20 kg ) |
| Fine Leak | Method 1014, Condition A |
| Gross Leak | Method 1014, Condition C |
| Burn-in | Method 1015, 160 hrs at $125^{\circ} \mathrm{C}$ (or equivalent) |
| Final Electrical | $\begin{aligned} & +25^{\circ} \mathrm{C} \text { DC (per LTC Data Sheet) PDA }=5 \% \\ & +125^{\circ} \mathrm{C} \text { or } 150^{\circ} \mathrm{CDC} \\ & -55^{\circ} \mathrm{CDC} \\ & +25^{\circ} \mathrm{CAC} \end{aligned}$ |
| QA Acceptance | Method 5005 Group A (sample/lot) |
| Quality Conformance | Group B (sample/lot) |
|  | Group C (sample every 3 months/Generic Group) |
|  | Group D (sample every 6 months/Package Type) |
| External Visual | Method 2009 |

NOTE: Each operation is performed on a $100 \%$ basis unless otherwise stated.

LINEAR TECHNOLOGY CORPORATION
1630 McCarthy Blvd.
Milpitas, CA 95035-7487

## LINEAR TECHNOLOGY CORPORATION

1630 McCarthy Blvd.
Milpitas, CA 95035-7487

## GROUP A DATA Mil-Std-883, METHOD 5005

$\qquad$
GENERIC TYPE:
LOT \#: $\qquad$
DATE CODE: $\qquad$ ASSEMBLY LOC: $\qquad$ PKG: $\qquad$

|  | ACC <br> $\#$ | S/S | \# <br> FAILED | DATE <br> TESTED | OPER <br> NUMBER |
| :--- | :---: | :---: | :---: | :---: | :---: |
| SUBGROUP 1 <br> Static tests at 25 |  |  |  |  |  |
| SUBGROUP 2 <br> Static tests at maximum rated operating <br> temperature | 0 | 116 |  |  |  |
| SUBGROUP 3 <br> Static tests at minimum rated operating <br> temperature | 0 | 116 |  |  |  |
| SUBGROUP 4 <br> Dynamic tests at 25${ }^{\circ} \mathrm{C}$ |  |  |  |  |  |

QA APPROVAL: $\qquad$ DATE: $\qquad$

FORM No. 00-03-6037

## MILITARY PRODUCTS

LINEAR TECHNOLOGY CORPORATION
1630 McCarthy Blvd.
Milpitas, CA 95035-7487
GROUP B DATA (Class B)
Mil-Std-883, METHOD 5005
$\qquad$
GENERIC TYPE: PKG: DATE CODE:
ASSEMBLY LOC: $\qquad$

| TEST | METHOD | CONDITION | LTPD | $\begin{gathered} \text { ACC } \\ \# \end{gathered}$ | S/S | FAILED | $\begin{aligned} & \text { DATE } \\ & \text { TESTED } \end{aligned}$ | OPER \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUBGROUP 2 <br> Resistance to Solvents | 2015 |  |  | 0 | 4 |  |  |  |
| SUBGROUP 3 <br> Solderability | 2003 | Soldering Temp. of $245^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ | 10 | 0 |  |  |  |  |
| SUBGROUP 5 <br> Bond Strength | 2011 | Cor D | 15 |  |  |  |  |  |

QA APPROVAL: $\qquad$ DATE: $\qquad$
FORM No. 00-03-6006

LINEAR TECHNOLOGY CORPORATION
1630 McCarthy Blva.
Milpitas, CA 95035-7487
GROUP C DATA (Class B)
Mil-Std-883, METHOD 5005

LTC P/N: $\qquad$ LOT \#: $\qquad$
GENERIC TYPE: $\qquad$ PKG: $\qquad$ DATE CODE: $\qquad$
CT. GROUP: $\qquad$
$\qquad$

| TEST | METHOD | CONDITION | LTPD | ACC | S/S | \# | FAILED |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

LINEAR TECHNOLOGY CORPORATION
1630 McCarthy Blvd.
Milpitas, CA 95035-7487
GROUP B DATA (Class S)
Mil-Std-883, METHOD 5005

LTC P/N:
GENERIC TYPE:
ASSEMBLY LOC:
$\qquad$
LOT \#: $\qquad$
PKG: $\qquad$ DATE CODE: $\qquad$

| TEST | METHOD | CONDITION | LTPD | $\begin{gathered} \text { ACC } \\ \# \end{gathered}$ | S/S | FAILED | $\begin{aligned} & \text { DATE } \\ & \text { TESTED } \end{aligned}$ | OPER <br> \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUBGROUP 1 <br> Physical Dimensions Internal Water-Vapor Content | $\begin{aligned} & 2016 \\ & 1018 \end{aligned}$ | 5000 ppm Max |  | 0 | 3 |  |  |  |
| SUBGROUP 2 <br> Resistance to Solvents Internal Visual and Mechanical Bond Strength Die Shear Test | $\begin{aligned} & 2015 \\ & 2013, \\ & 2014 \\ & 2011 \\ & 2019 \end{aligned}$ | Design and Construction Requirements C or D | 10 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 4 2 22 Wires 3 |  |  |  |
| SUBGROUP 3 <br> Solderability | $\begin{gathered} 2003 \\ \text { or } 2022 \\ \hline \end{gathered}$ | Soldering Temp. of $245^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ | 10 | 0 | 22 Leads |  |  |  |
| SUBGROUP 4 <br> Lead Integrity <br> Seal <br> Fine <br> Gross <br> Lid Torque | $\begin{aligned} & 2004 \\ & 1014 \\ & 2024 \end{aligned}$ | $B_{2}$ (Lead Fatigue) <br> Glass Frit Seal Only | 5 | 0 | 45 Leads |  |  |  |
| SUBGROUP 5 <br> Electrical End-Points Steady State Life Electrical End-Points | 1005 | Test \# $C, D$, or $E$ Test \# | 5 | 0 | 45 |  |  |  |
| SUBGROUP 6 <br> Electrical End-Points Temperature Cycling Constant Acceleration Seal Fine Gross <br> Electrical End-Points | $\begin{aligned} & 1010 \\ & 2001 \\ & 1014 \end{aligned}$ | Test \# C 100 Cycles E Y ${ }_{1}$ Only <br> Test \# | 15 | 0 | 15 |  |  |  |
| SUBGROUP 7 <br> ESD Classification | 3015 | Qual or Re -Design Only | 15 | N/A | - |  |  |  |

QA APPROVAL: $\qquad$ DATE: $\qquad$

## MILITARY PRODUCTS

LINEAR TECHNOLOGY CORPORATION
1630 McCarthy Blvd.
Milpitas, CA 95035-7487

## GROUP D DATA (Class B or S)

Mil-Std-883, METHOD 5005

LTC P/N: $\qquad$ LOT \#: $\qquad$ DATE CODE: $\qquad$
ASSEMBLY LOC: $\qquad$ PKG: $\qquad$

| TEST | METHOD | CONDITION | LTPD | ACC | S/S |  | $\begin{gathered} \text { DATE } \\ \text { TESTED } \end{gathered}$ | OPER <br> \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUBGROUP 1 <br> Physical Dimensions | 2016 |  | 15 | 0 | 15 |  |  |  |
| SUBGROUP 2 <br> Lead Integrity <br> Fine Leak Gross Leak | $\begin{aligned} & 2004 \\ & 1014 \\ & 1014 \end{aligned}$ | $\mathrm{B}_{2}$ (Lead Fatigue) | 5 | 0 | 45 Leads |  |  |  |
| SUBGROUP 3 <br> Thermal Shock Temperature Cycle Moisture Resistance Fine Leak Gross Leak Visual Examination Electrical End-Points | $\begin{aligned} & 1011 \\ & 1010 \\ & 1004 \\ & 1014 \\ & 1014 \\ & 1004 / \\ & 1010 \end{aligned}$ | B 15 Cycles <br> C 100 Cycles <br> Test \# | 15 | 0 | 15 |  |  |  |
| SUBGROUP 4 <br> Mechanical Shock Vibration VariablesFrequency Constant Acceleration Fine Leak Gross Leak Visual Examination Electrical End-Points | $\begin{aligned} & 2002 \\ & 2007 \\ & 2001 \\ & 1014 \\ & 1014 \\ & 1010 / \\ & 1011 \end{aligned}$ | B <br> A <br> E Y1 Only <br> Test \# | 15 |  | $15$ |  |  |  |
| SUBGROUP 5 <br> Salt Atmosphere <br> Fine Leak Gross Leak Visual Examination | $\begin{aligned} & 1009 \\ & 1014 \\ & 1014 \\ & 1009 \end{aligned}$ | A <br> Visual Criteria | 15 | 0 | 15 |  |  |  |
| SUBGROUP 6 Internal Water-Vapor | 1018 | 5000 ppm Max |  | 0 | 3 |  |  |  |
| SUBGROUP 7 <br> Adhesion of Lead Finish | 2025 |  | 15 | 0 | 15 |  |  |  |
| SUBGROUP 8 <br> Lid Torque | 2024 | Glass Frit Seal Only |  | 0 | 5 |  |  |  |

QA APPROVAL: $\qquad$ DATE: $\qquad$
FORM No. 00-03-6008

MILITARY PARTS LIST

| JAN S QPL | JM38510/10103SGA (LM101AH) | JM38510/10306SCA (LM119J) | JM38510/11405SGA (LF156AH) | JM38510/12601SEA (LT1524J) |
| :---: | :---: | :---: | :---: | :---: |
|  | JM38510/10103SHA (LM101AW) | JM38510/10306SIA (LM119H) | JM38510/11703SXA (LM117H) | JM38510/13501SGA (OP07AH) |
|  | JM38510/10103SPA (LM101AJ8) | JM38510/10306SHA (LM119W) | JM38510/11704SYA (LM117K) | JM38510/13501SPA (0P07AJ8) |
|  | JM38510/10104SCA (LM108AJ) | JM38510/10307SCA (LM119AJ) | JM38510/11803SXA (LM137H) | JM38510/13502SGA (OP07H) |
|  | JM38510/10104SGA (LM108AH) | JM38510/10307SIA (LM119AH) | JM38510/11804SYA (LM137K) | JM38510/13502SPA (0P07J8) |
|  | JM38510/10104SHA (LM108AW) | JM38510/10307SHA (LM119AW) | JM38510/12407SGA (LT1021-5H) | JM38510/13503SGA (0P27AH) |
|  | JM38510/10104SPA (LM108AJ8) | JM38510/11402SGA (LF156H) | JM38510/12409SGA (LT1021-10H) | JM38510/13503SPA (OP27AJ8) |
|  | JM38510/10304SGA (LM111H) | JM38510/11404SGA (LF155AH) | JM38510/12501SGA (LF198H) | JM38510/14802SXA (LT1009H3) |
| JAN B QPL | JM38510/10103BCA (LM101AJ) | JM38510/10304BGA (LM111H) | JM38510/114048GA (LF155AH) | JM38510/12501 BGA (LF198H) |
|  | JM38510/10103BGA (LM101AH) | JM38510/10306BIA (LM119H) | JM38510/11404BPA (LF155AJ8) | JM38510/12601BEA (SG1524J) |
|  | JM38510/10103BHA (LM101AW) | JM38510/10306BCA (LM119J) | JM38510/11405BGA (LF156AH) | JM38510/13501BGA (OP07AH) |
|  | JM38510/10103BPA (LM101AJ8) | JM38510/10306BHA (LM119W) | JM38510/11405BHA (LF156W) | JM38510/13501 BPA (0P07AJ8) |
|  | JM38510/10104BCA (LM108AJ) | JM38510/10307BCA (LM119AJ) | JM38510/11405BPA (LF156AJ8) | JM38510/13502BGA (OP07H) |
|  | JM38510/101048GA (LM108AH) | JM38510/10307BIA (LM119AH) | JM38510/11703BXA (LM117H) | JM38510/13502BPA (0P07J8) |
|  | JM38510/10104BPA (LM108AJ8) | JM38510/10307BHA (LM119AW) | JM38510/11704BYA (LM117K) | JM38510/13503BGA (0P27AH) |
|  | JM38510/10106BEA (LH2108AD) | JM38510/11401BGA (LF155H) | JM38510/11706BYA (LM138K | JM38510/13503BPA (OP27AJ8) |
|  | JM38510/10107BCA (LM118J) | JM38510/114018PA (LF156J8) | JM38510/11803BXA (LM137H) | JM38510/14802BXA (LT1009H) |
|  | JM38510/10107BGA (LM118H) | JM38510/11402BGA (LF156H) | JM38510/11804BYA (LM137K) |  |
|  | JM38510/10107BHA (LM118W) | JM38510/11402BHA (LF156W) | JM38510/12407BGA (LT1021-5H) |  |
|  | JM38510/10107BPA (LM118J8) | JM38510/11402BPA (LF156J8) | JM38510/12409BGA (LT1021-10H) |  |
| DESC Drawings | 7703401XA (LM117H) | 7703405XA (LT117AH) | 7802801EA (SG1524J) | 8551501VA (LT1526J) |
|  | 7703401 YA (LM117K) | 7703405YA (LT117AK) | 8203601GA (OP07AH) | 8601401CA (LM119J) |
|  | 7703402XA (LM117HVH) | 7703406XA (LT137AH) | 8203601 PA (OP07AJ8) | 8601401HA (LM119W) |
|  | 7703402YA (LM117HVK) | 7703406YA (LT137AK) | 8203602GA (OP07H) | 8601401IA (LM119H) |
|  | 7703403XA (LM137H) | 7703407XA (LT117AHVH) | 8203602PA (0P07J8) | 8601402CA (LTt19AJ) |
|  | 7703403YA (LM137K) | 7703407YA (LT117AHVK) | 8418001XA (LM136AH-2.5) | 8601402HA (LT119AW) |
|  | 7703404XA (LM137HVH) | 7703408XA (LT137AHVH) | 8551401GA (REFO2AH) | 86014021A (LT119AH) |
|  | 7703404YA (LM137HVK) | 7703408YA (LT137AHVK) | 8551401PA (REF02AJ8) |  |
| Standard Military <br> Drawings (SMD) | 5962-8680601EA (LT1846J) | 5962-8853703GA (0P37CH) | 5962-8876002GA (LT1013MH) | 5962-8992103XA (LM129CH) |
|  | 5962-8680602EA (LT1847J) | 5962-8853703PA (OP37CJ8) | 5962-8876002PA (LT1013MJ8) | 5962-8997601GA (LT1055AMH) |
|  | $5962-8684501 \mathrm{IA}$ (LT1016MH) | 5962-8853801GA (OP215AH) | 5962-8876201GA (LT1021BMH-5) | 5962-8997602GA (LT1056AMH) |
|  | 5962-8684501PA (LT1016MJ8) | 5962-8853801PA (OP215AJ8) | 5962-8876202GA (LT1021CMH-5) | 5962-8997603GA (LT1055MH) |
|  | 5962-8686101XA (LT580SH) | 5962-8853802GA (OP215BH) | 5962-8876203GA (LT1021DMH-5) | 5962-8997604GA (LT1056MH) |
|  | 5962-8686102XA (LT580TH) | 5962-8853802PA (OP215BJ8) | 5962-8950401GA (LT1017MH) | 5962-8998101YA (LT1086MK) |
|  | 5962-8686103XA (LT580UH) | 5962-8856101XA (LM199AH) | 5962-8950401PA (LT1017MJ8) | 5962-9059501GA (LT1019AMH-10) |
|  | 5962-8688201XA (LH0070-0H) | 5962-8856102XA (LM199H) | 5962-8950402GA (LT1018MH) | 5962-9059502GA (LT1019AMH-5) |
|  | 5962-8688202XA (LH0070-1H) | 5962-8856201XA (LT1010MH) | 5962-8950402PA (LT1018MJ8) | 5962-9059503GA (LT1019AMH-4.5) |
|  | 5962-8688203XA (LH0070-2H) | 5962-8856201YA (LT1010MK) | 5962-8951101EA (LT1525AJ) | 5962-9059504GA (LT1019AMH-2.5) |
|  | 5962-8688701CA (OP227AJ) | 5962-8856701GA (LT1037AMH) | 5962-8951102EA (LT1527AJ) | 5962-9059505GA (LT1019MH-10) |
|  | 5962-8757801GA (LT1007AMH) | 5962-8856701PA (LT1037AMJ8) | 5962-8952101XA (LT1084MK) | 5962-9059506GA (LT1019MH-5) |
|  | 5962-8757801PA (LT1007AMJ8) | 5962-8859701XA (LT1004MH-1.2) | 5962-8956201GA (LT1054MH) | 5962-9059507GA (LT1019MH-4.5) |
|  | 5962-8759401XA (LM185H-1.2) | 5962-8859702XA (LT1004MH-2.5) | 5962-8956201PA (LT1054MJ8) | 5962-9059508GA (LT1019MH-2.5) |
|  | 5962-8759402XA (LM185H-2.5) | 5962-8860001GA (LT1021BMH-10) | 5962-8958101GA (REF01 AH) | 5962-9062701GA (LT1011AMH) |
|  | 5962-8760401GA (LM10H) | 5962-8860002GA (LT1021CMH-10) | 5962-8958101PA (REF01AJ8) | 5962-9062701PA (LT1011AMJ8) |
|  | 5962-8760401PA (LM10J8) | 5962-8860003GA (LT1021DMH-10) | 5962-8961001XA (LT1009MH) | 5962-9062702GA (LT1011MH) |
|  | 5962-8766601VA (LT1080MJ) | 5962-8862201GA (LT1028MH) | 5962-8962201GA (LT1022AMH) | 5962-9062702PA (LT1011MJ8) |
|  | 5962-8766602EA (LT1081MJ) | 5962-8862201PA (LT1028MJ8) | 5962-8962202GA (LT1022MH) | 5962-9064901CA (LT1064-4MJ) |
|  | 5962-876750 XA (LM150K) | 5962-8862202GA (LT1028AMH) | 5962-8967701CA (LT1014AMJ) | 5962-9064901XA (LT1064-4ML) |
|  | 5962-8767502XA (LT150AK) | 5962-8862202PA (LT1028AMJ8) | 5962-8967702CA (LT1014MJ) | 5962-9082501MYA (LT1070MK) |
|  | 5962-8771501CA (LT1002AMJ) | 5962-8864101RA (LTC1060AMJ) | 5962-8978201CA (LTC1052MJ) | 5962-9082502MYA (LT1071MK) |
|  | 5962-8773801GA (LT1001MH) | 5962-8864102RA (LTC1060MJ) | 5962-8978201GA (LTC1052MH) | 5962-9082503MYA (LT1072MK) |
|  | 5962-8773801PA (LT1001MJ8) | 5962-8864601XA (LT1085MK) | 5962-8978201PA (LTC1052MJ8) | 5962-9082503MPA (LT1072MJ8) |
|  | 5962-8774101XA (LT1033MK) | 5962-8864701GA (LT1021BMH-7) | 5962-8980201XA (LT1031BH) | 5962-9082504MYA (LT1070HVMK) |
|  | 5962-8777501YA (LM123K) | 5962-8864702GA (LT1021DMH-7) | 5962-8980202XA (LT1031CH) | 5962-9082505MYA (LT1071HVMK) |
|  | 5962-8853701GA (OP37AH) | 5962-8875101VA (LT1039MJ) | 5962-8980203XA (LT1031DH) | 5962-9082506MYA (LT1072HVMK) |
|  | 5962-8853701PA (OP37AJ8) | 5962-8875102EA (LT1039MJ16) | 5962-8983001RA (LTC1090MJ) | $5962-9084101 \mathrm{MCA}(\text { LT1020MJ) }$ |
|  | 5962-8853702GA (0P37BH) | 5962-8876001GA (LT1013AMH) | 5962-8992101XA (LM129AH) |  |
|  | 5962-8853702PA (0P37BJ8) | 5962-8876001PA (LT1013AMJ8) | 5962-8992102XA (LM129BH) |  |
| Radiation Hardened | RH07 | RH111 | RH137 | RH1021-5 |
|  | RH27C | RH117 | RH1009 | RH1021-7 |
|  | RH37C | RH118 | RH1011 | RH1021-10 |
|  | RH101A | RH119 | RH1013 | RH1056 |
|  | RH108A | RH129 | RH1014 |  |

## MILITARY PARTS LIST

|  | LF155AH/883 | LM108H/883 | LT1012AMH/883 | LT1055MH/883 | LT1126MJ8/883 | LTC1051MJ8/883 | OP-16CJ8/883 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operational | LF155H/883 | LM108AJ8/883 | LT1012MD/883 | LT1056AMH/883 | LT1127AMJ8/883 | LTC1052MH/883 | OP-27AH/883 |
| Amplifiers | LF156AH/883 | LM118H/883 | LT1012MH/883 | LT1056MH/883 | LT1127MJ/883 | LTC1052MJ/883 | OP-27AJ8/883 |
|  | LF156H/883 | LM118J8/883 | LT1013AMH/883 | LT1057AMH/883 | LT1172MJ8/883 | LTC1052MJ8/883 | OP-27BJ8/883 |
|  | LF156.J8/883 | LM118W/883 | LT1013AMJ8/883 | LT1057AMJ8/883 | LT1181MJ/883 | LTC1150MJ8/883 | OP-27BH/883 |
|  | LF156W/883 | LT118AH/883 | LT1013MH/883 | LT1057MH/883 | LT1190MJ8/883 | OP-05AH/883 | OP-27CH/883 |
|  | LF412AMH/883 | LT118AJ8/883 | LT1013MJ8/883 | LT1057MU8/883 | LT1191MJ8/833 | OP-05AJ8/883 | OP-27CJ8/883 |
|  | LF412MH/883 | LT1001AMH/883 | LT1014AMJ/883 | LT1058AMJ/883 | LT1192MJ8/883 | OP-05H/883 | OP-37AH/883 |
|  | LF412AMJ8/883 | LT1001AMJ8/883 | LT1014MJ/883 | LT1058AML883 | LT1193M.18/883 | OP-05J8/883 | OP-37AJ8/883 |
|  | LF412MJ8/883 | LT1001MH/883 | LT1022AMH/883 | LT1058MJ/883 | LT1194MJ8/883 | OP-05AW/883 | OP-37BJ8/883 |
|  | LH0070-0H/883 | LT1001MJ8/883 | LT1022MH/883 | LT1073AW/883 | LT1223MJ8/883 | OP-05W/883 | OP-37CH/883 |
|  | LH0070-1H/883 | LT1002AMJ/883 | LT1024AMD/883 | LT1078AMH/883 | LT1228MJ8/883 | OP-07AH/883 | OP-37CJ8/883 |
|  | LH0070-2H/883 | LT1002MJ/883 | LT1024MD/883 | LT1078AMJ8/883 | LT1229MJ8/883 | OP-07AJ8/883 | OP-215AH/883 |
|  | LH2108AD/883 | LT1006AMH/883 | LT1028AMH/883 | LT1078MH/883 | LT1230MJ/883 | OP-07H/883 | OP-215AJ8/883 |
|  | LH2108D/883 | LT1006AMJ8/883 | LT1028AMJ8/883 | LT1078MJ8/883 | LTC1050AMH/883 | OP-07J8/883 | OP-215CH/883 |
|  | LM10H/883 | LT1006MH/883 | LT1028MH/883 | LT1079AMJ/883 | LTC1050AMJ8/883 | OP-15AH/883 | OP-215CJ8/883 |
|  | LM10J8/883 | LT1006MJ8/883 | LT1028MJ8/883 | LT1079MJ/883 | LTC1050AMJ/883 | OP-15BH/883 | OP-227AJ/883 |
|  | LM101AH/883 | LT1007AMH/883 | LT1037AMH/883 | LT1124AMJ88883 | LTC $1050 \mathrm{MH} / 883$ | OP-15CH/883 | OP-227CJ/883 |
|  | LM101AJ8/883 | LT1007AMJ8/883 | LT1037AMJ8/883 | LT1124MJ8/883 | LTC1050MJ8/883 | OP-15CJ8/883 | OP-237AJ/883 |
|  | LM107H/883 | LT1007MH/883 | LT1037MH/883 | LT1125AMJ8/883 | LTC1050MJ/883 | OP-16AH/883 | OP-237CJ/883 |
|  | LM107J8/883 | LT1007MJ8/883 | LT1037MJ8/883 | LT1125MJ8/883 | LTC1051AMH/883 | OP-16BH/883 |  |
|  | LM108AH/883 | LT1008MH/883 | LT1055AMH/883 | LT1126AMJ8/883 | LTC1051AMJ8/883 | OP-16CH/883 |  |
| 883 | LM117H/883 | LM137K/883 | LT137AH/883 | LT1020MJ/883 | LT1083MK-5/883 | LT1086MK-5/883 |  |
| Regulators | LM117HVH/883 | LM138K/883 | LT137AHVH/883 | LT1026MJ8/883 | LT1083MK-12/883 | LT1086MK-12/883 |  |
|  | LM117HVK/883 | LM150K/883 | LT137AHVK8883 | LT1026MH8/883 | LT1084MK/883 | LT1120MJ8/883 |  |
|  | LM117K/883 | LT117AH/883 | LT137AK/883 | LT1033MK/883 | LT1084MK-5/883 |  |  |
|  | LM123K/883 | LT117AHVH/883 | LT138AK/883 | LT1035MK/883 | LT1084MK-12/883 |  |  |
|  | LM137H/883 | LT117AHVK/883 | LT150AK/883 | LT1036MK/883 | LT1085MK/883 |  |  |
|  | LM137HVH/883 | LT117AK/883 | LT1003MK/883 | LT1054MJ8/883 | LT1086MH/883 |  |  |
|  | LM137HVK/883 | LT123AK/883 | LT1005MK/883 | LT1054MH/883 | LT1086MK/883 |  |  |
| $883$ | LM129AH/883 | LM199AH/883 | LT1004MH-2.5/883 | LT1021BMH-5/883 | LT1031BMH/883 | REF-01J8/883 |  |
| References | LM129BH/883 | LM199AH-20/883 | LT1009MH/883 | LT1021CMH-5/883 | LT1031CMH/883 | REF-02AH/883 |  |
|  | LM129CH/883 | LM199H/883 | LT1019AMH-2.5/883 | LT1021DMH-5/883 | LT1031DMH/883 | REF-02AJ8/883 |  |
|  | LM134H/883 | LT580SH/883 | LT1019AMH-4.5/883 | LT1021BMH-7/883 | LT1034BMH-1.2/883 | REF-02H/883 |  |
|  | LM134H-3/883 | LT580TH/883 | LT1019AMH-5/883 | LT1021DMH-7/883 | LT1034BMH-2.5/883 | REF-02J8/883 |  |
|  | LM134H-6/883 | LT580UH/883 | LT1019AMH-10/883 | LT1021BMH-10/883 | LT1034MH-1.2/883 |  |  |
|  | LM136AH-2.5/883 | LT581SH/883 | LT1019MH-2.5/883 | LT1021CMH-10/883 | LT1034MH-2.5/883 |  |  |
|  | LM136H-2.5/883 | LT581TH/883 | LT1019MH-4.5/883 | LT1021DMH-10/883 | REF-01AH/883 |  |  |
|  | LM185H-1.2/883 | LT581UH/883 | LT1019MH-5/883 | LT1029AMH/883 | REF-01AJ8/883 |  |  |
|  | LM185H-2.5/883 | LT1004MH-1.2/883 | LT1019MH-10/883 | LT1029MH/883 | REF-01H/883 |  |  |
| 883 | LM111H/883 | LM119W/883 | LT119AJ/883 | LT1011AMJ8/883 | LT1016MJ/883 | LT1018MH/883 |  |
| Comparators | LM111J8/883 | LT111AH/883 | LT685MH/883 | LT1011MH/883 | LT1016M58/883 | LT1018MJ8/883 |  |
|  | LM119H/883 | LT111AJ8/883 | LT685MJ/883 | LT1011MJ8/883 | LT1017MH/883 | LTC1040MJ/883 |  |
|  | LM119J/883 | LT119AH/883 | LT1011AMH/883 | LT1016MH/883 | LT1017MJ8/883 | LTC1042MJ8/883 |  |
| 883 | LT1070MK/883 | LT1072MK/883 | LT1242MJ8/883 | LT1524J/883 | LT1846J/883 | SG1527AJ/883 |  |
| Switched-Mode | LT1070HVMK/883 | LT1072HVMK/883 | LT1243MJ8/883 | LT1525AJ/883 | LT1847J/883 |  |  |
| Control Circuits | LT1071MK/883 | LT1072MJ8/883 | LT1244MJ8/883 | LT1526J/883 | SG1524J/883 |  |  |
|  | LT1071HVMK/883 | LT1241MJ8/883 | LT1245MJ8/883 | LT1527AJ/883 | SG1525AJ/883 |  |  |
| $883$ | LT1032MJ/883 | LT1080M $/$ /883 | LT1280MJ/883 |  |  |  |  |
| Interface | LT1039MJ/883 | LT1081MJ/883 | LT1281MJ/883 |  |  |  |  |
|  | LT1039MJ16/883 | LTC1045MJ/883 |  |  |  |  |  |
| $883$ | LTC1059AMJ/883 | LTC1060MJ/883 | LTC1062MJ8/883 | LTC1064-2MJ/883 | LTC1164MJ/883 |  |  |
| Filters | LTC1059MJ/883 | LTC1061AMJ/883 | LTC1064MJ/883 | LTC1064-2ML/883 |  |  |  |
|  | LTC1060AMJ/883 | LTC1061MJ/883 | LTC1064-1MJ/883 | LTC1064-4ML/883 |  |  |  |
| 883 | LTC1090MJ/883 | LTC1093MJ/883 | LTC1290CMJ/883 |  |  |  |  |
| Data | LTC1091MJ8/883 | LTC1094MJ/883 | LTC1290DMJ/883 |  |  |  |  |
| Converters | LTC1092MJ8/883 | LTC1290BMJ/883 |  |  |  |  |  |
| Other 883 | LF198AH/883 | LT1010MK/883 | LTC1043MD/883 |  |  |  |  |
|  | LF198H/883 | LTC201AMJ/883 | LTC1044MH/883 |  |  |  |  |
|  | LT1010MH/883 | LTC1041MJ8/883 | LTC1044MJ8/883 |  |  |  |  |

## section 13-new PRODUCTS

SECTION 13—NEW PRODUCTS
INDEX ..... 13-2
PROPRIETARY PRODUCTS
LTC488, Quad RS485 Line Receiver ..... 13-3
LTC489, Quad RS485 Line Receiver ..... 13-12
LTC1063, Low Offset, Clock Tunable 5th Order Butterworth Lowpass Filter ..... 13-21
LTC1064-7/LTC1164-7/LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Fliters ..... 13-25
LT1082, 1A High Voltage High Efficiency Switching Voltage Regulator ..... 13-29
LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters ..... 13-33
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V. ..... 13-37
LT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V ..... 13-41
LT1112/LT1114, Dual/Quad Low Power Precision, Picoamp Input Operational Amplifiers ..... 13-43
LT1121-5, Micropower Low Dropout Regulator ..... 13-46
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination ..... 13-48
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier ..... 13-50
LT1129-2.85, LT1129-3.3, LT1129-5, 500mA Low Iq Low Dropout Regulator ..... 13-51
LT1137A, Advanced Low Power 5V RS232 Transceiver with Small Capacitors ..... 13-52
LTC1151, Dual $\pm 15 V$ Zero Drift Operational Amplifier with Internal Capacitors ..... 13-56
LTC1164-5, Low Power Clock Tunable 8th Order Butterworth Lowpass Filter . ..... 13-58
LTC1164-6, Low Power Clock Tunable 8th Order Elliptic Lowpass Filter ..... 13-62
LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters ..... 13-64
LT1227, 140MHz Video Current Feedback Amplifier ..... 13-65
LT1237, 5V RS232 Transceiver with Advanced Power Management and One Receiver Active in SHUTDOWN ..... 13-76
LTC1250, Very Low Noise Zero Drift Bridge Amplifier ..... 13-80
LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter ..... 13-84
LT1271, 4A High Efficiency Switching Regulator ..... 13-88
LTC1291, Single Chip 12-Bit Data Acquisition System ..... 13-92
LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN ..... 13-99
LTC1485, High Speed RS485 Interface Transceiver ..... 13-103

LTC488 Quad RS485 Line Receiver

September 1991

## FEATURES

- Low Power : Icc=8 mA typ.
- Designed for RS485 or RS422 applications.
- Single +5 V supply.
- -7 V to +12 V bus common mode range permits $\pm 7 \mathrm{~V}$ ground difference between devices on the bus.
- 70 mV typical input hysteresis.
- Receiver maintains high impedance in Three-state or with the power off.
- 25 nS typical receiver propagation delay.
- Pin compatiable with the SN75173.


## APPLICATIONS

- Low Power RS485/RS422 Receivers
- Level translator


## DESCRIPTION

The LTC488 is a low power differential bus/line receiver designed for multipoint data transmission standard RS485 applications with extended common mode range ( +12 V to -7 V ). It also meets the requirements of RS422.

The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.

The receiver features three-state outputs, with the receiver output maintaining high impedance over the entire common mode range.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

Both $A C$ and DC specifications are guaranteed from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and 4.75 V to 5.25 V supply voltage range.

## TYPICAL APPLICATION



## ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION
(Note1)
Supply Voltage (Vcc). 12 V

Control Input Currents -25mA to 25 mA
Control Input Voltages -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Receiver Input Voltages $\pm 14 \mathrm{~V}$
Receiver Output Voltages...............-0.5V to Vcc+0.5V

## DC ELECTRICAL CHARACT $\in$ RISTICS

Vcc $=5 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leq$ Temp. $\leq 70^{\circ} \mathrm{C}$ (Note 2 \&3)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vih | Input High Voltage | EN, ENB |  | 2.0 |  |  | V |
| Vil | Input Low Voltage |  |  |  |  | 0.8 | V |
| $\operatorname{lin} 1$ | Inout Current |  |  |  |  | $\pm 2$ | $\mu \mathrm{A}$ |
| lin2 | Input Current ( $A, B$ ) | $\begin{aligned} & \mathrm{Vcc}=0 \mathrm{~V} \text { or } \\ & 5.25 \mathrm{~V} \end{aligned}$ | $\mathrm{Vin}=12 \mathrm{~V}$ |  |  | +1.0 | mA |
|  |  |  | Vin $=-7 \mathrm{~V}$ |  |  | -0.8 | mA |
| Vth | Differential Input Threshold Voltage for Receiver | $-7 \mathrm{~V} \leq \mathrm{Vcm} \leq 12 \mathrm{~V}$ |  | -0.2 |  | +0.2 | V |
| $\Delta$ Vth | Receiver Input Hysteresis | $\mathrm{Vcm}=0 \mathrm{~V}$ |  |  | 70 |  | mV |
| Voh | Receiver Output High Voltage | $10=-4 \mathrm{~mA}, \mathrm{Vid}=+0.2 \mathrm{~V}$ |  | 3.5 |  |  | V |
| Vol | Receiver Output Low Voltage | $10=+4 \mathrm{~mA}, \mathrm{Vid}=-0.2 \mathrm{~V}$ |  |  |  | 0.4 | V |
| lozr | Three-State Output Current at Receiver | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} . \\ & 0.4 \mathrm{~V} \leq \mathrm{Vo} \leq 2.4 \mathrm{~V} \end{aligned}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | Supply Current | No Load; D=GND, or Vcc |  |  | 8 |  | mA |
| Rin | Receiver Input Resistance | $-7 \mathrm{~V} \leq \mathrm{Vcm} \leq+12 \mathrm{~V}$ |  | 12 |  |  | $\mathrm{K} \Omega$ |
| losr | Receiver Short-Circuit Current | $0 \mathrm{~V} \leq \mathrm{Vo}_{0} \leq \mathrm{Vcc}$ |  | 7 |  | 85 | mA |

## SWITCHING CHARACTERISTICS

$\mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leq$ Temp. $\leq 70^{\circ} \mathrm{C}$ (Note 2 \&3)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{PH}}$ | Receiver Input to Output | $C_{L}=15 \mathrm{pF}$ <br> (Figures 1\&3) |  | 25 |  | nS |
| $t_{\text {PHL }}$ | Receiver Input to Output |  |  | 25 |  | nS |
| ${ }^{\text {SKD }}$ | $\left\|\mathrm{t}_{\mathrm{PHH}}-\mathrm{t}_{\mathrm{PHLL}}\right\|$ <br> Differential Receiver Skew |  |  | 13 |  | nS |
| $\mathrm{t}_{\mathrm{L}}$ | Receiver Enable to Output Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 284 ) S 1 closed |  | 20 |  | nS |
| $\mathrm{t}_{\mathrm{ZH}}$ | Receiver Enable to Output High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 284) S2 closed |  | 20 |  | nS |
| ${ }_{\text {tz }}$ | Receiver Disable from Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 284) S 1 closed |  | 20 |  | nS |
| $\mathrm{t}_{\mathrm{Hz}}$ | Receiver Disable from High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 284) S2 closed |  | 20 |  | nS |

Note 1: 'Absolute Maximum Ratings' are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive ; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for $\mathrm{Vcc}=5 \mathrm{~V}$ and Temp. $=25^{\circ} \mathrm{C}$.

## fUNCTION TABLE

| DIFFERENTIAL | ENABLES |  | OUTPUT |
| :---: | :--- | :--- | :---: |
| A - B | EN | ENB | RO |
| Vid $\geq 0.2 \mathrm{~V}$ | H | X | H |
|  | X | L | H |
| $-0.2 \mathrm{~V}<$ Vid $<0.2 \mathrm{~V}$ | H | X | $? ?$ |
|  | H | X | L |
| X | L | H | Z |

H: High Level
L: Low Level
X: Irrelevant
?: Indeterminate
Z: High-Impedance (off)

## PIN FUNCTIONS

| PIN \# | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | B1 | Receiver1 input. |
| 2 | A1 | Receiver1 input. |
| 3 | R01 | Receiver1 output. If the receiver output is enabled, then if $\mathrm{A}>\mathrm{B}$ by $200 \mathrm{mV}, \mathrm{RO1}$ will be high. If A < B by 200 mV , then R01 will be low. |
| 4 | EN | Receiver output enabled. See FUNCTION TABLE for details. |
| 5 | RO2 | Receiver2 output. Refer to R01. |
| 6 | A2 | Receiver2 input. |
| 7 | B2 | Receiver2 input. |
| 8 | GND | Ground Connection. |
| 9 | B3 | Receiver3 input. |
| 10 | A3 | Receiver3 input. |
| 11 | R03 | Receiver3 output. Refer to R01. |
| 12 | ENB | Receiver output disenabled. See FUNCTION TABLE for details. |
| 13 | R04 | Receiver4 ouput. Refer to R01. |
| 14 | A4 | Receiver4 input. |
| 15 | B4 | Receiver4 input. |
| 16 | Vcc | Positive supply ; 4.75V $\leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |

## SWITCHING TIME WAVEFORMS



Figure 3. Receiver Propagation Delays

EN


Figure 4. Receiver Enable and Disable Times

## TEST CIRCUITS



Figure 1. Receiver Timing Test Circuit


Figure 2. Receiver Enable and Disable Timing Test Circuit

Note : The input pulse is supplied by a generator having the following characteristics:
$\mathrm{f}=1 \mathrm{MHZ}$, duty cycle=50\%, $\mathrm{tr} \leq 10 \mathrm{nS}, \mathrm{tt} \leq 10 \mathrm{nS}$, Zout $=50 \Omega$.

## APPLICATIONS INFORMATION

## TYPICAL APPLICATION

A typical connection of the LTC488 is shown in Figure 1. Two twisted pair wires connect up to 32 driver/receiver pairs for half duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends. However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically $120 \Omega$. The input impedance of a receiver is typically $20 \mathrm{k} \Omega$ to GND, or 0.6 unit RS-485 load, so in practice 50 to 60 transceivers can be connected to the same wires. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

## CABLES AND DATA RATE

The transmission line of choice for RS-485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of $120 \Omega$ cables designed for RS-485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage, and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low over all loss ( Figure 2).


Figure 2. Attenuation - vs - Frequency For Belden 9481
When using low loss cables, Figure 3 can be used as a


Figure 1. Typical Connection

## APPLICATIONS INFORMATION

guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (> 100 kbs ), and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.


Figure 3. Cable Length - vs - Data Rate

## CABLE TERMINATION

The proper termination of the cable is very important. If the cable is not terminated with it's characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 4).


Figure 4. Termination Effects
If the cable is loaded excessively ( $47 \Omega$ ), the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable ( about $1.5 \mathrm{~ns} /$ foot). If the cable is lightly loaded (470 $\Omega$ ), the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30 kHz is adequate for tests out to 4000 ft . of cable.

## AC CABLE TERMINATION

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2 V when the cable is terminated with two $120 \Omega$ resistors, causing 33 mA of $D C$ current to flow in the cable when no data is being sent. This DC current is about 60 times greater than the supply current of the LTC488. One way to eliminate the

## LTC488

## APPLICATIONS INFORMATION

unwanted current is by AC coupling the termination resistors as shown in Figure 5.


Figure 5. AC Coupled Termination
The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3 pF per foot of cable length for $120 \Omega$ cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100 nF capacitor is adequate for lines up to 4000 ' in length. Be aware that the power savings start to decrease once the data rate surpasses $1 /(120 \Omega$ xC ).

## RECEIVER OPEN-CIRCUIT FAIL-SAFE

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1) when the data is finished transmitting and all drivers on the line are forced into tri-state. The receiver of the LTC488 has a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit). However, when the cable is terminated with $120 \Omega$, the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70 mV of hysteresis, the receiver output will maintain the last data bit received.

If the receiver output must be forced to a known state,
the circuits of Figure. 6 can be used.


Figure 6. Forcing '0' When All Drivers Are Off
The termination resistors are used to generate a $D C$ bias which forces the receiver output to a known state, in this case a logic 0 .The first method consumes about 208 mW and the second about 8 mW . The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic 1.

## APPLICATIONS INFORMATION

## FAULT PROTECTION

All of LTC's RS-485 products are protected against ESD transients up to 2 kV using the human body model (100 $\mathrm{pF}, 1.5 \mathrm{k} \Omega$ ). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 7).


Figure 7. ESD Protection With TransZorbs

A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a breakdown voltage higher than the common mode voltage required for your application ( typically 12 V ). Also, don't forget to check how much the added parasitic capacitance will load down the bus.

## TYPICAL APPLICATIONS

## RS-232 Receiver



## fGATURES

- Low Power : Icc=8 mA typ.
- Designed for RS485 or RS422 applications.
- Single +5 V supply.
- -7 V to +12 V bus common mode range permits $\pm 7 \mathrm{~V}$ ground difference between devices on the bus.
- 70 mV typical input hysteresis.
- Receiver maintains high impedance in Three-state or with the power off.
- 25 nS typical receiver propagation delay.
- Pin compatiable with the SN75175.


## APPLICATIONS

- Low Power RS485/RS422 Receivers
- Level translator


## DESCRIPTION

The LTC489 is a low power differential bus/line receiver designed for multipoint data transmission standard RS485 applications with extended common mode range ( +12 V to -7 V ). It also meets the requirements of RS422.

The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.

The receiver features three-state outputs, with the receiver output maintaining high impedance over the entire common mode range.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

Both AC and DC specifications are guaranteed from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and 4.75 V to 5.25 V supply voltage range.

## TYPICAL APPLICATION



## PACKAGE/ORDER INFORMATION

(Note1)
Supply Voltage (Vcc)
Control Input Currents
..........................-25mA to 25 mA
Control Input Voltages 0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$

Receiver Input Voltages ..................... $\pm 14 \mathrm{~V}$
Receiver Output Voltages -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$


## DC ELECTRICAL CHARACTERISTICS

Vcc $=5 \mathrm{~V} \pm 5 \%, 0{ }^{\circ} \mathrm{C} \leq$ Temp. $\leq 70^{\circ} \mathrm{C}$ (Note 2 \&3)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vih | Input High Voltage | EN12, EN34 |  | 2.0 |  | V |
| Vil | Input Low Voltage |  |  |  | 0.8 | V |
| $\operatorname{lin} 1$ | Inout Current |  |  |  | $\pm 2$ | $\mu \mathrm{A}$ |
| lin 2 | Input Current (A, B) | $\begin{aligned} & \mathrm{Vcc}=\mathrm{OV} \text { or } \\ & 5.25 \mathrm{~V} \end{aligned}$ | Vin $=12 \mathrm{~V}$ |  | +1.0 | mA |
|  |  |  | $\mathrm{Vin}=-7 \mathrm{~V}$ |  | -0.8 | mA |
| Vth | Differential Input Threshold Voltage for Receiver | $-7 \mathrm{~V} \leq \mathrm{Vcm} \leq 12 \mathrm{~V}$ |  | -0.2 | +0.2 | V |
| $\overline{\Delta v t h}$ | Receiver Input Hysteresis | $\mathrm{Vcm}=0 \mathrm{~V}$ |  |  | 70 | mV |
| Voh | Receiver Output High Voltage | $10=-4 \mathrm{~mA}, \mathrm{Vid}=+0.2 \mathrm{~V}$ |  | 3.5 |  | V |
| Vol | Receiver Output Low Voltage | $10=+4 \mathrm{~mA}, \mathrm{Vid}=-0.2 \mathrm{~V}$ |  |  | 0.4 | V |
| 102r | Three-State Output Current at Receiver | $\begin{aligned} & \mathrm{Vcc}=\text { Max. } \\ & 0.4 \mathrm{~V} \leq \mathrm{Vo} \leq 2.4 \mathrm{~V} \end{aligned}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC | Supply Current | No Load; D=GND, or Vcc |  |  | 8 | mA |
| Rin | Receiver Input Resistance | $-7 \mathrm{~V} \leq \mathrm{Vcm} \leq+12 \mathrm{~V}$ |  | 12 |  | $\mathrm{K} \Omega$ |
| losr | Receiver Short-Circuit Current | $0 \mathrm{~V} \leq \mathrm{V}_{0} \leq \mathrm{Vcc}$ |  | 7 | 85 | mA |

## LTC489

## Switching Characteristics

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}$ | Receiver Input to Output | $C_{L}=15 \mathrm{pF}$ <br> (Figures 1\&3) |  | 25 |  | nS |
| $\mathrm{t}_{\text {PHL }}$ | Receiver Input to Output |  |  | 25 |  | nS |
| $t_{\text {SKD }}$ | $\left\|t_{\mathrm{PLH}}-\mathrm{t}_{\mathrm{PHL}}\right\|$ <br> Differential Receiver Skew |  |  | 13 |  | nS |
| $\mathrm{t}_{7}$ | Receiver Enable to Output Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 284) S1 closed |  | 20 |  | nS |
| $\mathrm{t}_{\mathrm{ZH}}$ | Receiver Enable to Output High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 2\&4) S2 closed |  | 20 |  | nS |
| $\mathrm{t}_{\underline{L}}$ | Receiver Disable from Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 284) S1 closed |  | 20 |  | nS |
| $\mathrm{t}_{\mathrm{HZ}}$ | Receiver Disable from High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 2\&4) S2 closed |  | 20 |  | nS |

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive ; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for $\mathrm{Vcc}=5 \mathrm{~V}$ and Temp. $=25^{\circ} \mathrm{C}$.

## fUNCTION TABLE

| DIFFERENTIAL | ENABLES | OUTPUT |
| :---: | :---: | :---: |
| A - B | EN12 or EN34 | R0 |
| Vid $\geq 0.2 \mathrm{~V}$ | H | H |
| $-0.2 \mathrm{~V}<$ Vid $<0.2 \mathrm{~V}$ | H | $?$ |
| Vid $\leq 0.2 \mathrm{~V}$ | H | L |
| X | L | Z |

H: High Level
L: Low Level
X: Irrelevant
?: Indeterminate
Z: High-Impedance (off)

## PIN fUNCTIONS

| PIN \# | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | B1 | Receiver1 input. |
| 2 | A1 | Receiver1 input. |
| 3 | R01 | Receiver1 output. If the receiver output is enabled, then if $A>B$ by $200 \mathrm{mV}, \mathrm{R} 01$ will be high. If A < B by 200 mV , then R 01 will be low. |
| 4 | EN12 | Receiver 1, 2 output enabled. See FUNCTION TABLE for details. |
| 5 | R02 | Receiver2 output. Refer to R01. |
| 6 | A2 | Receiver2 input. |
| 7 | B2 | Receiver2 input. |
| 8 | GND | Ground Connection. |
| 9 | B3 | Receiver3 input. |
| 10 | A3 | Receiver3 input. |
| 11 | R03 | Receiver3 output. Refer to R01. |
| 12 | EN34 | Receiver 3, 4 output enabled. See FUNCTION TABLE for details. |
| 13 | R04 | Receiver4 ouput. Refer to R01. |
| 14 | A4 | Receiver4 input. |
| 15 | B4 | Receiver4 input. |
| 16 | Vcc | Positive supply ; $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |

## SWITCHING TIME WAVEFORMS



Figure 3. Receiver Propagation Delays


Figure 4. Receiver Enable and Disable Times

## TEST CIRCUITS



Figure 1. Receiver Timing Test Circuit


Figure 2. Receiver Enable and Disable Timing Test Circuit

Note: The input pulse is supplied by a generator having the following characteristics: $\mathrm{f}=1 \mathrm{MHZ}$, duty cycle $=50 \%$, tr $\leq 10 \mathrm{nS}$, $\mathrm{t} \leq 10 \mathrm{nS}$, Zout $=50 \Omega$.

## APPLICATIONS INFORMATION

## TYPICAL APPLICATION

A typical connection of the LTC489 is shown in Figure 1. Two twisted pair wires connect up to 32 driver/receiver pairs for half duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends. However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically $120 \Omega$. The input impedance of a receiver is typically $20 \mathrm{k} \Omega$ to GND, or 0.6 unit RS-485 load, so in practice 50 to 60 transceivers can be connected to the same wires. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

## CABLES AND DATA RATE

The transmission line of choice for RS-485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of $120 \Omega$ cables designed for RS-485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage, and AC losses in the dielectric. In good polyethylene cables such as the Beiden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low over all loss ( Figure 2).


Figure 2. Attenuation - vs - Frequency For Belden 9481

When using low loss cables, Figure 3 can be used as a


Figure 1. Typical Connection

## APPLICATIONS INFORMATION

guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (> 100 kbs ), and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.


Figure 3. Cable Length - vs - Data Rate

## CABLE TERMINATION

The proper termination of the cable is very important. If the cable is not terminated with it's characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 4).


Figure 4. Termination Effects
If the cable is loaded excessively ( $47 \Omega$ ), the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable ( about 1.5 ns / foot). If the cable is lightly loaded ( $470 \Omega$ ), the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30 kHz is adequate for tests out to 4000 ft . of cable.

## AC CABLE TERMINATION

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2 V when the cable is terminated with two $120 \Omega$ resistors, causing 33 mA of DC current to flow in the cable when no data is being sent. This $D C$ current is about 60 times greater than the supply current of the LTC489. One way to eliminate the

## APPLICATIONS INFORMATION

unwanted current is by AC coupling the termination resistors as shown in Figure 5.


Figure 5. AC Coupled Termination
The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3 pF per foot of cable length for $120 \Omega$ cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100 nF capacitor is adequate for lines up to 4000 ' in length. Be aware that the power savings start to decrease once the data rate surpasses $1 /(120 \Omega$ XC ).

## RECEIVER OPEN-CIRCUIT FAIL-SAFE

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1) when the data is finished transmitting and all drivers on the line are forced into tri-state. The receiver of the LTC489 has a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit). However, when the cable is terminated with $120 \Omega$, the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70 mV of hysteresis, the receiver output will maintain the last data bit received.

If the receiver output must be forced to a known state,
the circuits of Figure. 6 can be used.


Figure 6. Forcing ' 0 ' When All Drivers Are Off
The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case a logic 0 . The first method consumes about 208 mW . and the second about 8 mW . The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic

## APPLICATIONS INFORMATION

## FAULT PROTECTION

All of LTC's RS-485 products are protected against ESD transients up to 2 kV using the human body model (100 $\mathrm{pF}, 1.5 \mathrm{k} \Omega$ ). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 7).


Figure 7. ESD Protection With TransZorbs

A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a breakdown voltage higher than the common mode voltage required for your application ( typically 12 V ). Also, don't forget to check how much the added parasitic capacitance will load down the bus.

## TYPICAL APPLICATIONS

RS-232 Receiver


# DC Accurate, Clock Tunable, 5th Order Butterworth Lowpass Filter 

May 1992

## features

- Clock Tunable Cutoff Frequency
- 1 mV DC Offset (Typical)
- 80 dB CMRR
- Internal or External Clock
- $50 \mu V_{\text {RMS }}$ Clock Feedthrough
- 100:1 Clock to Cutoff Frequency Ratio
- $100 \mu \mathrm{~V}_{\text {RMS }}$ Total Wideband Noise
- $0.01 \%$ THD at $2 \mathrm{~V}_{\text {RMS }}$ Output Level
- 50 kHz Maximum Cutoff Frequency
- Cascadable for Faster Rolloff
- Operates from $\pm 2.375 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ Power Supplies
- Self Clocking with 1 RC


## APPLICATONS

- Audio
- Strain Gauge Amplifiers
- Anti-aliasing Filters
- Low Level Filtering
- Digital Voltmeters
- 60 Hz Lowpass Filters
- Smoothing Filters
- Reconstruction Filters


## DESCRIPTION

The LTC1063 is the first monolithic filter providing both clock tunability, low DC output offset and over 12 bit DC accuracy. The frequency response of the LTC1063 closely approximates a 5th order Butterworth polynomial. With appropriate PCB layout techniques the output DC offset is typically 1 mV and is constant over a wide range of clock frequencies. With $\pm 5 \mathrm{~V}$ supplies and $\pm 4 \mathrm{~V}$ input voltage range, the CMR of the device is 80 dB .
The filter cutoff frequency is controlled either by an internal or external clock. The clock to cutoff frequency ratio is 100:1. The on-board clock is power supply independent, and it is programmed via an external $\mathrm{R}, \mathrm{C}$. The $50 \mu \mathrm{~V}_{\mathrm{RMS}}$ clock feedthrough is considerably reduced over existing monolithic filters.

The LTC1063 wideband noise is $100 \mu V_{\text {RMS }}$, and the device can process large AC inputsignals with low distortion. With $\pm 7.5 \mathrm{~V}$ supplies, for instance, the filter handles up to $4 \mathrm{~V}_{\text {RMS }}$ ( $92 \mathrm{~dB} \mathrm{~S} / \mathrm{N}$ ratio) while the standard 1 kHz THD is below $0.02 \% ; 80 \mathrm{~dB}$ dynamic range $(\mathrm{S} / \mathrm{N}+\mathrm{THD})$ is obtained with input levels between $1 \mathrm{~V}_{\text {RMS }}$ and $2.3 \mathrm{~V}_{\text {RMS }}$.

The LTC1063 is available in 8 pin minidip and 16 pin SOL.

## TYPICAL APPLICATIONS

2.5kHz 5th Order Lowpass Filter


* SELFCLOCKINGSCHEME
** IFTHE INPUTVOLTAGECANEXCEEDV + , CONNECTASIGNAL DIODEBETWEEN PIN 1 ANDV ${ }_{+}$

Frequency Response


## LTC1063

## ABSOLUTG MAXIMUM RATINGS

Total Supply Voltage (V+ to V-) $\qquad$ 16 V
Power Dissipation $\qquad$ 400 mW
Storage Temperature Range ................ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

Burn-in Voltage $\qquad$ .16V
Operating Temperature Range ................ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Voltage at Any Input .. [(V-) - 0.3 V$]-\mathrm{V}_{\mathbb{I N}}-\left[\left(\mathrm{V}_{+}\right)+0.3 \mathrm{~V}\right]$


## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}, \mathrm{f}_{\mathrm{C}}=5 \mathrm{kHz}, \mathrm{R}_{\mathrm{LOAD}}=10 \mathrm{k}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER <br> Clock to Cutoff Frequency Ratio ( $\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}$ ) | CONDITIONS |  | MIN | TYP | MAX | UNTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\pm 2.375 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 7.5 \mathrm{~V}$ |  | $100 \pm 0.5$ |  |  |  |
| Max Clock Frequency ( Note 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} \end{aligned}$ |  | $5$ |  |  | MHz <br> MHz <br> MHz |
| Minimum CLK Frequency ( Note 2 ) | $\pm 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}<85^{\circ}$ |  | 30 |  |  | Hz |
| Input Frequency Fange |  |  | 0 |  | 0.9 | $\mathrm{f}_{\text {cLK }}$ |
| $\begin{aligned} & \hline \text { Filter Gain at } f_{I N}=100 \\ & f_{I N}=1.0 \mathrm{kHz}=0.2 \mathrm{f}_{\mathrm{C}} \\ & f_{I N}=2.5 \mathrm{kHz}=0.5 \mathrm{f}_{\mathrm{C}} \\ & f_{I N}=4.0 \mathrm{kHz}=0.8 \mathrm{f}_{\mathrm{C}} \\ & f_{I N}=5.0 \mathrm{kHz}=\mathrm{f}_{\mathrm{C}} \\ & f_{I N}=20 \mathrm{kHz}=4 \mathrm{f}_{\mathrm{C}} \end{aligned}$ | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}, \mathrm{f}_{\mathrm{C}}=5 \mathrm{kHz}$ | - | $\begin{aligned} & -0.06 \\ & -0.075 \\ & -0.09 \\ & -0.14 \\ & -0.5 \\ & -0.6 \\ & -3.5 \\ & -3.6 \\ & -57.5 \\ & -57.0 \end{aligned}$ | $\begin{gathered} \hline 0 \\ -0.01 \\ -0.01 \\ 0.16 \\ 0.16 \\ -0.2 \\ -0.2 \\ -3.0 \\ -3.0 \\ -60.0 \end{gathered}$ | $\begin{aligned} & 0.04 \\ & 0.055 \\ & 0.41 \\ & 0.46 \\ & 0.1 \\ & 0.2 \\ & -2.5 \\ & -2.4 \\ & -62.0 \\ & -62.5 \end{aligned}$ | dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB |
|  | $\mathrm{V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}, \mathrm{f}_{\mathrm{C}}=5 \mathrm{kHz}$ | - | $\begin{aligned} & -0.066 \\ & -0.081 \\ & -0.24 \\ & -0.29 \\ & -0.6 \\ & -0.7 \\ & -3.5 \\ & -3.6 \\ & \hline \end{aligned}$ | $\begin{gathered} 0.004 \\ 0.004 \\ 0.16 \\ 0.16 \\ -0.2 \\ -0.2 \\ -3.0 \\ -3.0 \\ \hline \end{gathered}$ | $\begin{gathered} 0.074 \\ 0.089 \\ 0.56 \\ 0.61 \\ 0.2 \\ 0.3 \\ -2.5 \\ -2.4 \end{gathered}$ | $d B$ $d B$ $d B$ $d B$ $d B$ $d B$ $d B$ $d B$ |
| Filter Gain at $\mathbf{f}_{\mathbf{N}}=250 \mathrm{~Hz}$ | $\mathrm{V}_{\mathrm{S}}= \pm 5.0 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=25 \mathrm{kHz}, \mathrm{f}_{\mathrm{C}}=250 \mathrm{~Hz}$ | $\bullet$ | $\begin{array}{r} -3.5 \\ -3.6 \\ \hline \end{array}$ | $\begin{array}{r} -3.0 \\ -3.0 \\ \hline \end{array}$ | $\begin{aligned} & -2.5 \\ & -2.4 \end{aligned}$ | dB dB |

## eLECTRICAL CHARACTERISTICS

$V_{S}= \pm 5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{kHz}, \mathrm{I}_{\mathrm{C}}=5 \mathrm{kHz}, \mathrm{R}_{\text {LOAD }}=10 \mathrm{k}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Feedthrough | $\pm 2.375 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 7.5 \mathrm{~V}$ |  |  | 50 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Wideband Noise (Note3) | $\pm 2.375 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 7.5 \mathrm{~V}, 1 \mathrm{~Hz}<\mathrm{f}<\mathrm{f}_{\text {CLK }}$ |  |  | 95 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Wideband Noise + THD (Note 4) | $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}, \mathrm{f}_{\mathrm{C}}=20 \mathrm{kHz}, \mathrm{f}_{\mathrm{IN}}=1 \mathrm{kHz}, 1 \mathrm{~V}_{\text {RMS }} \leq \mathrm{V}_{\text {IN }} \leq 2.3 \mathrm{~V}_{\text {RMS }}$ |  |  | -80 |  | dB |
| Filter Output+/-DC Swing | $\begin{aligned} & V_{S}= \pm 2.375 \mathrm{~V} \\ & V_{S}= \pm 5.0 \mathrm{~V} \\ & V_{S}= \pm 7.5 \mathrm{~V} \end{aligned}$ | $\bullet$ | 1.6/-2.0 <br> 1.4/-1.8 <br> 4.0/-4.5 <br> 3.8/-4.3 <br> 6.5/-7.0 <br> 6.3/-6.8 | $\begin{aligned} & 1.7 /-2.2 \\ & 4.3 /-4.8 \\ & 6.8 /-7.3 \end{aligned}$ |  | $V$ $V$ $V$ |
| InputCurrent |  |  |  | 10 |  | nA |
| DynamicInput Impedance |  |  |  | 800 |  | M 2 |
| Output DC Offset (Note 5) | $\begin{aligned} & V_{S}= \pm 2.375 \mathrm{~V} \\ & V_{S}= \pm 5.0 \mathrm{~V} \\ & V_{S}= \pm 7.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{array}{r} +2 \\ 0 \\ -4 \end{array}$ | $\begin{gathered} +2 \pm 5 \\ \pm 5 \end{gathered}$ | mN mN mN |
| Output DC OffsetDrift | $\begin{aligned} & V_{S}= \pm 2.375 \mathrm{~V} \\ & V_{S}= \pm 5.0 \mathrm{~V} \\ & V_{S}= \pm 7.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 10 \\ & 20 \\ & 25 \\ & \hline \end{aligned}$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Self Clocking Frequency (fosc) |  | - | $\begin{aligned} & 99.2 \\ & 94.9 \\ & 92.5 \\ & 102.0 \\ & 98.0 \\ & 97.6 \\ & 104.3 \\ & 101.3 \\ & 100.4 \end{aligned}$ | $\begin{aligned} & 105.2 \\ & 102.9 \\ & 100.5 \\ & 108.0 \\ & 106.0 \\ & 105.6 \\ & 110.3 \\ & 109.3 \\ & 108.4 \end{aligned}$ | $\begin{aligned} & 11.2 \\ & 111.0 \\ & 108.5 \\ & 114.0 \\ & 114.0 \\ & 113.6 \\ & 116.3 \\ & 116.3 \\ & 116.3 \end{aligned}$ | kHz kHz kHz kHz kHz kHz kHz kHz kHz |
| External CLK Pin Logic Thresholds | $\mathrm{V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V}$ Min logical "1" <br>  Max logical "0" <br> $\mathrm{V}_{\mathrm{S}}= \pm 5.0 \mathrm{~V}$ Min logical "1" <br>  Max logical "0" <br>  $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ <br>  Min logical "1" <br>  Max logical "0" |  |  | $\begin{aligned} & 1.43 \\ & 0.47 \\ & 3 \\ & 1 \\ & 4.5 \\ & 1.5 \end{aligned}$ |  | $V$ $V$ $V$ $V$ $V$ $V$ $V$ |
| Power Supply Current | $V_{S}= \pm 2.375 \mathrm{~V}$  <br>  LTC1063CN,CS,CJ <br> $V_{S}= \pm 5.0 \mathrm{~V}$ LTC1063MJ <br>   <br> $V_{S}= \pm 7.5 \mathrm{~V}$ LTC1063CN,CS,CJ <br>  LTC1063MJ <br>  LTC1063CN,CS,CJ <br>  LTC1063MJ | - - |  | 2.7 <br> 5.5 <br> 7.0 | $\begin{aligned} & \hline 4 \\ & 5.5 \\ & 6 \\ & 8 \\ & 11 \\ & 12 \\ & \\ & 14.5 \\ & 16 \end{aligned}$ | mA mA mA mA mA mA mA mA mA |

The © denotesthe specifications whichapply over the fulloperating temperature range.
Note 1:The maximum clock frequency criterium is arbitrarily defined as: The frequency at whichthe filter ACresponse exhibits $\geq 1 \mathrm{~dB}$ of gain peaking.
Note2: At limited temperature ranges (i.e. $\mathrm{T}_{\mathrm{A}} \leq 50^{\circ} \mathrm{C}$ ) the minimum clock frequency can be as lowas 10 Hz . The minimum clock frequency is arbitrarily defined to be:The clock frequency at whichthe outputDC offset changes by more than 1 mV .

Note 3:The wideband noise specification does not include the clock feedthrough.
Note 4:To properly evaluate the filter's harmonic distortion aninverting outputbuffer is recommended, figure 1 ; outputbuffering is not necessarily needed when measuringoutput DC offset or wideband noise.
Note 5: The output DC offset is optimized for $\pm 5 \mathrm{~V}$ supply. The outputDC offset shifts whenthe power supplies change; however this phenomenon is repeatable and predictable.

## LTC1063

TEST CIRCUIT


Figure 1.

$\mathrm{f}_{\text {CLK }}$ (EXTERNALCLOCK)
Output Offset vs Clock


Self Clocking Frequency vs $\mathbf{R}$

$\mathrm{f}_{\mathrm{OSC}}(\mathrm{kHz})$

Output Offset vs Clock

fcle(EXTERNAL CLOCK)

## APPLICATIONS

Single 5V Supply Operation $\mathrm{f} \mathrm{C}=3.4 \mathrm{kHz}$

** IFTHEINPUTVOLTAGECANEXCEEDV ${ }_{+}$ CONNECTASIGNAL DIODEBETWEEN PIN 1 ANDV ${ }_{+}$

Cascading Two LTC1063s for Steeper Rolloff


Sharing Clock for Multichannel Applications


PRELDMONARY LTC 1064-7/LTC 1164-7/LTC 1264-7

## features

- Steeper rolloff than Bessel filters
- Low power (LTC1164-7, fc $\leq 20 \mathrm{kHz}$ )
- General purpose (LTC1064-7, $\mathrm{fc} \leq 100 \mathrm{kHz}$ )
- High speed (LTC1264-7, fc $\leq 250 \mathrm{kHz}$ )
- Phase and Group Delay response fully tested
- Transient response with 5\% overshoot and no ringing
- No external components needed


## APPLICATIONS

- Data communication filters
- Time delay networks
- Phase matched filters
- Antialiasing filters
- Smoothing filters for DAC outputs
- Battery operated instrumentation


## DESCRIPTIOn

The LTC1064-7, LTC1164-7, LTC1264-7, are clock tunable monolithic 8th order lowpass filters with linear passband phase and flat group delay. Their amplitude
response approximates maximally flat passband and exhibits steeper rolloff than an equivalent 8th order Bessel filter. The cutoff frequency of the filters is tuned with an external TTL or CMOS clock.

The LTC1164-7 features low power, wide dynamic range and a maximum cutoff frequency of 20 kHz . With $1 \mathrm{~V}_{\text {RMS }}$ input and an appropriate PCB layout, 76 dB ( $\mathrm{S} / \mathrm{N}$ ratio + THD) can be obtained.

The LTC1064-7 features similar dynamic range and a maximum cutoff frequency of 100 kHz . The clock to cutoff frequency ratio for both the LTC1064-7 and LTC1164-7 is either $50: 1$ (pin 10 to $V_{+}$) or 100:1 (pin 10 to V -).

The LTC1264-7 is optimized for speed. Depending on the operating conditions, cutoff frequencies between 200 kHz and 250 kHz can be obtained. The clock to cutoff frequency ratio of the LTC1264-7 is either 25:1 or 50:1.

All 3 filters are pin compatible with the LTC1064-X series.

See page 13-84 for more complete information on the LTC1264-7.

## TYPICAL APPLICATION



NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A $0.1 \mu$ F CAPACITOR CLOSE TO THE PACKAGEAND ANY PRINTED CIRCUIT BOARD ASSEMBLY SHOULD MAINTAIN A DISTANCE OF AT LEAST 0.2 INCHES BETWEEN ANY OUTPUT OR INPUT PIN AND THE FCLK LINE.


## LTC 1064-7/LTC 1164-7/LTC 1264-7

abSOLUTE maXImum ratings
Total Supply Voltage (V+ to V-)
Burn-in Voltage
$\qquad$ Operating Temperature Range ................. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C} \quad$ Voltage at Any Input..[(V-) $\left.-0.3 \mathrm{~V}\right] \leq \mathrm{V}_{\text {IN }} \leq[(\mathrm{V}+)+0.3 \mathrm{~V}]$
PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC1264-7CN <br> See page 13-84 for more complete information on the LTC1264-7. |
|  | LTC1164-7CN <br> LTC1064-7CN |



## ELECTRICAL CHARACTERISTICS


TL or CMOS Level and all Gain measurements are referenced to passband Gain unless otherwise specified.

| PARAMETER |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Passband Gain ( $0.1 \mathrm{~Hz}-0.25$ fcutoff) | LTC1064-7 <br> LTC1164-7 <br> LTC1264-7 | $f$ fest $=5 \mathrm{kHz} \quad(50: 1)$ ftest $=2 \mathrm{kHz} \quad(50: 1)$ ftest $=25 \mathrm{kHz}$ (25:1) |  | $\begin{aligned} & -0.10 \\ & -0.10 \\ & -0.10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Gain at 0.5 fcutoff | LTC1064-7 <br> LTC1164-7 <br> LTC1264-7 |  |  | $\begin{aligned} & -0.10 \\ & -0.10 \\ & -0.10 \\ & -0.10 \\ & -0.30 \\ & -0.15 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| Gain at 0.75 fcutoft | LTC1064-7 <br> LTC1164-7 <br> LTC1264-7 | ftest=15kHz (50:1) ftest=6kHz $\quad(50: 1)$ ftest $=75 \mathrm{kHz} \quad(50: 1)$ |  | $\begin{aligned} & -0.65 \\ & -0.65 \\ & -1.00 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |

## LTC 1064-7/LTC 1164-7/LTC 1264-7

## ELECTRICAL CHARACTERISTICS

 TL or CMOS Level and all Gain measurements are referenced to passband Gain unless otherwise specified.


## LTC 1064-7/LTC 1164-7/LTC1264-7

## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 7.5$ Volts, $\mathrm{P}_{\text {LOAD }}=10 \mathrm{k}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, fclk=1MHz(LTC1064-7), 400kHz(LTC1164-7), 2.5MHz(LTC1264-7), TIL or CMOS Level and all Gain measurements are referenced to passband Gain unless otherwise specified.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Frequency Range LTC1064-7 / LTC1164-7 LTC1264-7 | $\begin{aligned} & 50: 1 \\ & 100: 1 \\ & 25: 1 \\ & 50: 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | <fclk <br> <fclk/2 <br> <fclk <br> <fclk/2 | MHz <br> MHz <br> MHz <br> MHz |
| $\begin{array}{r} \hline \text { Maximum fclk } \quad \text { LTC1064-7 / LTC1264-7 } \\ \text { LTC1164-7 } \end{array}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=\geq 7.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=\geq 7.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm .0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 4 \\ & 2 \\ & 1.5 \\ & 1.0 \\ & 0.5 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> MHz |
| Clock Feedthrough ( $f \geq f$ clk ) <br> LTC1064-7 / LTC1164-7 <br> LTC1264-7 | $\begin{aligned} & V_{S}= \pm 7.5 \mathrm{~V}, \text { Input at } \mathrm{GND} \\ & 50: 1 \\ & 25: 1 \\ & 50: 1 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 200 \\ & 700 \\ & \hline \end{aligned}$ |  | $\mu V_{\text {RMS }}$ $\mu V_{\text {RMS }}$ $\mu V_{\text {RMS }}$ |
| Wideband Noise ( $1 \mathrm{~Hz} \leq f \leq f \mathrm{clk})$  <br>   <br> LTC1064-7 / LTC1164-7 <br>  LTC1264-7 | $\begin{aligned} & V_{S}= \pm 7.5 \mathrm{~V}, \text { Input at } \mathrm{GND} \\ & 50: 1 \\ & 25: 1 \end{aligned}$ |  | $\begin{aligned} & 110 \\ & 190 \end{aligned}$ |  | $\mu V_{\text {RMS }}$ <br> $\mu V_{\text {RMS }}$ |
| Input Impedance $\quad$ LTC1064-7 / LTC1164-7 LTC1264-7 |  |  | $\begin{aligned} & 50 \\ & 56 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Output DC Voltage Swing LTC1064-7 <br>  LTC1164-7 <br>  LTC1264-7 | $\begin{aligned} & V \mathrm{~s}= \pm 5.0 \mathrm{~V} \\ & \mathrm{Vs}= \pm 7.5 \mathrm{~V} \\ & \mathrm{Vs}= \pm 5.0 \mathrm{~V} \\ & \mathrm{Vs}= \pm 7.5 \mathrm{~V} \\ & \mathrm{Vs}= \pm 5.0 \mathrm{~V} \\ & \mathrm{Vs}= \pm 7.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \pm 3.4 \\ & \pm 5.6 \\ & \pm 4.0 \\ & \pm 6.1 \\ & \pm 2.4 \\ & \pm 4.0 \end{aligned}$ |  | Volts <br> Volts <br> Volts <br> Volts <br> Volts <br> Volts |
| Power Supply Current LTC1064-7 / LTC1264-7 <br> LTC1164-7 | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm .0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm .0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 11 \\ & 14 \\ & 17 \\ & 3 \\ & 5 \\ & 7 \\ & \hline \end{aligned}$ |  | mA <br> mA <br> mA <br> mA <br> mA <br> mA |
| Power Supply Range |  | 4.75 |  | 16 | V |

Note 1: Input frequencies, $f$, are linearly phase shifted through the filter as long as $f \leq f c ; f c=$ cutoff frequency.
Figure 1 curve (A) shows the typical phase response of an LTC1264-7 operating at $f \mathrm{clk}=2.5 \mathrm{MHz}, f \mathrm{fc}=100 \mathrm{kHz}$. An endpoint straight line, curve (B), depicts the ideal linear phase response of the filter. It is described by: phase shift $=180^{\circ}-\Phi(f / f c) ; f \leq f c$
$\Phi$ is arbitrarily called the "phase factor" expressed in degrees. The phase factor together with the specified deviation from the ideal straight line allows the calculation of the phase at a given frequency. Note, the maximum phase non linearity, figure $1,0 c c u r s$ at the vicinity of $f=0.25 \mathrm{fc}$, and $=0.75 \mathrm{fc}$. Example: The phase shift at 70 KHz of the LTC1264-7 shown in figure 1 is: phase shift $=180^{\circ}-407^{\circ}(70 \mathrm{kHz} / 100 \mathrm{kHz}) \pm$ non linearity

$$
=-104.9^{\circ} \pm 0.7 \% \text { or }-104.9^{\circ} \pm .73^{\circ}
$$

Note 2: Group Delay and Group Delay Deviation are calculated from the measured Phase Factor and Phase Deviation specifications.

PHASE RESPONSE IN THE PASSBAND
LTC1264-7, FCLK=2.5MHz, RATIO=25:1


FIGURE (1)

# 1 A High Voltage High Efficiency Switching Voltage Regulator 

January 1992

## feATURES

- Wide Input Voltage Range 3V-75V
- High Switch Voltage 100V
- Low Quiescent Current 4.5 mA
- Internal 1A Switch
- Shutdown Mode Draws Only 130 A A Supply Current
- Isolated Flyback-Regulated Mode for Fully Floating Outputs
- Can Be Externally Synchronized
- Frequency Shifts in Current Limit
- Available in MiniDip, T0-220 and T0-3 Packages
- Same Pinout as LT1072


## APPLICATIONS

- Telecom 5V Supply @ 0.8 A from -48V (-10V -70 V )
- 90V Supply @ 120mA from 15V
- All Applications using LT1072 (See Below for Specification Differences)

LT1082 and LT1072 Major Specification Differences

|  | LT1082C | LT1072HV |
| :--- | :--- | :--- |
|  | $3 \mathrm{~V}-75 \mathrm{~V}$ | $3 \mathrm{~V}-60 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathbb{I N}}$ | 100 V | 75 V |
| $\mathrm{~V}_{\text {SWITCH }}$ | 1 A | 1.25 A |
| Switch Current Limit | 4.5 mA | 6 mA |
| Quiescent Current | 60 kHz | 40 kHz |
| Operating Frequency |  |  |
| Flyback Reference Voltage | $16.2+0.6\left(35 \mathrm{k} \Omega / R_{F B}\right)$ |  |
|  | (See Figure 2.) |  |

## DESCRIPTION

The LT1082 is a monolithic high power, high voltage switching regulator. It can be operated in all standard switching configurations including buck, boost, flyback, forward and inverting. A high current, high efficiency switch is included on the die along with all oscillator, control and protection circuitry.
The LT1082 operates with supply voltages from 3V to 75 V , switch voltage up to 100 V and draws only 4.5 mA quiescent current. It can deliver load power up to 20 watts with no external power devices. By utilizing current-mode switching techniques, it provides excellent AC and DC load and line regulation.
An externally activated shutdown mode reduces total supply current to $130 \mu \mathrm{~A}$ typical for standby operation. Totally isolated and regulated outputs can be generated by using the optional "isolated flyback regulation mode" built into the LT1082, without the need for optocouplers or extra transformer windings.
The LT1082 has a unique feature to provide high voltage short circuit protection. When the FB pin is pulled down to 0.6 V and the current out of the pin reaches approximately $350 \mu \mathrm{~A}$, the switching frequency will shift down from 60 kHz to 14 kHz . (See Figure 1.)
The LT1082 is nearly identical tothe lower voltage LT1072. For the major differences in specifications, see the table on the left.

## TYPICAL APPLICATION

Telecom 5V Power Supply


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage ......................................................75V
Switch Output Voltage .......................................... 100V
Feedback Pin Voltage (Transient, 1ms)
Operating Junction Temperature Range
LT1082M $\qquad$ $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
LT10821 ........................................... $40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT1082C $0^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$
Storage Temperature Range .................. $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $\qquad$

PACKAGE/ORDER INFORMATION

| Botrom vew | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1082MK |
| Frontuew |  |
|  | LT1082CT <br> LT1082IT |
| Topview |  |
|  |  |
| ${ }_{\text {FB }}$ |  |
| NC $4 \square \mathrm{~V}^{4}$ | LT1082IN8 |
| HERMEIC J JB PACAGE PLASTC DIP NB PACKAGE |  |

## eLECTRICAL CHARACTERISTICS

Unless otherwise specified, $V_{\mathbb{I N}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{REF}}$, output pin is open.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {REF }}$ | ReferenceVoltage | MeasuredatFeedbackPin $V_{C}=0.8 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 1.224 \\ & 1.214 \end{aligned}$ | $\begin{aligned} & 1.244 \\ & 1.244 \end{aligned}$ | $\begin{aligned} & 1.264 \\ & 1.274 \end{aligned}$ | V |
| $I_{B}$ | Feedback Input Current | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {REF }}$ | $\bullet$ |  | 350 | $\begin{aligned} & 750 \\ & 1100 \end{aligned}$ | nA |
| gm | ErrorAmplifier Transconductance | $\Delta \mathrm{I}_{\mathrm{C}}= \pm 25 \mu \mathrm{~A}$ | - | $\begin{aligned} & 3000 \\ & 2400 \end{aligned}$ | 4400 | $\begin{aligned} & 6000 \\ & 7000 \end{aligned}$ | $\mu \mathrm{mho}$ $\mu \mathrm{mho}$ |
|  | Error Amplifier Source or SinkCurrent | $\mathrm{V}_{\mathrm{C}}=1.5 \mathrm{~V}$ | - | $\begin{aligned} & 150 \\ & 120 \\ & \hline \end{aligned}$ | 200 | $\begin{aligned} & 350 \\ & 400 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
|  | Error Amplifier Clamp Voltage | $\begin{aligned} & \text { Hi Clamp, } \mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V} \\ & \text { Lo Clamp, } \mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.8 \\ & 0.17 \end{aligned}$ | $0.22$ | $\begin{aligned} & 2.3 \\ & 0.30 \end{aligned}$ | V |
|  | Reference Voltage Line Regulation | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}, \mathrm{V}_{\mathrm{C}}=0.8 \mathrm{~V}$ | $\bullet$ |  |  | 0.03 | \%/V |
| $A_{V}$ | Error Amplifier Voltage Gain | $0.9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{C}} \leq 1.4 \mathrm{~V}$ |  | 400 | 700 |  | V/V |
|  | Minimum Input Voltage |  | $\bullet$ |  | 2.6 | 3.0 | V |
| Q | Supply Current | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}, \mathrm{V}_{\mathrm{C}}=0.6 \mathrm{~V}$ |  |  | 4.5 | 6.5 | mA |
|  | Control Pin Threshold | Duty Cycle $=0$ | $\bullet$ | $\begin{aligned} & 0.8 \\ & 0.6 \end{aligned}$ | 0.9 | $\begin{aligned} & 1.08 \\ & 1.25 \end{aligned}$ | V |
|  | NormaVFlyback Threshold on Feedback Pin |  |  | 0.53 | 0.6 | 0.72 | V |
| f | Switching Frequency |  | $\bullet$ | $\begin{aligned} & 50 \\ & 45 \end{aligned}$ | 60 | $\begin{aligned} & 70 \\ & 75 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
|  | SwitchingFrequency | $800 \mu \mathrm{~A} \geq 1_{\text {FB }} \geq 450 \mu \mathrm{~A}$ |  |  | 14 |  | k-2 |
| BV | OutputSwitchBreakdownVoltage | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}, \mathrm{I}_{\text {SW }}=1 \mathrm{~mA}$ | $\bullet$ | 100 | 115 |  | V |

## ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $\mathbf{V}_{\mathbb{N}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=\mathbf{0 . 5 V}, \mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{REF}}$, output pin is open.

| SYMBOL | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | $\frac{\text { UNITS }}{\text { AV }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Control Voltageto Switch CurrentTransconductance |  |  |  | 1.5 |  |  |  |
| $\mathrm{V}_{\text {FB }}$ | Flyback Reference Voltage | $\mathrm{I}_{\mathrm{FB}}=60 \mu \mathrm{~A}$ |  | $\bullet$ | $\begin{aligned} & 17.5 \\ & 16.5 \end{aligned}$ | 19 | $\begin{aligned} & 20.5 \\ & 21.5 \end{aligned}$ | V V |
|  | Change in Flyback Reference Voltage | $60 \mu \mathrm{~A} \leq 1_{\text {FB }} \leq 200 \mu \mathrm{~A}$ |  |  | 3.5 | 4.6 | 6.0 | V |
|  | Flyback Reference Voltage Line Regulation | $\mathrm{I}_{\text {FB }}=60 \mu \mathrm{~A}, 3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}$ |  |  |  | 0.01 | 0.03 | \%/V |
|  | Flyback Amplifier Transconductance (gm) | $\Delta l_{C}= \pm 10 \mu \mathrm{~A}$ |  |  | 150 | 300 | 500 | $\mu \mathrm{mho}$ |
|  | Flyback Amplifier Source and Sink Current | $\begin{aligned} & V_{C}=0.6 \mathrm{~V} \text { Source } \\ & \mathrm{I}_{\mathrm{FB}}=60 \mu \mathrm{~A} \text { Sink } \end{aligned}$ |  | $\bullet$ | $\begin{aligned} & 15 \\ & 30 \end{aligned}$ | $\begin{aligned} & 32 \\ & 50 \end{aligned}$ | $\begin{aligned} & 70 \\ & 90 \end{aligned}$ | $\overline{\mu \mathrm{A}}$ $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {SAT }}$ | Output Switch 'ON' Resistance (Note 1) | $\mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ (LT1082C), $\mathrm{I}_{\text {SW }}=0.8 \mathrm{~A}$ (LT1082M) |  | - |  | 0.8 | 1.2 | $\Omega$ |
| ILIM | Switch Current Limit (LT1082C) | $\begin{aligned} & \text { Duty Cycle } \leq 50 \% \\ & \text { Duty Cycle } \leq 50 \% \\ & \text { Duty Cycle }=80 \% \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{j}} \geq 25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}<25^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ | $\bullet \bullet$ | $\begin{aligned} & 1 \\ & 1.1 \\ & 0.8 \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 2.6 \\ & 2.4 \end{aligned}$ | A A A |
|  | Switch Current Limit (LT1082I) | $\begin{aligned} & \text { Duty Cycle } \leq 50 \% \\ & \text { Duty Cycle } \leq 50 \% \\ & \text { Duty Cycle }=80 \% \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{j}} \geq 25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}<25^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ | $\bullet \bullet$ | $\begin{aligned} & 0.9 \\ & 1.1 \\ & 0.7 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 2.4 \\ 2.8 \\ 2.6 \\ \hline \end{array}$ | A A A |
|  | Switch Current Limit (LT1082M) | Duty Cycle $\leq 50 \%$ <br> Duty Cycle $\leq 50 \%$ <br> Duty Cycle $=80 \%$ | $\begin{aligned} & \mathrm{T}_{\mathrm{j}} \geq 25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{j}}<25^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ | $\bullet \bullet$ | $\begin{aligned} & \hline 0.8 \\ & 1.1 \\ & 0.65 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 3.0 \\ & 2.8 \\ & \hline \end{aligned}$ | A A A |
| $\frac{\Delta l_{\mathrm{N}}}{\Delta \mathrm{I}_{\mathrm{SW}}}$ | Supply Current Increase During Switch On-Time |  |  |  |  | 30 | 40 | mA/A |
| DC(max) | Maximum Switch Duty Cycle |  |  |  | 85 | 92 | 97 | \% |
|  | FlybackSenseDelay Time |  |  |  |  | 1.5 |  | $\mu \mathrm{S}$ |
|  | ShutdownModeSupplyCurrent | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }}, \mathrm{V}_{\mathrm{C}}=0.05 \mathrm{~V}$ |  |  |  | 130 | 270 | $\mu \mathrm{A}$ |
|  | ShutdownMode ThresholdVoltage | $3 \mathrm{~V} \leq \mathrm{V}_{\mathbb{N}} \leq \mathrm{V}_{\text {MAX }}$ |  | $\bullet$ | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | 150 | $\begin{aligned} & 250 \\ & 300 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |

The denotes specificationswhich apply over the operatingtemperature range.

Note2:Forduty cycles(DC) from $50 \%$ and $80 \%$, minimumguaranteedswitch current decreases linearly.

Note 1: Measured with $\mathrm{V}_{\mathrm{C}}$ in hiclamp, $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$.
TYPICAL PERFORMANCE CHARACTERISTICS


Figure 1.

Isolated Flyback
Reference Voltage


Figure 2.


Figure 3.

## LT1082

## BLOCK DIAGRAM



## TYPICAL APPLICATIONS

Totally Isolated Converter
Boost Converter


# Micropower, Sampling 8-bit Serial I/O A/D Converters 

September 1991

## features

- $80 \mu \mathrm{~A}$ Supply Current
- $3 \mu \mathrm{~A}$ Supply Current in Shutdown
- 8 Pin SOIC Plastic Package
- Single Supply 3V to 9V Operation
- Sample and Hold
- $16 \mu \mathrm{~S}$ Conversion Time
- 33 KHz Sampling Rate
- $\pm 1 / 2$ LSB Total Unadjusted Error Over Temp
- Direct 3 Wire Interface to Most MPU Serial Ports and All MPU Parallel I/O Ports
- Analog Inputs Common-Mode to Supply Rails


## APPLICATIONS

- Battery Operated Systems
- Remote Data Acquisition
- Battery Monitoring
- Battery Gas Gauges
- Temperature Measurement
- Isolated Data Acquisition


## DESCRIPTION

The LTC1096/8 are micropower, 8-bit A/D converters which draw only $80 \mu \mathrm{~A}$ of supply current when converting. They automatically power down to $3 \mu \mathrm{~A}$ of supply current whenever they are not performing conversions. They are packaged in 8 pin S0 packages and operate on 3 V to 9 V supplies. These 8 -bit, switched capacitor, successive approximation ADCs include sample and holds. The 1096 has a single differential analog input. The 1098 offers a software selectable 2 channel mux.

On-chip serial ports allow efficient data transfer to a wide range of microprocessors and microcontrollers over 3 wires. This, coupled with micropower consumption, makes remote location possible and facilitates transmitting data through isolation barriers.
These circuits can be used in ratiometric applications or with an external reference. The high impedance analog inputs and the ability to operate with reduced spans (below IV full scale) allow direct connection to sensors and transducers in many applications, eliminating the need for gain stages.
All grades are specified with offset and linearity errors of $\pm 0.5 \mathrm{LSB}$ maximum over temperature. The A grade devices are specified with total unadjusted error of $\pm 0.5$ LSB maximum over temperature.

## TYPICAL APPLICATION

$10 \mu \mathrm{~W}$, SO-8 Package, 8-Bit ADC
Samples at 200 Hz and Runs off a 3 V Battery


Supply Current vs Clock Rate for Active and Shutdown Modes

ABSOLUTE MAXIMUM RATINGS
(Notes 1 and 2)
Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) (Transient 10ms) ..... 12 V
Supply Voltage (VCC) ..... 10 V
Voltage
Analog Reference

$\qquad$ ..... -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Digital Inputs

$\qquad$
-0.3 V to 10 V
Digital Output

$\qquad$
-0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$Power Dissipation500 mW
Operating Temperature RangeLTC1096/8AC, LTC1096/8C
$\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec )$300^{\circ} \mathrm{C}$

Note1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.
Note2: All voltage values are with respect to GND.

## PACKAGE/ORDER INFORMATION



## RECOMMENDED OPGRATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply Voltage |  | 3 | 10 | V |
| $\mathrm{f}_{\text {CLK }}$ | Clock Frequency | $V_{C C}=5 \mathrm{~V}$ | 0.025 | 0.5 | MHz |
| ${ }_{\text {t }}^{\text {crc }}$ | Total Cycle Time | $\begin{aligned} & \text { LTC1096, fCLK }=500 \mathrm{KHz} \\ & \text { LTC1098, } f_{\text {CLK }}=500 \mathrm{KHz} \end{aligned}$ | $\begin{aligned} & 29 \\ & 29 \end{aligned}$ |  | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| $t_{\text {hDI }}$ | Hold Time, $\mathrm{D}_{\text {IN }}$ After CLK $\uparrow$ | $V_{\text {cC }}=5 \mathrm{~V}$ | 150 |  | ns |
| $\mathrm{t}_{\text {sucs }}$ | Setup Time $\overline{C S} \downarrow$ Before First CLK $\uparrow$ (See Figures 1 and 2) | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$, LTC1096 | 1 |  | $\mu \mathrm{S}$ |
|  |  | $V_{C C}=5 \mathrm{~V}$, LTC1098 | 1 |  | $\mu \mathrm{S}$ |
| $t_{\text {wakeup }}$ | Wakeup Time $\overline{\mathrm{CS}} \downarrow$ Before First CLK $\downarrow$ After First CLK $\uparrow$ (See Fig. 1) | $V_{C C}=5 \mathrm{~V}$, LTC1096 | 10 |  | $\mu \mathrm{S}$ |
|  | Wakeup Time $\overline{C S} \downarrow$ Before MSBF Bit CLK $\downarrow$ (See Fig. 2) | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{LTC1} 098$ | 10 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {suDI }}$ | Setup Time, $\mathrm{D}_{\text {IN }}$ Stable Before CLK $\uparrow$ | $V_{C C}=5 \mathrm{~V}$ | 400 |  | ns |
| ${ }^{\text {W WHCLK }}$ | CLK High Time | $\mathrm{V}_{\text {cc }}=5 \mathrm{~V}$ | 0.8 |  | $\mu \mathrm{S}$ |
| ${ }^{\text {twLCLK }}$ | CLK Low Time | $V_{\text {cc }}=5 \mathrm{~V}$ | 1 |  | $\mu \mathrm{s}$ |
| $t_{\text {WHCS }}$ | $\overline{\mathrm{CS}}$ High Time Between Data Transfer Cycles | $V_{C C}=5 \mathrm{~V}$ | 1 |  | $\mu \mathrm{S}$ |
| ${ }^{\text {twL }}$ CS | CS Low Time During Data Transfer | $\begin{aligned} & \text { LTC1096, f fLL }=500 \mathrm{KHz} \\ & \text { LTC1098, } \mathrm{f}_{\text {CLK }}=500 \mathrm{KHz} \end{aligned}$ | $\begin{aligned} & 28 \\ & 28 \end{aligned}$ |  | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |

## CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 3)



## ELECTRICAL CHARACTERISTICS (Note 3)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage | $V_{C C}=5.25 \mathrm{~V}$ | $\bullet$ | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage | $V_{C C}=4.75 \mathrm{~V}$ | $\bullet$ |  |  | 0.8 | V |
| ${ }_{1 H}$ | High Level Input Current | $V_{\text {IN }}=V_{C C}$ | $\bullet$ |  |  | 2.5 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | $\bullet$ |  |  | -2.5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} V_{C C}=4.75 \mathrm{~V}, & I_{0} \end{aligned}=10 \mu \mathrm{~A}, ~ I_{0}=360 \mu \mathrm{~A} .$ | $\bullet$ | $\begin{aligned} & 4.5 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 4.74 \\ & 4.72 \end{aligned}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}_{\text {CC }}=4.75 \mathrm{~V}, \mathrm{I}_{0}=1.6 \mathrm{~mA}$ | $\bullet$ |  |  | 0.4 | V |
| $10 z$ | Hi-Z Output Leakage | $\overline{\text { CS }}$ High | $\bullet$ |  |  | $\pm 3$ | $\mu \mathrm{A}$ |
| ISOURCE | Output Source Current | $\mathrm{V}_{\text {OUT }}=O \mathrm{~V}$ |  |  | -25 |  | mA |
| $\mathrm{I}_{\text {SINK }}$ | Output Sink Current | $V_{\text {OUT }}=V_{\text {CC }}$ |  |  | 45 |  | mA |
| ICC | Supply Current | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{High} \\ & \mathrm{t}_{\mathrm{CYC}} \geq 200 \mu \mathrm{~s}, \mathrm{f}_{\mathrm{CLK}} \leq 50 \mathrm{KHz} \\ & \mathrm{t}_{\mathrm{CYC}}=29 \mu \mathrm{~s}, \quad \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{KHz} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.001 \\ & 40 \\ & 120 \end{aligned}$ | $\begin{aligned} & 3 \\ & 80 \\ & 180 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Iref | Reference Current | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{High} \\ & \mathrm{t}_{\mathrm{CYC}} \geq 200 \mu \mathrm{~s}, \mathrm{f}_{\mathrm{CLK}} \leq 50 \mathrm{KHz} \\ & \mathrm{t}_{\mathrm{CYC}}=29 \mu \mathrm{~s}, \quad \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{KHz} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.001 \\ & 3.5 \\ & 35 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 7.5 \\ & 50 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $t_{\text {SMPL }}$ | Analog Input Sample Time | See Figures 1 and 2 |  |  | 1.5 |  | CLKCycles |
| tCONV | Conversion Time | See Figures 1 and 2 |  |  | 8 |  | CLK Cycles |
| $\mathrm{t}_{\mathrm{dDO}}$ | Delay Time, CLK $\downarrow$ to $\mathrm{D}_{\text {OUT }}$ Data Valid | $\mathrm{C}_{\text {LOAD }}=100 \mathrm{pF}$ | $\bullet$ |  | 50 | 150 | ns |
| $\mathrm{t}_{\text {dis }}$ | Delay Time, $\overline{C S} \uparrow$ to Dout $\mathrm{Hi}-\mathrm{Z}$ |  | $\bullet$ |  | 170 | 450 | ns |
| $\mathrm{t}_{\text {en }}$ | Delay Time, CLK $\downarrow$ to D OUT Enabled | $\mathrm{C}_{\text {LOAD }}=100 \mathrm{pF}$ | $\bullet$ |  | 60 | 150 | ns |
| $\mathrm{th}_{\text {DO }}$ | Time Output Data Remains Valid After CLK $\downarrow$ | $C_{\text {LOAD }}=100 \mathrm{pF}$ |  |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Dout Fall Time | $C_{\text {LOAD }}=100 \mathrm{pF}$ | $\bullet$ |  | 70 | 250 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Dout Rise Time | $C_{\text {LOAD }}=100 \mathrm{pF}$ | $\bullet$ |  | 25 | 100 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | Analog Inputs On Channel Off Channel Digital Input |  |  | $\begin{aligned} & 30 \\ & 5 \\ & 5 \end{aligned}$ |  | pF pF pF |

## LTC1096/LTC1098

Note 3: $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=5 \mathrm{~V}$ and $C L K=0.5 \mathrm{MHzunless}$ otherwise specified. The - denotes specifications which apply over the operating temperature range.

Note 4: Linearity error is specified between the actual end points of the $A / D$ transfer curve.

Note 5: Total unadjusted error includes offset, full scale, linearity, multiplexer and hold step errors.
Note 6: Channel leakage current is measured after the channel selection.

## APPLICATIONS INFORMATION

Figure 1. LTC1096 Operating Sequence


Figure 2. LTC1098 Operating Sequence
Example: Differential Inputs ( $\mathrm{CH}_{+}$, $\mathrm{CH}-$ )
MSB First Data (MSBF=1)


MSB First Data (MSBF=0)


LTIIO8

## features

- Operates at Supply Voltages From 2.0 V to 30 V
- Consumes Only $110 \mu \mathrm{~A}$ Supply Current
- Works in Step-Up or Step-Down Mode
- Only Three External Components Required
- Low Battery Detector Comparator On-Chip
- User-AdjustableCurrent Limit
- Internal 1A Power Switch
- Fixed or Adjustable Output Voltage Versions
- Space Saving 8-Pin MiniDIP or S08 Package


## APPLICATIONS

- Palm Top Computers
- 3 V to $5 \mathrm{~V}, 5 \mathrm{~V}$ to 12 V Converters
- 9V to 5V, 12V to 5V Converters
- LCD Bias Generators
- Peripherals and Add-On Cards
- Battery Backup Supplies
- Cellular Telephones
- Portable Instruments


## DESCRIPTION

The LT1108 is a versatile micropower DC-DC converter. The device requires only three external components to deliver a fixed output of 5 V or 12V. Supply voltage ranges from 2.0 V to 12 V in step-up mode and to 30 V in step-down mode. The LT1108 functions equally well in step-up, stepdown or inverting applications.
The LT1108 is pin-for-pin compatible with the LT1173, but has a duty cycle of $70 \%$, resulting in increased output current in many applications. The LT1108 can deliver 150 mA at 5 V from a 2 AA cell input and 5 V at 300 mA from 9 V in stepdown mode. Quiescent current is just $110 \mu \mathrm{~A}$, making the LT1108 ideal for power-conscious battery operated systems.

Switch current limit can be programmed with a single resistor. An auxiliary gain block can be configured as a low battery detector, linear post regulator, under voltage lockout circuit or error amplifier.

## TYPICAL APPLICATIONS

Palmtop Computer Logic Supply


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage (VIN) .............................................. 36 V
SW1 Pin Voltage (VSW1) .........................................50V
SW2 Pin Voltage (VSW2) ........................... -0.5 V to $\mathrm{V}_{\text {IN }}$
Feedback Pin Voltage (LT1108) . .5 V
Sense Pin Voltage (LT1108, -5, -12) .......................36V
Maximum Power Dissipation ........................... 500 mW
Maximum Switch Current .......................................1.5A
Operating Temperature Range .................... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range .................. $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature, (Soldering, 10 sec .) ................ $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1108CN8 <br> LT1108CN8-5 <br> LT1108CN8-12 |
|  | LT1108CS8 <br> LT1108CS8-5 <br> LT1108CS8-12 |

ELECTRICAL CHARACTERISTICS ${ }_{\mathrm{T}_{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbb{W}}=3 V$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{0}$ | Quiescent Current | Switch Off |  | $\bullet$ |  | 110 | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{0}$ | Quiescent Current, Boost Mode Configuration | No Load | LT1108-5 |  |  | 135 |  | $\mu \mathrm{A}$ |
|  |  |  | LT1108-12 |  |  | 250 |  | $\mu \mathrm{A}$ |
| $\overline{V_{\text {IN }}}$ | Input Voltage | Step-Up Mode |  | - | 2.0 |  | 12.6 | V |
|  |  | Step-Down Mode |  | - |  |  | 30 | V |
|  | Comparator Trip Point Voltage | LT1108 (Note 1) |  | $\bullet$ | 1.20 | 1.245 | 1.30 | V |
| $\overline{V_{\text {OUT }}}$ | Output Sense Voltage | LT1108-5 (Note 2) |  | $\bullet$ | 4.75 | 5.00 | 5.25 | V |
|  |  | LT1108-12 (Note 2) |  | $\bullet$ | 11.4 | 12.0 | 12.6 | V |
|  | Comparator Hysteresis | LT1108 |  | $\bullet$ |  | 5 | 10 | mV |
|  | Output Hysteresis | LT1108-5 |  | $\bullet$ |  | 20 | 40 | mV |
|  |  | LT1108-12 |  | - |  | 50 | 100 | mV |
| fosc | Oscillator Frequency |  |  |  |  | 19 |  | kHz |
|  | Duty Cycle | Full Load |  |  |  | 70 |  | \% |
| $\mathrm{t}_{\mathrm{ON}}$ | Switch ON Time | $\mathrm{I}_{\text {LIM }}$ tied to $\mathrm{V}_{\text {IN }}$ |  |  |  | 37 |  | $\mu \mathrm{s}$ |
|  | Feedback Pin Bias Current | LT1108, $\mathrm{V}_{\text {FB }}=0 \mathrm{~V}$ |  | $\bullet$ |  | 10 | 50 | nA |
|  | Set Pin Bias Current | $\mathrm{V}_{\text {SET }}=\mathrm{V}_{\text {REF }}$ |  | $\bullet$ |  | 20 | 100 | nA |
| $\mathrm{V}_{\text {OL }}$ | Gain Block Output Low | $\mathrm{I}_{\text {SINK }}=100 \mu \mathrm{~A}, \mathrm{~V}_{\text {SET }}=1.00 \mathrm{~V}$ |  | $\bullet$ |  | 0.15 | 0.4 | V |
|  | Reference Line Regulation | $2.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5 \mathrm{~V}$ |  | $\bullet$ |  | 0.2 | 0.4 | \%N |
|  |  | $5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 30 \mathrm{~V}$ |  | $\bullet$ |  | 0.02 | 0.075 | \% N |
| $\mathrm{V}_{\text {SAT }}$ | SW SAT $^{\text {Voltage, Step-Up Mode }}$ | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}, \mathrm{I}_{\text {SW }}=650 \mathrm{~mA}$ |  | $\bullet$ |  | 0.5 | 0.65 | V |
|  |  | $\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}, \mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  |  |  | 0.8 | 1.0 | V |

## 

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SAT }}$ | SW SAT $^{\text {Voltage, Step-Down Mode }}$ | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{I}_{\text {SW }}=650 \mathrm{~mA}$ |  |  | 1.1 | 1.5 | V |
|  |  |  | - |  |  | 1.7 | V |
| Av | Gain Block Gain | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ (Note 3) | $\bullet$ | 400 | 1000 |  | VN |
|  | Current Limit | $220 \Omega$ from $\mathrm{LIIM}^{\text {to }} \mathrm{V}_{\text {IN }}$ |  |  | 400 |  | mA |
|  | Current Limit Temperature Coeff. |  | $\bullet$ |  | -0.3 |  | $\% /{ }^{\circ} \mathrm{C}$ |
|  | Switch OFF Leakage Current | Measured at SW1 Pin |  |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {SW2 }}$ | Maximum Excursion Below GND | $\mathrm{I}_{\text {SWi }} \leq 10 \mu \mathrm{~A}$, Switch Off |  |  | -400 | -350 | mV |

The - denotes the specifications which apply over the full operating temperature range.
Note 1: This specification guarantees that both the high and low trip points of the comparator fall within the 1.20 V to 1.30 V range.

Note 2: The output voltage waveform will exhibit a sawtooth shape due to the comparator hysteresis. The output voltage on the fixed output versions will always be within the specified range.
Note 3: $100 \mathrm{k} \Omega$ resistor connected between a 5 V source and the AO pin.

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS




## PIn functions

$\mathrm{I}_{\text {LIM }}$ (Pin 1): Connect this pin to $\mathrm{V}_{\text {IN }}$ for normal use. Where lower current limit is desired, connect a resistor between $\mathrm{I}_{\text {LIM }}$ and $\mathrm{V}_{\text {IN }}$. A $220 \Omega$ resistor will limit the switch current to approximately 400 mA .
$V_{I N}$ (Pin 2): Input supply voltage.
SW1 (Pin 3): Collector of power transistor. For step-up mode connect to inductor/diode. For step-down mode connect to $\mathrm{V}_{\mathrm{IN}}$.
SW2 (Pin 4): Emitter of power transistor. For step-up mode connect to ground. For step-down mode connect to inductor/diode. This pin must never be allowed to go more than a Schottky diode drop below ground.

GND (Pin 5): Ground.
AO (Pin 6): Auxiliary Gain Block (GB) output. Open collector, can sink $100 \mu \mathrm{~A}$.
SET (Pin 7): GB input. GB is an op amp with positive input connected to SET pin and negative input connected to 1.245V reference.

FB/SENSE (Pin 8): On the LT1108 (adjustable) this pin goes to the comparator input. On the LT1108-5 and LT1108-12, this pin goes to the internal application resistor that sets output voltage.

## BLOCK DIAGRAMS



PRELSMUNARM LT1109A

## Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V,12V

February 1992

## features

- Uses Off-the-Shelf Inductors
- Low Cost
- 8-Pin DIP or S0 package
- Fixed 5V or 12V Output
- 120kHz Oscillator
- Only Four External Components Required
- $320 \mu \mathrm{~A}$ Standby Current
- Logic-Controlled Shutdown


## APPLICATIONS

- Flash Memory Vpp Generators
- 3 V to 5 V Converters
- 5 V to 12 V Converters
- Disk Drives
- PC Plug-In Cards
- Peripherals
- Battery-Powered Equipment


## DESCRIPTION

The LT1109A is a simple step-up DC-to-DC converter. The 8-pin DIP or SOIC devices require only four external components to construct a complete DC-to-DC converter. Current drain is just $320 \mu \mathrm{~A}$ at no load, making the device ideal for cost-sensitive applications where standby current must be kept to a minimum.

The LT1109A-12 can deliver 12 volts at up to 140 mA from a 5 volt supply, enough power to program four Flash Memory chips simultaneously. The LT1109A-5 can deliver 5 volts at up to 150 mA from a 2 volt input. The devices feature a SHUTDOWN pin that turns off the oscillator when taken low. The gated-oscillator design requires no frequency compensation components. High frequency 120 kHz operation permits the use of small surface mount inductors and capacitors.

## TYPICAL APPLICATION

All Surface Mount
Flash Memory Vpp Generator

† SUMIDA CD54-270K

* MATSUO 267M1602226 OR EQUIVALENT
** MATSUO 267M1602476 OR EQUIVALENT

Output Current


## ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION

|  |  | ORDER PART NUMBER |
| :---: | :---: | :---: |
|  |  | LT1109ACN8 |
| N8 PACKAGE <br> 8-LEAD PLASTIC DIP <br> * FIXED VERSIONS |  | LT1109ACN8-5 <br> LT1109ACN8-12 |
| TOP VIEW |  | LT1109ACS8 LT1109ACS8-5 LT1109ACS8-12 |
|  |  |  |
|  |  |  |  |

## ELECTRICAL CHARACTGRISTICS

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{1 \mathrm{~N}}=3 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | Quiescent Current | Switch Off | $\bullet$ |  | 320 | 450 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage |  | $\bullet$ | 2 |  | 9 | V |
|  | Comparator Trip Point Voltage | LT1109A | $\bullet$ | 1.20 | 1.25 | 1.30 | V |
| Vout | Output Sense Voltage | LT1109A-5; 3V $\leq \mathrm{V}_{\mathbb{N}} \leq 5 \mathrm{~V}$ | $\bullet$ | 4.75 | 5.00 | 5.25 | V |
|  |  | LT1109A-12; $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 12 \mathrm{~V}$ | $\bullet$ | 11.52 | 12.00 | 12.55 | V |
|  | Comparator Hysteresis | LT1109A | $\bullet$ |  | 8 | 12.5 | mV |
|  | Output Voltage Ripple | LT1109A-5 | $\bullet$ |  | 25 | 50 | mV |
|  |  | LT1109A-12 | $\bullet$ |  | 60 | 120 | mV |
| fosc | Oscillator Frequency |  |  |  | 120 |  | kHz |
| $\mathrm{tan}^{\text {N }}$ | Switch On Time |  |  |  | 5.6 |  | $\mu \mathrm{s}$ |
| DC | Duty Cycle | Full Load |  |  | 67 |  | \% |
| $V_{\text {CESAT }}$ | Switch Saturation Voltage | $\begin{aligned} & \text { Isw }=1 \mathrm{~A} \\ & \text { LT1109A-12: } \mathrm{V}_{1 N}=5 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.7 \\ & 0.8 \end{aligned}$ |  | V |
|  | Switch Leakage Current |  |  |  | 1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | SHUTDOWN Pin High |  | $\bullet$ | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | SHUTDOWN Pin Low |  | $\bullet$ |  |  | 0.8 | V |
| $\underline{I_{1 H}}$ | SHUTDOWN Pin Input Current | $\mathrm{V}_{\text {SHUTDOWN }} \geq 2.0 \mathrm{~V}$ | $\bullet$ |  |  | 10 | $\mu \mathrm{A}$ |
| IL | $\overline{\text { SHUTDOWN Pin Input Current }}$ | OV $\leq \mathrm{V}_{\text {SHUTDOWN }} \leq 0.8 \mathrm{~V}$ | $\bullet$ |  |  | 20 | $\mu \mathrm{A}$ |

The - denotes the specifications which apply over the full operating temperature range.

## features

- S0-8 package-standard pin-out
- Offset Voltage-prime grade
- Offset Voltage-low cost grade(incl. S0-8) $75 \mu \mathrm{~V}$ Max
- Offset Voltage Drift
- Input Bias Current
- 0.1 Hz to 10 Hz Noise
- Supply Current per amplifier
- CMRR
- Voltage Gain
$0.5 \mu \mathrm{Vp}-\mathrm{p}, 2.2 \mathrm{pAp}-\mathrm{p}$ $400 \mu \mathrm{~A}$ Max
120dB Min
1 Million Min
- Guaranteed Specs with $\pm 1.0 \mathrm{~V}$ Supplies
- Guaranteed Matching Specifications


## APPLICATIONS

- Picoampere/Microvolt Instrumentation
- Two and Three Op Amp Instrumentation Amplifiers
- Thermocouple and Bridge Amplifiers
- Low Frequency Active Filters
- Photo Current Amplifiers
- Battery Powered Systems


## DESCRIPTION

The LT1112 dual and LT1114 quad op amps achieve a new standard in combining low cost and outstanding precision specifications.

The performance of the selected prime grades matches or exceeds competitive devices. In the design of the LT1112/ LT1114, however, particular emphasis has been placed on optimizing performance in the low cost plastic and SO packages. For example, the $75 \mu \mathrm{~V}$ maximum offset voltage in these low cost packages is the lowest on any dual or quad, non-chopper op amp.

The LT1112 and LT1114 also provide a full set of matching specifications, facilitating their use in such matching dependent applications as two and three op amp instrumentation amplifiers.

Another set of specifications are furnished at $\pm 1 \mathrm{~V}$ supplies. This, combined with the low $290 \mu \mathrm{~A}$ supply current per amplifier, allow the LT1112/LT1114 to be powered by two nearly discharged AA cells.

Protected by U.S. patents 4,575,685; 4,775,884 and 4,837,496.


## ABSOLUTG MAXIMUM RATINGS

Supply Voltage ......................................................................................................................................................................................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Differential Input Curre

Operating Temperature Range
LT1112AM/LT1112M
LT1114AM/LT1114M
$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT1112AC/LT1112C/LT1112S8
LT1114AC/LT1114C $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1112S8 |
|  | LT1112AMJ8 LT1112MJ8 LT1112ACJ8 LT1112CJ8 LT1112ACN8 LT1112CN8 |


|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1114AMJ <br> LT1114MJ <br> LT1114ACJ <br> LT1114CJ <br> LT1114ACN <br> LT1114CN |
| $\begin{array}{cc}\text { JPACKAGE } & \text { NPACKAGE } \\ \text { 14-LEADCERAMICDIP } & \text { 14-EADPLASTICDIP }\end{array}$ |  |

electrical characteristics
$\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathbf{O V}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


ELECTRICAL CHARACTERISTICS $\quad \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS | LT1112AM/AC LT1114AM/AC |  |  | LT1112M/C/S8 LT1114M/C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| CMRR | Common-Mode Rejection Ratio | $V_{C M}= \pm 13.5 \mathrm{~V}$ | 120 | 136 |  | 115 | 136 |  | dB |
| PSRR | Power Supply Rejection Ratio | $V_{S}= \pm 1.0 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ | 116 | 126 |  | 114 | 126 |  | dB |
| AVOL | Large Signal Voltage Gain | $\begin{aligned} & V_{0}= \pm 12 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega \\ & V_{0}= \pm 10 \mathrm{~V}, R_{L}=2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 1000 \\ & 450 \end{aligned}$ | $\begin{aligned} & 3000 \\ & 2000 \end{aligned}$ |  | $\begin{aligned} & 800 \\ & 600 \end{aligned}$ | $\begin{aligned} & 2500 \\ & 1800 \end{aligned}$ |  | $\mathrm{V} / \mathrm{mV}$ V/mV |
| $V_{\text {OUT }}$ | Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 11.5 \end{aligned}$ | $\begin{array}{r}  \pm 13.8 \\ \pm 13.0 \end{array}$ |  | $\begin{aligned} & \pm 13.0 \\ & \pm 11.5 \end{aligned}$ | $\begin{aligned} & \pm 13.8 \\ & \pm 13.0 \end{aligned}$ |  | V |
| SR | Slew Rate |  | 0.12 | 0.18 |  | 0.12 | 0.18 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| GBW | Gain-Bandwidth Product | $\mathrm{f}_{0}=10 \mathrm{kHz}$ | 450 | 650 |  | 450 | 650 |  | kHz |
| $\mathrm{I}_{\mathrm{S}}$ | Supply Current Per Amplifier | $V_{S}= \pm 1.0 \mathrm{~V}$ |  | $\begin{aligned} & 320 \\ & 290 \end{aligned}$ | $\begin{aligned} & 400 \\ & 370 \end{aligned}$ |  | $\begin{aligned} & 320 \\ & 290 \end{aligned}$ | $\begin{aligned} & 450 \\ & 420 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\triangle V_{\text {OS }}$ | Offset Voltage Match |  |  | 30 | 75 |  | 35 | 120 | $\mu \mathrm{V}$ |
| $\Delta \\|_{B+}$ | Non-Inverting Bias Current Match |  |  | $\pm 80$ | $\pm 450$ |  | $\pm 80$ | $\pm 450$ | pA |
| $\triangle$ CMRR | Common-Mode Rejection Match |  | 115 | 132 |  | 110 | 130 |  | dB |
| $\triangle$ PSRR | Power Supply Rejection Match |  | 112 | 125 |  | 110 | 125 |  | dB |

# PRREMNONARY LTII21-5 Micropower Low Dropout Regulator 

April 1992

## features

- 0.4V Dropout Voltage
- 150mA Output Current
- $30 \mu \mathrm{~A}$ Quiescent Current
- 5V Trimmed Output Voltage
- Controlled Quiescent Current in Dropout
- Shutdown Available in 8 -Pin Pkg.
- 16 1 A Quiescent Current in Shutdown
- Stable With $0.33 \mu \mathrm{~F}$ Output Capacitor
- Reverse Battery Protection
- No Reverse Output Current


## APPLICATIONS

- Low Current Regulator
- Regulator for Battery Powered Systems
- Post Regulator for Switching Supplys


## DESCRIPTION

The LT1121-5 is a Micropower Low Dropout Regulator with shutdown. The device is capable of supplying over 150 milliamps of output current with a dropout voltage of 0.4 V at maximum output. For use in battery powered systems the low quiescent current, 30 microamps operating and 16 microamps in shutdown, makes it an ideal choice. Also the quiescent current does not rise in dropout as it does with many other low dropout PNP regulators.

Other features of the LT1121-5 include the ability to operate with very small output capacitors. It is stable with only $0.33 \mu \mathrm{~F}$ on the output while most older devices require between $1 \mu \mathrm{~F}$ and $100 \mu \mathrm{~F}$ for stability. Small ceramic capacitors can be used, enhancing manufacturability. Also the input may be connected to ground or a reverse voltage without reverse current flow from output to input. This makes the LT1121-5 ideal for back-up power situations where the output is held high and the input is at ground or reversed. Only $16 \mu \mathrm{~A}$ will flow from the output pin to ground.

## TYPICAL APPLICATION

5V BATTERY POWERED SUPPLY WITH SHUTDOWN


Dropout Voltage


## ABSOLUTE MAXIMUM RATINGS

Input Voltage

$\qquad$

Shutdown InputVoltage *
Output Short Circuit Duration
Operating Junction Temperature RangeLT1121M.
$\qquad$ $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT1121C $0^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) .............. $300^{\circ} \mathrm{C}$

PACKAGEORDER INFORMATION


ELECTRICAL CHARACTERISTICS

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Regulated Output Voltage | $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}, \mathrm{Tj}=25^{\circ} \mathrm{C}$ |  | 4.925 | 5.000 | 5.075 | V |
|  | $6 \mathrm{~V}<\mathrm{V}_{1 \times}<20 \mathrm{~V}, 1 \mathrm{~mA}<\mathrm{l}_{\text {OUT }}<100 \mathrm{~mA}$ | $\bullet$ | 4.850 |  | 5.100 | V |
|  | $6 \mathrm{~V}<\mathrm{V}_{\text {IN }}<20 \mathrm{~V}, 1 \mathrm{~mA}<1$ OUT $<150 \mathrm{~mA}$ | $\bullet$ | 4.800 |  | 5.100 | V |
| Line Regulation | $\Delta \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ to $20 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ | $\bigcirc$ |  | 1 | 10 | mV |
| Load Regulation | $\Delta l_{\text {load }}=1 \mathrm{~mA}$ to $150 \mathrm{~mA}, \mathrm{Tj}=25 \mathrm{C}$ |  |  | $-0.005-0.007$ |  | $\% / \mathrm{mA}$ |
|  | $\Delta l_{\text {load }}=1 \mathrm{~mA}$ to 150 mA | $\bullet$ |  | -0.008-0.012 |  | $\% / \mathrm{mA}$ |
| Dropout Voltage | $\mathrm{l}_{\text {load }}=50 \mathrm{~mA}$ | $\bullet$ |  | 0.30 | 0.50 | V |
|  | $1_{\text {load }}=100 \mathrm{~mA}$ | $\bullet$ |  | 0.37 | 0.60 | V |
|  | $1_{\text {load }}=150 \mathrm{~mA}$ | $\bullet$ |  | 0.42 | 0.70 | V |
| Ground Pin Current | $\mathrm{I}_{\text {load }}=0 \mathrm{~mA}, \mathrm{~V}_{10}=5 \mathrm{~V}$ | - |  | 30 | 45 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {load }}=1 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{~N}}=5 \mathrm{~V}$ | $\bullet$ |  | 90 | 130 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {load }}=50 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{~N}}=5 \mathrm{~V}$ | $\bullet$ |  | 2.0 | 2.5 | mA |
|  | $\mathrm{I}_{\text {load }}=100 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{~N}}=5 \mathrm{~V}$ | $\bullet$ |  | 5.0 | 8.0 | mA |
|  | $\mathrm{I}_{\text {load }}=150 \mathrm{~mA}, \mathrm{~V}_{1 N}=5 \mathrm{~V}$ | $\bullet$ |  | 10.0 | 15.0 | mA |
| Input Pin Reverse Leakage Current | $V_{\text {IN }}=-20 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ | - |  |  | 1.0 | mA |
| Reverse Output Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ |  |  | 16 | 25 | $\mu \mathrm{A}$ |
| Shutdown Threshold | $V_{\text {OUT }}=$ off to on | $\bullet$ |  | 1.2 | 3.0 | V |
|  | $\mathrm{V}_{\text {OUT }}=$ on to off | $\bullet$ | 0.2 | 0.75 |  | V |
| Shutdown Pin Current | $\mathrm{V}_{\text {SHDN }}=0 \mathrm{~V}$ | $\bullet$ |  | 6 | 10 | $\mu \mathrm{A}$ |
| Quiescent Current in Shutdown | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}, \mathrm{~V}_{\text {SHDN }}=0 \mathrm{~V}$ | $\bullet$ |  | 16 | 25 | $\mu \mathrm{A}$ |
| Ripple Rejection | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}, \mathrm{I}_{\text {load }}=0.1 \mathrm{~A}, \mathrm{~V}_{\text {RIPPLE }}=0.5 \mathrm{~V}$ p-p | $\bullet$ | 50 | 58 |  | dB |
| Current Limit | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}=7 \mathrm{~V}$ |  |  | 220 | 500 | mA |

The denotes specifications which apply over the operatingtemperature
range.

## features

- Extremely Low Dropout
- Low Cost
- Fixed 2.85V Output, Trimmed to $\pm 1 \%$
- $600 \mu \mathrm{~A}$ Quiescent Current
- 3-Pin T0-92 Package
- 8-Pin SOIC Package
- 1 mV Line Regulation
- 2 mV Load Regulation
- Thermal Limit


## DESCRIPTION

The LT1123-2.85 is a 3-pin bipolar device designed to be used in conjunction with a discrete PNP power device to form an inexpensive low dropout regulator. The LT1123-2.85 consists of a trimmed bandgap reference, error amplifier, and a driver circuit capable of sinking up to 70 mA of base current from the external PNP pass device. The LT1123-2.85 is designed to be used in SCSI-2 Active Terminator circuits. It is designed to provide a fixed output voltage of 2.85 V , at output currents of up to 1 A .

The drive pin of the device can pull down to 2 V at $70 \mathrm{~mA}(1.4 \mathrm{~V}$ at 10 mA ). This allows a resistor to be used to limit the base drive available to the PNP. This resistor also minimizes the power dissipation in the LT1123-2.85. The drive current of the device is folded back as the feedback pin approaches ground to further limit the available drive current under short circuit conditions.

Total quiescent current for the device is only $600 \mu \mathrm{~A}$. The device is available in a low cost T0-92 package, and an 8-pin SOIC package.

## TYPICAL APPLICATION



Dropout Voltage


T1123.285•TA02

## ABSOLUTE MAXIMUUM RATINGS

Drive Pin Voltage (VDRIVE to Ground) 15 V
Feedback Pin Voltage (VFB to Ground) ...........................15V
Operating Temperature Range $\qquad$ $0^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$ Storage Temperature Range ....................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) $\qquad$

PACKAGE/ORDER INFORMATION


## ELECTRICAL CHARACTERISTICS

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | $\mathrm{I}_{\text {DRIVE }}=10 \mathrm{~mA}$ | 2.82 | 2.85 | 2.88 | V |
|  | $\begin{aligned} & 10 \mathrm{~mA} \leq I_{\text {DRIVE }} \leq 50 \mathrm{~mA} \\ & 3 \mathrm{~V} \leq V_{\text {DRIVE }} \leq 10 \mathrm{~V} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq 100^{\circ} \mathrm{C} \end{aligned}$ | 2.79 | 2.85 | 2.91 | V |
| Feedback Pin Bias Current | $\mathrm{V}_{\mathrm{FB}}=2.85 \mathrm{~V}$ |  | 300 | 500 | $\mu \mathrm{A}$ |
| Drive Current | $\begin{aligned} & V_{\mathrm{FB}}=2.95 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{FB}}=2.70 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | 0.45 70 40 | $\begin{aligned} & 1.0 \\ & 100 \\ & \hline \end{aligned}$ | mA <br> mA mA |
| Drive Pin Saturation Voltage | $\begin{aligned} & I_{\text {DRIVE }}=10 \mathrm{~mA} \\ & I_{\text {DRIVE }}=50 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 1.4 \\ & 1.7 \end{aligned}$ |  | V V |
| Line Regulation $\Delta \mathrm{V}_{\text {OUT }}$ | $3 \mathrm{~V}<\mathrm{V}_{\text {DRIVE }}<10 \mathrm{~V}$ |  | 0.3 | $\pm 10$ | mV |
| Load Regulation | $\Delta l_{\text {DRIVE }}=10$ to 50 mA |  | -2 | -20 | mV |
| Temperature Coeffcient $\Delta V_{\text {OUT }}$ |  |  | 0.2 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

## SIMPLIFIGD BLOCK DIAGRAM



## features

- Available in 8-pin SO Package
- Gain-BandwidthProduct
- Slew Rate

20MHz Typ
6V/us Typ
$4.5 \mathrm{~V} / \mu \mathrm{s}$ Min

- Voltage and Current Noise $100 \%$ Tested
- Voltage Noise
- Offset Voltage
1.1nV/VHz Max at 1 kHz $0.85 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ Typ at 1 kHz $1.0 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ Typ at 10 Hz $35 n V p-p$ Typ, 0.1 Hz to 10 Hz
- Voltage Gain
- Drift with Temperature


## APPLICATIONS

- Low Noise Frequency Synthesizers
- High Quality Audio
- Infrared Detectors
- Accelerometer and Gyro Amplifiers
- $350 \Omega$ Bridge Signal Conditioning
- Magnetic Search Coil Amplifiers
- Hydrophone Amplifiers


## Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Op Amp <br> April 1992

## DESCRIPTION

The LT1128 is a unity gain stable version of the LT1028 op amp with a typical slew rate of $6 \mathrm{~V} / \mu \mathrm{s}$ and a typical gain bandwidth product of 20 MHz (measured at 200 kHz ). None of the DC specifications of the LT1028 were sacrificed to make the LT1128. 1 kHz noise is $0.85 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ and $1.0 \mathrm{n} / \sqrt{ } \mathrm{Hz}$ at 10 Hz noise. This ultra low noise is combined with true precision parameters, $\left(0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ drift, $10 \mu \mathrm{~V}$ offset voltage, 30 million voltage gain).

The LT1128's voltage noise is less than the noise of a $50 \Omega$ resistor. Therefore, even in very low source impedance transducer or audio amplifier applications, the LT1128's contribution to total system noise will be negligible.

The LT1128 is available in the S08 package for high density boards.


Voltage Noise vs Frequency


## FEATURES

- 0.4V Dropout Voltage
- 500 mA Output Current ( 700 mA peak)
- $50 \mu \mathrm{~A}$ Quiescent Current
- $2.85 \mathrm{~V}, 3.3 \mathrm{~V}$, and 5 V Trimmed Output Voltages
- Controlled Quiescent Current in Dropout
- Shutdown Pin
- $30 \mu \mathrm{~A}$ Quiescent Current in Shutdown
- Stable With $3.3 \mu \mathrm{~F}$ Output Capacitor
- Reverse Battery Protection
- No Reverse Output Current


## APPLICATIONS

- Low Current Regulator
- Regulator for Battery Powered Systems
- Post Regulator for Switching Supplys


## DESCRIPTION

The LT1129 is a Micropower Low Dropout Regulator with shutdown. The device is capable of supplying over 500 milliamps of output current with a dropout voltage of 0.4 V at maximum output. For use in battery powered systems the low quiescent current, 50 microamps operating and 30 microamps in shutdown, makes it anideal choice. Also the quiescent current does not rise in dropout as it does with many other low dropout PNP regulators.

Otherfeatures of the LT1129 include the ability to operate with small output capacitors. It is stable with only $3.3 \mu \mathrm{~F}$ on the output while most older devices require between $10 \mu \mathrm{~F}$ and $100 \mu \mathrm{~F}$ for stability. Also the input may be connected to ground or a reverse voltage without reverse current flow from output to input. This makes the LT1129 ideal for back-up power situations where the output is held high and the input is at ground or reversed. Only $16 \mu \mathrm{~A}$ will flow from the output pin to ground. The device is available in 5-lead T0-220 and surface mount DD packages.

## TYPICAL APPLICATION



Dropout Voltage


## Advanced Low Power <br> $5 V$ RS232 Transceiver with Small Capacitors

June, 1992

## feATURES

- ESD Protection over $\pm \mathbf{1 0 k V}$
- Uses Small Capacitors ( $0.1 \mu \mathrm{~F}, 0.2 \mu \mathrm{~F}$ )
- 1 $\mu \mathrm{A}$ Supply Current in SHUTDOWN
- Pin Compatible with LT1137
- Operates to 120 kb aud
- CMOS Comparable Low Power-60mW
- Operates from a Single 5V Supply
- Easy PC layout-Flow Through Architecture
- Rugged Bipolar Design
- Outputs assume a High Impedance State When Off or Powered Down
- Improved Protection-RS232 I/O Lines Can be Forced to $\pm 30 \mathrm{~V}$ Without Damage
- Output Overvoltage Does Not Force Current Back Into Supplies
- Absolutely No Latchup
- Available in SO Package


## APPLICATIONS

- Notebook Computers
- Palmtop Computers


## DESCRIPTION

The LT1137A is a 3 driver, 5 receiver RS232 transceiver, pin compatible with the LT1137 - offering performance improvements and two SHUTDOWN modes. The LT1137A's charge pump is designed for extended compliance, and can deliver over 40 mA of load current. Supply current is typically 12 mA - competitive with similar CMOS devices. An advanced driver output stage operates up to 120kbaud while driving heavy capacitive loads.
The LT1137A is fully compliant with all EIA-RS232 specifications. Special bipolar construction techniques protect the drivers and receivers beyond the fault conditions stipulated for RS232. Driver outputs and receiver inputs can be shorted to $\pm 30 \mathrm{~V}$ without damaging the device or the power supply generator. In addition, the RS232 I/0 pins are resilient to multiple $\pm 10 \mathrm{kV}$ ESD strikes.

The transceiver has two shutdown modes. One mode disables the drivers and the charge pump, the other shuts down all circuitry. While shut down, the drivers and receivers assume high impedance output states.

## Typical Application



## abSOLUTEMAXIMUM RATINGS

(Note 1)
Supply Voltage (Vcc) ............................................... 6 V
V+................................................................... +13.2 V
V- .....................................................................-13.2V
Input Voltage
Driver $\mathrm{V}+$ to V -
Receiver ............................................. +30 V to -30V
Output Voltage
Driver
$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Receiver $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Short Circuit Duration
V+ 30s
V30s
Driver Output ................................................Indefinite
Receiver Output Indefinite
Operating Temperature Range
LT1137AM $\qquad$ $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT1137AM ........................................ $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
LT1137AC $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

## Storage Temperature Range

$\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) ............... $300^{\circ} \mathrm{C}$

## PACKAGEOORDERINFORMATION



## ELECTRICAL CHARACTERISTICS (Note2)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Generator |  |  |  |  |  |  |
| V+Output |  |  |  | 8.6 |  | V |
| V-Output |  |  |  | -7.8 |  | V |
| Supply Current (V) ${ }_{\text {CC }}$ ) | (Note 3) |  |  | 12 | 17 | mA |
| Supply Current when OFF ( $\mathrm{V}_{\mathrm{CC}}$ ) | SHUTDOWN $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ (Note 4) <br> SHUTDOWN $0^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 70^{\circ} \mathrm{C}$ <br> DRIVERDISABLE | $\bullet$ |  | $\begin{aligned} & 0.001 \\ & 0.001 \\ & 4 \end{aligned}$ | $\begin{aligned} & 0.10 \\ & 0.010 \end{aligned}$ | mA <br> mA <br> mA |
| Supply Rise Time SHUTDOWN to Turn On | $\begin{aligned} & \mathrm{C} 1, \mathrm{C} 2, \mathrm{C}+\mathrm{C}-=1.0 \mathrm{uF} \\ & \mathrm{C}+, \mathrm{C}-=0.1 \mu \mathrm{~F}, \mathrm{C} 1, \mathrm{C} 2=0.2 \mu \mathrm{~F} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 2 \\ & 0.2 \\ & \hline \end{aligned}$ |  | ms ms |
| ON/OFF Pin Thresholds | Input Low Level (Device SHUTDOWN) Input High Level (Device Enabled) | $\bullet$ | 2.0 | $\begin{aligned} & 1.4 \\ & 1.4 \end{aligned}$ | 0.8 | V |
| ON/OFF Pin Current | OV $\leq \mathrm{V}_{\text {ON/OFF }} \leq 5 \mathrm{~V}$ | $\bullet$ | -15 |  | 80 | $\mu \mathrm{A}$ |
| Driver Disable Pin Thresholds | Input Low Level (Drivers Enabled) Input High Level (Drivers Disabled) | $\bullet$ | 2.0 | $\begin{aligned} & 1.4 \\ & 1.4 \\ & \hline \end{aligned}$ | 0.8 | V |
| DRIVER DISABLEPinCurrent | $0 \mathrm{~V} \leq \mathrm{V}_{\text {dRIVER DISABLE }} \leq 5 \mathrm{~V}$ | $\bullet$ | -10 |  | 500 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS (Noter)

| PARAMETER | CONDITIONS |  | MIN | TYP | MaX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Any Driver |  |  |  |  |  |  |
| Output Voltage Swing | Load = 3k to GND Positive Negative | $0$ | $\begin{array}{r} 5.0 \\ -5.0 \end{array}$ | $\begin{array}{r} 7.3 \\ -6.5 \end{array}$ |  | V |
| Logic Input Voltage Level | Input Low Level ( $\mathrm{V}_{\text {Out }}=\mathrm{High}$ ) <br> Input High Level (VOUT=Low) | $\bullet$ | 2.0 | $\begin{aligned} & 1.4 \\ & 1.4 \end{aligned}$ | 0.8 | V |
| Logic Input Current | $0.8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 2.0 \mathrm{~V}$ | $\bullet$ |  | 5 | 20 | $\mu \mathrm{A}$ |
| Output Short Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | $\pm 17$ |  | mA |
| Output Leakage Current | SHUTDOWN $\mathrm{V}_{\text {OUT }}= \pm 30 \mathrm{~V}$ (Note 4) | - |  | 10 | 100 | $\mu \mathrm{A}$ |
| Slew Rate | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=51 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF} \end{aligned}$ |  | 4 | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | 30 | $\begin{aligned} & \mathrm{V} / \mu \mathrm{s} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |
| Propagation Delay | Output Transition H HL $^{2}$ High to Low (Note 5) Output Transition t $_{\text {LH }}$ Low to High |  |  | $\begin{aligned} & 0.6 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.3 \end{aligned}$ | $\mu S$ $\mu S$ |
| Any Receiver |  |  |  |  |  |  |
| Input Voltage Thresholds | Input Low Threshold (V $\mathrm{V}_{\text {OUT }}=\mathrm{High}$ ) <br> Input High Threshold (VOUT = Low) |  | 0.8 | $\begin{gathered} 1.3 \\ 1.7 \end{gathered}$ | 2.4 | V |
| Hysteresis |  | - | 0.1 | 0.4 | 1.0 | V |
| Input Resistance |  |  | 3 | 5 | 7 | k $\Omega$ |
| Output Voltage | $\begin{aligned} & \text { Output Low, } \mathrm{i}_{\text {OUT }}=-1.6 \mathrm{~mA} \\ & \text { Output High, } \mathrm{i}_{\text {OUT }}=160 \mu \mathrm{~A}\left(\mathrm{~V}_{C C}=5 \mathrm{~V}\right) \end{aligned}$ | $\bullet$ | 3.5 | $\begin{aligned} & 0.2 \\ & 4.2 \end{aligned}$ | 0.4 | V |
| Ouput Leakage Current | SHUTDOWN (Note) $0 \leq V_{\text {OUT }} \leq V_{\text {CC }}$ | $\bullet$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| Output Short Circuit Current | Sinking Current, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ <br> Sourcing Current, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | $\begin{array}{r} -10 \\ 10 \end{array}$ | $\begin{array}{r} -20 \\ 20 \end{array}$ |  | mA |
| Propagation Delay | Output Transition thL High to Low (Note 6) Output Transition tLH $_{\text {Low }}$ to High |  |  | $\begin{aligned} & 250 \\ & 350 \end{aligned}$ | $\begin{aligned} & 600 \\ & 600 \end{aligned}$ | nS |

The denotes specifications whichapply over the operatingtemperature range. $\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right.$ f or commercial grade, $-40^{\circ} \mathrm{C} \leq T_{A} \leq 85^{\circ} \mathrm{C}$ for industrial grade, and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ for military grade.)
Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.
Note 2: Testing done at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{V}_{O N / O F F}=3 \mathrm{~V}$.
Note 3: Supply current is measured with driver and receiver outputs unloaded and the driver inputs tied high.

Note 4: Supply current measurements in SHUTDOWN are performed with $V_{O N / O F F}=0.1 \mathrm{~V}$. Supply current measurements using DRIVER DISABLE are performed with $\mathrm{V}_{\text {DRIVER DISABLE }}=3 \mathrm{~V}$.
Note 5:For driver delay measurements, $\mathrm{R}_{\mathrm{L}}=3 \mathrm{k}$ and $\mathrm{C}_{\mathrm{L}}=51 \mathrm{pF}$. Trigger points are set between the driver's input logic threshold and the output transition to the zero crossing. ( $\mathrm{t}_{\mathrm{HL}}=1.4 \mathrm{~V}$ to OV and $\mathrm{t}_{\mathrm{LH}}=1.4 \mathrm{~V}$ to OV ) Note 6:For receiver delay measurements, $C_{L}=51 \mathrm{pF}$. Trigger points are set betweenthe receiver's inputlogic threshold and the outputtransition to standard TTL/CMOS logicthreshold. ( $\mathrm{t}_{\mathrm{HL}}=1.3 \mathrm{~V}$ to 2.4 V and $\mathrm{t}_{\mathrm{L}}=1.7 \mathrm{~V}$ to 0.8 V )

## PIN FUNCTIONS

$V_{C c}$ : +5 V Input supply pin. Supply current drops to zero in the SHUTDOWN mode. This pin should be decoupled with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
GND: Ground Pin.
$\mathrm{On} / \mathrm{Off}$ : Controls the operation mode of the device and is TTLCMOS compatible. A logic low puts the device in the SHUTDOWN mode which reduces input supply current to zero and places the all of the drivers and receivers in high impedance state. Alogic high fully enables the transceiver.
DRIVER DISABLE: This pin provides an alternate control for the charge pump and RS232 drivers. A logic high on this pin shuts down the charge pump and places all drivers in a high impedance state. Supply current drops to 4 mA (typ) with Driver Disable active. All receivers remain active under these conditions. Floating the driver disable pin or driving it to a logic low level fully enables the transceiver.
$\mathrm{V}_{+}$: Positive supply output (RS232 drivers). $\mathrm{V}_{+} \sim 2 \mathrm{~V}_{\mathrm{CC}}{ }^{-}$ 1.5 V . This pin requires an external capacitor $\mathrm{C} \geq 0.1 \mu \mathrm{~F}$ for charge storage. The capacitor may be tied to ground or +5 V . The $\mathrm{V}+$ output is short circuit proof for 30 seconds. With multiple transceivers, the $V+$ and $V$ - pins may be paralleled into common capacitors. For large numbers of transceviers, increasing the size of the shared common storage capacitors is recommended to reduce ripple.
V -: Negative supply output (RS232 drivers). V - $\approx-\left(2 \mathrm{~V}_{\mathrm{CC}} 2.5 \mathrm{~V}\right.$ ). This pin requires an external capacitor $\mathrm{C} \geq 0.1 \mu \mathrm{Ffor}$ charge storage. V - is short circuit proof for 30 seconds.

C1+;C1-;C2+;C2-: Commutating capacitor inputs. These pins require two external capacitors $\mathrm{C} \geq 0.2 \mu \mathrm{~F}$. One from $\mathrm{C} 1+$ to $\mathrm{C} 1-$, and another from $\mathrm{C} 2+$ to $\mathrm{C} 2-$. To maintain charge pump efficiency, the capacitor's effective series resistance should be less than 2 Ohms. For $\mathrm{C}_{2} 1 \mu \mathrm{~F}$, low ESR tantalum capacitors work well in this application, although small value ceramic capacitors may be used with a minimal reduction in charge pump compliance. In applications where larger postive voltages are available, such as +12 V , C1 may be omitted and the positive voltage may be connected directly to the $\mathrm{C} 1+$ pin. Inthis mode of operation, the $V+$ pin should be decoupled with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.

DRIVERIN: RS232 driverinput pins. Inputs are TTLCMOS compatible. Inputs should not be allowed to float. Tie unused inputs to $\mathrm{V}_{\mathrm{CC}}$.
DRIVER OUT: Driver outputs at RS232 voltage levels. Outputs are in ahighimpedance state when in SHUTDOWN mode, $\mathrm{V}_{\mathrm{CC}}=\mathrm{OV}$, or when the driver disable pin is active. Outputs are fully short circuit protected from V-+30V to $\mathrm{V}+-30 \mathrm{~V}$ with power on, off, SHUTDOWN, or in disabled mode. Typical breakdowns are $\pm 45 \mathrm{~V}$. Applying higher voltages will not damage the device if the overdrive is moderately current limited. Although the outputs are protected, short circuits on one output can load the power supply generator and may disrupt the signal levels of the other outputs. The driver outputs are protected against ESD to $\pm 10 \mathrm{kV}$ for human body model discharges.
RX IN: Receiver inputs. These pins accept RS232 level signals $( \pm 30 \mathrm{~V})$ into a protected 5 kO hm terminating resistor. The receiverinputs are protected against ESD to $\pm 10 \mathrm{kV}$ forhuman body model discharges. Each receiver provides 0.4 V of hysteresis for noise immunity.

RX OUT: Receiver outputs with TTL/CMOS voltage levels. Outputs are inahighimpedance stage when in SHUTDOWN modetoallow dataline sharing. Outputs arefully shortcircuit protected to ground or $\mathrm{V}_{\mathrm{CC}}$ with the power on, off, or in SHUTDOWN mode.

ESD Test Circuit


## features

- High Voltage Operation $\pm 18 \mathrm{~V}$ Max
- No External Components Required
- Maximum Offset Voltage $5 \mu \mathrm{~V}$
- Maximum Offset Voltage Drift $0.05 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- Low Noise $1.5 \mu \mathrm{Vp}-\mathrm{p}(0.1 \mathrm{~Hz}$ to 10 Hz$)$
- Minimum Voltage Gain 140dB
- Minimum CMRR 120 dB
- Minimum PSRR 120dB
- Low Supply Current $0.8 \mathrm{~mA} / A m p l i f i e r$
- Single Supply Operation 4.75 V to 36 V
- Input Common Mode Range Includes Ground
- Typical Overload Recovery Time 20 ms


## APPLICATIONS

- Strain Gauge Amplifiers
- Instrumentation Amplifiers
- Electronic Scales
- Medical Instrumentation
- Thermocouple Amplifiers
- High Resolution Data Acquisition


## DESCRIPTION

The LTC1151 is a high voltage, high performance dual chopper stabilized operational amplifier. The two sample-and-hold capacitors per amplifier required externally by other chopper amplifiers are integrated on-chip. The LTC1151 also incorporates proprietary high-voltage CMOS structures which allow operation at up to 36 V total supply voltage.
The LTC1151 has a typical offset voltage of $0.5 \mu \mathrm{~V}$, drift of $0.01 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}, 0.1 \mathrm{~Hz}$ to 10 Hz input noise voltage of $1.5 \mu \mathrm{~V} \mathrm{p}-\mathrm{p}$, and a typical voltage gain of 180 dB . It has a slew rate of $3 \mathrm{~V} /$ $\mu \mathrm{s}$ and a gain-bandwidth product of 2.5 MHz with a supply current of 0.9 mA per amplifier. Overload recovery times from positive and negative saturation are 3 ms and 20 ms , respectively.
The LTC1151 is available in standard plastic 8 -pin DIP package, as well as a 16 -pin wide-body S0. The LTC1151 is pin compatible with industry standard dual op amps and runs from standard $\pm 15 \mathrm{~V}$ bipolar supplies, allowing it to plug in to most standard bipolar op amp sockets while offering significant improvement in DC performance.

## TYPICAL APPLICATION

High Voltage Instrumentation Amplifier


## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$)............................... 36 V Input Voltage (Note 2) $\qquad$ $\left(V^{+}+0.3 V\right)$ to $\left(V^{-}-0.3 V\right)$ Output Short Circuit Duration ........................ Indefinite
Burn-In Voltage 36 V
Operating Temperature Range
LTC1151C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec .) $\qquad$ $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION



## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ Operating Temperature Range, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1151C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MaX |  |
| $\mathrm{V}_{0}$ | Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 3) |  |  | $\pm 0.5$ | $\pm 5$ | $\mu \mathrm{V}$ |
| $\Delta V_{\text {OS }}$ | Average Offset Voltage Drift | (Note 3) |  |  | $\pm 0.01$ | $\pm 0.05$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| los | Input Offset Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - |  | $\pm 20$ | $\begin{aligned} & \pm 200 \\ & \pm 500 \end{aligned}$ | pA |
| $I_{B}$ | Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - |  | $\pm 10$ | $\begin{aligned} & \pm 100 \\ & \pm 500 \end{aligned}$ | pA PA |
| $\mathrm{E}_{\mathrm{N}}$ | Input Noise Voltage | 0.1 Hz to 10 Hz <br> 0.1 Hz to 1 Hz |  |  | $\begin{aligned} & 1.5 \\ & 0.5 \end{aligned}$ |  | $\begin{aligned} & \mu \vee p-p \\ & \mu \vee p-p \end{aligned}$ |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {CM }}=\mathrm{V}$ - to 12V |  | 110 | 130 |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ to $\pm 16 \mathrm{~V}$ |  | 120 | 145 |  | dB |
| V OUT | Maximum Output Voltage Swing | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{~K} \Omega \end{aligned}$ |  | $\pm 13.5$ | $\begin{aligned} & \pm 14.5 \\ & \pm 14.95 \\ & \hline \end{aligned}$ |  | V V |
| $\mathrm{I}_{\text {S }}$ | Supply Current per Amplifier | No Load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 0.9 | 1.5 | mA |
| F | Internal Sampling Frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 600 |  | Hz |

The • denotes specifications which apply over the full operating temperature range.
Note 1: Absolute Maximum Ratings are those values beyond which life of the device may be impaired.
Note 2: Connecting any pin to voltages greater than $\mathrm{V}+$ or less than V may cause destructive latch-up. It is recommended that no sources
operating from external supplies be applied prior to power-up of the LTC1151.
Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high-speed automatic test systems. $V_{0 S}$ is measured to a limit determined by test equipment capability.

## PRELIMANARY LTC 1164-5 Low Power 8th Order Butterworth Lowpass Filter

November 1991

## feATURES

- Butterworth or Bessel Response
- 4 mA Supply Current with $\pm 5 \mathrm{~V}$ Supplies
- fcutoff up to 20 kHz
- $100 \mu V_{\text {RMS }}$ Wideband Noise
- THD $<0.02 \%\left(50: 1, \mathrm{~V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2 \mathrm{~V}_{\mathrm{RMS}}\right)$
- Operates at Single 5V Supply with $1 \mathrm{~V}_{\text {RMS }}$ Input Range
- Operates up to $\pm 8 \mathrm{~V}$ Supplies
- TTLCMOS compatible clock input
- 8th Order Filter in a 14-pin Package
- No External Components


## APPLICATIONS

- Anti-Aliasing Filters
- Battery Operated Instruments
- Telecommunications Filters
- Smoothing Filters


## DESCRIPTION

The LTC1164-5 is a monolithic 8th order Butterworth lowpass filter featuring clock-tunable cutoff frequency and low power supply current ( 4 mA with $\pm 5 \mathrm{~V}$ supplies). Low power operation is achieved without compromising noise or distortion performance. Widebandnoise of the LTCC1164-5is below $100 \mu V_{\text {RMS }}$. With $\pm 7.5 \mathrm{~V}$ supplies the filter can handle input signals up to $2.2 V_{\text {RMS }}$ with $0.02 \%$ THD.

The LTC1164-5 approximates an 8th order Butterworth response with an fcLK to $f_{\text {Cutoff }}$ ratio of $100: 1$ (pin 10 to V -) or $50: 1$ (pin 10to $\mathrm{V}+$ and pin 1 shorted to pin 13). It approximates an 8th order Bessel response with an fclk to fcutoff ratio of 150:1 (pin 10 to gnd). The LTC1164-5 is pin compatible with the LTC1064-2.

The $1164-5$ can be clock tuned to a maximumf Cutoff $=20 \mathrm{kHz}$ with $\pm 7.5 \mathrm{~V}$ supplies, $\mathrm{f}_{\text {CUTOFF }}=10 \mathrm{kHz}$ with $\pm 5 \mathrm{~V}$ supplies, and $\mathrm{f}_{\text {CUTOFF }}=6 \mathrm{kHz}$ with $\pm 2.5 \mathrm{~V}$ supplies.

## TYPICAL APPLICATION

20kHz Anti-Aliasing Filter


WIDEBAND NOISE $=100 \mu V_{\text {RMS }}$
THD IN PASSBAND $<0.02 \%$ AT $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {RMS }}$
NOTE: THE CONNECTION FROM PIN 7 TO PIN 14 SHOULD BE MADE UNDER THE PACKAGE. FOR 50:1 OPERATION CONNECTPIN 1 TO PIN 13 AS SHOWN. FOR 100:1 OR 150:1 OPERATION PINS 1 AND 13SHOULD FLOAT. THE POWER SUPPLIES SHOULD BE BYPASSED BY A $0.1 \mu F$ CAPACITOR AS CLOSE TO THE PACKAGE AS POSSIBLE.

Frequency Response


## ABSOLUTG MAXIMUM RATINGS (Note 1)

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) $\qquad$ Burn-In Voltage 16 V Input Voltage (Note 2) ............ ( $\mathrm{V}^{+}+0.3 \mathrm{~V}$ ) to ( $\mathrm{V}^{-}-0.3 \mathrm{~V}$ ) Operating Temperature Range .................. $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Output Short Circuit Duration Indefinite Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Power Dissipation . 400 mW

Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION



## electrichl Characteristics

$V_{S}= \pm 7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{f}_{\mathrm{CLK}}=400 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=0$ operating Temperature Range, unless othenwise specified.

| PARAMETER | CONDITIONS |  | LTC1164-5C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MaX |  |
| Passband Gain $0.1 \mathrm{~Hz}-0.25 \mathrm{f}_{\text {cutoff }}$ | $\begin{aligned} & \mathrm{f}_{\text {IN }}=1 \mathrm{kHz}, 100: 1 \\ & \mathrm{f}_{\mathrm{IN}}=1 \mathrm{kHz}, 50: 1 \end{aligned}$ | $\bullet$ | $\begin{aligned} & -0.15 \\ & -0.20 \end{aligned}$ | $\begin{array}{r} -0.10 \\ 0.10 \\ \hline \end{array}$ | $\begin{aligned} & 0.25 \\ & 0.25 \end{aligned}$ | dB dB |
| Gain at $0.50 \mathrm{f}_{\text {cutoff }}$ (Note 3) | $\begin{aligned} & \mathrm{f}_{N_{N}}=2 \mathrm{kHz}, 100: 1 \\ & \mathrm{f}_{\mathrm{N}}=4 \mathrm{kHz}, 50: 1 \end{aligned}$ | $\bullet$ | $\begin{aligned} & -0.35 \\ & -0.15 \end{aligned}$ | $\begin{aligned} & -0.20 \\ & -0.10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.17 \\ & 0.30 \end{aligned}$ | dB $d B$ |
| Gain at 0.90f ${ }_{\text {cutoff }}$ (Note 3) | $\mathrm{f}_{\text {IN }}=3.6 \mathrm{kHz}, 100: 1$ | $\bullet$ | -2.5 | -1.90 | -1.0 | dB |
| Gain at 0.95 fcutoff ( $^{\text {(Note 3) }}$ | $\mathrm{f}_{\mathrm{IN}}=3.8 \mathrm{kHz}, 100: 1$ | $\bullet$ |  | -2.60 |  | dB |
| Gain at flutoff (Note 3) | $\begin{aligned} & f_{\text {IN }}=4 \mathrm{kHz}, 100: 1 \\ & \mathrm{f}_{\mathrm{IN}}=8 \mathrm{kHz}, 50: 1 \end{aligned}$ | $\bullet$ | $\begin{aligned} & -2.75 \\ & -2.75 \end{aligned}$ | $\begin{aligned} & -3.40 \\ & -3.80 \end{aligned}$ | $\begin{aligned} & -4.1 \\ & -4.2 \end{aligned}$ | dB dB |
| Gain at 1.44fcutoff (Note 3) | $\mathrm{f}_{\mathrm{IN}}=5.76 \mathrm{kHz}, 100: 1$ | $\bullet$ | -17.0 | -19.0 | -20.5 | dB |
| Gain at 2.0f Cutoff (Note 3) | $\mathrm{f}_{\mathrm{IN}}=8 \mathrm{kHz}, 100: 1$ | $\bullet$ | -41.0 | -43.0 | -45.0 | dB |
| Gain with $\mathrm{f}_{\text {CLK }}=20 \mathrm{kHz}$ | $\mathrm{f}_{\mathrm{IN}}=200 \mathrm{~Hz}, 100: 1$ | $\bullet$ | -2.75 | -3.40 | -4.50 | dB |
| Gain with $\mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ | $\begin{aligned} & f_{\text {CLK }}=400 \mathrm{kHz}, f_{\mathrm{f}_{N}}=2 \mathrm{kHz}, 100: 1 \\ & \mathrm{f}_{\mathrm{CLK}}=400 \mathrm{kHz}, \mathrm{f}_{\mathrm{IN}}=4 \mathrm{kHz}, 100: 1 \end{aligned}$ |  | $\begin{aligned} & -0.25 \\ & -2.0 \end{aligned}$ | $\begin{aligned} & -0.10 \\ & -3.40 \end{aligned}$ | $\begin{gathered} 0.35 \\ -4.2 \end{gathered}$ | dB dB |
| Input Frequency Range | $\begin{aligned} & 100: 1 \\ & 50: 1 \\ & \hline \end{aligned}$ |  |  |  |  | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| Maximum flck | $\begin{array}{\|l\|} \hline V_{S} \geq \pm 7.5 \mathrm{~V} \\ V_{S}= \pm 5.0 \mathrm{~V} \\ V_{S}= \pm 2.375 \mathrm{~V} \\ \hline \end{array}$ |  |  | $\begin{aligned} & 1.5 \\ & 1.0 \\ & 0.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Clock Feedthrough | Input at GND, $\mathrm{f} \geq \mathrm{f}_{\text {CLK }}$ |  |  | 200 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Wideband Noise | Input at GND, $1 \mathrm{~Hz} \leq \mathrm{f}<\mathrm{f}_{\text {CLK }}$ |  |  | $100 \pm$ |  | $\mu \mathrm{V}_{\text {RMS }}$ |

## eLECTRICAL CHARACTERISTICS

$V_{S}= \pm 7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{F}_{\mathrm{CLK}}=400 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=0$ Operating Temperature Range, unless otherwise specified.

| PARAMETER | CONDITIONS |  | LTC1164-5C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| Input Impedance |  |  |  | 100 |  | k $\Omega$ |
| Output DC Voltage Swing | $\begin{aligned} & V_{S}= \pm 2.375 \mathrm{~V} \\ & V_{S}= \pm 5.0 \mathrm{~V} \\ & V_{S}= \pm 7.5 \mathrm{~V} \\ & \hline \end{aligned}$ | $\bullet$ | $\begin{aligned} & \pm 1.25 \\ & \pm 3.70 \\ & \pm 5.40 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 1.5 \\ & \pm 4.10 \\ & \pm 5.90 \\ & \hline \end{aligned}$ |  | V V V |
| Output DC Offset <br> Output DC Offset TempCo |  |  |  | $\begin{aligned} & \pm 30 \\ & \pm 100 \end{aligned}$ | $\pm 160$ |  |
| Power Supply Current | $\begin{aligned} & V_{S}= \pm 2.375 \mathrm{~V}, \mathrm{TA}>25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{S}= \pm 5.0 \mathrm{~V}, \mathrm{TA}>25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{S}= \pm 7.5 \mathrm{~V}, \mathrm{TA}>25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 2.5 4.5 7.0 | 4.0 4.5 7.0 8.0 11.0 12.5 | $m A$ $m A$ $m A$ $m A$ $m A$ $m A$ |
| Power Supply Range |  |  | $\pm 2.375$ |  | $\pm 8$ | V |

The denotes the specifications which apply over the full operating temprature range.
Note 1: Absolute Maximum Ratings are those values beyond which life of the device may be impared.

Note 2: Connecting any pin to voltages greater than $\mathrm{V}+$ or less than V - may cause latch-up. It is recommended that no sources operating from extermal supplies be applied prior to power-up of the LTC1164-5.
Note 3: All gains are measured relative to passband gain.

## PIN DESCRIPTION

## GENERAL COMMENTS

The following guidelines highlight the information needed to maximize the filter's performance for high precision designs. The filter will function properly when provided with a TTL or CMOS clock source and operated within it's absolute maximum ratings.

## Power Supply Pins $(4,12)$

The $\mathrm{V}+$ (pin 4 ) and the V - (pin 12) should be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor to an adequate analog ground. The filter's power supplies should be isolated from other digital or high voltage analog supplies. A low noise linear supply is recommended. Using a switching power supply will lower the signal to noise ratio of the filter. The supply during power up should have a slew rate less than $1 \mathrm{~V} / \mu \mathrm{S}$. When V + is applied before V - and V - is allowed to go above ground, a signal diode should clamp V - to prevent latch up. Figures 1 and 2 show typical connections for dual and single supply operation.

## Clock Input Pin (11)

Any TTL or CMOS clock source with a square wave output and $50 \%$ duty cycle ( $\pm 10 \%$ ) is an adequate clock source


Figure 1. Dual supply operation for a $\mathrm{f}_{\mathrm{CLK}} \boldsymbol{\Lambda}_{\text {cutoff }}=\mathbf{1 0 0 : 1}$.
for the device. The power supply for the clock source should not be the filter's power supply. The analog ground for the filter should be connected to clock's ground at a single point only. Table 1 shows the clock's low and high level threshold values for a dual or single supply operation. A pulse generator can be used as a clock source provided the high level ON time is greater than $0.5 \mu \mathrm{~S}$. Sine waves are not recommended for clock input frequencies less than 100 kHz , since excessively slow clock rise or fall times generate internal clock jitter. The clock signal should be routed from the right side of the IC package and perpendicular to it to avoid coupling to any input or output in the analog signal path. A $1 \mathrm{~K} \Omega$ resistor between clock source and pin 11 will slow down the rise
and fall times of the clock to further reduce charge coupling, figure 1 and 2.



## Analog Ground Pins $(3,5)$

The filter performance depends on the quality of the analog signal ground. For either dual or single supply operation, ananalogground plane surrounding the package is recommended. The analog ground plane should be connected to any digital ground at a single point. For dual supply operation, pins 3 and 5 should be connected to the analog ground plane. For single supply operation pins 3 and 5 should be biased at $1 / 2$ supply and they should be bypassed to the analog ground plane with at least a 4.7 uF capacitor, figure 2.

## Ratio Input Pin (10)

The DC level at this pin determines the ratio of the clock frequency to the cutoff frequency of the filter. Pin 10 at $\mathrm{V}_{+}$ gives a $50: 1$ ratio and a Butterworth response (pins 1 to 13 should be shorted for 50:1 only.) Pin 10 at V - gives a 100:1 Butterworth response. Pin 10 at ground gives a Bessel response and a ratio of 150:1. For single supply operation the ratio is $50: 1$ when pin 10 is at $\mathrm{V}_{+}$(pins 1 to 13 shorted, $100: 1$ when pin 10 is at ground and 150:1 when at $1 / 2$ supply. When pin 10 is not tied to ground, it should be bypassed to analog ground with a $0.1 \mu \mathrm{~F}$ capacitor. If the DC level at pin 10 is switched mechanically or electrically at slew rates greater than $1 \mathrm{~V} / \mu \mathrm{S}$ while the device is operating, a $10 \mathrm{k} \Omega$ resistor should be connected between pin 10 and the DC source.

## Filter Input Pin (2)

The input pin is connected internally through a $100 \mathrm{~K} \Omega$ resistor tied to the inverting input of an op amp.

## Filter Output Pins $(\mathbf{9}, 6)$

Pin 9 is the specified output of the filter; it can typically source or sink 1 mA . Driving coaxial cables or resistiveloads less than 20 K will degrade the total harmonic distortion of the filter. When evaluating the device's distortion an output buffer is required. A non inverting buffer, figure 3, can be used provided that its input common mode range is well within the filter's output swing. Pin6 is an intermediate filter output providing an unspecified 6th order lowpass filter. Pin 6 should not be loaded.


Figure 3. Buffer for filter output.

## External Connection Pins $(7,14$, and 1,13$)$

Pins 7 and 14 should be connected together. In a printed circuit board the connection should be done under the IC package through a short trace surrounded by the analog ground plane. When the clock to cutoff frequncy ratio is set at $50: 1$, pin 1 should be shorted to pin 13; if not, the passband will exhibit 1 db of gain peaking and it will deviate from a Butterworth response. Note, for some applications, a small gain peaking may be required to compensate for $\sin \times / x$ systemerrors. Pin 1 is the inverting input of aninternal op amp and, it should preferably be 0.2 inches away from any other circuit trace.

## NC Pin (8)

Pin 8 is not connected to any internal circuit point on the device and should be preferably tied to analog ground.

TABLE 1. Clock Source High and Low threshold levels.

| POWER SUPPLY | HIGH LEVEL | LOW LEVEL |
| :--- | :--- | :--- |
| Dual Supply $= \pm 7.5$ Volts | $\geq 2.18$ Volt | $\leq 0.5$ Volt |
| Dual Supply $= \pm 5.0$ Volts | $\geq 1.45$ Volt | $\leq 0.5$ Volt |
| Dual Supply $= \pm 2.5$ Volts | $\geq 0.73$ Volt | $\leq-2.0$ Volt |
| Single Supply $=12.0$ Volt | $\geq 7.80$ Volt | $\leq 6.5$ Volt |
| Single Supply $=5.0$ Volt | $\geq 1.45$ Volt | $\leq 0.5$ Volt |

## features

- 8th Order Elliptic Filter in a 14-pin Package
- 4mA Supply Current with $\pm 5 \mathrm{~V}$ Supplies
- 64dB Attenuation at 1.44 fCuTOFF
- fcutoff up to 20 kHz
- 100:1 fCLK to fCUTOFF Ratio
- $120 \mu V_{\text {RMS }}$ Wideband Noise
- Operates at Single 5V Supply with $1 V_{\text {RMS }}$ Input Range
- Operates up to $\pm 8 \mathrm{~V}$ Supplies
- TTLCMOS compatible clock input
- No External Components


## APPLICATIONS

- Anti-Aliasing Filters
- Battery Operated Instruments
- Telecommunications Filters
- Smoothing Filters


## DESCRIPTION

The LTC1164-6 is a monolithic 8th order elliptic lowpass filter featuring clock-tunable cutoff frequency and low power supply current. Low power operation is achieved without compromising noise or distortion performance; the LTC1164-6 uses only 4 mA supply current while keeping wideband noise below $120 \mu V_{\text {RMS }}$.
The LTC1164-6 provides an elliptic low-pass rolloff with stopband attenuation of 64 dB at 1.44 fCuTOFF and an fCLK to fCutoff ratio of 100:1. The LTC1164-6 is pin compatible with the LTC1064-1.

The 1164-6 can be clock tuned to a maximum fcutoff $=20 \mathrm{kHz}$ with $\pm 7.5 \mathrm{~V}$ supplies, fcutoff $=10 \mathrm{kHz}$ with $\pm 5 \mathrm{~V}$ supplies, and fCuTOFF $=6 \mathrm{kHz}$ with $\pm 2.5 \mathrm{~V}$ supplies.

## TYPICAL APPLICATION

20kHz Anti-Aliasing Filter


WIDEBANDNOISE $=120 \mu \mathrm{~V}_{\text {PMS }}$
NOTE:THECONNECTION FROM PIN7TOPIN14 SHOULD BE MADE UNDER THE PACKAGE. THEPOWER SUPPLIESSHOULD BEBYPASSED BYA0.1 1 FCAPACITORAS CLOSETOTHEPACKAGEASPOSSIBLE

Frequency Response


## ABSOLUTG MAXIMUM RATINGS ${ }_{\text {(Note 1) }}$

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$)............................... 16 V
Burn-In Voltage .................................................... 16V
Input Voltage (Note 2) ............ $\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$ to $\left(\mathrm{V}^{-}-0.3 \mathrm{~V}\right)$ Output Short Circuit Duration $\qquad$
Operating Temperature Range $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

Power Dissipation ........................................... 400 mW Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

PACKRGE/ORDER INFORMATION


## eLECTRICAL CHARACTERISTICS

$V_{S}= \pm 7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, f \mathrm{fLK}=400 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=$ Operating Temperature Range, unless otherwise specified.


[^21]external supplies beapplied priorto power-up ofthe LTC 1164-6.
Note 3:All gainsare measured relative to passband gain.

PREGUNMDNARMY
LTCI196/LTC 1198
8-Bit, 600ns, 1.3 MHz
sampling A/D Converters
November 1991

## FGATURES

- 600ns Conversion Time
- 100ns Sample and Hold Acquisition Time
- 1.3MHz Sampling Rate
- S0-8 Plastic Package
- Single Supply 3V to 6V Operation
- Low Power: 10 mW @ 3V Supply or

50mW@5V Supply

- 3 3 A Shutdown (LTC1198)
- $\pm 1 / 2$ LSB Total Unadjusted Error Over Temp
- 3 Wire Serial I/O
- 1 V to 5 V Input Span Range


## APPLICATIONS

- High Speed Data Acquisition
- Disk Drives
- Portable or Compact Instrumentation
- Low Power or Battery Operated Systems


## DESCRIPTION

The LTC1196/8 are 600ns, 8-bit A/D converters with a sampling rate of 1.3 MHz . They are offered in 8 pin SO packages and operate on 3 V to 6 V supplies. They draw only 10 mW from a 3 V supply or 50 mW from a 5 V supply. The LTC1198 automatically powers down to $3 \mu \mathrm{~A}$ of supply current whenever it is not performing conversions. These 8 -bit, switched capacitor, successive approximation ADCs include sample and holds. The 1196 has a differential analog input. The 1198 offers a software selectable 2 channel mux.

On-chip serial ports allow 8 pin packaging and require only 3 interface lines. The 3 wires transfer datato shift registers, ASICs or microprocessors. S0-8 packages, 3V operation and extremely high sample rate to power ratio ( $100 \mathrm{KHz} /$ mW ) provide an ideal choice for compact, high speed systems.

These ADCs can be used in ratiometric applications or with external references. The high impedance analog inputs and the ability tooperate with reduced spans (below 1 V full scale) allow direct connection to sensors and transducers in many applications, eliminating the need for gain stages.

All grades are specified with offset and linearity errors of $\pm 0.5 \mathrm{LSB}$ maximum over temperature. The A grade devices are specified with total unadjusted error of $\pm 0.5$ LSB maximum over temperature.

## PACKAGE INFORMATION



# 140MHz Video Current <br> Feedback Amplifier 

April 1992

## FEATURES

- 140 MHz Bandwidth, $A_{V}=2, R_{L}=150 \Omega$
- 1100V/us Slew Rate
- Low Cost
- 30 mA Output Drive Current
- $0.01 \%$ Differential Gain
- $0.01^{\circ}$ Differential Phase
- High Input Impedance, $14 \mathrm{M} \Omega, 3 \mathrm{pF}$
- Wide Supply Range, $\pm 2 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- Shutdown Mode -- $I_{S}<250 \mu \mathrm{~A}$
- Low Supply Current, $I_{S}=10 \mathrm{~mA}$
- Inputs Common Mode to Within 1.5 V of Supplies
- Outputs Swing Within 0.8 V of Supplies


## APPLICATIONS

- Video Amplifiers
- Cable Drivers
- RGB Amplifiers
- Test Equipment Amplifiers
- $50 \Omega$ Buffers for Driving Mixers


## DESCRIPTION

The LT1227 is a current feedback amplifier with wide bandwidth and excellent video characteristics. The low differential gain and phase, wide bandwidth, and the 30 mA output current drive makes the LT1227 well suited to drive cables in video systems.

A shutdown feature switches the device into a high impedance, low current mode, allowing multiple devices to be connected in parallel and selected. Input to output isolation in shutdown is 70 dB at 10 MHz for input amplitudes up to 10Vpp. The shutdown pin interfaces to open collector or open drain logic and takes only $4 \mu$ s to enable or disable.

The LT1227 comes in the industry standard pinout and can upgrade the performance of many older products. For a dual or quad version, see the LT1229/1230 datasheet.
The LT1227 is manufactured on Linear Technology's proprietary complementary bipolar process.

## TYPICAL APPLICATION

Video Cable Driver


Differential Gain and Phase vs Supply Voltage


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage $\pm 18 \mathrm{~V}$
Input Current $\qquad$
Qutput Short Circuit Duration (Noto 1) Continuous
Operating Temperature Range
LT1227C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LT1227M $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Junction Temperature

Plastic Package.
$150^{\circ} \mathrm{C}$
Ceramic Package ........................................... $175^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

|  | ORDER PART NUMBER |
| :---: | :---: |
|  | LT1227MJ8 <br> LT1227CN8 <br> LT1227CS8 |

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CM}}=0, \pm 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}$, pulse tested, unless otherwise noted.



## electrical characteristics

$V_{C M}=0, \pm 5 \mathrm{~V} \leq V_{S} \leq \pm 15 \mathrm{~V}$, pulse tested, unless otherwise noted.


| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inverting Input Current Common-Mode Rejection | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{C M}= \pm 13 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{C M}= \pm 12 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 2 \mathrm{~V} \end{aligned}$ | - |  | $3.5$ $4.5$ | $\begin{aligned} & 10 \\ & 10 \\ & 10 \\ & 10 \end{aligned}$ |  |
| PSRR | Power Supply Rejection Ratio | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2 \mathrm{~V} \text { to } \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \end{aligned}$ | - | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | 80 |  | dB dB |
|  | Non-Inverting Input Current Power Supply Rejection | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2 \mathrm{~V} \text { to } \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{S}= \pm 3 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \end{aligned}$ | - |  | 2 | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{nANV} \\ & \mathrm{nAV} \end{aligned}$ |
|  | Inverting Input Current Power Supply Rejection | $\begin{aligned} & V_{S}= \pm 2 \mathrm{~V} \text { to } \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \end{aligned}$ | - |  | 0.25 | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{AV} \\ & \mu \mathrm{AV} \end{aligned}$ |
| $A_{V}$ | Large Signal Voltage Gain | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & V_{S}= \pm 5 \mathrm{~V}, V_{\text {OUT }}= \pm 2 \mathrm{~V}, R_{\text {LOAD }}=150 \Omega \end{aligned}$ | $\bullet$ | $\begin{aligned} & 55 \\ & 55 \\ & \hline \end{aligned}$ | $\begin{aligned} & 72 \\ & 72 \\ & \hline \end{aligned}$ |  | dB dB |
| $\mathrm{R}_{\text {OL }}$ | Transresistance, $\Delta \mathrm{V}_{\text {OUT }} / \Delta \mathrm{I}_{\text {IN }}$ - | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, V_{\text {OUT }}= \pm 10 \mathrm{~V}, R_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & V_{S}= \pm 5 \mathrm{~V}, V_{\text {OUT }}= \pm 2 \mathrm{~V}, R_{\text {LOAD }}=150 \Omega \end{aligned}$ | $\bullet$ | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 270 \\ & 240 \\ & \hline \end{aligned}$ |  | $\mathrm{k} \Omega$ $\mathrm{k} \Omega$ |
| $\overline{V_{\text {OUT }}}$ | Maximum Output Voltage Swing | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & V_{S}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=150 \Omega, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | $\bullet$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \\ & \pm 3 \\ & \pm 2.5 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 3.7 \end{aligned}$ |  | V V V V |
| Iout | Maximum Output Current | $\mathrm{R}_{\text {LOAD }}=0 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 30 | 60 |  | mA |
| Is | Supply Current, Note 2 | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ |  | 10 | $\begin{aligned} & \hline 15 \\ & 17.5 \end{aligned}$ | mA mA |
|  | Positive Supply Current, Shutdown | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$, Pin 8 Voltage $=0 \mathrm{~V}$ | $\bigcirc$ |  |  | $\begin{aligned} & 250 \\ & 500 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| 18 | ShutdownPinCurrent, Note3 | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\bullet$ |  |  | 200 | $\mu \mathrm{A}$ |
|  | OutputLeakageCurrent,Shutdown | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$, Pin 8 Voltage $=0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| $\bigcirc$ | SlewRate, Notes 4 and 6 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 500 | 1100 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{tr}_{\text {r }}$ | Rise Time, Notes 5and 6 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 13 | 25 | ns |
| BW | Small Signal Bandwidth | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  |  | 140 |  | MH2 |
| $\mathrm{t}_{\text {t }}$ | Small Signal Rise Time | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 3.3 |  | ns |
|  | PropagationDelay | $V_{S}= \pm 15 \mathrm{~V}, R_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{G}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 3.4 |  | ns |
|  | Small SignalOvershoot | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{G}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  |  | 5 |  | \% |
| $\mathrm{t}_{\text {s }}$ | Settling Time | $0.1 \%, V_{\text {OUT }}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  |  | 50 |  | ns |
|  | DifferentialGain, Note 7 | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  |  | 0.014 |  | \% |
|  | Differential Phase, Note 7 | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  |  | 0.010 |  | deg |

## ELECTRICALCHARACTERISTICS

$V_{C M}=0, \pm 5 \mathrm{~V} \leq V_{S} \leq \pm 15 \mathrm{~V}$, pulse tested, unless otherwise noted.


| SYMBOL | PARAMETER | CONDITIONS | MIN TYP MAX | UNITS |  |
| :--- | :--- | :--- | ---: | ---: | ---: |
|  | Differential Gain, Note 7 | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 0.010 | $\%$ |  |
|  | Differential Phase, Note 7 | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 0.013 | deg |

The denotes specifications which apply over the operating temperature range.
Note 1: A heatsink may be required depending on the power supply voltage.
Note 2: The supply current of the LT1227 has a negative temperature coefficient. For more information, see typical performance curves.
Note 3: Ramp pin 8 voltage down from +15 V while measuring $\mathrm{I}_{\mathrm{s}}$. When $I_{s}$ drops to less than .5 mA , measure pin8 current.

Note 5: Rise time is measured from $10 \%$ to $90 \%$ on a $\pm 500 \mathrm{mV}$ output signal while operating on $\pm 15$ Volt supplies with $R_{F}=2 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}$ $=220 \Omega$ and $R_{\text {LOAD }}=100 \Omega$. This condition is not the fastest possible, however it does guarantee the internal capacitances are correct and it makes automatic testing practical.
Note 6: AC parameters are $100 \%$ tested on the ceramic and plastic DIP packaged parts ( J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).
Note 7: NTSC composite video with an output level of 2 Volts.

Note 4: Slew rate is measured at $\pm 5$ Volts on $a \pm 10$ Volt output signal while operating on $\pm 15$ Volt supplies with $R_{F}=2 \mathrm{k} \Omega, R_{G}=$ $220 \Omega$ and $R_{\text {LOAD }}=400 \Omega$.

## SIMPLIFIED SCHEMATIC



## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PGRFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



Large Signal Transient Response, $\mathbf{A}_{\boldsymbol{v}}=\boldsymbol{+ 1 0}$

$R_{F}=2 k \Omega, R_{G}=220 \Omega, R_{L}=400 \Omega$

Large Signal Transient Response, $A_{\varphi}=+2$

$R_{F}=1 \mathrm{k} \Omega, R_{G}=1 \mathrm{k} \Omega, R_{L}=1 \mathrm{k} \Omega$

## APPLICATIONS INFORMATION

The LT1227 is a very fast current feedback amplifier. Because it is a current feedback amplifier, the bandwidth is maintained over a wide range of voltage gains. The amplifier is designed to drive low impedance loads such as cables with excellent linearity at high frequencies.

## Feedback Resistor Selection

The small signal bandwidth of the LT1227 is set by the external feedback resistors and the internal junction capacitors. As a result, the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed loop gain and load resistor. The characteristic curves of bandwidth versus supply voltage show the effect of a heavy load ( $100 \Omega$ ) and a light load ( $1 \mathrm{k} \Omega$ ). These graphs also show the family of curves that result from various values of the feedback resistor. These curves use a solid line when the response has less than 0.5 dB of peaking and a dashed line when the response has 0.5 to 5 dB of peaking. The curves stop where the response has more than 5 dB of peaking.

At a gain of two, on $\pm 15$ volt supplies with a $1 \mathrm{k} \Omega$ feedback resistor, the bandwidth into a light load is over 140 MHz without peaking, but into a heavy load the bandwidth reduces to 120 MHz . The loading has this effect because there is a mild resonance in the output stage that enhances the bandwidth at light loads but has its $Q$ reduced by the heavy load. This enhancement is only useful at low gain settings; at a gain of ten it does not boost the bandwidth. At unity gain, the enhancement is so effective the value of the feedback resistor has very little effect. At very high closed loop gains, the bandwidth is limited by the gain bandwidth product of about 1 GHz . The curves show that the bandwidth at a closed loop gain of 100 is 12 MHz , only one tenth what it is at a gain of two.

## Capacitance on the Inverting Input

Current feedback amplifiers require resistive feedback from the output to the inverting input for stable operation. Take care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response (and over shoot in the transient response), but it
does not degrade the stability of the amplifier.

## Capacitive Loads

The LT1227 can drive capacitive loads directly when the proper value of feedback resistor is used. The graph of Maximum Capacitive Load vs Feedback Resistor should be used to select the appropriate value. The value shown is for 5 dB peaking when driving a $1 \mathrm{k} \Omega$ load at a gain of 2 . This is a worst case condition, the amplifier is more stable at higher gains and driving heavier loads. Alternatively, a small resistor ( $10 \Omega$ to $20 \Omega$ ) can be put in series with the output to isolate the capacitive load from the amplifier output. This has the advantage that the amplifier bandwidth is only reduced when the capacitive load is present and the disadvantage that the gain is a function of the load resistance.

## Power Supplies

The LT1227 will operate from single or split supplies from $\pm 2 \mathrm{~V}$ ( 4 V total) $\mathrm{t} 0 \pm 15 \mathrm{~V}$ ( 30 V total). It is not necessary to use equal value split supplies, however the offset voltage and inverting input bias current will change. The offset voltage changes about $500 \mu \mathrm{~V}$ per volt of supply mismatch. The inverting bias current can change as much as $5.0 \mu \mathrm{~A}$ per volt of supply mismatch, though typically the change is less than $0.5 \mu \mathrm{~A}$ per volt.

## Slew Rate

The slew rate of a current feedback amplifier is not independent of the amplifier gain configuration the way slew rate is in a traditional op amp. This is because both the input stage and the output stage have slew rate limitations. In the inverting mode, and for higher gains in the noninverting mode, the signal amplitude between the input pins is small and the overall slew rate is that of the output stage. For gains less than ten in the noninverting mode, the overall slew rate is limited by the input stage.
The input stage slew rate of the LT1227 is approximately $125 \mathrm{~V} / \mu \mathrm{S}$ and is set by internal currents and capacitances. The output slew rate is set by the value of the feedback resistors and the internal capacitances. At a gain of ten with a $1 \mathrm{k} \Omega$ feedback resistor and $\pm 15 \mathrm{~V}$ supplies, the output slew

## APPLICATIONS INFORMATION

rate is typically $1100 \mathrm{~V} / \mu \mathrm{s}$. Larger feedback resistors will reduce the slew rate as will lower supply voltages, similar to the way the bandwidth is reduced.

The graph of Maximum Undistorted Output vs. Frequency relates the slew rate limitations to sinusoidual inputs for various gain configurations.

## Settling Time

The characteristic curves show that the LT1227 amplifier settles to within 10 mV of final value in 40 ns to 55 ns for any output step up to 10 V . The curve of settling to 1 mV of final value shows that there is a slower thermal contribution up to $20 \mu \mathrm{~s}$. The thermal settling component comes from the output and the input stage. The output contributes just under 1 mV per volt of output change and the input contributes $300 \mu \mathrm{~V}$ per volt of input change. Fortunately the input thermal tends to cancel the output thermal. For this reason the non-inverting gain of two configuration settles faster than the inverting gain of one.

## Shutdown

The LT1227 has a high impedance, low supply current mode which is controlled by Pin 8. In the shutdown mode, the output looks like a 12 pF capacitor and the supply current drops to approximately the pin 8 current. Pulling a current of greater than $50 \mu \mathrm{~A}$ from pin 8 will put the device into the shutdown mode. An easy way to force shutdown is to ground pin 8 , using open drain (collector) logic.The logic should have a breakdown voltage of greater than the positive supply. No other circuitry is necessary as an internal JFET limits the pin 8 current to about $100 \mu \mathrm{~A}$. When pin 8 is open, the LT1227 operates normally.

## Differential Input Signal Swing

The differential input swing is limited to about $\pm 6 \mathrm{~V}$ by an ESD protection device connected between the inputs. In normal operation, the differential voltage between the input pins is small,so this clamp has no effect; however, in the shutdown mode, the differential swing can be the same as the input swing. The clamp voltage will then set the maximum allowable input voltage. To allow for some margin, it is recommended that the input signal be less
than $\pm 5 \mathrm{~V}$ when the device is shutdown.

## Offset Adjust

The offset adjust pins act on the inverting input bias current. A 10 k pot connected to pins 1 and 5 with the wiper connected to $\mathrm{V}^{+}$will null out the bias current, but will not affect the offset voltage much. Since the output offset is

$$
V_{0} \cong A_{V} * V_{O S}+\left(l_{N N}\right) * R_{F}
$$

at higher gains the $V_{O S}$ term will dominate. To null out the $\mathrm{V}_{\mathrm{OS}}$ term, use a 10 k pot between pins 1 and 5 with a $150 \mathrm{k} \Omega$ resistor from the wiper to ground for 15 V split supplies, $47 \mathrm{k} \Omega$ for 5 V split supplies.

## TYPICAL APPLICATIONS

## Mux Amplifier

The shutdown function can be effectively used to construct a MUX amplifier. A two channel version is shown, but more inputs could be added with suitable logic. By configuring each amplifier as a unity gain follower, there is no loading by the feedback network when the amplifier is off. The open drains of the 74C906 buffers are used to interface the 5 V logic to the shutdown pin. Feedthrough from the unselected input to the output is -70 dB at 10 MHz . The differential voltage between MUX inputs $\mathrm{V}_{\mathbb{I N 1}}$ and $V_{\text {IN2 }}$ appears across the inputs of the shutdown device, this voltage should be less than $\pm 5 \mathrm{~V}$ to avoid tuming on the clamp diodes discussed previously. If the inputs are sinusoidual having a zero do level, this implies that the amplitude of each input should be less than $5 \mathrm{~V} p \mathrm{p}$. The output impedance of the off amplifier remains high until the outputlevel exceeds approximately $6 \mathrm{~V} p \mathrm{p}$ at 10 MHz , this sets the maximum usable output level. Switching time between inputs is about $4 \mu s$ without an external pullup. Adding a 10 k pullup resistor from each shutdown pin to $\mathrm{V}^{+}$will reduce the switching time to $2 \mu$ s but will increase the positive supply current in shutdown by 1.5 mA .




## TYPICALAPPLICATIONS

Single Supply AC Coupled Amplifiers

NON-INVERTING


INVERTING

$A_{v}=\frac{510 \Omega}{R_{S}+51 \Omega} \approx 10$
$B W=600 \mathrm{~Hz}$ to 60 MHz

Buffer with DC Nulling Loop


## features

- One Receiver Remains Active while in SHUTDOWN
- ESD Protection over $\pm 10 \mathrm{kV}$
- Uses Small Capacitors ( $0.1 \mu \mathrm{~F}, 0.2 \mu \mathrm{~F}, 1.0 \mu \mathrm{~F}$ )
- 60 A A Supply Current in SHUTDOWN
- Pin Compatible with LT1137
- Operates to 120 kb aud
- CMOS Comparable Low Power 30mW
- Operates from a Single 5V Supply
- Easy PC Layout-Flow Through Architecture
- Rugged Bipolar Design
- Outputs assume a High Impedance State When Off or Powered Down
- Absolutely No Latchup
- Available in SO Package


## APPLICATIONS

- Notebook Computers
- Palmtop Computers


## DESCRIPTION

The LT1237 is an advanced low power three driver, five receiver RS232 transceiver. Included on the chip is a shutdown pin for reducing supply current near zero. During shutdown one receiver remains active to detect incoming RS232 signals, for example, to wake up a system.

The LT1237 is fully compliant with all EIA RS232 specifications. New ESD structures on the chip allow the LT1237 to survive multiple $+/-10 \mathrm{kV}$ strikes, eliminating the need for costly transorbs on the RS232 line pins.

The LT1237 operates in excess of 120 kilobaud even driving heavy capacitive loads. Two shutdown modes allow the driver outputs to be shut down separately from the receivers for more versatile control of the RS232 interface. During shutdown, drivers and receivers assume a high impedance state.

Typical Application


## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Supply Voltage (VCC) ............................................... 6 V
V+ $+13.2 \mathrm{~V}$

V--13.2V
Input Voltage
Driver $\mathrm{V}+$ to V Receiver ............................................. 30 V to -30V
Output Voltage
Driver $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ Receiver ................................................ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Short Circuit Duration
V+ 30s
V30s
Driver Output
Indefinite

Receiver Output Indefinite
Operating Temperature Range
LT12371 $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
LT1237C

$\qquad$
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Teinperature Range
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Lead Temperature (Soldering, 10 sec .) $\qquad$

## PACKAGE/ORDER INFORMATION



## ELECTRICAL CHARACTERISTICS (Note2)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PowerSupply Generator |  |  |  |  |  |  |
| V+Output |  |  |  | 8.6 |  | V |
| V-Output |  |  |  | -7.0 |  | V |
| Supply Current ( $\mathrm{V}_{\text {CC }}$ ) | (Note 3) |  |  | 6 | 9 | mA |
| Supply Current when OFF ( $\mathrm{V}_{\mathrm{Cc}}$ ) | SHUTDOWN (Note 4) DRIVER DISABLE | $\bullet$ |  | $\begin{aligned} & 0.06 \\ & 3 \\ & \hline \end{aligned}$ | 0.150 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Supply Rise Time SHUTDOWN to Turn On | $\begin{aligned} & C 1=C 2=0.2 \mu F, \\ & C+=1.0 \mu \mathrm{~F}, \mathrm{C}-=0.1 \mu \mathrm{~F} \end{aligned}$ |  |  | 2 |  | ms |
| ON/OFF Pin Thresholds | Input Low Level (Device SHUTDOWN) Input High Level (Device Enabled) | $0$ | 2.0 | $\begin{aligned} & 1.4 \\ & 1.4 \\ & \hline \end{aligned}$ | 0.8 | V V |
| ON/OFF Pin Current | OV $\leq \mathrm{V}_{\text {ON/OFF }} \leq 5 \mathrm{~V}$ | $\bullet$ | -15 |  | 80 | $\mu \mathrm{A}$ |
| Driver Disable Pin Thresholds | Input Low Level (Drivers Enabled) Input High Level (Drivers Disabled) | $0$ | 2.0 | $\begin{aligned} & 1.4 \\ & 1.4 \end{aligned}$ | 0.8 | V |
| DRIVER DISABLEPin Current | $0 \mathrm{~V} \leq \mathrm{V}_{\text {DRIVER DISABLE }} \leq 5 \mathrm{~V}$ | $\bullet$ | -10 |  | 500 | $\mu \mathrm{A}$ |

electrichl characteristics (worez)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Any Driver |  |  |  |  |  |  |
| OutputVoltage Swing | Load=3kto GND $\begin{aligned} & \text { Positive } \\ & \text { Negative }\end{aligned}$ | $0$ | $\begin{array}{r} 5.0 \\ -5.0 \end{array}$ | $\begin{array}{r} 7.3 \\ -6.5 \end{array}$ |  | V |
| LogicInput Voitage Level | InputLowLevel (Vout=High) InputHighLevel(VOUT=Low) | $\bullet$ | 2.0 | $\begin{aligned} & 1.4 \\ & 1.4 \end{aligned}$ | 0.8 | V |
| Logic InputCurrent | $0.8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 2.0 \mathrm{~V}$ | $\bullet$ |  | 5 | 20 | $\mu \mathrm{A}$ |
| OutputShortCircuitCurrent | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | 17 |  | mA |
| OutputLeakage Current | SHUTDOWNV ${ }_{\text {OUT }}= \pm 30 \mathrm{~V}$ (Note 4 ) | $\bullet$ |  | 10 | 100 | $\mu \mathrm{A}$ |
| SlewRate | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=51 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF} \end{aligned}$ |  | 4 | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | 30 | $\begin{aligned} & \mathrm{V} / \mu \mathrm{s} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |
| PropagationDelay | Output Transitiont HL $_{\text {Lighto Low (Note 5) }}$ OutputTransitiont LHLowto High |  |  | $\begin{aligned} & 0.6 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.3 \end{aligned}$ | $\mu S$ $\mu S$ |
| Any Receiver |  |  |  |  |  |  |
| Input Voltage Thresholds | Input Low Threshold (V $\mathrm{V}_{\text {OUT }}=$ High $)$ Input High Threshold (VOUT = Low) |  | 0.8 | $\begin{gathered} 1.3 \\ 1.7 \end{gathered}$ | 2.4 | V |
| Hysteresis |  | $\bullet$ | 0.1 | 0.4 | 1.0 | V |
| Input Resistance |  |  | 3 | 5 | 7 | k $\Omega$ |
| Ouput Leakage Current | SHUTDOWN (Note) $0 \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ | $\bullet$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| Receivers 1 Through 4 |  |  |  |  |  |  |
| OutputVoltage | $\begin{aligned} & \text { OutputLow, } \mathrm{I}_{\text {OUT }}=-1.6 \mathrm{~mA} \\ & \text { OutputHigh, } \mathrm{I}_{\text {OUT }}=160 \mu \mathrm{~A}\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\right) \end{aligned}$ | $\bullet$ | 3.5 | $\begin{aligned} & 0.2 \\ & 4.2 \end{aligned}$ | 0.4 | V |
| OutputShortCircuitCurrent | Sinking Current, $\mathrm{V}_{\text {OUT }}=V_{\text {C }}$ <br> SourcingCurrent, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | $\begin{array}{r} -10 \\ 10 \end{array}$ | $\begin{array}{r} -20 \\ 20 \end{array}$ |  | mA ma |
| PropagationDelay | Output Transitiont HLL $_{\text {Lighto }}$ Low (Note 6) Output Transitiont LH Lowto High |  |  | $\begin{aligned} & 250 \\ & 350 \end{aligned}$ | $\begin{aligned} & 600 \\ & 600 \end{aligned}$ | nS |
| Receiver 5 (LOW-I ${ }_{\text {SUPPLY }}$ RX) |  |  |  |  |  |  |
| OutputVottage | $\begin{aligned} & \text { Output Low, } I_{\text {OUT }}=-500 \mu \mathrm{~A} \\ & \text { OutputHigh, } \mathrm{I}_{\text {OUT }}=160 \mu \mathrm{~A}\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\right) \end{aligned}$ | $\bullet$ | 3.5 | $\begin{aligned} & 0.2 \\ & 4.2 \end{aligned}$ | 0.4 | V |
| OutputShortCircuitCurrent | Sinking Current, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ <br> SourcingCurrent, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | $\begin{array}{r} -2 \\ 2 \end{array}$ | $\begin{array}{r} -4 \\ 4 \end{array}$ |  | mA |
| PropagationDelay | Output Transition thL Highto Low (Note 6) Output TransitiontLHLowto High |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3 \\ & 3 \end{aligned}$ | $\mu S$ $\mu S$ |

The denotes specifications whichapply over the operating temperature range. $\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right.$ f or commercial grade, $-40^{\circ} \mathrm{C} \leq T_{A} \leq 85^{\circ} \mathrm{C}$ for industrial grade, and $-55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C}$ for military grade.)
Note 1: Absolute Maximum Ratingsarethose values beyond which the life of the device may beimpaired.
Note 2: Testing doneat $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ and $\mathrm{V}_{\text {ON/OFF }}=3 \mathrm{~V}$.
Note3:Supply currentismeasuredasthe average over several charge pump burstcycles. $\mathrm{C}_{+}=1.0 \mu \mathrm{~F}, \mathrm{C}-=0.1 \mu \mathrm{~F}, \mathrm{C} 1=\mathrm{C} 2=0.2 \mu \mathrm{~F}$. All outputsareopen, with alldriver inputstied high.

Note 4:Supply currentmeasurements inSHUTDOWNare performed with $V_{\text {ON/OFF }} \leq 0.1$ V.Supply currentmeasurements using DRIVERDISABLEare performed with $V_{\text {DRIVERDISABLE }} \geq 3 V$.
Note 5:Fordriverdelay measurements, $\mathrm{R}_{\mathrm{L}}=3 \mathrm{k}$ and $\mathrm{C}_{\mathrm{L}}=51 \mathrm{pF}$. Trigger points are set betweenthe driver's inputlogicthreshold and the outputtransitionto the zero crossing. ( $\mathrm{t}_{\mathrm{HL}}=1.4 \mathrm{~V}$ to $0 \mathrm{~V}^{\text {and }} \mathrm{t}_{\mathrm{LH}}=1.4 \mathrm{~V}$ to 0 V )
Note 6:For receiver delay measurements, $\mathrm{C}_{\mathrm{L}}=51 \mathrm{pF}$. Trigger points are set between the receiver's input logic threshold and the output transition to standard TTLCMOS logicthreshold. ( $\mathrm{L}_{\mathrm{LL}}=1.3 \mathrm{~V}$ to 2.4 V and $\mathrm{L}_{\mathrm{L}}=1.7 \mathrm{Vto0.8V}$ )

## PIN FUNCTIONS

$V_{C c}$ : +5 V Input supply pin. This pin should be decoupled with a 0.1 uF ceramic capacitor.

GND: Ground Pin.
On/Off: TTLCMOS compatible operating mode control. A logic low puts the device in the low power SHUTDOWN mode. Which places all of the drivers and four receivers in a high impedance state. A logic high fully enables the transceiver.

DRIVER DISABLE: This pin provides an alternate control for the charge pump and RS232 drivers. A logic high on this pin shuts down the charge pump and places all drivers in a high impedance state. All receivers remain active under these conditions. Floating the driver disable pin or driving it to a logic low level fully enables the transceiver.
$\mathrm{V}_{+}$: Positive supply output (RS232 drivers). $\mathrm{V}_{+} \approx 2 \mathrm{~V}_{\text {CC }}-$ 1.5 V . This pin requires an external charge storage capacitor $C \geq 1.0 \mu \mathrm{~F}$, tied to ground or +5 V . Larger value capacitors may be used to reduce supply ripple. The ratio of the capacitors on $V+$ and $V$ - should be greater than 5 to 1 .
V -: Negative supply output (RS232 drivers). $\mathrm{V}-\approx-\left(2 \mathrm{~V}_{\text {CC }}-\right.$ 2.5 V ). This pin requires an external charge storage capacitor $C \geqslant 0.1 \mu \mathrm{~F}$. To reduce supply ripple, increase the size of the storage capacitor.
C1+;C1-;C2+;C2-: Commutating capacitor inputs, require two external capacitors $\mathrm{C} \geq 0.2 \mu \mathrm{~F}$. One from $\mathrm{C} 1+$ to $\mathrm{C} 1-$, and another from $\mathrm{C} 2+$ to $\mathrm{C} 2-$. The capacitor's effective series resistance should be less than $2 \Omega$. For $C \geq 1 \mu \mathrm{~F}$, low ESR tantalum capacitors work well in this application, although small value ceramic capacitors may be used with a minimal reduction in charge pump compliance.
DRIVER IN: RS232 driver input pins. These inputs are TTU CMOS compatible. Inputs should not be allowed to float. Tie unused inputs to Vcc.

DRIVER OUT: Driver outputs at RS232 voltage levels. Outputs are in a high impedance state when in SHUTDOWN mode, $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}$, or when the driver disable pin is active. Outputs are fully short circuit protected from V- + 30 V to $\mathrm{V}_{+}-30 \mathrm{~V}$. Applying higher voltages will not damage the device if the overdrive is moderately current limited.

Short circuits on one output can load the power supply generator and may disrupt the signal levels of the other outputs. The driver outputs are protected against ESD to $\pm 10 \mathrm{kV}$ for human body model discharges.

RX IN: Receiver inputs. These pins accept RS232 level signals $( \pm 30 \mathrm{~V})$ into a protected $5 \mathrm{k} \Omega$ terminating resistor. The receiver inputs are protected against ESD to $\pm 10 \mathrm{kV}$ for human body model discharges. Each receiver provides 0.4 V of hysteresis for noise immunity.

RX OUT: Receiver outputs with TTL/CMOS voltage levels. Outputs are in a high impedance stage when in SHUTDOWN mode to allow data line sharing. Outputs, including LOW-Q RXOUT, are fully short circuit protected to ground or $V_{C C}$ with the power on, off, or in SHUTDOWN mode.
LOW Q-CURRENT RX IN: Low power receiver input. This special receiver remains active when the part is in SHUTDOWN mode, consuming typically $60 \mu \mathrm{~A}$. This receiver has the same input and protection characteristics as the other receivers.

LOW Q-CURRENT RX OUT: Low power receiver output. This pin produces the same TTLCMOS output voltage levels with slightly decreased speed and short circuit current.

## ESD Test Circuit



# Very Low Noise Zero-Drift Bridge Amplifier 

March 1992

## features

- Very low noise: $0.75 \mu \mathrm{Vp}-\mathrm{p}$ typ, 0.1 Hz to 10 Hz
- DC to 1 Hz noise lower than OP-07
- Full output swing into 1 K load
- Maximum offset voltage $10 \mu \mathrm{~V}$
- Maximum offset voltage drift $50 \mathrm{nV} /{ }^{\circ} \mathrm{C}$
- Minimum CMRR, 115 dB
- Minimum PSRR, 120dB
- No external components required
- Pin compatible with standard 8-pin op amps


## APPLICATIONS

- Electronic scales
- Strain gauge amplifiers
- Thermocouple amplifiers
- High resolution data acquisition
- Low noise transducers
- Instrumentation amplifiers


## DESCRIPTION

The LTC1250 is a high performance, very low noise zero-drift operational amplifier. The LTC1250's combination of low front end noise and DC precision makes it ideal for use with lowimpedance bridge transducers. The LTC1250 features typical inputnoiseof $0.75 \mu \mathrm{~V}$ p-pfrom 0.1 Hzto 10 Hz , and $0.2 \mu \mathrm{~V}$ p-pfrom 0.1 Hz to 1 Hz . The LTC1250 has DC to 1 Hz noise of $0.35 \mu \mathrm{Vp}-\mathrm{p}$, surpassing that of low-noise bipolar parts including the OP-07, OP-77, and LT1012. The LTC1250 uses the industry standard single op amp pinout, and requires no extemal components or nulling signals, allowingittobeaplug-inreplacementforbipolar op amps.

The LTC1250 incorporates animproved output stage capable of driving+4.3Vintoa $1 \mathrm{~K} \Omega$ load withasingle5V supply; itwillswing $\pm 4.9 \mathrm{Vinto} 5 \mathrm{~K}$ with $\pm 5 \mathrm{~V}$ supplies. Theinput commonmode range includes ground with single power supply voltages above 12 V . Supply current is 3 mA with a $\pm 5 \mathrm{~V}$ supply; overload recovery times from positive and negative saturation are 0.5 ms and 1.5 ms , respectively. The intermal nulling clock is set at 5 kHz for optimum low-frequency noise and offset drift; no extemal connections are necessary.

The LTC1250 is available in standard 8-pin ceramic and plastic DIPs, as well as an 8 -pin SOIC package.

## TYPICAL APPLICATION

Differential Bridge Amplifier



## ABSOLUTE MAXIMUM RATINGS

## PACKAGEJORDER INFORMATION

Total Supply Voltage ( $V+$ to $V$-) input Voltage $\qquad$ $\left(V^{+}+0.3 V\right)$ to $\left(V^{-}-0.3 V\right)$ Output Short Circuit Duration $\qquad$ Indefinite Operating Temperature Range LTC1250M $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ LTC1250C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) $\qquad$ $300^{\circ} \mathrm{C}$


## ELECTRICAL CHARACTERISTICS $\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ operating temperature range unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1250M |  |  | LTC1250C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 1) |  |  | $\pm 5$ | $\pm 10$ |  | $\pm 5$ | $\pm 10$ | $\mu \mathrm{V}$ |
| $\Delta V_{\text {OS }}$ | Average InputOffset Drift | (Note 1) | $\bullet$ |  | $\pm 0.01$ | $\pm 0.05$ |  | $\pm 0.01$ | $\pm 0.05$ | $\mu \mathrm{V}{ }^{\circ} \mathrm{C}$ |
|  | LongTerm Offset Drift |  |  |  | 50 |  |  | 50 |  | $\mathrm{n} / \sqrt{\text { Mo }}$ |
| $\mathrm{e}_{\mathrm{N}}$ | Input Noise Voltage (Note2) | $\begin{aligned} & \mathrm{T}_{A}=25^{\circ} \mathrm{C}, 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0.1 \mathrm{~Hz} \text { to } 1 \mathrm{~Hz} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \hline 0.75 \\ & 0.22 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.75 \\ & 0.22 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu V_{p-p} \\ & \mu V_{p-p} \end{aligned}$ |
| $\mathrm{i}_{\mathrm{N}}$ | Input NoiseCurrent | $\mathrm{f}=10 \mathrm{~Hz}$ |  |  | 4.0 |  |  | 4.0 |  | $\mathrm{f} A \times \sqrt{\mathrm{Hz}}$ |
| $I_{B}$ | InputBiasCurrent | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - |  | $\pm 50$ | $\begin{aligned} & \pm 150 \\ & \pm 950 \end{aligned}$ |  | $\pm 50$ | $\begin{aligned} & \pm 200 \\ & \pm 450 \end{aligned}$ | PA PA |
| Ios | InputOffsetCurrent | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - |  | $\pm 100$ | $\begin{aligned} & \pm 150 \\ & \pm 200 \end{aligned}$ |  | $\pm 100$ | $\begin{aligned} & \pm 200 \\ & \pm 300 \end{aligned}$ | PA PA |
| CMRR | CommonModeRejectionRatio | $\mathrm{V}_{C M}=-4 \mathrm{~V}$ to $+3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\bullet$ | $\begin{aligned} & 115 \\ & 110 \end{aligned}$ | $130$ |  | $\begin{aligned} & 115 \\ & 110 \end{aligned}$ | $130$ |  | dB dB |
| PSRR | PowerSupply RejectionRatio | $\mathrm{V}_{S}= \pm 2.375 \mathrm{Vto} \pm 8 \mathrm{~V}$ | $\bullet$ | 120 | 130 |  | 120 | 130 |  | dB |
| AVOL | Large Signal Voltage Gain | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K}, \mathrm{~V}_{\text {OUT }}= \pm 4 \mathrm{~V}$ | $\bullet$ | 135 | 170 |  | 140 | 170 |  | dB |
|  | MaximumOutputVoltage Swing | $\begin{aligned} & R_{L}=1 \mathrm{~K} \\ & R_{L}=100 \mathrm{~K} \\ & \hline \end{aligned}$ | $\bullet$ |  | $\begin{gathered} +4.3 /-4.7 \\ \pm 4.95 \end{gathered}$ |  | $+4.0 /-2$ | $\begin{gathered} +4.3 /-4.7 \\ \pm 4.95 \end{gathered}$ |  | V |
| $\bigcirc$ | SlewRate | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 10 |  |  | 10 |  | V/ $/ \mathrm{s}$ |
| GBW | Gain-BandwidthProduct |  |  |  | 1.5 |  |  | 1.5 |  | MH2 |
| Is | SupplyCurrent | No Load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - |  | 3.0 | $\begin{aligned} & 4.0 \\ & 5.5 \\ & \hline \end{aligned}$ |  | 3.0 | $\begin{aligned} & 4.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| fs | InternalSampling Frequency | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 4.75 |  |  | 4.75 |  | kHz |

ELECRICRLCMRRACTERISTMCS $V_{S}=+5 V,-0 V, T_{A}=$ operating temperature range unless otherwise specfied.

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1250M |  |  | LTC1250C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 1) |  |  | $\pm 2$ | $\pm 5$ |  | $\pm 2$ | $\pm 5$ | $\mu \mathrm{V}$ |
| $\Delta V_{0 S}$ | Average Input Offset Drift | (Note 1) | $\bullet$ |  | $\pm 0.01$ | $\pm 0.05$ |  | $\pm 0.01$ | $\pm 0.05$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{e}_{\mathrm{N}}$ | Input Noise Voltage (Note 2) | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0.1 \mathrm{~Hz} \text { to } 1 \mathrm{~Hz} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.3 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.0 \\ & 0.3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mu \vee p-p \\ & \mu \vee p-p \end{aligned}$ |
| $\mathrm{I}_{B}$ | Input Bias Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\pm 20$ | $\pm 100$ |  | $\pm 20$ | $\pm 100$ | pA |
| Ios | Input Offset Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\pm 40$ | $\pm 120$ |  | $\pm 40$ | $\pm 120$ | pA |
|  | Maximum Output Voltage Swing | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \\ & T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \\ & \hline \end{aligned}$ |  | 4.0 | $\begin{aligned} & \hline 4.3 \\ & 4.95 \\ & \hline \end{aligned}$ |  | 4.0 | $\begin{aligned} & 4.3 \\ & 4.95 \\ & \hline \end{aligned}$ |  | V V |
| Is | Supply Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 1.8 | 2.5 |  | 1.8 | 2.5 | mA |
| $\mathrm{f}_{\text {S }}$ | Sampling Frequency | $T_{A}=25^{\circ} \mathrm{C}$ |  |  | 3 |  |  | 3 |  | kHz |

The $\bullet$ denotes specs which apply over the full operating temperature range.
Note 1: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels during automated testing.

Note 2:0.1 to 10 Hz noise is specified DC coupled in a 10s window; 0.1 to 1 Hz noise is specified in a 100 s window with a RChighpass at 0.1 Hz . The LTC1250 is sample tested for noise; for $100 \%$ tested parts contact LTC marketing.

## TYPICAL PERFORMANCE CHARACTERISTICS




Input Noise vs. Temperature


Sampling Frequency vs. Supply Voltage


Sampling Frequency vs.


## TYPICAL PERFORMANCE CHARACTERISTICS



## APPLICATIONS INFORMATION

## Input Characteristics

The LTC1250 uses large geometry front end transistors to reduce intrinsic noise and a high-speed zero-drift nulling loop to nearly eliminate $1 / f$ noise. The resultant noise spectrum is low, and is flat below 10 Hz , giving the LTC1250 a substantial noise advantage over conventional op amps at very low frequencies.

The large input transistors have an input capacitance of 60 pF ; this capacitance reacts with the feedback resistor network to form a pole, degrading the amplifier's phase margin. The solution is a 100pF feedback capacitor in
parallel with the feedback resistor, providing a corresponding input zero to eliminate the problem. Nearly all LTC1250 applications will require this capacitor.For additional information, see the LTC1051 datasheet.

## Output Drive

The LTC1250 includes an enhanced output stage which provides nearly symmetrical output source/sink currents. This output is capable of swinging $\pm 4 \mathrm{~V}$ into a 1 K load with $\pm 5 \mathrm{~V}$ supplies, and can sink or source $>20 \mathrm{~mA}$ into low impedance loads. Into lighter loads, the LTC1250 will swing rail-to-rail, maximizing output dynamic range.

# Linear Phase, Group Delay Equalized, 8th Order Low Pass Filter 

MAY 1992

## features

- Steeper rolloff than Bessel filters
- High speed (fc $\leq 250 \mathrm{kHz}$ )
- Phase and Group Delay response fully tested
- Transient response exhibits $5 \%$ overshoot and no ringing
- No external components needed


## APPLICATIONS

- Data communication filters
- Time delay networks
- Phase matched filters


## DESCRIPTION

The LTC1264-7 is a clock tunable monolithic 8th order lowpass filter with linear passband phase and flat group delay. The amplitude response approximates a maxi-
mally flat passband and exhibits steeper rolloff than an equivalent 8th order Besselfilter. For instance at twice the cutoff frequency the filter attains 28 dB attenuation (12dB for Bessel), while at 3 times the cutoff frequency the filter attains 55dB attenuation (30dB for Bessel). The cutoff frequency of the LTC1264 is tuned via an external TTL or CMOS clock.

The clock to cutoff frequency ratio of the LTC1264-7 can be set to $25: 1$ (pin 10 to $V_{+}$) or 50:1 (pin 10 to $V-$ ).

When the filter operates at clock to cutoff frequency ratio of $25: 1$ the input is double sampled to lower the risk of aliasing.

The LTC1264-7 is optimized for speed. Depending on the operating conditions, cutoff frequencies between 200 kHz and 250 kHz can be obtained.

The LTC1264-7 is pin compatible with the LTC1064-X series.

## TYPICAL APPLICATION



NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A 0.1 UF CAPACITOR CLOSE TO THE PACKAGE AND ANY PRINTED CIRCUIT BOARD ASSEMBLY SHOULD MAINTAIN A DISTANCE OF AT LEAST 0.2 INCHES BETWEEN ANY OUTPUT OR INPUT PIN AND THE FCLK LINE.


## ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $\mathrm{V}+$ to V -)
Power Dissipation $\qquad$ .400 mW
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Burn-in Voltage .16V
Operating Temperature Range ................. $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Voltage at Any Input ...... $\left[\mathrm{V}^{-}-0.3 \mathrm{~V}\right] \leq \mathrm{V}_{\mathrm{IN}} \leq\left[\mathrm{V}^{+}+0.3 \mathrm{~V}\right]$

PACKAGE/ORDER INFORMATION



## eLECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}_{\mathrm{olts}}, \mathrm{R}_{\mathrm{LOAD}}=10 \mathrm{~K}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, fcik=2.5MHz , TTL or CMOS Level and all Gain measurements are referenced to passband Gain unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Passband Gain | $0.1 \mathrm{~Hz} \leq \mathrm{f} \leq 0.25$ fcutoff ftest=25kHz (25:1) | $\bullet$ | -0.50 | -0.10 | 0.50 | dB |
| Gain at 0.5 fcutoff | $\begin{aligned} & \text { ftest=50kHz }(25: 1) \\ & \text { ftest }=25 \mathrm{kHz} \quad(50: 1) \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \bullet \\ \hline \end{array}$ | $\begin{array}{r} \hline-0.50 \\ -0.65 \\ \hline \end{array}$ | -0.15 | $\begin{aligned} & 0.20 \\ & 0.30 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| Gain at 0.75 fcutoff | ftest=75kHz (25:1) | $\bullet$ | -1.5 | -1.00 | 0.1 | dB |
| Gain at fcutoff | $\begin{aligned} & \text { ftest }=100 \mathrm{kHz}(25: 1) \\ & \text { ftest }=50 \mathrm{kHz}(50: 1) \end{aligned}$ | $\bullet$ | $\begin{aligned} & \hline-3.7 \\ & -4.5 \end{aligned}$ | $\begin{aligned} & -3.00 \\ & -3.00 \end{aligned}$ | $\begin{aligned} & \hline-1.9 \\ & -2.3 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Gain at $2.0 \cdot$ fcutoff | $\begin{aligned} & \text { ftest }=200 \mathrm{kHz}(25: 1) \\ & \text { ftest }=100 \mathrm{kHz}(50: 1) \end{aligned}$ | $\bullet$ | $\begin{aligned} & -34 \\ & -34 \end{aligned}$ | $\begin{aligned} & -28 \\ & -30 \end{aligned}$ | $\begin{aligned} & -20 \\ & -27 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Gain with fclk $=20 \mathrm{kHz}$ | ftest=200Hz (50:1) |  | -0.7 | -0.30 | 0.1 | dB |
| Gain with fclk $=400 \mathrm{kHz}, \mathrm{V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V}$ | $\begin{array}{ll} \hline \text { ftest }=8 \mathrm{kHz} & (25: 1) \\ \text { ftest=16kHz } & (25: 1) \\ \hline \end{array}$ |  | $\begin{aligned} & -0.2 \\ & -3.5 \end{aligned}$ | $\begin{array}{r} 0.15 \\ -2.70 \end{array}$ | $\begin{array}{r} 0.5 \\ -1.4 \end{array}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Gain with fclk $=4 \mathrm{MHz}$ | $\begin{aligned} & \text { ftest }=160 \mathrm{kHz}, \mathrm{Vin}=1 \mathrm{~V}_{\text {RMS }} \\ & 25: 1, \mathrm{~T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} \\ & 25: 1 \end{aligned}$ | $\bullet$ |  | $0.00 \pm 1.0$ | 3.0 | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| ```Phase Factor (F) Phase = 180 (Note 1)``` | $\begin{aligned} & (0.1 \mathrm{~Hz} \leq f \leq \text { fcutoff }) \\ & 25: 1 \\ & 50: 1 \\ & 25: 1 \\ & 50: 1 \end{aligned}$ | $\bullet$ | $\begin{array}{r} 392 \\ 374 \\ \hline \end{array}$ | $\begin{aligned} & 407 \pm 2 \\ & 388 \pm 2 \end{aligned}$ | $\begin{aligned} & 423 \\ & 414 \\ & \hline \end{aligned}$ | deg <br> deg <br> deg <br> deg |
| Phase Deviation from Linear Phase (Note 1) | $\begin{aligned} & 25: 1 \\ & 50: 1 \\ & 25: 1 \\ & 50: 1 \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \end{aligned}$ | $\begin{aligned} & \pm 2.0 \\ & \pm 2.0 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |

## electrical characteristics

$V_{S}= \pm 7.5 V_{0 l t}, R_{\text {LOAD }}=10 \mathrm{k}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, fclk $=2.5 \mathrm{MHz}$, TTL or CMOS Level and all Gain measurements are referenced to passband Gain unless otherwise specified.




Phase Factor vs Fclk


Transient Response
Input $=10 \mathrm{kHz}, \pm 3 \mathrm{~V}$, fclk $=2.5 \mathrm{MHz}$


10HSDIV

Phase Factor vs Fclk (Typical Unit)


Phase Factor vs Fclk (Min and Max Representative Units)


## PRELINTNARM

# 4A High Efficiency Switching Regulator 

August 1991

## features

- Wide Input Voltage Range 3.5V-30V
- Low Quiescent Current - 7mA
- Internal 4A Switch
- Very Few External Parts Required
- Self Protected Against Overloads
- Shutdown Mode Draws Only 100 $\mu$ A Supply Current
- Flyback Regulated Mode Has Fully Floating Outputs
- Comes in Standard 5-Pin Package
- Can Be Externally Synchronized (See LT1072 Data Sheet)


## APPLICATIONS

- Boost Converter
- High Efficiency Buck Converter
- PC Power Supply with Multiple Outputs
- Battery Upconverter
- Negative to Positive Converter


## USER NOTE:

This data sheet is only intended to provide specifications, graphs, and a general functional description of the LT1271. Application circuits are included to show the capability of the LT1271. A complete design manual (AN-19) should be obtained to assist in developing new designs. This manual contains a comprehensive discussion of both the LT1070 and the external components used with it, as well as complete formulas for calculating the values of these components. The manual can also be used for the LT1271 by factoring in the higher switch current rating and higher operating frequency.

## DESCRIPTIOn

The LT1271 is a monolithic high power switching regulator. Identical to the popular LT1070, except for switching frequency ( 60 kHz ) and slightly lower switch current, it can be operated in all standard switching configurations including buck, boost, flyback, and inverting. A high current, high efficiency switch is included on the die along with all oscillator, control, and protection circuitry. Integration of all functions allows the LT1271 to be built in a standard T0-220 power package. This makes it extremely easy to use and provides "bust proof" operation similar to that obtained with 3-pin linear regulators.

The LT1271 operates with supply voltages from 3.5 V to 30 V , and draws only 7 mA quiescent current. By utilizing current mode switching techniques, it provides excellent $A C$ and $D C$ load and line regulation.
The LT1271 uses adaptive anti-sat switch drive to allow very wide ranging load currents with no loss in efficiency. An externally activated shutdown mode reduces total supply current to $100 \mu \mathrm{~A}$ typical for standby operation.

High Efficiency ${ }^{\dagger}$ Buck Converter


Maximum Output Power


BUCK MODE OUTPUT POWER $\approx(3.5 A)\left(V_{O U T}\right)$ $\dagger$ TRANSFORMER TURNS RATIO MUST BE OPTIMUM TO ACHIEVE FULL POWER.

## ABSOLUTG mAXIMUM RATINGS

PACKAGE/ORDER INFORMATION
Supply Voltage ..... 30 V
Switch Output Voltage ..... 60 V
Feedback Pin Voltage (Transient, 1ms) ..... $\pm 15 \mathrm{~V}$
Operating Junction Temperature Range(Oper.)Lead Temperature (Soldering, 10 sec .)$300^{\circ} \mathrm{C}$

| $\begin{aligned} & \text { front view } \\ & \hline \bigcirc \end{aligned}$ | ORDER PART NUMBER |
| :---: | :---: |
| $\begin{aligned} & 1 \\ & 1 \\ & 0 \end{aligned} \quad 345$ | LT1271CT |
|  |  |
| TPACKAGE 5. LEADTG.220 |  |

## €LECTRICAL CHARACTERISTICS $v_{I N}=15 V, v_{C}=0.5 V, v_{F B}=v_{\text {REF }}$, switch pin open, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {REF }}$ | Reference Voltage | Measured at Feedback Pin $V_{C}=0.8 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 1.224 \\ & 1.214 \end{aligned}$ | $\begin{aligned} & 1.244 \\ & 1.244 \end{aligned}$ | $\begin{aligned} & 1.264 \\ & 1.274 \end{aligned}$ | V |
| $I_{B}$ | Feedback Input Current | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {REF }}$ | $\bullet$ |  | 350 | $\begin{aligned} & 750 \\ & 1100 \end{aligned}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| gm | Error Amplifier Transconductance | $\Delta \mathrm{I}_{\mathrm{C}}= \pm 25 \mu \mathrm{~A}$ | $\bullet$ | $\begin{aligned} & 3000 \\ & 2400 \end{aligned}$ | 4400 | $\begin{aligned} & 6000 \\ & 7000 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{mho} \\ & \mu \mathrm{mho} \end{aligned}$ |
|  | Error Amplifier Source or SinkCurrent | $V_{C}=1.5 \mathrm{~V}$ | $\bullet$ | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | 200 | $\begin{aligned} & 350 \\ & 400 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
|  | Error AmplifierClamp Voltage | Hi Clamp, $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ <br> Lo Clamp, $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$ |  | $\begin{aligned} & 1.8 \\ & 0.25 \end{aligned}$ | 0.38 | $\begin{aligned} & 2.3 \\ & 0.52 \end{aligned}$ | V V |
|  | Reference Voltage Line Regulation | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {MAX }} \mathrm{V}_{\mathrm{C}}=0.8 \mathrm{~V}$ | $\bullet$ |  |  | 0.03 | \% $N$ |
| AV | Error Amplifier Voltage Gain | $0.9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{C}} \leq 1.4 \mathrm{~V}$ |  | 500 | 800 |  | VN |
|  | Minimum Input Voltage |  | $\bullet$ |  | 2.8 | 3.0 | V |
| 10 | Supply Current | $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{MAX}}, \mathrm{V}_{\mathrm{C}}=0.6 \mathrm{~V}$ |  |  | 7 | 10 | mA |
|  | Control Pin Threshold | Duty Cycle $=0$ | $\bullet$ | $\begin{aligned} & 0.8 \\ & 0.6 \end{aligned}$ | 0.9 | $\begin{aligned} & 1.08 \\ & 1.25 \end{aligned}$ | V |
|  | Normal/Flyback Threshold on Feedback Pin |  |  | 0.4 | 0.45 | 0.54 | V |
| $V_{\text {FB }}$ | Flyback Reference Voltage | $\mathrm{I}_{\text {FB }}=50 \mu \mathrm{~A}$ | $\bullet$ | $\begin{aligned} & 15 \\ & 14 \end{aligned}$ | 16.3 | $\begin{aligned} & 17.6 \\ & 18 \\ & \hline \end{aligned}$ | V V |
| $\overline{\mathrm{V} B}$ | Change in Flyback Reference Voltage | $0.05 \leq \mathrm{I}_{\text {FB }} \leq 1 \mathrm{~mA}$ |  | 4.5 | 6.8 | 8.5 | V |
|  | Flyback Reference Voltage Line Regulation | $\begin{aligned} & I_{F B}=50 \mu \mathrm{~A} \\ & 3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{MAX}} \end{aligned}$ |  |  | 0.01 | 0.03 | \%/V |
|  | Flyback Amplifier Transconductance (gm) | $\Delta \mathrm{I}_{\mathrm{C}}= \pm 10 \mu \mathrm{~A}$ |  | 150 | 300 | 650 | $\mu \mathrm{mho}$ |
|  | Flyback Amplifier Source and Sink Current | $V_{C}=0.6 \mathrm{~V}$ Source <br> $\mathrm{I}_{\mathrm{FB}}=50 \mu \mathrm{~A}$ Sink | $\bullet$ | $\begin{aligned} & 15 \\ & 25 \end{aligned}$ | $\begin{aligned} & 32 \\ & 40 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\overline{\mu \mathrm{A}}$ $\mu \mathrm{A}$ |
| BV | Output Switch Breakdown Voltage | $\begin{aligned} & 3 V \leq V_{\text {IN }} \leq V_{\text {MAX }} \\ & I_{S W}=5 \mathrm{~mA} \end{aligned}$ | $\bullet$ | 60 | 75 |  | V |

ELECTRICAL CHARACTERISTICS $v_{\mathbb{N}}=15 v, v_{C}=0.5 v, v_{F B}=v_{R E F}$, switch pin open, unless otherwise noted.


The denotes the specifications which apply over the full operating temperature range.
Note 1: Measured with $\mathrm{V}_{\mathrm{C}}$ in hi clamp, $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$.

Note 2: For duty cycles (DC) between $50 \%$ and $85 \%$, minimum guaranteed switch current is given by $\mathrm{LIM}_{\mathrm{L}}=2.67(2-\mathrm{DC})$ for the LT1271.

## TYPICAL PERFORMANCE CHARACTERISTICS




## TYPICAL APPLICATIONS

Boost Converter (5V to 12V)


Negative to Positive Buck-Boost Converter


Negative Buck Converter


# Single Chip 12-Bit <br> Data Acquisition System 

November 1991

## feATURES

- Built-in Sample and Hold
- Single Supply 5V Operation
- Direct 3 Wire Interface to most MPU Serial Ports and and all MPU Parallel Ports
- Two Channel Analog Multiplexer
- Analog Inputs Common-Mode to Supply Rails


## K $\mathcal{L Y}$ SPECIFICATIONS

- Resolution

12 Bits

- Fast Conversion Time
- Low Supply Currents


## DESCRIPTION

The LTC1291 is a data acquisition system which contains a serial I/O sucessive approximation A/D converter. It uses LTCMOS ${ }^{\text {TM }}$ switched capacitor technology to perform a 12 -bit unipolar A/D conversion. The input multiplexer can be configured for either single-ended or differential inputs. An on-chip sample and hold is included on the (+) input. When the LTC1291 is idle it can be powered down in applications where low power consumption is desired. All these features are packaged in an 8-pin DIP.
The serial $\mathrm{I} / \mathrm{O}$ is designed to communicate without external hardware to most MPU serial ports and all MPU parallel $1 / O$ ports allowing data to be transmitted over three wires. Given the accuracy, ease of use and small package size this device is well suited for digitizing analog signals in remote applications where minimum number of interconnects and power consumption are important.

LTCMOS is a trademark of Linear Technology

## TYPICAL APPLICATION

2-Channel 12-Bit Data Aquisition System

ABSOLUTE MAXIMUM RATINGS
(Notes 1 and 2)
Supply Voltage $\mathrm{V}_{\mathrm{CC}}$ to GND ..... 12V
Voltage
Analog Inputs

$\qquad$
-0.3 V to $\mathrm{V}_{\mathrm{Cc}}+0.3 \mathrm{~V}$Digital InputsIts ......................................-0.3V to 12 VDigital Outputs-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$Power Dissipation500 mW
Operating Temperature Range
LTC1291BC,LTC1291CC,LTC1291DC

$\qquad$
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$LTC1291BI, LTC1291CI,LTC1291DI ...... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$LTC1291BM,LTC1291CM,LTC1291DM$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec .) ..... $300^{\circ} \mathrm{C}$

## PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
|  | LTC1291BMJ |
|  | LTC1291CMJ |
| CH1 3 6 dout | LTC1291DMJ |
| GNO $4 \square 5 \mathrm{DIN}$ | LTC1291BIJ |
| J8PACKAGE CERAMICDIP N8PACKAGEPLASTCDIP | LTC1291CIJ |
|  | LTC1291DIJ |
|  | LTC1291BIN |
|  | LTC1291CIN |
|  | LTC1291DIN |
|  | LTC1291BCN |
|  | LTC1291CCN |
|  | LTC1291DCN |

## CONVERTER AND MULTIPLEXER

 CHARACTERISTICS (Note 3)

| PARAMETER | CONDITIONS |  | LTC1291B | LTC1291C | LTC1291D | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN TYP MAX | MIN TYP MAX | MIN TYP MAX |  |
| OffsetError | (Note4) | - | $\pm 3.0$ | $\pm 3.0$ | $\pm 3.0$ | LSB |
| Linearity Error (INL) | (Notes4and5) | $\bullet$ | $\pm 0.5$ | $\pm 0.5$ | $\pm 0.75$ | LSB |
| Gain Error | (Note4) | $\bigcirc$ | $\pm 0.5$ | $\pm 1.0$ | $\pm 4.0$ | LSB |
| MinimumResolutionfor WhichNoMissing Codesare Guaranteed |  | $\bullet$ | 12 | 12 | 12 | BITS |
| Analogand REFInput Range | (Note7) |  | -0.05 V to $\mathrm{V}_{\text {cc }}+0.05 \mathrm{~V}$ | -0.05 V to $\mathrm{V}_{\text {c }}+0.05 \mathrm{~V}$ | -0.05 V to $\mathrm{V}_{\text {CC }}+0.05 \mathrm{~V}$ | V |
| OnChanneILeakageCurrent (Note8) | $\begin{aligned} & \text { OnChannel }=5 \mathrm{~V} \\ & \text { OffChannel }=0 \mathrm{~V} \end{aligned}$ | - | $\pm 1$ | $\pm 1$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { OnChannel }=0 \mathrm{~V} \\ & \text { OffChannel }=5 \mathrm{~V} \end{aligned}$ | - | $\pm 1$ | $\pm 1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| OffChanneILeakageCurrent (Note8) | $\begin{aligned} & \text { OnChannel }=5 \mathrm{~V} \\ & \text { OffChannel }=0 \mathrm{~V} \end{aligned}$ | - | $\pm 1$ | $\pm 1$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { OnChannel }=0 \mathrm{~V} \\ & \text { OffChannel }=5 \mathrm{~V} \end{aligned}$ | - | $\pm 1$ | $\pm 1$ | $\pm 1$ | $\mu \mathrm{A}$ |

AC CHARACTERISTICS ${ }_{\text {(Note 3) }}$
FロNAL

|  |  |  |  | LTC1291B LTC1291C LTC1291D |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMEIER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| FCLK | ClockFrequency | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 0.1 |  | 1.0 | MH2 |
| $\mathrm{t}_{\text {SMPL }}$ | Analog InputSample Time | SeeOperatingSequence |  |  | 2.5 |  | $\begin{array}{r} \text { CLK } \\ \text { Cycles } \end{array}$ |
| tconv | ConversionTime | SeeOperatingSequence |  |  | 12 |  | $\begin{array}{r} \text { CK } \\ \text { Cycles } \end{array}$ |
| $t_{\text {cYC }}$ | Total Cycle Time | SeeOperatingSequence (Note6) |  | $\begin{aligned} & 18 \mathrm{CLF} \\ & 500 \mathrm{~ns} \end{aligned}$ |  |  | Cycles |
| $\mathrm{t}_{\mathrm{d} D}$ | Delay Time, CLK $\downarrow$ to $\mathrm{D}_{\text {OUT }}$ Data Valid | See TestCircuits | - |  | 160 | 300 | ns |
| $\mathrm{t}_{\text {dis }}$ | Delay Time, $\overline{C S} \uparrow$ to $\mathrm{D}_{\text {Out }} \mathrm{Hi}-\mathrm{Z}$ | SeeTestCircuits | - |  | 80 | 150 | ns |
| ten | Delay Time, CLK $\downarrow$ to $\mathrm{D}_{\text {OuT }}$ Enabled | SeeTestCircuits | - |  | 80 | 200 | ns |
| thol | Hold Time, $\mathrm{D}_{\text {IN }}$ after CLK $\uparrow$ | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6 ) |  | 50 |  |  | ns |
| th nOO | TimeOutputDataRemains ValidAfter CLK $\downarrow$ |  |  |  | 130 |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Dout Fall Time | SeeTestCircuits | - |  | 65 | 130 | ns |
| tr | $\mathrm{D}_{\text {OuT }}$ Rise Time | See TestCircuits | - |  | 25 | 50 | ns |
| $\mathrm{t}_{\text {subl }}$ | Setup Time, $\mathrm{D}_{\text {IN }}$ Stable beforeCLK $\uparrow$ | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 50 |  |  | ns |
| $\mathrm{t}_{\text {suCs }}$ | Setup Time, $\overline{C S} \downarrow$ BeforeCLK $\uparrow$ | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 50 |  |  | ns |
| ${ }^{\text {twhCS }}$ | $\overline{\text { CSE High Time During Conversion }}$ | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 500 |  |  | ns |
| $\mathrm{t}_{\text {WLCS }}$ | $\overline{\text { CSL }}$ LowTImeDuring Data Transfer | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 6) |  | 18 |  |  | $\begin{array}{r} \text { CLK } \\ \text { Cycles } \end{array}$ |
| $\mathrm{C}_{\text {IN }}$ | InputCapacitance | AnaloginputsOnChannel |  |  | 100 |  | pF |
|  |  | Analog InputsOffChannel |  |  | 5 |  | pF |
|  |  | Digitalinputs |  |  | 5 |  | pF |

Note1:Absolute Maximum Ratingsarethose values beyond whichthe life of a device may be impaired.
Note2: Allvoltage valuesare with respectto ground (unlessotherwise noted).
Note 3: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and CLK $=1.0 \mathrm{MHz}$ unless otherwise specified. The indicates specs whichapply overthe fulloperating temperature range; all other limits and typicals $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 4: One LSB is equalto $V_{C C}$ divided by 4096. For example, when $V_{C C}$ $=5 \mathrm{~V}, 1 \mathrm{LSB}=5 \mathrm{~V} / 4096=1.22 \mathrm{mV}$.
Note 5:Linearity error is specified between theactual end points of the A Dtransfer curve. The deviation is measured from the center of the quantizationband.

Note6: Recommended operating conditions.
Note 7:Two on-chip diodes aretied to each analog input which will conduct for analog voltages one diode drop belowGND or one diode drop above $\mathrm{V}_{\mathrm{cc}}$. Be careful during testing at low $\mathrm{V}_{\mathrm{cc}}$ levels ( 4.5 V ), as high level analog inputs $(5 \mathrm{~V}$ ) can cause this input diode to conduct, especially at elevated temperature, and cause errorsfor inputs near full scale. This spec allows 50 mV forward bias of either diode. This means thatas long as the analog input does not exceed the supply voltage by morethan 50 mV , the output code will be correct.
Note 8: Channel leakage current is measured after the channel selection.

DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note $_{\text {3 }}$


|  |  |  |  |  | LTC1291B LTC1291C LTC1291D |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | CONDITIONS |  |  | MIN | TYP | MaX | UNTS |
| $\mathrm{V}_{\mathrm{H}}$ | HighLevel InputVoltage | $\mathrm{V}_{\mathrm{cc}}=5.25 \mathrm{~V}$ |  | $\bullet$ | 2.0 |  |  | V |
| $V_{\text {LIL }}$ | LowLevel InputVottage | $\mathrm{V}_{\text {cc }}=4.75 \mathrm{~V}$ |  | $\bullet$ |  |  | 0.8 | V |
| $\underline{I_{H}}$ | HighLevel InputCurrent | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {cc }}$ |  | $\bullet$ |  |  | 2.5 | $\mu \mathrm{A}$ |
| ILL | LowLevel InputCurrent | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | $\bullet$ |  |  | -2.5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OH }}$ | HighLevelOutputVoltage | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V}, I_{0}=-10 \mu \mathrm{~A} \\ & V_{C C}=4.75 \mathrm{~V}, I_{0}=-360 \mu \mathrm{~A} \end{aligned}$ |  | $\bullet$ | 2.4 | $\begin{aligned} & 4.7 \\ & 4.0 \\ & \hline \end{aligned}$ |  | ${ }_{\mu}{ }^{V}$ |
| $\mathrm{V}_{\text {OL }}$ | LowLevel Output Vottage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{0}=1.6 \mathrm{~mA}$ |  | $\bullet$ |  |  | 0.4 | V |
| 102 | HighZOutputLeakage | $\begin{aligned} & \mathrm{V}_{\text {out }}=\mathrm{V}_{\text {cc, }, \overline{\mathrm{CS}} \mathrm{High}} \\ & \mathrm{~V}_{\text {OUT }}=\mathrm{OV}, \overline{\mathrm{CS}} \mathrm{High} \end{aligned}$ |  | $\bullet$ |  |  | $\begin{array}{r} 3 \\ -3 \\ \hline \end{array}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| ISOURCE | OutputSourceCurrent | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  |  | -20 |  | mA |
| $\mathrm{I}_{\text {SINK }}$ | OutputSinkCurrent | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {cC }}$ |  |  |  | 20 |  | mA |
| Icc | PositiveSupply Current | $\overline{\text { Cs }}$ High |  | $\bullet$ |  | 6 | 12 | mA |
|  |  | $\overline{\overline{C S}} \mathrm{High}$ Power Shutdown CLKOft | LTC1291BC,LTC1291CC, LTC1291DC,LTC1291BI, LTC1291CI,LTC1291DI | $\bullet$ |  | 5 | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \text { LTC1291BM,LTC1291CM, } \\ & \text { LTC1291DM } \end{aligned}$ | $\bullet$ |  | 5 | 15 | $\mu \mathrm{A}$ |

## PIN FUNCTIONS

| \# | PIN | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | $\overline{\text { CS }}$ | ChipSelectInput | Alogic low on this inputenablesthe LTC1291. |
| 2,3 | $\mathrm{CHO}, \mathrm{CH} 1$ | Analog Inputs | These inputs must be free of noise with respectto GND. |
| 4 | GND | AnalogGround | GND should betied directly to an analog ground plane. |
| 5 | $\mathrm{D}_{\mathrm{IN}}$ | DigitalData Input | The multiplexer address is shifted intothis input. |
| 6 | $\mathrm{D}_{\text {OUT }}$ | Digital DataOutput | TheA/D conversion result is shifted out ofthis output. |
| 7 | CLK | ShiftClock | This clock synchronizesthe serial datatransfer. |
| 8 | $\mathrm{V}_{\text {cC }}\left(\mathrm{V}_{\text {REF }}\right)$ | Positive Supply and and Reference Voltage | This pin provides power and defines the span of the A/D converter. This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane. |

## APPLICATIONS INFORMATION

## SERIAL INTERFACE

The LTC1291 communicates with microprocessors and other external circuitry via a synchronous, half duplex, four wire serial interface (see Operating Sequence). The clock (CLK) synchronizes the data transfer with each bit being transmitted on the falling CLK edge and captured on the rising CLK edge in both transmitting and receiving systems.


## APPLICATIONS INFORMATION

The input data is first received and then the A/D conversion result is transmitted (half duplex). Because of the half duplex operation $D_{\text {IN }}$ and $D_{\text {OUt }}$ may be tied together allowing transmission over just 3 wires: $\overline{C S}$, CLK and DATA ( $\mathrm{D}_{\mathbb{N}} / D_{\text {OUT }}$ ). Data transfer is initiated by a falling chip select (CS) signal. After CS falls the LTC1291 and starts the conversion. After one null bit, the result of the conversion is output on the $D_{\text {OUT }}$ line. At the end of the data exchange $\overline{C S}$ should be brought high. This resets the LTC1291 in preparation for the next data exchange.

## INPUT DATA WORD

The LTC1291 four bit data word is clocked into the $\mathrm{D}_{\mathrm{IN}}$ input on the rising edge of the clock after chip select goes low and the start bit has been recognizied. Further inputs on the $D_{\text {IN }}$ pin are then ignored until the next $\overline{C S}$ cycle. The input word is defined as follows:


## START BIT

The first "logical one" clocked into the $D_{I N}$ input after $\overline{C S}$ goes low is the start bit. The start bit initiates the data transfer and all leading zeroes which precede this logical one will be ignored. After the start bit is received the remaining bits of the input word will be clocked in. Further inputs on the $\mathrm{D}_{\text {IN }}$ pin are then ignored until the next $\overline{\mathrm{CS}}$ cycle.

## MUX ADDRESS

The bits of the input word following the START BIT assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and - signs in the selected row of the following table. In single
ended mode, all input channels are measured with respect to GND. Only the + inputs have sample and holds. Signals applied at the -inputs must not change more than the required accuracy during the conversion.
multiplexer channel selection

| MUX ADDRESS |  | CHANNEL |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SGL <br> DIFF | ODDD <br> SIGN | 0 | 1 |  |
| 1 | 0 | + |  | - |
| 1 | 1 |  | + | - |
| 0 | 0 | + | - |  |
| 0 | 1 | - | + |  |

## MSB FIRST/LSB FIRST (MSBF)

The output data of the LTC1291 is programmed for MSB first or LSB first sequence using the MSBF bit. When the MSBF bit is a logical one, data will appear on the $D_{0 u t}$ line in MSB first format. Logical zereos will be filled in indefinitely following the last data bit to accommodate longer word lengths required by some microprocessors. When the MSBF bit is a logical zero, LSB first data will follow the normal MSB first data on the Dout line (See operating sequence).

## POWER SHUTDOWN

The power shutdown feature of the LTC1291 is activated by making the PS bit a logical zero. If $\overline{C S}$ remains low after the PS bit has been received, a 12-bit DOUT word with all logical ones will be shifted out followed by logical zeroes till $\overline{C S}$ goes high. Then the DOUT line will go into its high impedance state. The LTC1291 will remain in the shutdown mode tell the next $\overline{\mathrm{CS}}$ cycle. There is no warm up or wait period required after coming out ot the power shutdown cycle so a conversion can commence after $\overline{\mathrm{CS}}$ goes low (See power shutdown operating sequence).

## APPLICATIONS INFORMATION

Operating Sequence
(Example: Differential Inputs (CHO+, CH1-))


LSB FIRST DATA (MSBF=0)

«^ ӘЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЛЩ


## APPLICATIONS INFORMATION

Power Shutdown Operating Sequence
(Example: Differential Inputs (CHO+,CH1-) and MSB First Data)


* Stopping the clock will heip reduce power consumption
$\overline{\mathrm{CS}}$ can be brought high once DIN has been clocked in


## FEATURES

- 3V Logic Interface
- ESD Protection over $\pm 10 \mathrm{k}^{\}$
- Uses Small Capacitors ( $0.1 \mu \mathrm{~F}, 0.2 \mu \mathrm{~F}, 1.0 \mu \mathrm{~F}$ )
- One Low Power Receiver Remains Active while in SHUTDOWN
- Pin Compatible with LT1137 and LT1237
- Operates to 120kbaud
- CMOS Comparable Low Power: 30mW
- Easy PC Layout Flow Through Architecture
- Rugged Bipolar Design
- Outputs Assume a High Impedance State When Off or Powered Down
- Absolutely No Latchup
- 60 4 A Supply Current in SHUTDOWN
- Available in SO Package


## APPLICATIONS

- Notebook Computers
- Palmtop Computers


## DESCRIPTION

The LT1330 is a three driver, five receiver RS232 transceiver with low supply current. Designed to interface with new 3V logic, the LT1330 operates with both a +5 V power supply and a 3 V logic power supply. The chip may be shut down to micropower operation with one receiver remaining active to monitor RS232 inputs such as ring detect from a modem.

The LT1330 is fully compliant with all EIA RS232 specifications. Additionally, the RS232 line input and output pins are resilient to multiple +/-10kV ESD strikes. This eliminates the need for costly transorbs on line pins for the RS232 part.

The LT1330 operates to 120 kilobaud even while driving high capacitive loads. During shutdown, driver and receiver outputs are at a high impedance state allowing devices to be paralleled.

Typical Application

ABSOLUTE MAXIMUM RATINGS
(Note 1)
Supply Voltage (Vcc) ..... 6 V
Supply Voltage ( +3 Vin) ..... 6 V
V+ ..... $+13.2 \mathrm{~V}$
V- ..... -13.2V
Input VoltageDriver$\mathrm{V}+$ to V -
Receiver ..... +30 V to -30 V
Output Voltage
Driver ..... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Receiver ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Short Circuit Duration
V+. ..... 30s
V- ..... 30s
Driver Output ..... Indefinite
Receiver Output ..... Indefinite
Operating Temperature Range LT13301 ..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
LT1330C $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$Lead Temperature (Soldering, 10 sec .) $300^{\circ} \mathrm{C}$PACKAGEOORDER INFORMATION


## ELECTRICAL CHARACTERISTICS

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PowerSupply Generator |  |  |  |  |  |  |
| V+Output |  |  |  | 8.6 |  | V |
| V-Output |  |  |  | -7.0 |  | V |
| Supply Current (VCC) | (Note3) |  |  | 6 | 9 | mA |
| Supply Current(+3V) | (Note4) |  |  | 0.1 | 1 | mA |
| Supply Current when OFF (VCC) | SHUTDOWN(Note5) DRIVERDISABLE | $\bullet$ |  | $\begin{aligned} & 0.06 \\ & 3 \end{aligned}$ | 0.150 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Supply Rise Time SHUTDOWNtoTurnOn | $\begin{aligned} & \mathrm{C} 1=\mathrm{C} 2=0.2 \mathrm{LF} \\ & \mathrm{C}_{+}=1.0 \mu \mathrm{~F}, \mathrm{C}=0.1 \mu \mathrm{~F} \end{aligned}$ |  |  | $\begin{aligned} & 2 \\ & 0.2 \end{aligned}$ |  | ms |
| ON/OFFPinThresholds | InputLowLevel(Device SHUTDOWN) InputHighLevel(DeviceEnabled) | $\bullet$ | 2.0 | $\begin{aligned} & 1.4 \\ & 1.4 \end{aligned}$ | 0.8 | V |
| ON/OFFPinCurrent | OV $\leq \mathrm{V}_{\text {ON/OFF }} \leq 5 \mathrm{~V}$ | $\bullet$ | -15 |  | 80 | $\mu \mathrm{A}$ |
| DriverDisablePinThresholds | InputLowLevel(Drivers Enabled) InputHighLevel(Drivers Disabled) | $\bullet$ | 2.0 | $\begin{aligned} & 1.4 \\ & 1.4 \end{aligned}$ | 0.8 | V |
| DRIVERDISABLEPinCurrent | $0 \mathrm{~V} \leq \mathrm{V}_{\text {DRIVERDISABLE }} \leq 5 \mathrm{~V}$ | $\bullet$ | -10 |  | 500 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTGRISTICS (Note 2)

| PARAMETER | CONDITIONS |  | MIN | TYP | MaX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Any Driver |  |  |  |  |  |  |
| Output Voltage Swing | Load $=3 \mathrm{k}$ to GND $\quad \begin{aligned} & \text { Positive } \\ & \text { Negative }\end{aligned}$ | $\bullet$ | $\begin{array}{r} 5.0 \\ -5.0 \\ \hline \end{array}$ | $\begin{array}{r} 7.3 \\ -6.5 \end{array}$ |  | V |
| Logic Input Voltage Level | Input Low Level (Vout=High) Input High Level (Vout=Low) | $\bullet$ | 2.0 | $\begin{aligned} & 1.4 \\ & 1.4 \end{aligned}$ | 0.8 | V |
| Logic Input Current | $0.8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 2.0 \mathrm{~V}$ | $\bullet$ |  | 5 | 20 | $\mu \mathrm{A}$ |
| Output Short Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |  | 17 |  | mA |
| Output Leakage Current | SHUTDOWN Vout $= \pm 30 \mathrm{~V}$ (Note 5) | $\bullet$ |  | 10 | 100 | $\mu \mathrm{A}$ |
| Slew Rate | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=51 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=2500 \mathrm{pF} \end{aligned}$ |  | 4 | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | 30 | $\begin{aligned} & \mathrm{V} / \mu \mathrm{s} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |
| Propagation Delay | Output Transition thL High to Low (Note 6) Output Transition L $_{\text {LH }}$ Low to High |  |  | $\begin{aligned} & 0.6 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.3 \end{aligned}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| Any Receiver |  |  |  |  |  |  |
| InputVoltageThresholds | InputLowThreshold (V $\mathrm{V}_{\text {OUT }}=$ High $)$ <br> InputHigh Threshold (VOUT=LOW) |  | 0.8 | $\begin{aligned} & 1.3 \\ & 1.7 \end{aligned}$ | 2.4 | V |
| Hysteresis |  | $\bullet$ | 0.1 | 0.4 | 1.0 | V |
| Input Resistance |  |  | 3 | 5 | 7 | $\mathrm{k} \Omega$ |
| OuputLeakageCurrent | SHUTDOWN(Note) $0 \leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {CC }}$ | $\bullet$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| Receivers 1 Through 4 |  |  |  |  |  |  |
| Output Voltage | $\begin{aligned} & \text { Output Low, } \mathrm{I}_{\text {OUT }}=-1.6 \mathrm{~mA} \\ & \text { Output High, } \mathrm{I}_{\text {OUT }}=160 \mu \mathrm{~A}(\operatorname{Pin} 14=3 \mathrm{~V}) \end{aligned}$ | $\begin{array}{\|l\|l} 0 \\ \hline \end{array}$ | 2.7 | $\begin{aligned} & 0.2 \\ & 2.9 \\ & \hline \end{aligned}$ | 0.4 | V V |
| Output Short Circuit Current | Sinking Current, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ <br> Sourcing Current, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | $\begin{array}{r} -10 \\ 10 \end{array}$ | $\begin{array}{r} -20 \\ 20 \end{array}$ |  | mA |
| Propagation Delay | Output Transition t ${ }_{\text {HL }}$ High to Low (Note 7) Output Transition LLH $_{\text {Low }}$ to High |  |  | $\begin{aligned} & 250 \\ & 350 \end{aligned}$ | $\begin{aligned} & 600 \\ & 600 \end{aligned}$ | ${ }_{\text {nS }}$ |
| Receiver 5 (LOW Q-CURRENT RX) |  |  |  |  |  |  |
| Output Voltage | $\begin{aligned} & \text { Output Low, } \mathrm{I}_{\text {OUT }}=-500 \mu \mathrm{~A} \\ & \text { Output High, } \mathrm{I}_{\text {OUT }}=160 \mu \mathrm{~A}(\text { Pin } 14=3 \mathrm{~V}) \end{aligned}$ | $\begin{array}{\|l\|} \hline \bullet \\ 0 \end{array}$ | 2.7 | $\begin{aligned} & 0.2 \\ & 2.9 \end{aligned}$ | 0.4 | V |
| Output Short Circuit Current | Sinking Current, $\mathrm{V}_{\text {OUT }}=\mathrm{Vcc}$ <br> Sourcing Current, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | $\begin{array}{r} -2 \\ 2 \end{array}$ | $\begin{array}{r} -4 \\ 4 \end{array}$ |  | mA |
| Propagation Delay | Output Transition HLL $_{\text {High to Low (Note 7) }}$ Output Transition tLH $_{\text {Low }}$ to High |  |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3 \\ & 3 \end{aligned}$ | $\mu \mathrm{S}$ |

The denotes specifications which apply over the operating temperature range. $\left(0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\right.$ f or commercial grade, $-40^{\circ} \mathrm{C} \leq T_{A} \leq 85^{\circ} \mathrm{C}$ for industrial grade, and $-55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C}$ for military grade.)
Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.
Note 2: Testing done at $\mathrm{V}_{C C}=5 \mathrm{~V}$ and $\mathrm{V}_{O N / O F F}=3 \mathrm{~V}$.
Note 3: Supply current is measured as the average over sever charge pump burst cycles. $\mathrm{C}_{+}=1.0 \mu \mathrm{~F}, \mathrm{C}-=0.1 \mu \mathrm{~F}, \mathrm{C} 1=\mathrm{C} 2=0.2 \mu \mathrm{~F}$. All outputs are open, with all driver inputs tied high.
Note 4: +3 V supply current is measured with all receiver outputs low.

Note 5: Supply current measurements in SHUTDOWN are performed with $V_{\text {ON/OFF }} \leq 0.1 \mathrm{~V}$. Supply current measurements using DRIVER DISABLE are performed with $V_{\text {DRIVER dISABLE }} \geq 3 \mathrm{~V}$.
Note 6:For driver delay measurements, $R_{L}=3 k$ and $C_{L}=51 \mathrm{pF}$. Trigger points are set between the driver's input logic threshold and the output transition to the zero crossing. ( $\mathrm{t}_{\mathrm{HL}}=1.4 \mathrm{~V}$ to 0 V and $\mathrm{t}_{\mathrm{LH}}=1.4 \mathrm{~V}$ to 0 V )
Note 7:For receiver delay measurements, $\mathrm{C}_{\mathrm{L}}=51 \mathrm{pF}$. Trigger points are set between the receiver's input logic threshold and the outputtransition to standard TTL/CMOS logic threshold. ( $\mathrm{tHL}_{\mathrm{LL}}=1.3 \mathrm{~V}$ to 2.4 V and $\mathrm{t}_{\mathrm{L}}=1.7 \mathrm{~V}$ to 0.8 V )

## PIN FUNCTIONS

$\mathrm{V}_{\mathrm{Cc}}$ : +5 V Input supply pin. This pin should be decoupled with a 0.1 uF ceramic capacitor.
+3V Input: Logic supply pin for all RS232 receivers. Like $V_{C C}$, the +3 V input should be decoupled with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. May also be connected to +5 V .

GND: Ground Pin.
On/Off: TTLCMOS compatible operating mode control. A logic low puts the device in the low power SHUTDOWN mode with all drivers and four receivers in a high impedance state. A logic high fully enables the transceiver.

DRIVER DISABLE: An alternate control for the charge pump and RS232 drivers. A logic high on this pin shuts down the charge pump and places all drivers in a high impedance state. All receivers remain active under these conditions. Floating the pin or forcing a logic low level fully enables the transceiver.
$\mathrm{V}_{+}$: Positive supply output. $\mathrm{V}_{+} \approx 2 \mathrm{~V}_{C C}-1.5 \mathrm{~V}$. This pin requires an external storage capacitor, $C \geq 1.0 \mu \mathrm{~F}$, tied to ground or +5 V . Larger value capacitors may be used to reduce supply ripple. The ratio of the capacitors on $\mathrm{V}_{+}$and $V$ - should be greater than 5 to 1 .

V-: Negative supply output. $\mathrm{V}-\approx-\left(2 \mathrm{~V}_{\mathrm{CC}}-2.5 \mathrm{~V}\right)$. This pin requires an external storage capacitor, $\mathrm{C} \geq 0.1 \mu \mathrm{~F}$. To reduce supply ripple, increase the size of the storage capacitor.

C1+;C1-;C2+;C2-: Commutating capacitor inputs require two external capacitors, $\mathrm{C} \geq 0.2 \mu \mathrm{~F}$. One from $\mathrm{C} 1+$ to $\mathrm{C} 1-$ and another from $\mathrm{C} 2+$ to $\mathrm{C} 2-$. The capacitor's effective series resistance should be less than $2 \Omega$. For $C_{2} 1 \mu \mathrm{~F}$, low ESR tantalum capacitors work well, although ceramic capacitors may be used with a minimal reduction in charge pump compliance.

DRIVER IN: RS232 driver input pins. These inputs are TTU CMOS compatible. Unused inputs should be connected to $V_{C C}$.

DRIVER OUT: Driver outputs at RS232 voltage levels. Outputs are in a high impedance state when in SHUTDOWN mode, $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}$, or when the driver disable pin is active. Outputs are fully short circuit protected for Vout
from $\mathrm{V}-+30 \mathrm{~V}$ to $\mathrm{V}+-30 \mathrm{~V}$. Higher voltages will not damage the device if the overdrive is moderately current limited. Short circuits on one output can load the power supply generator and may disrupt the signal levels of the other outputs. The driver outputs are protected against ESD to $\pm 10 \mathrm{kV}$ for human body model discharges.

RX IN: Receiver inputs. These pins accept RS232 level signals $( \pm 30 \mathrm{~V})$ into a protected $5 \mathrm{k} \Omega$ terminating resistor. The receiver inputs are protected against ESD to $\pm 10 \mathrm{kV}$ for human body model discharges. Each receiver provides 0.4 V of hysteresis for noise immunity.

RX OUT: Receiver outputs with TTL/CMOS voltage levels. Outputs are in a high impedance stage when in SHUTDOWN mode to allow data line sharing. Outputs, including LOW-Q RXOUT, are fully short circuit protected to ground or Vcc with the power on, off, or in SHUTDOWN mode.

LOW Q-CURRENT RX IN: Low power receiver input. This special receiver remains active when the part is in SHUTDOWN mode, consuming typically $60 \mu \mathrm{~A}$. This receiver has the same input and protection characteristics as the other receivers.

LOW Q-CURRENT RX OUT: Low power receiver output. This pin produces the same TTLCMOS output voltage levels with slightly decreased speed and drive current.

## ESD Test Circuit



# Differential Bus Transceiver 

September 1991

## features

- Low Power : Icc=2.5mA typ.
- Designed for RS485 or RS422 applications.
- Single +5 V supply.
- -7 V to +12 V bus common mode range permits $\pm 7 \mathrm{~V}$ ground difference between devices on the bus.
- Thermal shutdown protection.
- Power up/down glitch free driver outputs permit live insertion or removal of package.
- Driver maintains high impedance in Three-state or with the power off.
- Combined impedance of a driver output and receiver allows up to 32 transceivers on the bus.
- 70 mV typical input hysteresis.
- 28 nS typical driver propagation delays with 5 nS skew.
- Pin compatiable with the SN75176A and DS75176A.


## APPLICATIONS

- Low Power RS485/RS422 Transceiver
- Level translator


## DESCRIPTION

The LTC1485 is a low power differential bus/line transceiver designed for multipoint data transmission standard RS485 applications with extended common mode range ( +12 V to -7 V ). It also meets the requirements of RS422.

The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.

The driver and receiver feature three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

Both AC and DC specifications are guaranteed from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and 4.75 V to 5.25 V supply voltage range.

## TYPICAL APPLICATION



## LTC1485

ABSOLUTE MAXIMUM RATINGS
PACKAGE/ORDER INFORMATION
(Note1)
Supply Voltage (Vcc) .12V
Control Input Voltages.....................-0.5V to Vcc +0.5 V
Control Input Currents. ...-50mA to 50 mA
Driver Input Voltages -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Driver Input Currents. ..-25mA to 25 mA
Driver Output Voltages $\pm 14 \mathrm{~V}$
Receiver Input Voltages $\pm 14 \mathrm{~V}$
Receiver Output Voltages


ORDER PART NUMBER

LTC1485CN8 LTC1485CS8 LTC1485IN8 LTC1485IS8

## DC ELECTRICAL CHARACTGRISTICS

Vcc $=5 \mathrm{~V}_{ \pm} 5 \%, 0^{\circ} \mathrm{C} \leq$ Temp. $\leq 70^{\circ} \mathrm{C}$ (Note $2 \& 3$ )

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vod1 | Differential Driver Output Voltage (unloaded) | $10=0$ |  |  | 5 | V |
| Vod2 | Differential Driver Output Voltage (with load) | $\mathrm{R}=50 \Omega$; (RS422) |  | 2 |  | V |
|  |  | $\mathrm{R}=27 \mathrm{\Omega}$; (RS 485); Figure1 |  | 1.5 | 5 | V |
| $\Delta$ Vod | Change in Magnitude of Driver Differential Output Voltage for Complementary Output States | $\mathrm{R}=27 \Omega \text { or } \mathrm{R}=50 \Omega$ <br> Figure 1 |  |  | 0.2 | V |
| Voc | Driver Common Mode Output Voltage |  |  |  | 3 | V |
| $\Delta \mathrm{VOCl}$ | Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States |  |  |  | 0.2 | V |
| Vih | Input High Voltage | DI, DE, REB |  | 2.0 |  | V |
| Vil | Input Low Voltage |  |  |  | 0.8 | V |
| lin1 | Inout Current |  |  |  | $\pm 2$ | $\mu \mathrm{A}$ |
| lin2 | Input Current ( $A, B$ ) | $\mathrm{Vcc}=0$ or | Vin $=12 \mathrm{~V}$ |  | $+1.0$ | mA |
|  |  |  | Vin $=-7 \mathrm{~V}$ |  | -0.8 | mA |
| Vth | Differential Input Threshold Voltage for Receiver | $-7 \mathrm{~V} \leq \mathrm{Vcm} \leq 12 \mathrm{~V}$ |  | -0.2 | +0.2 | V |
| $\overline{\Delta V t h}$ | Receiver Input Hysteresis | $\mathrm{Vcm}=0 \mathrm{~V}$ |  |  | 70 | mV |
| Voh | Receiver Output High Voltage | $10=-4 \mathrm{~mA}, \mathrm{Vid}=+0.2 \mathrm{~V}$ |  | 3.5 |  | V |
| Vol | Receiver Output Low Voltage | $10=+4 \mathrm{~mA}, \mathrm{Vid}=-0.2 \mathrm{~V}$ |  |  | 0.4 | V |
| lozr | Three-State Output Current at Receiver | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max} . \\ & 0.4 \mathrm{~V} \leq \mathrm{Vo} \leq 2.4 \mathrm{~V} \end{aligned}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Icc | Supply Current | No Load; DI=GND or Vec | Outputs Enabled |  | 2.7 | mA |
|  |  |  | Outputs Disabled |  | 2.5 | mA |
| Rin | Receiver Input Resistance | $-7 \mathrm{~V} \leq \mathrm{Vcm} \leq+12 \mathrm{~V}$ |  | 12 |  | $\mathrm{K} \Omega$ |
| losd1 | Driver Short-Circuit Current, Vout=high | $-7 \mathrm{~V} \leq \mathrm{V}_{0} \leq+12 \mathrm{~V}$ |  |  | 250 | mA |
| losd2 | Driver Short-Circuit Current, Vout=low | $-7 \mathrm{~V} \leq \mathrm{Vo} \leq+12 \mathrm{~V}$ |  |  | 250 | mA |
| losr | Receiver Short-Circuit Current | $0 \mathrm{~V} \leq \mathrm{Vo} \leq \mathrm{Vcc}$ |  | 7 | 85 | mA |
| 102 | Driver Tri-State Output Current | $\mathrm{V} 0=-7 \mathrm{~V}$ to 12V |  |  | $\pm 100$ | $\mu \mathrm{A}$ |

LTC1485
SWITCHING CHARACTGRISTICS $V C c=5 V+5 \%, 0^{\circ} \mathrm{C} \leq$ Temp. $\leq 70^{\circ} \mathrm{C}$ (Note 283 )

| SYMBOL | PARAMETER | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}$ | Driver Input to Output | $\begin{aligned} & \text { Rdiff }=54 \Omega \\ & C_{L 1}=C_{L 2} \\ & \text { (Figures 2\&5) } \end{aligned}$ | 28 |  | nS |
| $\mathrm{t}_{\text {PHL }}$ | Driver Input to Output |  | 28 |  | nS |
| $t_{\text {SKEW }}$ | Driver Output to Output |  | 5 |  | nS |
| tr, tif | Driver Rise or Fall Time |  | 20 |  | nS |
| $\mathrm{t}_{\mathrm{ZH}}$ | Driver Enable to Output High | $C_{L}=100 \mathrm{pF}$ (Figures 4\&6) S2 closed | 40 |  | nS |
| $\mathrm{t}_{\mathrm{Z}}$ | Driver Enable to Output Low | $C_{L}=100 \mathrm{pF}$ (Figures 4\&6) S1 closed | 40 |  | nS |
| $\mathrm{t}_{\mathrm{L}}$ | Driver Disable Time from Low | $C_{L}=15 \mathrm{pF}$ (Figures 486) S1 closed | 40 |  | nS |
| $\mathrm{t}_{\mathrm{HZ}}$ | Driver Disable Time from High | $C_{L}=15 \mathrm{pF}$ (Figures 4\&6) S2 closed | 40 |  | nS |
| $\mathrm{t}_{\text {PLH }}$ | Receiver Input to Output | $\begin{aligned} & \text { Rdiff }=54 \Omega \\ & C_{L 1}=C_{L 2}=100 \mathrm{pF} \end{aligned}$ <br> (Figures 2\&7) | 25 |  | nS |
| $\mathrm{t}_{\text {PHL }}$ | Receiver Input to Output |  | 25 |  | nS |
| $t_{\text {SKD }}$ | $\left\|t_{P L H}-t_{P H L}\right\|$ <br> Differential Receiver Skew |  | 13 |  | nS |
| $\mathrm{t}_{\text {It }}$ | Receiver Enable to Output Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 3\&8) S 1 closed | 20 |  | nS |
| $\mathrm{t}_{\mathrm{ZH}}$ | Receiver Enable to Output High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 3\&8) S2 closed | 20 |  | nS |
| $\mathrm{t}_{1 Z}$ | Receiver Disable from Low | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 3\&8) S 1 closed | 20 |  | nS |
| $\mathrm{t}_{\mathrm{HZ}}$ | Receiver Disable from High | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (Figures 3\&8) S2 closed | 20 |  | nS |

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive ; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for $\mathrm{Vcc}=5 \mathrm{~V}$ and Temp. $=25^{\circ} \mathrm{C}$.

## LTC1485

## PIN FUNCTIONS

| PIN \# | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | RO | Receiver output. If the receiver output is enabled (REB low), then if $A>B$ by 200 mV , $R$ will be high. If $A<B$ by 200 mV , then $R$ will be low. |
| 2 | REB | Receiver output enable. A low enables the receiver output, R. A high input forces the receiver output into a high impedance state. |
| 3 | DE | Driver outputs enable. A high on DE enables the driver outputs, A and B . A low input will force the driver outputs into a high impedance state. |
| 4 | DI | Driver input. If the driver ouputs are enabled (DE high), then a low on $D$ forces the driver outputs $A$ low and $B$ high. $A$ high on $D$ will force $A$ high and B low. |
| 5 | GND | Ground Connection. |
| 6 | A | Driver output / Receiver input. |
| 7 | B | Driver output / Receiver input. |
| 8 | Vcc | Positive supply ; $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |

## TEST CIRCUITS



Figure 2. Driver/Receiver Timing Test Circuit
Figure 1. Driver DC Test Load


Figure 3. Receiver Timing Test Load


Figure 4. Driver Timing Test Load

## SUITCHING TIME UAVEFORMS



Figure 5. Driver Propagation Delays


Figure 6. Driver Enable and Disable Times

## SWITCHING TIME WAVEFORMS



Figure 7. Receiver Propagation Delays


Figure 8. Receiver Enable and Disable Times

## APPLICATIONS INFORMATION

## TYPICAL APPLICATION

A typical connection of the LTC1485 is shown in Figure 1. Two twisted pair wires connect up to 32 driver/receiver pairs for half duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends. However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically $120 \Omega$. The input impedance of a receiver is typically $20 \mathrm{k} \Omega$ to GND, or 0.6 unit RS-485 load, so in practice 50 to 60 transceivers can be connected to the same wires. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

## THERMAL SHUTDOWN

The LTC1485 has a thermal shutdown feature which protects the part from excessive power dissipation. If the outputs of the driver are accidently shorted to a power supply or low impedance source, up to 250 mA can flow through the part. The thermal shutdown circuit disables the driver outputs when the internal temperature reaches

150 C and turns them back on when the temperature cools to 130 C . If the outputs of two or more LTC1485 drivers are shorted directly, the driver outputs can not supply enough current to activate the thermal shutdown. Thus, the thermal shutdown circuit will not prevent contention faults when two drivers are active on the bus at the same time.

## CABLES AND DATA RATE

The transmission line of choice for RS-485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of $120 \Omega$ cables designed for RS-485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage, and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low over all loss ( Figure 2).


Figure 1. Typical Connection

## APPLICATIONS INFORMATION



Figure 2 Attenuation - vs - Frequency For Belden 9481
When using low loss cables, Figure 3 can be used as a guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (> 100 kbs ), and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.


Figure 3 Cable Length - vs - Data Rate

## CABLE TERMINATION

The proper termination of the cable is very important. If the cable is not terminated with it's characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 4).


Figure 4 Termination Effects
If the cable is loaded excessively ( $47 \Omega$ ), the signalinitially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the

## APPLICATIONS INFORMATION

pedestal is equal to twice the electrical length of the cable ( about $1.5 \mathrm{~ns} /$ foot) . If the cable is lightly loaded (470 $\Omega$ ), the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30 kHz is adequate for tests out to 4000 ft . of cable.

## AC CABLE TERMINATION

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2 V when the cable is terminated with two $120 \Omega$ resistors, causing 33 mA of $D C$ current to flow in the cable when no data is being sent. This DC current is about10 times greater than the supply current of the LTC1485. One way to eliminate the unwanted current is by AC coupling the termination resistors as shown in Figure 5.


Figure 5 AC Coupled Termination
The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3 pF per foot of cable length for $120 \Omega$ cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100 nF capacitor is adequate for lines up to 4000 ' in length. Be aware that the power savings start to decrease once the data rate surpasses $1 /(120 \Omega$ XC ).

## RECEIVER OPEN-CIRCUIT FAIL-SAFE

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1)
when the data is finished transmitting and all drivers on the line are forced into tri-state. The receiver of the LTC1485 has a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit ). However, when the cable is terminated with $120 \Omega$, the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70 mV of hysteresis, the receiver output will maintain the last data bit received.

If the receiver output must be forced to a known state, the circuits of Figure. 6 can be used.


Figure 6. Forcing ' 0 ' When All Drivers Are Off

## APPLICATIONS INFORMATION

The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case alogic 0 . The first method consumes about 208 mW and the second about 8 mW . The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic 1.

## FAULT PROTECTION

All of LTC's RS-485 products are protected against ESD transients up to 2 kV using the human body model ( 100 $\mathrm{pF}, 1.5 \mathrm{k} \Omega$ ). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 7).


Figure 7. ESD Protection With TransZorbs

A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a breakdown voltage higher than the common mode voltage required for your application ( typically 12 V ). Also, don't forget to check how much the added parasitic capacitance will load down the bus.

## TYPICAL APPLICATIONS

RS-232 Receiver


RS-232 To RS-485 Level Translator WIth Hysteresis


Hysteresis $=10 \mathrm{k} \Omega *|\mathrm{Vy}-\mathrm{Vz}| / \mathrm{R}=19 \mathrm{k} / \mathrm{R}$

NOTES

## SECTION 14 -PACKAGE DIMEnSIONS

SECTION 14 - PACKAGE DIMENSIONSINDEX14-2
PACKAGE CROSS REFERENCE ..... 14-3
PACKAGE DIMENSIONS ..... 14-5

## P PACKAGE CROSS REFERENCE TECHNOLOGY

|  |  | LTC | NSC | SIG | MOT | TI | SG | RAYTH | PMI | MAXIM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ए2 | $\begin{aligned} & \text { Plastic DIP } \\ & 8 \text { Lead } \end{aligned}$ | N-8 | $\begin{gathered} N \\ N-8 \end{gathered}$ | N | P1 | P | M | P, NB | P | PA |
| \%owover Fwhry | Plastic DIP <br> 14, 16, 18, 20 , <br> 24, and 28 Lead | N | $\begin{gathered} \mathrm{N} \\ \mathrm{~N}-14 \end{gathered}$ | N | P2 | $\begin{aligned} & \hline N \\ & N E \\ & N E \\ & N G \end{aligned}$ | N | P, N | P | PD, PE, PN, PP, PG, PI |
| $¢_{\square}^{\square}$ | $\begin{aligned} & \hline \text { TO-220 } \\ & 3 \text { Lead } \end{aligned}$ | T | T | - | T | KC | P | - | - | AR |
|  | $\begin{aligned} & \text { TO-220 } \\ & 5 \text { Lead } \end{aligned}$ | T | T | - | - | KV | P | - | - | - |
|  | $\begin{aligned} & \text { T0-220 } \\ & 7 \text { Lead } \end{aligned}$ | Y | - | - | - | - | - | - | - | - |
|  | $\begin{aligned} & \hline \text { Plastic DD } \\ & 3 \text { Lead } \end{aligned}$ | M | - | - | - | - | - | - | - | - |
|  | Plastic DD <br> 5 Lead | Q | - | - | - | - | - | - | - | - |
|  | Plastic DD <br> 7 Lead | R | - | - | - | - | - | - | - | - |
| 9000 5000 | Side Brazed Hermetic DIP 8 Lead | D-8 | D | 1 | L | - | - | - | - | DA |
| Stovoru wherfer | Side Brazed Hermetic DIP 14, 16, 18 and 20 Lead | D | D | 1 | L | - | - | - | $\begin{aligned} & \hline \mathrm{YB} \\ & \text { QB } \\ & \mathrm{XB} \end{aligned}$ | $\begin{aligned} & \text { DD, DE, } \\ & \text { DN. DP } \end{aligned}$ |
| $0$ | $\begin{aligned} & \text { TO-92 } \\ & 3 \text { Lead } \end{aligned}$ | Z | Z | - | P | LP | - | - | - | ZR |
| Tindir | $\begin{aligned} & \text { TO-5, TO-39, TO-96, } \\ & \text { TO-99, TO-100 and TO-101 } \end{aligned}$ | H | H | - | $\begin{aligned} & \mathrm{G} \\ & \mathrm{H} \end{aligned}$ | - | T | $\begin{aligned} & \mathrm{T} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{~J} \\ & \mathrm{~K} \end{aligned}$ | VR, TA, TB |
| Pan | $\begin{aligned} & \text { Ceramic DIP } \\ & 8 \text { Lead } \end{aligned}$ | J-8 | $\begin{gathered} J \\ J-8 \end{gathered}$ | F | U | JG | Y | DE | Z | JA |
|  | Ceramic DIP <br> $14,16,18,20$, <br> 24 , and 28 Lead | J | $\underset{J-14}{J}$ | F | L | J | $J$ | $\begin{gathered} \hline D B \\ D C \\ J \\ \hline \end{gathered}$ | $\begin{aligned} & \hline Y \\ & Q \\ & X \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { JD, JE, JN, } \\ & \text { JP, JG, Jl } \end{aligned}$ |


|  |  | LTC | NSC | SIG | MOT | II | SG | RAYTH | PMI | MAXIM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { T0-3 (Steel) } \\ & 2 \text { Lead } \\ & \hline \end{aligned}$ | K | $\begin{gathered} \mathrm{K} \\ \text { Steel } \end{gathered}$ | - | K | - | K | - | - | KR |
|  | (Aluminum) | - | K | - | K | - | - | - | - | KR |
| ¢1 | $\begin{aligned} & \text { T0-3 } \\ & 4 \text { Lead } \end{aligned}$ | K | K | - | - | KJ | K | - | - | - |
| 9001 | T0-46 <br> 2, 3, 4 Lead <br> T0-52 <br> 3 Lead | H | H | - | - | - | T | - |  | SR |
|  | $\begin{aligned} & \text { TO-3P } \\ & 3 \text { Lead } \end{aligned}$ | P | - | - | - | - | - | - | - | - |
|  | Plastic SO 8 Lead | S-8 | M | D | D | D | - | - | - | SA |
|  | $\begin{aligned} & \text { Plastic SO } \\ & \text { 14, } 16 \text { Lead } \end{aligned}$ | S | M | D | D | D | - | - | - | $\begin{aligned} & \hline \mathrm{SD} \\ & \mathrm{SE} \end{aligned}$ |
|  | Plastic SOL <br> 16, 18, 20, 24, 28 Lead | S | M | D | D | D | - | - | - | WE, WN, WP, WF, WG, WI |
|  | 10 Lead Cerpac | W | W | H | F | W | F | - | RC | - |
|  | $\begin{aligned} & \text { SOT-223 } \\ & 3 \text { Lead } \end{aligned}$ | ST | - | - | - | - | - | - | - | - |
| PROPRIETAR PREFIXES | DEVICE | $\begin{aligned} & \hline \text { LT } \\ & \text { LTC } \end{aligned}$ | $\begin{aligned} & \text { LF LP } \\ & \text { LH MF } \\ & \text { LM } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{NE} \\ & \mathrm{SE} \end{aligned}$ | MC | TL | SG | $\begin{aligned} & \hline \text { RM } \\ & \text { RC } \end{aligned}$ | $\begin{gathered} \hline \text { OP } \\ \text { REF } \\ \text { CMP } \end{gathered}$ | MAX |



D Package 14-Lead Sidebrazed

ead Sidebrazed


D Package 18-Lead Sidebrazed


## PACKAGE DIMENSIONS



14

## PACKAGE DIMENSIONS



## H Package <br> 4-Lead T0-39 Metal Can



H Package
2-Lead and 3-Lead T0-46 Metal Can


H Package
4-Lead T0-46 Metal Can


[^22]
## PACKAGE DIMENSIONS



## J Package 8-Lead Cerdip



J Package
14-Lead Cerdip


## PACKAGE DIMENSIONS



J Package
18-Lead Cerdip


## PACKAGE DIMENSIONS

J Package


## PACKAGE DIMENSIONS



## PACKAGE DIMENSIONS

## N Package 8-Lead Molded DIP



N Package
14-Lead Molded DIP


## PACKAGE DIMENSIONS

## N Package <br> 16-Lead Molded DIP



N Package
18-Lead Molded DIP


## N Package 20-Lead Molded DIP



## N Package 24-Lead Molded DIP



## PACKAGE DIMENSIONS



SO Package

## 8-Lead Small Outline



## PACKAGE DIMENSIONS

## SO Package 14-Lead Small Outline



## SO Package

16-Lead Small Outline


14

SOL Package
16-Lead Small Outline (Wide)


NOTE:
PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS.

## SOL Package

18-Lead Small Outline (Wide)


## PACKAGE DIMENSIONS

SOL Package
20-Lead Small Outline (Wide)


NOTE:
PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS.

SOL Package 24-Lead Small Outline (Wide)


NOTE:
PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS

## PACKAGE DIMENSIONS

## SOL Package <br> 28-Lead Small Outline (Wide)

PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS.


P Package
3-Lead TO-247


## PACKAGE DIMENSIONS

## ST Package

3-Lead Plastic SOT-223


T Package
3-Lead TO-220


## PACKAGE DIMENSIONS

## T Package

5-Lead TO-220 (Straight Lead)


TS(§)289

T Package
5-Lead T0-220


Y Package
7-Lead TO-220


W Package
10-Lead Flatpack (Cerpak)


1. THIS DIMENSION ALLOWS FOR OFF-CENTER LID, MENISCUS AND GLASS OVERRUN.
2. INCREASE DIMENSIONS BY 0.003 ( 0.076 ) WHEN LEAD FINISH A IS APPLIED
(SOLDER DIPPED).

## PACKAGE DIMENSIONS

## Z Package <br> 3-Lead T0-92



DD Package
3-Lead Plastic


## DD Package <br> 5-Lead Plastic



D05 0592

DD Package 7-Lead Plastic


0070592


NOTES

SECTION 15-APPERDICES
SECTION 15-APPENDICES
INDEX ..... 15-2
Introduction to Quality and Reliability Assurance Programs ..... 15-3
Reliability Assurance Program ..... 15-4
Quality Assurance Program ..... 15-20
Wafer Fabrication Flowchart ..... 15-26
Assembly Flowchart ..... 15-30
Test and End of Line Flowchart ..... 15-33
R-Flow ..... 15-34
ESD Protection Program ..... 15-36
Statistical Process Control ..... 15-47
Surface Mount Products ..... 15-50
Surface Mount Data Sheets List ..... 15-60
Dice Products ..... 15-63
Design Tools ..... 15-65
Application Notes ..... 15-65
Design Notes ..... 15-68
Applications on Disk ..... 15-70
Technical Books Order Form ..... 15-71

## Quality and Reliability Assurance Programs

Linear Technology Corporation has a wide ranging program integrating vendor participation, design engineering, and manufacturing to produce the most reliable and highest quality linear integrated circuits available on the market. Our modern manufacturing facility in Milpitas, California is DESC Class S and Class B line certified. We have successfully completed over 90 major OEM quality system surveys to MIL-Q-9858 and MIL-I-45208 including achieving several major customer quality awards. Our Quality and Reliability Assurance Programs are summarized below:

- Wafer Fabrication - A modern class 100 area modular clean room construction with full environmental monitors. Emphasis is placed on statistical quality control, CV plots, SEM monitors and on our proprietary dual layer passivation system.
- SPC (Statistical Process Control) - LTC is committed to SPC as the cornerstone of our continuous quality improvement and Total Quality Management System (TQMS) programs. SPC is fully implemented in all manufacturing areas.
- Assembly and End of Line - Incoming inspection of all materials and piece-parts, line surveillance and process control monitors.
- Testing - Incoming inspection and acceptance of all offshore lots prior to release to test. LTX testers, multipass testing with closed loop binning to reduce outgoing electrical defective levels. Many "beyond data sheet" tests and full temperature QA lot buy-offs are performed as standard processing.
- Traceability - A backside or side mark is placed on all units, where space permits, to give information on each unit to identify the wafer fab lot, assembly, end of line (e.o.l.) and test lots. The information provided exceeds the seal week traceability control required by MIL-STD-883.
- ESD (Electro Static Discharge) - A full program is in place from design through manufacturing. Products are fully characterized to MIL-STD-883 (Method 3015) and strict controls on handling and packaging are observed.
- Training and Certification - Operator training has been established for all operations and recertification is performed every 6 months.
- Major Change Control - Major change controls are in place to notify our customers in accordance with MIL-M-38510, LTC internal specifications, or specific customer specifications as required.
- Quality Assurance - Full monitoring and reporting of quality data with emphasis on statistical process control charts and continuous quality improvement. Refer to our section on Quality Assurance Program.
- Failure Analysis and Reporting - A full analytical lab and formal program exists to record, analyze and take appropriate corrective action on all returns. A report is generated and sent to the customer stating our findings and action.
- Reliability Flows - Linear Technology reliability flows include Class S and Class B JAN-38510, Standard Military Drawings (SMD), DESC Drawings, 883, R-Flow, and Hi -Rel (Source Controlled Drawings). In addition, specialized processing such as SEM, PIND and other tests can be performed as required.
- Reliability Monitor - LTC has a unique reliability structure built into each wafer that is used to obtain rapid feedback on reliability. This data is obtained in less than 1 week, versus 40 weeks for a typical reliability audit. See the LTC Reliability Program for more details. LTC has a comprehensive reliability monitor program for plastic packaged devices. A variety of tests are performed on every 1 week date code, for every package type and lead count and real time feedback to the assembly facilities.
- Reliability Reporting - Data is gathered on a monthly basis for selected package/product combinations. This data is summarized each quarter and published in a Reliability Data Pack showing Operating Life, 85/85, HAST, Autoclave, Temperature Cycle, Thermal Shock, 883 Group C, and 883 Group D summary data. Copies of Reliability Data Pack summaries are available by writing or calling Linear Technology, 1630 McCarthy Blvd., Milpitas, CA 95035, (800) 637-5545.


## INTRODUCTION

In 1981, Linear Technology Corporation was founded with the intention of becoming a world leader in high performance analog semiconductors. To achieve this goal Linear Technology Corporation committed itself to consistently meet its customers' needs in four areas:

Linear Technology Corporation has achieved its primary goal and is now focused to achieve 100\% customer satisfaction.

This brochure defines the key elements of Linear Technology Corporation's Reliability Assurance Program which is divided into three groups:
$\square$ Reliability Planning
$\square$ Manufacturing for Reliability
$\square$ Reliability Assessment and Improvement


## RELIABILITY PLANNING

Reliability planning takes three forms at Linear Technology Corporation (LTC). The first is the establishment of the reliability requirements for a product to be released to manufacturing. The second is the definition and implementation of a predictive reliability system. The third is designing for reliability, which includes new product development, materials selection, and construction techniques.

We fully realize that the cost of failure in the field is many orders of magnitude more than the initial component cost. Therefore, the goal of the reliability planning process is to provide reliable product to reduce the cost of ownership to our customers.

## Reliability Criteria

A key element of reliability planning is LTC's internal specification entitled "Quality Assurance/Reliability Assurance Qualification Requirement". It contains a complete description of the interrelationships of the various groups involved in meeting LTC's reliability objectives and defines the guidelines for release decisions which affect quality and reliability of the device.

## Predictive Reliability System

LTC has developed a predictive reliability system which combines quality and reliability information in a database to provide reliability summaries and trend analysis. A block diagram of the system is shown on this page.

## Designing for Reliability

Considerable planning goes into the design of LTC's products. This planning includes devicelayout considerations, selection of input and output protection schemes, selection of fab processing technology, and specification of materials and manufacturing techniques.

A stringent set of bipolar and CMOS design rules have been established to enhance reliability and optimize manufacturability through robust design. At the design stage, the reliability of the circuit is heavily dependent on layout considerations. The rules for thickness and width of metallization have been defined to minimize the current density and prevent electromigration. Current density calculations are required to be performed on all products to ensure that the designs are conservative. The routing of the metal pattern is designed to eliminate potential inversion or leakage failures and guard ring structures are used where appropriate. The positions of bonding pads are carefully
selected to optimize device performance and also to fit easily into a variety of packages without creating potential bond loop problems that could result in shorted wires.

The Predictive Reliability System


The thermal layout of our circuits also receives considerable attention to minimize parametric drift and optimize performance. In the case of voltage regulators, for any given power dissipation there will be some temperature difference between the power transistor and the control circuitry, due to their separation on the die. This temperature difference is a desirable situation which is used to reduce the power transistor's temperature affect on the control circuitry. Additionally, the power transistor has a higher maximum

## RELIABILITY ASSURANCE PROGRAM

junction temperature rating than that of the control circuitry and may be allowed to run warmer without degradation. Such LTC products are also designed for maximum efficiency to reduce power dissipation and thereby improve reliability and reduce the cost of heat sinking in the customer's product.

All of our voltage regulators include thermal limiting in the circuitry to shut down the device if the temperature exceeds the safe operating conditions. Additional insurance is provided by employing short circuit current protection to safeguard against catastrophic failure. The philosophy of incorporating fault tolerant designs with innovative circuit protection concepts is a fundamental design rule at LTC.

## Thermal Resistance Model of LTC's Voltage Regulators



Another major design consideration in circuit reliability is tolerance to electrostatic discharge (ESD) and electrical overstress (EOS). ESD is a problem encountered both in normal handling and circuit assembly. It also affects the reliability of the final product when cables are exposed to ESD such as in line drivers and receivers.

The implementation of ESD protection structures in linear integrated circuits is much more difficult than in digital circuits. The linearcircuitmust provide protectionforelectrical overstress while maintaining the ability to measure current levels in the picoamp range. Interface circuits have input and output connections that normally operate at voltages in excess of the power supply, thereby precluding the use of clamp structures to the power supply for ESD protection. LTC, using a combination of circuit design and proprietary structures, provides high levels of overstress immunity to its devices which enhances their reliability. As a goal, all devices are designed for a minimum of 2,000 volts ESD protection with some devices achieving 5,000 volts to 10,000 volts ESD protection.

Linear circuits with total supply currents in the microamp range cannot tolerate leakages induced by contamination. Whether the circuit is Bipolar, CMOS or Complementary Bipolar, the circuit must withstand high operating voltage and high temperature for thousands of hours without leakage currents degrading device performance. LTC uses advanced process techniques to shield the die from sodium contamination while preventing electron accumulation causing surface inversions. This, combined with continuous monitoring of the assembly process, ensures high reliability devices.

LTC utilizes state-of-the-art processes in manufacturing its products. Our high voltage Bipolar process provides high gain, low noise general purpose devices as well as high power integrated circuits. CMOS can provide high complexity ICs with a large digital content. Complementary Bipolar, a new process developed in-house by LTC, provides high speed NPNs and PNPs on the same monolithic die. Complementary Bipolar enables an expanded product range for linear circuits and is suitable forvery high speed amplifiers, general purpose linear signal processing or even high speed D/A converters. All of these products are characterized by high reliability, low power consumption and the ability to operate from a wide range of power supplies and over a wide range of ambient temperatures.

## LTC's Process Structures



## RELIABILITY ASSURANCE PROGRAM

In order to ensure that device performance and reliability goals are achieved on new products, design review meetings are held regularly during the design and development phase.

## Material Selection

LTC has selected assembly processes and materials that are closely matched to achieve the highest reliability level in both ultra precision and high power devices. Compatibility between the different package elements, such as the molding compound and lead frame, are carefully researched and qualified. The choice of materials and assembly processes are especially critical in surface mount devices, which must maintain reliability after being subjected to harsh board soldering environments. At LTC we are using the latest state-of-the-art assembly equipment and materials to guarantee reliability. Our low stress epoxy molding compound is extremely low in ionic impurities.

Similar improvements have been made in hermetic packages in the modern low temperature glass ceramic seals and improved die attach materials.


To protect the die from degradation before assembly, and from the long term effects of the package environment, LTC has developed a proprietary dual layer passivation. This dual layer passivation system is free from cracks and pinhole defects and offers an outstanding moisture barrier without detrimental side affects to device performance.

## Design of Experiments

LTC is committed to the use of design of experiments (DOE) when developing new products and processes. We firmly believe that design of experiments will be the new industry standard for product and process development.

DOE has been successfully utilized on numerous products and processes at LTC. DOE, coupled with response surface methodology, has provided LTC the ability to solve complex problems that were previously unsolvable. We have used DOE to characterize wafer fab processes and provided this information to our IC designers which enabled them to produce devices that were less sensitive to manufacturing variations.

## Response Surface Model of PIND Yield after Welding Operation



## RELIABILITY ASSURANCE PROGRAM

## MANUFACTURING FOR RELIABILITY

LTC is keenly aware of the influence which the manufacturing process has on the quality and reliability of the finished product. For this reason, LTC has placed critical emphasis on the manufacturing facility and associated process controls. LTC's claims of outstanding manufacturing capability and controls are validated by the fact that we achieved Class S Certification by DESC in November of 1987.

LTC's strategy in manufacturing for reliability includes the use of automated state-of-the-art equipment, protection of the product as it moves through manufacturing, effective inspection and screening, device traceability and statistical process control. These and other similar tight controls are applied from wafer fabrication through product shipment.

## Wafer Fab

In wafer fabrication, the key to a reliable process is process control. Two major thrusts of process control in the wafer fab are the application of statistical process control (SPC) and the use of automated processing equipment. Automated equipment employing cassette-to-cassette wafer transfer, proximity mode aligners and projection steppers have significantly reduced handling related defects.

Projection Stepper


Microprocessor controlled furnaces are used to eliminate the effects of process variations and human errors. Thin film processing employs fully automated sputtering and metal etch systems.

Automated Metal Etch System


All of these equipment enhancements work together to yield a process that is consistent and repeatable with a minimum of wafer handling. Quality control monitors and inspections at various points in the process, coupled with the use of control charting throughout the fab area, ensure consistent processing. The quality of the oxide is checked regularly using C-V plots to check for contamination and surface state anomalies. Scanning electron microscope inspection is performed periodically each day to ensure the integrity of the metallization system.

## Assembly

The introduction of new equipment and techniques in the assembly process has had a tremendous impact on device reliability. The use of automated equipment has reduced the handling and subsequent damage of die and wafers. In situations where die or wafers must be handled, vacuum wands and vacuum pens have replaced tweezers and thereby decreased damage due to scratches. Automated wire bonding machines have produced more consistent wire bonding quality and improved productivity.

All products receive a thorough visual inspection per Mil-Std-883 Method 2010 Condition B or an equivalent visual criteria prior to encapsulation.

High Speed Automatic Bonder


## Traceability

LTC has an outstanding traceability control system. A backside mark or a side mark is used to code information including the country of assembly, assembly facility, exact assembly lot seal date, wafer fab lot, die type and revision. Additionally, this backside mark will identify any non-standard processing which may have been required using a custom flow. At the wafer level, each wafer is laser scribed to include the fab run number and wafer serial number. This traceability benefit is offered as a standard feature on all packages where space allows and is part of the "added value" of LTC products.

## Traceability Control Using Backside Mark or Side Mark Coding



To enhance traceability, LTC is using the latest state-of-theart document archival system. This computerized system incorporates a document scanner which digitizes and compresses documents to be stored on optical disks. As the
documents are stored, their ID number, date, and classification are recorded in the system's database to facilitate retrieval. This system allows fab travelers, test travelers and other critical documents to be retrieved in minutes as opposed to hours or days.

Optical Disk Archive System


## Reliability Screening

Although our standard product families are recognized for their very low infant mortality, customer requested additional reliability screening can be provided by LTC. This added reliability screening for commercial or industrial level products is offered for both hermetic and plastic devices and is designated as our " R " flow process signified by a $/ R$ symbol as a suffix to the part number.

The "R" flow includes temperature cycle, burn-in and QA testing at $0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$, and $+70^{\circ} \mathrm{C}$. A simplified flowchart of the " $R$ " flow is shown in Table 1 at the end of this brochure. The hermetic devices are also offered as JAN Class S or Class B, Standardized Military Drawings (SMDs) and also as Mil-Std-883 devices.

LTC offers a cost effective reliability screen for hermetic product using the Mil-Std-883 screening and quality conformance inspection. This flow is defined in our "Mil-Std-883" brochure and depicted in a brief flow diagram shown in Table 2 at the end of this brochure.

The Mil-Std-883 burn-in at $125^{\circ} \mathrm{C}$ for 160 hours is roughly equivalent to 80,000 hours or approximately 9 years of continuous operation at a normal operating temperature of around $55^{\circ} \mathrm{C}$ (Assuming an activation energy of 1.0 electron volts).

## RELIABILITY ASSURANCE PROGRAM

Whether testing plastic or hermetic devices, the engineers at LTC routinely add tests in addition to the standard data sheet tests. These added tests are used to detect potential flaws that could impact reliability and provide additional device compatibility with subtle application related performance characteristics. Examples of such additional tests are the exercising of thermal shutdown mode of regulators prior to burn-in or the stressing of on-chip capacitors with voltages in excess of the device maximum rating to induce failure in substandard lots.

Data sheet electrical parameters are measured before and after the specified stress testing to ensure the electrical integrity of the devices.

## Statistical Process Control

At LTC we believe that quality and reliability should be built into a product as opposed to simply screening out bad devices. Statistical Process Control (SPC) is ideally suited to our manufacturing goals. SPC has enabled us to run processes with uniform and centered distributions which have not only optimized yields, but have also produced a finished product that is rugged and reliable.

Example of Control Chart for SOIC Coplanarity


Control charting at all critical processes is used to identify the need for corrective action before an out of control situation occurs, thus reducing the overall process variation. LTC has an active SPC program. The generic process from
wafer fabrication through shipping has been flow charted with critical nodes defined. The Control Plan Detail outlines the various attributes of the activities surrounding that particular activity. Organization for SPC is comprised of the:

```
\(\square\) Steering Committee
\(\square\) SPC Quality Control Teams (QCTs)
- Process/Preventive Action Teams (PATs)
```

The Steering Committee provides the leadership for the SPC process, while the QCTs are responsible for the implementation and maintenance of SPC within their respective operational groups. PATs are formed by the QCTs to implement certain initial or corrective measures with specific stated goals, using SPC tools. There are four QCTs in place:

$\square$ Wafer Fab<br>$\square$ Quality and Reliability<br>- Local Assembly<br>- End-of-Line (which includes Test, Mark, Pack, Product and Test Engineering)

Since by definition, a PAT functions until its stated goal is attained, their number and tasks are constantly changing. We have had as many as 23 active PATs which include operators and maintenance personnel.

Training is provided in-house for a majority of the Company's employees, who receive test materials and 135 to 279 hours of instruction in one or more of the following courses:
> $\square$ Basic SPC
> $\square$ Advanced SPC
> $\square$ Design of Experiments
> $\square$ Team Organization

An important aspect of the SPC program at LTC involves the use of Design of Experiments to solve specific problems, develop new products/processes, and characterize new products and/or processes.

LTC is driving SPC beyond our own factory. A Preferred Supplier Program has been implemented with our raw materials suppliers, wherein parameters deemed critical to the manufacturing process at LTC are controlled statistically by the raw material supplier. Evidence of this control is supplied to LTC on a regular basis. This system of customersupplier cooperation ensures the integrity of the materials and maintains a mutual focus on improvement.

## RELIABILTYY ASSESSMENT AND IMPROVEMENT

LTC combines a traditional approach to reliability which incorporates product qualification and long term reliability assessment with a "leading edge" approach, which incorporates wafer level reliability testing and in line assembly reliability monitoring.

## Qualification Testing

Before a new product can be released to production, strict qualification testing requirements must be met. These same qualification requirements apply to new processes, new materials, new designs and major changes in any of these areas. The guidelines for qualification of process or product changes are detailed in Mil-M-38510. At LTC we adhere to those guidelines and in many cases impose additional testing per our own requirements. Examples of some of the qualification tests which are used by LTC are shown in Table 3 at the end of this brochure.

As part of new product qualification, LTC performs ESD sensitivity classification testing of devices to Method 3015 of Mil-Std-883. This ESD sensitivity testing uses both the human body model and the machine model. During this rigorous testing, every pin combination on at least 3 devices is subjected to 3 positive pulses followed by 3 negative pulses at the specified voltage increment with a 1 second cool down period between pulses. Following this ESD testing, the device is tested for opens or shorts on a curve tracer and then must pass the full data sheet limits on the automatic test equipment.

Additionally, for CMOS circuits, latch-up testing is performed on every pin to determine the device's ability to source or sink current without destructive latch-up. We require new LTC products to handle increasingly high currents without latch-up and subsequently meet all data sheet parameters.

Reliable radiation hardened devices are produced by LTC using a proprietary process technology designed to meet or exceed 100k RADS total dose. Qualification testing of these devices using a Cobalt 60 source has demonstrated excellent results on a number of products. Data sheets for our RAD hard product line are available from your local sales representative.

## Wafer Level Reliability Assessment

As an additional reliability control, LTC has innovated a strategy for auditing the wafer fab process. Diagnostic structures, in addition to the device structures, are specifically designed as either Bipolar or CMOS reliability test patterns and are stepped into all wafers. These structures are tested during fabrication using a parametric analyzer. Then these test vehicles are used to investigate and detect potential yield and reliability hazards after assembly.

The Bipolar Process version of this structure is optimized to accelerate, under temperature and bias, the two most common failure mechanisms in linear circuits, namely mobile positive ions and surface charge-induced inversions. This threeterminal structure is scribed from a wafer and assembled in an either hermetic or plastic package. These devices are burned-in for a predetermined temperature and time. The same structures becomes sensitive to either failure mechanism depending upon the bias scheme used during burn-in. A limit is defined for the leakage current change during burn-in; a failure indicates a wafer fab problem which will be addressed by the process engineering group.

The CMOS Process version allows measurements of thresholds of various sizes and kinds of N-Channel and P-Channel MOSFETs. Body effects, L effective, sheet resistance, zenerbreakdown voltage, contact metal resistance and impact ionization current are measurable with this chip which is assembled in a twenty lead DIP.

Bipolar Test Pattern


## RELIABILITY ASSURANCE PROGRAM

Electrical testing is performed on the structure before and after burn-in. After evaluating any sample population shifts or failures, process engineering is appraised of the results of this process monitor.

The use of test patterns allow any device to be monitored and also gives faster unambiguous feedback than is normally achieved by performing reliability testing on assembled product. Reliability data is generated in less than one week, giving immediate feedback to the production line.

LTC utilizes this new reliability control technique in addition to the conventional reliability audit on randomly pulled finished product. Operating Life tests are performed and the distributions of key parameters before and after testing are evaluated for stability and control.

## Quick Reaction Reliability Monitor

As a complement to the wafer level reliability program, a monitor program focused on assembly related issues has been fully implemented. This reliability monitor program, known as the QUICK REACTION RELIABILITY (QR²) monitor, has been specifically tailored to provide quick feedback of reliability assessment of the assembly operation. The tests in the $Q R^{2}$ program are designed to identify reliability weaknesses associated with wire bonding, dieattach, package encapsulation and contamination related failures. The actual tests performed in the QR² Monitor Program are shown in Table 4 at the end of this brochure.

In order to ensure that representative reliability assessment is made, the $Q R^{2}$ sampling matrix requires $Q R^{2}$ testing of every date code from each assembly location on each package type and lead count from that assembly location. This provides a weekly snapshot of the reliability of all packages from all assembly locations. The basic strategy is to evaluate as many production lots as possible to provide maximum confidence to our customers.

Should a failure occur during $\mathrm{QR}^{2}$ testing, the entire production lot is impounded before shipment. Failures are analyzed to determine validity and the root cause of any valid failure. Quite often, additional samples are pulled and tested for an extended period of time. Lots with substandard reliability performance are scrapped. The data generated from this program is used to establish a program for continuous quality improvement with our assembly facilities.

## Long Term Reliability Monitor

LTC also conducts a traditional long term reliability monitor program on devices pulled from Boxstock. This long term reliability monitor is used for extended life and end of life approximations such as FIT (failure in time) calculations. The long term reliability monitor also serves as a check against our short term reliability estimates.

The long term reliability tests are designed to evaluate design, wafer fab and assembly related weaknesses. Industry standard reliability tests and the relatively new HAST (highly accelerated stress test) have been incorporated into this program. The long term reliability monitor tests are shown in Table 5 at the end of this brochure.

The most severe tests for plastic package devices are the temperature and humidity tests, particularly HAST testing. We have included HAST testing in the long term reliability monitor program due to the highly accelerated nature of the this test. This test accelerates the penetration of moisture through the external protective encapsulant or along the interface between the encapsulant and the metallic lead frame. Additionally, the HAST test is conducted with the device under bias. The HAST test places the plastic devices in a humid environment of $85 \%$ relative humidity under 45 psi of pressure at $130^{\circ} \mathrm{C}$ to $140^{\circ} \mathrm{C}$. Under these conditions, 24 hours of HAST testing at $140^{\circ} \mathrm{C}$ is roughly equivalent to 1,000 hours of $85^{\circ} \mathrm{C} / 85 \%$ RH testing. The employment of HAST testing has dramatically reduced the length of time required for qualification.

## Qual Samples Being Loaded into the HAST System



Acceleration Factor Using HAST Compared to 85/85


## Group C and D Testing

Since LTC is a certified producer of JAN 38510 and 883 product, we perform Group $C$ and $D$ testing regularly on our devices. This data is also incorporated into the reliability datapack in the back of this brochure. The Group C and D test lists are shown in Tables 6 and 7 at the end of this brochure.

## Failure Analysis and Corrective Action

LTC is extremely concerned with all failures whether they occur in-house or at a customer location. We have focused significant resources in the area of failure verification and analysis.
LTC offers failure analysis services to its customers, free of charge. In an emergency situation a preliminary failure analysis report can be issued within 24 hours. Our failure analysis database revealed that the vast majority of all devices returned for failure analysis are invalid due to improper application, gross misuse or they are fully functional and meet all data sheet parameters. LTC also offers outstanding applications assistance to help the customer achieve the full value of our products.

## Scanning Electron Microscope with $X$-RAY Dispersive Analysis



We are equally concerned with failures that are identified during reliability and qualification testing. As with field failures, the in-house failures are analyzed in detail to pinpoint the exact failure mechanism and to identify the root cause. In many cases, where ESD or EOS is the suspected cause of the failure, fault simulation is carried out by over stressing good devices to recreate the fault condition.

LTC has invested in failure analysis resources in the form of experienced, seasoned engineers and equipment such as a full metallurgical lab , IC deprocessing equipment and a scanning electron microscope with voltage contrasts, electron beam induced current (EBIC), energy dispersive $x$-ray analysis (EDAX), and a computerized database.

All failure analysis reports are documented in detail and distributed appropriately. All valid failure analyses require prompt and effective corrective action which is driven to completion by the quality and reliability organization.
Corrective actions are implemented in accordance with LTC's internal document "Corrective Action Procedure" which details the method and responsibilities for timely corrective action. This procedure is summarized in a separate brochure which is available to our customers upon request.

## RELIABILITY ASSURANCE PROGRAM

## Typical Failure Analysis Flow


9. Internal visual microscopic inspection from 5X to 400X.
 noting failing and shifting parameters.

18. Fault simulation for electrostatic discharge damage and electrical overstress related failures.
19. Analyze all the results of these steps including observations, discussions and recommendations.

## Failure Rate Calculations

Failure rates at LTC are calculated using Mil-Std-690B which is based upon the exponential distribution model for predicting microelectronic device reliability. Examples of FIT and MTBF (mean time between failure) are shown in the sample calculation below.
Sample Calculation:
Step 1. Calculate Failure Rate at Test Condition $\left(+150^{\circ} \mathrm{C}\right)$.

Assume 77 units on Op-Life for 1000 hours with $\emptyset$ failures:
Device Hours at Test Condition $=77$ Units $\times 1000$ Hours equals 77,000 Device Hours at $+150^{\circ} \mathrm{C}$

$$
\begin{aligned}
\text { Fail Rate } & =\frac{\text { Value from Table A-1(Mil-Std-690B) }}{\text { Device Hours }} \\
& =\frac{91.641}{77,000}=1.19 \% 1 \mathrm{KHours}(11,900 \text { FITS })
\end{aligned}
$$

The Arrhenius model is used to extrapolate a failure rate from an accelerated test condition to a use temperature condition.

Step 2. Calculate Acceleration Factor and Extrapolate Equivalent Failure Rate to $+55^{\circ} \mathrm{C}$.

$$
\mathrm{A} f=\text { Acceleration Factor }
$$

$$
A f=e^{\frac{E_{a}}{k}\left(\frac{1}{T_{1}}-\frac{1}{T_{2}}\right)}
$$

$$
\mathrm{A}_{f}=\mathrm{e}^{\left(\frac{1.0}{0.0000863}\right)\left(\frac{1}{328}-\frac{1}{423}\right)}
$$

$$
A_{f}=2791
$$

## RELIABILITY ASSURANCE PROGRAM

Where:
$\mathrm{E}_{\mathrm{a}}=$ Activation Energy (Assume 1.0 eV$)$
$\mathrm{K}=$ Boltzmann's Constant $=8.63 \times 10^{-5} \mathrm{eV} /{ }^{\circ} \mathrm{Kelvin}$
$\mathrm{T}_{2}=$ Test Condition Temperature in ${ }^{\circ} \mathrm{Kelvin}$
$\mathrm{T}_{1}=$ Use Condition Temperature in ${ }^{\circ} \mathrm{Kelvin}$
$\mathrm{e}=2.71828$ (Natural Antilog)

Now the equivalent failure rate is calculated:

$$
\begin{aligned}
\text { Failure Rate }\left(+55^{\circ} \mathrm{C}\right) & =\frac{\text { Failure Rate at Test Condition }}{\text { Acceleration Factor }} \\
& =\frac{11,900 \mathrm{FITS}}{2791} \\
& =4.2637 \mathrm{FITS}
\end{aligned}
$$

## Reliability Datapack

On a quarterly basis, the reliability department compiles and publishes a report which summarizes all the reliability testing results. This report is intended to provide our customers with a means of determining system reliability. The data is presented at $+150^{\circ} \mathrm{C}$ and at $+125^{\circ} \mathrm{C}$ for those customers who wish to perform their own failure rate calculations. This report can be found in the pocket in the back of this brochure.

In addition, up to the minute reliability summary data reports on particular devices can be generated from the computerized reliability database. ESD simulation testing reports and current density calculations of individual device types are also available upon request.

Should you desire additional information, please contact your local LTC representative.

Finally MTBF is calculated:

$$
\text { MTBF }=\frac{100000}{0.000426}=\frac{234,700,000 \text { Hours }}{\text { or } 26,778 \text { Years. }}
$$

## RELIABILITY ASSURANCE PROGRAM

Table 1. "R" Flow for Plastic Dual-In-Line Packages


Table 2. Screening Flow per Mil-Std-883, Method 5004


## RELIABILITY ASSURANCE PROGRAM

Table 3. Reliability Qualification Test Guidelines for Plastic Packages

| TEST | METHOD | CONDITIONS | FULL RELEASE DURATION | contingent RELEASE duration | FULL AND CONTINGENT RELEASE LTPD |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High Temperature Bias Operating Life (Op-Life) | Mil-Std-883 <br> Method 1005 | Continuous Operation at Max Rated Supply Voltage $\begin{aligned} & \mathrm{T}_{A}=+125^{\circ} \mathrm{C} \text { or } \\ & \mathrm{T}_{A}=+150^{\circ} \mathrm{C} \end{aligned}$ | 1000 Hours 500 Hours | 500 Hours 168 Hours | $\begin{aligned} & 5 \%, A c c=0 \\ & 5 \%, A c c=0 \end{aligned}$ |
| Temperature Humidity Bias Life (85/85) | JEDEC Spec 22 | Continuous Operation at Max Rated Supply Voltage, Min Supply Current $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}, 85 \% \mathrm{RH}$ | 1000 Hours | 500 Hours | $5 \%$, Acc $=0$ |
| Highly Accelerated Stress Test (HAST) | JEDEC Spec 22 | Continuous Operation at Max Rated Supply Voltage, Min Supply Current $\mathrm{T}_{\mathrm{A}}=+140^{\circ} \mathrm{C}, 85 \% \mathrm{RH}, 3$ Atmospheres | Equivalent to 1000 Hours 85/85 | Equivalent to 500 Hours 85/85 | $5 \%, \mathrm{Acc}=0$ |
| Temperature Cycle (T/C) | Mil-Std-883 <br> Method 1010 <br> Condition C | Air-to-Air, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, $>10$ Minutes Dwell Time | 1000 Cycles | 500 Cycles | $5 \%, \mathrm{Acc}=0$ |
| Thermal Shock (T/S) | Mil-Std-883 <br> Method 1011 <br> Condition C | Liquid-to-Liquid, $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, $>5$ Minutes Dwell Time | 1000 Cycles | 500 Cycles | $5 \%, A c c=0$ |
| Autoclave (Pressure Pot with Bias) (BPPT) | JEDEC Spec 22 | Continuous Storage at $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}$, 100\% RH, 1.67 Atmospheres, Max Rated Supply Voltage for the Last 3 Hours | 350 Hours | 350 Hours | $5 \%, \mathrm{Acc}=0$ |
| Autoclave (Pressure Pot without Bias) (PPT) | JEDEC Spec 22 | Continuous Storage at $\mathrm{T}_{\mathrm{A}}=+121^{\circ} \mathrm{C}$, 100\% RH, 2 Atmospheres | 350 Hours | 350 Hours | $5 \%, \mathrm{Acc}=0$ |
| Power Cycle (PW) Regulators Only | $\begin{aligned} & \text { Mil-Std-883 } \\ & \text { Method } 1006 \end{aligned}$ | Power Cycled "ON" and "OFF" as Required to Cycle Case Temperature Between $+60^{\circ} \mathrm{C}$ and $+120^{\circ} \mathrm{C}$ | 50,000 Cycles | 10,000 Cycles | $15 \%, \mathrm{Acc}=0$ |
| Thermal Resistance (TMLR) | Mil-Std-883 <br> Method 1012 <br> Condition C | Junction to Case or Junction to Ambient as Appropriate | N/A | N/A | 15\%, Acc = 0 |
| Dye Penetrant (DY) | $\begin{aligned} & \text { Mil-Std-883 } \\ & \text { Method } 1014 \end{aligned}$ | Immersion in Dye Penetrant at 60 PSIG for 2 Hours Minimum | N/A | N/A | $15 \%, \mathrm{Acc}=0$ |
| X-Ray Inspection Radiography (XRAY) | Mil-Std-883 <br> Method 2012 | Top View Only | N/A | N/A | 15\%, Acc = 0 |

## RELIABILITY ASSURANCE PROGRAM

Table 4. Quick Reaction Reliability ( $\mathbf{Q R}^{\mathbf{2}}$ ) Monitor Program

| TEST | METHOD | CONDITIONS | TEST DURATION | $\begin{aligned} & \text { SAMPLE } \\ & \text { SIZE } \end{aligned}$ | LTPD. ACC NO. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Life Test (Op-Life) | $\begin{aligned} & \text { Mil-Std-883 } \\ & \text { Method } 1005 \end{aligned}$ | Continuous Operation at Max Rated Supply Voltage, $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ or $T_{A}=+150^{\circ} \mathrm{C}$ | 168 Hours | 45 | $5 \%, \mathrm{Acc}=0$ |
| Biased Moisture Life Test (85/85) | JEDEC Spec 22 | Continuous Operation at Max Rated Supply Voltage, Min Supply Current, $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}, 85 \% \mathrm{RH}$ | 168 Hours | 45 | $5 \%, A c c=0$ |
| Highly Accelerated Stress Test (HAST) | JEDEC Spec 22 | Continuous Operation at Max Rated Supply Voltage, Min Supply Current, $\mathrm{T}_{\mathrm{A}}=+140^{\circ} \mathrm{C}, 85 \% \mathrm{RH}, 3$ Atmospheres | 48 Hours | 45 | $5 \%, A c c=0$ |
| Temperature Cycle (T/C) | Mil-Std-883 <br> Method 1010 <br> Condition C | Air-to-Air, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, >10 Minutes Dwell Time | 100 Cycles | 45 | $5 \%, A c c=0$ |
| Thermal Shock (T/S) | Mil-Std-883 <br> Method 1011 <br> Condition B | Liquid-to-Liquid, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, $>5$ Minutes Dwell Time | 100 Cycles | 45 | $5 \%, A c c=0$ |
| Autoclave (Pressure Pot without Bias) (PPT) | JEDEC Spec 22 | Continuous Storage at $\mathrm{T}_{\mathrm{A}}=+121^{\circ} \mathrm{C}$, 100\% RH, 2 Atmospheres | 48 Hours | 45 | $5 \%, \mathrm{Acc}=0$ |
| X-Ray Inspection Radiography (XRAY) | $\begin{aligned} & \text { Mil-Std-883 } \\ & \text { Method } 2012 \end{aligned}$ | Top View Only | N/A | 45 | $5 \%, A c c=0$ |
| Package Separation Visual Inspection | N/A | 30X Magnification | N/A | 45 | $5 \%, \mathrm{Acc}=0$ |
| Unmolded Strip Evaluation | N/A | 30X Magnification | N/A | 1 Strip | N/A |
| Hot Intermittent Opens Test at Subcontractor | N/A | Automated Electrical Test at $+125^{\circ} \mathrm{C}$ | N/A | 250 | N/A |

Table 5. Long Term Reliability Monitor Program

| TEST | METHOD | CONDITIONS | TEST DURATION | SAMPLE SIZE | $\begin{aligned} & \text { LTPD, } \\ & \text { ACC NO } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Life Test (Op-Life) | $\begin{aligned} & \text { Mil-Std-883 } \\ & \text { Method } 1005 \end{aligned}$ | Continuous Operation at Max Rated Supply Voltage, $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ or $\mathrm{T}_{\mathrm{A}}=+150^{\circ} \mathrm{C}$ | 1000 Hours | 45 | $5 \%, \mathrm{Acc}=0$ |
| Biased Moisture Life Test (85/85) | JEDEC Spec 22 | Continuous Operation at Max Rated Supply Voltage, Min Supply Current, $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}, 85 \% \mathrm{RH}$ | 1000 Hours | 45 | $5 \%, \mathrm{Acc}=0$ |
| Highly Accelerated Stress Test (HAST) | JEDEC Spec 22 | Continuous Operation at Max Rated Supply Voltage, Min Supply Current, $\mathrm{T}_{\mathrm{A}}=+140^{\circ} \mathrm{C}, 85 \% \mathrm{RH}, 3$ Atmospheres | 48 Hours | 45 | $5 \%, \mathrm{Acc}=0$ |
| Temperature Cycle (T/C) | Mil-Std-883 <br> Method 1010 <br> Condition C | Air-to-Air, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, >10 Minutes Dwell Time | 1000 Cycles | 45 | $5 \%, \mathrm{Acc}=0$ |
| Thermal Shock (T/S) | Mil-Std-883 <br> Method 1011 <br> Condition B | Liquid-to-Liquid, $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, $>5$ Minutes Dwell Time | 1000 Cycles | 45 | $5 \%$, Acc $=0$ |
| Autoclave (Pressure Pot without Bias) (PPT) | JEDEC Spec 22 | Continuous Storage at $\mathrm{T}_{\mathrm{A}}=+121^{\circ} \mathrm{C}$, $100 \%$ RH, 2 Atmospheres | 1000 Hours | 45 | $5 \%, \mathrm{Acc}=0$ |

## RELIABILITY ASSURANCE PROGRAM

Table 6. Group C per Mil-Std-883C Method 5005

| TEST | TEST <br> METHOD | CONDITIONS | SURATION | SAMPLE <br> SIZE | LTPD, <br> ACC NO |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Group C-1 <br> Operating Life Test <br> (Op-Life) | Mil-Std-883 <br> Method 1005 | Continuous Operation at Max Rated <br> Supply Voltage <br> $T_{A}=+125^{\circ} \mathrm{C}$ or <br> $T_{\mathrm{A}}=+150^{\circ} \mathrm{C}$ | 1000 Hours <br> 500 Hours | 45 | $5 \%$, Acc $=0$ |

Table 7. Group D per Mil-Std-883C Method 5005

| TEST | METHOD | CONDITIONS | TEST DURATION | SAMPLE SIZE | LTPD. ACC NO. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Group D-1 Physical Dimensions | $\begin{aligned} & \text { Mil-Std-883 } \\ & \text { Method } 2016 \end{aligned}$ | N/A | N/A | 15 | 15\%, Acc $=0$ |
| Group D-2 <br> Lead Integrity | Mil-Std-883 <br> Method 2004 | Condition B2 (Lead Fatigue) | N/A | 15 | 15\%, Acc $=0$ |
| Group D-3 <br> Thermal Shock <br> Temperature Cycle <br> Moisture Resistance <br> Hermeticity <br> Visual Exam <br> End Point Electricals | Mil-Std-883 <br> Method 1011 <br> Method 1010 <br> Method 1004 <br> Method 1014 <br> Method 1004/10 | Condition B Condition C | 15 Cycles 100 Cycles | 15 | $15 \%, \mathrm{Acc}=0$ |
| Group D-4 <br> Mechanical Shock <br> Vib. Variable Frequency <br> Constant Acceleration <br> Hermeticity <br> Visual Exam <br> End Point Electricals | Mil-Std-883 <br> Method 2002 <br> Method 2007 <br> Method 2001 <br> Method 1014 <br> Method 1010/11 | Condition B <br> Condition A <br> Condition E (Y1 Only) | N/A | 15 | $15 \%, A c c=0$ |
| Group D-5 <br> Salt Atmosphere Hermeticity Visual Exam | Mil-Std-883 <br> Method 1009 <br> Method 1014 <br> Method 1009 | Condition A | 24 Hours | 15 | $15 \%, \mathrm{Acc}=0$ |
| Group D-6 Internal Water Vapor | Mil-Std-883 <br> Method 1018 | < 5000ppm | N/A | 3 | 0 |
| Group D-7 <br> Adhesion of Lead Finish | Mil-Std-883 <br> Method 2025 | N/A | N/A | 15 | $15 \%$, Acc $=0$ |
| Group D-8 <br> Lid Torque | Mil-Std-883 <br> Method 2024 | (Glass Frit Seal Only) | N/A | 5 | $15 \%$, Acc $=0$ |

At Linear Technology Corporation our overriding commitment is to achieve Excellence in Quality, Reliability and Service (QRS) and total customer satisfaction. We interpret the word "excellence" to mean delivering products that consistently exceed all the requirements and expectations of our customers. The commitment to QRS extends from the President to every employee, from design to product qualification, and from manufacturing to shipping. To meet this commitment, Linear Technology has established a comprehensive program called "Quality for the Nineties."

This program is divided into four separate, but highly interrelated programs, namely Quality Environment, Total Quality Management System (TQMS), Vendor Participation, and Focus for the Nineties.

## Quality Environment

This first program, Quality Environment, serves as the building block for three other programs. It entails establishing an environment that is conductive to the participation of each and every employee in helping to build quality into our products. This program encourages every employee to identify any quality problem and participate in recommending solutions.

Quality for the '90s


A comprehensive operator training and certification program has been established that covers every area of manufacturing from incoming raw material inspection, waferfabrication, assembly, and testto shipping. Emphasis is placed on compliance with specifications, performance to quality goals, electrostatic discharge damage (ESD) awareness and controls, encouraging operators to think quality and recommend quality improvement ideas.

To ensure compliance with specifications, a Quality Audit Team performs a systems audit of key manufacturing areas and suppliers at periodic intervals. Compliance with process specifications and the detailed programs of the Corporate Quality Assurance Policy are verified, and discrepancies reported for quick resolution with special emphasis to eliminate recurring problems. The performance of each area is then rated, providing a strong incentive for each area to excel.

With the philosophy that each department, starting from incoming raw materials, is considered a customer of the preceding department, every effort is made by working closely together to meet or exceed our end-customer requirements and goals.

Systems Quality Audit-Tracking Recurring Problems


## QUALITY ASSURANCE PROGRAM

## Total Quality Management System (TQMS)

The second program starts with the incorporation of innovative, but conservative, design and layout rules to achieve the best performance without sacrificing quality and reliability. During the design and development cycle, Design, Product, Package, Manufacturing, Quality and Reliability Engineering groups participate in design reviews to ensure that all program aspects are covered; ranging from product performance objectives to ensuring reproducibility and repeatability in wafer fabrication and assembly. Special emphasis is placed on devising input protection circuitry to minimize susceptibility to voltage spikes and ESD, optimizing thermal layout to minimize parametric drift, and optimizing bond pad layout to maximize assembly and electrical test yields, at the same time allowing the die to be assembled in a wide selection of packages.

Once the design is approved, a stringent manufacturing qualification test plan is conducted on the initial engineering runs. The test plan is selected to bring out any weaknesses in the design and any manufacturability problems, and includes reliability stress tests such as high

Raw Material Controls

temperature operational life and high temperature humidity bias $85^{\circ} \mathrm{C} / 85 \%$ RH and HAST (Highly Accelerated Stress Testing) for plastic packages, and MIL-STD-883 method 5005 qualification testing for hermetic packages. Product performance on these tests must be equal to or better than similar products within the same generic group to be considered qualified. Major design, package, material and process changes are also subjected to these same stringent qualification requirements. In addition to achieving the required reliability performance, an engineering change must also achieve manufacturing yield and quality performance levels equal to or better than the original product to be considered qualified.
In manufacturing, process controls start with vendor qualification on raw material piece parts. A Qualified Vendor List is maintained and performance of each vendor is continuously monitored on a Vendor Rating Program. A dimensional, visual, functional and, where applicable, compositional analysis is performed on each direct raw material lot. Automated state-of-the-art wafer fabrication, assembly and test equipment, cassette-to-cassette handling in wafer fabrication and automated handling in assembly are utilized, where possible, to maintain manufacturing consistency and quality. Only fully trained and certified operators are allowed to work on production material.

Stringent process controls, typically beyond industry standards, are established for each critical manufacturing step in wafer fabrication, wafer test, assembly, package finishing, mark and pack and shipping as depicted in the Wafer Fabrication, Assembly and Test/End of Line flowcharts.


## QUALITY ASSURANCE PROGRAM

The process controls include monitors of critical assembly processes and lot acceptance inspection for operations requiring $100 \%$ production inspection. Preseal visual inspection is performed per MIL-STD-883 Method 2010 Test Condition B. Statistical process control techniques are employed in optimizing process parameters, and monitoring process performance through the use of control charts with action limits and upper and lower control limits, and in parametric distribution analysis at electrical test.

Electrical quality is guaranteed by conservative guardbanding on production test programs of a minimum of three machine guardbands, by using state-of-the-art test equipment and $0.04 \%$ AQL for lot acceptance testing at $25^{\circ} \mathrm{C}$ for all military and commercial lots. Additional tests, like rack burn-in, beyond the data sheet specifications on regulator products are performed by exercising the parts in a thermal shutdown mode. These tests are incorporated into the test flow to improve reliability and weed out infant mortality failures. Visual and mechanical quality is optimized by minimizing handling of parts in assembly, test and end of line operations. Lead finish processes have been selected that minimize solderability problems and all lots are subjected to a stringent major visual/mechanical inspection. Administrative errors due to mixed and wrong

## Actual $\overline{\mathrm{X}}$ and R Chart of Aluminum Sputter Deposition Using Sensor Number Control

| Dant: |  | 1/3 |  |  | L/3 | 73 | 43 | ${ }^{1} 3$ | 43 | H3 | H3 | 43 | H3 | 14/3 | $4 / 3$ | 7/3 | 11/3 | 419 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tMamat |  | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 |  | 1 |
| PNASt |  | 49 | 50 | 51 | 52 | 53 | * | 56 | 51. | 51 | 58 | 59 | 16 | 4 | 62 | 13 | 64 | 6 |
| peamer |  | . 2040 | 1.6245 | . 247 | 1047] | -rey | , ofor | loots | 024 | 604 3 | .2311 | . 0235 | 0x4 | 0245 | . 0213 | . 0340 | 0243 | , 3.43 |
|  |  | . 2441 | 1.0241 | , wiv | , ${ }^{\text {and }}$ | 1. Juy | .024 | . 2238 | L0, 12 | 223\% | 1.0231 | 1.029 | -xa | จ2312 | a) 4 | . 234 | $-0241$ | .021? |
| So Anow |  | . $21 \times 6$ |  | . 23 S | Dथर | . 046 | .042 | 1.0242 | 1.042 | ,024 | . 0229 | . 229 | . $2 \times 15$ | 324y | . $2433^{\prime}$ | .02u1 | .02 | -0242 |
| \% numar |  | 0004 | O004 | $100 \cdot$ < | 10006 | 0004 | 0x8 | laod | 0010 | 400 | 000 1 | . $0 \times 00$ | (08) 6 | . 0003 | , 0803 | . 0806 | \%204 | . 0004 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 运.0235:-4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 氙0200-2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\left\|\begin{array}{\|c\|c} \underline{5} \\ \hline \mathbf{U} .0256 \end{array}\right\|$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| .0256 | +2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | +4 |  |  |  |  |  | ..... | ...... |  |  |  |  |  |  |  |  |  |  |
| vct |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| . $2720-$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SESYSOR ${ }^{\text {a }}$ | CUME | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 10 | -2 | 02 | 0 | 0 | 0 | 0 | 0 | 0 |
| UCL .0020 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| UCL .0020 ${ }^{\text {U }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | . | -- |  |  | -... | - |  |  | - - |  |  | - |  |  |  | - | - |  |
|  |  |  |  |  |  |  |  |  | - |  |  | - | -- |  |  |  | - |  |
|  | -- | - | $\cdots$ |  | - | $\times$ | $\cdots$ |  |  |  |  |  | - | \% | mm |  | - | - |

parts are minimized by strictly adhering to a one lot per station policy, and double checking orders at order entry and shipping. Before shipment of a lot to the customer each lot is inspected to ensure that it meets internal and customer specifications and purchase order requirements. The level of attention paid to each unit is demonstrated by the fact that each unit is traceable to the wafer fabrication lot number via a side or back mark on both 883 and commercial products on all packages, except where there is a physical constraint.

Through the use of automated equipment, strict process controls (utilizing proven statistical process control techniques), periodic systems and quality audits (conducted by the Quality Audit Team), stringent facilities and environmental controls and monitors, Linear Technology is able to ensure quality is built into the product and to guarantee a consistently high quality level.

The manufacturing quality controls are complimented by a reliability audit program designed to weed out design, fabrication, packaging and assembly deficiencies. Additionally, controls are supported by a comprehensive failure analysis and corrective action program designed to provide timely feedback of findings to all operating groups for resolution. The analysis of customer returns, and corrective action taken, completes the closed loop of our Total Quality Management System.

## Military and Commerical Products Share the Same Stringent Inspections and Controls

- WAFER FABRICATION PROCESS CONTROLS AND CLASS 100 PROCESSING.
- REGULAR SEM MONITORS.
- PRE-SEAL VISUAL INSPECTION PER MIL-STD-883 METHOD 2010. TEST CONDITION B.
- DIE SHEAR TEST PER MIL-STD-883 METHOD 2019.
- BOND PULL TEST PER MIL-STD-883 METHOD 2011.
- SOLDERABILITY TEST PER MIL-STD-883 METHOD 2003.
- MARK PERMANENCY TEST PER MIL-STD-883 METHOD 2015.
- HERMETICITY TESTING PER MIL-STD-883 METHOD 1014.
- QA ELECTRICAL TEST TO $0.04 \%$ AQL AT $25^{\circ} \mathrm{C}$, AND TEMPERATURE TESTING.
- EXTERNAL VISUAL PER MIL-STD-883 METHOD 2009.


## Bond Strength Histogram



Failure Analysis Photomicrographs


## QUALTT ASSURANCE PROGRAM

## Vendor Participation

The requirements of high quality raw materials for integrated circuit manufacture range from ppb (parts per billion) impurity levels for electronic grade chemicals to ppm (parts per million) defective levels for lead frame packaging materials. It is not only essential, but critical for the semiconductor manufacturer to work closely with their vendors to attain the high quality levels needed in raw materials. At Linear Technology, a program has been established and implemented to allow vendor participation in formulating specifications and establishing percentage defective and lot rejection rate goals. This vendor participation ensures that the direct and raw material quality levels received are consistent with our manufacturing and end-product quality goals. Clearly, achieving optimum quality product requires the use of the best possible materials available and with continuous communication and feedback from our vendors to improve in this key area. A Preferred Vendor Program helps to drive vendors to manufacturing excellence.

## Focus for the '90s

The following key quality improvements programs have been established to meet the quality requirements of the ' 90 s.

## PPM Goals

As demand for quality semiconductor components becomes increasingly more stringent, the percentage goals from the 1970s have given way to ppm goals in the '80s and '90s. At Linear Technology, ppm quality goals are established for every major operation, from incoming inspection to customer returns. Performance to goals is reviewed quarterly and, where goals are not met, quality improvement programs are defined and implemented. Quality goals are updated and tightened on an annual basis, and quality programs are redefined to achieve the new goals established. One of the early benefits of this program is demonstrated by the excellent average outgoing electrical quality (AOQ).

## Statistical Process Control (SPC)

The increased reliance on automated manufacturing and test equipment underlines the need for strict process control techniques. SPC is a valuable tool and, at Linear Technology, we realize the importance of these methods. Engineering analysis is performed regularly, using SPC techniques to establish the process capability. Various variable and attribute control charts are used to ensure that processes are within normal limits and action and shutdown limits are established for critical operations. The process capability of key processes are calculated using the Cpk capability index on an ongoing basis to ensure a program for continuous quality improvement.

## Actual Normalized X and Moving R Chart of Epitaxial Growth Reactor Controlling Resistivity and Deposition Rate



## QUALITY ASSURANCE PROGRAM

## ESD Control

A comprehensive ESD control program has been established which encompasses design, handling, testing, storage, and final packaging for shipment. The program includes the use of grounded table tops, floor mats, wrist straps and heel straps, topical antistatic treatment of floor coverings, banning of static bearing materials from the manufacturing environment, ionizers, and use of conductive or antistatic materials for handling and final packaging. Areas where ESD control must be enforced are designated as ESD Protected areas. ESD awareness training programs help toincrease the operator's awareness for successful implementation of this program. Every effort is made to stamp out this silent chip killer. The benefits of this program are improved quality and reliability to the customer.

Quality System Surveys MIL-Q-9858 and MIL-I-45208 Approval


Based on the foregoing quality programs, Linear Technology Corporation is positioned to continuously improve our product quality and exceed the demands of our customer in the '90s and beyond.

## Customer Ship-To-Stock Program

Linear Technology is working hand-in-hand with customers to consistently supply high quality products to achieve a ship-to-stock program by eliminating the need to do an incoming inspection. We recognize the benefits to our customers of a ship-to-stock program, namely savings in the need to purchase and maintain incoming test equipment, savings in the need to maintain a safety stock in case of incoming lot rejections, and reduction in board failures and re-work costs because of higher component quality.

Ship-To-Stock Program Flow


## QUALITY ASSURANCE PROGRAM

## WAFER FABRICATION FLOWCHART

## Generic Bipolar Process

Vendor:
Package:
Location of Wafer Fab:
Assembly:
Final Test:
Q.C. Test:

Linear Technology Corporation

| Plastic DIP | $\nabla$ Incoming |
| :--- | :--- |
| Linear Technology Corporation, Milpitas, CA | Q auality inspection and gate |
| Offshore | 〇 manufacturing Process |
| Linear Technology Corporation, Milpitas, CA, or Singapore | 〇 auality monitor/Survelliance |
| rework |  |


| FLOWCHART INCOMING FAB REWORK | $\begin{aligned} & \text { PROCESS } \\ & \text { STEP } \\ & \hline \end{aligned}$ | DESCRIPTION | INSPECTION/ TEST CRITERIA | METHOD AND EQUIPMENT | SAMPLING PLAN | SPC TECHNIQUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Incoming Raw Material Inspection | Wafers <br> Chemicals <br> Gases | Visual: Scratches, <br> Pits, Haze, Craters, <br> Dimples, <br> Contamination, <br> Oxygen/Carbon <br> Measurement <br> Resistivity/ <br> Conductivity <br> Dimensional <br> Thickness and <br> Taper/Bow <br> Orientation <br> C of C Verification <br> Against "MPS" <br> Requirements <br> C of C Verification <br> Against "MPS" <br> Requirements <br> Plus Yearly <br> Gas Analysis | 1X Inspection <br> Infrared <br> Spectrometer <br> Magnetron <br> V/I Meter <br> Calipers <br> Dial Thickness <br> Gage <br> Break Test <br> - | 1.0\% AQL to 2.5\% AQL Level 1. $S / S=2, A C C=0$ $S / S=2, A C C=0$ <br> 2.5\% AQL, Level S1 <br> 2.5\% AQL, Level S1 $S / S=1, A C C=0$ <br> Each Batch <br> Each Batch | \% LAR Trend <br> Chart and \% <br> Defective Trend Chart |
|  | Initial Oxidation | Oxidation Furnace | Visual | UV Lamp (100\%) 20X Microscope | 2 Wafers/Run <2 Defects Per Field of View | Logbook |
|  |  |  | Oxide Thickness | Optical Microscope 100X | 3 Wafers/Cycle <br> "Z" Pattern Scan $100 \%$ of the Wafers |  |
|  | Collector Mask | Resist Mask HF Etchant Bath | Final Inspection |  |  | Production Log |
| $0$ | Collector Implant | Implant |  |  |  | Logbook |
|  | Collector Diffusion | Oxidation and Diffusion <br> Furnace | Visual | UV Lamp (100\%) 20X Microscope | 2 Wafers/Run <2 Defects Per Field | Logbook |
|  |  |  | Oxide Thickness | Nanospec | 2 Wafers/Run |  |
|  |  |  | R | 4 Point Probe | 1 Test Wafer/Run |  |
|  |  |  | XJ | Philtec Groove | 1 Test Wafer/ Cycle |  |


| FLOWCHART INCOMING FAB REWORK | $\begin{aligned} & \text { PROCESS } \\ & \text { STEP } \end{aligned}$ | DESCRIPTION | INSPECTION/ TEST CRITERIA | METHOD AND EQUIPMENT | SAMPLING PLAN | SPC TECHNIQUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $30$ | EPI | Deposit EPI Gemini Reactor | Visual | UV Lamp | 100\% for EPI Spike More Than 5/WFR is Reject | Trend Chart |
|  |  |  |  | Interference Contrast Microscope | More Than 1 Slip and Stacking Fault is Reject |  |
|  |  |  | R | 4 Point Probe | 2 Reading/Pass | $X+R_{M}$ |
|  |  |  | EPI Thickness | Nicolet | 2 Reading/Pass | Trend Chart |
|  | EPI Re-0x | Oxidation Furnace | Visual | UV Lamp | 100\% | Logbook |
|  |  |  |  | 20X Microscope | 2 Wafers/Run <2 Defects Per Field of View |  |
|  |  |  | Oxide Thickness | Nanospec | 2 Wafers/Run |  |
|  | Isolation Mask | Resist Mask HF Etchant Bath | Final Inspection | Optical Microscope 100X | "Z" Pattern Scan. $100 \%$ of the Wafers | Production Log |
|  | Isolation Predeposition | Boron Deposition Furnace | Visual | UV Lamp | 100\% < 10 Defects/ Wafer | Trend Chart |
|  |  |  |  | 20X Microscope | 2 Wafers/Run <4 Defects Per Field of View |  |
|  |  |  | R | 4 Point Probe | 2 Test Wafers/Run |  |
|  | Isolation Diffusion | Diffusion Furnace | Visual | UV Lamp | 100\% < 10 Defects/ Wafer | Logbook |
|  |  |  |  | 20X Microscope | 2 Wafers/Run <2 Defects Per Field of View |  |
|  |  |  | R | 4 Point Probe | 2 Test Wafers/Run |  |
|  |  |  | XJ | Philtec Groove | 1 Test Chip/Run | Production Logbook |
|  |  |  | TOX | Nanospec | 2 Product Wafers/ Run |  |
|  | Sinker Mask | Resist Mask HF Etchant Bath | Final Inspection | Optical Microscope 100X | "Z" Pattern Scan. $100 \%$ of the Wafers |  |
|  | Sinker <br> Predeposition | Deposition Furnace | Visual | UV Lamp | $100 \%<10 \text { Defects/ }$ <br> Wafer | Trend Chart |
|  |  |  | R | 4 Point Probe | 2 Test Wafers/Run |  |
| $0$ | Sinker Diffusion | Diffusion Furnace | Visual | UV Lamp | 100\% | Logbook |
|  |  |  |  | 20X Microscope | <3 Defects Per Field of View |  |
|  |  |  | R | 4 Point Probe | 2 Test Wafers/Run |  |
|  |  |  | TOX | Nanospec | 2 Test Wafers/Run |  |
| $8-0$ | Base Mask | Resist Mask HF Etchant Bath | Final Inspection | Optical Microscope 100X | "Z" Pattern Scan. $100 \%$ of the Wafers | Production Log |
|  | ISO Diode Check | Curve Tracer BVCSO | BVCSO | Curve Tracer | 4 Wafers/Run <br> >1 Per 12 Readings is Fail | Logbook |

## QUALTY ASSURANCE PROGRAM



| FLOWCHART INCOMING FAB REWORK | $\begin{aligned} & \hline \text { PROCESS } \\ & \text { STEP } \end{aligned}$ | DESCRIPTION | INSPECTION/ TEST CRITERIA | METHOD AND EQUIPMENT | SAMPLING PLAN | SPC TECHNIQUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LPOM | Passivation LPCVD Furnace | Visual | UV Lamp | $100 \%$, >2 Color Changes is Fail | Trend Chart |
|  |  |  |  | 10X Microscope | 3 Wafers/Cycle <3 Defects Per Field of View |  |
|  |  |  | TOX | Nanospec | 3 Wafers/Cycle | $\overline{\mathrm{X}}+\mathrm{R}$ |
|  |  |  | Phosphorous Concentration | 10:1 HP Etch Rate | 3 Wafers/Cycle | Trend Chart |
| $\mathrm{O}$ | PEN | PECVD Nitride Deposition | Visual | UV Lamp | $100 \%$, >2 Color Changes is Fail | Trend Chart |
|  |  |  |  | 10X Microscope | 2 Wafers/Run, <5 Defects Per Field of View |  |
|  |  |  | Thickness | Nanospec | 3 Wafers/Cycle |  |
|  |  |  | Index of Refraction | Ellipsometer | 3 Wafers/Cycle |  |
|  | Pad Mask | Resist Mask RF Plasma Etch and Oxide Wet Etchant Bath | Final Inspection | Optical Microscope 100X | "Z" Pattern Scan. $100 \%$ of the Wafers | Production Log |
|  | Electrical Test | Evaluate <br> Electrical Parameters |  |  | 100\% | Logbook |
|  | Backlap | Disco. | N/A | N/A | N/A | Logbook |
|  | Backside Metal | Backside Metallization | Visual | Un-Aided Eye | 100\% | Logbook |

## QUALTY ASSURANCE PROGRAM

## ASSEMBLY FLOWCHART

## Plastic DIP

| Vendor: | Linear Technology Corporation |  |
| :---: | :---: | :---: |
| Package: | Plastic DIP | $\nabla$ incoming |
| Package. | Plastic DIP Technology Corporation, Milpitas, | Q auality inspection and gate |
| cation of Waier Fab | Linear Technology Corporation, Milpitas, CA | O manufacturing process |
| Assembly: | Offshore | Oquality monitor/Survelluance |
| Final Test: | Linear Technology Corporation, Milpitas, CA, or Singapore | $\square$ Rework |
| Q.C. Test: | Linear Technology Corporation, Milpitas, CA, or Singapore |  |


| FLOWCHART INCOMING ASSY REWORK | $\begin{aligned} & \text { PROCESS } \\ & \text { STEP } \end{aligned}$ | DESCRIPTION | INSPECTION/ TEST CRITERIA | METHOD AND EQUIPMENT | SAMPLING PLAN | SPC TECHNIQUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Wafer Sort <br> Wafer Sort Monitor | Electrical Test Rejects are Red Inked Monitor Probing and 2nd Optical Quality | Probe Dofects <br> 2nd Optical <br> Defects | Wafer Prober <br> 3 X to 75 X <br> Microscope | Minimum of 3 Times Per Shift. $S / S=1, A C C=0$ | \% Defective Trend Chart |
|  | Kit for Overseas Assembly | Wafers are Kitted with LTC Bonding Diagram and LTC Assembly Traveler |  |  |  |  |
| $\frac{1}{7}$ | Incoming Piece Parts Inspection | Lead Frame | Visual <br> Mechanical <br> Functional <br> (Assembly Process <br> Simulation): <br> Bond Pull Test <br> Die Shear Test | 10X to 30X <br> Microscope <br> Optical Comparator, Calipers, X-Ray <br> Fluorescence | 1\% AQL, Level 2 | \% LAR Trend Chart |
|  | Incoming Piece/Parts Inspection (Continued) | Molding Compound | Spiral Flow Moldability | Spiral Mold Press | $1 \%$ AQL, Level 2 8 Drums for Every Transfer | \% LAR Trend Chart |
|  |  | Bonding Wire <br> Wire | Tensile Strength <br> Elongation | Tensile Strength Tester <br> Bonder, Bond Pull Tester | $S / S=1 \text { to } 5$ <br> Spools Depending on Lot Size, $A C C=0$ | \% LAR Trend Chart X and R Bond STR Chart |
|  |  | Epoxy Die Attach | Bondability | Die Attacher, Die Shear Tester | $\mathrm{S} / \mathrm{S}=20, \mathrm{ACC}=0$ | \% LAR Trend Chart |


| FLOWCHART INCOMING ASSY REWORK | $\begin{aligned} & \text { PROCESS } \\ & \text { STEP } \end{aligned}$ | DESCRIPTION | INSPECTION/ TEST CRITERIA | METHOD AND EQUIPMENT | SAMPLING PLAN | SPC TECHNIQUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Wafer Saw <br> Wafer Saw <br> Monitor | Die Separation | Alignment Accuracy <br> Saw Quality <br> Saw Accuracy | TV Alignment Micro Automation on Disco Saw 10X to 30X Microscope 10X to 30X Microscope | Once Every 2 Hours, $S / S=1$ Wafer, $A C C=0$ $\mathrm{S} / \mathrm{S}=25 \mathrm{Die},$ $A C C=0$ | \% Defective Trend Chart |
|  | 2nd Optical Inspection | Die Quality | Die Visual Quality | 75X Microscope | Every Lot 100\% Basis | \% LAR and \% Unit Defective Trend Chart Yield Analysis |
|  | Die Attach <br> Die Attach Monitor | Die Bonded to Lead Frame with Epoxy | Visual Quality Die Shear Test | Auto Die Bonder <br> 10X to 30X <br> Microscope <br> Die Shear Tester | 4 Times Per Shift $\mathrm{S} / \mathrm{S}=20, \mathrm{ACC}=0$ Per Bonder | \% Defective <br> Trend Chart. <br> X and R Die <br> Shear Strength <br> Chart |
|  | Wire Bond <br> Wire Bond Monitor | Ball Bonds | Wire Dress Bond Pull Strength | Auto Thermosonic Ball Bonder <br> 10X to 30X Microscope Bond Pull Tester | 4 Times Per Shift $S / S=25, A C C=0$ | - <br>  <br> \% Defective <br> Trend Chart. <br> X and R Die <br> Shear Strength <br> Trend Chart |
|  | $100 \% \text { 3rd }$ <br> Optical Inspection | Check for Workmanship Quality Prior to Molding | Die, Die Bond, Wire Bond Visual Quality | 30X to 60X Microscope | Every Lot 100\% Basis | Yield Chart |
|  | QA 3rd <br> Optical Inspection |  | Assembly Visual Quality | 30X to 60X Microscope | $\begin{aligned} & \text { Every Lot } \\ & \text { LTPD }=5 \% \\ & S / S=45, A C C=0 \end{aligned}$ | \% LAR and \% Unit Defective Trend Chart |
|  | Mold <br> Mold Monitor | Encapsulation with Epoxy Novalac B Composition Molding Quality | Visual: Chip, Void and Cracks, Misalignment, etc. | Transfer Mold <br> 30X to 60X <br> Microscope | 2 Times Per Shift Per Mold 1 Shot, ACC $=0$ | \% LAR Trend Chart |
|  | Top Mark | Traceability Mark | Visual Quality | Un-Aided Eye | $S / S=15, A C C=0$ | Logbook |
|  | Post Mold Bake <br> Mold Bake Monitor | Cure Molding Compound Process Monitor | Check Oven Temperature | Bake in $+175^{\circ} \mathrm{C}$ Oven for 6 Hours Mold Cure in Oven | Each Oven at Start and 1 Time Per Shift | \% Failed <br> Monitor Trend Chart |

## QUALTY ASSURANCE PROGRAM

| FLOWCHART <br> INCOMING ASSY REWORK | PROCESS <br> STEP | Deflash | Remove Mold <br> Dlash from <br> Package <br> Process <br> Monitor | INSPECTION/ <br> TEST CRITERIA | L/F and Heatsink <br> Must be Free from <br> Mold Flash <br> Visual: Incomplete <br> EQUIPMENT <br> Deflash, Package <br> Damage | SAMPLING <br> PLAN |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## EOL FLOWCHART

## (End of Line)

| Vendor: | Linear Technology Corporation |  |
| :---: | :---: | :---: |
| Package: | Plastic DIP | $\nabla$ incoming |
| Location of Wafer Fab: | Linear Technology Corporation, Milpitas, CA | Q oualitr inspection and gate |
| Assembly: | Ofishore | ○ manufacturing process |
|  |  | - ouality monitor/surveillance |
| Final Test: | Linear Technology Corporation, Milpitas, CA, or Singapore | rework |
| Q.C. Test: | Linear Technology Corporation, Milpitas, CA, or Singapore |  |


| FLOWCHART | PROCESS <br> STEP | LTC Incoming <br> Inspection | Check Quality <br> of Incoming <br> Assembled <br> Material | Package Dimension <br> TEST CRITERIA | METHOD AND <br> EQUIPMENT | Sptical Comparator <br> and Calipers <br> PLAN |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Linear Technology R-Flow

Reliability has been a key focal point at Linear Technology Corporation since our inception in 1981. Our standard product reliability is monitored closely and we have generated an extensive reliability data base for both hermetic and plastic devices. This data is published on a quarterly basis and we are seeing very low reliability failure rates in the under 1 FIT range at $55^{\circ} \mathrm{C}$.
${ }^{*} 1 \mathrm{FIT}=1$ failure in $10^{9}$ device hours.

In response to customer requests, we have added an even higher level of reliability screening for commercial hermetic and plastic components. LTC's R-Flow adds an equivalent 160 hours $125^{\circ} \mathrm{C}$ burn-in to the standard commercial process flow. Following burn-in, a $100 \%$ room temperature test is performed and a 10\% PDA (Percent Defective Allowed) is applied. This PDA limit affords an additional level of insurance on a lot-by-lot basis and prevents the occasional disparate lot from being shipped for critical applications. The additional room temperature insertion also decreases the probability of any electrical defectives in the R-Flow lot.

R-Flow for TO-5 and CERDIP Packages


## R-Flow for Plastic Dual-In-Line Packages



R-FLOW•02

## Introduction

As integrated circuit technologies achieve higher speed, smaller geometries, lower power and lower voltage, there is a trend toward greater ESD (Electrostatic Discharge Damage) susceptibility. State-of-the-art CMOS ICs can be susceptible to as little as 50 V , a static level that is way below the 500 V to $15,000 \mathrm{~V}$ commonly found in an ESD unprotected work environment. As these state-of-the-art ICs get designed into systems, the ESD susceptibility of system hardware also increases proportionately. Industry estimates of losses due to ESD are in the range of a few billion dollars annually.

It has now become increasingly more important for all semiconductor manufacturers and users of semiconductor and other electronic components to fully understand the nature of ESD, the sources of ESD, and its impact on quality and reliability, to effectively deal with this silent chip killer.
Linear Technology Corporation has successfully undertaken a simple but effective ESD Protection Program as part of an overall program designed to enhance product quality and reliability. Described in this section are the keypoints of this program.

The objective is to provide increased ESD awareness by showing the sources of ESD in the work environment, and to recommend keypoints for the successful implementation of an ESD program on a company-wide basis.
The end result of a successful ESD program would be the reduction of line failures, final inspection failures and field failures, improved manufacturing yields, improved product quality and reliability and lower warranty costs. We hope that this will help to convince the reader that an ESD Protection Program must be an integral part of every electronic company's product quality and reliability program.

## Key Elements of a Successful ESD Protection Program

Recent improvements in failure analysis techniques to correctly identify ESD failures together with an increase in ESD related information from technical publications,

EOS/ESD symposiums and vendors have significantly helped to increase ESD awareness.

The ESD Protection Program at Linear Technology Corporation was successfully launched in 1983 when production of ICs was first started. A constant upgrading of the program is still underway. During the ongoing efforts to improve product quality and reliability, previously unrecognized ESD related problems have been brought to light and corrected.

An effective ESD Protection Program must start at product design, and encompass all manufacturing and handling steps up to and including field service and repair. Our design goal is to achieve an ESD susceptibility level of $2,000 \mathrm{~V}$ or greater.

Since the sources of static in any work environment are similar, key elements of the program successfully implemented at Linear Technology Corporation can also be applied to all users of electronic components. Where these key elements apply, static controls generic to an electronic systems manufacturer are included.

The key elements of a successful ESD Protection Program include:

1. Understanding static electricity.
2. Understanding ESD related failure mechanisms.
3. ESD sensitivity (ESD) testing.
4. Establishing an ESD task force to outline the requirements of the program, sell the program to management, implement the program, review progress against milestones, and follow-up to ensure the program is continuously improved and upgraded. Selecting an ESD coordinator to interface with all departments affected.
5. Conducting a facility evaluation to help identify the sources of ESD and establish static control measures.
6. Setting up an audit program.
7. Selection of ESD protective materials and equipment.
8. Establish a training and ESD awareness program.

## What is Static Electricity?

Lightning and sparks from a metallic doorknob during a dry month are examples of static electricity. The magnitude of a static charge is dependent on many variables, among them the size, shape, material composition, surface characteristics and humidity. There are basically three primary static generators, namely triboelectric, inductive and capacitive charging.

## Triboelectric Charging

The most common static generator is triboelectic charging. It is caused when two materials (one or both of which are insulators) come in contact and are suddenly separated or rubbed together, creating an imbalance of electrons on the materials and thus static charge.

Some materials readily give up electrons whereas others tend to accumulate excess electrons. The Triboelectric Series lists materials in descending order from positive to negative charging due to this triboelectric effect. A sample triboelectric series is shown here. A material that is higher on the list, e.g., a human body, will become positively charged when rubbed with a material, e.g., polyester, that is lower on the list, due to the transfer of electrons from the human body to the polyester material.

## Triboelectric Series

| Human Body |  |  |
| :---: | :---: | :---: |
|  | Positive | Glass |
|  | + | Mica |
|  |  | Nylon |
|  |  | Wool |
|  |  | Fur |
|  |  | Silk |
|  |  | Aluminum |
|  |  | Paper |
|  |  | Cotton |
|  |  | Steel |
|  |  | Wood |
|  |  | Hard Rubber |
|  |  | Orion |
|  |  | Polyester |
|  |  | Polyethylene |
|  | Negative | PVC (Vinyl) |
|  | - | Teflon |

## Inductive Charging

Static can also be caused by induction, where a charged surface induces polarization on a nearby material. If there is a path to ground for the induced charge, an ESD event may take place immediately. An example of an induced charge is when the plastic portion of a molded IC package acquires a charge either through triboelectric charging or other means, produces an electrostatic field and induces a charge on the conductive leads of the device. When the device leads are grounded, a short duration damaging static pulse can take place.

## Capacitive Charging

The capacitance of a charged body relative in position to another body also has an effect on the static field. To see that this is true, one need only look at the equation $Q=C V$ (charge equals capacitance times voltage). If the charge is constant, voltage increases as capacitance decreases to maintain equilibrium. As capacitance decreases the voltage will increase until discharge occurs via an arc. A low voltage on a body with a high capacitance to ground can become a damaging voltage when the body moves away from the ground plane. For example a 100 V charge on a common plastic bag lying on a bench may increase to a few thousand volts when picked up by an operator, due to a decrease in capacitance.

These sources of static can be found almost anywhere in an unprotected work environment, on personnel wearing synthetic clothing and smocks, on equipment with painted or anodized surfaces, and on materials such as carpets, waxed vinyl floors, and ungrounded work surfaces.

## Understanding the Failure Mechanisms

In the past, analysis of electrical failures to pinpoint ESD as a cause was often difficult. But with a better understanding of failure mechanisms and their causes, and the use of more sophisticated techniques like scanning electron microscopy (SEM), pinpointing ESD failures can now be part of a routine failure analysis.

Parametric or functional failure of bipolar and MOS ICs can occur as a result of ESD.

The primary ESD failure mechanisms include:

1. Dielectric Breakdown: This is a predominant failure mechanism on MOS devices when the voltage across the oxide exceeds the dielectric breakdown strength. This failure mechanism is basically voltage dependent where the voltage must be high enough to cause dielectric breakdown. As such, the thinner the oxide, the higher the susceptibility to ESD. MOS device failures are characterized by resistive shorts from the input to $V_{D D}$ or $V_{S S}$.

## MOS Transistor Structure Showing ESD Included Pinholes at Gate Oxide



This failure mechanism can also be found on bipolar ICs which have metallization runs over active semiconductor regions separated by a thin oxide. Device failures are characterized by resistive or high leakage paths.
2. Thermal Runaway (Second Breakdown): This failure mechanism results in junction melting when the melting temperature of silicon $\left(1415^{\circ} \mathrm{C}\right)$ is reached. This is basically a power dependent failure mechanism, namely the ESD pulse shape, duration and energy can produce power levels resulting in localized heating and eventually junction melting, even though the voltage level is below that required to cause dielectric breakdown. Breakdown of the emitter-base junction of a NPN transistor is a common ESD related failure mode on bipolar ICs, since the highest current density occurs on the smallest current carrying area which is typically the emitter-base junction. Low current gain ( $h_{\text {FE }}$ ) is a very sensitive indicator of emitter-base junction damage on bipolar linear ICs.
3. Parametric Degradation: On precision, high speed ICs (e.g., bipolar operational amplifiers with a typical input bias current of 10pA and low input offset voltage of typically $50 \mu \mathrm{~V})$ ESD can cause device degradation, besides functional failures. This can impact electrical performance and adversely affect device reliability.
This degradation in device parametric performance is far more difficult to pinpoint as an ESD related failure mode. It is also the least understood among the failure modes. The extent of this degradation is dependent on the number of ESD pulses and the level of damage sustained. The first ESD pulse may not cause an IC to fail the electrical data sheet limits, but with each subsequent ESD pulse, the parametric performance can degrade to the point where the device no longer meets the data sheet limits.

There is a great deal of current research focused on ESD induced latent failures, and there now appears to be more evidence of this type of failure mechanism.


RESISTIVE SHORT ON A METALLIZATION STRIP OVER A THIN OXIDE N + REGION ON A BIPOLAR IC

## ESD Failure Analysis Program

ESD defect identification must be an integral part of a failure analysis program. The key objectives are to help identify the ESD failure mechanism, isolate the cause for
failure, and implement corrective action to prevent recurrence. All devices suspected of being damaged by ESD after initial electrical verification, should be failure analyzed.

An ESD failure analysis program is outlined below.

1. Initial electrical test verification.
2. Review device history to determine if there are any similar failures in the past. Review ESD sensitivity data if available.
3. Investigate conditions in any area that can potentially cause ESD damage. Common potential problem areas include:

- Proper grounding procedures not being followed (e.g., conductive table/floor mats not grounded, personnel not wearing wrist strap, etc.)
- Improper handling (e.g., handling devices at a nonESD protected station)
- Transporting devices in unapproved containers (e.g., in common plastic bags/tubes/tote boxes)
- Changes in procedures or operation
- Changes in equipment
- Design deficiencies

4. Failure analysis sequence:

- Bench testing and curve tracer analysis
- Pin-to-pin analysis
- Internal visual ( 10 x to 1000 x )
- Liquid crystal hot spot detection
- Scanning electron microscopy (SEM), secondary ion mass spectrometry (SIMS), energy dispersive X-ray analysis (EDX), scanning auger microprobe (SAM), radiography, voltage contrast, electron beam induced current (EBIC)
- Plasma/chemical etching
- Special fault decoration
- Micro-sectioning
- Documentation

An excellent failure analysis manual is published by the Rome Air Development Center titled "Failure Analysis Techniques-A Procedural Guide."
5. Duplication of failure by stressing identical devices. The same or similar electrical failure mode is a good indicator of an ESD induced failure mode.
6. Implement corrective action to prevent recurrence. Corrective action may include:

- Component, board, sub-system or system level redesign
- Improve ESD controls
- Improve part handling
- Improve ESD awareness
- Improve compliance with ESD protection procedures
- Increase audit frequencies
- Improve packaging materials and procedures

Corrective action taken by the end user should include a thorough review of electrical and mechanical packaging designs. In addition the end user should consult with the IC manufacturer on their findings, request failure analysis of suspected ESD failures if needed and require the IC manufacturer to take appropriate corrective action on any confirmed ESD failure.

## ESD Sensitivity (ESDS) Testing

ESDS testing is crucial in helping the IC designer and the end user evaluate the ESD susceptibility of a particular device. At Linear Technology Corporation ESDS testing is incorporated into the failure analysis program and is performed on each device as part of the product characterization program. The ESDS testing is also part of new product qualification. Linear Technology performs this ESDS testing according to MIL-STD-883 Method 3015.

The ESDS testing provides immediate feedback to the IC designer on any weakness found in the design and permits design correction before product release. The ESDS data collected is also used as baseline data to evaluate the effect of any future design changes on the ESDS testing performance, and to help ensure that the final packaging methods meet MIL-M-38510 requirements. Devices are categorized as either Class One, Class Two or Class Three, each with a susceptibility range from 0 to 2000 volts, above 2000 but below 4000 volts, and above 4000 volts respectively. Topside marking with equilateral triangles is specified by MIL-M-38510.

Since people are considered to be a prime source of ESD, the ESDS test circuit is based on a human ESD model. A $1500 \Omega$ resistor and a 100pF capacitor are used in the test circuit. Human capacitance is typically 50 pF to 250 pF , with the majority of people at 100 pF or less, and human resistance ranges from $1000 \Omega$ to $5000 \Omega$. An ESD failure is defined as a voltage level which causes sufficient damage to the device such that it no longer meets the electrical data sheet limits.
After initial ESDS testing, it is important that ESDS test monitoring be performed periodically on devices from various lots to determine lot-to-lot variation. The VZAP-2 report titled "Electrostatic Discharge (ESD) Susceptibility of Electronic Devices" published by the Reliability Analysis Center, Rome Air Development Center, contains a wealth of information on ESDS testing data on devices of different process technologies from many manufacturers. The data in this report clearly indicates a large lot-to-lot variation relating to ESD susceptibility on the same device.

## Design for ESD Protection

ESD protection designs employed on Linear Technology Corporation devices include:

## 1. Input clamp diodes

2. Input series resistors to limit ESD current in conjunction with clamp diodes

## 3. New ESD Structures

4. Eliminating metallization runs over thin oxide regions when they are tied directly to external pins

## ESD Task Force

An ESD task force should consist of members from each affected department to do the foundation work, sell the program to management, and implement the program with the following objectives:

1. Develop, approve and implement an ESD control specification covering all aspects of design, ESD protected materials and equipment, and manufacturing
2. Raise the level of ESD awareness
3. Develop a training and certification program
4. Work with all departments on any ESD questions or problems
5. Develop a program to educate and assist sales offices, distributors and customers to minimize ESD
6. Review and qualify new ESD protective materials and equipment, and keep specifications and training program upgraded
7. Measure the cost-to-benefit ratio of the program

## Facilities Evaluation

The ESD task force should be responsible for facility evaluation. This evaluation should be guided by the ESD coordinator. The ESD coordinator should be chosen for strong knowledge of ESD controls, and for the ability to effectively interface with all affected departments. The primary objective of the task force is to pinpoint areas that represent sources of static electricity and potential yield losses due to ESD.

A representative, preferably the engineering or production manager, from each of the key manufacturing areas should be represented on this task force. At Linear Technology Corporation this effort is headed by the Quality Assurance Manager and the Package Engineering Manager. The balance of the ESD task force members are the Test Engineering, Product Engineering, and Production Managers.

The only equipment needed for this survey is a field static meter which measures static up to a level of 50 kV . Both nuclear and electronic type static meters are available from manufacturers like 3M, Simco, Wescorp, Scientific Enterprises, Voyager Technologies and ACL.

Regardless of area classification, all manufacturing areas can be broken down into the following categories for evaluation purposes.

## 1. Personnel

Personnel represents one of the largest sources of static, from the type of clothing, smocks and shoes that they wear (for example, polyester or nylon smocks).

## 2. The Environment

The environment includes the room humidity and floors. Relative humidity plays a major part in determining the level of static generated. For example, at $10-20 \%$ RH a person walking across a carpeted floor can develop 35kV versus 1.5 kV when the relative humidity is increased to $70 \%-80 \%$. Therefore the humidity level must be controlled and should not be allowed to fluctuate over a broad range.

Floors also represent one of the greatest contributors of static generation on personnel, moving carts or equipment because of movement across its surface. Carpeted and waxed vinyl floors are prime static generators.

## 3. Work Surfaces

Painted or vinyl covered table tops, vinyl covered chairs, conveyor belts, racks, carts and shelving are also static generators.

## 4. Equipment

Anodized surfaces, plexiglass covers, ungrounded solder guns, plastic solder suckers, heat guns and blowers are also static generators.

## 5. Materials

Look out for common plastic work holders, foam, common plastic tote boxes and packaging containers.

Examples of typical static levels are shown in the table below.

|  | RELATIVE HUMIDITY |  |
| :--- | :---: | :---: |
|  | $10 \%-20 \%$ | $70 \%-80 \%$ |
| Walking across a carpeted floor | 35 kV | 1.5 kV |
| Walking across a vinyl floor | 12 kV | 0.3 kV |
| Picking up a common plastic bag | 15 kV | 0.5 kV |
| Sliding plastic box over bench/conveyor | 15 kV | 2.0 kV |
| Ungrounded solder sucker | 8 kV | 1.0 kV |
| Plastic cabinets | 8 kV | 1.0 kV |

This ESD survey should include all direct and support manufacturing areas where semiconductor and other electronic components are handled, and should be extended to cover distribution and field sales offices, and field service centers. Once the facility evaluation is completed, the results are reviewed by the ESD task force, and controls are selected to combat each potential ESD problem area.

## The ESD Protection Program

The degree of static control should be determined by the most static sensitive device or assembly in the operation. Top management support and implementing the same basic controls in all areas with no double standards will help to ensure success.

The basic concept of complete static protection is the prevention of static buildup, the removal of any already existing charges, and the protection of electronic components from induced fields. The first and foremost line of defense is the personnel wrist strap together with grounded conductive or static dissipative table tops, and conductive heel straps and grounded conductive or static dissipative floor mats.

To increase ESD awareness at Linear Technology Corporation, all ESD Protection Areas are marked by an identifying label (for example, label shown below). This label alerts all personnel that ESD protection procedures are enforced in the area.


## ESD Protected Workstation

Examples of ESD Protected Workstations are shown in

## ESD PROTECTION PROGRAM

Option 1 (Figure 1): All electronic components, sub-assemblies and assemblies must be handled at an ESD Protected Workstation only. The figure illustrates an ESD Protected Workstation consisting of a static dissipative table mat grounded to earth or electrical ground through a $1 \mathrm{M} \Omega$ series resistor, with the requirement that the operator wears a grounded insulated conductive wrist strap with a
$1 \mathrm{M} \Omega$ series resistor. This $1 \mathrm{M} \Omega$ series resistor protects the operator from electrical shock, should the operator come in contact with a potentially lethal voltage. Option 1 should be used where the operator does not require a large degree of freedom, e.g., during product inspection, component soldering, board repair, etc.


Figure 1


MATERIALS: 1. OPTIONAL $1 / 8^{\prime \prime}$ THICK CONDUCTIVE OR STATIC DISSIPATIVE MAT OR CONDUCTIVE FLOORING (e.g., CONDUCTIVE FLOOR TILES) WITH A SURFACE RESISTIVITY OF $\leq 10^{8} \Omega$ PER SQUARE.
2. CONDUCTIVE SHOE STRAP WITH A SURFACE RESISTIVITY OF $<10^{5} \Omega$ PER SQUARE.
3. INSULATED CONDUCTIVE GROUND CORD WITH A SERIES RESISTOR OF $1 / 2 \mathrm{~W}$ MINIMUM, $1 \mathrm{M} \Omega \pm 10 \%$, AND 18 AWG OR LARGER INSULATED WIRE.

Figure 2

Option 2 (Figure 2): Shows an alternate installation method for an ESD Protected Workstation. It consists of a conductive or static dissipative floor mat grounded to earth or electrical ground through a $1 \mathrm{M} \Omega$ series resistor with the operator wearing a conductive shoe strap. This installation is typically used where the operator needs freedom of movement over a large area, e.g., environmental chamber loading and unloading, electrical testing, etc. To be effective the conductive shoe strap must be attached to the wearer's shoe to maximize contact between the strap and the conductive floor.
Option 3: Utilizes the same conductive or static dissipative floor mat installation as Option 2 with the exception that the operator is grounded via a wrist strap through the equipment ground instead of a conductive shoe strap. It is utilized where an operator is working with a piece of freestanding equipment and does not require a great deal of freedom of movement.

## Handling

At Linear Technology Corporation all products are handled, transported and staged in volume conductive tote boxes. This offers maximum protection to the components from triboelectrically generated and inductive static charges. The rule is under no circumstances should components be removed from their approved containers except at an ESD protected workstation.

## Final Packaging

Only antistatic and conductive final packaging containers (for example, antistatic or conductive dip tubes, volume conductive carbon loaded plastic bags or metallic film laminate bags, foil lined boxes) are used. Filler (dunnage) material used should be antistatic, non-corrosive, and should not crumble, flake, powder, shred or be of fibrous construction. Conductive packing materials are preferred since they not only prevent buildup of triboelectric charge, but also provide shielding from external fields.

## Other ESD Preventative Measures

- Where possible, ban all static bearing materials, e.g., common plastics, styrofoam from the work environment.
- Use only synthetic material smocks with $1 \%$ to $2 \%$ interwoven steel.
- Ensure all electronic and electro-mechanical equipment is chassis grounded, including conveyor belts, vapor degreasers and baskets, solder pots, etc.
- Tips of hand soldering irons are to be grounded.
- All parts of hand tools (e.g., solder suckers, pliers, etc.) which can be expected to come in contact with electronic components are to be made of conductive material and grounded.
- Conductive shorting bars are to be installed on all terminations for PC boards with electronic components during assembly, loading, inspecting, repairing, soldering, storing and transporting.
- All PC boards with electronic components are not to be handled by their circuitry, connector points or connector pins.
- High velocity air movement is to be delivered through a static neutralizer.
- Air ionizers are to be employed in neutralizing static buildup on insulators if they have to be used or as an extra precautionary measure for extremely sensitive assemblies.
- Do not slide electronic components over a surface.

Air ionizers come in three basic types: nuclear, AC and pulsed DC. These ionizers can neutralize static charges on non-conductive materials by supplying the materials with a stream of both positive and negative ions.

The advantage of the AC or pulsed DC type air ionizer is that there is no recurring annual replacement cost. The disadvantages are: it emits ozone which can damage rubber in equipment; EMI (Electro Magnetic Interference); and an imbalance in the stream of ions if not properly maintained, therefore necessitating frequent preventive maintenance.

The advantages of the nuclear type air ionizer are low maintenance, no ozone, no EMI and no imbalance problems. The disadvantages are that it requires careful handling because of the radioactive source, and the annual recurring cost to replace the radioactive source.

The selection of air ionizers must be done with care with awareness of the above limitations. The squirrel cage ionized air blower has been proven to produce a significantly more even distribution of ion patterns than does a conventional fan blower design.

## Maintenance

ESD protective floor and table coverings must be properly maintained. Do not wax over them. Cleaners must not degrade their electrical properties. Vacuum to remove loose particles, followed by a wet mop with a solution of mild detergent and hot water.

## Periodic Audits

At Linear Technology Corporation periodic audits are conducted to check on the following at least once a month, unless otherwise noted.

- Compliance with ESD control procedures.
- Ensure that the conductive ground cord connection is intact by measuring the series resistance to ground with an ohmmeter.
- Ensure that wrist straps are still functional by measuring the resistance from the person to ground. The ground lead of the ohmmeter is connected to the ground connection of the wrist strap, and the positive lead is connected to a stainless steel electrode (one inch in diameter, and three inches long \#304 stainless steel) which is held by the person. This test method not only checks the resistance of the series resistor, but also resistance through the ground cord and also any contact resistance between the wrist strap and the person's skin. This test procedure is required when wrist straps with an elastic nylon band with interwoven metallic strands are used, since the metallic strands breakdown with prolonged use. This monitor frequency may be shortened depending on audit results.
- Measure the surface resistivity of conductive or static dissipative table tops once every 6 months using ASTM-F-150-72, ASTM-D-257 or ASTM-D-991 test methods as appropriate.


## Materials Selection and Specification

Based on the tremendous amount of ESD protective materials available, it is important that materials are selected based on a stringent qualification. Once the materials have been selected and specifications defined, a material procurement specification needs to be initiated that defines the materials and quality requirements to the vendor. One of the major pitfalls is to procure material in haste, e.g., a wrist strap, only to find out it does not perform reliably.

The SOAR-1 report titled "ESD Protective Material and Equipment: A Critical Review" published by the Rome Air Development Center is an excellent reference on the various types of ESD protective materials available.

At Linear Technology Corporation a minimum of three manufacturing lots from a potential vendor are subjected to qualification testing per the requirements of the material procurement specification for ESD protective materials. The vendor is considered qualified only when all three lots are found to be acceptable. Once vendors have been qualified, all incoming ESD protective materials are subjected to a stringent incoming inspection.

The following table summarizes a sample material and test specification for ESD protective materials.

## Wrist Strap Resistance Test Set.Up



| MATERIAL | PROPERTIES/DESCRIPTION | TEST METHODS |
| :---: | :---: | :---: |
| Wrist Strap | - Insulated coil cord with a $1 \mathrm{M} \Omega \pm 10 \%, 1 / 4 \mathrm{~W}$ minimum series resistor molded into snap fastener (at wrist end), and an elastic wrist band with inner metallic filaments and insulative exterior. | Measure series resistance with ohmmeter. Apply normal tug to both ends of strap and remeasure series resistance. Resistance must be between 0.8 to $1.2 \mathrm{M} \Omega$. |
| Conductive or Static Dissipative Table and Floor Coverings, Conductive Tote Boxes, Conductive Shoe Straps | - Must not shed particles <br> - Must not support bacterial or fungal growth <br> - Conductive: surface resistivity $<10^{5} \Omega /$ square. Static Dissipative: surface resistivity $>10^{5}$ and $<10^{9} \Omega /$ square. | Test per ASTM-F-150-72, ASTM-D-257, ASTM-D-991 (for surface resistivity $<10^{6} \Omega /$ square). |
| Conductive Foam | - Shall not contain more than 30ppm CI, K, Na when a quantitative chemical analysis is performed <br> - Must not support bacterial or fungal growth | With devices inserted into the foam, the foam must not cause lead corrosion after a 24 hour $85^{\circ} \mathrm{C} / 85 \%$ RH temperature/humidity storage. |
| Antistatic and Conductive Dip Tubes | - Must not exhibit an oily-like film | Must meet an Electrostatic Decay test per Federal Test Method Standard 101 Test Method 4046. Material charged to 5000 V must be discharged to $1 \%$ of its initial value ( 50 V ) in 2 seconds after a 24 hour conditioning at $15 \%$ relative humidity. |
| Antistatic and Conductive Bags | - Antistatic bags must meet MIL-B-81705 type 2 <br> - Conductive bags must meet MIL-B-117 and sealing requirements of MIL-B-81705 <br> - Must not support bacterial or fungal growth | Test method for antistatic bags same as for antistatic/ conductive dip tubes. Test method for conductive bags same as for conductive table/floor coverings. |
| Static Eliminators/Ionized Air Blowers | - Ozone level: 0.1 ppm maximum for 8 hour exposure <br> - Noise: 60dB maximum <br> - EMI: non-detectable when measured 6 inches away | Voltage Decay test: A non-conductive sheet of material charged to 5 kV must be discharged to $1 \%$ of its initial value (50V) in 2 seconds at a distance of 2 feet from the ionizer or larger distance if application calls for a larger distance. |

## Training and Certification Program

The training program should be developed to increase ESD awareness and to assist all personnel in complying with the ESD control specification. The program should include:

## 1. A discussion on "What is Static Electricity?"

## 2. How ESD affects ICs

## 3. Estimated cost of ESD related losses

4. Materials and equipment for controlling static

## 5. The importance of wearing the wrist strap

6. The importance of an audit program
7. Encourage floor personnel to feedback any ESD potential areas to the ESD task force

ESD training should be incorporated into the personnel training and certification program. At Linear Technology Corporation only fully trained and certified personnel are allowed to do actual production work. To help increase

ESD awareness, it is often a good idea to show ESD awareness films and video tapes which are available from a variety of sources (Reference 3 provides a list of films and video tapes). Personnel are retrained and recertified at a minimum frequency of once per year.

## Measuring the Benefits

Where possible, the benefits of an ESD Protection Program should be tracked and quantified. The two yardsticks used at Linear Technology Corporation are final test yields and QA electrical average outgoing quality (AOQ). Since the implementation of this program, there has been a significant improvement in final test yields especially on static sensitive CMOS devices. With the elimination of ESD as a potential failure cause, the electrical AOQ has averaged well under 100ppm for all products combined. Improvements such as this help to provide positive feedback to manufacturing and support personnel on the importance of an ESD Protection Program, and also help to ensure its continuing success.

## ESD PROTECTION PROGRAM

References

1. DOD-STD-1686

Electrostatic Discharge Control Program for Electrical and Electronic Parts, Assemblies and Equipment.
2. DOD-HDBK-263 Electrostatic Discharge Control Handbook for Electrical and Electronic Parts, Assemblies and Equipment.
3. SOAR-1
4. VZAP-2

State-of-the-Art Report ESD Protective Materials and Equipment: A Critical Review, published by the Rome Air Development Center.

Electrostatic Discharge (ESD) Susceptibility Data published by the Rome Air Development Center.
5. EOS-1, EOS-2, etc.
6. MIL-STD-883
7. MIL-M-38510
8. MIL-M-55565
9. MIL-M-81705
10. FED-STD-101

Electrical Overstress/Electrostatic Discharge Symposium Proceedings 1979 to current year.

Test Methods and Procedures For Microelectronics

Microcircuits, General Specification for

Microcircuits, Packaging of
Barrier Materials, Flexible, Elec-trostatic-Free, Heat Sealable

Preservation, Packaging and Packing Materials Test Procedures; Test Methods. 4046: Electrostatic Properties of

## $\boldsymbol{\mathcal { T }}$ LIIEAR

Linear Technology has an active Statistical Process Control (SPC) System. It operates via the interrelated mechanisms of: a structure, control charts with built-in contingency action plans, operational area documentation (flowcharts and control plan details), an SPC training program, each of which is defined in the Company's officially controlled SPC specification.

## STRUCTURE

At the core of the SPC system are the Process (or Preventive) Action Teams (PATs). These cross-functional teams are comprised of individuals directly involved with a process element or problem. In a production operation, they typically involve production operators, lead operators, maintenance, engineering, and/or supervision. In a non-production operation, the PATs are comprised of operating employees and representatives of related functions.

Each operating group (e.g., Wafer Fab) has a formal SPC presence in the form of a SPC Quality Control Team (QCT). These SPC QCTs are comprised mostly of the manager and staff of that particular operating unit bearing the responsibility to implement and maintain SPC within their respective areas.

This QCT structure is the leadership of that operating unit, and as such, sanctions the various PATs within its jurisdiction as they implement and maintain SPC and/or solve specific problems in their respective areas. In addition, the QCT conducts monthly reviews of SPC charts, action items, and new programs.
The QCTs, in turn, report to the SPC Steering Committee. This body consists of the President, Chief Operating Officer, Vice President of Operations, Vice President of Quality \& Reliability, and the SPC Manager. Thus, it has the corporate leadership responsibility for SPC at Linear Technology.


Figure 1. Linear Technology Corporation SPC Quality Control Teams

## CONTROL CHARTS

The control charts at Linear Technology are manually charted by the operators to insure they are the custodians of the process, its trends, and defined corrective measures (as opposed to computerized SPC charting).

The contingency action plan, known as the Out-of-Control Action Plan (OCAP), defines the specific corrective actions when the process experiences out-of-control situations. No control chart is put in place without an OCAP. This strategy has in effect empowered the work force, while freeing the Engineering staff for systematic and continuous improvement.

## FLOW CHARTS AND CONTROL PLAN DETAILS

The flow charts serve to graphically display the flow of products in each operational area, as well as define and communicate the critical nodes of that operation. The

## STATISTICAL PROCESS CONTROL

details of each critical node are defined in the Control Plan Detail, which serves as a planning, reporting, and communication tool.

An example of a flow chart and the related Control Plan Detail for one operational area (e.g., The Wafer Fabrication Area) Figure 2, and Table 1 follows:


## TRAINING PROGRAM

In order to pursue and continue the smooth operation of the SPC System within LTC, an all-encompassing instructional program for employees was initiated according to the following plan.
Each employee designated for SPC training is classified into one of three groups, and attends the specific classroom instruction for that classification. The courses and length of training (hours) for each group are designated in Table 2.

The content of the Training Courses is as follows:
BASIC SPC: Philosophy of SPC, concepts of variation, control, capability; tools and techniques for control and capability, including histograms, capability studies, control charting; basic problem solving, including normality, brainstorming, cause and effect diagramming, Pareto analysis, capability index/ratio.
ADVANCED SPC: Review of basic concepts, fundamentals of Measurement System Evaluation (Gage R\&R), process capability studies, determination and use of control charts, i.e., Xbar \& R, Median \& R, X \& Moving R, p, np, u, and c chart techniques. Chart interpretation and the basics of attributes sampling system.

Figure 2. General Bipolar Water Fabrication Flow Chart

Table 1. Linear Technology Corporation Process Control Plan Detail for Bipolar Wafer Fab

| SPC Node and Process | Critical Features | Measurement Method | Sample Size | Sample Frequency | SPC Control System | MSE <br> (Gage R and R) | Process $\subset p$ | pability Cpk |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { (SPC-1) } \\ \text { Epi } \\ \text { Growth } \end{gathered}$ | Resistivity | 4-Point Probe | 2 | Batch | $X$ and Moving R Chart | Acceptable | 1.59-1.89 | 1.15-1.37 |
|  | Deposition Rate (Thickness) | Nicolet | 2 | Batch | Run Chart | Acceptable |  | 2.54-4.17 |
| $\begin{gathered} \text { (SPC-2) } \\ \text { Base Mask } \end{gathered}$ | CDs | OSI-VLS1 | 1 Site/ <br> 5 Wafers | Batch | Xbar and R Chart | Acceptable | 1.43 | 1.22 |
| $\begin{gathered} \text { (SPC-3) } \\ \text { Base } \\ \text { Deposition } \end{gathered}$ | Sheet Resistance | 4-Point Probe | 3 Sites/ 3 Wafers | Batch | Xbar and R Chart | Acceptable | 1.34-1.96 | 1.29-1.68 |
| $\begin{aligned} & \text { (SPC-4) } \\ & \text { Metal } \end{aligned}$ <br> Deposition | Thickness By Resistivity | 4-Point Probe | 2 | Batch | Xbar and R Chart | New Gauge is Now Acceptable | 2.23-2.38 | 2.2-2.3 |
| $\begin{aligned} & \text { (SPC-5) } \\ & \text { LPOM } \end{aligned}$ | Thickness | Nanospec | 5 Sites/ <br> 3 Wafers | Batch | Xbar and R Chart | Acceptable | 0.95 | 0.74 |

Table 2.

| Group \# | Trainee Audience | Basic SPC | Advanced SPC | D.0.E. | TEAM ORG. | TOTAL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Engineering (Technical) | 15 | 20 | 40 | 4 | 79 |
| 2 | Management/Supervision Technicians | 15 | 20 | - | 4 | 39 |
| 3 | Operators | 15 | - | - | - | 15 |

DESIGN OF EXPERIMENTS: Philosophy and need of experimental design, experimental methodologies utilizing Fisher \& Taguchi concepts. Response Surface Methodology for parameters and tolerance designs, including ANOVA, and analysis of co-variance.

TEAM ORGANIZATION: An outline of the SPC organization within Linear Technology, the concepts of the SPC Quality Control Teams (SPC QCTs) and Preventive/Process Action Teams (PATs). Strategies for Detailed Control Plans and Out-of-Control Action Plans (OCAPs). Concepts of team effectiveness.

## Manufacturing Excellence

One of the Linear Technology goals is manufacturing excellence. The traditional SPC techniques seek to produce processes that are capable and in control. To improve those processes and to determine rational parameters and specification tolerance of new products and processes requires the Design of Experiments (DOEs) methodology.

Linear Technology actively pursues the screening techniques described by Fisher as well as the optimization techniques of Box and Taguchi. These latter techniques, known as Response Surface Methodology and Taguchi Methods, are particularly useful in developing robust products and processes, with a minimum of sensitivity to process variation.

## Contribution to Quality

Contribution to quality improvement has evolved from one dominated by ATTRIBUTE INSPECTION (pass/fail) to one involving a mixture of SPC and attribute inspection. As we
progress further, the contribution of Design of Experiments will become significant. Products and processes developed using the DOE tools will have the quality builtin. The consequence of this built-in quality is predictable performance at the lowest possible cost.


Figure 3. The Semiconductor Quality Evolution

The concepts of SPC and DOE have already been institutionalized within Linear Technology and will provide the methodology to ensure a process of continuing improvement.

## Introduction

Linear Technology Corporation was founded in 1981 to address the growing demand for high performance and superior quality linear integrated circuits.

Today, Linear Technology has successfully established a leadership position by introducing and supplying leading edge products in each of the industry's basic functional groups - op amps, comparators, voltage regulators, references, switched-capacitor filters, interface, data conversion, and a variety of special function CMOS devices, in all major package styles.

Early on, Linear Technology made the commitment to provide advanced technology, surface mount packaging. This made Linear Technology the first company to offer true precision and high performance linear devices across the full range of functional categories, plus many of the popular second-source devices in JEDEC Standard S0-8, 14, 16 and SOL-16, 18 and 20 pin packages.

The continuing demand for more complete surface mount designs has spurred the introduction of two power surface mount packages by LTC - the 3 lead SOT-223 and the DD package available in 3,5 , and 7 lead versions. Many LTC power producis are now being introduced in these packages which, for the first time, enables high power designs to be realized using $100 \%$ surface mount devices. Support for Linear Technology's surface mount devices includes service for tape and reel, antistatic rails, quality and reliability data, and data sheets on each product.

Linear Technology intends to address customer demand for surface mount devices where technology and die sizes permit, making the combination of small package size and high performance linear devices readily available to our users.

This section contains information summarizing Linear Technology's capabilities and services for surface mount packaged products, as well as specific device data sheets.

## Package Descriptions

Linear Technology's SO packages conform to Standard JEDEC SOIC outlines.

In some instances, an LTC product available in an 8-pin standard DIP package is offered in a 16 -pin SOL package. This covers the situation where the die is too large to be accommodated by the smaller S0-8 package. Although it is preferable for an SO-8 device to have the same pinout as the standard 8 -pin dual-in-line version, some devices necessitate a rotation of the die to fit in the SO-8 package. Please refer to the applicable SO device data sheet, or consult with the factory to verify exact pinouts for each device.

## Electrical Specifications

Wherever possible, electrical specifications for a surface mount technology (SMT) device are the same as the plastic molded equivalent. Exceptions to this are identified by the omission of the standard product electrical grade designator from the part number.

For example:

- LT1013DS8 has the same electrical specifications as LT1013DN8, since the " D " is common to both product numbers.
- LT1012S8 has one or more different electrical specifications than LT1012CN8, as the "C" is missing from this product designator suffix.

Please consult the appropriate SMT package data sheet for complete electrical specifications.

## SURFACE MOUNT PRODUCTS

## Marking

Because of the limited space available for part marking on some SMT packages, abbreviated marking codes are used to identify the device. These codes, if used, are identified in the individual SMT package data sheets.

## Recommended Solder Pads

SO-8, SO-14, SO-16


SOL-16, SOL-18, SOL-20, SOL-24, SOL-28


## Lead Finish and Solderability

Lead finish is electroplated, lead-tin, with a low carbon content. Solderability meets the requirements of MIL-STD-883C, Method 2003. Recommended solder pads are given in Figure 1.

## 3-Lead DD



NOTE: ALL DIMENSIONS ARE IN INCHES

5-Lead DD


NOTE: ALL DIMENSIONS ARE IN INCHES

Figure 1. Recommended Solder Pads

## SURFACE MOUNT PRODUCTS

7-Lead DD


NOTE: ALL DIMENSIONS ARE IN INCHES smp.06

3-Lead SOT-223


NOTE: ALL DIMENSIONS ARE IN INCHES

Figure 1. Recommended Solder Pads (Continued)

## Wave and Reflow Soldering

Following are the recommended procedures for soldering surface mount packages to PC boards.

## 1. Wave Soldering

- Use solder plating boards.
- Dispense adhesive to hold components on board.
- Place components on board.
- Cure adhesive per adhesive manufacturer's specification.
- Foam flux using RMA (Rosin Mildly Activating) flux.
- Wave solder using a dual wave soldering system at $240^{\circ} \mathrm{C}$ to $260^{\circ} \mathrm{C}$ for 2 seconds per wave.
- Clean board.


## 2. Reflow Soldering

- Use solder plating boards.
- Screen solder paste on board.
- Mount components on board.
- Bake for $15-20$ minutes at $65^{\circ} \mathrm{C}$ to $90^{\circ} \mathrm{C}$.
- Preheat to within $65^{\circ} \mathrm{C}$ of the solder temperature.
- Reflow solder paste. The solder paste temperature must be $200^{\circ} \mathrm{C}$ for at least 30 seconds. LTC recommends vapor phase or infrared reflow systems for best performance.
- Clean boards.
- Hand soldering of DD and SOT-223 packages is not recommended.


## Thermal Information

Table 1 shows the range of junction-to-ambient thermal resistance of SO and SOL devices mounted on a PCB of FR4 material with copper traces, in still air at $25^{\circ} \mathrm{C}$. $\theta_{\mathrm{JA}}$ with a ceramic substrate is about $70 \%$ of the $\operatorname{FR4}$ value. Maximum power dissipation may be calculated by the following formula:

$$
\mathrm{P}_{\mathrm{D} \max }[\mathrm{TA}]=\frac{\mathrm{T}_{\mathrm{j} M A X}-\mathrm{T}_{\mathrm{A}}}{\theta_{\mathrm{JA}}}
$$

## SURFACE MOUNT PRODUCTS

where $\mathrm{T}_{\mathrm{j}}$ MAX $=$ Maximum operating junction temperature.

$$
\begin{aligned}
\mathrm{T}_{\mathrm{A}} & =\text { Desired ambient operating temperature. } \\
\theta_{\mathrm{JA}} & =\text { Junction-to-ambient thermal resistance. }
\end{aligned}
$$

Table 1. Typical Thermal Resistance Values

| SO-8 | $150^{\circ}$ to $200^{\circ} \mathrm{C} / \mathrm{W}$ | SOL-18 | $70^{\circ}$ to $100^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | :--- | :--- | :--- |
| SO-14 | $100^{\circ}$ to $140^{\circ} \mathrm{C} / \mathrm{W}$ | SOL-20 | $70^{\circ}$ to $90^{\circ} \mathrm{C} / \mathrm{W}$ |
| SO-16 | $90^{\circ}$ to $130^{\circ} \mathrm{C} / \mathrm{W}$ | SOL-24 | $60^{\circ}$ to $80^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOL-16 | $85^{\circ}$ to $100^{\circ} \mathrm{C} / \mathrm{W}$ | SOL-28 | $55^{\circ}$ to $75^{\circ} \mathrm{C} / \mathrm{W}$ |

Conditions: PCB mount on FR4 material, still air at $25^{\circ} \mathrm{C}$, copper trace.
Thermal resistance for power packages (DD and SOT-223) depends greatly on the individual device type. Please consult the device data sheets for thermal information.

More current data, by device type, may be obtained by contacting Linear Technology Corporation, Marketing Department.

## Tape and Reel Packing

Tape and reel packing is available for all SO, SOL, SOT-223 and DD packages in accordance with EIA Specification 481-A. Table 2 lists the applicable tape widths, dimensions, and quantities for all LTC small-outline products. Consult factory for tape and reel pricing and minimum order requirements.

Table 2. Tape and Reel Packing Specifications

|  | TAPE |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| PACKAGE | SIZE | P <br> COMPONENT <br> PITCH | PO <br> HOLE <br> PITCH | REEL <br> DIAMETER | PARTS <br> PER <br> REEL |
| SO-8 | 12 mm | 8 mm | 4 mm | $13^{\prime \prime}$ | 2500 |
| SO-14 | 16 mm | 8 mm | 4 mm | $13^{\prime \prime}$ | 2500 |
| SO-16 | 16 mm | 8 mm | 4 mm | $13^{\prime \prime}$ | 2500 |
| SOL-16 | 16 mm | 12 mm | 4 mm | $13^{\prime \prime}$ | 1000 |
| SOL-18 | 24 mm | 12 mm | 4 mm | $13^{\prime \prime}$ | 1000 |
| SOL-20 | 24 mm | 12 mm | 4 mm | $13^{\prime \prime}$ | 1000 |
| DD | 24 mm | 16 mm | 4 mm | $13^{\prime \prime}$ | 750 |
| SOT-223 | 16 mm | 12 mm | 4 mm | $13^{\prime \prime}$ | 2000 |

## Plastic Tube Packing

Linear Technology SO, SOL, SOT-223 and DD packaged devices are packed in "antistatic" plastic tubes with the dimensions indicated in Figure 2. Unit quantities per tube are as listed in Table 3.

Table 3. Devices Per Tube

| SO-8 | 100 ea. | SOL-16 | $47 \mathrm{ea}$. |
| :--- | :--- | :--- | :--- |
| SO-14 | 55 ea. | SOL-18 | 40 ea. |
| SO-16 | 50 ea. | SOL-20 | 38 ea. |
| DD | 50 ea. | SOL-24 | 32 ea. |
| SOT-223 | 78 ea. | SOL-28 | 27 ea. |

## SURFACE MOUNT PRODUCTS

## PLASTIC TUBE SPECIFICATIONS

## SO Package Shipping Tube



Length: $20.50 \begin{gathered}+1 / 16 \\ -1 / 32\end{gathered}$ inches

SOL Package Shipping Tube


Length: $20.75{ }_{-1 / 16}^{+1 / 32}$ inches

Figure 2

Note 1: Tolerances: $\pm 0.010$ unless otherwise specified.
Note 2: Material: anti-static treated rigid transparent PVC or rigid black conductive.
Note 3: Printing: "LTC logo, Linear Technology Corp., Antistatic" on top side of tube.

## SURFACE MOUNT PRODUCTS

## PLASTIC TUBE SPECIFICATIONS



NOTES:
TUBE LENGTH $=21.65 \pm 0.045$ INCHES
*CRITICAL DIMENSION

SOT-223 Package Shipping Tube


Figure 2 (Continued)

## SURFACE MOUNT PRODUCTS

## TAPG AND REGL SPECIFICATIONS

Embossed Carrier Dimensions (12mm, 16mm, 24mm Tape Only)


| Embossed Tape - Constant Dimensions |  |  |  |  |  |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Tape Size | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{P}_{\mathbf{0}}$ | $\mathbf{t}($ Max. $)$ | $\mathbf{A}_{\mathbf{0}} \mathbf{B}_{\mathbf{0}} \mathbf{K}_{\mathbf{0}}$ |  |
| 12 mm, | 1.5 | +0.10 | $1.75 \pm 0.10$ | $4.0 \pm 0.10$ | 0.400 | See Note1 |
| 16 mm, |  | -0.0 | $(0.069 \pm 0.004)$ | $(0.157 \pm 0.004)$ | $(0.016)$ |  |
| 24 mm | 0.059 | +0.004 |  |  |  |  |
|  |  | -0.0 |  |  |  |  |

Embossed Tape Variable Dimensions

| Tape Size | $\mathrm{B}_{1}$ Max. | $\mathrm{D}_{1} \mathrm{Min}$. | $F$ | K Max. | $\mathrm{P}_{2}$ | R Min. | W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 mm | $\begin{gathered} 8.2 \\ (0.323) \end{gathered}$ | $\begin{gathered} 1.5 \\ (0.059) \end{gathered}$ | $\begin{gathered} 5.5 \pm 0.05 \\ (0.217 \pm 0.002) \end{gathered}$ | $\begin{gathered} 6.5 \\ (0.177) \end{gathered}$ | $\begin{gathered} 2.0 \pm 0.05 \\ (0.079 \pm 0.002) \end{gathered}$ | $\begin{gathered} 30 \\ (1.181) \end{gathered}$ | $\begin{gathered} 12.0 \pm 0.30 \\ (0.472 \pm 0.012) \end{gathered}$ |
| 16 mm | $\begin{gathered} 12.1 \\ (0.476) \\ \hline \end{gathered}$ |  | $\begin{gathered} 7.5 \pm 0.10 \\ (0.295 \pm 0.004) \end{gathered}$ | $\begin{gathered} 6.5 \\ (0.256) \end{gathered}$ | $2.0 \pm 0.10$ | $\begin{gathered} 40 \\ (1.575) \end{gathered}$ | $\begin{gathered} 16 \pm 0.30 \\ (0.630 \pm 0.012) \end{gathered}$ |
| 24 mm | $\begin{gathered} 20.1 \\ (0.791) \end{gathered}$ |  | $\begin{gathered} 11.5 \pm 0.10 \\ (0.453 \pm 0.004) \end{gathered}$ |  | (0.079 $\pm 0.004)$ | $\begin{gathered} 50 \\ (1.969) \end{gathered}$ | $\begin{gathered} 24 \pm 0.30 \\ (0.945 \pm 0.012) \end{gathered}$ |

Note 1: $A_{0} B_{0} K_{0}$ are determined by component size. The clearance between the component and the cavity must be within 0.05 ( 0.002 ) min. to $0.65(0.026)$ max. for 12 mm tape, $0.05(0.002) \mathrm{min}$. to $0.90(0.035)$ max. for 16 mm tape and $0.050(0.002) \mathrm{min}$. to $1.00(0.039)$ max. for

24 mm tape and larger. The component cannot rotate more than $20^{\circ}$ within the determined cavity, see Component Rotation.
Note 2: Tape and components shall pass around radius "R" without damage.

## TAPE AnD REEL SPECIFICATIONS

Component Rotation


Bending Radius


Tape Camber (Top View)


Allowable camber to be $1 \mathrm{~mm} / 100 \mathrm{~mm}$ nonaccumulative over 250 mm

Tape Leader (Start/End) Specification (SO Packages)


## SURFACE MOUNT PRODUCTS

TAPE AND REGL SPECIFICATIONS


DD Pack Devices


SMP - 03

## REEL DImensions



## Reel Dimensions



| $\begin{aligned} & \text { Tape } \\ & \text { Size } \end{aligned}$ | $\underset{\text { Max. }}{\text { A }}$ | $\begin{gathered} \hline \mathbf{B} \\ \text { Min. } \end{gathered}$ | C | $\begin{gathered} \text { D* }^{( } \text {Min. } \\ \hline \end{gathered}$ | $\underset{\text { Min. }}{\underset{\text { N }}{2}}$ | G | $\begin{gathered} \mathrm{T} \\ \text { Max. } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12mm | $\begin{gathered} 330 \\ (12.992) \end{gathered}$ | $\begin{gathered} 1.5 \\ (0.059) \end{gathered}$ | $\begin{gathered} 13.0 \pm 0.20 \\ (0.512 \pm 0.008) \end{gathered}$ | $\begin{gathered} 20.2 \\ (0.795) \end{gathered}$ | $\begin{gathered} 50 \\ (1.969) \end{gathered}$ | $\left.\begin{array}{cl} 12.4 & +2.0 \\ -0.0 \\ (0.488 & +0.078 \\ -0.0 \end{array}\right)$ | $\begin{gathered} 18.4 \\ (0.724) \end{gathered}$ |
| 16 mm | $\begin{gathered} 360 \\ (14.173) \end{gathered}$ | $\begin{gathered} 1.5 \\ (0.059) \end{gathered}$ | $\begin{gathered} 13.0 \pm 0.20 \\ (0.512 \pm 0.008) \end{gathered}$ | $\begin{gathered} 20.2 \\ (0.795) \end{gathered}$ | $\begin{gathered} 50 \\ (1.969) \end{gathered}$ | $\left.\begin{array}{cl} \hline 16.4 & +2.0 \\ -0.00 \\ (0.646 & +0.078 \\ -0.00 \end{array}\right)$ | $\begin{gathered} 22.4 \\ (0.882) \end{gathered}$ |
| 24mm | $\begin{gathered} 360 \\ (14.173) \end{gathered}$ | $\begin{gathered} 1.5 \\ (0.059) \end{gathered}$ | $\begin{gathered} 13.0 \pm 0.20 \\ (0.512 \pm 0.008) \end{gathered}$ | $\begin{gathered} 20.2 \\ (0.795) \end{gathered}$ | $\begin{gathered} 50 \\ (1.969) \end{gathered}$ | $\left.\begin{array}{cl}  & +2.0 \\ 24.4 & -0.00 \\ (0.961 & +0.078 \\ -0.00 \end{array}\right)$ | $\begin{gathered} 30.4 \\ (1.197) \end{gathered}$ |

*Metric dimensions will govern.
English measurements rounded and for reference only.

## SURFACE MOUNT PRODUCTS

## SURFACE MOUNT DATA SHEETS LIST

LF398S8, Precision Sample and Hold Amplifier ..... 9-113
LM318S8, High Speed Op Amp ..... 2-319
LM334S8, Constant Current Source and Temperature Sensor ..... 3-99
LM385S8-1.2/LM385S8-2.5, Micropower Voltage Reference ..... 3-113
LT1001CS8, Precision Op Amp ..... 2-23
LT1004CS8-1.2/LT1004CS8-2.5, Micropower Voltage References ..... 3-25
LT1006S8, Precision, Single Supply Op Amp ..... 2-53
LT1007CS/LT1037CS, Low Noise, High Speed Precision Op Amps ..... 2-69
LT1007CS8/LT1037CS8, Low Noise, High Speed Precision Operational Amplifiers ..... 2-16
LT1009S8, 2.5 Volt Reference ..... 3-31
LT1012S8, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp ..... 2-117
LT1013DS8, Dual Precision Op Amp ..... 2-141
LT1016CS8, Ultra Fast Precision Comparator ..... 6-41
LT1017CS/LT1018CS, Micropower Dual Comparator ..... 6-53
LT1017CS8/LT1018CS8, Micropower Dual Comparator ..... 10-6
LT1020CS, Micropower Regulator and Comparator ..... 4-45
LT1021DCS8, Precision Reference ..... 3-57
LT1028CS, Ultra-Low Noise Precision High Speed Op Amp ..... 2-177
LT1028CS8, Ultra-Low Noise Precision High Speed Op Amp ..... 2-38
LT1030CS, Quad Low Power Line Driver ..... 10-9
LT1034CS8-1.2/LT1034CS8-2.5, Micropower Dual Reference ..... 3-81
LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator ..... 5-35
LT1055S8/LT1056S8, Precision, High Speed, JFET Input Op Amps ..... 2-231
LT1057S/LT1057IS, Dual JFET Input Precision High Speed Op Amps ..... 2-247
LT1057S8/LT1057IS8, Dual JFET Input Precision High Speed Op Amps ..... 2-44
LT1057S/LT1057IS, LT1058S/LT1058IS, Dual/Quad JFET Input Precision High Speed Op Amps ..... 2-41
LT1080CS/LT1081CS, 5V Powered RS232 Driver/Receiver with Shutdown ..... 10-51
LTC1043CS, Dual Precision Instrumentation Switched-Capacitor Building Block ..... 11-31
LTC1044CS8, Switched Capacitor Voltage Converter ..... 5-21
LTC1052CS, Chopper-Stabilized Op Amp (CSOA ${ }^{\text {TM }}$ ) ..... 2-217
LTC1059CS, High Performance Switched Capacitor Universal Filter ..... 7-11
LTC1060CS, Universal Dual Filter Building Block ..... 7-35
LTC1061CS, High Performance Triple Universal Filter Building Block ..... 7-55
LTC1062CS, 5th Order Lowpass Filter ..... 7-71
OP-07CS8, Precision Op Amp ..... 2-337
SG3524S, Regulating Pulse Width Modulator ..... 5-93

[^23]
## Surface Mount Small Outline (SO) and SOT Device Packaging

Linear Technology now offers a continually increasing number of high performance CMOS and bipolar linear devices in surface mount packages. At the time of this printing, the following device types were available from LTC packaged in the SO (Small

| PRODUCT |  | NOTES | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| Operational Amplifiers |  |  |  |
| LF398 | S8 | 2 | Sample \& Hold Amp |
| LM318 | S8 | 2 | Fast Op Amp |
| LT1001C | S8 | 2 | Precision Op Amp |
| LT1006 | S8 | 2 | Precision Single Supply Op Amp |
| LT1007C | S | 2, A | Low Noise, High Speed Op Amp |
| LT1007C | S8** | 5 | Low Noise, High Speed Op Amp |
| LT1008 | S8 | 2 | Uncompensated, Picoamp Input Current, Precision Op Amp |
| LT1012 | S8 | 1,2 | Picoamp Input Current, Precision Op Amp |
| LT1013D | S8 | 2, B | Dual Precision Single Supply Op Amp |
| LT1013I | S8 | 3, B | Dual Precision Single Supply Op Amp |
| LT1014D | S | 4, 5, A | Quad Precision Single Supply Op Amp |
| LT10141I | S | 3, A | Quad Precision Single Supply Op Amp |
| LT1028C | S | 2, A | $50 \mathrm{MHz}, 11 \mathrm{~V} / \mu \mathrm{s}, 1 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Op Amp |
| LT1037C | S | 2, A | High Speed Precision Op Amp |
| LT1037C | S8** | 5 | High Speed Precision Op Amp |
| LT1055 | S8 | 2 | JFET Input, High Speed, Precision Op Amp |
| LT1056 | S8 | 2 | JFET Input, High Speed, Precision Op Amp |
| LT1057 | S | 2, A | Dual JFET Input, High Speed, Precision Op Amp |
| LT1057 | S8 | 2, B | Dual JFET Input, High Speed, Precision Op Amp |
| LT1057 | S | 2, A | Dual JFET Input, High Speed, Precision Op Amp |
| LT10571 | S8 | 2, D | Dual JFET Input, High Speed, Precision Op Amp |
| LT1058 | S | A | Quad JFET Input, High Speed, Precision Op Amp |
| LT1058 | S | A | Quad JFET Input, High Speed, Precision Op Amp |
| LT1077 | S8 | 1 | Precision Micropower Op Amp |
| LT1078 | S | 3, A | Dual Precision Micropower Op Amp |
| LT1078 | S8 | 2, B | Dual Precision Micropower Op Amp |
| LT1078\| | S | A | Dual Precision Micropower Op Amp |
| LT1078I | S8 | 2, D | Dual Precision Micropower Op Amp |
| LT1079 | S | 3, A | Quad Precision Micropower Op Amp |
| LT1079 | S | A | Quad Precision Micropower Op Amp |
| LT1097 | S8 | 1 | Low Cost, Low Power, Precision Op Amp |
| LT1115C | S | 1, A | $50 \mathrm{MHz}, 11 \mathrm{~V} / \mu \mathrm{s}, 1 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ Audio Op Amp |
| LT1122C | S8 | 1 | Fast Settling, JFET Input Op Amp |
| LT1122D | S8 | 1 | Fast Settling, JFET Input Op Amp |
| LT1124C | S8 | 1 | Dual Low Noise, High Speed, Precision Op Amp |
| LT1125C | S | 1, A | Quad Low Noise, High Speed, Precision Op Amp |
| LT1126C | S8 | 1 | Decomp Dual Low Noise, High Speed, Precision Op Amp |
| LT1127C | S | 1, A | Decomp Dual Low Noise, High Speed, Precision Op Amp |
| LT1178 | S | 1, A | Dual Precision Micropower Op Amp |
| LT1179 | S | 1, A | Quad Precision Micropower Op Amp |
| LT1190C | S8 | 1, 5, C | 50 MHz High Speed Video Op Amp |
| LT1191C | S8 | 1, 5, C | 90MHz High Speed Video Op Amp |
| LT1192C | S8 | 1, 5, C | $350 \mathrm{MHz}\left(\mathrm{A}_{V} \geq 25\right)$ High Speed Video Op Amp |
| LT1193C | S8 | 1, 5, C | 80MHz (Adj Gain) High Speed Video Op Amp |
| LT1194C | S8 | 1, 5, C | $35 \mathrm{MHz}\left(A_{V}=10\right)$ Fixed Differential High Speed Video Op Amp |
| LT1223C | S8 | 1 | 100MHz Current Feedback Amplifier |
| LT1224C | S8 | 1 | Very High Speed Op Amp |
| LT1228C | S8 | 1, 5, C | 100MHz Current Feedback Amplifier w/DC Gain Control |
| LT1229C | S8 | 1, 5, C | Dual 100MHz Current Feedback Amplifier |
| LT1230C | S | 1, 5, C | Quad 100MHz Current Feedback Amplifier |
| LTC1047C | S | 1, A | Dual Micropower Chopper Stabilized Op Amp w/ Internal Caps |
| LTC1049C | S8 | 1 | Low Power Chopper Stabilized Amplifier w/ Internal Caps |
| LTC1050C | S8 | 1 | Chopper Stabilized Op Amp w/Internal Caps |
| LTC1051C | S | 1, A | Dual Chopper Stabilized Op Amp w/Internal Caps |

Outline Package), SOL (Large Outline) and the SOT-223 packages per the JEDEC standard outlines. For pinout configuration and electrical specification limits consult either your LTC sales representative or the factory.

| PRODUCT |  | NOTES | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| LTC1052C | S | 2, A | Low Noise Chopper Stabilized Op Amp |
| LTC1053C | S | 2, A | Quad Precision Chopper Stabilized Op Amp w/ Internal Caps |
| LTC1150C | S8 | 1 | $\pm 15 \mathrm{~V}$ Chopper Stabilized Op Amp w/Internal Caps |
| OP-07C | S8 | 2 | Precision Op Amp |
| OP-470G | S | 1 | Quad Low Noise, Precision Op Amp |
| Instrumentation Amps |  |  |  |
| LTC1100C | S | 1, A | Chopper Stabilized Instrumentation Amp |
| LT1101 | S | 3 | Precision Micropower Instrumentation Amp |
| Comparators |  |  |  |
| LT1016C | S8 | 2 | High Speed Comparator |
| LT1016 | S8 | 6, D | High Speed Comparator |
| LT1017C | S | 2, A | Micropower Dual Comparator |
| LT1018C | S | 2, A | Micropower Dual Comparator |
| LTC1040C | S | 4, 5, A | Micropower Dual Sampling Comparator |
| Data Acquisition |  |  |  |
| LTC1090C | S | 4,5,A,C | 10-Bit ADC with 8 Ch MUX \& S/H |
| LTC1093C | S | 4,5,A,C | 10-Bit ADC with 6 Ch MUX \& S/H |
| LTC1099C | S | 5, C | 8 -Bit High Speed ADC with S/H |
| LTC1099 | S | 9, C | 8-Bit High Speed ADC with S/H |
| LTC1290BC | S | 5, A, C | 12-Bit ADC with 8 Ch MUX \& S/H |
| LTC1290CC | S | 5, A, C | 12-Bit ADC with 8 Ch MUX \& S/H |
| LTC1290DC | S | 5, A, C | 12-Bit ADC with 8 Ch MUX \& S/H |
| LTC1294BC | S | 5, A, C | 12-Bit ADC with 8 Ch MUX \& S/H |
| LTC1294CC | S | 5, A, C | 12-Bit ADC with 8 Ch MUX \& S/H |
| LTC1294DC | S | 5, A, C | 12-Bit ADC with 8 Ch MUX \& S/H |


| Regulators*, PWMs, DC to DC Converters |  |  |  |
| :---: | :---: | :---: | :---: |
| LT1020C | S | 2, A | $\mu$ Power Low Dropout Regulator w/Comparator |
| LT1020 | S | 2,7,A,D | $\mu$ Power Low Dropout Regulator w/Comparator |
| LT1072C | S | 4, A | 40 kHz 1.25A Switching Regulator |
| LT1072C | S8 | 3, C | 40 kHz 1.25A Switching Regulator |
| LT1076C | R-5 | 2 | 2A Step-Down Switching Regulator w/Shutdown, 7-Lead DD Pkg, 5V |
| LT1086C | M | 2 | 1.5A Low Dropout Regulator, 3-Lead DD Pkg |
| LT1117C | ST | 1 | Low Dropout 800 mA Adjustable Regulator |
| LT1117C | ST-5 | 1 | Low Dropout 800mA Regulator, 5V |
| LT1117C | ST-2.85 | 1 | Active SCSI-2 Terminator, 2.85 V |
| LT1171C | Q | 2 | 100 kHz 2.5A Switching Regulator, 5-Lead DD Pkg |
| LT1172C | S | 4, A | 100 kHz 1.25A Switching Regulator |
| LT1172C | S8 | 3, C | 100kHz 1.25A Switching Regulator |
| SG3524 | S | 2 | Pulse Width Modulator |
| LT1073C | $\begin{aligned} & \text { S8, } \\ & \text { S8-5, } \\ & \text { S8-12 } \end{aligned}$ | 1 | $\mu$ Power Switching Regulator Works Down to 1 V Input. Adjustable \& Fixed $+5 \mathrm{~V},+12 \mathrm{~V}$ Outputs |
| LT1109C | $\begin{aligned} & \text { S8-5, } \\ & \text { S8-12 } \end{aligned}$ | 1 | $\mu$ Power DC to DC Converter w/Shutdown \& 100 kHz Switching Frequency, Fixed +5V \& +12V Outputs. |
| LT1110C | $\begin{aligned} & \text { S8, } \\ & \text { S8-5, } \\ & \text { S8-12 } \end{aligned}$ | 1 | $\mu$ Power DC to DC Converter Works Down to IV Input. Adjustable \& Fixed $+5 \mathrm{~V},+12 \mathrm{~V}$ Outputs |
| LT1111C | $\begin{aligned} & \text { S8, } \\ & \text { S8-5, } \\ & \text { S8-12 } \end{aligned}$ | 1 | $\mu$ Power Switching Regulator Works Down to 2 V Input. Adjustable and Fixed $+5 \mathrm{~V},+12 \mathrm{~V}$ Outputs. |
| LT1123C | S8-2.85 | 1 | Low Dropout Regulator Driver |
| LT1172C | S8 | 1 | 1.25A High Efficiency 100kHz Switching Reg |
| LT1173C | $\begin{aligned} & \text { S8, } \\ & \text { S8-5, } \\ & \text { S8-12 } \end{aligned}$ | 1 | $\mu$ Power Switching Regulator for Inputs Greater Than 2V. Adjustable and Fixed $+5 \mathrm{~V},+12 \mathrm{~V}$ Versions |
| LT1271C | Q | 2 | 60 kHz 4 A Switching Regulator, 5-Lead DD Pkg |
| LT1432C | S8 | 2 | High Efficiency Switching Regulator Controller |

Surface Mount Small Outline (SO) and SOT Device Packaging

| PRODUCT |  | NOTES | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| Switched Capacitor Converters |  |  |  |
| LT1054C | S | 2, A | 100 mA Switched Capacitor Voltage Converter |
| LT1054\| | S | 2, A | 100 mA Switched Capacitor Voltage Converter |
| LTC1043C | S | 2, A | Dual Precision Instrumentation Switched Capacitor Building Block |
| LTC1044C | S8 | 2 | Switched Capacitor Voltage Converter |
| LTC1046C | S8 | 1 | 50 mA Switched Capacitor Voltage Converter |
| LTC1046CI | S8 | 1, C | 50 mA Switched Capacitor Voltage Converter |
| Switched Capacitor Filters |  |  |  |
| LTC1059C | S | 2 | 2nd Order Universal Filter |
| LTC1060C | S | 2, A | Dual 2nd Order Universal Filter |
| LTC1061C | S | 2, A | Triple 2nd Order Universal Filter |
| LTC1062C | S | 2, 7, A | 5th Order Lowpass Filter (Patented) |
| LTC1064C | S | 1, 7, A | 100 kHz Quad 2nd Order Universal Filter |
| LTC1064-1C | S | 1, 7, A | 8th Order Cauer Lowpass Filter |
| LTC1064-2C | S | 1, A | 8th Order Butterworth Lowpass Filter |
| LTC1064-3C | S | 1, A | 8th Order Bessel (Linear Phase) Lowpass Filter |
| LTC1064-4C | S | 1,7, A | 8th Order Cauer/Transitional Lowpass Filter |
| LTC1064-XXC | S | A | High Speed, Low Noise Quad Semi-Custom Filter |
| LTC1164C | S | 1, 7, A | Low Power Quad 2nd Order Universal Filter |
| LTC1164-XXC | S | A | Low Power, Low Noise Quad Semi-Custom Filter |
| References |  |  |  |
| LM334 | S8 | 2 | Constant Current Source \& Temp. Sensor |
| LM385 | S8-1.2 | 2 | 1.2V Bandgap Voltage Reference |
| LM385 | S8-2.5 | 2 | 2.5V Bandgap Voltage Reference |
| LM385B | S8-1.2 | 5, D | 1.2V Bandgap Voltage Reference |
| LM385B | S8-2.5 | 5, D | 2.5V Bandgap Voltage Reference |
| LT1004C | S8-1.2 | 2 | 1.2V Bandgap Voltage Reference |
| LT1004C | S8-2.5 | 2 | 2.5V Bandgap Voltage Reference |
| LT1004 | S8-1.2 | 8, D | 1.2V Bandgap Voltage Reference |
| LT10041 | S8-2.5 | 8, D | 2.5V Bandgap Voltage Reference |
| LT1009 | S8 | 2 | 2.5V Reference |
| LT1009 | S8 | 8, D | 2.5V Reference |
| LT1019C | S8-2.5 | 4, 5, C | 2.5V Buried Zener Precision Reference |
| LT1019C | S8-4.5 | 5, C | 4.5V Buried Zener Precision Reference |
| LT1019C | S8-5 | 5, C | 5 V Buried Zener Precision Reference |
| LT1019C | S8-10 | 5, C | 10V Buried Zener Precision Reference |
| LT1021DC | S8-5 | 2, C | 5V Buried Zener Precision Reference |
| LT1021DC | S8-7 | 2, C | 7 V Buried Zener Precision Reference |
| LT1021DC | S8-10 | 2, C | 10V Buried Zener Precision Reference |
| LT1034C | S8-1.2 | 2, C | Micropower Dual Reference: 1.2V, +7V |
| LT1034C | S8-2.5 | 2, C | Micropower Dual Reference: $2.5 \mathrm{~V},+7 \mathrm{~V}$ |
| LT1431C | S8 | 1, C | Programmable Reference |
| LT1431I | S8 | 1, C | Programmable Reference |
| Interface Circuits |  |  |  |
| LT1030C | S | 1,2 | Quad Low Power Line Driver |
| LT1032C | S | 4, 5, A | Quad Low Power Line Driver with Response Time Control |
| LT1039C | S | 1, A | 3 TX/3 RX RS232 XCVR with Shutdown |
| LT1039 | S |  | 3 TX/3 RX RS232 XCVR with Shutdown |
| LT1039C | S16 | 5, C | 3 TX/3 RX RS232 XCVR |
| LT1080C | S | 2, A | Dual RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump \& Shutdown |
| LT10801 | S | 9, D | Dual RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump |
| LT1081C | S | 2, A | Dual RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump \& Shutdown |
| LT10811 | S | 9, D | Dual RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump |
| LT1130C | S | 1, A | $5 \mathrm{TX} / 5 \mathrm{RX}$ RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump |
| LT1131C | S | 1, A | 5 TX/4 RX RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump \& Shutdown |
| LT1132C | S | 1, A | 5 TX/3 RX RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump |
| LT1133C | S | 1, A | 3 TX/5 RX RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump |
| LT1134C | S | 1, A | 4 TX/4 RX RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump |
| LT1135C | S | 1, A | 5 TX/3 RX RS232 XCVR |


| PRODUCT |  | NOTES | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| LT1136C | S | 1, A | 4 TX/5 RX RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump \& Shutdown |
| LT1137C | S | 1, A | 3 TX/5 RX RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump \& Shutdown |
| LT1138C | S | 1, A | 5 TX/3 RX RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump \& Shutdown |
| LT1139C | S | 1, A | 4 TX/4 RX RS232 XCVR, $+5 \mathrm{~V} /+12 \mathrm{~V}$ Powered with Shutdown |
| LT1140C | S | 1, A | 5 TX/3 RX RS232 XCVR with Shutdown |
| LT1141C | S | 1, A | 3 TX/5 RX RS232 XCVR with Shutdown |
| LT1180C | S | 1, A | Dual RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump \& Shutdown |
| LT1181C | S | 1, A | Dual RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump |
| LT11801 | S | 1, A | Dual RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump \& Shutdown |
| LT1181/ | S | 1, A | Dual RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump |
| LT1280C | S | 1, A | Low Power Dual RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump \& Shutdown |
| LT1281C | S | 1, A | Low Power Dual RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump |
| LT1281I | S | 1, D | Low Power Dual RS232 XCVR with +5 V to $\pm 9 \mathrm{~V}$ Pump |
| LTC485C | S8 | 1 | Ultra Low Power RS485 |
| LTC4851 | S8 | 1 | Interface |
| LTC486C | S | 1, A | Ultra Low Power RS485 Interface Device |
| LTC486I | S | 1, A | Ulitra Low Power RS485 Interface Device |
| LTC487C | S | 1, A | Ulitra Low Power RS485 Interface Device |
| LTC487I | S | 1, A | Ultra Low Power RS485 Interface Device |
| Analog Switches |  |  |  |
| LTC201AC | S | 1 | Micropower, Low Charge Injection, Quad CMOS Analog Switch |
| LTC202C | S | 1 | Micropower, Low Charge Injection, Quad CMOS Analog Switch |
| LTC203C | S | 1 | Micropower, Low Charge Injection, Quad CMOS Analog Switch |
| LTC221C | S | 1 | Micropower, Low Charge Injection, Quad CMOS Analog Switch with Data Latches |
| LTC222C | S | 1 | Micropower, Low Charge Injection, Quad CMOS Analog Switch with Data Latches |
| Watchdog TImer/Microprocessor Supervisory |  |  |  |
| LTC690C | S8 | 1 | Microprocessor Supervisory Circuit |
| LTC6901 | S8 | 1 | Microprocessor Supervisory Circuit |
| LTC691C | S | 1 | Microprocessor Supervisory Circuit |
| LTC691I | S | 1 | Microprocessor Supervisory Circuit |
| LTC694C | S8 | 1 | Microprocessor Supervisory Circuit |
| LTC6941 | S8 | 1 | Microprocessor Supervisory Circuit |
| LTC695C | S | 1 | Microprocessor Supervisory Circuit |
| LTC695\| | S | 1 | Microprocessor Supervisory Circuit |
| LTC699C | S8 | 1 | Microprocessor Supervisory Circuit |
| LTC1232C | S8 | 1 | Microprocessor Supervisory Circuit |
| LTC1235C | S | 1 | Microprocessor Supervisory Circuit |

## NOTES:

1. See standard data sheet for electrical specs and SO package pinout.
2. Separate data sheet exists for surface mount version of this product (includes specs and pinout).
3. Marketing specification notice exists for this device showing electrical specs and SO pkg pinout.
4. Marketing specification notice exists for this device showing SO package pinout.
5. Meets existing commercial specs over $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ range.
6. Meets existing military specs over $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ range.
7. Meets existing commercial specs over $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ range
8. Meets existing military specs over $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ range.
9. Meets existing industrial specs over $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ range.
A. SOL ( 0.300 in. wide) large outline package.
B. Non-standard pinout.
C. Pinout is identical to DIP (through-hole) package.
D. Pinout is identical to commercial temperature surface mount package.
"All TO-220 voltage regulators may be surface mounted using optional "Flow 32 " lead bend.
** Data sheet for this product is in process.

# $\triangle$ LIMEAR 

## INTRODUCTION

Linear Technology Corporation offers a wide variety of precision linear IC's in die form. It is our intent to offer dice electrically tested to levels which can be expected to yield the best possible performance in hybrid circuits. Complicating this task is the fact that many specifications given for our standard packaged products cannot be tested at the wafer level. Further, parameters which are $100 \%$ tested at wafer probe testing may shift during the die attach/assembly process.

There is a Dice Products Catalog available that contains ordering information and datasheets for obtaining dice products. Catalogs are available from your local LTC Sales Rep, or from LTC Communications at (800) 637-5545.

## GENERAL INFORMATION

## Electrical Testing

Dice are $100 \%$ tested in wafer form at $25^{\circ} \mathrm{C}$ to the DC limits shown on the dice data sheet for a given device type. Many LTC packaged products have multiple electrical grades associated with a basic die type. A cross reference appears on each dice data sheet indicating which die product grade should be ordered to optimize candidates to meet the specifications of the desired finished product grade. This information should be used as a guideline only since LTC does not guarantee electrical specifications after assembly. Since electrical testing is done only at $25^{\circ} \mathrm{C}$, no absolute guarantee can be made regarding performance at other temperatures. Some LTC products require post-package trimming to overcome certain assembly related parameter shifts. Details on this trimming may be obtained by contacting the factory.

## Visual Inspection

Dice are $100 \%$ visually inspected in accordance with MIL-STD-883, Method 2010 Condition B.

## Chip Dimensions

Chip dimensions are as indicated on individual dice data sheets. Tolerance is $\pm 1$ mil. Chip thickness ranges from

12 mils to 20 mils, depending on product type. Bond pad dimensions are $4.5 \times 4.5$ mils. minimum.

## Topside Passivation

Linear Technology products are passivated with a two layer system: A proprietary deposited oxide gives a crackfree conformal coverage of metal and oxide steps. A plasma nitride overcoat protects the die from ionic contamination and scratches during handling, testing and assembly. Note that LTC uses fuse link and zener zap trimming techniques which require windows in the passivation over the trim points. This passivation system is a major contributor to the extremely high reliability demonstrated throughout millions of device-hours of accelerated testing of LTC devices in plastic and hermetic packages.

## Topside Metallization

The metallization is a minimum of $11,000 \AA$ thick unless otherwise specified. The quality of the metallization step coverage is monitored via a weekly SEM inspection per MIL-STD-883, Method 2018.

## Backside Metal

Most dice product backsides are coated with an alloyed gold layer. There are some CMOS products with no backside metallization. In addition, some voltage regulators may be specially ordered with a chrome-nickle-silver (Cr-Ni-Ag) backside layer. Contact LTC for details on this type of backside layer or to inquire about availability of LTC products with a particular backside metallization.

## Backside Potential

Linear Technology products are junction isolated. For proper operation the backside must be electrically connected to the most negative potential seen by the IC (for bipolar products) or the most positive potential (for CMOS products). This information is also given in the individual dice data sheets.

## Packaging

Dice are packaged in compartmentalized waffle packs for ease of handling and storage. Each waffle pack contains 100 dice. Special packaging methods are also available by contacting the factory.

## Quality Levels of Dice Shipped

Each dice lot is guaranteed to meet the following requirements:

- Internal visual per MIL-STD-883, Method 2010 Condition B: 1.0\% AQL Level II.
- Electrical: Due to variations in assembly methods and packaging techniques LTC does not guarantee electrical specifications after assembly. When a determination as to the finished product assembly yield is needed, the lot acceptance testing available at extra cost should be pursued.


## Reliability Assurance

In addition to the more conventional reliability audits performed on finished products, LTC has innovated a unique periodic wafer fab reliability audit using a specially designed reliability structure that is stepped into all wafers. The test structure is optimized to accelerate the two primary failure mechanisms in linear circuits, namely mobile positive ions and surface charge-induced inversions. This provides a continuous monitor on the reliability performance of LTC's wafer fab processes and provides immediate feedback to wafer fab typically within one week.

## Electrostatic Discharge (ESD) Precautions

Precision linear devices, especially those with very low ( PA ) input bias current levels and low ( $<50$ microvolts) input offset voltages are susceptible to shifts in electrical performance and ESD damage as a result of improper handling. LTC recommends that ESD precautions, such as grounded conductive work stations, grounded conductive wrist straps and grounded equipment, be taken to prevent ESD damage.

## ORDERING INFORMATION

Dice may be ordered by the part number defined in the dice data sheet. Minimum direct dice order, per delivery, is 1000 pieces or $\$ 5,000$, whichever is greater. In some cases, tighter parameter selections than indicated on the dice data sheets can be obtained by special order. Please contact the factory for details.

## Lot Acceptance Testing

Lot acceptance testing (L.A.T.) based on sample assembly and testing is available at extra cost. Sample sizes and acceptable electrical test limits vary from device to device and must be negotiated at the time of quoting. Contact the factory for details.

## Application Notes

AN1 Understanding and Applying the LT1005 Multifunction Regulator This application note describes the unique operating characteristics of the LT1005 and describes a number of useful applications which take advantage of the regulator's ability to control the output with a logic control signal.
AN2 Performance Enhancement Techniques for 3 -Terminal Regulators
This application note describes a number of enhancement circuit techniques used with existing 3 -terminal regulators which extend current capability, limit power dissipation, provide high voltage output, operate from 110VAC or 220VAC without the need to switch transformer windings, and many other useful application ideas.

AN3 Applications for a Switched-Capacitor Instrumentation Building Block
This application note describes a wide range of useful applications for the LTC1043 dual precision instrumentation switched-capacitor building block. Some of the applications described are ultra high performance instrumentation amplifier, lock-in amplifier, wide range digitally controlled variable gain amplifier, relative humidity sensor signal conditioner, LVDT signal conditioner, charge pump $F$ to $V$ and $V$ to $F$ converters, 12-bit A to D converter and more.

AN4 Applications for a New Power Buffer
The LT1010 $150 \mu \mathrm{~A}$ power buffer is described in a number of useful applications such as boosted op amp, a feed-forward, wideband DC stabilized buffer, a video line driver amplifier, a fast sample-hold with hold step compensation, an overload protected motor speed controller, and a piezoelectric fan servo.
AN5 Thermal Techniques in Measurement and Control Circuitry 6 applications utilizing thermally based circuits are detailed. Included are a 50 MHz RMS to DC converter, an anemometer, a liquid flowmeter and others. A general discussion of thermody. namic considerations involved in circuitry is also presented.

AN6 Applications of New Precision Op Amps
Application considerations and circuits for the LT1001 and LT1002 single and dual precision amplifiers are illustrated in a number of circuits, including strain gauge signal conditioners, linearized platinum RTD circuits, an ultra precision dead zone circuit for motor servos and other examples.
AN7 Some Techniques for Direct Digitization of Transducer Outputs Analog-to-digital conversion circuits which directly digitize low level transducer outputs, without DC preamplification, are presented. Covered are circuits which operate with thermocouples, strain gauges, humidity sensors, level transducers and other sensors.

## AN8 Power Conditioning Techniques for Batteries

A variety of approaches for power conditioning batteries is given. Switching and linear regulators and converters are shown, with attention to efficiency and low power operation. 14 circuits are presented with performance data.

## AN9 Application Considerations and Circuits for a New Chopper-Stabilized Op Amp

A discussion of circuit, layout and construction considerations for low level DC circuits includes error analysis of solder, wire and connector junctions. Applications include sub-microvolt instrumentation and isolation amplifiers, stabilized buffers and comparators and precision data converters.

## AN 10 Methods for Measuring Op Amp Settling Time

Application Note 10 begins with a survey of methods for measuring op amp settling time. This commentary develops into circuits for measuring settling time to $0.0005 \%$. Construction details and results are presented. Appended sections cover oscilloscope overload limitations and amplifier frequency compensation.
AN11 Designing Linear Circuits for 5V Operation
This note covers the considerations for designing precision linear circuits which must operate from a single 5 V supply. Applications include various transducer signal conditioners, instrumentation amplifiers, controllers and isolated data converters.

## AN12 Circuit Techniques for Clock Sources

Circuits for clock sources are presented. Special attention is given to crystal-based designs including TXCOs and VXCOs.

## AN13 High Speed Comparator Techniques

The AN13 is an extensive discussion of the causes and cures of problems in very high speed comparator circuits. A separate applications section presents circuits, including a $0.025 \%$ accurate $1 \mathrm{~Hz}-30 \mathrm{MHz} \mathrm{V}$ to F converter, a $200 \mathrm{~ns} 0.01 \%$ samplehold and a 10 MHz fiber optic receiver. Five appendices covering related topics complete this note.

AN14 Designs for High Frequency Voltage-To-Frequency Converters A variety of high performance V to F circuits is presented. Included are a 1 Hz to 100 MHz design, a quartz stabilized type and a $0.0007 \%$ linear unit. Other circuits feature 1.5 V operation, sine wave output and non-linear transfer functions. A separate section examines the trade-offs and advantages of various approaches to V to F conversion.

## AN15 Circuitry for Single Cell Operation

1.5 V powered circuits for complex linear functions are detailed. Designs include a $V$ to $F$ converter, a 10 bit $A \rightarrow D$, sample-hold amplifiers, a switching regulator and other circuits. Also included is a section on component considerations for 1.5 V powered linear circuits.
AN16 Unique IC Buffer Enhances Op Amp Designs, Tames Fast Amplifiers
This note describes some of the unique IC design techniques incorporated into a fast, monolithic power buffer, the LT1010. Also, some application ideas are described such as capacitive load driving, boosting fast op amp output current and power supply circuits.

AN17 Considerations for Successive Approximation A $\rightarrow$ D Converters A tutorial on SAR type A - D converters, this note contains detailed information on several 12-bit circuits. Comparator, clocking, and pre-amplifier designs are discussed. A final circuit gives a 12 -bit conversion in $1.8 \mu \mathrm{~s}$. Appended sections explain the basic SAR technique and explore DAC considerations.

AN18 Power Gain Stages for Monolithic Amplifiers
This note presents output stage circuits which provide power gain for monolithic amplifiers. The circuits feature voltage gain, current gain, or both. Eleven designs are shown, and performance is summarized. A generalized method for frequency compensation appears in a separate section.
AN19 LT1070 Design Manual
This design manual is an extensive discussion of all standard switching configurations for the LT1070; including buck, boost, flyback, forward, inverting and "Cuk". The manual includes comprehensive information on the LT1070, the external components used with it, and complete formulas for calculating component values.

AN20 Applications for a DC Accurate Low-Pass Switched-Capacitor Filter
Discusses the principles of operation of the LTC1062 and helpful hints for its application. Various application circuits are explained in detail with focus on how to cascade two LTC1062's and how to obtain notches. Noise and distortion performance are fully illustrated.

AN21 Composite Amplifiers
Applications often require an amplifier that has extremely high performance in several areas. For example, high speed and DC precision are often needed. If a single device cannot simultaneously achieve the desired characteristics, a composite amplifier made up of two (or more) devices can be configured to do the job. AN21 shows examples of composite approaches in designs combining speed, precision, low noise and high power.
AN22 A Monolithic IC for 100 MHz RMS.DC Conversion
AN22 details the theoretical and application aspects of the LT1088 thermal RMS-DC converter. The basic theory behind thermal RMS-DC conversion is discussed and design details of the LT1088 are presented. Circuitry for RMS-DC converters, wideband input buffers and heater protection is shown.
AN23 Micropower Circuits for Signal Conditioning
Low power operation of electronic apparatus has become increasingly desirable. AN23 describes a variety of low power circuits for transducer signal conditioning. Also included are designs for data converters and switching regulators. Three appended sections discuss guidelines for micropower design, strobed power operation and effects of test equipment on micropower circuits.

AN24 Unique Applications for the LTC1062 Lowpass Filter Highlights the LTC1062 as a lowpass filter in a phase lock loop. Describes how the loop's bandwidth can be increased and the VCO output jitter reduced when the LTC1062 is the loop filter. Compares it with a passive RC loop filter.
Also discussed is the use of LTC1062 as simple bandpass and bandstop filter.

## AN25 Switching Regulators for Poets

Subtitled "A Gentle Guide for the Trepidatious", this is a tutorial on switching regulator design. The text assumes no switching regulator design experience, contains no equations, and requires no inductor construction to build the circuits described.

Designs detailed include flyback, isolated telecom, off-line, and others. Appended sections cover component considerations, measurement techniques and steps involved in developing a working circuit.

AN26 A collection of interface applications between various microprocessors/controllers and the LTC1090 family of data acquisition systems. The note is divided into sections specific to each interface. The following sections are available:

| Number | A/D | Microprocessor/ <br> Microcontroller |
| :---: | :---: | :---: |
| AN26A | LTC1090 | 8051 |
| AN26B | LTC1090 | $68 H C 05$ |
| AN26C | LTC1090 | 63705 |
| AN26D | LTC1090 | COP820 |
| AN26E | LTC1090 | TMS7742 |
| AN26F | LTC1090 | COP402N |
| AN26G | LTC1091 | 8051 |
| AN26H | LTC1091 | $68 H C 05$ |
| AN26I | LTC1091 | COP820 |
| AN26J | LTC1091 | TMS7742 |
| AN26K | LTC1091 | COP402N |
| AN26L | LTC1091 | HD63705VO |
| AN26M | LTC1090 | TMS320C25 |
| AN26N | LTC1091/92 | TMS320C25 |
| AN26O | LTC1090 | Z-80 |
| AN26P | LTC1090 | HD64180 |
| AN26Q | LTC1091 | HD64180 |
| AN26R | LTC1094 | TMS320C25 |

These interface notes demonstrate the ease with which the LTC1090 family can be interfaced to microprocessors/controllers having either parallel or serial ports. A complete hardware and software description of the interface is included.

## AN27A A Simple Method of Designing Multiple Order All Pole Bandpass Filters by Cascading 2nd Order Sections

Presents two methods of designing high quality Switched Capacitor bandpass filters. Both methods are intended to vastly simplify the mathematics involved in filter design by using tabular methods. The text assumes no filter design experience but allows high quality filters to be implemented by techniques not presented before in the literature. The designs are implemented by numerous examples using devices from LTC's Switched Capacitor filter family: LTC1060, LTC1061, and LTC1064. Butterworth and Chebyshev bandpass filters are discussed.

## AN28 Thermocouple Measurement

Considerations for thermocouple based temperature measurement are discussed. A tutorial on temperature sensors summarizes performance of various types, establishing a perspective on thermocouples. Thermocouples are then focused on. Included are sections covering cold-junction compensation, amplifier selection, differential/isolation techniques, protection, and linearization. Complete schematics are given for all circuits. Processor based linearization is also presented with the necessary software detailed.

AN29 Some Thoughts on DC-DC Converters
This note examines a wide range of DC-DC converter applications. Single inductor, transformer, and switched capacitor converter designs are shown. Special topics like low noise, high efficiency, low quiescent current, high voltage, and wide-input voltage range converters are covered. Appended sections explain some fundamental properties of different types of converters.

## AN30 Switching Regulator Circuit Collection

Switching regulators are of universal interest. Linear Technology has made a major effort to address this topic. A catalog of circuits has been compiled so that a design engineer can swiftly determine which converter type is best. This catalog serves as a visual index to be browsed through for a specific or general interest.
AN31 Linear Circuits for Digital Systems
Subtitled "Some Affable Analogs for Digital Devotees," discusses a number of analog circuits useful in predominantly digital systems. Vpp generators for flash memories receive extensive treatment. Other examples include a current loop transmitter, dropout detectors, power management circuits, and clocks.

## AN32 High Efficiency Linear Regulators

Presents circuit techniques permitting high efficiency to be obtained with linear regulation. Particular attention is given to the problem of maintaining high efficiency with widely varying inputs, outputs and loading. Appendix sections review component characteristics and measurement methods.
AN33 Converting Light to Digits: LTC1099 Half Flash 8-Bit AID Converter Digitizes Photodiode Array
This application note describes a Linear Technology "Half Flash" A/D converter, the LTC1099, being connected to a 256 element line scan photodiode array. This technology adapts itself to hand held (i.e. low power) bar code readers, as well as high resolution automated machine inspection applications.
AN34 LTC1099 Enables PC Based Data Acquisition Board to Operate DC-20kHz
A complete design for a data acquisition card for the IBM PC is detailed in this application note. Additionally, C language code is provided to allow sampling of data at speeds of more than 20 kHz . The speed limitation is strictly based on the execution speed of the " C " data acquisition loop. A "Turbo" XT can acquire data at speeds greater than 20 kHz . Machines with 80286 and 80386 processors can go faster than 20 kHz . The computer that was used as a test bed in this application was an XT running at 4.77 MHz and therefore all system timing and acquisition time measurements are based on that the 4.77 MHz clock speed.
AN35 Step Down Switching Regulators
Discusses the LT1074, an easily applied step down regulator IC. Basic concepts and circuits are described along with more sophisticated applications. Six appended sections cover LT1074 circuitry detail, inductor and discrete component selection, current measuring techniques, efficiency considerations and other topics.

AN36 A collection of interface applications between various microprocessors/controllers and the LTC1290 family of data acquisition systems. The note is divided into sections specific to each interface. The following sections are available:

| Number | A/D | Microprocessorl |
| :---: | :---: | :---: |
| AN36A | LTC1290 | 8051 |
| AN36B | LTC1290 | MC68HC05 |
| AN36C | LTC1290/LTC1090 | TMS370 |
| AN36D | LTC1290 | COP820C |
| AN36E | LTC1290 | TMS7742 |
| AN36F | LTC1290 | COP402N |
| AN360 | LTC1290 | Z-80 |
| AN36P | LTC1290 | HD64180 |

These interface notes demonstrate the ease with which the LTC1290 can be interfaced to microprocessors/controllers having either parallel or serial ports. A complete hardware and software description of the interface is included.

## AN37 Fast Charge Circuits For NiCad Batteries

Safe, fast-charging of NiCad batteries is attractive in many applications. This note details simple, thermally-based fast charge circuitry for NiCads. Performance data is summarized and compared to other charging methods.

## AN38 FilterCAD User's Manual, Version 1.00

This note is the manual for FCAD, a computer-aided design program for designing filters with LTC's switched capacitor filter family. FCAD helps users design good filters with a minimum amount of effort. The experienced filter designer can use the program to achieve better results by providing the ability to play "what if" with the values and configuration of various components.

AN39 Parasitic Capacitance Effects in Step.Up Transformer Design This note explores the causes of the large resonating current spikes on the leading edge of the switch current waveform. These anomalies are exacerbated in very high voltage designs.
AN40 Take the Mystery Out of the Switched Capacitor Filter: The System Designer's Filter Compendium
This note presents guidelines for circuits utilizing LTC's switched capacitor filters. The discussion focuses on how to optimize filter performance by optimizing the printed wiring board, the power supply, and the output buffering of the filter. Many additional topics are discussed such as how to select the proper filter response for the application and how to characterize a filter's T.H.D. for DSP applications.

## AN 41 Questions and Answers on the SPICE Macromodel Library

This note provides answers to some of the more common questions concerning LTC's Macromodel Library. Topics include hardware and software requirements, model characteristics, and limitations and interpretation of results.

## AN 42 Voltage Reference Circuit Collection

A wide variety of voltage reference circuits are detailed in this extensive guidebook of circuits. The detailed schematics cover simple and precision approaches at a variety of power levels. Included are 2 and 3 terminal devices in series and shunt modes for positive and negative polarities. Appended sections cover resistor and capacitor selection and trimming techniques.

AN 43 Bridge Circuits
Subtitled "Marrying Gain and Balance", this note covers signal conditioning circuits for various types of bridges. Included are transducer bridges, AC bridges, Wien bridge oscillators, Schottky bridges, and others. Special attention is given to amplifier selection criteria. Appended sections cover strain gage transducers, understanding distortion measurements, and historical perspectives on bridge readout mechanisms and Wein bridge oscillators.

## AN 44 LT1074/LT1076 Design Manual

This note discusses the use of the LT1074 and LT1076 high efficiency switching regulators. These regulators are specifically designed for ease of use. This Application Note is intended to eliminate the most common errors that customers make when using switching regulators as well as offering insight into the inner workings of switching designs. There is an entirely new treatment of inductor design based upon simple mathematical formulas that yield direct results. There are extensive tutorial sections devoted to the care and feeding of the Positive Step-Down (Buck) Converter, the Tapped Inductor Buck Converter, the Positive to Negative Converter and the Negative Boost Converter. Additionally, many trouble-shooting hints are included as well as oscilloscope techniques, soft start architectures, and micropower shutdown and EMI suppression methods.

## AN 45 Measurement and Control Circuit Collection

A variety of measurement and control circuits are included in this application note. Eighteen circuits, including ultra-low noise amplifiers, current sources, transducer signal conditioners, oscillators, data converters and power supplies are presented. The
circuits emphasize precision specifications with relatively simple configurations. Available July, 1991.

AN 46 Efficiency Characteristics of Switching Regulator Circuits Efficiency varies for different DC to DC converters. This application note compares the efficiency characteristics of some of the more popular types. Step-up, step-down, flyback, negative to positive, and positive to negative are shown. Appended sections discuss how to select the proper aluminum electrolytic capacitor and explain power switch and output diode loss calculations.

## AN 47 High Speed Amplifier Techniques

This application note, subtitled "A Designer's Companion for Wideband Circuitry," is intended as a reference source for designing with fast amplifiers. Approximately 150 pages and 300 figures cover frequently encountered problems and their possible causes. Circuits include a wide range of amplifiers, filters, oscillators, data converters and signal conditioners. Eleven appended sections discuss related topics including oscilloscopes, probe selection, measurement and equipment considerations, and breadboarding techniques. Available August, 1991.

## AN 48 Using the LTC Op Amp Macromodels

LTC's op amp macromodels are described in detail, along with the theory behind each model and complete schematics of each topology. Extended modeling topics are discussed, such as phase/ frequency response modifications and asymmetric slew rate for JFET op amp models. LTC's macromodels are optimized for accuracy and fast simulation times. Simulation times can be further reduced by using streamlining techniques found throughout AN48.

## Design Notes

## design note 1

New Data Acquisition Systems Communicate With Microprocessors Over Four Wires

## DESIGN NOTE 2

Sampling Of Signals For Digital Filtering And Gate Measurements
DESIGN NOTE 3
Operational Amplifier Selection Guide For Optimum Noise Performance

## DESIGN NOTE 4

New Developments In RS232 Interfaces
DESIGN NOTE 5
Temperature Measurement Using The LTC 1090/91/92 Series Of Data Acquisition Systems

## DESIGN NOTE 6

Operational Amplifier Selection Guide For Optimum Noise Performance

## DESIGN NOTE 7

DC Accurate Filter Eases PLL Design
DESIGN NOTE 8
Inductor Selection For LT1070 Switching Regulators

## DESIGN NOTE 9

Chopper Amplifiers Complement A DC Accurate Lowpass Filter
DESIGN NOTE 10
Electrically Isolating Data Acquisition Systems

## DESIGN NOTE 11

Achieving Microamp Quiescent Current In Switching Regulators

## DESIGN NOTE 12

An LT1013 And LT1014 Op Amp SPICE MacroModel

## DESIGN NOTE 13

Closed Loop Control With The LTC1090 Series Of Data Acquisition Systems

## DESIGN NOTE 14

Extending The Applications Of 5V Powered RS232 Transceivers

## DESIGN NOTE 15

Noise Calculations In Op Amp Circuits

## DESIGN NOTE 16

Switched-Capacitor Lowpass Filters For Anti-Aliasing Applications

## DESIGN NOTE 17

Programming Pulse Generators For Flash EPROMs

## DESIGN NOTE 18

A Battery Powered Lap Top Computer Power Supply
DESIGN NOTE 19
A Two-Wire Isolated And Powered 10-Bit Data Acquisition System

## DESIGN NOTE 20

Hex Level Shift Shrinks Board Space
DESIGN NOTE 21
Floating Input Extends Regulator Capabilities

## DESIGN NOTE 22

New 12-Bit Data Acquisition Systems Communicate With Microprocessors Over Four Wires

DESIGN NOTE 23
Micropower, Single Supply Applications:
(1) A Self-Biased, Buffered Reference
(2) Megaohm Input Impedance Difference Amplifier

DESIGN NOTE 24
Complex Data Acquisition System Uses Few Components
DESIGN NOTE 25
A Single Amplifier, Precision High Voltage Instrument Amp
DESIGN NOTE 26
Auto-Zeroing A/D Offset Voltage
DESIGN NOTE 27
Design Considerations For RS232 interfaces

## DESIGN NOTE 28

A SPICE Op Amp Macromodel For The LT1012
DESIGN NOTE 29
A Single Supply RS232 Interface For Bipolar A To D Converters
DESIGN NOTE 30
RS232 Transceiver With Automatic Power Shutdown Control
DESIGN NOTE 31
Isolated Power Supplies For Local Area Networks
DESIGN NOTE 32
A Simple Ultra-Low Dropout Regulator
DESIGN NOTE 33
Powering 3.3V Digital Systems
DESIGN NOTE 34
Active Termination For SCSI-2 Bus
DESIGN NOTE 35
12 Bit 8 Channel Data Acquisition System Interface To IBM PC Serial Port
DESIGN NOTE 36
Ultra Low Noise Op Amp Combines Chopper And Bipolar Op Amps
DESIGN NOTE 37
High Dynamic Range Bandpass Filters For Communication

## DESIGN NOTE 38

Applications For A New Micropower, Low Charge Injection Analog Switch
DESIGN NOTE 39
Low Power CMOS RS485 Transceiver
DESIGN NOTE 40
Designing With A New Family Of Instrumentation Amplifiers

## DESIGN NOTE 41

Switching Regulator Allows Akalines To Replace NiCads
DESIGN NOTE 42
Chopper vs Bipolar Op Amps - An Unbiased Comparision
DESIGN NOTE 43
LT1056 Improved JFET Op Amp Macromodel Slews Asymmetrically
DESIGN NOTE 44
A Single Ultra-Low Dropout Regulator
DESIGN NOTE 45
Signal Conditioning For Platinum Temperature Transducers
DESIGN NOTE 46
Current Feedback Amplifier "Do's and Don't's"
DESIGN NOTE 47
Switching Regulator Generates Both Positive and Negative Supply with a
Single Inductor
DESIGN NOTE 48
No Design Switching Regulator 5V, 5A Buck (Step Down) Regulator
DESIGN NOTE 49
No Design Switching Regulator 5V Buck-Boost (Positive to Negative)
Regulator

## DESIGN NOTE 50

High Frequency Amplifier Evaluation Board
DESIGN NOTE 51
Gain Trimming in Instrumentation Amplifier Based Systems
DESIGN NOTE 52
DC-DC Converters for Portable Computers
DESIGN NOTE 53
High Performance Frequency Compensation Gives DC-to-DCConverter 75 4 s Response With High Stability

DESIGN NOTE 54
A 4-Cell Ni-Cad Regulator/Charger for Notebook Computers
DESIGN NOTE 55
New Low Cost Differential Input Video Amplifiers Simplify Designs and Improve Performance

DESIGN NOTE 56
3V Operation of Linear Technology Op Amps
DESIGN NOTE 57
Video Circuits Collection
DESIGN NOTE 58
A Simple, Surface Mount Flash Memory Vpp Generator

## DESIGN TOOLS

## Applications on Disk

## NOISE DISK

This IBM-PC (or compatible) program allows the user to calculate circuit noise using LTC op amps, determine the best LTC op amp for a low noise application, display the noise data for LTC op amps, calculate resistor noise, and calculate noise using specs for any op amp.

## SPICE MACROMODEL DISK

This IBM-PC (or compatible) high density diskette contains the library of LTC op amp SPICE macromodels. The models can be used with any version of SPICE for general analog circuit simulations. The diskette also contains working circuit examples using the models, and a demonstration copy of PSPICE ${ }^{T M}$ by MicroSim.

## FILTERCAD DISK

FilterCAD is a menu-driven filter design aid program which runs on IBM-PCs (or compatibles). This collection of design tools will assist in the selection, design, and implementation of the right switched capacitor filter circuit for the application at hand. Standard classical filter responses (Butterworth, Cauer, Chebyshev, etc.) are available, along with a CUSTOM mode for more esoteric filter responses. SAVE and LOAD utilities are used to allow quick performance comparisons of competing design solutions. GRAPH mode, with a ZOOM function, shows overall or fine detail filter response. Optimization routines adapt filter designs for best noise performance or lowest distortion. A design time clock even helps keep track of on-line hours.


## SWITCHERCAD DISK

SwitcherCad is a powerful design tool that significantly eases the task of selecting topologies, calculating operating points, and specifying component values and part numbers for DC-to-DC converters. It can cut days off of the design cycle by eliminating the process of wading through multiple data sheets, application notes, and magazine "cookbook" articles searching for answers in a field where the user may have little familiarity. SwitcherCad runs on IBM-PCs and compatibles.

## $\boldsymbol{\mathcal { Z }}$ LINEAR TECHNICAL BOOKS ORDER FORM


$\$ 10.00$

$\$ 20.00$


## Monolithic Filter Handbook

 - This 232 page book comes with a disk which runs on PCs. Together, the book and disk assist in the selection, design and implementation of the right switched capacitor filter circuit. The disk contains standard filter responses as well as a custom mode. The handbook contains over 20 data sheets, Design Notes and Application Notes. $\$ 40.00$$\$ 40.00$

## REILIABILLITY



## Reliability Assurance

Program Brochure-A 16 page brochure accompanied by a Reliability Data Pack. The brochure describes LTC's approach to reliability planning, manufacturing process control and reliability assessment. The data pack contains actual test results and failure rate calculations for all device families and package types. Free

Please send me $\qquad$ copies of your Linear Databook at $\$ 10.00$ per copy.

Please send me $\qquad$ copies of your Linear Applications Handbook at $\$ 20.00$ per copy.

Please send me $\qquad$ copies of your Monolithic Filter Handbook at $\$ 40.00$ per copy.

Please send me $\qquad$ copies of your Reliability Assurance Program Brochure free of charge.

Enclosed is my check/money order for \$ $\qquad$ to cover costs and mailing.

Please return a copy of this completed order form, together with your check or money order to:

> Linear Technology Corporation
> 1630 McCarthy Boulevard
> Milpitas, CA 95035-7487

Please bill my VISA/MasterCard:
VISA $\qquad$ MasterCard $\qquad$
Account Number: $\qquad$
Expiration Date: $\qquad$
Signature: $\qquad$
Requests by mail require 6 to 8 weeks to process.
Mailing Address:

| Name | Title | M/S |
| :---: | :---: | :---: |
| Company |  |  |
| Address |  |  |
| City | State | Zip |

To save time, call us with your VISA or MasterCard number (800) 637-5545.

NOTES

## LINEAR TECHNOLOGY CORPORATION

1630 McCarthy Blvd., Milpitas, CA 95035
Phone: (408) 432-1900
FAX: (408) 434-0507
Telex: 499-3977


[^0]:    Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook).

[^1]:    Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook)

[^2]:    Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook)

[^3]:    Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook)

[^4]:    Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook).

[^5]:    Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook).

[^6]:    Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook).

[^7]:    Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook)

[^8]:    Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook).

[^9]:    Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook).

[^10]:    Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook).

[^11]:    *LTC Improved Replacement: $100 \%$ Pin-for-pin compatible with better electrical specifications.
    **Similar Device: Please consult the data sheet to determine the suitability of the replacement for specific applications.

[^12]:    ${ }^{+}$Typical Spec $\quad{ }^{*}$ 100Hz Noise $\quad{ }^{* *}$ DC to 1 Hz Noise $\quad$ NOTE: See page $4-3$ for DESC Cross Reference Numbers

[^13]:    ${ }^{\dagger}$ Typical Spec * 100 Hz Noise $\quad * *$ DC to 1 Hz Noise

[^14]:    ${ }^{+}$Typical Spec

    * 100Hz Noise
    ** DC to 1 Hz Noise
    NOTE: See page 4-3 for DESC Cross Reference Numbers

[^15]:    ${ }^{+}$To 0.1\%

    * Not recommended for Fast Settling Applications.
    ${ }^{++}$Typical Value
    ** 10 V Step, to 1 mV at Sum Node.
    *** Maximum Value, 10V Step, to 1 mV at Sum Node.

[^16]:    * Fixed +5 V and +12 V output versions available
    ** Fixed +5V version available

[^17]:    ** These devices are non-regulating converters.
    ${ }^{\dagger+}$ The available output voltage range is dependent upon the mode of operation selected.

[^18]:    THE LT1188 IS NOT RECOMMENDED FOR DRIVING LIGHT BULBS DUE TO THEIR INHERENTLY HIGH INRUSH CURRENTS HIGH INRUSH CURRENTS WILL ACTIVATE THE SHORT CIRCUIT PROTECTION CIRCUITRY OF THE DEVICE, CAUSING IT TO SHUT OFF AFTER $\approx 50 \mu$ S (SHORT CURCUIT SENSE TIME).

[^19]:    *LTZ1000 requires external control and biasing circuits.

[^20]:    The denotes specifications which apply over the full operating temperature range.
    Note 1: $V_{K A}$ is the cathode voltage of the LT1431CZII and corresponds to $\mathrm{V}^{+}$of the LT1431CN8/IN8/MJ8. $\mathrm{I}_{\mathrm{K}}$ is the cathode current of the LT1431CZ/ IZ and corresponds to $\mathrm{I}\left(\mathrm{V}^{+}\right)+\mathrm{I}_{\text {COLLECTOR }}$ of the LT1431CN8/MJ8/IN8.

[^21]:    Note1:Absolute Maximum Ratingsare those values beyond whichlife of the device may beimpared.
    Note2:Connecting any pin to voltages greaterthanV+or less than Vmay cause latch-up. It is recommended that no sources operating from

[^22]:    * FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS $\frac{0.016-0.024}{(0.406-0.610)}$

[^23]:    NOTE: Items in BOLD are in this Databook Supplement, items not in bold are in 1990 Databook. Most recent products contain the surface mount device specifications in the main data sheet, therefore this list should not be considered representative of our full product offering. Please see the next pages.

