# SBC 519 PROGRAMMABLE I/O EXPANSION BOARD HARDWARE REFERENCE MANUAL 

Manual Order Number: 9800385B

Revision B includes technical corrections (Figure
2-3, Table 4-1, and Table 7-2) and new schematics.

The information in this document is subject to change without notice.
Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and may be used only to describe Intel products:

| ICE | ISBC | MULTIBUS |
| :--- | :--- | :--- |
| INSITE | LIBRARY MANAGER | PROMPT |
| INTEL | MCS | RMX |
| INTELLEC | MEGACHASSIS | UPI |
| ICS | MICROMAP | $\mu S C O P E$ |

TABLE OF CONTENTS

| CHAPTER |  | PAGE |
| :---: | :---: | :---: |
| 1 | INTRODUCTION | 1-1 |
| 2 | FUNCTIONAL/PROGRAMMING CHARACTERISTICS | 2-1 |
| 2.1 | FUNCTIONAL DESCRIPTION | 2-1 |
| 2.2 | PROGRAMMING CHARACTERISTICS | 2-4 |
| 2.2 .1 | PARALLEL I/O INTERFACE ADDRESSES | 2-4 |
| 2.2 .2 | PROGRAMMABLE INT.ERRUPT CONTROLLER | 2-4 |
| 2.2 .3 | INTERVAL TIMER | 2-6 |
| 3 | THEORY OF OPERAJ.ION | 3-1 |
| 3.1 | BUS INTERFACE | 3-1 |
| 3.1.1 | BUS ADDRESS, CONTROL, DATA BUFFERS | 3-2 |
| 3.1.2 | SYSTEM ADDRESS IECODE LOGIC | 3-2 |
| 3.1 .3 | COMMAND DECODE | 3-3 |
| 3.1 .4 | ADVANCE/TRANSFER ACKNOWLEDGE GENERATION | 3-4 |
| 3.2 | PARALLEL I/O INJERFACE | 3-5 |
| 3.2 .1 | 8255A OPERATIONAL SUMMARY | 3-6 |
| 3.2 .2 | PARALLEL I/O CONFIGURATIONS | 3-16 |
| 3.3 | INTERRUPT CONTR()LLER | 3-24 |
| 3.3 .1 | 8259 BASIC FUNCTIONAL DESCRIPTION | 3-25 |
| 3.3 .2 | 8259 DETAILED OPERATIONAL SUMMARY | 3-29 |
| 3.4 | INTERVAL TIMER | 3-38 |
| 4 | USER SELECTABLE OPTIONS | 4-1 |
| 4.1 | BASE I/O ADDRESS SELECTION | 4-2 |
| 4.2 | ADVANCE/TRANSFEF ACKNOWLEDGE TIMING | 4-2 |


| CHAPTER |  | PAGE |
| :---: | :---: | :---: |
| 4.3 | INTERVAL TIMER PERIOD SELECTION | 4-3 |
| 4.4 | PARALLEL I/O OPJTIONS | 4-4 |
| 4.4.1 | PORTS 1,4 AND 7 (8255A PORT A) | 4-5 |
| 4.4.2 | PORTS 2,5 AND 8 (8255A PORT B) | 4-23 |
| 4.4 .3 | PORTS 3,6 AND 9 (8255A PORT C) | 4-36 |
| 4.5 | INTERRUPT PRIORITTY OPTIONS | 4-55 |
| 5 | SYSTEM INTERFAC:ING | 5-1 |
| 5.1 | ELECTRICAL CONNECTIONS | 5-1 |
| 5.2 | SYSTEM BUS SIGNAL DEFINITIONS | 5-8 |
| 6 | COMPATIBLE EQUIPMENT | 6-1 |
| 6.1 | SBC-80/10 AND S.BC-80/20 | 6-1 |
| 6.2 | MASTER MODULES | 6-1 |
| 6.3 | MODULAR BACKPLANE CARDCAGE | 6-1 |
| 6.4 | INTELLEC MICROCOMPUTER DEVELOPMENT SYSTEM CARDCAGE | 6-2 |
| 7 | SBC-519 SPECIFICATIONS | 7-1 |
| 7.1 | DC POWER REQUIREMENTS | 7-1 |
| 7.2 | AC CHARACTERISTICS | 7-1 |
| 7.3 | DC CHARACTERISTICS | 7-1 |
| 7.4 | ENVIRONMENT | 7-1 |
| 7.5 | SBC-519 BOARD OUTLINE | 7-1 |
| APPENDIX | A. SBC-519 SCHEMATICS | A-1 |
| APPENDIX | B. SBC-901, SEC-902 SCHEMATICS | B-1 |
| APPENDIX | C. INTERRUPT SERVICE ROUTINE PROGRAMMING NOTES | C-1 |


| FIGURE |  | PAGE |
| :---: | :---: | :---: |
| 2-1 | SBC-519 Functional Block Diagram | 2-2 |
| 2-2 | 8259 Initialization Sequence | 2-7 |
| 2-3 | Interval Timer Ports | 2-7 |
| 3-1 | 8255A Pin Assignments | 3-7 |
| 3-2 | Mode Definition Control Word Format | 3-7 |
| 3-3 | Bit Set/Reset Control Word Format | 3-9 |
| 3-4 | 8255A Mode 0 Timing | 3-11 |
| 3-5 | Examples of Mode 0 Configuration | 3-11 |
| 3-6 | Mode 1 Input Configuration | 3-13 |
| 3-7 | 8255A Mode 1 Input Timing | 3-13 |
| 3-8 | Mode 1 Output Configuration | 3-15 |
| 3-9 | Mode 1 Basic Output timing | 3-15 |
| 3-10 | Mode 2 Port Configuration | 3-17 |
| 3-11 | Mode 2 Timing | 3-17 |
| 3-12 | 8259 Interrupt Controller | 3-26 |
| 3-13 | Priority Level BCD Code | 3-30 |
| 3-14 | Operation Command Word Formats | 3-33 |
| 5-1 | SBC-519 Edge Connectors | 5-5 |
| 7-1 | Write and Read I/O Port Timing | 7-5 |
| 7-2 | Board Outline Drawing | 7-6 |


| TABLE |  | PAGE |
| :---: | :---: | :---: |
| 2-1 | Parallel I/O Port Addresses | 2-5 |
| 2-2 | Interrupt Controller Port Addresses | 2-5 |
| 2-3 | 8259 Instruction Set | 2-8 |
| 3-1 | Chip Select Decode Combinations | 3-3 |
| 3-2 | 8255A Mode Definition Summary | 3-18 |
| 3-3 | Basic 8255A Operation for Group 1, 2 or 3 | 3-20 |
| 3-4 | Parallel I/O Port Addresses | 3-20 |
| 3-5 | Summary of Operation Command Word Programming | 3-34 |
| 4-1 | Base I/O Address Selection | 4-2 |
| 4-2 | Advance/Transfer Acknowledge Timing | 4-3 |
| 4-3 | Interval Timer Period Selection | 4-3 |
| 4-4 | Parallel I/O Interface Configurations | 4-6 |
| 4-5 | Port 1, Mode 0 Input Configuration | 4-8 |
| 4-6 | Port 4, Mode 0 Input Configuration | 4-9 |
| 4-7 | Port 7, Mode 0 Input Configuration | 4-10 |
| 4-8 | Port 1, Mode 0 Latched Output Configuration | 4-11 |
| 4-9 | Port 4, Mode 0 Latched Output Configuration | 4-12 |
| 4-10 | Port 7, Mode 0 Latched Output Configuration | 4-13 |
| 4-11 | Port 1, Mode 1 Input Strobed | 4-14 |
| 4-12 | Port 4, Mode 1 Input Strobed | 4-15 |
| 4-13 | Port 7, Mode 1 Input Strobed | 4-16 |
| 4-14 | Port 1, Mode 1 Latched Output Configuration | 4-17 |
| 4-15 | Port 4, Mode 1 Latched Output Configuration | 4-18 |
| 4-16 | Port 7, Mode 1 Latched Output Configuration | 4-19 |

PAGE

4-20

4-21
4-22

4-24

4-25
4-26

4-27

4-28
4-29
4-30
4-31
4-32

4-33
4-34

4-35
4-37

4-38

4-39

4-40
4-41
4-42
4-43
4-44

4-45
4-46
4-47

| TABLE |  | PAGE |
| :---: | :---: | :---: |
| 4-43 | Port 9 (Upper) Mode 0 Latched Output Configuration | 4-48 |
| 4-44 | Port 3 Restriction Summary | 4-49 |
| 4-45 | Port 6 Restriction Summary | 4-51 |
| 4-46 | Port 9 Restriction Summary | 4-53 |
| 4-47 | Interrupt Source Selection | 4-55 |
| 5-1 | SBC Boards Compatible Connector Hardware | 5-2 |
| 5-2 | Pin Assignments for Connector J1 | 5-6 |
| 5-3 | Pin Assignments for Connector J2 | 5-7 |
| 5-4 | Pin Assignments for Connector J3 | 5-8 |
| 5-5 | Pin Assignments for Connector P1 | 5-11 |
| 6-1 | SBC-519 Access Characteristics When Used With the SBC-80/10 | 6-2 |
| 7-1 | SBC-519 DC Power Requirements | 7-2 |
| 7-2 | SBC-519 AC Characteristics | 7-2 |
| 7-3 | SBC-519 DC Characteristics | 7-3 |

## CHAPTER 1

## INTRODUCTION

The SBC-519 TTL Programmable General Purpose I/O (TTL PGPI/O) board is a member of Intel ${ }^{8} \mathrm{~S}$ complete line of $\mathrm{SBC} 80 \mathrm{I} / \mathrm{O}$ expansion boards. The $\mathrm{SBC}-519$ provid $\mathrm{S}_{\mathrm{s}}$ expanded parallel $\mathrm{I} / \mathrm{O}$ capacity to any SBC 80 Single Board Computer via the system bus. It also provides a vectored polled interrupt scheme that is capable of resolving up to eight interrupts according to a program-controlled priority structure. An interval timer is included on the SBC-519 board to provide a time-based interrupt source for real-time processing applications.

The parallel I/O expansion feature uses three Intel 8255A Programmable Peripheral Interfaces. Together, these devices provide 72 I/O lines, which can be configured by the system software to meet a wide variety of peripheral interface requirements. These 72 lines can be implemented in various combinations of unidirectional input/output and bi-directicnal ports, which the user can program to operate in any of three modes.

So that full advantage can be taken of the large number of possible I/O configurations, scickets are provided for interchangeable quad I/O line drivers and terminators. This provision allows the user to select sink currents, polarities and other characteristics appropriate to the application.

The SBC-519 includes ar Intel 8259 Programmable Interrupt Controller, which gathers up to eight interrupt sources and generates
a single priority interrupt. The 8259 supplies the CPU with a three-bit vector (highest priority) for each interrupt request. There are 10 potential interrupt sources available to the 8259 device: six from the $8255 A^{\prime}$ s, three from external sources and one from the interval timer. Jumper pads on the SBC-519 allows any combination of up to eight interrupt sources to be selected from this set of 10 .

The 8259 resolves pricrity among the eight interrupt inputs according to a program-selected algorithm. A variety of priority algorithms is available to the programmer so that the manner in which the 8259 handles interrupt requests can be adapted to different system characteristics. Because they are program-controlled, these algorithms can be changed dynamically to accommodate changing system requirements. The 8259 can be programmed to operate in the following non-exclusive modes.

- Rotating Priority Mode
- Special Mask Mode
- Polled Mode (Note: This mode is always used for submitting interrupt requests to CPU.)

The user also has the option of by-passing the 8259 and driving the SBC bus interrupt lines directly.

The 8255 A and 8259 port registers are addressed as I/O ports. Address assignments are made by on-board jumper selection. The selected base $I / O$ address must be on a 16 -byte boundary. No other address assignment constraint is imposed by the SBC-519.

The user can also jumper-select the Interval Timer period from four possibilities, whose values are determined by the CCLK frequency in the following relationships: $4608 \times 1 /$ CCLK; $9216 \times 1 /$ CCLK; $18,432 \times 1 / \mathrm{CLCK}$ and $36,864 \times 1 /$ CCLK. If CCLK is supplied by an SBC $80 / 10$ or $80 / 20$, the four possible Interval Timer periods are $0.5 \mathrm{~ms}, 1 \mathrm{~ms}, 2 \mathrm{~ms}$ and 4 ms .

All $\mathrm{SBC}-519$ circuit elements reside on a single $6.75 \times 12$ inch printed circuit card and are physically and electrically compatible with the SBC 80 system bus. The $\operatorname{SBC}-519$ is also compatible with the Intellec Microcomputer Development System bus, as defined in Chapter 6.0.

CHAPTER 2

## FUNCTIONAL/PROGRAMMING CHARACTERISTICS

This chapter briefly describes the organization of the $\operatorname{SBC}-519$ from two points of view. The principal functions performed by the hardware are identified and the general data flow is illustrated in Section 2.1. This section is intended as an introduction to the detailed information provided in Chapter 3, Theory of Operations. Section 2.2 summarizes the information needed by the programmer to initialize and access the $I,{ }^{\prime} O$ and interrupt facilities on the SBC-519.

### 2.1 FUNCTIONAL DESCRIPTION

To facilitate the following description, the SBC-519 is divided into functional blocks, as shown in Figure 2-1.

1) Bus Interface
2) Parallel I/O Inter:Eace
3) Interrupt Controller
4) Interval Timer

The Bus Interface logie consists of those circuit elements most directly involved with communication between the bus master and the SBC-519. These include bus address/control line receiver, bidirectional data buffer, I/O por" select decode logic and transfer acknowledge generation and line driver circuits.

The Parallel I/O Inter:ace consists of three Intel 8255A Programmable Peripheral Interface devices, and twenty-four 14-pin sockets


FIGURE 2-1. SBC-519 FUNCTIONAL BLOCK DIAGRAM
for installing quad line driver and/or terminator packages as required to satisfy the particular $I / O$ interface requirements. The input/output configuration of each 8255 A device is programmed independently, with the three ports (A, B and C) of each device treated as a separate group. Wire wrap jumper pins allow the user to implement up to six $I / C$ lines (two per group) to be implemented as interrupt request lines.

The Intel 8259 Interrupt Controller resolves interrupt requests from up to eight different sources according to a program-selected priority scheme. Interrupt request (IR) inputs to the 8259 are determined by on-board jumper selection. Priority assignments for the eight IR inputs can be changed under program control using the rotating priority mode. Inclividual IR inputs can also be masked or unmasked under program control. When polled by the CPU, the 8259 issues a three-bit vector that identifies the current interrupt request having the highest priority.

The Interval Timer is formed by a cascaded set of four binary counters; a D-type flip-flop latches the timer output. This timer circuit is driven by the system's CCLK (9.216 MHz for SBC 80/10 or 80/20). A jumper pad in the circuit provides the means for selecting one of four possible interrupt periods. If CCLK is provided by an $\operatorname{SBC} 80 / 10$ or $80 / 20$, the available periods are: $0.5 \mathrm{~ms}, 1 \mathrm{~ms}$, 2 ms or 4 ms . A second jumper pad allows the Interval Timer output to be applied to $I R$ input 0 (normally highest priority) or to disable that input. The Interval Timer output can also be read directly by the CPU whether the IRO input to the 8259 is enabled or disabled.

### 2.2 PROGRAMMING CHARACTERISTICS

This section summarizes the $\operatorname{SBC}-519$ addressing characteristics. The module ${ }^{8}$ s base $I / O$ address is assigned through the use of wire wrap jumper pins on the board. These two jumpers are part of the board ${ }^{8}$ s address decode circuit for system address bits 4-7. They allow the selection of a base address for the SBC-519 on a 16-bit boundary. Address bits $0-3$ are decoded by other logic to select 1 of 16 data, status or control ports on the board.

Program access to $\mathrm{SBC}-519$ module's 16 ports is discussed in the following subsections.

### 2.2.1 PARALLEL I/O INTERFACE ADDRESSES

The parallel I/O interface consists of three identical groups of parallel I/O ports, with three eight-bit ports in each group. Each port is separately addressable. In addition, each group includes a control register, which has its own address. These control registers are written into in order to specify certain operating characteristics for their respective ports.

These various ports and registers are accessed at the addresses shown in Table 2-1.

### 2.2.2 PROGRAMMABLE INTERRU.PT CONTROLLER

There are two port addresses associated with the 8259. These are used for outputting command words to the 8259 and for reading various 8259 registers. The 8259 port addresses are shown in Table 2-2.

TABLE 2-1. PARALLEL I/O PORT ADDRESSES

| Group <br> Port | 1 (A19) <br> Address | Group Port | 2 (A22) <br> Address | $\begin{aligned} & \text { Grour } \\ & \text { Port } \end{aligned}$ | (A23) <br> Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X0 | 4 | X4 | 7 | X8 |
| 2 | X1 | 5 | X5 | 8 | X9 |
| 3 | X2 | 6 | X6 | 9 | XA |
| Control <br> Register | X3 | $\begin{aligned} & \text { Control } \\ & \text { Registe:- } \end{aligned}$ | X7 | Control <br> Register | XB |
| $\mathrm{X}=$ Any hex digit; assigned by jumper selection; X is the same for all $\mathrm{SBC}-519$ ports. |  |  |  |  |  |

TABLE 2-2. INTERRLPT CONTROLLER PORT ADDRESSES

| Port <br> Addr | Read | Write | Function |
| :---: | :---: | :---: | :---: |
| XC | 1 | 0 | ```Read interrupt vector, interrupt request register (IRR) or in- service register (ISR).``` |
| XC | 0 | 1 | Write initialization command word (ICW) or operation command word (OCW). |
| XD | 1 | 0 | Read interrupt mask register (IMW). |
| XD | 0 | 1 | Write ICW or OCW. |
| $\mathrm{X}=$ Any hex digit; assigned by jumper selection; X is the same for all $\mathrm{SBC}-519$ ports. |  |  |  |

ICW's (Input Command Word) are used to prepare the 8259 for normal operation. A two-byte ICW sequence (ICW1 and ICW2) is output to the 8259 in order to reset the edge sense circuit, special mask mode flip-flop and status read flip-flop. This sequence also clears the interrupt mask register (IMR) and assigns priority 7 (lowest priority) to the Interrupt Request 7 (IR7) input.

Figure 2-2 shows the 3259 initialization sequence.

The OCW's (Output Cominand Word) are used to command the 8259 to operate in various interrupt modes: rotating priority mode, special mask mode or polled mode.

Table 2-3 lists the instruction set used for programming the 8259. Those instructions that are not available to the SBC-519's Interrupt Controller are shaded in the table.

Further details regarding 8259 operation are provided in Chapter 3.

### 2.2.3 INTERVAL TIMER

The same port addresses are used to sample the Interval Timer output as to reset the Interval Timer output latch. The output is sampled by executing an input (read) to port address XE or XF. The state of the Interval Timer is represented on data line 0 . The Interval Timer is reset by executing a write to port XE or XF with a $\emptyset \emptyset$ in the accumulator. The timer interval is set by hardware jumper. The timer will cause the timer flag to interrupt the bus master once a cycle (one time interval). The bus master must service the interrupt by resetting the timer flag. If the bus master does not reset the timer flag before the next time interval was expired, the timer flag will not generate a new interrupt.


FIGURE 2-2. 8259 [NITIALIZATION SEQUENCE

| PORT | WRITE | READ | FUNCTION |
| :---: | :---: | :---: | :--- |
| XE or XF | 1 |  | RESET INTERRUPT FLAG <br> ACC $=00$ |
| XE or XF |  | 1 | READ INTERRUPT FLAG <br> D $\varnothing 0$ INTERRUPT OCCURRED <br> $=1$ NO INTERRUPT <br> D1-D7 = UNDEFINED |

FIGURE 2-3. INTERVAL TIMER PORTS

TABLE 2-3. 8259 INSTRUCTION SET

| $\begin{aligned} & \hline \text { INST. } \\ & \text { No. } \end{aligned}$ | MNEMONIC | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | OPERATION DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ICW1 A | 0 | A7 | A6 | A5 | 1 | - | 1 | 1 | - | Byte 1 initialization, format $=4$, single. |
| 2 | ICW1 B | 0 | A7 | A6 | A5 | 1 | - | 1 | 0 | - | Byte 1 initialization, format $=4$, not single. |
| 3 | ICW1 C | 0 | A7 | A6 | A5 | 1 | - | 0 | 1 | - | Byte 1 initialization, format $=8$, single. |
| 4 | ICW1 D | 0 | A7 | A6 | A5 | 1 | - | 0 | 0 | - | Byte 1 initialization, format $=8$, not single |
| 5 | ICW2 | 1 | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | Byte 2 initialization (Address No. 2) |
| 6 | ICW3 M | 1 | S7 | S6 | S5 | S4 | S3 | S2 | S1 | S0 | Byte 3 initialization - master. |
| 7 | ICW3 S | 1 | - | - | - | - | - | S2 | S1 | So | Byte 3 initialization - slave. |
| 8 | ocw1 | 1 | M7 | M6 | M5 | M4 | M3 | M2 | M1 | мо | Load mask reg. read mask reg. |
| 9 | OCW2 E | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Non specific EO1. |
| 10 | OCW2 SE | 0 | 0 | 1 | 1 | 0 | 0 | L2 | L1 | L0 | Specific EO1, L2, L1, LO code of ISFF to be reset. |
| 11 | OCW2 RE | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Rotate at EO1 (Auto Mode). |
| 12 | OCW2 RSE | 0 | 1 | 1 | 1 | 0 | 0 | L2 | L1 | L0 | Rotate at EO1 (Specific Mode). L2, L1, LO, code of line to be reset and selected as bottom priority. |
| 13 | OCW2 RS | 0 | 1 | 1 | 0 | 0 | 0 | L2 | L1 | L0 | L2, L1, LO code of bottom priority line. |
| 14 | OCW3 P | 0 | - | 0 | 0 | 0 | 1 | 1 | 0 | 0 | Poll mode. |
| 15 | OCW3 RIS | 0 | - | 0 | 0 | 0 | 1 | 0 | 1 | 1 | Read IS register. |
| 16 | OCW3 RR | 0 | - | 0 | 0 | 0 | 1 | 0 | 1 | 0 | Read requests register. |
| 17 | OCW3 SM | 0 | - | 1 | 1 | 0 | 1 | 0 | 0 | 0 | Set special mask mode. |
| 18 | OCW3 RSM | 0 | - | 1 | 0 | 0 | 1 | 0 | 0 |  | Reset special mask mode. |

Notes:

1. In the master mode $\overline{\mathrm{SP}}$ pin $=1$, in slave mode $\overline{\mathrm{SP}}=0$.
2. $(-)=$ do not care.

NOTE: A11 mnemonics copyright 1976 Intel Corporation.

In the preceding chapter, each of the SBC-519 functional blocks was identified and briefly defined. This chapter explains how these functions are implemented. For detailed circuit information, refer to the $\mathrm{SBC}-519$ schematics, which are provided in Appendix A.

Note: Both active-high (positive true) and active-low (negative true) signals appear in the SBC-519 schematics. To avoid confusion when referring to these signals in this chapter, the following convention is used. The mnemonic (signal label) for each active-low signal is terminated by a slash; e.g., IOW/ means that the signal level on that line will be low when the $I / O$ write command is true (active). A mnemonic without the slash refers to an active-high signal; e.g., the line labeled EXT INTR O is at the high logic level when the external interrupt 0 signal is true.

### 3.1 BUS INTERFACE

The Bus Interface refers to those logic elements that participate directly in the following types of system bus activity.

1) System address, cortrol and data buffering
2) System address decciding
3) System control sigral propagation
4) Transfer acknowledge generation.

The four groups of Bus Interface logic responsible for these tasks are described in the following paragraphs.

### 3.1.1 BUS ADDRESS, CONTROL, DATA BUFFERS

The bus address and control signal buffer circuit consists of inverting line receivers of the 74 LS 04 (address) and 74 S 00 (control) types. These circuits restore the signals on the system bus lines to their proper logic levels with very high switching speed.

The data buffers are formed by two Intel 8226 inverting bidirectional driver/receiver chips (A9 and A10). The system data bus is connected to the devices" DB pins. The DO and DI pins of each chip are connected, via printed wires, to the 8259 outputs and to the data/control pins of the three 8255A devices.

Directional control (RD)/) for A9 and Al0 is exercised by the I/O read command (IORC/). If the read command is asserted by the bus master, and the matching base $I / 0$ address is present, the data buffer's driver mode is selected. At all other times, the data buffer's receiver circuits are enabled.

The chip select (CS/) for the data buffer is enabled when a command is gated into the board.

### 3.1.2 SYSTEM ADDRESS DECODE LOGIC

This logic decodes the appropriate system bus address bits into a chip select for one of the 8255 A devices, the 8259 device, or for the Interval Timer. It also produces an enable for the read/write command decode logic.

The base I/O address is decoded by an Intel 3205 one out of eight binary decoder, A20. This device is enabled by either ADR7/ or ADR7, as determined by the jumper selection at jumper pins 36 , 37, 38. When enabled, A20 decodes address bits ADR4/, ADR5/ and ADR6/ into one of eight outputs.

Jumper pad Sl allows the base $I / 0$ address enable to be taken
from any one of the eight A20 outputs.
When the ADR4/ through ADR7/ bits correspond to the selected base I/O address, an enable is provided to a chip select generator and to the read/write command gates.

The chip select generctor consists of an Intel 3205 device (A7) that is enabled by the decoded base $I / O$ address. When enabled, A7 decodes address bits ADR2/ and ADR3/ into one of four chip select outputs. One of the four cutputs is further decoded with ADR1 and ADR1/ to provide an enable for the Interval Timer read/write logic.

Table 3-1 identifies the address bit combinations required to produce these chip selects and enables.

TABLE 3-1. CHJP SELECT DECODE COMBINATIONS


### 3.1.3 COMMAND DECODE

A pair of 74 SOO NAND gates buffer the IORC/ (I/O Read Command) and IOWC/ (I/O Write Command) inputs from the system bus.

These gates are permanently enabled so that any $\mathrm{I} / \mathrm{O}$ read or $\mathrm{I} / \mathrm{O}$
write command appearing on the system bus is passed on to the Advance/ Transfer Acknowledge Generator via OR gate A2. The output of A2 is designated CMD.

CMD is inverted and then enabled by the decoded base I/O address at gate A2 to produce the board enable. This signa1, BD ENABLE/
controls the $3-s t a t e$ gates that drive AACK/ and XACK/ on the system bus.

The output of the IOWC/ receiver (Al-8) is inverted and forwarded to the Interrupt Controller (A8), the Interval Timer write gate (All-4) and the three Peripheral I/O Interface chips (A19, A22, A23). This internal write enable, designated WRT/, is qualified at each of these destinations by the appropriate chip select.

The output of the IORC/ receiver (A1-11) is enabled by the decoded base $I / O$ address at $\mathrm{A} 2-8$. The resulting internal read enable, $\mathrm{RD} /$, is applied to the Interrupt Controller (A8), the Interval Timer read gate (A11-9) and to the bidirectional bus driver chips (A9, A10).

### 3.1.4 ADVANCE/TRANSFER ACKNOWLEDGE GENERATION

This logic provides a transfer acknowledge response, XACK, to notify the bus master that data has either been accepted from the system bus (during a WRITE operation) or placed on the system bus (during a READ operation). An advance acknowledge response, AACK, is also provided for use in certain 8080-based systems, where it can decrease by one the number of wait states needed to complete a READ or WRITE operation. AACK is used in certain $I / O$ applications where an early acknowledgment to the 8080 is needed to allow it to proceed to the $T 3$ state following the current T 2 or wait state. Such applications have the following
characteristics--XACK is generated too late for the 8080 to detect it in the current state, but

1) valid read data will be placed on the system bus by the time the 8080 needs it in the current state, or
2) write data will be accepted from the system bus by the time the 8080 has completed its WRITE operation.
In either case, AACK is sent to the 8080 early enough in the current state (T2 or wait) to prevent the bus master from entering a subsequent wait state. The I/O transaction is completed during the current T 2 or wait state and the bus master moves on to T 3 .

> NOTE: All SBC boards connected to the system bus must have AACK compatibility for any one of them to use the feature unless the uncompatible board can jumper off AACK.

Both acknowledge responses are generated by Al8, an eight-bit serial in, parallel out shift register. When enabled by CMD, A18 shifts CCLK/ pulses. These produce a sequence of high-true pulses at Al8's Q outputs. The outputs occur at approxinately 100 ns intervals.

The appropriate $Q$ outputs are selected by hardwire connections to the inputs of a pair of 3-state gates (A4-12, A4-14). These gates allow the AACK/ and XACK/ outputs onto the system bus when enabled by BD ENABLE/.

### 3.2 PARALLEL I/O INTERFACE

The Parallel I/O Interface logic on the SBC-519 provides 72 signal lines for the transfer and control of data to or from peripheral devices. Sockets are provided for the installation of appropriate line driver and/or termination networks for all 72 lines. The optional drivers and terminators are installed in groups of four lines by insertion into the 14 -pin sockets or 16 -pin sockets for Intel': 8216 or 8226 bidirectional drivers. Bidirectional bus driver chips (e.g., 8216 or 8226 ) can be used in certain socket positions. These are identi:Eied in Chapter 4.

All 72 signal lines emanate from the I/O ports on three Intel 8255A Pro grammable Peripheral Interface devices, as shown on sheets 2 and 3 of the SBC-519 schematic. These 8255 A devices, A19, A22 and A23, a1low for a wide
variety of $I / O$ configurations. Before describing the possible configurations, however, we will summarize the general operational characteristics of the 8255A device.

### 3.2.1 8255A OPERATIONAL SUNMARY

The 8255 A contains three 8 -bit ports ( $\mathrm{A}, \mathrm{B}$, and C ). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255 A .

Port A: One 8-bit data output latch/buffer and one 8-bit data input latch.

Port B: One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

Port C: One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with Ports A and B.

The bus master dictates the operating characteristics of the ports by outputting two different types of control words to the 8255A:

1) mode definition control word (bit $7=1$ )
2) port C bit set/reset control word (bit $7=0$ )

Bit 7 of each control word specifies its format, as shown in Figures 3-2 and 3-3, respectively.

Mode Selection

There are three basic modes of operation that can be selected by the system software:

Mode 0 - Basic Input/Outpıt
Mode 1 - Strobed Input/Ou:put
Mode 2 - Bidirectional Bus
When the RESET input goes "high" all ports will be set to the

Input Mode 0 (i.e., all 24 lines will be in the high impedance state). After the RESET is removed the 8255 A can remain in the Input mode with no additional initialization required. During the execution of the

## PIN CONFIGURATION



PIN NAMES

| $D_{7}-D_{0}$ | DATA BUS (BI-DIRECTIONAL) |
| :--- | :--- |
| RESET | RESET INPUT |
| $\overline{C S}$ | CHIP SELECT |
| $\overline{\text { RD }}$ | READ INPUT |
| $\overline{\text { WR }}$ | WRITE INPUT |
| A0, A1 | PORT ADDRESS |
| PA7-PAO | PORT A (BIT) |
| PB7-PBO | PORT B (BIT) |
| PC7-PC0 | PORT C (BIT) |
| $V_{C C}$ | +5 VOLTS |
| GND | DVOLTS |

CONTROL WORD


FIGURE 3-1. 8255A PIN
ASS I GNMENTS

FIGURE 3-2. MODE DEFINITION CONTROL WORD FORMAT
system program, the other modes may be selected using a single OUT instruction. This allows a single 8255A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flipflops, will be reset whenever the mode is changed except for $\overline{\mathrm{OBF}}$ in modes 1 and 2. Modes may be combined so that their functional definition can be tailored to almost any I/O structure. For instance, Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.

Single Bit Set/Reset Feature
Any of the eight bits of Port $C$ can be Set or Reset using a single OUT instruction (see Figure 3-3). This feature reduces software requirements in Control-based applications.

When Port C is being used as status/control for Port A or B , these bits can be set or reset by using a Bit Set/Reset operation just as if they were data output ports.

## Interrupt Control Functions

When the 8255 A is programmed to operate in Mode 1 or Mode 2 , control signals are provided that can be used as interrupt request inputs to the bus master. The interrupt request signals, generated from Port C can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the Bit set/reset function of Port C.


FIGURE 3-3. BIT SE'T/RESET CONTROL WORD FORMAT

This function allows the Programmer to disallow or allow specific I/O devices to interrupt the bus master without affecting any other device in the interrupt structure.

INTE flip-flop definition:
(BIT-SET) - INTE is SET - Interrupt enable (BIT-RESET) - INTE is RESET - Interrupt disable

NOTE: All mask flip-flops are automatically reset during mode selection and device Reset.

## Operating Modes

Mode 0 (Basic Input/Output):

This functional configuration provides simple Input and Output operations for each of the three ports. No "hand-shaking" is required, data is simply written to or read from a specified port. Mode 0 timing is illustrated in Figure 3-4.

## Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
. Outputs are latched.
- Inputs are not latched.

Sixteen different Input/Output configurations are possible in this Mode. Figure 3-5 shows two possible configurations.

Mode 1 (Strobed Input/Output):

This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two transfer ports (A and B).
- Each transfer port contains one 8 -bit data port and 4 bits from one half of the control/data port (Port C).
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.

Input Control Signal Definition for Mode 1

STB (Strobe Input)
A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F)
A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by the falling edge of the $S T B$ input and is reset by the rising edge of the $\overline{\mathrm{RD}}$ input.

BASIC INPUT
TIMING (D7-D0 FOLLOWS INPUT, NO LATCHING)


BASIC OUTPUT TIMING IOUTPUTS LATCHED)


FIGURE 3-4. 8255A MODE 0 TIMING


FIGURE 3-5. EXAMPLES OF MODE 0 CONFIGURATION

INTR (Interrupt Request)
A "high" on this output can be used to interrupt the bus master when an input device is requesting service. INTR is set by the rising edge of $\overline{S T B}$ if $I B F$ is a 1 and INTE is a 1 . It is reset by the falling edge of $\overline{\mathrm{RD}}$. This procedure allows an input device to request service from the bus master by simply strobing its data into the port.

INTE A

Controlled by bit set/reset of PC4.

INTE B

Controlled by bit set/reset of PC2.

Figure 3-6 illustrates the Mode 1 input configuration, while

Figure 3-7 shows the basic timing for Mode 1 input.

Output Control Signal Definition for Mode 1
$\overline{\mathrm{OBF}}$ (Output Buffer Full F/F)
The $\overline{\mathrm{OBF}}$ output will go low to indicate that the bus master has written data out to the speci:iied port. The OBF F/F will be set by the rising edge of the $\overline{W R}$ input and reset by the falling edge of the $\overline{A C K}$ input signal.
$\overline{\mathrm{ACK}}$ (Acknowledge Input)
A low on this input informs the 8255A that the data from Port $A$ or Port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the bus master.

## INTR (Interrupt Request)

A high on this output can be used to interrupt the bus master


FIGURE 3-6. MODE 1 INPUT CONFIGURATION


FIGURE 3-7. 8255A MODE 1 INPUT TIMING
when an output device has accepted data transmitted by the bus master. INTR is set by the rising edge of $\overline{\mathrm{ACK}}$ if $\overline{\mathrm{OBF}}$ is a 1 and INTE is a 1. It is reset by the falling edge of $\overline{W R}$.

INTE A
Controlled by bit set/reset of PC6.

INTE B
Controlled by bit set/reset of PC2.

Figure 3-8 illustrates the Mode 1 output configuration, while Figure 3-9 shows basic Mode 1 output timing.

Mode 2 (Strobed Bidirectional Bus I/O):
This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Port A only.
- One 8-bit, bidirectional data Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control Port (Port C) is used for control and status for the 8-bit, bidirectional data Port (Port A).

Bidirectional Bus I/O Control Signal Definition
INTR (Interrupt Request)
A high on this output can be used to interrupt the bus master for both input or output operations.


FIGURE 3-8. MODE 1 OUTPUT CONFIGURATION


FIGURE 3-9. MODE 1 BASIC OUTPUT TIMING
$\overline{\mathrm{OBF}}$ (Output Buffer Full)

The $\overline{\mathrm{OBF}}$ output will go low to indicate that the bus master has written data out to Port A.
$\overline{\mathrm{ACK}}$ (Acknowledge)
A low on this input enables the 3 -state output buffer of Port $A$ to send out the data. Otherwise, the output buffer will be in the highimpedance state.

INTR A and B (The INTE flip-flop associated with $\overline{\mathrm{OBF}}$ )
Controlled by bit set/reset of PC6 (INTE 1)

Input Operation Control Signals;
$\overline{\text { STB }}$ (Strobed Input)
A low on this input indicates that data has been loaded into the input latch.

IBF (Input Buffer Full F/F)
A high on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE flip-flop associated with IBF)
Controlled by bit set/reset PC4 (INTE 2)
$\operatorname{INTR}_{A}=\mathrm{PC} 6 \cdot \mathrm{OBF}_{\mathrm{A}}+\mathrm{PC} 4 \cdot \mathrm{IBF}_{\mathrm{A}}$

Figure 3-10 illustrates the port configuration for Mode 2, Figure 3-11 shows Mode 2 timing, and Table $3-2$ summarizes 8255 A Mode definition.

### 3.2.2 PARALLEL I/O CONFIGURATIONS

As shown on sheets 2 and 3 of the schematic, there are three 8255 A devices, one located at A19, A: 22 and A23. For convenience the following device designations will be used: The device at A19 is called the "group 1 " device, the device at A22 is referred to as the "group 2" device and


FIGURE 3-10. MODE 2 PORT CONFIGURATION


FIGURE 3-11. MODE 2 TIMING

MODE DEFINITION SUMMARY TABLE

|  | MODE O |  |
| :--- | :--- | :--- |
|  | IN | OUT |
| $\mathrm{PA}_{0}$ | IN | OUT |
| $\mathrm{PA}_{1}$ | IN | OUT |
| $\mathrm{PA}_{2}$ | IN | OUT |
| $\mathrm{PA}_{3}$ | IN | OUT |
| $\mathrm{PA}_{4}$ | IN | OUT |
| $\mathrm{PA}_{5}$ | IN | OUT |
| $\mathrm{PA}_{6}$ | IN | OUT |
| $\mathrm{PA}_{7}$ | IN | OUT |
| $\mathrm{PB}_{0}$ | IN | OUT |
| $\mathrm{PB}_{1}$ | IN | OUT |
| $\mathrm{PB}_{2}$ | IN | OUT |
| $\mathrm{PB}_{3}$ | IN | OUT |
| $\mathrm{PB}_{4}$ | IN | OUT |
| $\mathrm{PB}_{5}$ | IN | OUT |
| $\mathrm{PB}_{6}$ | IN | OUT |
| $\mathrm{PB}_{7}$ | IN | OUT |
| $\mathrm{PC}_{6}$ | IN | OUT |
| $\mathrm{PC}_{1}$ | IN | OUT |
| $\mathrm{PC}_{2}$ | IN | OUT |
| $\mathrm{PC}_{3}$ | IN | OUT |
| $\mathrm{PC}_{4}$ | IN | OUT |
| $\mathrm{PC}_{5}$ | IN | OUT |
| $\mathrm{PC}_{6}$ | IN | OUT |
| $\mathrm{PC}_{7}$ | IN | OUT |
|  |  |  |


| MODE 1 |  |
| :---: | :---: |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| IN | OUT |
| $\mathrm{INTR}_{B}$ | INTR $_{B}$ |
| $1 B F_{B}$ | $\overline{O B F}_{B}$ |
| $\overline{S T B}_{B}$ | $\overline{A C K}_{B}$ |
| $\mathrm{INTR}_{A}$ | INTR $_{A}$ |
| $\overline{S T B}_{A}$ | 1/O |
| $\mathrm{IBF}_{A}$ | 1/O |
| 1/O | $\overline{\text { ACK }}$ |
| 1/0 | $\overline{\text { OBF }}^{\text {A }}$ |



TABLE 3-2. 8255A MODE DEFINITION SUMMARY
the device at A23 is referred to as the "group 3 " device. Each device has three eight-bit ports. The "group 1" ports are designated Ports 1, 2 and 3; the "group 2" ports are designated Ports 4, 5 and 6 and the "group 3 " ports are designated Ports 7, 8 and 9.

All three groups communicate with the bus master via the bidirectional bus drivers $A 9$ and A10. Except for their separate chip select lines, they all use the same signal lines: the 8-bit data bus (DBO-DB7) and five control/address lines (IOR/, IOW/, RESET, ADRO and ADR1). The three select lines are labeled $55 \mathrm{CSO} /(\mathrm{A} 19)$, $55 \mathrm{CS} 1 /$ (A22) and 55 CS2/ (A23). T.ie data lines bring control bytes or data bytes to an 8255 A or deliver data from an 8255 A to the bidirectional data buffer at the interface. The chip select control signals, $55 \mathrm{CS} 0 /$, $55 \mathrm{CS} 1 /$ and 55 CS 2, , select the group 1,2 and 3 devices, respectively, when the proper $I / O$ address appears on the system address bus. $55 \mathrm{CS} 0 / \mathrm{5}$, $\mathrm{CS} 1 /$ or $55 \mathrm{CS} 2 /$ results from decoding address bits 2 through 7 (ADR2-7), as shown on sheet 1 of the schematic. The two least significant address bits (ADRO and ADR1) select the control register (when programming an 8255 A ) or one of the three $\mathrm{I} / \mathrm{O}$ ports (when reading or writing data). IOR/ (8255A $\rightarrow$ bus master) and IOW/ (bus master $\rightarrow$ 8255A) indicate the direction of data flow, as summarized in Table 3-3. Specific $I / O$ addresses for the nine ports and three 8255A control registers on the $\mathrm{SBC}-519$ are listed in Table 3-4.

A high on the RESET line clears all internal 8255A registers including the control registe: ; all ports (A, B and C) are set for input.

All three groups have -he same interface characteristics with respect to the system bus. They are also both capable of the same range of configurations with respect to their peripheral interfaces.

TABLE 3-3. BASIC 8255A OPERATION FOR GROUP 1, 2 OR 3

| A1 | A0 | IOR/ | IOW/ | CS/ | Input Operation (Read) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | Port $\mathrm{A} \rightarrow$ Data Bus |
| 0 | 1 | 0 | 1 | 0 | Port B $\rightarrow$ Data Bus |
| 1 | 0 | 0 | 1 | 0 | Port $\mathrm{C} \rightarrow$ Data Bus |
|  |  |  |  |  | Output Operation (Write) |
| 0 | 0 | 1 | 0 | 0 | Data Bus $\rightarrow$ Port A |
| 0 | 1 | 1 | 0 | 0 | Data Bus $\rightarrow$ Port B |
| 1 | 0 | 1 | 0 | 0 | Data Bus $\rightarrow$ Port C |
| 1 | 1 | 1 | 0 | 0 | Data Bus $\rightarrow$ Control |
|  |  |  |  |  | Disable Function |
| x | x | x | x | 1 | Data Bus $\rightarrow$ High-Impedance |
| 1 | 1 | 0 | 1 | 0 | Illegal |

TABLE 3-4. PARALLEL I/O PORT ADDRESSES

| Port | 8255 Device Location | * Eight-Bit Address (Hexadecimal) |
| :---: | :---: | :---: |
| $\left\lvert\, \begin{array}{cc} \text { Group } & 1 \\ 1 & \\ 2 & \\ 3 & \\ & \end{array}\right.$ | A19 Port (A) <br> A19 Port (B) <br> A19 Port (C) <br> A19 Control | $\begin{aligned} & \text { X0 } \\ & \text { X1 } \\ & \text { X2 } \\ & \text { X3 For I/O write only. } \end{aligned}$ |
| Group 2 4 5 6 - | $\begin{array}{ll} \text { A22 Port (A) } \\ \text { A22 Port (B) } \\ \text { A22 Port (C) } \\ \text { A22 Control } \end{array}$ | $\begin{aligned} & \text { X4 } \\ & \text { X5 } \\ & \text { X6 } \\ & \text { X7 For I/O write only. } \end{aligned}$ |
| Group 3 <br> 7  <br> 8  <br> 9  <br> -  | A23 Port (A) <br> A23 Port (B) <br> A23 Port (C) <br> A23 Control | X8 X9 XA XB For I/O write only. |

*Notes: X is any hex digit assigned by jumper selection

The operating characteristics of each port are determined by the mode and direction control information supplied by the bus master in its control word. In addition, certain mode/port relationships impose restrictions on the use of other ports in the group. These mode-related characteristics and restrictions are discussed briefly below. Details regarding mode implementation and the associated interport restrictions are presented in Chapter 4, User Selectable Options. Since the three groups are functionally identical, only one group (group 1) will be referred to in the following discussion. Statements made about group 1 ports apply equally to group 2 and 3 ports. The reader should keep in mind, however, that the peripheral interface consists of three sets of equally versatile ports, which are independently programmed.

The allowable port configurations for each group are summarized below:

## Port 1 (Group 1 Port A)

```
Mode 0 Input
Mode O Output (Latched)
Mode 1 Input (Strobed)
Mode 1 Output (Latched)
Mode 2 Bidirectional
```

Port 2 (Group 1 Port B)

Mode 0 Input
Mode 0 Output (Latched)
Mode 1 Input (Strobed)
Mode 1 Output (Latched)

Port 3 (Group 1 Port C)

Mode 08 Bit Input
Mode 08 Bit Output (Latched)
Mode 0 Split 4 bit input and 4 bit output
NOTE: Control mode dependent upon Port $A$ and $B$ mode.

Port 1 is the most versatile of the three group 1 ports. It can be programmed to function in any one of the three 8255 A operating modes. The first port is the only port in the group that can communicate with its peripheral devices via bidirectional bus driver circuits (two 8226/16 bus driver devices at A40 and A41).

Before Port 1 is programmed for input or output in any one of three operating modes (as described in Section 3.2.1), certain jumper connections must be made to allow the port to function properly in the chosen mode. The 52-53-54-55 jumper pad specifies the direction of data flow for the two $8226 / 16$ bidirectional bus drivers. If input in mode 0 or mode 1 is to be programmed for Port 1 , jumper pair 52-55 should be connected. If output in mode 0 or mode 1 is to be used jumper pair 54-55 should be connected. If Port 1 is to be programmed for bidirectional mode 2 , then a wire must be run from jumper pin 53 to pin 55. This connection allows the Port 3 acknowledge output ACK/, which is available at bit 6 of Port 3, to dynamically dictate direction for the two 8226/16 devices.

NOTE: *Indicates a default connection, which is the factoryselected connection. If some path other than the one provided by a default connection is selected (e.g., pins $52-55$ ), the default wire must be removed (e.g., delete $53-55^{*}$ )

When Port 1 is programmed for mode 1 or mode 2 , an interrupt can be added to the Port 1 bit array by connecting jumper pins 74 and 77 (delete $75-77^{*}$ ). This allows the INTR output from bit 3 of Port 3 to activate the peripheral $I / O$ interrupt request INTR PORT X $\emptyset$. Refer back to Section 3.2.1 for details regarding INTR.

INTR PORT $X \emptyset$ is forwarded to the interrupt logic shown on sheet 1 of the schematic.

When Port 1 is in mode 0 , which has no provision for interrupts, the default connections $64-73^{*}$ and $75-77^{*}$ must remain to allow the use of bit 3 of Port 3 and to inh: bit Port 1 interrupts.

Because the 8226 bus drivers are inverting devices, all data input to or output from Port L is considered to be negative true with respect to the levels at the $J 1$ edge connector. If 8216 bus drivers are used all data is positive true with respect to levels at the Jl edge connector.

Port 2 can be programmed for input or output in either mode 0 or mode 1 (see Section 3.2.1). If Port 2 is to be used for input (in either mode), terminator networks must be installed in the sockets at A43 and A29. Because of the passive nature of termination networks, data that is input to Port 2 must be positive true. If Port 2 is to be used for output (in either mode), driver networks must be installed in the sockets at A43 and A29. Assuming that the drivers are inverting devices, then the data being output will be negative true at the J1 edge connector.

When Port 2 is programmed for mode 1, a Port 2 interrupt can be implemented by connecting jumper pins 61-60 (delete 69-60*) . This allows the INTR output from bit 0 of Port 3 to activate the peripheral I/O interrupt request INTR PORT Xl. This interrupt is forwarded to the interrupt logic shown on sheet 1 of the schematic.

When Port 2 is in mode 0 , the default connections 61-70* and $69-60^{*}$ must remain to allow the use of bit 0 of Port 3 and to inhibit Port 2 interrupts.

As was described in Section 3.2.1, the use of Port 3 depends on
the modes programmed for Ports 1. and 2. If Port 1 is in mode 1 or mode 2, bits, 3, 4, 5, 6 and 7 of: Port 3 can have the following dedicated control functions.

Port 3 bit $3 \rightarrow$ INTR (interrupt request) - input or output
Port 3 bit $4 \leftarrow$ STB/ (input strobe) mode 1 input
Port 3 bit $5 \rightarrow$ IBF (input buffer full flag) $)$ or mode 2
Port 3 bit $6^{*} \leftarrow \mathrm{ACK} /$ (output acknowledge) mode 1 output Port 3 bit $7 \rightarrow$ OBF/ (output buffer full flag) $\}$ or mode 2

If Port 2 is in mode 1, bits 0,1 and 2 of Port 3 have these dedicated control functions:

Port 3 bit $0 \rightarrow$ INTR (interrupt request) - input or output
Port 3 bit $1 \rightarrow$ IBF (input buffer full)
Port 3 bit $2 \leftarrow \mathrm{STB} /$ (input strobe) $\}$ input only
Port 3 bit $1 \rightarrow$ OBF/ (output buffer full)
Port 3 bit $2 \leftarrow A C K /$ (output acknowledge) $\}$ output only
While certain Port 3 bits are available if Port 1 is in mode 1 or if Port 2 is in mode 0 , the use of Port 3 as an eight-bit data path is restricted to those configurations that have both Port 1 and Port 2 programmed for mode 0. In this case all 8 bits of Port 3 can be programmed for mode 0 input (termination networks must be installed in the sockets at A28 and A42) or output (driver networks must be installed at A28 and A42) or split 4 bits input and 4 bits output.

NOTE: If Port 1 and 2 are not both in mode 0 , then a driver network must be installed in the sockets at A42 and a termination network must be installed at A 28 , so that the Port 3 control lines can function properly.

### 3.3 INTERRUPT CONTROLLER

The Interrupt Controller logic consists of Intel ${ }^{\text { }}$ s powerful 8259

Interrupt Controller device and various sets of jumper pins that allow the user to select up to eight interrupt sources out of 10 possible sources for connection to the $8259^{\circ}$ s eight interrupt request inputs.

The 8259 resolves priority anong the eight levels according to an algorithm that is program-selected by the user. The Interrupt Controller is shown on sheet 1 of the $\operatorname{SBC}-519$ schematic (Appendix A).

Section 3.3.1 provides a basic functional description of the 8259 and Section 3.3 .2 summarizes the operational characteristics of the 8259.

### 3.3.1 8259 BASIC FUNCTIONAL DESCRIPTION

The 8259 is a device specifically designed for use in real time interrupt driven, microcomputer systems. It manages eight levels of requests. It is programmed by the system's software as an I/O peripheral. A selection of priority algorithms is available to the programmer so that the manner in which the requests are processed by the 8259 can be configured to match the user's system requirements. The priority assignments and algorithns can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required, based on the total system environment.

A functional block diagram of the 8259 is shown in Figure 3-12. The various functional blocks are described below:

Interrupt Request Register (IRR) and In-Service Register (ISR)

The interrupts at the $I R$ input lines are handled by two registers in cascade, the Interrupt Request Register (IRR) and the In-Service Register (ISR). The IRR is used to store all the interrupt levels that


FIGURE 3-12. 8259 INTERRUPT CONTROLLER
are requesting service; and the $I S R$ is used to store all the interrupt levels that are being serviced.

Whenever there is a positive transition at an IR input, the corresponding IRR bit is set and the INT line is raised high. Since IRR bits are set independently of one another, more than one IRR bit can be set at the same time so long as they are not masked. Masked IRR bits are held reset regardless of any transitions at their IR inputs.

The bus master responds to the interrupt request (INT) by placing the 8259 in the polled mode and then reading the 8259 port. The resulting RD/ pulse sets the ISR bit that corresponds to the highest priority active (set) IRR bit and then resets that IRR bit. The ISR bit remains set during the service routine until an EOI (End of Interrupt) or SEOI (Specific End of Interrupt) command is received by the 8259.

Priority Resolver
This logic block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during RD/ pulse.

INT (Interrupt)
This output goes to the bus master.
INTA/(Interrupt Acknowledge)

This input is not used in the SBC-519's 8259.

Interrupt Mask Register (IMR)

The IMR stores the bits of the interrupt lines to be masked. The IMR operates on both the IRR and the ISR. Masking of a higher priority
bit will not affect the interrupt request lines of lower priority.

## Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8259 to the SBC-519's internal data bus. Control words and status information are transferred through the Data Bus Buffer.

Read/Write Control Logic
The function of this block is to accept comnands from the bus master. It contains the Initialization Command Word (ICW) registers and Operation Command Word (OCW) registers, which store the various control formats for device operation. This function block also allows the status of the 8259 to be transferred onto the SBC-519 internal data bus.

CS/(Chip Select)
A "low" on this input enables the 8259. No reading or writing of the chip will occur unless the device is selected.

## WR/(Write)

A "low" on this input enables the bus master to write control words (ICWs and OCWs) to the 8259.

RD/(Read)
A "low" on this input enables the 8259 to send the status of the interrupt Request Register (JRR). In Service Register (ISR), the Interrupt Mask Register (IMR) or the BCD of the interrupt level on to the data bus.

This input signal is used in conjunction with WR/ and RD/ signals to write commands into the various command registers as well as reading the various status registers of the chip. In the $\mathrm{SBC}-519$, this line is tied directly to system address bit 0 .

SP/(Slave Program)
Not used in SBC-519.

### 3.3.2 8259 DETAILED OPERATIONAL SUMMARY

The powerful features of the 8259, as implemented in the SBC-519, are its programmability and its utilization of an interrupt vector response to a poll from the bus master. The normal sequence of events that the 8259 interacts with the Bus Master is as follows:

1. One or more of the JNTERRUPT REQUEST lines (IR7-0) are raised high signaling the 8259 that the corresponding peripheral equipment(s) is demanding service.
2. The 8259 accepts these requests, resolves the priorities and sends an INT to the bus master.
3. The Bus Master acknowledges the INT by outputting an OCW3 word to the 8259 with the $P$ bit set. This places the 8259 in the polled mode.
4. Following this OCW3, the bus master issues a RD/pulse to the 8259.
5. The RD/pulse causes the 8259 to set the appropriate IS flip-flop and gates the BCD code of the highest priority level requesting service out to the Bidirectional Data Buffer (A9, A10). Jhe BCD code occupies bits 0-2 of the 8259 output byte. Bit 7 is an interrupt flag and is set. See Figure 3-13.
6. The same RD/pulse enables the bus driver elements of the Bidirectional Data Buffer, which drive the BCD code and interrupt flag onto the system data bus.
7. The bus master shifts the BCD code two places to the left and adds it to the base address of the jump table. The resulting vector points to the location in the jump table that contains the base address of the appropriate interrupt service routine. The bus master jumps to that location and begins servicing the interrupt.
8. At the conclusion of the service routine, the bus master outputs an OCW2 with the EOI or SEOI bit set. If the EOI bit is set, the highest level active ISR bit is reset. If the SEOI bit is set, the BCD code of the appropriate priority level is also supplied in the OCW2 to specify the ISR bit that is to be reset. In either case, the EOI or SEOI bit resets the IS flip-flop that corresponds to the interrupt service routine just completed.

| D7 | D6 | D5 | D4 | I3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  | W2 | W1 | wo |

WO-2: BCD code of the highest priority level
requesting service.
I: Interrupt flag; $=1$
( ) : Undefined

FIGURE 3-13. PRIORITY LEVEL BCD CODE

## Prográmming the 8259

The 8259 accepts two types of command words generated by the bus master.

1. Initialization Command Words (ICWs): Before normal operation can begin, the 8259 must be brought to a starting point--by a two-byte ICW sequence, timed by WR/ pulses. This sequence is shown in Figure 2.2.

NOTE: Bit D0 through D3 and A5 through A15 are ignored by the SBC-519 ${ }^{\text {s }}$ s 8259. They can assume any value without affecting operation of this 8259. However, they do have significance in other 8259 applications.
2. Operation Command Words (OCWs): These are the command words that command the 8259 to operate in various modes, including:

- Rotating priority mode
- Special mask mode
- Polled mode (This mode is always in effect during interrupt servicing.)

The OCWs can be written into the 8259 at anytime during operation.

Initialization Command Words 1 and 2: (ICW1 and ICW2)

Whenever a command is issued with $\mathrm{A} 0=0$ and $\mathrm{D} 4=1$ this is interpreted as Initialization Command Word 1 (ICW1), and initiates the initialization sequence. During this sequence, the following occur automatically:
a. The edge sense circuit is reset, which means that following initialization, an interrupt request (IR) input must make a low to high transition to generate an interrupt.
b. The interrupt Mask Register is cleared.
c. IR 7 input is assigned priority 7.
d. Special Mask Mode Flip-flop and status Read Flip-flop are reset.

Initialization Command Word 2 (ICW2) is received by the 8259 right after ICW1. ICW1 provides two psuedo control bits and 2 or 3 psuedo interrupt CALL address bits. ICW2 provides 8 additional psuedo CALL address bits. These are referred to here as psuedo control and CALL address bits because the $\mathrm{SBC}-5198259$ does not use them. While they have no significance in the SBC-519, the Initialization Command Words are required by the 8259 and, so, are a necessary part of the 8259 programming architecture.

Operation Command Words (OCWs)

After the ICWs are programmed into the 8259 , the chip is ready to accept interrupt requests at its input lines. At any time following initialization sequence, a selection of algorithms can command the 8259 to operate in various modes through the Operation Command Words (OCWs).

One of these modes, the polled mode, is invoked each time the 8259 issues an INTR/ to the bus master. The other modes are optional and can be implemented as needed to change priority relationships (rotating priority mode) or disable selected interrupt levels (mask mode). These modes and their associated OCWs are summarized in Table 3-5 and Figure 3-14 and are described below.

Polled Mode

The 8259 enters the polled mode when it receives an OCW3 command with the $P$ bit set. This occurs in response to the INTR/ signal that the 8259 issues to the bus master. The 8259 issues INTR/ whenever its highest priority interrupt request is not currently being serviced. INTR/ may occur during the service routine for a lower priority interrupt. How such events are managed is entirely a function of program structure. For example, the current service routine can be allowed to run to completion before servicing the new, higher priority request. In this case, the bus master INT input would remain disabled until completion of the service routine. Or, a routine nesting procedure can be used to process the higher priority request immediately. This technique requires that the bus master's INT input be enabled (via the EI instruction) while each service routine is being executed.

When in the polled mode, the 8259 treats the subsequent RD/ pulse as an interrupt acknowledge. It resets the appropriate IR flip-flop, sets the corresponding $I S$ flip-flop and enables the $B C D$ code representing the interrupting level onto the data bus. This BCD code is used by the CPU as a pointer to a jump table. The designated jump table location contains the base address of the appropriate interrupt service routine. When the service routine is completed, it removes the 8259 from the polled mode. See Appendix $C$ for additional service routine design information.


FIGURE 3-14. OPERATION COMMAND WORD FORMATS

TABLE 3-5. SUMMARY OF OPERATION COMMAND WORD PROGRAMMING

|  | A0 D4 D3 |  |  |
| :---: | :---: | :---: | :---: |
| OCW1 | 1 | M7-MO | IMR (Interrupt Mask Register). WR will load it while status can be read with $\overline{R D}$. |
| OCW2 | 000 | R SEOI EOI <br> 0 0 0 <br> 0 0 1 <br> 0 1 0 <br> 0 1 1 <br> 1 0 0 <br> 1 0 1 <br> 1 1 0 <br>    <br> 1 1 1 | No Action. <br> Non-specific End of Interrupt. <br> No Action. <br> Specific End of Interrupt: L2, L1, LO is the BCD level to be reset. <br> No Action. <br> Rotate priority at ECI. (Auto Mode) <br> Rotate priority, L2, L1, LO becomes bottom priority without Ending of Interrupt. <br> Rotate priority at EOI (Specific Mode), L2, L1, LO becomes bottom priority, and its corresponding IS FF is reset. |
| OCW3 | $0 \quad 10$ | ESMM SMM <br> 0 0. <br> 0 1 <br> 1 0 <br> 1 1 <br> ERIS RIS <br> 0 0 <br> 0 1 <br> 1 0 <br> 1 1 | J Special Mask not Affected. <br> Reset Special Mask. <br> Set Special Mask. <br> ] No Action. <br> Read IR Register Status. <br> Read IS Register Status. |

[^0]Each Interrupt Request input can be masked individually by the Interrupt Mask Register (IMR) programmed through OCW1. The IMR will operate on both the Interrupt Request Register and the In-Service Register.

## CAUTION

> When interrupt sources are asynchronous with respect to the main program, it is possible for an ISR bit to be set between the time the program reads the IR status and the time it masks that IR level with an OCW1. If this happens, the IR level, although masked, will still inhibit the lower priorities. If desired, the lower priority interrupts can be enabled in either of two ways: (1) Write an End of Interrupt (EOI) command (OCW2) to reset the masked ISR bit or (2) Set the Special Mask Mode (SMM) using OCW3; the SMM technique is discussed later in the Special Mask Mode description.

## Rotating Priority Mode

The Rotating Priority Mode of the 8259 serves an application of interrupting devices of equal priority such as communication channels. There are two variations of the rotating priority mode:

1. Auto Mode -- In this mode, a device after being serviced receives the lowest priority, so a device requesting an interrupt will have to wait, in the worst case, until 7 other devices are serviced at most once each, i.e., if the priority and "in service" status is:

| BEFORE ROTATE | IS7 | $\underline{\text { I S6 }}$ | IS5 | $\underline{\text { IS4 }}$ | IS3 | IS2 | IS 1 | $\underline{\text { ISO }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "IS" STATUS | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
|  |  | LOWEST PRIORITY |  |  |  | HIGHEST PRIORITY |  |  |
| PRIORITY STATUS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| AFTER ROTATE | IS7 | IS6 | IS5 | IS4 | IS3 | IS2 | IS1 | IS0 |
| "IS" STATUS | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | LOWEST PRIORITY |  |  |  | HIGHEST PRIORITY |  |  |
| PRIORITY STATUS | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 |

In this example, the In-Service FF corresponding to line 4 (the highest priority FF set) was reset and line 4 became the lowest priority, while all the other priorities rotated correspondingly. The Rotate command is issued in OCW2, where: $R=1$, EOI $=1$, $\mathrm{SEOI}=0$.
2. Specific Mode -- The programmer can change priorities by programming the bottom priority, and by doing this, to fix the highest priority: i.e., if IR5 is programmed as the bottom priority device, the IR6 will have the highest one. The Rotate command is issued in OCW2 where: $R=1, \operatorname{SEOI}=1$, L2, L1, L0 are the BCD priority level code of the bottom priority device.

Observe that this mode is independent of the End of Interrupt Command and priority changes can be executed during EOI command or independently from the EOI command.

End of Interrupt (EOI) and Specific End of Interrupt (SEOI)

An End of Interrupt command word must be issued to the 8259 before returning from a service routine, to reset the appropriate $I S$ bit.

There are two forms of EOI command: Specific and non-Specific. When the 8259 is operated in modes which preserve the fully nested structure, it can determine which IS bit is to be reset on EOI. When a non-Specific EOI command is issued the 8259 will automatically reset the highest $I S$ bit of those that are set, since in the nested mode, the highest IS level was necessarily the last level acknowledged and will necessarily be the next routine level returned from. However, when a mode is used which may disturb the fully nested
structure, such as in the rotating priority case, the 8259 may no longer be able to determine the last level acknowledged. In this case, a specific EOI (SEOI) must be issued which includes the IS level to be reset as part of the command. The End of the Interrupt is issued whenever EOI $=" 1$ " in OCW2. For specific EOI, SEOI = " 1 ", and EOI $=1, \mathrm{~L} 2, \mathrm{~L} 1, \mathrm{~L} 0$ is then the BCD level to be reset. As explained in the Rotate Mode earlier, this can also be the bottom priority code. Note that although the Rotate command can be issued during an EOI $=1$, it is not necessarily tied to it.

Special Mask Mode (SMM)

This mode is useful when some bit(s) are set (masked) by the Interrupt Mask Register (IMR) through OCW1. If, for some reason, we are currently in a subroutine which is masked (this could happen in two manners. (1) RD from bus master acknowledges the IR just before it is masked; (2) the subroutine intentionally masks itself off) it is still possible to enable the lower priority lines by setting the Special Mask mode. In this mode, the lower priority lines are enabled until the SMM is reset. The higher priorities are not affected.

The special mask mode FF is set by OCW3 where $\operatorname{ESMM}=1, \mathrm{SMM}=1$, and reset where: ESMV $=1$ and $\operatorname{SMM}=0$.

Reading 8259 Status

The input status of several internal registers can be read to update the user information on the system. The following registers can be read by issuing a suitable $O C W$ and reading with RD / for the data bus lines:

Interrupt Requests Register (IRR): 8-bit register which contains the priority levels requesting an interrupt to be acknowledged. The highest request level is reset from the $I R R$ when an interrupt is acknowledged.

In Service Register (ISR): 8-bit register which contains the priority levels that are being serviced. The ISR is updated when an End of Interrupt command is issued.

Interrupt Mask Register: 8-bit register which contains the interrupt request lines which are masked.

The $I R R$ can be read when prior to the RD/ pulse, an WR/ pulse is issued with OCW3, and ERIS $=1$, RIS $=0$.

The $I S R$ can be read in a similar mode, when ERIS $=1, \operatorname{RIS}=1$.

There is no need to write an OCW3 before every status read operation as long as the status read corresponds with the previous one, i.e., the 8259 "remembers" whether the IRR or ISR has been previously selected by the OCW3. On the other hand, for polling operation, an OCW3 must be written before every read.

For reading the IMR, a WR/ pulse need not precede the RD/ pulse. The output data bus will contain the IMR whenever RD/ is active and $\mathrm{A} 0=1$.

Polling overrides status read when $P=1$, ERIS $=1$ in OCW3.

Appendix $C$ is a sample of an Interrupt Service Routine using the 8259. This program shows the initialization sequence, and the software required to communicate with it.

### 3.4 INTERVAL TIMER

The Interval Timer is formed by a cascaded set of four binary counters (A14, A15, A16 and A17), with a D-type flip-flop (A24-5/6) at the timer output.

The timer circuit is driven by the system's CCLK/ (Constant Clock). When supplied by an SBC $80 / 10$ or $80 / 20$, CCLK/ has a frequency of 9.216 MHz (108.5 ns). A jumper pad in the timer circuit provides the means for
selecting one of four possible real time interrupt periods (e.g., 0.5 ms , 1* $\mathrm{ms}, 2 \mathrm{~ms}$ or 4 ms for $\mathrm{SBC} 80 / 10$ or $80 / 20$ ).

The flip-flop (A24-5/6) is set by the timer output at regular intervals, as determined by the jumper selection. The latch output, RTI/, can be connected by jumper (pins 49-50) to the $8259^{\circ}$ s IRO input (normally highest priority). If desired, the IRO input can be disabled by connecting pins 50-51.

In either case, RTI/ can also be sampled by the bus master on system data line 0 by issuing an $I / O$ read command to address XE or XF. The rest of the data lines (D1-D7) are undefined during this operation. The high-order hex digit ( $X$ ) must match the $\mathrm{SBC}-519$ 's selected base $I / 0$ address.

[^1]
## CHAPTER 4

## USER SELECTABLE OPIIONS

The SBC-5 19 provides the user with a powerful and flexible parallel $I / O$ capability as well as a versatile vectored priority interrupt scheme.

The parallel I/O interface, using three Intel 8255A Programmable Peripheral Interface devices, provides 72 signal lines for the transfer and control of data to or from peripheral devices. Sockets are provided for the installation of active driver networks or passive termination networks, as required to meet the needs of the user system. Bidirectional bus driver chips (Intel 8216 or 8226) can be installed in the sockets assigned to port $A$ of any of the 8255 A device.

The vectored priority interrupt structure, using Intel ${ }^{\text { }} \mathbf{s} 8259$ Interrupt Controller, allows up to eight interrupt sources to request service in a controlled-priority environment. These eight interrupt sources can be selected by jumper from 10 potential sources.

In this chapter, each of the options available to the user will be reviewed and the specific information required to implement the desired characteristic will be summarized.

NOTE: Where jumper-selected options are listed, an asterist (*) is used to identify the factory-installed default connection.

### 4.1 BASE I/O ADDRESS SELECTION

The $\cdot \mathrm{SBC}-519^{\circ} \mathrm{s}$ base address is selected using jumper wires at pin set $36,37,38$ and at jumper pad S1. Table 4-1 identifies the base address that is implemented for each jumper combination.

TABLE 4-1. BASE I/O ADDRESS SELECTION

| Pin Set <br> $36,37,38$ | S1 | Base <br> Addr | PinSet <br> $36,37,38$ | S1 | Base <br> Addr |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $37-38^{*}$ | $48-46^{*}$ | 00 | $37-36$ | $48-46^{*}$ | 80 |
|  | $48-45$ | 10 |  | $48-45$ | 90 |
|  | $48-44$ | 20 |  | $48-44$ | 40 |
|  | $48-43$ | 30 |  | $48-43$ | B0 |
|  | $48-42$ | 40 |  | $48-42$ | CO |
|  | $48-41$ | 50 |  | $48-41$ | D0 |
|  | $48-40$ | 60 |  | $48-40$ | E0 |
|  | $48-39$ | 70 | $37-36$ | $48-39$ | F0 |

### 4.2 ADVANCE/TRANSFER ACKNOWLEDGE TIMING

The SBC-519s Advance Acknowledge and Transfer Acknowledge response timing is selected in approximately 100 ns increments by hardwire connections at the outputs of A18. Table 4-2 shows the range of response timing for each possible connection in terms of CCLK periods. This range occurs because of the sikew introduced into the acknowledge circuit by the use of CCLK to drive A18. Actual time values for these periods depend, of course, on the frequency of CCLK. For SBC $80 / 10$ or $80 / 20$, CCLK is 9.216 MHz , which provides a clock period of approximately 100 ns.

TABLE 4-2. ADVANCE/TRANSFER ACKNOWLEDGE TIMING

| Pin Connections |  | Delay from Receipt of CMD |
| :---: | :---: | :---: |
| AACK | XACK | to ACK Generation |
| 34-24* |  | Immediate |
| 34-25 |  | 0 to 1 CCLK Period |
| 34-26 |  | 1 to 2 |
| 3427 |  | 2 to 3 |
| 34-28 |  | 3 to 4 |
| 34-29 | 35-29* | 4 to 5 |
| 34-30 | 35-30 | 5 to 6 |
| 34-31 | 35-31 | 6 to 7 |
| 34-32 | 35-32 | 7 to 8 CCLK Periods |

NOTE: For XACK, connect pins 35-29* for either SBC 80/10 or 80/20. For AACK, connect pins $34-24^{*}$ for $S B C 80 / 10$ and connect pins 34-33 for SBC 80/20.

### 4.3 INTERVAL TIMER PERIOD SELECTION

Four different intervals are available for use as the real time interrupt. The desired interval is selected by connecting the appropriate jumper pins in pin set $19,20,21,22,23$. Table $4-3$ identifies the interrupt interval that is selected for each possible jumper connection if CCLK is 9.216 MHz . The method for calculating the interval values for other CCLK frequences is also shown.

TABLE 4-3. INTERVAL TIMER PERIOD SELECTION

|  | Interrupt |  |
| :--- | :--- | :--- |
| Interval |  |  |
| Pin | For CCLK | For Other |
| Connection | Equal to 9.216 MHz | CCLK Frequencies |
| $23-19$ | 0.5 ms | $4068 \times 1 / \mathrm{CCLK}$ |
| $23-20^{*}$ | 1 ms | $9216 \times 1 / \mathrm{CCLK}$ |
| $23-21$ | 2 ms | $18,432 \times 1 / \mathrm{CCLK}$ |
| $23-22$ | 4 ms | $36,834 \times 1 / \mathrm{CCLK}$ |

### 4.4 PARALLEL I/O OPTIONS

The Parallel I/O Interface consists of nine 8-bit I/O ports implemented with three Intel 8255A Programmable Peripheral Interface devices. The primary user considerations in determining how to use each of the nine $I / O$ ports are:

1) choice of operating mode (as defined in Section 3.2.1),
2) direction of data flow (input, output or bidirectional),
3) choice of driver/termination networks for port's data path. In the following paragraphs, we will define the capabilities of each port and summarize, in tables, that information which is necessary to use the port in each of its potential configurations. Each table will list the port $I / O$ address, the control register address and the format for the control word that is output to the 8255 A by the bus master and that specifies the particular configuration to be used. Each table will also summarize all of the relevant information concerning the choice and use of driver/termination networks, the data polarity, the connecting of jumpers and what they enable, and any restrictions on the use of the other two ports in each group. Examples of suitable driver/termination networks are listed in Section 5.1.

The configuration tables for group 2 and 3 ports are identical to those for group 1 ports except for $I / O$ address, port numbers, component location numbers and jumper pin numbers. For this reason the tables are organized as three sets: Ports 1, 4 and 7, Ports 2, 5 and 8 and Ports 3, 6 and 9.

At the beginning of each set, the general characteristics of
that port are reviewed. Where port numbers are used in the text, the group 1 number is presented first and the corresponding group 2 and 3 numbers follow in parentheses. For example, when referring to $B$ ports, the reference will appear as Port $2(5,8)$.

The introductory text is followed by a series of tables that cover all of the configurations that are possible for the ports under discussion. To simplify the search for specific tables, each table is presented on a separate page.

Table 4-4 summarizes the various mode combinations that are possible with Ports $A$ and $B$ and indicates how each Port $C$ bit can or cannot be used for each mode combination. This table can serve as a useful starting point for selecting an I/O configuration for any group of ports. Once the desired mode combination is selected and the Port $C$ bit assignments are made, the appropriate configuration tables (Tables 4-5 through 4-46) can be referred to for implementation details.

### 4.4.1 PORTS 1,4 AND 7 (8255A PORT A)

Port $1(4,7)$ is the only port that can use a bidirectional driver/termination network (two 8226 or 8216 Bidirectional Bus Drivers). Port $1(4,7)$ is also the only port that can be programmed to function in any one of the three 8255 A operation modes, which were defined in Section 3.2.1. Before Port $1(4,7)$ is programmed for input or output in any one of the three modes, certain jumper connections must be made to allow the port to function properly in the chosen mode. In all, there are five potential configurations for Port 1(4,7). All of the necessary information for

TABLE 4-4. PARALLEL I/O INTERFACE CONFIGURATIONS

| CONFIGURATI ON NUMBER | $\begin{gathered} 8255 \\ \text { PORT } \\ \text { A } \end{gathered}$ | $\begin{gathered} 8255 \\ \text { PORT } \\ \text { B } \end{gathered}$ | 8255 <br> PORT C <br> Lower $\mathrm{C}_{\varnothing} \mathrm{C}_{1} \mathrm{C}_{2} \mathrm{C}_{3}$ | 8255 <br> PORT C <br> Upper $\mathrm{C}_{4} \mathrm{C}_{5} \mathrm{C}_{6} \mathrm{C}_{7}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | MODE $\varnothing$-I | MODE $\varnothing$-I/O | - I/O --- | --- I/O --- |
| 2 | MODE $\not \square-0$ | MODE $\varnothing$-I/O | - I/O --- | --- I/O - |
| 3 | MODE $\varnothing$-I | MODE 1-I/O | R R $\quad \mathrm{R}$ I | 0 O 0 U |
| 4 | MODE $\varnothing$ - I | MODE 1-1/O | $\begin{array}{llll}\mathrm{R} & \mathrm{R} & \mathrm{R} & \mathrm{O}\end{array}$ | I I I U |
| 5 | MODE $\varnothing$-O | MODE 1-I/O | $\begin{array}{llll}\mathrm{R} & \mathrm{R} & \mathrm{R} & \mathrm{I}\end{array}$ | 0 O O U |
| 6 | MODE $\varnothing$-0 | MODE 1-I/O | $\begin{array}{llll}\mathrm{R} & \mathrm{R} & \mathrm{R} & \mathrm{O}\end{array}$ | I I I |
| 7 | MODE 1-I | MODE $\varnothing-1 / 0$ | I I I R | R R O O |
| 8 | MODE 1-I | MODE $\varnothing$-I/O | 0 O O R | R R I |
| 9 | MODE 1-0 | MODE $\varnothing$-I/O | I I I R | $\bigcirc \bigcirc \mathrm{O} R$ |
| 10 | MODE 1-0 | MODE $\varnothing$-I/O | $\bigcirc 000 \mathrm{l}$ | I I R R |
| 11 | MODE 1-I | MODE 1-I/O | $\begin{array}{lllll}\mathrm{R} & \mathrm{R} & \mathrm{R} & \mathrm{R}\end{array}$ | R R I |
| 12 | MODE 1-I | MODE 1-I/O | $\begin{array}{llll}\mathrm{R} & \mathrm{R} & \mathrm{R} & \mathrm{R}\end{array}$ | $\begin{array}{llll}\mathrm{R} & \mathrm{R} & \mathrm{O} & \mathrm{O}\end{array}$ |
| 13 | MODE 1-O | MODE 1-I/O | $\begin{array}{llll}\mathrm{R} & \mathrm{R} & \mathrm{R} & \mathrm{R}\end{array}$ | I $\quad \mathrm{I} \quad \mathrm{R} \quad \mathrm{R}$ |
| 14 | MODE 1-0 | MODE 1-I/O | $\mathrm{R} \quad \mathrm{R} \quad \mathrm{R}$ R | O O R R R |
| 15 | MODE 2-B | MODE $\varnothing$-I/O | U I I I R | $\begin{array}{lllll}R & R & R & R\end{array}$ |
| 16 | MODE 2-B | MODE $\varnothing$-I/O | U 0 O 0 R | $\begin{array}{lllll}R & R & R & R\end{array}$ |
| 17 | MODE 2-B | MODE 1-I/O | R R R R | $\mathrm{R} \quad \mathrm{R} \quad \mathrm{R} \quad \mathrm{R}$ |

$$
\begin{array}{ll}
\mathrm{I} & =\text { INPUT } \\
\mathrm{O} & =\text { OUTPUT } \\
\mathrm{I} / \mathrm{O} & =\text { INPUT OR OUTPUT } \\
\mathrm{B} & =\text { BIDIRECTIONAL }
\end{array}
$$

R = Reserved
$\mathrm{U}=\mathrm{No}$ unused drivers/terminators available. These bits may be used, however, to connect to the serial I/O interface or the Interval Timer.
implementing each configuration has been summarized in the following tables:

PORT $1(4,7)$ CONFIGURATIONS
Mode $\quad \underline{\text { Direction }} \quad \underline{\text { Group 1 }}$ Group 2 Group 3

1. Mode 0
2. Mode 0
3. Mode 1
4. Mode 1
5. Mode 2
Input
Output (Latched)
Input (Strobed)
Output (Latched)
Bidirectional

| $4-5$ | $4-6$ | $4-7$ |
| :--- | :--- | :--- |
| $4-8$ | $4-9$ | $4-10$ |
| $4-11$ | $4-12$ | $4-13$ |
| $4-14$ | $4-15$ | $4-16$ |
| $4-17$ | $4-18$ | $4-19$ |

TABLE 4-5. PORT 1, MODE 0 INPUT CONFIGURATION

PORT 1 ADDRESS: X 0, CONTROL REGISTER ADDRESS: X3

CONTROL WORD FORMAT:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 |  |  |  |  |

\(\left.$$
\begin{array}{l}\text { DRIVER/TERMINATION NETWORKS: }\end{array}
$$ \begin{array}{l}Two Intel 8226/l6 Bidirectional Bus <br>
Drivers can be installed at A40 <br>
and A41. If mode 2 will not be <br>
used, TTL termination networks <br>

can be used instead at A26 and A27.\end{array}\right\}\)| DATA POLARITY AT J1: |
| :--- |

PORT RESTRICTIONS - PORT 2: None; Port 2 can be programmed for mode 0 or mode 1 , input or output.

PORT 3: None; Port 3 can be programmed for mode 0,8 -bit input or output, unless Port 2 is in mode 1.

TABLE 4-6. PORT 4, MODE 0 INPUT CONFIGURATION

PORT 4 ADDRESS: $\mathrm{X} 4, \quad$ CONTROL REGISTER ADDRESS: X 7

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 | 1 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: Two Intel 8226/16 Bidirectional Bus Drivers can be installed at A45 and A46. If mode 2 will not be used, TTL termination networks can be used instead at A26 and A27.

DATA POLARITY AT J2: Negative true for bidirectional drivers; positive true for termination networks.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :--- | :---: | :---: | :--- |
| $*=$Default <br> Connection | $83-85^{*}$ | $82-85$ |  |
|  |  |  | Enable input at |
| $8226^{\circ} \mathrm{s}$ |  |  |  |

PORT RESTRICTIONS - PORT 5: None; Port 5 can be programmed for mode 0 or mode 1 , input or output.

PORT 6: None; Port 6 can be programmed for mode 0,8 -bit input or output, unless Port 5 is in mode 1.

TABLE 4-7. PORT 7, MODE 0 INPUT CONFIGURATION

PORT 1 ADDRESS: X 8, CONTROL REGISTER ADDRESS: XB

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$


DRIVER/TERMINATION NETWORKS: Two Intel 8226/16 Bidirectional Bus Drivers can be installed at A50 and A51. If mode 2 will not be used, TTL termination networks can be used instead at A26 and A27.

DATA POLARITY AT J1: Negative for bidirectional drivers; positive for termination networks.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :--- | :--- | :--- | :--- |
| $*=$Default <br> connection $109-111^{*}$ $108-111$  <br> Enable input    <br> at $8226^{\wedge} \mathrm{s}$    |  |  |  |

PORT RESTRICTIONS - PORT 8: None; Port 8 can be programmed for mode 0 or mode 1 , input or output.

PORT 9: None; Port 9 can be programmed for mode 0,8 -bit input or output, unless Port 8 is in mode 1.

TABLE 4-8. PORT 1, MODE 0 LATCHED OUTPUT CONFIGURATION

PORT 1 ADDRESS: X0, CONTROL REGISTER ADDRESS: X3

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 | 0 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: Two Intel 8226/16 Bidirectional Bus Drivers can be installed at A40 and A41. If mode 2 will not be used, a TTL driver network can be used instead at A26 and A27.

DATA POLARITY AT J1: Negative true

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $*=\begin{aligned} & \text { Default } \\ & \text { connection } \end{aligned}$ | 53-55* | 54-55 | Enable output at $8226^{\circ}$ s |
|  |  | 75-77* | Disables INTR PORT XO |

PORT RESTRICTIONS - PORT 2: None; Port 2 can be in mode 0 or mode 1, input or output.

PORT 3: None; Port 3 can be in mode 0,8 -bit input or output, unless Port 2 is in mode 1.

TABLE 4-9. PORT 4, MODE 0 LATCHED OUTPUT CONFIGURATION


TABLE 4-10. PORT 7, MODE 0 LATCHED OUTPUT CONFIGURATION

```
PORT 1 ADDRESS: X8, CONTROL REGISTER ADDRESS: XB
```

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 | 0 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

```
DRIVER/TERMINATION NETWORKS: Two Intel 8226/16 Bidirectional Bus
                                    Drivers can be installed at A50
                                    and A51. If mode 2 will not be used,
                                    a TTL driver network can be used
                                    instead at A26 and A27.
```

DATA POLARITY AT J1: Negative true.
JUMPER ACTION:

* = Default
connection

| DELETE | ADD | EFFECT |
| :--- | :---: | :--- |
| $109-111^{*}$ | $110-111$ | Enable output at |
|  |  | $8226^{\prime} \mathrm{s}$ |

                            104-106* Disables INTR PORT X8
    PORT RESTRICTIONS - PORT 8: None; Port 8 can be in mode 0 or mode 1 , input or output.

PORT 9: None; Port 9 can be in mode 0,8 -bit input or output, unless Port 8 is in mode 1.

TABLE 4-11. PORT 1, MODE 1 INPUT STROBED

PORT 1 ADDRESS: $X 0$, CONTROL REGISTER ADDRESS: $X 3$

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 1 | 1 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: Two Intel 8226/16 Bidirectional Bus Drivers can be installed at A40 and A41. A terminator network must be installed at $A 42$ and a driver network must be installed at A28. If mode 2 will not be used TTL termination networks can be used at A26 and A27.

DATA POLARITY AT J1: Negative true. Polarity of Port 3 control outputs depends on whether driver at A28 is inverting or non-inverting.
JUMPER ACTION: DELETE ADD EFFECT

| $\text { * }=\begin{aligned} & \text { Default } \\ & \text { connection } \end{aligned}$ | 53-55* | 52-55 | Enable input at $8226^{\circ} \mathrm{s}$. |
| :---: | :---: | :---: | :---: |
|  | $\begin{gathered} 75-77^{*} \\ \text { and } \end{gathered}$ | 74-77 | Connects Port 3, bit 3 to 55 INTRO. |
|  | 64-73* | 58-69* | Connects $\mathrm{STB}_{\mathrm{A}} /$ input (J1-26) to bit 4 of Port 3. |
|  | 58-67* | 58-73 | Connects bit 5 of Port 3 ( $\mathrm{IBF}_{\mathrm{A}}$ ) to J1-18. |

PORT RESTRICTIONS - PORT 2: None; Port 2 can be in mode 0 or mode 1, input or output.

PORT 3: Port 3 bits perform the following dedicated functions:

- Bits 0,1 and 2 - provide control for Port 2 if Port 2 is in mode 1
- Bit 3-55 INTRO (interrupt request output for Port 1)
- Bit 4 - STB) (strobe) input for Port 1
- Bit 5-IBF (input buffer full) output for Port 1
- Bits 6 and 7 - Can be used for input or output; both have same direction.

TABLE 4-12. PORT 4, MODE 1 INPUT STROBED

PORT 4 ADDRESS: X 4, CONTROL REGISTER ADDRESS: X 7

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 1 | 1 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS:
Two Intel 8226/16 Bidirectional Bus Drivers can be installed at A45 and A46. A terminator network must be installed at A33 and a driver network must be installed at A47. If mode 2 will not be used, TTL terminator networks can be used at A3l and A32.

DATA POLARITY AT J2: Negative true. Polarity of Port 6 control outputs depends on whether driver at A47 is inverting or non-inverting.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} *= & \text { Default } \\ & \text { connection } \end{aligned}$ | 83-85* | 82-85 | Enable input at $8226{ }^{\text { }}$ S |
|  | $\begin{aligned} & 78-80^{*} \\ & \text { and } \\ & 94-103^{*} \end{aligned}$ | 79-80 | Connects Port 6, bit 3 to 55 INTR 2. |
|  |  | 89-98* | Connects $\mathrm{STB}_{\mathrm{A}} /$ input (J2-26) to bit 4 of Port 6. |
|  | 88-97* | 88-103 | Connects bit 5 of Port 6 (IBF) to J2-18. |

PORT RESTRICTIONS - PORT 5: None; Port 5 can be in mode 0 or mode 1, input or output.

PORT 6: Port 6 bits perform the following dedicated functions:

- Bits 0, 1 and 2 - provide control for Port 5 if Port 5 is in mode 1.
- Bit 3 - 55 INTR 2 (interrupt request) output for Port 4.
- Bit 4 - STB/ (strobe) input for Port 5.
- Bit 5 - IBF (input buffer full) output for Port 4.
- Bits 6 and 7 - can be used for input or output; both have same direction.

PORT 1 ÁDDRESS: X8, CONTROL REGISTER ADDRESS: XB
CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 1 | 1 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



PORT RESTRICTIONS - PORT 8: None; Port 8 can be in mode 0 or mode 1, input or output.
PORT 9: Port 9 bits perform the following dedicated functions:

- Bits 0,1 and 2 - provide control for Port 8 if Port 8 is in mode 1.
- Bit 3 - INTR (interrupt request output for Port 7).
- Bit 4 - STB/ (strobe) input for Port 7.
- Bit 5 - IBF (input buffer full) output for Port 7.
- Bits 6 and 7 - Can be used for input or output; both have same direction.

```
PORT 1 ADDRESS: X0, CONTROL REGISTER ADDRESS: X3
```

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 1 | 0 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS:
Two Intel 8226/16 Bidirectional Bus Drivers can be installed at A40 and A41. A terminator network must be installed at A42 and a driver network must be installed at A28. If mode 2 will not be used, TTL driver networks can be used at A26 and A27.

DATA POLARITY AT J1: Negative true. The polarity of Port 3 control outputs depends on the type of driver installed at A28.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} *= & \text { Default } \\ & \text { connection } \end{aligned}$ | 53-55* | 54-55 | Enable output at $8226^{\circ} \mathrm{S}$ |
|  | $\begin{aligned} & 75-77^{*} \\ & \text { and } \\ & 64-73^{*} \end{aligned}$ | 74-77 | Connects Port 3, bit 3 to 55 INTRO. |
|  |  | 58-67* | Connects $\mathrm{ACK}_{\mathrm{A}} /$ input (J1-30) to bit 6 of Port 3. |
|  | 56-65* | 5¢-73 | Connects bit 7 of Port 3 ( $\mathrm{OBF}_{\mathrm{A}} /$ ) to J1-18. |

PORT RESTRICTIONS - PORT 2: None; Port 2 can be in mode 0 or mode 1, input or output.

PORT 3: Port 3 bits perform the following dedicated functions:

- Bits 0,1 and 2 - Dedicated to the control of Port 2 if Port 2 is in mode 1 .
- Bit 3-55 INTRO (interrupt request) output for Port 1.
- Bits 4 and 5 - Can be used as input or output; both have same direction.
- Bit 6 - ACK/ (acknowledge) input for Port 1.
- Bit 7 - OBF/ (output buffer full) output for Port 1.

TABLE 4-15. PORT 4, MODE 1 LATCHED OUTPUT CONFIGURATION

PORT A ADDRESS: $\quad \mathrm{X} 4, \quad$ CONTROL REGISTER ADDRESS: $\quad \mathrm{X} 7$
CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 1 | 0 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS:
Two Intel 8226/16 Bidirectional Bus Drivers can be installed at A45 and A46. A terminator network must be installed at A33 and a driver network must be installed at A47. If mode 2 will not be used at A3l and A32.

DATA POLARITY AT J2: Negative true. The polarity of Port 6 control outputs depends on the type of driver installed at A47.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| ${ }^{*}=\begin{aligned} & \text { Default } \\ & \text { connection } \end{aligned}$ | 83-85* | 84-85 | Enable outputs at $8226{ }^{\text { }} \mathrm{s}$ |
|  | $\begin{aligned} & 78-80^{*} \\ & \text { and } \\ & 9 \cdot 4-103^{*} \end{aligned}$ | 79-80 | Connects Port 6, bit 3 to 55 INTR 2. |
|  |  | 87-96* | Connects $\mathrm{ACK}_{\mathrm{A}} /$ input (J2-30) to bit 6 of Port 6. |
|  | 86-95* | 85-103 | Connects bit 7 of Port 6 $\left(\mathrm{OBF}_{\mathrm{A}} /\right)$ to $\mathrm{J} 2-18$. |

PORT RESTRICTIONS - PORT 5: None; Port 5 can be in mode 0 or mode 1, input or output.

PORT 6: Port 6 bits perform the following dedicated functions:

- Bits 0, 1 and 2 - Dedicated to the control of Port 5 if Port 5 is in mode 1.
- Bit 3-55 INTR 2 (interrupt request) output for Port 4 .
- Bits 4 and 5 - Can be used as input or output; both have same direction.
- Bit 6 - ACK/ (acknowledge) input for Port 4.
- Bit 7 - OBF/(output buffer full) output for Port 4.

PORT 1 ADDRESS: X8, CONTROL REGISTER ADDRESS: XB
CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 1 | 0 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS:
Two Intel 8226/16 Bidirectional Bus drivers can be installed at A50 and A51. A terminator network must be installed at A52 and a driver network must be installed at A37. If mode 2 will not be used, TTL driver networks can be used at A35 and A36.

DATA POLARITY AT J1: Negative true. The polarity of Port 3 control outputs depends on the type of driver installed at A37.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $\text { * }=\begin{aligned} & \text { Default } \\ & \text { connection } \end{aligned}$ | 109-111* | 110-111 | Enable output at $8226^{\text { }}$ S |
|  | $\begin{aligned} & 124-129^{*} \\ & \text { and } \\ & 104-106^{*} \end{aligned}$ | 105-106 | Connects Port 3, bit 3 to 55 INTR 0 . |
|  |  | 113-117* | Connects $\mathrm{ACK}_{\mathrm{A}} /$ input (J1-30) to bit 6 of Port A. |
|  | 112-116* | 112-129 | Connects bit 7 of Port A ( $\mathrm{OBF}_{\mathrm{A}} /$ ) to J1-18. |

PORT RESTRICTIONS - PORT 9: None; Port 9 can be in mode 0 or mode 1, input or output.

PORT A: Port A bits perform the following dedicated functions:

- Bits 0, 1 and 2 - Dedicated to the control of Port 9 if Port 9 is in mode 1.
- Bit 3-55 INTRO (interrupt request) output for Port 8.
- Bits 4 and 5 - Can be used as input or output; both have same direction.
- Bit 6 - ACK/ (acknowledge) input for Port 8.
- Bit 7 - OBF/ (output buffer full) output for Port 8.

PORT 1 ADDRESS: X0, CONTROL REGISTER ADDRESS: X3 CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 1 | X | X |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: Two Intel 8226/16 Bidirectional Bus Drivers must be installed at A40 and A41. A terminator network must be installed at $A 42$ and a driver network must be installed at A28.

DATA POLARITY AT J1: Negative true. The polarity of Port 3 control output depends on the type of driver installed at A28.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} *= & \text { Default } \\ & \text { connection } \end{aligned}$ |  | 53-55* | Allows ACK $_{A} /$ input of Port 3 to control 8226 direction mode. |
|  | $\begin{aligned} & 64-73^{*} \\ & \text { and } \\ & 75-77^{*} \end{aligned}$ | 74-77 | Connects Port 3, bit 3 to 55 INTRO. |
|  |  | 59-58* | Connects $\mathrm{STB}_{\mathrm{A}} /$ input (J1-26) to bit 4 of Port 3. |
|  | $\begin{aligned} & 58-67^{*} \\ & \text { and } \\ & 61-70^{*} \end{aligned}$ | 58-70 | Connects bit 5 of Port 3 ( $\mathrm{IBF}_{\mathrm{A}}$ ) to J1-24. |
|  |  | 57-66* | Connects $\mathrm{ACK}_{\mathrm{A}} /$ input (J1-30) to bit 6 of Port 3. |
|  | 55-65* | 56-73 | Connects bit 7 of Port 3 ( $\mathrm{OBF}_{\mathrm{A}}$ ) to J1-18. |

PORT RESTRICTIONS - PORT 2: None.
PORT 3: Port 3 bits perform the following dedicated functions:

- Bit 0-Cannot be used.
- Bits 1 and 2 - Can both be used in either input or output if Port 2 is in mode 0 .
- Bit 3-55 INTRO (interrupt request) output for Port 1.
- Bit 4 - STB/ (strobe) input for Port 1.
- Bit 5 - IBF (input buffer full) output for port 1.
- Bit 6 - ACK/ (acknowledge) input for Port 1.
- Bit 7 - OBF/ (output buffer full) output for Port 1.

TABLE 4-18. PORT 4, MODE 2 BIDIRECTIONAL CONFIGURATION

PORT 4 ADDRESS: X 4, CONTROL REGISTER ADDRESS: X 7
CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 1 | X | X |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: Two Intel 8226/16 Bidirectional Bus Drivers must be installed at A45 and A46. A terminator network must be installed at A33 and a driver network must be installed at A47.

DATA POLARITY AT J2: Negative true. The polarity of Port 6 control outputs depends on the type of driver used at A47.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & *= \text { Default } \\ & \text { connection } \end{aligned}$ |  | $83-85 *$ | Allows $\mathrm{ACK}_{\mathrm{A}}$ / output of Port 6 to control 8226 direction mode. |
|  | $\begin{aligned} & 94-103^{*} \\ & \text { and } \\ & 78-80^{*} \end{aligned}$ | 79-80 | Connects Port 6, bit 3 to 55 INTR 2. |
|  |  | 89-98* | Connects $\mathrm{STB}_{\mathrm{A}} /$ input (J2-26) to bit 4 of Port 6. |
|  | $\begin{aligned} & 88-97^{*} \\ & \text { and } \\ & 91-100^{*} \end{aligned}$ | 88-100 | Connects bit 5 of Port 6 $\left(\mathrm{IBF}_{\mathrm{A}}\right)$ to $\mathrm{J} 2-24$. |
|  |  | 87-96* | Connects $\mathrm{ACK}_{\mathrm{A}} /$ input (J2-30) to bit 6 of Port 6. |
|  | 86-95* | 85-103 | Connects bit 7 of Port 6 ( $\mathrm{OBF}_{\mathrm{A}}$ ) to J2-18. |

PORT RESTRICTIONS - PORT 5: None.

PORT 6: Port 6 performs the following dedicated functions:

- Bit 0 - Can be used to control bits on Serial I/O Interface; cannot be used otherwise.
- Bits 1 and 2 - Can both be used as either input or output if Port 5 is in mode 0 .
- Bit 3-55 INTR 2 (interrupt request) output for Port 4.
- Bit 4 - STB/ (strobe) input for Port 4.
- Bit 4 - IBF (input buffer full) output for Port 4.
- Bit 6 - ACK/ (acknowledge) input for Port 4.
- Bit 7 - OBF/ (output buffer full) output for Port 4.

```
PORT 7 ADDRESS: X8, CONTROL REGISTER ADDRESS: XB
CONTROL WORD FORMAT: }\begin{array}{llllllllll}{7}&{6}&{5}&{4}&{3}&{2}&{1}&{0}
DRIVER/TERMINATION NETWORKS: Two Intel 8226/16 Bidirectional Bus
                                    Drivers must be installed at A50 and
                                    A51. A terminator network must be
                                    installed at A52 and a driver network
                    must be installed at A37.
DATA POLARITY AT J 3: Negative true. The polarity of Port 3 control
            output depends on the type of driver installed
            at A37.
JUMPER ACTION
                DELETE
            ADD
                                    EFFECT
* = Default
    connection
```

ADD

109-111*
Allows $\mathrm{ACK}_{\mathrm{A}}$ /input of Port 3 to control 8226 direction mode.

124-129* 105-106 Connects Port A, bit 3 to and 104-103*

115-119* Connects $\mathrm{STB}_{\mathrm{A}}$ / input (J1-26) to bit 4 of Port 3.

114-118* 114-125 Connects bit 5 of Port A and 121-126*

113-117* Connects $\mathrm{ACK}_{\mathrm{A}}$ / input (J1-30) to bit 6 of Port A.
112-116* 112-129 Connects bit 7 of Port A $\left(\mathrm{OBF}_{\mathrm{A}} /\right)$ to $\mathrm{J} 1-18$.

```
PORT RESTRICTIONS - PORT 9: None.
Port A: Port 3 bits perform the following dedicated functions:
- Bit 0 - Cannot be used.
- Bits 1 and 2 - Can both be used in either input or output if Port 9 is in mode 0 .
- Bit 3 - INTR (interrupt request) output for Port 8.
- Bit 4 - STB/ (strobe) input for Port 8.
- Bit 5 - IBF (input buffer full) output for Port 8.
- Bit 6 - ACK/ (acknowledge) input for Port 8.
- Bit 7 - OBF/ (output buffer full) output for Port 8.
```

4.4.2 PORTS 2,5 AND 8 (8255A PORT B)

Ports $2(5,8)$ can be programmed for input or output in either
mode 0 or mode 1. If Port $2(5,8)$ is to be used for input, in either mode, terminator networks must be installed in the sockets at $A 43(34,53)$ and A29 $(48,38)$. If Port $2(5,8)$ is to be used for output, in either mode, driver networks must be installed in the sockets at $\mathrm{A} 43(34,53)$ and A29 $(48,38)$. The four potential configurations for Port $2(5,8)$ are summarized in the following tables:

PORT 2(5) CONFIGURATIONS

Mode

1. Mode 0
2. Mode 0
3. Mode 1
4. Mode 1

Direction
Input
Output (Latched)
Input (Strobed)
Output (Latched)

TABLES

| Group 1 |  | Group 2 |  |
| :--- | :--- | :--- | :--- |
|  |  |  | Group 3 |
| $4-20$ |  | $4-21$ |  |
| $4-23$ |  | $4-22$ |  |
| $4-26$ |  | $4-27$ |  |
| $4-29$ |  | $4-30$ |  |
| $4-25$ |  |  |  |
|  |  | $4-31$ |  |

TABLE 4-20. PORT 2, MODE 0 INPUT CONFIGURATION
PORT 2 ADDRESS: X1, CONTROL REGISTER ADDRESS: X3
CONTROL WORD FORMAT:

TABLE 4-21. PORT 5, MODE 0 INPUT CONFIGURATION


TABLE 4-22. PORT 8, MODE 0 INPUT CONFIGURATION

```
PORT 8 ADDRESS: X9, CONTROL REGISTER ADDRESS: XB
CONTROL WORD FORMAT: }\begin{array}{lllllllllll}{7}&{6}&{5}&{4}&{3}&{2}&{2}&{1}&{0}
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & & & & & 0 & 1 & \\
\hline
\end{tabular}
DRIVER/TERMINATION NETWORKS: Termination networks must be installed
                                at A53 and A38.
DATA POLARITY AT J3: Positive true.
JUMPER ACTION: None, other than to connect the data path between
    Port 8 and the termination networks at A53 and A38.
PORT RESTRICTIONS - PORT 7: None
    PORT 9: None; Port 9 can be in mode 0, input or
                                    output unless Port 7 is in mode 1 or
                                    mode 2.
```

TABLE 4-23. PORT 2, MODE 0 LATCHED OUTPUT CONFIGURATION

PORT 2 ADDRESS: X 1, CONTROL REGISTER ADDRESS: X 3

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$


DRIVER/TERMINATION NETWORKS: Driver networks must be installed at A43 and A29.

JUMPER ACTION: None, other than to connect the data path between Port 2 and the drivers at A43 and A29.

PORT RESTRICTIONS - PORT 1: None

Port 2: None, Port 3 can be in mode 0 input or output, unless Port 1 is in mode 1 or mode 2.

TABLE 4-24. PORT 5, MODE 0 LATCHED OUTPUT CONFIGURATION

```
PORT 5 ADDRESS: X5, CONTROL REGISTER ADDRESS: X7
CONTROL WORD FORMAT: }
    \begin{array} { | l | l | l | l | l | l | l | l | } { \hline 1 } & { } & { } & { } & { } & { 0 } & { 0 } & { } \\ { \hline } \end{array}
DRIVER/TERMINATION NETWORKS: Driver networks must be installed
    at A34 and A48.
DATA POLARITY AT J2: Negative true, assuming inverting drivers
                        are used at A34 and A48.
JUMPER ACTION: None, other than to connect the data path between
    Port 5 and the drivers at A34 and A48.
PORT RESTRICTIONS - PORT 4: None
    PORT 6: None; Port 6 can be in mode 0, input
        or output, unless Port 4 is in mode 1
        or mode 2.
```

TABLE 4-25. PORT 8, MODE 0 LATCHED OUTPUT CONFIGURATION

PORT 8 ADDRESS: X9, CONTROL REGISTER ADDRESS: XB


DRIVER/TERMINATION NETWORKS: Driver networks must be installed at A53 and A38.

JUMPER ACTION: None, other than to connect the data path between Port 8 and the drivers at A53 and A38.

PORT RESTRICTIONS - PORT 7: None
PORT 9: None, Port 9 can be in mode 0 input or output, unless Port 7 is in mode 1 or mode 2 .

TABLE 4-26. PORT 2, MODE 1 STROBED INPUT CONFIGURATION

PORT 2 ADDRESS: X1, CONTROL REGISTER ADDRESS: X3

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$


DRIVER/TERMINATION NETWORKS: $\quad$| Terminator networks must be installed |
| :--- |
| at A42, A43 and A29. A driver network |
| must be installed at A28. |

PORT RESTRICTIONS - PORT 1: None
PORT 2: Port 3 bits perform the following dedicated functions:

- Bit 0 - INTR (interrupt request) output for Port 2.
. Bit 1 - IBF (input buffer full) output for Port 2.
- Bit 2 - STB/ (strobe) input for Port 2.
- Bit 3 - If Port 1 is in mode 0, bit 3 can be input or output; otherwise bit 3 is reserved.
- Bits 4 to 7 - Can be input or output if Port 1 is in mode 0 or in some mode combinations where Port 1 is in mode 1. These bits are always reserved when Port 1 is in mode 2.

TABLE 4-27. PORT 5, MODE 1 STROBED INPUT CONFIGURATION

PORT 5 ADDRESS: X5, CONTROL REGISTER ADDRESS: X7

CONTROL WORD FORMAT: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



DRIVER/TERMINATION NETWORKS: Termination networks must be installed at A33, A34 and A48. A driver network must be installed at A47.

DATA POLARITY AT J2: Positive true. The polarity of Port 3 control outputs depends on the type of driver at A47.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} *= & \text { Default } \\ & \text { connection } \end{aligned}$ | $\begin{aligned} & 99-90^{*} \\ & \text { and } \\ & 91-100^{*} \end{aligned}$ | 91-90 | Connects bit 0 of Port 6 to 55 INTR 3. |
|  |  | 92-101* | Connects bit 1 of Port 6 $\left(\mathrm{IBF}_{\mathrm{B}}\right)$ to $\mathrm{J} 2-22$. |
|  | $\begin{aligned} & 93-102^{*} \\ & \text { and } \\ & 86-95^{*} \end{aligned}$ | 93-95 | Connects $\mathrm{STB}_{\mathrm{B}} /$ input ( $\mathrm{J} 2-32$ ) to bit 2 of Port 6. |

PORT RESTRICTIONS - PORT 4: None
PORT 6: Port 6 bits perform the following dedicated functions:

- Bit 0 - INTR (interrupt request) output for Port 5.
- Bit 1 - IBF (input buffer full) output for Port 5 .
- Bit 2 - STB/ (strobe) input for Port 5.
- Bit 3 - If Port 4 is in mode 0, bit 3 can be input or output; otherwise bit 3 is reserved.
- Bits 4 to 7 - Can be input or output if Port 4 is in mode 0 or in some mode combinations where Port 4 is in mode 1. These bits are always reserved when Port 4 is in mode 2.

TABLE 4-28. PORT 8, MODE 1 STROBED INPUT CONFIGURATION

PORT 8*ADDRESS: X9, CONTROL REGISTER ADDRESS: XB
CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$


DRIVER/TERMINATION NETWORKS:
Terminator networks must be installed at A52, A53 and A38. A driver network must be installed at A37.

DATA POLARITY AT J3: Positive true. The polarity of Port 9 control outputs depends on the type of driver at A37.

| JUMPER ACTION: | DELETE | $\underline{\text { ADD }}$ | EFFECT |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} *= & \text { Default } \\ & \text { connection } \end{aligned}$ | $\begin{aligned} & 120-125^{*} \\ & \text { and } \\ & 121-126^{*} \end{aligned}$ | 121-120 | Connects Port 9, bit 0 to 55 INTR 5. |
|  |  | 122-127* | Connects bit 1 of Port 9 $\left(\mathrm{IBF}_{\mathrm{B}}\right)$ to J3-22. |
|  | $\begin{gathered} 123-128^{*} \\ \text { and } \\ 112-116^{*} \end{gathered}$ | 123-116 | Connects $\mathrm{STB}_{\mathrm{B}} /$ input (J3-32) to bit 2 of Port 9 . |

PORT RESTRICTIONS - PORT 7: None

PORT 9: Port 9 bits perform the following dedicated functions:

- Bit 0 - INTR (interrupt request) output for Port 8.
- Bit 1 - IBF (input buffer full) output for Port 8.
- Bit 2 - STB/ (strobe) input for Port 8.
- Bit 3 - If Port 7 is in mode 0, bit 3 can be input or output; otherwise bit 3 is reserved.
- Bits 4 to 7 - Can be input or output if Port 7 is in mode 0 or in some mode combinations where Port 1 is in mode 1. These bits are always reserved when Port 7 is in mode 2.

TABLE 4-29. PORT 2, MODE 1 LATCHED OUTPUT CONFIGURATION

PORT 2 ADDRESS: X1, CONTROL REGISTER ADDRESS: X3

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 |  |  |  |  | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



PORT RESTRICTIONS - PORT 1: None

PORT 2: Port 3 bits perform the following dedicated functions:

- Bit 0 - INTR (interrupt request) input for Port 2.
- Bit 1 - OBF/ (output buffer full) output for Port 2.
- Bit 2 - ACK/ (acknowledge) input for Port 2.
- Bit 3 - If Port 1 is in mode 0, bit 3 can be input or output; otherwise bit 3 is reserved.
- Bits 4 to 7 - Can be input or output if Port 1 is in mode 0 or in some combinations where Port 1 is in mode 1. These bits are always reserved when Port 1 is in mode 2.

TABLE 4-30. PORT 5, MODE 1 LATCHED OUTPUT CONFIGURATION

PORT 5 ADDRESS: X5, CONTROL REGISTER ADDRESS: X7
CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$


DRIVER/TERMINATION NETWORKS: Driver networks must be installed at A47, A34 and A48. A terminator network must be installed at A33.

DATA POLARITY AT J2: Negative true, assuming that inverting drivers are used at A47, A34 and A48.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} *= & \text { Default } \\ & \text { connection } \end{aligned}$ | $\begin{aligned} & 90-99^{*} \\ & \text { and } \\ & 91-100^{*} \end{aligned}$ | 91-90 | Connects bit 0 of Port 6 to 55 INTR 3. |
|  |  | 92-10 ${ }^{*}$ | $\begin{aligned} & \text { Connects bit } 1 \text { of Port } 6 \\ & \left(\mathrm{OBF}_{\mathrm{B}}\right) \text { to } \mathrm{J} 2-22 \text {. } \end{aligned}$ |
|  | $93-102^{*}$ and | 93-95 | Connects $\mathrm{ACK}_{\mathrm{B}} /$ input (J2-32) to bit 2 of Port 6. |

PORT RESTRICTIONS - PORT 4: None
PORT 6: Port 6 bits perform the following dedicated functions:

- Bit 0 - INTR (interrupt request) output for Port 5.
- Bit 1 - OBF/ (output buffer full) output for Port 5.
- Bit 2 - ACK/ (acknowledge) input for Port 5.
- Bit 3 - If Port 4 is in mode 0, bit 3 can be input or output; otherwise bit 3 is reserved.
- Bits 4 to 7 - Can be input or output if Port 4 is in mode 0 or in some combinations where Port 4 is in mode 1. These bits are always reserved when Port 4 is in mode 2.

TABLE 4-31. PORT 8, MODE 1 LATCHED OUTPUT CONFIGURATION


### 4.4.3 PORTS 3, 6 AND 9 (8255A PORT C)

The use of Port $3(6,9)$ depends on the modes programmed for Ports $1(4,7)$ and $2(5,8)$. It can be implemented as an 8 -bit input or output data path or as two 4 -bit I/O paths only if both Port $1(4,7)$ and Port $2(5,8)$ are programmed for mode 0. If Port $1(4,7)$ is in either mode 1 or mode 2 or if Port $2(5,8)$ is in mode 1 , various individual Port $3(6,9)$ bits are available while the other Port $3(6,9)$ bits are either dedicated to control functions or are unavailable for any purpose.

Tables 4-32 through 4-43 specify the use of Port $3(6,9)$ bits as separate pairs of 4-bit I/O ports. As such, the two halves of Port $3(6,9)$ can both operate as input or output ports or they can have separate direction characteristics. The two halves are referred to as lower (bits 0 to 3 ) and upper (bits 4 to 7).

When Port $1(4,7)$ is in mode 1 , it uses bit 3 of Port $3(6,9)$ and two upper bits of Port $3(6,9)$ for control functions. When Port $1(4,7)$ is in mode 2 , it uses bit 3 of Port $3(6,9)$ and all four upper bits of Port $3(6,9)$ for control functions. Similarly, when Port $2(5,8)$ is in mode 1 , it uses bit 0 of Port $3(6,9)$ and two lower bits from Port 3(6,9) for control.

Table 4-44 summarizes the use of Port 3 bits for control by Ports 1 and 2. Tables 4-45 and 4-46 serve the same purpose for Ports 6 and 9. These tables can be used as final check lists to verify the correct wiring of Port 3, Port 6 and Port 9 control bits.

TABLE 4-32. PORT 3 (LOWER) MODE 0 INPUT CONFIGURATION

PORT 3 ADDRESS: X2, CONTROL REGISTER ADDRESS: X3

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 |  |  | 0 |  | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: A termination network must be installed at A28.

DATA POLARITY AT J1: Positive true.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} *= & \text { Default } \\ & \text { connection } \end{aligned}$ |  | 61-70* | Connects bit 0 to J1-24. |
|  |  | 62-71* | Connects bit 1 to J1-22. |
|  |  | 63-72* | Connects bit 2 to J1-20. |
|  |  | 64-73* | Connects bit 3 to J1-18. |

```
PORT RESTRICTIONS - PORT 1: Port 1 must be in mode 0 for all
    four bits to be available.
    PORT 2: Port 2 must be in mode 0 for all
        four bits to be available.
```

TABLE 4-33. PORT 6 (LOWER) MODE 0 INPUT CONFIGURATION

PORT 6 ADDRESS: $\mathrm{X} 6, \quad$ CONTROL REGISTER ADDRESS: X 7

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 |  |  | 0 |  | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: A termination network must be installed at A47.

DATA POLARITY AT J2: Positive true.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} *= & \text { Default } \\ & \text { connection } \end{aligned}$ |  | 91-100* | Connects bit 0 to J J2-24. |
|  |  | 92-101* | Connects bit 1 to J2-22. |
|  |  | 93-102* | Connects bit 2 to J2-20. |
|  |  | 94-103* | Connects bit 3 to J2-18. |

PORT RESTRICTION - PORT 4: Port 4 must be in mode 0 for all four bits to be available.

PORT 5: Port 5 must be in mode 0 for all four bits to be available.

TABLE 4-34. PORT 9 (LOWER) MODE 0 INPUT CONFIGURATION

PORT 9 ADDRESS: XA, CONTROL REGISTER ADDRESS: XB

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 |  |  | 0 |  | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: A termination network must be installed at A37.

DATA POLARITY AT J3: Positive true.
$\begin{array}{llll}\text { JUMPER ACTION: } & \text { DELETE } & \text { ADD } & \text { EFFECT } \\ \text { * } \begin{array}{l}\text { Default } \\ \text { connection }\end{array} & & 121-126^{*} & \begin{array}{l}\text { Connects bit } 0 \text { to } \\ \text { J3-24. }\end{array}\end{array}$
122-127* Connects bit 1 to J3-22.

123-128* Connects bit 2 to J3-20.

124-129* Connects bit 3 to J3-18.

PORT RESTRICTIONS - PORT 7: Port 7 must be in mode 0 for all four bits to be available.

PORT 9: Port 9 must be in mode 0 for all four bits to be available.

TABLE 4-35. PORT 3 (UPPER) MODE 0 INPUT CONFIGURATION

PORT 3 ADDRESS: $\mathrm{X} 2, \quad$ CONTROL REGISTER ADDRESS: X 3

CONTROL WORD FORMAT: \begin{tabular}{c}
7 <br>
\hline

 

\hline 1 \& 6 \& 5 \& 4 \& 3 \& 2 \& 1 \& 0 <br>
\hline
\end{tabular}

DRIVER/TERMINATION NETWORKS: A termination network must be installed at A42.

DATA POLARITY AT J1: Positive true.


PORT RESTRICTIONS - PORT 1: Port 1 must be in mode 0 for all four bits to be available.

PORT 2: Port 2 must be in mode 0 for all four bits to be available.

TABLE 4-36. PORT 6 (UPPER) MODE 0 INPUT CONFIGURATION

PORT 6 ADDRESS: X 6, CONTROL REGISTER ADDRESS: X 7

| CONTROL WORD FORMAT: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 |  | 1 | 0 |  |  |

DRIVER/TERMINATION NETWORKS: A termination network must be installed at A33.

DATA POLARITY AT J2: Positive true

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} *= & \text { Default } \\ & \text { connection } \end{aligned}$ |  | 115-119* | $\begin{aligned} & \text { Connects bit } 4 \\ & \text { J2-26. } \end{aligned}$ |
|  |  | 114-118* | Connects bit 5 to J2-28. |
|  |  | 113-117* | Connects bit 6 to J2-30. |
|  |  | 112-116* | Connects bit 7 to J2-32. |

PORT RESTRICTION - PORT 4: Port 4 must be in mode 0 for all four bits to be available.

PORT 5: Port 5 must be in mode 0 for all four bits to be available.

TABLE 4-37. PORT 9 (UPPER) MODE 0 INPUT CONFIGURATION

PORT 9 ADDRESS: XA, CONTROL REGISTER ADDRESS: XB

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 |  | 1 | 0 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: A termination network must be installed at A52.

DATA POLARITY AT J3: Positive true.

JUMPER ACTION: $\underline{\text { DELETE ADD } \quad \underline{E F F E C T}}$

* $=$ Default $89-98^{*} \quad$ Connects bit 4 to connection J3-26.

88-97* Connects bit 5 to J3-28.

87-96* Connects bit 5 to J3-30.

86-95* Connects bit 7 to J3-32.

```
PORT RESTRICTIONS - PORT 7: Port 7 must be in mode 0 for all four
    bits to be available.
    PORT 8: Port 8 must be in mode 0 for all four
    bits to be available.
```

TABLE 4-38. PORT 3 (LOWER) MODE 0 LATCHED OUTPUT CONFIGURATION


TABLE 4-39. PORT 6 (LOWER) MODE 0 LATCHED OUTPUT CONFIGURATION

PORT 6 ADDRESS: X6, CONTROL REGISTER ADDRESS: X7

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 |  |  | 0 |  | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: A driver network must be installed at A47.

DATA POLARITY AT J2: Negative true, assuming inverting drivers are used at A47.


PORT RESTRICTIONS - PORT 4: Port 4 must be in mode 0 for all four bits to be available.

PORT 5: Port 5 must be in mode 0 for all four bits to be available.

TABLE 4-40. PORT 9 (LOWER) MODE 0 LATCHED OUTPUT CONFIGURATION

PORT 9 ADDRESS: XA, CONTROL REGISTER ADDRESS: XB
CONTROL WORD FORMAT:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 |  |  | 0 |  | 0 |

DRIVER/TERMINATION NETWORKS: A driver network must be installed at A37.

DATA POLARITY AT J1: Negative true, assuming inverting drivers are used at A37.

JUMPER ACTION: DELETE $\underline{\text { ADD }}$ EFFECT

* $=$ Default
connection

121-126* Connects bit 0 to J3-24.

122-127* Connects bit 1 to J3-22.

123-128* Connects bit 2 to J3-20.

124-129* Connects bit 3 to J3-18.

PORT RESTRICTION - PORT 7: Port 7 must be in mode 0 for all four bits to be available.

PORT 8: Port 8 must be in mode 0 for all four bits to be available.

TABLE 4-41. PORT 3 (UPPER) MODE 0 LATCHED OUTPUT CONFIGURATION

PORT 3 ADDRESS: $\mathrm{X} 2, \quad$ CONTROL REGISTER ADDRESS: $X 7$

CONTROL WORD FORMAT: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

| 1 | 0 | 0 |  | 0 | 0 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: A driver network must be installed at A42.

DATA POLARITY AT J1: Negative true, assuming inverting drivers are used at A42.

| JUMPER ACTION: | DELETE | ADD | EFFECT |
| :---: | :---: | :---: | :---: |
| $*=\begin{aligned} & \text { Default } \\ & \text { connection } \end{aligned}$ |  | 59-68* | Connects bit 4 to J1-26. |
|  |  | 58-67* | Connects bit 5 to J1-28. |
|  |  | 57-66* | Connects bit 6 to J1-30. |
|  |  | 56-65* | Connects bit 7 to J1-32. |

PORT RESTRICTIONS - PORT 1: Port 1 must be in mode 0 for all four bits to be available.

PORT 2: Port 2 must be in mode 0 for all four bits to be available.

TABLE 4-42. PORT 6 (UPPER) MODE 0 LATCHED OUTPUT CONFIGURATION

PORT 6 ADDRESS: $\mathrm{X} 6, ~$ CONTROL REGISTER ADDRESS: X 7

CONTROL WORD FORMAT: $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 |  | 0 | 0 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DRIVER/TERMINATION NETWORKS: A driver network must be installed at A33.

DATA POLARITY AT J2: Negative true, assuming inverting drivers are used at A33.


PORT RESTRICTIONS - PORT 4: Port 4 must be in mode 0 for all four bits to be available.

PORT 5: Port 5 must be in mode 0 for all four bits to be available.

TABLE 4-43. PORT 9 (UPPER) MODE 0 LATCHED OUTPUT CONFIGURATION

```
PORT 9 ADDRESS: XA, CONTROL REGISTER ADDRESS: XB
CONTROL WORD FORMAT: }\begin{array}{lllllllllll}{7}&{6}&{5}&{4}&{3}&{2}&{1}
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 0 & 0 & & 0 & 0 & & \\
\hline
\end{tabular}
DRIVER/TERMINATION NETWORKS: A driver network must be
                        installed at A52.
DATA POLARITY AT J3: Negative true, assuming inverting drivers
    are used at A52.
JUMPER ACTION: SELETE LDD EFFECT
* = Default
    connection
    115-119* Connects bit 4 to
                J3-26.
        114-118* Connects bit 5 to
                                    J3-28.
        113-117* Connects bit }6\mathrm{ to
                J3-30.
            112-116* Connects bit 7 to
                J3-32.
PORT RESTRICTIONS - PORT 7: Port 7 must be in mode 0 for all
        four bits to be available.
    PORT 8: Port 8 must be in mode 0 for all
        four bits to be available.
```

| $\begin{aligned} & \text { PORT } 3 \\ & \text { BIT \# } \end{aligned}$ | PORT 1 <br> MODE | PORT 2 MODE | FUNCTION | JUMPER <br> ACTION |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - | 1-I/O | $\begin{aligned} & \text { Provides } \mathrm{INTR}_{\mathrm{B}} \\ & \text { to } 55 \text { INTR } 1 \end{aligned}$ | Delete 60-69* Delete 61-70* Add 60-61 |
| 0 | 2-B | O-I/O | Cannot be used; no drivers/terminators available | Delete 61-70* |
| 1 | - | 1-I | Provides $\mathrm{IBF}_{\mathrm{B}}$ output to J1-22 | Add 32-71* |
| 1 | - | 1-0 | Provides $\mathrm{OBF}_{\mathrm{B}}$ outpat to J1-22 | Add 62-71* |
| 2 | - | 1-I | Provides STB input from J1-32 | Delete 63-72* Delete 56-65* Add 63-65 |
| 2 | - | 1-0 | Provides $\mathrm{ACK}_{\mathrm{B}} /$ input from J1-32 | Delete 63-72* Delete 56-65* Add 63-65 |
| 3 | 1-I/O | - | Provides INTR $_{\mathrm{A}}$ to 55 INTRO | Delete 64-73* Delete 75-77* Add 74-77 |
| 3 | $2-B$ | - | Provides $\mathrm{INTR}_{\mathrm{A}}$ to 55 INTRO | $\begin{aligned} & \text { Delete } 64-73^{*} \\ & \text { Delete } 75-77^{*} \\ & \text { Add } 74-77 \end{aligned}$ |
| 4 | 1-I | - | Provides STB $_{A} /$ <br> input from J1-26 | Add 59-68* |
| 4 | 2-B | - | Provides $\mathrm{S}^{\prime} \mathrm{TB}_{\mathrm{A}} /$ <br> input from J1-26 | Add 59-68* |
| 5 | 1-I | -- | Provides $I_{B F}{ }^{\prime} /$ output to J1-18 | Delete 64-73* Delete 58-67* Add 58-73 |
| 5 | $2-B$ | - | Provides $\mathrm{IBF}_{\mathrm{A}}$ output to J1-24 | Delete 61-70* Delete 58-67* Add 58-70 |
| 6 | 1-0 | - | Provides $\mathrm{ACK}_{\mathrm{A}}$ / input from J1-30 | Add 57-66* |

(Table continued on next page)

TABLE 4-44. PORT 3 RESTRICTION SUMMARY (Continued)

| $\begin{aligned} & \text { PORT } 3 \\ & \text { BIT \# } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { PORT } 1 \\ & \text { MODE } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { PORT } 2 \\ & \text { MODE } \\ & \hline \end{aligned}$ | FUNCTION | JUMPER ACTION |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 2-B | - | Provides $\mathrm{ACK}_{\mathrm{A}}$ / input from J1-30 | Add 57-66* |
| 7 | $0-\mathrm{I} / \mathrm{O}$ | 1-I/O | ```Cannot be used: no drivers/ter- minators available``` | Delete 56-65* |
| 7 | 1-0 | - | Provides $\mathrm{OBF}_{\mathrm{A}}$ output to J1-18 | Delete 56-65* <br> Delete 64-73* <br> Add 56-73 |

```
NOTE 1: If a Port 3 pin is not shown in this table as having a
    prescribed function for certain Port 1/Port 2 modes and if a
    spare driver or termination network is available, that pin
    can be used as an input or output, as determined by the
    driver/terminator availability.
NOTE 2: I = Input
    O = Output
    I/O = Input or Output
    B = Bidirectional
    *Denotes default connection
```

TABLE 4-45. PORT 6 RESTRICTION SUMMARY (PORT 4/PORT 5 CONTROL FUNCTIONS)

| PORT 6 | PORT 4 | PORT 5 | FUNCTION | JUMPER |
| :---: | :---: | :---: | :---: | :---: |
| BIT \# |  |  | FUNCTION |  |
| 0 | - | 1-I/O | $\begin{aligned} & \text { Provides } \mathrm{INTR}_{\mathrm{B}} \\ & \text { to } 55 \text { INTR } 3 \end{aligned}$ | Delete 91-100* Delete 90-99* Add 90-91 |
| 0 | $2-B$ | 0-I/O | Cannot be used; no drivers/terminators available | Delete 91-100* |
| 1 | - | 1-I | Provides IBF $_{B}$ output to J2-22 | Add 92-101* |
| 1 | - | 1-0 | Provides $\mathrm{OBF}_{\mathrm{B}}$ output to J2-22 | Add 92-101* |
| 2 | - | 1-I | Provides STB $_{B}$ input from J2-32 | Delete 93-102* Delete 86-95* Add 93-95 |
| 2 | - | 1-0 | Provides $\mathrm{ACK}_{\mathrm{B}} /$ input from J2-32 | Del.ete 93-102* Delete 86-95* Add 93-95 |
| 3 | 1-I/O | - | Provides INTR $_{A}$ to 55 INTR 2 | Delete 94-103* Delete 78-80* Add 79-80 |
| 3 | $2-B$ | - | Provides INTR $_{\text {A }}$ to 55 INTR 2 | Delete 94-103* Delete 78-80* Add 79-80 |
| 4 | 1-I | - | Provides $\mathrm{STB}_{\mathrm{A}} /$ input from J2-26 | Add 89-98* |
| 4 | $2-B$ | - | Provides STB $_{A} /$ input from J2-26 | Add 89-98* |
| 5 | 1-I | - | Provides $\mathrm{IBF}_{\mathrm{A}}$ output to J2-18 | Delete 94-103* and 88-97* <br> Add 88-103 |
| 5 | $2-B$ | - | Provides $I_{B F}$ output to J2-24 | Delete 91-100* and 88-97* <br> Add 88-100 |

(Table continued on next page)

TABLE 4-45. PORT 6 RESTRICTION SUMMARY
(Continued)

| PORT 6 | PORT 4 | PORT 5 |  | JUMPER |
| :---: | :---: | :---: | :---: | :---: |
| BIT \# | MODE | MODE | FUNCTION | ACTION |
| 6 | 1-0 | - | Provides $\mathrm{ACK}_{\mathrm{A}} /$ input from J2-30 | Add 87-96* |
| 6 | 2-B | - | Provides $\mathrm{ACK}_{\mathrm{A}}$ / input from J2-30 | Add 87-96* |
| 7 | 0-I/O | 1-I/O | Cannot be used; no drivers/terminators available | Delete 86-95* |
| 7 | 1-0 | - | Provides $\mathrm{OBF}_{\mathrm{A}}$ output to J2-18 | Delete 86-95* and 94-103* <br> Add 85-103 |

NOTE 1: If a Port 6 pin is not shown in this table as having a prescribed function for certain Port 4/Port 5 modes and if a spare driver or termination network is available, that pin can be used as an input or output, as determined by the driver/terminator availability.

NOTE 2: $\mathrm{I}=$ Input
$0=$ Output
$\mathrm{I} / \mathrm{O}=$ Input or Output
B = Bidirectional
*Denotes default connection.

TABLE 4-46. PORT 9 RESTRICTION SUMMARY (PORT 1/PORT 2 CONTROL FUNCTIONS)

| PORT 9 | PORT 7 | PORT 8 |  | JUMPER |
| :---: | :---: | :---: | :---: | :---: |
| BIT \# | MODE | MODE | FUNCTION | ACTION |
| 0 | - | 1-I/O | Provides INTR $_{B}$ to 55 INTR 5 | Delete 120-125* <br> Delete 121-126* <br> Add 120-121 |
| 0 | $2-\mathrm{B}$ | 0-I/O | Cannot be used; no drivers/terminators available | Delete 121-126* |
| 1 | - | 1-I | Provides $I_{B F}$ output to J3-22 | Add 122-127* |
| 1 | - | 1-0 | Provides $\mathrm{OBF}_{\mathrm{B}}$ output to J3-22 | Add 122-127* |
| 2 | - | 1-I | Provides STB $_{\mathrm{B}}$ input from J3-32 | Delete 123-128* <br> Delete 112-1.16* <br> Add 123-116 |
| 2 | - | 1-0 | Provides $\mathrm{ACK}_{\mathrm{B}} /$ input from J3-32 | Delete 123-128* <br> Delete 112-116* <br> Add 123-116 |
| 3 | 1-I/O | - | Provides $I N T R_{A}$ to 55 INTR 4 | Delete 124-129* Delete 104-106* Add 105-106 |
| 3 | $2-B$ | - | $\begin{aligned} & \text { Provides INTR } \\ & \text { to } 55 \text { INTR } 4 \end{aligned}$ | Delete 124-129* Delete 104-106* Add 105-106 |
| 4 | 1-I | - | Provides STB $_{A} /$ input from J3-26 | Add 115-119* |
| 4 | $2-B$ | - | Provides STB $_{\mathrm{A}} /$ input from J3-26 | Add 115-119* |
| 5 | 1-I | - | Provides $\mathrm{IBF}_{\mathrm{A}} /$ output to J3-18 | Delete 124-129* Delete 114-118* Add 114-129 |
| 5 | $2-B$ | - | Provides IBF output to J3-24 | Delete 121-126* Delete 114-118* Add 114-126 |
| 6 | 1-0 | - | Provides $\mathrm{ACK}_{\mathrm{A}} /$ input from J3-30 | Add 113-117* |

TABLE 4-46. PORT 9 RESTRICTION SUMMARY
(Continued)

| PORT 9 <br> BIT \# | PORT 7 <br> MODE | PORT 8 <br> MODE | FUNCTION | JUMPER <br> ACTION |
| :---: | :---: | :---: | :---: | :--- |
| 7 | $2-\mathrm{B}$ | - | Provides ACK ${ }^{\prime}$ <br> input from J3-30 | Add 113-117* |

NOTE 1: If a Port 9 pin is not shown in this table as having a prescribed function for certain Port 7/Port 8 modes and if a spare driver or termination network is available, that pin can be used ass an input or output, as determined by the driver/terminator availability.

NOTE 2: I = Input
$0=$ Output
I/O = Input or Output
$\mathrm{B}=$ Bidirectional

* Denotes default connection


### 4.5 INTERRUPT PRIORITY OPTIONS

There are two major considerations in configuring a custom interrupt structure on the $\mathrm{SBC}-519$ :

1) The connection of external and on-board interrupt requests to the eight interrupt priority level inputs (IRO-IR7) on the 8259,
2) The selection of a priority resolution algorithm.

The priority resolution algorithm is selected by programming the 8259 as described in Section 3.3. The selection of interrupt sources for use as interrupt request inputs is made by connecting the appropriate jumper pins as summarized in Table 4-47.

TABLE 4-47. INTERRUPT SOURCE SELECTION

| CONNECT | INTERRUPT REQ. LEVEL (IR- ) |  |  |  |  |  |  |  | INTERRUPT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JUMPER PINS: | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | SOURCE |
| 49-50 | X |  |  |  |  |  |  |  | RTI/ |
| 74-77 |  | X |  |  |  |  |  |  | INTR PORT X 0 |
| No |  |  | X |  |  |  |  |  | EXT INTRO/ |
| Action |  |  |  |  |  |  |  |  |  |
| Required |  |  |  |  |  |  |  |  |  |
| 61-60 |  |  | X |  |  |  |  |  | INTR PORT X1 |
| 79-80 |  |  |  | X |  |  |  |  | INTR PORT X4 |
| 81-80 |  |  |  |  | X |  |  |  | EXT INTR 1/ |
| 91-90 |  |  |  |  | X |  |  |  | INTR PORT X5 |
| 105-106 |  |  |  |  |  | X |  |  | INTR PORT X8 |
| 107-106 |  |  |  |  |  |  | X |  | EXT INTR $2 /$ |
| 121-120 |  |  |  |  |  |  | X |  | INTR PORT X9 |
| No Action Required |  |  |  |  |  |  |  | X | EXT INTR 0/ |

## CHAPTER 5

## SYSTEM INTERFACING

This chapter identifies each of the $\operatorname{SBC}-519^{\prime}$ s external connections and defines all signals on the external system bus.

### 5.1 ELEC'TRICAL CONNECTIONS

The SBC-519 electronics ace mounted on a $12.00 \times 6.75$ inch printed circuit board that requires maximum average DC current at the following levels:


$$
\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \% \quad \mathrm{I}_{\mathrm{CC}}=3.5 \mathrm{~A} \quad \mathrm{I}_{\mathrm{CC}}=1.5 \mathrm{~A}
$$

NOTES: 1 The values assume that optional 220/330 $\Omega$ termination networks being driven low have been installed in the Parallel I/O Interface.
(2)

These values assume that the optional termination networks are not present.

The SBC-519 has five edge connectors, as shown in Figure 5-1. Edge connectors at the top of the module are designed for compatibility with both flat cable and round cable hardware. All parallel I/O functions are paired with an independent signal ground pin (odd pins are ground). This allows flat cable implementation to uilize an alternate signal/ground scheme for reduction of cross talk. Round cables may easily be implemented as twisted pair with an individual ground pin for every return wire.

The Parallel I/O Interface communicates with external I/O devices via three 50-pin double-sided PC edge connectors (J1, J2 and J3), 0.1 inch centers. External devices can be attached to J1, J2 or J3 using any of the following connectors.

NOTE: All pin numbers listed in the following tables refer to numbers printed on the board, not to mating comnector pin positions. When specifying pin numbers for cable harnesses, use caution since SBC-519 pin numbering is not necessarily the same as the connector pin number scieme.

TABLE 5-1. SBC BOARDS COMPATIBLE CONNECTOR HARDWARE

| FUNCTION | \# OF PINS | CENTERS <br> (inches) | CONNECTOR TYPE | VENDOR | VENDOR PART \# | INTEL PART \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARALLEL I/O | 25/50 | 0.1 |  | $\begin{gathered} \text { 3M } \\ \text { 3M } \\ \text { AMP } \\ \text { ANSLEY } \\ \text { SAE } \end{gathered}$ | ```3415-0000 WITH EARS 3415-0001 W/O EARS 88083-1 609-5015 SD6750 SERIES``` | $\begin{gathered} \text { SBC- } 955 \\ \text { (CABLE ASSY.) } \end{gathered}$ |
| SERIAL I/O | 13/26 | 0.1 | FLAT CRIMP | $\begin{gathered} \text { 3M } \\ \text { AMP } \\ \text { ANSLEY } \\ \text { SAE } \end{gathered}$ | $\begin{aligned} & 3462-0001 \text { CRIMP } \\ & 88106-1 \\ & 609-2615 \\ & \text { SD6726 SERIES } \end{aligned}$ | $\begin{gathered} \text { SBC-956 } \\ \text { (CABLE ASSY.) } \end{gathered}$ |
| PARALLEL I/O | 25/50 | 0.1 |  | $\begin{gathered} \text { AMP } \\ \text { VIKING } \\ \text { TI } \end{gathered}$ | $\begin{aligned} & 2-583485-6 \\ & \text { 3VH25/1JV5 } \\ & \text { H312125 } \end{aligned}$ | N/A |
| SERIAL I/O | 13/26 | 0.1 | SOLDERED | $\underset{\text { AIP }}{\text { TI }}$ | $\begin{aligned} & \text { H312113 } \\ & 1-583485-5 \end{aligned}$ | N/A |
| AUXILIARY | 30/60 | 0.1 | SOLDERED | VIKING TI | $\begin{aligned} & \text { 3VH30/1JN5 } \\ & \text { H312130 } \end{aligned}$ | N/A |
| BUS ${ }^{\text {d }}$ | 43/86 | 0.156 |  | $\begin{gathered} \text { CDC } \\ \text { MICRO PLASTICS } \\ \text { ARCO } \\ \text { VIKING } \end{gathered}$ | VPb01E43D00Al <br> MP-0156-43-BW-4 <br> AE443WPl LESS EARS <br> 2VH43/1AV5 | N/A |
| PARALLEL I/0 | 25/50 | 0.1 |  | TI VIKING CDC ITT CANNON | $\begin{aligned} & \text { H311125 } \\ & \text { 3VH25/1JND5 } \\ & \text { VPBO1B25DOOA1 } \\ & \text { EC4A050A1A } \end{aligned}$ | N/A |
| SERIAL I/0 | 13/26 | 0.1 | WIREWRAP | TI | H311113 | N/A |
| AUXILIARY | 30/60 | 0.1 | WIREWRAP | $\begin{gathered} \text { CDC } \\ \text { TI } \end{gathered}$ | $\begin{aligned} & \text { VPBO1B30A00A2 } \\ & \text { H311130 } \end{aligned}$ | MDS-980 |
| Bus | 43/86 | 0.156 |  | $\begin{gathered} \text { CDC } \\ \text { CDC } \\ \text { VIKING } \end{gathered}$ | VFBOLE43DOOAL or VPBOIE43A00A1 2VH43/1AND5 | MDS-985 |
| SBC 201 |  |  | SOLDER TAIL | VIKING | 3VH50/1JN5 | MDS-990 |
| $\begin{aligned} & \text { SBC 508 } \\ & \text { SBC 905, etc. } \end{aligned}$ | 50/100 | 0.1 | SOLDER PAK (RAYCHEM) | CDC | vPB04B50E00AIE | N/A |

Connector heights are not guaranteed to conform to OEM packaging equipment.
Intel OEM and Intellec ${ }^{\text {® }}$ Development System motherboards offer complete mechanical compatibility.

Wirewrap pin lengths are not guaranteed to conform to OEM packaging equipment.
Intel connectors and OEM and Intellec ${ }^{\circledR}$ Development System motherboards offer complete mechanical compatibility.

CDC VPB01 ..., VPB02 ..., VPB04 ..., etc. are identical connectors with different electroplating thicknesses or metal surfaces.

NOTE: See next page for vendor addresses, telephone numbers and TWX numbers.

## vEvDORS ADDRESSES

The following information is for our customers' convenience only. Intel does not represent these vendors, guarantee availability nor continued quality of their products.

| CDC CONNECTOR DIVISION | T\& B/ANSLEY |
| :---: | :---: |
| 31829 W. LaTienda Drive | Subsidiary of Thomas \& Betts Corporation |
| Westlake Village, CA 91361 | 3208 Humbolt Street |
| 213-889-3535 | Los Angeles, CA 90031 |
| TWX 910-494-1224 | 213-223-2331 |
|  | TWX 910-321-3938 |
| VIKING INDUSTRIES, INC. |  |
| 21001 Nordhoff Street | STANFORD APPLIED ENGINEERING, INC. (SAE) |
| Chatsworth, CA 91311 | 340 Martin Avenue |
| 213-341-4330 | Santa Clara, CA 95050 |
| TWX 910-494-2094 | 408-243-9200 |
|  | TWX 910-338-0132 |
| Connector Systems |  |
| TEXAS INSTRUMENTS, INC. | 3M Connectors |
| 34 Forest Street | Electronic Products Division, Bldg. 223-4E |
| Attleboro, MA 02703 | 3M COMPANY |
|  | 3M Center |
| 617-222-2800 | St. Paul, MN 55101 |
|  | 612-733-1110 |
| AMP Incorporated |  |
| P.O. Box 3608 | ITT CANNON ELECTRIC |
| Harrisburg, PA 17105 | 666 East Dyer Road |
| 717-564-0100 | Santa Ana, CA 92702 |
| TWX 510-657-4110 | 800-854-3573 |
|  | 800-432-7063 (in California) |

Tables 5-2, 5-3 and 5-'4 provide pin lists for the J1, J2 and J3 connectors, respectively. The following TTL line drivers and Intel terminators are all compatible with the I/O driver sockets in the Parallel I/O Interface:

| Driver | Characteristic | Sink Current (ma) |
| :--- | :---: | :---: |
| 7438 | I, OC | 48 |
| 7437 | I | 48 |
| 7432 | NI | 16 |
| 7426 | I, OC | 16 |
| 7409 | NI, OC | 16 |
| 7408 | NI | 16 |
| 7403 | I, OC | 16 |
| 7400 | I | 16 |

Note: $\quad$ I $=$ inverting; $N . I .=$ non-inverting OC = open collector

I/O Terminators:
TTL Terminators: $220 \Omega / 330 \Omega$ divider or $1 \mathrm{k} \Omega$ pull up


See Appendix B for schematics

The bidirectional driver circuit consists of a bidirectional
driver and a termination network. The bidirectional drivers compatible with this product are Intel's 8216 (non-inverting) and 8226 (inverting). The termination network is a 14 -pin resistor pack made by many different vendors. The following list is some of the vendors and part numbers which are compatible with this product.

| Company |  | Series |
| :--- | :--- | :--- |
| CTS |  | $760-1$ |
| DALE |  | LDP14-02 |
| BECKMAN | $899-1$ |  |
| SPRAGUE |  | $914 \mathrm{C}-\mathrm{PE}$ |
|  | $5-4$ |  |


FIGURE 5-1. SBC-519 EDGE CONNECTORS

TABLE 5-2. PIN ASSIGNMENTS FOR CONNECTOR J1 (Paralle1 I/O Interface - Group 1)

| PIN* | S I GNAL | PIN * | S.I GNAL |
| :---: | :---: | :---: | :---: |
| 1 | GND | 2 | PORT 2 - BIT 7 |
| 3 | $\uparrow$ | 4 | PORT 2 - BIT 6 |
| 5 |  | 6 | PORT 2 - BIT 5 |
| 7 |  | 8 | PORT 2 - BIT 4 |
| 9 |  | 10 | PORT 2 - BIT 3 |
| 11 |  | 12 | PORT 2 - BIT 2 |
| 13 |  | 14 | PORT 2 - BIT 1 |
| 15 |  | 16 | PORT 2 - BIT 0 |
| 17 |  | 18 | PORT 3 - BIT 3 |
| 19 |  | 20 | PORT 3 - BIT 2 |
| 21 |  | 22 | PORT 3-bIT 1 |
| 23 |  | 24 | PORT 3 - BIT 0 |
| 25 |  | 26 | PORT 3 - BIT 4 |
| 27 |  | 28 | PORT 3 - BIT 5 |
| 29 |  | 30 | PORT 3 - BIT 6 |
| 31 |  | 32 | PORT 3 - BIT 7 |
| 33 |  | 34 | PORT 1 - BIT 7 |
| 35 |  | 36 | PORT 1 - BIT 6 |
| 37 |  | 38 | PORT 1 - BIT 5 |
| 39 |  | 40 | PORT 1 - BIT 4 |
| 41 |  | 42 | PORT 1 - BIT 3 |
| 43 |  | 44 | PORT 1 - BIT 2 |
| 45 |  | 46 | PORT 1 - BIT 1 |
| 47 | $\downarrow$ | 48 | PORT 1 - BIT 0 |
| 49 | GND | 50 | EXT INTR 1/ |

Pin Numbers refer to board connector pins only, they are not necessarily the same on the mating connector.

TABLE 5-3. PIN ASSIGNMENTS FOR CONNECTOR J2 (Parallel I/O Interface - Group 2)

| PIN ${ }^{*}$ | SIGNAL | PIN ${ }^{*}$ | S I GNAL |
| :---: | :---: | :---: | :---: |
| 1 | GND | 2 | PORT 5 - BIT 7 |
| 3 | A | 4 | PORT 5 - BIT 6 |
| 5 |  | 6 | PORT 5 - BIT 5 |
| 7 |  | 8 | PORT 5 - BIT 4 |
| 9 |  | 10 | PORT 5 - BIT 3 |
| 11 |  | 12 | PORT 5 - BIT 2 |
| 13 |  | 14 | PORT 5 - BIT 1 |
| 15 |  | 16 | PORT 5 - BIT 0 |
| 17 |  | 18 | PORT 5 - BIT 3 |
| 19 |  | 20 | PORT 6 - BIT 2 |
| 21 |  | 22 | PORT 6 - BIT 1 |
| 23 |  | 24 | PORT 6 - BIT 0 |
| 25 |  | 26 | PORT 6 - BIT 4 |
| 27 |  | 28 | PORT 6 - BIT 5 |
| 29 |  | 30 | PORT 6 - BIT 6 |
| 31 |  | 32 | PORT 6 - BIT 7 |
| 33 |  | 34 | PORT 6 - BIT 7 |
| 35 |  | 36 | PORT 4 - BIT 6 |
| 37 |  | 38 | PORT 4 - BIT 5 |
| 39 |  | 40 | PORT 4 - BIT 4 |
| 41 |  | 42 | PORT 4 - BIT 3 |
| 43 |  | 44 | PORT 4 - BIT 2 |
| 45 |  | 46 | PORT 4 - BIT 1 |
| 47 | $\downarrow$ | 48 | PORT 4 - BIT 0 |
| 49 | GND | 50 | EXT INTR 1/ |
| Pin numbers refer to board connector pins only, they are not necessarily the same on the mating connecto: |  |  |  |

The SBC-519 connects to the system bus via an 86-pin double-sided edge connector (P1), 0. 156 inch centers. This edge connector will accept any of the following mating connectors: CDC VPBO1E43A000A1, Micro Plastics MP-0156-43-BW-4 or ARCO AE 443WP1. Section 5.2 defines each of the external system bus signals and includes a pin list for Pl (Table 5-5).

TABLE 5-4. PIN ASSIGNMENTS FOR CONNECTOR J3 (Parallel I/O Interface - Group 3)

| PIN* | SIGNAL | PIN* | SIGNAL |
| :---: | :---: | :---: | :---: |
| 1 | GND | 2 | PORT 8 - BIT 7 |
| 3 | $\uparrow$ | 4 | PORT 8 - BIT 6 |
| 5 |  | 6 | PORT 8 - BIT 5 |
| 7 |  | 8 | PORT 8 - BIT 4 |
| 9 |  | 10 | PORT 8 - BIT 3 |
| 11 |  | 12 | PORT 8 - BIT 2 |
| 13 |  | 14 | PORT 8 - BIT 1 |
| 15 |  | 16 | PORT 8 - BIT 0 |
| 17 |  | 18 | PORT 9- BIT |
| 19 |  | 20 | PORT 9-BIT |
| 21 |  | 22 | PORT 9-BIT |
| 23 |  | 24 | PORT 9 - BIT 0 |
| 25 |  | 26 | PORT 9 - BIT 4 |
| 27 |  | 28 | PORT 9- BIT 5 |
| 29 |  | 30 | PORT 9- BIT 6 |
| 31 |  | 32 | PORT 9 - BIT |
| 33 |  | 34 | PORT 9 - BIT |
| 35 |  | 36 | PORT 7 - BIT 6 |
| 37 |  | 38 | PORT 7 - BIT 5 |
| 39 |  | 40 | PORT 7 - BIT 4 |
| 41 |  | 42 | PORT 7 - BIT 3 |
| 43 |  | 44 | PORT 7 - BIT 2 |
| 45 |  | 46 | PORT 7 - BIT 1 |
| 47 | $\downarrow$ | 48 | PORT 7 - BIT 0 |
| 49 | GND | 50 | EXT INTR 2/ |
| Pin numbers refer to board connector pins only, they are not necessarily the same on the mating connectors. |  |  |  |

5.2 SYSTEM BUS SIGNAL DEFINITIONS

A summary definition $c f$ each system bus signal that is used by the $\mathrm{SBC}-519$ is provided below.

INIT/ Initializaticn signal: reset the entire system to a known internal state.

CCLK/ Constant clock; provides a clock signal of constant frequency ( 10 MHz maximum) for use by option memory and I/O expansion boards. CCLK coincides with BCLK/

|  | (Bus Clock - not used by SBC-519) and has a period |
| :---: | :---: |
|  | of 100.00 nanoseconds, with a $30 \%-70 \%$ duty cycle. |
| IORC/ | I/O read command indicates that the address of an |
|  | input port has been placed on the system address bus |
|  | and that the data at that input port is to be read |
|  | and placed on the system data bus. |
| IOWC/ | I/O write command; indicates that the address of an |
|  | output port has been placed on the system address bus |
|  | and that the contents of the system data bus are to |
|  | be output to the addressed port. |
| XACK/ | Transfer acknowledge signal; the required response |
|  | of an external memory location or I/O port which in- |
|  | dicates that the specified read/write operation has |
|  | been completed. That is, data has been placed on, |
|  | or accepted from, the system data bus lines. |
| AACK/ | Advance acknowl.edge signal; used with 8080 CPU-based |
|  | systems. AACK/ is an advance acknowledge, in response |
|  | to memory or I/O access commands, that allows the CPU |
|  | to proceed with the current instruction cycle. |
| ADRO/-ADRF/ | 16 Address lines; used to transmit the address of the |
|  | memory location or I/O port to be accessed ADRF/ is |
|  | the most significant bit. Only ADRO/-ADR7/ are used |
|  | by $\mathrm{SBC}-519$. |
| DATO/-DAT7/ | Bidirectional data lines; used to transmit/receive |
|  | information to/from a memory location or I/O port. |
|  | DAT7/ is the most significant bit. |


| INTO/-INT7/ Parallel Interrupt request lines; any one or more of |  |
| :--- | :--- |
|  | the eight selected interrupt requests can be connected |
|  | to these eight bus lines via on-board jumpers. These |
|  | jumpers also al.low any desired bit organization among |
|  | the lines. These lines are independent of the data |
|  | bus and bus interface logic and can be sampled without |
|  | requiring an address or strobe. |
|  | Direct Interrupt signal; signal line provided to support |
|  | coded interrupt requests in special applications of sys- |
|  | tem interrupt structure. |

TABLE 5-5. PIN ASSIGNMENTS FOR CONNECTOR P1 (External System Bus)

| (COMPONENT SIDE) |  |  | (CIRCUIT SIDE) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PIN | MNEMONIC | DESCRIPTION | PIN | MNEMONIC | DESCRIPTION |
| $\begin{array}{r} 1 \\ 3 \\ 5 \\ 7 \\ 9 \\ 11 \end{array}$ | GND <br> VCC <br> VCC <br> VDD <br> VBB <br> GND | $\begin{gathered} \text { Signal GND } \\ +5 V D C \\ +5 V D C \\ +12 V D C \\ -5 V D C \\ \text { Signal GND } \end{gathered}$ | $\begin{array}{r} 2 \\ 4 \\ 6 \\ 8 \\ 10 \\ 12 \end{array}$ | GND <br> VCC <br> VCC <br> VDD <br> VBB <br> GND | $\begin{gathered} \text { Signal GND } \\ +5 V D C \\ +5 V D C \\ +12 V D C \\ -5 V D C \\ \text { Signal GND } \end{gathered}$ |
| $\begin{aligned} & 13 \\ & 15 \\ & 17 \\ & 19 \\ & 21 \\ & 23 \end{aligned}$ | IORC/ XACK/ | I/O Read Cmd XFER Acknow | $\begin{aligned} & 14 \\ & 16 \\ & 18 \\ & 20 \\ & 22 \\ & 24 \end{aligned}$ | INIT/ <br> 1 <br> 1 <br> IOWC/ | Initialize <br> I/O Write Cmd |
| $\begin{aligned} & 25 \\ & 27 \\ & 29 \\ & 31 \\ & 33 \end{aligned}$ | AACK / <br> CCLK/ <br> INTR/ | Advanced <br> Acknowledge <br> Constant Clock <br> Direct Interrupt | $\begin{aligned} & 26 \\ & 28 \\ & 30 \\ & 32 \\ & 34 \end{aligned}$ |  |  |
| $\begin{aligned} & 35 \\ & 37 \\ & 39 \\ & 41 \end{aligned}$ | $\begin{aligned} & \text { INT6/ } \\ & \text { I NT4/ } \\ & \text { INT2/ } \\ & \text { INT0/ } \end{aligned}$ | Parallel <br> Interrupt <br> Requests | $\begin{aligned} & 36 \\ & 38 \\ & 40 \\ & 42 \end{aligned}$ | INT7/ <br> INT5/ <br> INT3/ <br> INT1/ | Parallel <br> Interrupt <br> Requests |
| $\begin{aligned} & 43 \\ & 45 \\ & 47 \\ & 49 \\ & 51 \\ & 53 \\ & 55 \\ & 57 \end{aligned}$ | ADRE/ ADRC/ ADRA/ ADR8/ ADR6/ ADR4/ ADR2/ ADR0/ | Address Bus | $\begin{aligned} & 44 \\ & 46 \\ & 48 \\ & 50 \\ & 52 \\ & 54 \\ & 56 \\ & 58 \end{aligned}$ | ADRF / ADRD/ ADRB/ ADR9/ ADR7/ ADR5/ ADR3/ ADR1/ | Address Bus |
| $\begin{aligned} & 59 \\ & 61 \\ & 63 \\ & 65 \\ & 67 \\ & 69 \\ & 71 \\ & 73 \end{aligned}$ |  | Data Bus | $\begin{aligned} & 60 \\ & 62 \\ & 64 \\ & 66 \\ & 68 \\ & 70 \\ & 72 \\ & 74 \end{aligned}$ |  | Data Bus |
| 75 77 79 81 83 85 |  | Signal GND <br> -12VDC <br> $+5 \mathrm{VDC}$ <br> $+5 \mathrm{VDC}$ <br> Signal GND | $\begin{aligned} & 76 \\ & 78 \\ & 80 \\ & 82 \\ & 84 \\ & 86 \end{aligned}$ | $\begin{aligned} & \text { GND } \\ & \text { VAA } \\ & \text { VCC } \\ & \text { VCC } \\ & \text { GND } \end{aligned}$ | Signal GND <br> -12VDC <br> $+5 \mathrm{VDC}$ <br> $+5 V D C$ <br> Signal GND |

I Used by Intellec Microcomputer Development System bus.
Note: A11 mnemonics copyright 1976 Intel Corporation.

## CHA.PTER 6

## COMPATIB:LE EQUIPMENT

The SBC-519 is designed to interface directly with any SBC-80 single board computer via the system bus. It is mechanically compatible with both Intellec Microcomputer Development System chassis requirements and SBC-604 and SBC-614 4 modular cardcage, designed specifically for OEM applications, Details are presented in the following section.
6.1 SBC-80/10 AND SBC-80/20

The $\mathrm{SBC}-80 / 10$ and $\mathrm{SBC}-80 / 20$ are completely compatible with the SBC-519 TTL Programmable Genesal Purpose I/O module. The SBC-80/10 or $80 / 20$ can be interfaced with up to 9 combination modules. Table 6-1 summarizes access characteristics of the SBC-519.

### 6.2 MASTER MODULES

The SBC-519 can operate in systems containing more than one master module.

### 6.3 MODULAR BACKPLANE CARDCAGE

The SBC-604/614 Modular Backplane and Cardcage is designed specifically for OEM modules such as the SBC-519. Each card holder supports up to 4 modules. The modules may be electrically and mechanically "ganged" together for expanded capability. Provisions for power supply distribution, air circulation and bus exchange functions are featured on the OEM card holders.

TABLE 6-1. SBC-519 ACCESS CHARACTERISTICS WHEN USED WITH THE SBC-80/10

| MODULE | INSTRUCTION | CPU <br> CYCLES |  | CPU WAIT <br> STATES |  | CYCLE TIME <br> $(\mu \mathrm{sec})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN |
| $80 / 10$ | IOR | 11 | 11 | 1 | 1 | 5.4 |
|  | IOW | 12 | 12 | 2 | 2 | 5.9 |

## REFERENCE:

IOR . . . . . I/O READ: IN Addr . . . . . 10 CYCLES
IOW . . . . . I/O WRITE: OUT Addr . . . . 10 CYCLES

### 6.4 INTELLEC MICROCOMPUTER DEVELOPMENT SYSTEM CARDCAGE

The SBC-519 is physically and electrically compatible with the Intellec Microcomputer Development System bus. The interface signals required by the $\mathrm{SBC}-519$ (Table 5-5) are a subset of the Intellec Microcomputer Development Sy'stem bus signal requirements.

## CHAPTER 7

## SBC-519 SPECIFICATIONS

```
7.1 DC POWER REQUIREMENTS
    DC Power Requirements are given in Table 7-1.
```


### 7.2 AC CHARACTERISTICS

AC Characteristics are given in Table 7-2 and Figures 7-1 and 7-2.

### 7.3 DC CHARACTERISTICS

DC Characteristics are given in Table 7-3.

### 7.4 ENVIRONMENT

Temperature extremes can cause instability, or result in permanent damage to the circuits on the module. Ambient temperature must, therefore, be maintained within the limits of $0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$. Exercise caution in locating the module, giving; particular attention to radiant and conducive sources of heat. Remember that the module itself, when installed, will contribute some heat to the environment. Maintain an adequate clearance to permit the convective dissipation of heat from the elements on the card.

Relative humidity should not exceed $90 \%$, non-condensing.
7.5 SBC-519 BOARD OUTLINE

See Figure 7-2.

TABLE 7-1. SBC-519 DC POWER REQUIREMENTS

| VCC | $5 \mathrm{~V} \pm 5 \%$ | ICC | 1.5 A WITH NO I/O <br> DRIVER OR <br> TERMINATOR |
| :---: | :---: | :---: | :---: |

TABLE 7-2. SBC-519 AC CHARACTERISTICS


INTERVAL TIMER INTERRUPT

The interval timer interrupt is generated from CCLK, thus interval timer interrupt timing accuracy depends on CCLK accuracy.

TABLE 7-3. SBC-519 DC CHARACTERISTICS

| S IGN.ALS | SYMBOL | PARAMETER DESCRIPTION | TEST CONDITIONS | MIN | MAX | UN ITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\text { ADR } \gamma /-\mathrm{ADR} 1 /$ <br> ADDRESS <br> INIT/ | $\begin{gathered} \mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{IH}} \\ \mathrm{I}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{IH}} \\ { }^{*} \mathrm{C}_{\mathrm{L}} \end{gathered}$ | Input Low Voltage <br> Input High Voltage <br> Input Current at Low V <br> Input Current at High V <br> Capactive Load | $\begin{aligned} \mathrm{V}_{\mathrm{IN}} & =0.4 \\ \mathrm{~V}_{\mathrm{IN}} & =2.7 \mathrm{~V} \end{aligned}$ | 2.0 | $\begin{aligned} & 0.8 \\ & -0.36 \\ & 20 \\ & 18 \end{aligned}$ | $\begin{array}{r} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \\ \mathrm{pF} \end{array}$ |
| $\begin{aligned} & \text { ADR2/-ADR6/ } \\ & \text { ADDRESS } \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{IH}} \\ \mathrm{I}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{IH}} \\ { }^{*} \mathrm{C}_{\mathrm{L}} \end{gathered}$ | Input Low Voltage <br> Input High Voltage <br> Input Current at Low V <br> Input Current a.t High V <br> Capacitive Load | $\begin{aligned} \mathrm{V}_{\mathrm{IN}} & =0.4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}} & =5.25 \mathrm{~V} \end{aligned}$ | 2.0 | $0.85$ $.25$ <br> .01 $18$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{pF} \end{gathered}$ |
| AD7/ | $\begin{gathered} \mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{IH}} \\ \mathrm{I}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{IH}} \\ { }^{*} \mathrm{C}_{\mathrm{L}} \end{gathered}$ | Input Low Voltage <br> Input High Voltage <br> Input Current at Low V <br> Input Current at High V <br> Capacitive Load | $\begin{aligned} \mathrm{V}_{\mathrm{IN}} & =0.4 \\ \mathrm{~V}_{\mathrm{IN}} & =5.25 \mathrm{~V} \end{aligned}$ | 2.0 | $.8$ <br> 0.65 <br> .03 <br> 36 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{pF} \end{gathered}$ |
| $\begin{aligned} & \mathrm{AACK} / \\ & \mathrm{XACK} / \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{OL}} \\ \mathrm{~V}_{\mathrm{OH}} \\ \mathrm{I}_{\mathrm{LH}} \\ \mathrm{I}_{\mathrm{LL}} \\ { }^{*} \mathrm{C}_{\mathrm{L}} \end{gathered}$ | Output Low Voltage <br> Output High Vol.tage <br> Output Leakage High <br> Output Leakage Low <br> Capacitive Load | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-5.2 \mathrm{~mA} \\ & \mathrm{~V}_{0}=2.4 \\ & \mathrm{~V}_{\mathrm{O}}=0.4 \end{aligned}$ | 2.4 | $\begin{gathered} 0.4 \\ 40 \\ -40 \\ 15 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{pF} \end{gathered}$ |
| DAT $\varnothing /-$ DAT $7 /$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{v}_{\mathrm{OH}} \end{aligned}$ | Output Low Voltage <br> Output High Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=50 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA} \end{aligned}$ | 2.4 | 0.6 | V $\mathrm{V}$ |

TABLE 7-3. SBC-519 DC CHARACTERISTICS (Continued)

| S IGNALS | SYMBOL | PARAMETER DESCRIPIION | $\begin{gathered} \text { TEST } \\ \text { CONDITIONS } \end{gathered}$ | MIN | M4X | UN ITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{IH}} \\ \mathrm{I}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{LH}} \\ { }^{*} \mathrm{C}_{\mathrm{L}} \end{gathered}$ | Input Low Voltage <br> Input High Voltage <br> Input Current at Low V <br> Output Leakage High <br> Capacitive Load | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.45 \\ & \mathrm{v}_{0}=5.25 \end{aligned}$ | 2.0 | $\begin{aligned} & 0.95 \\ & -0.25 \\ & 100 \\ & 18 \end{aligned}$ | $\begin{array}{r} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \\ \mathrm{pF} \end{array}$ |
| INTR/ INTO/-INIT/ | $\begin{gathered} \mathrm{v}_{\mathrm{OL}} \\ \mathrm{v}_{\mathrm{OH}} \\ { }^{*} \mathrm{C}_{\mathrm{L}} \end{gathered}$ | Output Low Voltage <br> Output High Voltage <br> Capacitive Load | $\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ <br> OPEN COLLECTOR |  | $0.4$ $18$ | V $\mathrm{pF}$ |
| EXT INT 1/ <br> EXT INT 2/ <br> EXT INT 3/ <br> (1K P.U.) | $\begin{gathered} \mathrm{V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{IH}} \\ \mathrm{I}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{IH}} \\ { }^{*} \mathrm{C}_{\mathrm{L}} \end{gathered}$ | Input Low Voltage <br> Input High Voltage <br> Input Current at Low V <br> Input Current at High V <br> Capacitive Load | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0.7 \mathrm{~V} \end{aligned}$ | 2.0 | $\begin{gathered} 0.8 \\ -6.0 \\ 3.0 \\ 18 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{pF} \end{gathered}$ |
| BIDIRECTIONAL <br> DRIVERS <br> (8226) <br> (1K P.U.) | $\begin{gathered} \mathrm{v}_{\mathrm{OL}} \\ \mathrm{v}_{\mathrm{OH}} \\ \mathrm{v}_{\mathrm{IL}} \\ \mathrm{v}_{\mathrm{IH}} \\ \mathrm{I}_{\mathrm{IL}} \\ \mathrm{I}_{\mathrm{IH}} \\ { }^{*} \mathrm{C}_{\mathrm{L}} \end{gathered}$ | Output Low Voltage <br> Output High Voltage <br> Input Low Voltage <br> Input High Voltage <br> Input Current at Low V <br> Input Current at High V <br> Capacitive Load | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=0.45 \\ & \mathrm{~V}_{\mathrm{IN}}=5.25 \mathrm{~V} \end{aligned}$ | $2.4$ $2.0$ | $.45$ <br> .95 <br> $-5.05$ <br> .60 <br> 18 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{pF} \end{gathered}$ |
| $8255$ <br> DRIVER/ <br> RECEIVER | $\begin{gathered} \mathrm{V}_{\mathrm{OL}} \\ \mathrm{~V}_{\mathrm{OH}} \\ \mathrm{~V}_{\mathrm{IL}} \\ \mathrm{~V}_{\mathrm{IH}} \\ { }^{*} \mathrm{C}_{\mathrm{L}} \end{gathered}$ | Output Low Voltage <br> Output High Voltage <br> Input Low Voltage <br> Input High Voltage <br> Capacitive Load | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ | .4 <br> . 8 <br> 18 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{pF} \end{gathered}$ |

*Capacitance values are approximations only.


FIGURE 7-1. I/O READ AND WRITE PORT TIMING


```
NOTE:CNLESS OTHERWISE SPECIFIED
1. P:ZT NO IS 1000930.01
2 FAsbICATE PER DRAWING NO.4000282-02
3 MERK VENDOR IDENTIFICATION CODE.
4. holes are cooe symbol " \(A\) ".
```



FIGURE 7-2. SBC-519 BOARD OUTLINE (1 of 2)


[^2]
## notes:

1. Material : OBE nux, 1 oz copper clao, natural emoxy

GLASS, TYFI Si0 (ZEEAFTER PLATING THRU)
2. ECALL ELOES APE LDCATEG fPom indea hoes. inoer
 TOOLNS HOLES, PE PLSTIMG OHTONAL.
a HOLES ARE PLATED TIRU WITH COPPER WALL DIICKHESS
4. HOLE SIZES SPESIFIEO ARE AFTER PLATIIJG; $\pm .005$
-
B COONACT FIITSFRS ARE OVEORLATEO WITH A IIIUUMUM OF $\leq 0 \mathrm{M}$ M.
SHOWM.
6. AEPLY SOLDER MASK OVER SOLDCR AATE USING MAIERIAL: MECU:TAEX GREEN
7.
e. DRILL FROM CIPCUIT SIDE.
9. TRACE WIOTHS MUST $\dot{E} \dot{E}$ WIIIIII .004 OF ARTWORK

1. ALDLY SNXSCREEN ON RCMPDNEIAT EICE, ARTER SOLOCR


## APPENDIX A

## SBC-519 SCHEMATICS

Schematic drawings for the $\operatorname{SEC}-519$ are provided in this appendix. Information and diagrams in this section are subject to change without notice. References should be made to schematics shipped with this module.




## APPENDIX B

SBC-901, SBC-902 SCHEMATICS

Schematic drawings for the $\mathrm{SBC}-901$ and $\mathrm{SBC}-902$ are provided in this appendix. Information and diagrams in this section are subject to change without notice.

土2＂（NAX）
GoC TO＋TOC
TEMPERATLOE COEFFICIENT： $\pm 200$ PPM ${ }^{\circ} \mathrm{C}$ OVER TEMPERATURE FIANGE OF $0^{\circ} \mathrm{C}$ TO $+70^{\circ} \mathrm{C}$
ORATNE VMTAGE：
$\therefore$ の vo（UAK）
い NAK RAITRG
AT $70^{\circ} \mathrm{C}$ ， 1.7 VATT PER PACK：
TRACKING HESISTANKE RATIG： $\pm 1.0^{\%}$（MAX）

$\pm 1 \%$ YEAR（MAX）
LOAD lIEE：
$\pm 1 \%$（G\％）DVEF OO HOLRE
FACKACE：




NOTES：
INLEC＝OTHEFWISE SPECIFIED，
1．PART NO is $4500644 .-01$
3 INK STAMP FRODUKT CODE，
RESIST R VALUE PART NO，ANJ
DASH NUMBER WITH CONTT
MIGH CHARACTERS．NO
OTHER MARKINGS PERMITTED
EXCEDT MANUF BATCH ND．
E．G．）
SBC－901
R220
4500640

A．FRF PRRCUREMENT SEE

F IDENTIFY PIN ONE CLEARLY ON TON OF PACKAGE．

RESISTANCE VALIJES:
$\pm 2 \%$ (MAX)
()FERATING TEMPERATLRE:
+70 C
TENIPERATURE COEFFICIENT:
$\pm 200$ PPM $/{ }^{\circ} \mathrm{C}$ OVER TEMPERATURE
RANVF OF (IN: TO + TIDC
Ui.RAIINe, Vollage:
6.O VUL: (MAX)

POVVER RATING:
AT $70^{\circ} \mathrm{C}, 0.7$ YVATT PER PACK
TRACKING RESISTANCE RATIO:
$\pm 1.0 \%$ (MAX)
STABILITY:
工 $1 \%$ YE
工 $1 \%$ YEAR (MAX)
LOAD LIFE:
$\pm 1 \%$ ( $\angle R$ ) OVER IOCO HOURE
PACKAGE:
DUAL IN LINE - CERAMA:C OR PLASTIC


NOTES:

UNLESS OTHERWISE SPECIFIED,

1. PART NO 15 4500645-010
2. INK STAMP PRODUCT CODE,
RESISTOR VALUE PART NO

RESISTOR VALUE, PART NO
AND DASH NUMBER WITH CONTRASTING
AND DASH NLMBER WITH CONTRASTING
NO OTHER MARKINGS ARE PERMITTTED
EXCEPT FOR MANUF BATCH NO.

3 FOR PROCUREMENT SEE LV 4500645
4 IDENTIFY PIN ONE CLEARLY ON
TOP OF PACKAGE.


$$
\begin{array}{ll}
\text { E.Go) } \quad 5 B C-902 \\
& R 1 K \\
& 4500645-01
\end{array}
$$



## APPENDIX C

INTERRUPT SERVICE ROUTINE PROGRAMMING NOTES

This appendix summarizes the basic programming tasks involved in handing interrupt requests from the $\mathrm{SBC}-519$. Although these notes are very general and apply primarily to the polled mode, they also define the basic requirements for a nested service routine scheme.

INITIAL CONDITIONS: 8080 INT input has been enabled via EI instruction; INT infut goes high.

STEP

JMP TO INTR Interrupt vector location Program jumps to location labeled INTR

Save machine status

Put 8259 in polled mode
OUT P59CT

IN P59CT

ANI 07 H

RAL
RAL

LXI H,INTBL
ADD L
MOV L,A

PCHL

Shift the 3-bit interrupt code two places to provide 4-byte addressing intervals

Form the service routine jump address by adding the 3 -bit interrupt level code to the base address of a jump table. This table contains addresses of service routines for all eight interrupt levels.

Jump to service routine specified by H,L. This address will be equal to the jump table base address plus:

|  | STEP | COMMENT |
| :---: | :---: | :---: |
| INTBL: |  | Interrupt routine jump table <br> Must not cross page (XXFF) boundary |
|  | $\begin{aligned} & \text { JMP INTRø } \\ & \text { NOP } \end{aligned}$ | Jump to service routine for interrupt level $\emptyset$ |
|  | $\begin{aligned} & \text { JMP INTR1 } \\ & \text { NOP } \end{aligned}$ | Jump to service routine for interrupt level 1 |
|  | $\begin{aligned} & \text { JMP INTR2 } \\ & \text { NOP } \end{aligned}$ | Jump to service routine for interrupt level 2 |
|  | $\begin{aligned} & \text { JMP INTR3 } \\ & \text { NOP } \end{aligned}$ | Jump to service routine for interrupt level 3 |
|  | $\begin{aligned} & \text { JMP } \text { INTR4 } \\ & \text { NOP } \end{aligned}$ | Jump to service routine for interrupt level 4 |
|  | $\begin{aligned} & \text { JMP INTR5 } \\ & \text { NOP } \end{aligned}$ | Jump to service routine for interrupt level 5 |
|  | $\begin{aligned} & \text { JMP INTR6 } \\ & \text { NOP } \end{aligned}$ | Jump to service routine for interrupt level 6 |
|  | $\begin{aligned} & \text { JMP INTR7 } \\ & \text { NOP } \end{aligned}$ | Jump to service routine for interrupt level 7 |

INTR $\emptyset:$

Level $\emptyset$ Service Routine

JMP INTEND

INTR1:

Leve1 1 Service Routine

JMP INTEND

INTR2:

Level 2 Service Routine

JMP INTEND

INTR3:

Leve1 3 Service Routine

JMP INTEND

## STEP

INTR4:
Level 4 Service Routine

JMP INTEND
INTR5:
Level 5 Service Routine

JMP INTEND
INTR6:
Leve1 6 Service Routine

JMP INTEND
INTR7:
Leve1 7 Service Routine

INTEND:

| MVI | A, EOI |
| :--- | :--- |
| OUT | P59CT |

POP H
POP D
POP B
POP PSW
EI
RET
EOI
POLMOD EQU ØCH
P59CT EQU XCH

Send end of interrupt to 8259 . (0CW2)

Restore machine status

Enable 8080 interrupt
Return to main program

Where $\mathrm{X}=0$ through $\mathrm{F}_{16}$
(I/O base address)

## INDEX

A
advanced acknowledge 3-4, 4-2, 5-9

B
bidirectional bus driver 3-2
bidirectional mode 3-14, 3-17, 3-18

C
chip selects $2-4,2-5,2-6,3-2,3-3$
connectors 5-2 to 5-7

D
Decoder (8205) 3-2, 3-3
Driver (I/0) 5-4

I
Initialization Command Words (ICWs) 2-6, 2-7, 3-30 to 3-32
I/O Port Address 2-5, 4-2
instruction set (8259) 2-8
interrupt:
from external source 1-2, 4-55
from internal timer 1-2, 2-3, 3-39, 4-3, 4-55
from paralle1 I/O interface $1-2,3-8,3-12$ to $3-16,4-55$
port address 2-5
Interrupt Controller (8259) 2-3 to 2-6, 3-24 to 3-38, 4-55
Interval Timer (8253) 2-3, 2-6, 3-38, 3-39, 4-3
Interval Timer Period selection 4-3
Interval Timer Port address 2-7
masking, interrupt requests $2-8$, 3-27, 3-31, 3-33, 3-34, 3-35, 3-37
modes, interrupt controller 2-6, 3-32 to 3-37
modes, parallel I/O 3-6 to $3-18,4-6$ to $4-54$

0

Operational Command Words (OCWs) 2-6, 2-8, 3-29 to 3-34

P
parallel $I / O$ interface $2-1,2-3,2-5,3-5$ to $3-24,4-4$ to $4-54$
polled mode (8255A) 2-8, 3-29, 3-31 to 3-34
priority control 3-27, 3-30, 3-35 to 3-37
programming:
8255A Programmable Peripheral Interface 2-4, 2-5, 3-5 to 3-24
8259 Interrupt Controller $2-4$ to $2-8,3-24$ to $3-38$
Programmable Peripheral Interface (8255A) 2-1, 2-3, 2-5, 3-5 to 3-24 4-4 to $4-54$

R
rotating priority mode 3-35, 3-35

S
special mask mode (8259) 3-37

T
termination networks 5-4
transfer acknowledge 3-4, 4:-2, 5-7

V
voltage requirements 5-1

## REQUEST FOR READER'S COMMENTS

The Microcomputer Division Technical Publications Department attempts to provide documents that meet the needs of all Intel product users. This form lets you participate directly in the documentation process.

Please restrict your comments to the usability, accuracy, readability, organization, and completeness of this document.

1. Please specify by page any errors you found in this manual.
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
2. Does the document cover the information you expected or required? Please make suggestions for improvement.
$\qquad$
$\qquad$
$\qquad$
$\qquad$
3. Is this the right type of document for your needs? Is it at the right level? What other types of documents are needed?
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
4. Did you have any difficulty understanding descriptions or wording? Where?
$\qquad$
$\qquad$
$\qquad$
5. Please rate this document on a scale of 1 to 10 with 10 being the best rating. $\qquad$
```
NAME
```

$\qquad$

``` DATE
``` \(\qquad\)
```

TITLE COMPANY NAME/DEPARTMENT

``` \(\qquad\)
``` ADDRESS
``` \(\qquad\)
```

CITY STATE

``` \(\qquad\)
``` ZIP CODE
``` \(\qquad\)

Please check here if you require a written reply.

\section*{WE'D LIKE YOUR COMMENTS . . .}

This document is one of a series describing Intel products. Your comments on the back of this form will help us produce better manuals. Each reply will be carefully reviewed by the responsible person. All comments and suggestions become the property of Intel Corporation.

First Class Permit No. 1040 Santa Clara, CA

\section*{BUSINESS REPLY MIAIL \\ No Postage Stamp Necessary if Mailed in U.S.A.}

Postage will be paid by:
Intel Corporation
3065 Bowers Avenue
Santa Clara, CA 95051

Attention: MCSD Technical Publications```


[^0]:    * Note: The 8080 INT input must be disabled during:

    1. Initialization sequence for all the 8259 in the system.
    2. Any con:rel command execution.
[^1]:    * 

    Default selection.

[^2]:    FIGURE 7-2. SBC-519 BOARD OUTLINE (2 of 2)

