APPLICATION AP. 49


## INTRODUCTION

The Intel ${ }^{\oplus}$ MCS-48 family of microcomputers marked the first time an eight bit computer with program storage, data storage, and I/O facilities was available on a single LSI chip. The performance of the initial processors in the family (the 8748 and the 8048) has been shown to meet or exceed the requirements of most current applications of microcomputers. A new member of the family, however, has been recently introduced which promises to allow the use of the single chip microcomputer in many application areas which have previously required a multichip solution. The Intel ${ }^{(6} 8049$ virtually doubles processing power available to the systems designer. Program storage has been increased from 1 K bytes to 2 K bytes, data storage has been increased from 64 bytes to 128 bytes, and processing speed has been increased by over $80 \%$. (The 2.5 microsecond instruction cycle of the first members of the family has been reduced to 1.36 microseconds.)

It is obvious that this increase in performance is going to result in far more ambitious programs being written for execution in a single chip microcomputer. This article will show how several program modules can be designed using the 8049 . These modules were chosen to illustrate the capability of the 8049 in frequently encountered design situations. The modules included are full duplex serial I/O, binary multiply and divide routines, binary to BCD conversions, and BCD to binary conversion. It should be noted that since the 8049 is totally software compatible with the 8748 and 8048 these routines will also be useful directly on these processors. In addition the algorithms for these programs are expressed in a program design language format which should allow them to be easily understood and extended to suit individual applications with minimal problems.

## FULL DUPLEX SERIAL COMMUNICATIONS

Serial communications have always been an important facet in the application of microprocessors. Although this has been partially due to the necessity of connecting a terminal to the microprocessor based system for program generation and debug, the main impetus has been the simple fact that a large share of microprocessors find their way into end products (such as intelligent terminals) which themselves depend on serial communication. When it is necessary to add a serial link to a microprocessor such as the Intel ${ }^{\ominus}$ MCS-85 or 86 the solution is easy; the Intel ${ }^{10}$ 8251A USART or 8273 SDLC chip can easily be added to provide the necessary protocol. When it is necessary to do the same thing to a single chip microcomputer, however, the situation becomes more difficult.
Some microcomputers, such as the Intel 8048 and 8049 have a complete bus interface built into them which allows the simple connection of a USART to the processor chip. Most other single chip microcomputers, although lacking such a bus, can be connected to a USART with various artificial hardware and software constructs. The difficulty with using these chips,
however, is more economic than technical; these same peripheral chips which are such a bargain when coupled to a microprocessor such as the MCS-85 or 86, have a significant cost impact on a single chip microcomputer based system. The high speed of the 8049, however, makes it feasible to implement a serial link under software control with no hardware requirements beyond two of the I/O pins already resident on the microcomputer.
There are many techniques for implementing serial I/O under software control. The application note "Application Techniques for the MCS-48 Family" describes several alternatives suitable for half duplex operation. Full duplex operation is more difficult, however, since it requires the receive and transmit processes to operate concurrently. This difficulty is made more severe if it is necessary for some other process to also operate while serial communication is occurring. Scanning a keyboard and display, for example, is a common operation of single chip microcomputer based system which might have to occur concurrently with the serial receive/transmit process. The next section will describe an algorithm which implements full duplex serial communication to occur concurrently with other tasks. The design goal was to allow 2400 baud, full duplex, serial communication while utilizing no more than $50 \%$ of the available processing power of the high speed 8049 microcomputer.
The format used for most asynchronous communication is shown in Figure 1. It consists of eight data bits with a leading 'START' bit and one or more trailing 'STOP' bits. The START bit is used to establish synchronization between the receiver and transmitter. The STOP bits ensure that the receiver will be ready to synchronize itself when the next start bit occurs. Two stop bits are normally used for 110 baud communication and one stop bit for higher rates.


Figure 1.

The algorithm used for reception of the serial data is shown in Figure 2. It uses the on board timer of the 8049 to establish a sampling period of four times the desired baud rates. For 2400 baud operation a crystal frequency of 9.216 MHz was chosen after the following calculation: $f=480 \mathrm{~N}(2400)(4)$
where 480 is the factor by which the crystal frequency is divided within the processor to get the basic interrupt rate
2400 is the desired baud rate
4 is the required number of samples per bit time
$N$ is the value loaded into the MCS-48 timer when it overflows

The value N was chosen to be two (resulting in $\mathrm{f}=9.216$ MHz ) so that the operating frequency of the 8049 could be as high as possible without exceeding the maximum frequency specification of the 8049 ( 11 MHz ).

```
;
; STRRT OF RECEIVE ROUTIME
IF RECEIVE FLAG \(=0\) THEN
    IF SERIRL INPUT=SPRCE THEN
        RECEIVE FLAG: \(=1\)
        BYTE FINISED FLRG: \(=0\)
    ENDIF
ELSE SINCE RECEIVE FLRG=1 THEN
    IF SWC FLAG=0 THEN
        IF SERIRL INPUT=SPACE THEN
            SWiC FLif: \(=1\)
            DRTA: \(=88 \mathrm{H}\)
            SHPTPLE CNTR: \(=4\)
        ELSE SINCE SERIAL INPUTHPRK THEN
            RECEIVE FLAG: \(=0\)
        ENDIF
    ELSE SINCE SWC FLAG=1 THEN
        SFHPLE CONNTER: =SPMPLE COUNTER-1
            IF SAPFLE CONTIER=0 THEN
            SAPPLE COUNTER: \(=4\)
            IF BYTE FINISHED FLAG \(=8\) THEN
                CARRY: =SERIRL INPUT
                SHIFT DATA RIGHT MITH CARRY
                IF CARRY=1 THEN
                    OKDATA: =DATA
                        IF DATA REROY FLRG \(=0\) THEN
                        BYTE FINISHED FLAG=1
                    E.SE
                        BYTE FINISHED FLAG: \(=1\)
                        OVERRLN FLAG: \(=1\)
                    ENDIF
                ENDIF
            ELSE SIMCE BYTE FINISHED FLRG=1 THEN
                IF SERIAL INPUT=HARK THEN
                    DATA REAOY FLRG: \(=1\)
                ELSE SINCE SERIAL. INPUT=SPACE THEN
                    ERROR FLAG:=1
                ENOIF
                RECEIVE FLRG: \(=\varnothing\)
                SHC FLAG: \(=8\)
            ENDF
        EMDIF
    ENDF
ENDIF
```

Figure 2
The timer interrupt service routine always loads the timer with a constant value. In effect the timer is used to generate an independent time base of four times the required baud rate. This time base is free running and is never modified by either the receive or transmit programs, thus allowing both of them to use the same timer. Routines which do other time dependent tasks (such as scanning keyboards) can also be called periodically at some fixed multiple of this basic time unit.
The algorithm shown in Figure 2 uses this basic clock plus a handful of flags to process the serial input data.

Once the meaning of these flags are understood the operation of the algorithm should be clear. The Receive Flag is set whenever the program is in the process of receiving a character. The Synch Flag is set when the center of the start bit has been checked and found to be a SPACE (if a MARK is detected at this point the receiver process has been triggered by a noise pulse so the program clears the Receive Flag and returns to the idle state). When the program detects synchronization it loads the variable DATA with 80 H and starts sampling the serial line every four counts. As the data is received it is right shifted into variable DATA; after eight bits have been received the initial one set into DATA will result in a carry out and the program knows that it has received all eight bits. At this point it will transfer all eight bits to the variable OKDATA and set the Byte Finished Flag so that on the next sample it will test for a valid stop bit instead of shifting in data. If this test is successful the Data Ready Flag will be set to indicate that the data is available to the main process. If the test is unsuccessful the Error Flag will be set.
The transmit algorithm is shown in Figure 3. It is executed immediately following the receive process. It is a simple program which divides the free running clock down and transmits a bit every fourth clock. The variable TICK COUNTER is used to do the division. The Transmitting Flag indicates when a character transmission is in progress and is also used to determine when the START bit should be sent. The TICK COUNTER is used to determine when to send the next bit (TICK COUNTER MODULO $4=0$ ) and also when the STOP bits should be sent (TICK COUNTER = 9 4). After the transmit routine completes any other timer based routines, such as a keyboard/display scanner or a real time clock, can be executed.

```
;STRRT OF TRANSHIT ROUTINE
;1
;1 TICK COUNTER:=YICK COWNTER+1
IF TICK COUNTER MOO 4=0 THEN
        IF TRANSHITTIMG FLRG=1 THEN
            IF TICK COUNTER=60 1810 60 BINPRY THEN
                TRPNSHIITING FLAG:=%
            ELSE IF TICK COUNTER=08 1001 80 BINMRY THEN
                SEND EDD MARK
                TRPWSMITTING FLRG: =0
            ELSE SINCE TICX COUNTEROTHE RBOVE COUNT THEN
                SEND NEXT BIT
            ENDIF
        ELSE SINCE TRRNSHITTING FLRG=0 THEN
            IF TRANSHIT REQUEST FLFG=1 THEN
                    XMTBYT: FNXTBYT
                    TRRWSMIT REQUEST FLRG:=0
                    IRPMSHITTING FLBG:=1
                    TICK COUNTER:=0
                SEND SWNC BIT (SPACE)
            EMOIF
        ENDIF
ENDIF
```

Figure 3

Figure 4 shows the complete receive and transmit programs as they are implemented in the instruction set of
the 8049. Also included in Fig. 4 is a short routine which was used to test the algorithm.

ISIS-II PIS-48,IPI-41 MACRI RSSEMELER, 420

LOT IE SE SOURCE STATEPIENT

##  <br> ;* * <br> :* THIS PROGFRM TESTS THE FIML LdFLE: COANDMICATION SIFTWAFE <br> ;** *


6.
I INCLUCE (F1 IIFTEST POL)
$=8$ :
= 3. STRRT OF IEST ROUTINE

$=11$.
$=12$.
$=13$.
$=14$ :
= 15 :
= 16:1 ERPOR DOWT = $=0$
$=17: 1$ REFEAT
$=18: 2$ PATTERN $=0$
$=13: 2$ INIYIFLIZE TIMER
$=20: 2$ CLEAR FLASENTE
$=21: 2 \quad$ FLAGI $1=$ MAFK
$=22: 2$ REPERT
$=23: 3$ IF TRRNGMIT REOUEST FLAG=Q THEN
$=24.4 \quad$ NKTBYTE $:=$ PATTERN
$=25: 4$ TRANSMII REDUEST FLFGO $=1$
$=26: 3$ ENDIF
$=27 \mathrm{i}$ IF IHTA RERDY FLAGS=1 THEN
$=20.4$ FATTERN =OKORTA
$=29: 4 \quad$ GATA PERD' FLMG: $=0$
$=30: 3$ EMDIF
$=31: 2$ UNTIL ERROR FLAS UR OUERRUN FLAGS
$=32:$ INCPEMENT ERRIR COUNT
$=3: 1$ INTIL FOREYER
$=34$ EOF
HETECT

00010
nomes 5
48412400
DRG
; 1 SELECT REGISTER EARK G
SEL FED
: 1 GOTO TEST
40 JMF TEST
41 \$ INCLLOE (F1 JAART)
$=42$.
$=4$ ?
= 44; ASMLHFONOLS RECEIVE/TRANSMIT ROUTINE

$=46$; THIS ROMTIRE RECEIVES SEFIML DOCE USING FIN TG AS RXD
$=47$; GND CONCIFERENILY TRANSMITS UEING PIN F27
$=4 E$ NOTE
$=43: \quad$ THIS ROUTINE IISES FLAFS 1 TO BUFFER THE TRPNSMITTED

Figure 4
All mnemonics copyrighted © Intel Corporation 1979


| LOC 06: | SER | SOMFCE STATEMENT |
| :---: | :---: | :---: |
|  | $=105$; |  |
|  | $=106$; | generfl Comstants |
|  | $=107$; |  |
|  | $=188$; |  |
| 9030 | $=109 \mathrm{mark}$ | EQU S SHM : USEC TO ISEMERATED A MARK |
| FF7F | $=114$ SPACE | EOU NOT 8QH: USED TO GENERATE A SPACE |
| 0800 | = 111 STPETS | EQU 0 ; COHTROLS THE NMPER OF SIOP BITS |
|  | $=112$ | - GENEERTES OHE STOP BII |
|  | $=113$ | ; 1 GEMERATES ThO Slop eits |
|  | = 114; |  |
|  | = 115 汭JECT |  |
|  | = 116 ; |  |
|  | = 117 ; | Strrt of feceive/tramsmit interrupt service routine |
|  | $=118$; |  |
|  | = 119 ; |  |
| 0907 | $=120$ | ORG $\quad$ PQB7\% |
|  | $=121$ |  |
|  | = 122 ; 1 ENTEP INTERRUPT MODE |  |
| 200971689 | $=123 \mathrm{TIS8}$ | JTF UART |
| 0099 | $=1.24$ | RETR |
| Dear DS | $=125$ UPRT | SEL RB1 |
|  | $=126.15 R 4$ | E RCCLHMLATOR CONTENTS |
| G6aE AF | $=127$ | MOV ATEPF, H |
|  | $=128 ; 1$ RELOAD TIMER |  |
| guar. 23fe | $=129$ | MOY A MTINCNT |
| D00E 62 | $=139$ | MOV T, |
|  | = 131 ; |  |
|  | = 132 : |  |
|  | = 133 : |  |
|  | $=134$; |  |
| M06F 7615 | $=135$ | IF1 DMARK |
| 0611 9R7F | $=136$ OSPPCE | FANL P2. HSPRCE |
| 2013 4417 | $=137$ | .MP RCH0日 |
| 00158838 | $=1: 80$ ORARK | ORL PL MMARK |
|  | = 139 ; |  |
|  | $=140$; |  |
|  | = 141 ; |  |
|  | $=142$; |  |
|  | = 143;1 IF RECEIVE FLRG=0 THEN |  |
| 0017 FE | $=144 \mathrm{RCYMAR}$ | HOU A,FLG6YT |
| 01181224 | $=145$ | J69 RCNG18 |
|  | $=146 ; 2$ | IF SERIAL INPUT=SPRCE THEN |
| 6014 3664 | $=147$ | JT8 XMIT |
|  | = $148: 3$ | FECEIVE FLRG:=1 |
| g01C. FE | $=149$ | MOU A. FLGEVT |
| 00104301 | $=150$ | BYTE FINISHED FLRG: $=0$ |
|  | = 151 : 3 |  |
| 8015 53FB | $=152$ | ENDIF A , \#WOT BTFIFL |
|  | $=153 \cdot 2$ |  |
| 9021 HE | $=154$ | MOY FLGEHT, A |
| 06224464 | $=155$ | MP X XMIT |
|  | = 156:1 ELSE SINCE RECEIYE FLAG=1 THEN |  |
|  | = 157:2 | IF SWC FLAGO $=0$ THEN |
| 00243238 | $=158 \mathrm{RCM10}$ | JBi RCyb30 |
|  | = 159: | IF SERIAL INPUT=SPRCE THEN |


| LOC: 08.1 | SE0 | SCOPCE S | TATEMENT |
| :---: | :---: | :---: | :---: |
| 80263633 | $=169$ | IT9 | RCYO2O |
|  | = 161; 4 | Swac Flifs $=1$ |  |
| 610284302 | $=162$ | Of: | A. ASINFLG |
| Qbe2 he | $=163$ | MOU | Flgeyt. a |
|  | $=164: 4$ | DATA $=88 \mathrm{H}$ |  |
| 4028 Ec 21 | $=165$ | MOV | RG, \#morta |
| 02208080 | $=156$ | MOU |  |
|  | $=167: 4$ | SPMFLE CNTR: $=4$ |  |
| gecf bray | $=168$ | MOY | SAMCTR. 4 |
| 00210464 | $=169$ | JPF | XMIT |
|  | $=170{ }^{\text {a }}$ | ELSE | SINEE SERIHL INFIUT=MAFIS THEN |
|  | $=171 ; 4$ | KECEIVE FLAG $=1$ |  |
| 0033 53FE | $=172 \mathrm{RCVO} 2 \mathrm{O}$ | : mall | A, MOT ROVFLIS |
|  | $=173$ : 3 | ENOIF |  |
| 0035 AE | $=174$ | How | flgevt a |
| 0036 4464 | $=175$ | JMF' | XMIT |
|  | $=176 \cdot 2$ | ELSE SINE STHC FLAG=1 THEN SFMFLE COUNTER $=$ SAMFLE COINTEF-1 |  |
|  | = 177.2 |  |  |
| 0135 E064 | $=178$ RCVES | - OJN2 | SPMCTR, XMIT |
|  | $=179.3$ | IF 5 | MFLC CCOMIER=8 THEN |
|  | = 180; 4 | SRPPLE COMMTER $=4$ |  |
| 0003 80094 | $=181$ | MOV | SAMCTR, 4 |
|  | = 182 : 4 |  | EYTE FINISHED FLIRG=0 THEN |
| gesc 5259 | = 183 | JE: | RCvest |
| U1A3E 97 | $=184$ | CLR | c |
|  | $=185: 5$ |  | CAREY $=$ SERIML INFU |
| 603F 2642 | $=186$ | JNTG | RCYe48 |
| 0041 H7 | $=187$ | CPL | C. |
| 01042 E 221 | $=188 \mathrm{RCVa4a}$ | 3 MON | Ra. Mrimig |
| 0044 FE | = 189 | mov | A. GRO |
|  | $=130: 5$ |  | SHIFT ORTR KIGit WITH CRRE'V |
| 384567 | = 191 | RRC | A |
| 0846 40 | = 192 | MOW | Brg. A |
|  | = $193: 5$ |  | IF CAERY=1 THEN |
| 0047 E664 | = 194 | JNC. | VMIT |
|  | = 195;6 |  | D.CATA = Chita |
| 004498829 | = 196 | MON | F0. \#POMDAT |
| 1048 A 19 | = 197 | Mov | QRA. A |
|  | = $198: 6$ |  | If CATA RERO:' FLAg=i IHEN |
| 8044 FE | = 199 | MOY | A. FLGBYT |
| 80407254 | $=200$ | JE3 | RCuI45 |
|  | $=201.7$ |  | BUTE FINISHED FLRG=1 |
| 084 F 4304 | $=202$ | ORL | A, \#EPFNFL |
| 0951 AE | $=203$ | Mov | Flgett. A |
| 00520464 | $=204$ | MPP | XMIT |
|  | $=285: 6$ |  | ELSE |
|  | $=296: 7$ |  | BYTE FINISHED FLiAB: $=1$ |
|  | = $207: 7$ |  | OMERRIN FLAG: $=1$ |
|  | $=208 \mathrm{RCV} 845$ |  |  |
|  | $=209$ | ; ${ }^{\text {N }}$ | A. FLgeyt |
| 88544334 | $=210$ | ORL |  |
| 0056 AE | = 211 | mov | flgbyt, a |
|  | = $212 ; 6$ |  | ENDIF |
|  | $=213: 5$ |  | EMDIF |
| 885788464 | $=214$ | JTF | XMIT |

LOC DES SEQ sOUFCE STRTEMENT
$=216 ; 5$ IF SERIRL INFUTIMRRK THEN
$=217$ RCYB50: JNTO RCYOEB
$=218 ; 6$
Q95E $4308=219$ DFL R UPRDHFL
9656 046
$=229$
$=221$; 5

$$
=222: 6
$$

Jit $\mathrm{FCve79}$
ELSE SINCE SERIRL INPUT=SPPCE THEN

$$
E R R O R F L A S=1
$$

MRSF $4319=223$ RCVBER: GRL A. \#EFRFLG
$=224: 5$
$=225: 5$

$$
=226: 5
$$

$006153 F \mathrm{~F}$ 0063 HE
$=227$ PCH97
$=228$
$=229: 4$
$=200$ ENOIF
$=231 ; 2$ ENOIF
$=232.1$ ENDIF
$=23 \mathrm{EETECT}$
$=234$;
$=235$; START OF TRAHEMIT ROUTIME
= 236 ; $\quad===================$
$=237$;
$=238: 1$
$=239$ TRRNEMITTER OUTPIT BIT IS P2-7
$=249: 1$ TICK COUNTER $=$ TICK COUNTER +1
$006410 .=241$ KMIT INC TCKCTR
$=242: 1$ IF TICK GONNTER MOO 4=9 THEN

0.667 F 50244 ANL A, TCKCTR
00699697 JNZ FETUEN

- $\quad=246: 2$ IF TRINGMITTINS FLAfS $=1$ THEN


$006 \mathrm{C} 0286=249$ JB6 XMT049

250 IF STPETS EQ 1
$=251$; 3 IF TICX COUNTER=6日 1810 On EINRRY THEN

$=253$ XRL A, TCKCTK
JNZ XMT010
$=254$ JNZ XMT010 ;
$=255: 4 \quad$ TRANGMITTING FLAE: $=0$
$=256$ MON A, FLGBHT
$=257$ ARHL A, WNOT TRNGFL
$=253 \quad \mathrm{MON} \quad$ FLGBYT, A
$=259$ MF RETUEN
$=260$ ENDIF
$=261.3$ ELSE IF TICK COINTER=90 10B1 GO BINARY THEN
QAGE $2324=262$ NMTD19.
Q4070 IO $=263$ XRL A. TCKCTR
$3071967 \mathrm{~B}=264$ MZ $\mathrm{MNTQ29}$
$=265: 4 \quad$ SEND END MRRK.
B9\%: $\mathrm{H}^{5} \quad=266$ OLR F1 ; SET FLAGG1 TO MARKK
$907465 \quad=267 \quad$ CFL F1
$=268$ IF STPBTE ED 日
$=269: 4 \quad$ TRANGMITTING FLAR: $=0$



Lac (abJ
SEO
SOHRCE STRTEMENT


USER SMMEOLS ATEMP 99G7 MFLGEY MOME OWFIN Gusa RCY950 0059 STPETS yago TISR 9087 XTR1的

| BYFNFL | 9894 | , |
| :---: | :---: | :---: |
| \% ${ }_{\text {WXTB }}$ | 9023 | MOKCAT 902 |
| PATT | 8006 | RCY800 90 |
| RCYase | 905F | RCYOTS 40 |
| SMwFLi | 9602 | TCKCTR |
| TLOP | 0102 | TREC |
| XNTOCO | 1078 | KMTE |


| 8097 | ERRFLS 9010 | FLGBYT 0006 |
| :---: | :---: | :---: |
| MSAMCT 0010 | MTCKCT QEIC: | MKMTB' 0802 |
| K\%V19 9624 | RCPD2G 903 | RCun? 0038 |
| RCIFLG GBA1 | RES0 | RETURN 01897 |
| TEST 0190 | TESTA 3122 | IESTB M136 |
| TRECE 9138 | TRNGFL 9649 | TRRBFL 9020 |


| MARK. | 0080 | MERTA | 0821 |
| :---: | :---: | :---: | :---: |
| OHPEK | 0815 | USPACE | 0011 |
| FCrame | 9842 | KCV945 | 0654 |
| SHMCTK | 960 5 | SPHCE | FF7F |
| IILDF | 015F | TIMCNT | FFFE |
| URRT | 900. | XMI | 10864 |

HSSEMELY COMPLETE, NO ERKORS

Figure 4 (continued)
All mnemonics copyrighted (c) Intel Corporation 1979

## MULTIPLY ALGORITHMS

Most microcomputer programmers have at one time or another implemented a multiply routine as part of a larger program. The usual procedure is to find an algorithm that works and modify it to work on the machine being used. There is nothing wrong with this approach. If engineers felt that they had to reinvent the wheel every time a new design is undertaken, that's probably what most of us would be doing-designing wheels. If the efficiency of the multiply algorithm, either in terms
of code size or execution time is important, however, it is necessary to be reasonably familiar with the multiplication process so that appropriate optimizations for the machine being used can be made.
To understand how multiplication operates in the binary number system, consider the multiplication of two four bit operands A and B. The "ones and zeros" in A and B represent the coefficients of two polynomials. The operation $\mathrm{A} \times \mathrm{B}$ can be represented as the following multiplication of polynomials:

$$
\begin{aligned}
& \mathrm{A} 3^{*} 2^{3}+A 2^{*} 2^{2}+A 1^{*} 2^{1}+A 0^{*} 2^{0} \\
& \mathrm{~B} 3^{*} 2^{3}+B 2^{*} 2^{2}+B 1^{*} 2^{1}+B 0^{*} 2^{0}
\end{aligned}
$$



The sum of all these terms represents the product of $A$ and $B$. The simplest multiply algorithm factors the above terms as follows:

$$
A^{*} B=B 0^{*}(A)^{*} 2^{0}+B 1^{*}(A)^{*} 2^{1}+B 2^{*}(A)^{*} 2^{2}+B 3^{*}(A)^{*} 2^{3}
$$

Since the coefficients of B (i.e., B0, B1, B2, and B3) can only take on the binary values of 1 or 0 , the sum of the products can be formed by a series of simple adds and multiplications by two. The simplest implementation of this would be:

```
MULTIPLY:
    PRODUCT = 0
    IF B0=1 THEN PRODUCT: = PRODUCT + A
    IF B1 = 1 THEN PRODUCT:= PRODUCT + 2*A
    IF B2=1 THEN PRODUCT:= PRODUCT + 4*A
    IF B3=1 THEN PRODUCT:= PRODUCT +8*A
END MULTIPLY
```

In order to conserve memory, the above straight line code is normally converted to the following loop:

MULTIPLY:
PRODUCT: $=0$
COUNT: $=4$
REPEAT
IF $\mathrm{B}[0]=1$ THEN PRODUCT: $=$ PRODUCT + A ENDIF
$A:=2^{*} A$
$B:=B / 2$
COUNT: = COUNT - 1
UNTIL COUNT: $=0$
END MULTIPLY
The repeated multiplication of $A$ by two (which can be performed by a simple left shift) forms the terms $2^{*} A$, $4^{*} \mathrm{~A}$, and $8^{*} \mathrm{~A}$. The variable B is divided by two (performed by a simple right shift) so that the least significant bit can always be used to determine whether the addition should be executed during each pass through the loop. It is from these shifting and addition opera-
tions that the "shift and add" algorithm takes its common name.
The "shift and add" algorithm shown above has two areas where efficiency will be lost if implemented in the manner shown. The first problem is that the addition to the partial product is double precision relative to the two operands. The other problem, which is also related to double precision operations, is that the $A$ operand is double precision and that it must be left shifted and then the B operand must be right shifted. An examination of the "longhand" polynomial multip ication will reveal that, although the partial product is indeed double precision, each addition performed is only single precision. It would be desirable to be able to shift the partial product as it is formed so that only single precision additions are performed. This would be especially true if the partial product could be shifted into the " B " operand since one bit of the partial product is formed during each pass through the loop and (happily) one bit of the "B" operand is vacated. To do this, however, it is necessary to modify the algorithm so that both of the shifts that occur are of the same type.

To see how this can be done one can take the basic multiplication equation already presented:

$$
A^{*} B=B 0^{*}\left(A^{*} 2^{0}\right)+B 1^{*}\left(A^{*} 2^{1}\right)+B 2^{*}\left(A^{*} 2^{2}\right)+B 3^{*}\left(A^{*} 2^{3}\right)
$$

and factoring $2^{4}$ from the right side:

$$
\begin{aligned}
A^{*} B & =2^{4}\left[B 0^{*}\left(A^{*} 2^{-4}\right)+B 1^{*}\left(A^{*} 2^{-3}\right)\right. \\
& \left.+B 2^{*}\left(A^{*} 2^{-2}\right)+B 3^{*}\left(A^{*} 2^{-1}\right)\right]
\end{aligned}
$$

This operation has resulted in a term (within the brackets) which can be formed by right shifts and adds and then multiplied by $2^{4}$ to get the final result. The resulting algorithm, expanded to form an eight by eight multiplication, is shown in figure 5. Note that although the result is a full sixteen bits, the algorithm only performs eight bit additions and that only a single sixteen bit shift operation is involved. This has the effect of reducing both the code space and the execution time for the routine.

ISIS-II MSS-49/UPI-41 MACRO RSEEMBLER. V2.6

LOC OBJ SER SOURCE STATEMENT

```
SMRCROFILE
    2 $INCLUNE(:F1:NP'r8. HED)
= 3;**********************************:******************************************************
=4:* *
= 5;* MFY8X8 *
=6:* *
= 7; *===================================================n=======n==============***
= 9;* THIS UTILITY PROYIDES AN 8 BY & UNSIGNED MULTIPLY* *
= 10;* AT ENTRY: *
=11;* A = LONER EIGHT BITS OF DESTINRTION OPERRNDD *
=12;* XA= DON'T CARE *
= 13;* R1= POINTER TO SOURCE OPERGND (PGLTIPLIER) IN INIERNAL MEMEORY' *
                                    Figure 5
```

$=8 ; *$

[^0]

| LOC M I | 59 | gIUPRE STATEMENT |
| :---: | :---: | :---: |
|  | $=69 \mathrm{MF} \mathrm{Y}^{8} \mathrm{~B}$ |  |
|  | $=69.3$ |  |
| GUBE 28 | $=78$ | YCH A. XA |
| Bapme 61 | $=71$ | ADD A. RR1 |
| 001467 | $=72$ | RRC A |
| 801128 | $=73$ | $\mathrm{XCH} \mathrm{H}, \mathrm{XA}$ |
| 601267 | $=74$ | RFC A |
| 0013 EE94 | $=75$ | D.JNE CCANT.MPYSLF |
| 01158 | $=76$ | FET |
|  | $=77$; | MLITIFLICARD : Fraltiplicandere |
|  | = 78:2 | ENGIF |
|  | $=-9,2$ | Cund $=$ COMNT -1 |
|  | = 80 1 1 ${ }^{\text {a }}$ | IL COMNT $=$ O |
|  | $=811 \mathrm{END}$ | MP43\% |
|  | 82 ENC |  |

USER SMABLS

hesembiy complete. no enfirs

All mnemonics copyrighted © Intel Corporation 1979.

## DIVIDE ALGORITHMS

In order to understand binary division a four bit operation will again be used as an example. The following algorithm will perform a four by four division:

```
DIVIDE:
    IF 16*DIVISOR> = DIVIDEND THEN
        SET OVERFLOW ERROR FLAG
    ELSE
        IF 8*DIVISOR> = DIVIDEND THEN
            QUOTIENT[3]: = 1
            DIVIDEND: = DIVIDEND - 8*DIVISOR
        ELSE
            QUOTIENT[3]: = 0
        ENDIF
        IF 4* DIVISOR> = DIVIDEND THEN
            QUOTIENT[2]: = 1
            DIVIDEND: = DIVIDEND - 4*DIVISOR
        ELSE
            QUOTIENT[2]: = 0
        ENDIF
        IF 2*DIVISOR> = DIVIDEND THEN
            QUOTIENT[1]:= 1
            DIVIDEND:= DIVIDEND - 2*DIVISOR
        ELSE
            QUOTIENT[1]: = 0
        ENDIF
        IF 1*DIVISOR> = DIVIDEND THEN
            QUOTIENT[0]:= 1
            DIVIDEND: = DIVIDEND - 1*DIVISOR
        ELSE
            QUOTIENT[0]: = 0
        ENDIF
    ENDIF
END DIVIDE
```

The algorithm is easy to understand. The first test asks if the division will fit into the dividend sixteen times. If it will, the quotient cannot be expressed in only four bits so an overflow error flag is set and the divide algorithm ends. The algorithm then proceeds to determine if eight times the divisor fits, four times, etc. After each test it either sets or clears the appropriate quotient bit and modifies the dividend. To see this algorithm in action, consider the division of 15 by 5 :

| $\begin{array}{r} 00001111 \\ -01010000 \end{array}$ | $\begin{array}{r} (15) \\ \left(16^{*} 5\right) \end{array}$ |
| :---: | :---: |
|  | Doesn't fit-no overflow |
| 00001111 | (15) |
| -00101000 | (8*5) |
|  | Doesn't fit-Q[3] $=0$ |
| 00001111 | (15) |
| - 00010100 | (4*5) |
|  | Doesn't fit-Q[2] $=0$ |
| 00001111 | (15) |
| -00001010 | (2*5) |
| 00000101 | Fits-Q[1] = 1 |
| 00000101 | (15-2*5) |
| -00000101 | (1*5) |
| 00000000 | Fits $-Q[0]=1$ |

The result is $\mathrm{Q}=0011$ which is the binary equivalent of 3-the correct answer. Clearly this algorithm can (and has been) converted to a loop and used to perform divisions. An examination of the procedure, however, will show that it has the same problems as the original multiply algorithm.

AP-49

The first problem is that double precision operations are involved with both the comparison of the division with the dividend and the conditional subtraction. The second problem is that as the quotient bits are derived they must be shifted into a register. In order to reduce the register requirements, it would be desirable to shift them into the divisor register as they are generated since the divisor register gets shifted anyway. Unfortunately the quotient bits are derived most significant bits first so doing this will form a mirror image of the quotient-not very useful.
Both of these problems can be solved by observing that the algorithm presented for divide will still work if both sides of all the "equations" involving the dividend are divided by sixteen. The looping algorithm then would proceed as follows:

```
DIVIDE:
    QUOTIENT:=0
    COUNT:=4
    DIVIDEND: = DIVIDEND/16
    IF DIVISOR> = DIVIDEND THEN
        OVERFLOW FLAG:=1
    ELSE
        REPEAT
        DIVIDEND:= DIVIDEND*2
        QUOTIENT:= QUOTIENT*2
        IF DIVISOR> = DIVIDEND THEN
            QUOTIENT: = QUOTIENT + 1/*SET QUOTIENT[0]*!
            DIVIDEND: = DIVIDEND - DIVISOR
        ENDIF
        COUNT:= COUNT - 1
        UNTIL COUNT = 0
    ENDIF
END DIVIDE
```

When this algorithm is implemented on a computer which does not have a direct compare instruction the comparison is done by subtraction and the inner loop of the algorithm is modified as follows:

```
*
REPEAT
    DIVIDEND: = DIVIDEND*2
    QUOTIENT:= QUOTIENT*2
    DIVIDEND: = DIVIDEND - DIVISOR
    IF BORROW = O THEN
        QUOTIENT: = QUOTIENT + 1
    ELSE
        DIVIDEND: = DIVIDEND + DIVISOR
    ENDIF
    COUNT:= COUNT - 1
UNTIL COUNT = 0
*
*
```

An implementation of this algorithm using the 8049 instruction set is shown in figure 6. This routine does an unsigned divide of a 16 bit quantity by an eight bit quan. tity. Since the multiply algorithm of figure 5 generates a 16 bit result from the multiplication of two eight bit operands, these two routines complement each other and can be used as part of more complex computations.

ISIS-II MS-43.JPI-41 MACRO ASSEMELER, 12.0

LOR OBJ SEO SOURCE STATEMENT
1 amprofile


$=4: *$ *
$=5:$ DIH16 *
$=6: *$ *

$=8 ; *$ *
$=9: *$ THIS UTILITY PROVIDES FN 16 BY 8 INSIGNEO DIVIDE
$=10$; AT ENTRY: *
$=11 ; \quad A=$ LOWER EIGHT BITS OF DESTINATION OPERANO $\quad *$

= 13:* R1= FOINTER TO DIVISOR IN INTERNFL MEMORY *

$=15: *$ AT EXIT: *
$=16 ; * \quad A=$ LOWER EIGHT BITS OF RESSLI 1
$=17 ; * \quad 8$ R REMAINOEP $\quad *$
Figure 6

[^1]
## SOURCE STATEMENT

```
    = 18;* < = SET IF OMEFLIOW ELSE CLEAPED
    = 19;*
    = 20.*******************************************************************************
        21:
        22;
        22. FINCLINE F1:ONME FOL)
    = 24:10IM15
    = 25:1 CMMT = =
    = 26:1 GIVIOENO[15-8]=OIVIDEMC[15-8]-0IUISOK
    = 27:1 IF BORROH=0 THEN :4 IT FITS*;
    = 28:2 SET OMERFLOM FLAMG
    = 29:1 ELSE
    = 30:2 RESTGE DIUGENO
    = 31:2 PEPERT
    = 2, -2 DIVIDEND:=DIVIDENO*2
    = 33:3 OHOTENT =OHTIENT*2
    = 34:3 DIDIONDC15-8]:=DNIDENO[15-8]DIUISOF
    = 35:E IF BORFOML=1 THEN
    = 36:4 EESTORE DIVIDEND
    = 27:3 ELEE
    = 35:4 DONTILNT[0] =1
    = 29:% EMLIF
    = 4H:? COUNT =COUNT-1
    = 41:2 IMTIL CDMHT=\
    = 42:2 CLEFR OHERFLON FLAG
    = 43:1 END:F
    = 44.1 ENODHDE
        43.
        46: EOLRTES
        47: ==-====
        43
    51
        5% 拃积T
        53 SINCLINE(:51:OM16)
    = 54,1 DIV16.
QWUQ 2H = 55 DIM1E SOH H.XA : FOITINE WORKS MOSLY WITH EITS 15-8
    = 56:1 COMNT =8
4001 EEOS = 5% MOW COHNT. #S
= 58 . 1 DIMIDENR 15-8]=0IVIDEN[ 15-8)-DIVISOR
Ma0237 = 5% GFI A
0004 61 = GO AON A.ORI
    = 62:1 IF EOFROMEM THEN:* IT FIIS*;
G0ace F6棌 = 63 IN DIVIA
    = 64:2 SET 04EPFLDUN FLPHIS
0099 प4424 = 66 JMF DIVIB
    = 6:15SE
    =68 0TMIF
    = 69.2 REGTOKE DIVIOEND
009E 61 = 70 ROD F. PR1
    = 71 2 REPEAT
    =72 DIMILP:
    = 23.3 DIVIDEND:= FIMIDEND*
```


$006537 \quad=61 \quad \mathrm{CPL} \quad \mathrm{A}$
gate म $\mathrm{H}_{\mathrm{C}} \quad=65$ CPL C
Figure 6 (continued)

All mnemonics copyrighted © Intel Corporation 1979.

5 EQ

$$
=74: 3
$$

naur 97

$$
=75
$$

40MO 2 A BOME F？ Mabf 2 A Ban F7 B011 E618
101： 3
01461 001537 30160420 $001837=86 \mathrm{MYIE}$ 001961日月14 37

M016 E6：
nalb 61
00120421
－ 1 －
900 18

14O2 EEMC
ance 97

402429
392582

$$
=95 \text { DIVIC }
$$

$=104$ 1 ENDIF
$=105.15 \mathrm{BDH} \mathrm{HDE}$
$=107$ RET
gOMFCE STATEMENT
MODTIENT＝OHOTIENT＊
OLR E
$\mathrm{XCH} \mathrm{H}, \mathrm{ZH}$
RLC A
$\mathrm{XOH} \quad \mathrm{H}, \mathrm{KH}$
PLC A
JNE DIVIE
$\mathrm{Fi} \quad \mathrm{A}$
FOD A，BR1
OF A
IN CIVIC
TIVIDENO 15－8］：＝DIVIDENC 15－8］－CIVISOR
OF A
HOO H．GRI
OFL A
IF EORFOM $=1$ THEN
WC Divic
festare ividend
Now B．ARE
M OMD
ELSE

$$
=96.4 \quad \text { anTIENT[D] }=1
$$


$=30$ EMUIF
$=99: 3 \quad$ CUHT $=$ COUNT－ 1
$=108 \mathrm{Z}$ UNTIL COMTS $=0$
＝Lui DFYL DNE COHNT．DIVILF
$=1 \dot{2} 2$ ： 2 LEAR OHRRLOM FLRG
$=10 \mathrm{C} \quad \mathrm{C}$

198 ENO

$$
\begin{aligned}
& =10 \mathrm{EHD} \text {. } \mathrm{NH} \\
& \text { A. } \mathrm{XF}
\end{aligned}
$$

UGE Symbols

湖
HESEMEL＇I GTHFLETE NO ERFOFS
Figure 6 （continued）
All mnemonics copyrighted © Intel Corporation 1979.

## BINARY AND BCD CONVERSIONS

The conversion of a binary value to a BCD（binary coded decimal）number can be done with a very straight－ forward algorithm：

```
CONVERT_TO_BCD:
    BCDACCUM:=0
    COUNT:= PRECISION
    REPEAT
        BIN:=BIN * 2
        BCD: = BCD* 2+CARRY
        COUNT:= COUNT - 1
    UNTIL COUNT = 0
END CONVERT_TO_BCD
```

The variable BCDACCUM is a $B C D$ string used to ac－ cumulate the result；the variable $\operatorname{BIN}$ is the binary num－ ber to be converted．PRECISION is a constant which gives the length，in binary bits of BIN．To see how this works，assume that BIN is a sixteen bit value with the most significant bit set．On the first pass through the loop the multiplication of BIN will result in a carry and this carry will be added to $B C D$ ．On the remaining passes through the loop BCD will be multiplied by two 15 times．The initial carry into BCD will be multiplied by $2^{15}$ or 32678 ，which is the＂value＂of the most significant bit of BIN．The process repeats with each bit of BIN being introduced to BCDACCUM and then being scaled up on successive passes through the loop．Figure 7 shows the implementation of this algorithm for the 8049.

ISI5-11 MC5-43/IPI-41 MACR1 ASSEMELER, V2 и

Lic 08J

0002
ทat? 9694

0003

2405
$=47$ TEMPI SET K.5
$=48$;
$=49.1$ TONYERT_TO_BCO
$=50 \mathrm{CNECr}$
$=51: 1$ econcc $=0$
090128
SEQ SOMKCE STRTEMENI
1 macrofile
2 SINCLIME FL COBBCD HED)
$=5: *$ CONECD
$=15$; HT EXIT
$=16: * \quad A=$ HOEFINED

$=19$;*
21:
22 .
23 SINCLINE ( F1 CONECD $F O L$ )
$=24.1$ CONUERT.TO_ECD
$=25 ; 1$ ECDACC: $=0$
$=26.1$ COUNT $=16$
$=271$ FEFEAT
$=28: 2 \quad$ BIN: $=\mathrm{EIN} / 2$
$=29.2 \quad B C D=B C D * 2+C R R E Y$
$=31.2$ COUNT $=$ COUNT -1
$=32 ; 1$ INTIL CKNT $=6$
$=33: 1$ EMD CONERT_TO_BCD
24 .
25: EDLATES
36. $=$ =a $==$

37 :

| 28 \% | EDU | $\mathrm{k}_{2}$ |
| :---: | :---: | :---: |
| 39 count | ESU | R3 |
| 40 ICNT | E잉 | k4 |
| 41; |  |  |
| 42 DIGPR | EQU | 3 |

43
44 SEJECT
45 INCLIME ( F1 TURECD)
$=46$
$=50 \quad \mathrm{xCH} \quad \mathrm{B}, \mathrm{KO}$

$=4 i *$ *
$=6 ; *$ *

$=8 ; *$ *
$=9: *$ THIS ITILITY CONYERTS A 16 EIT EINAPY YFLIIE 10 ELCD *
= 10:* AT ENTRY *
$=11: * \quad A=$ Lomer EISHT BITS OF EINATY *RLIE $\quad *$
$=12: * \quad$ Kh $=$ UPFCR EICHT BIIS OF EINHPY GRLIE $\quad *$
$=13$; RQ POINTER TO H FACKE ECO STRING * *
$=14$ :
$=13$ : $\quad \mathrm{C}=$ SET IF OVERFLOH ELSE GLERRED
$=20: * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * k * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *$
$=30: 2$ IF CARRY FROM BCDACC GOTO ERRUR EXIT

[^2]

USER STMEDLS



ASSEMEL' COMFIETE NO ERRORS

The conversion of a BCD value to binary is essentially the same process as converting a binary value to BCD.

```
CONVERT_TO_BINARY
    BIN:=0
    COUNT:= DIGNO
    REPEAT
        BCDACCUM: = BCDACCUM * 10
        BIN:= 10 * BIN + CARRY DIGIT
        COUNT:= COUNT-1
    UNTIL COUNT = 0
END CONVERT_TO_BINARY
```

The only complexity is the two multiplications by ten. The BCDACCUM can be multiplied by ten by shifting it left four places (one digit). The variable BIN could be multiplied using the multiply algorithm already discussed, but it is usually more efficient to do this by mak-
ing the following substitution:

$$
\mathrm{BIN}=10^{*} \mathrm{BIN}=(2)^{*}(5)^{*}(\mathrm{BIN})=2^{*}(2 * 2+1)^{*} \operatorname{BIN}
$$

This implies that the value 10 * BIN can be generated by saving the value of BIN and then shifting BIN two places left. After this the original value of BIN can be added to the new value of BIN (forming 5 * BIN) and then BIN can be multiplied by two. It is often possible to implement the multiplication of a value by a constant by using such techniques. Figure 8 shows an 8049 routine which converts $B C D$ values to binary. This routine differs slightly from the algorithm above in that the BCD digits are read, and converted to binary, two digits at a time. Protection has also been added to detect BCD operands which, if converted, would yield binary values beyond the range of the result.

ISIS-1! MS-48,IPI-41 MACRO ASSEMELEF. V2. 0

LOE OEI SEO SOLPCE STATEMENT

```
    STHCRILIE
    CINOLIDE: F1 CONBIN HED)
= 3 ;********************************************************************{*********************
=4:* *
5:* [OHRIN *
=6:* *
```



```
= 8:* *
= 3;* THIS UYILITY CONERTS A 6 DIGIT BCD YRLUE TO BINARY *
= 10.* AT ENTR% * *
=11:* RG= FOINTER TO A PRCKED ECD STRIMGG
=12;* *
=13:* AT EXIT: *
=14;* A = LDNER EIGHT BITS OF THE BINFRY RESUMT *
= 15;* XFi= IIPPER EISHT BITS OF THE EINTPY RESULT *
=16:* C = SET IF OVERFLOW ELSE CLEARED *
= 17;* *
=18;***************:*************************************************************************
    19:
    29;
    21 $1NCLHOE(FI CONBIA POL)
= 22;
= 23.
= 24;1 CONYERT_TO_BINRRY
= 25;1 POINTERO:=FOINTERO+DIGITPAIR-1
= 26:1 COUNT =DIGITPAIR
= 27;1 BIN:=8
= 23:1 REPERT
=29:2 EIN = EIN*10
= 3Q:2 BIN:=BIN+MEM(RG)[T-4]
= 31:2 BIN: EIN*1Q
= 32:2 BIN =BIN+MEM:RD)[3-0]
```



| LOC. 08. | SEQ S | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 00221359 | $=88$ | moce | A, \%00 |  |
| 0224 24 | $=89$ | XCH | A. \% $_{\text {ch }}$ |  |
| $0025+624$ | $=90$ | J | COMBER |  |
|  | $=91: 2 \mathrm{P}$ | POINTERQ : $=$ POINTER0-1 |  |  |
| 002708 | $=92$ | DEE | R9 |  |
|  | $=93: 2 \quad 0$ | COMNT $=$ COUNT-1 |  |  |
|  | = $94: 1 \mathrm{mall}$ | IL count |  |  |
| 0028 EB68 | $=95$ | 0.N2 | COA NT $^{\text {C CONELP }}$ |  |
|  | = 96:1 ENO | CONVERT_TO_BINARY |  |  |
| 009283 | $=97$ Comeer: | HET |  |  |
|  | $=98$ SEJECT |  |  |  |
|  | = 99 ; |  |  |  |
|  | = 140 O : |  |  |  |
|  | $=101$ : | UTILITY TO MATIPLY BIN E"' 10 |  |  |
|  | $=102$; | CPRRPY WILL BE SET IF OVERFLOW acciurs |  |  |
|  | $=103$; |  |  |  |
| 0028 Al | $=104$ CONE10 | MO4 | TEMF1. A ; | - SRYE A |
| 0102024 | $=195$ | XCH | 8, XR ; | ; SAVE XA |
| B920 PE | = 106 | Mas | TEMP2, A |  |
| Quge $2 R$ | $=107$ | XCH | A, X A |  |
|  | $=108$; |  |  |  |
| 602F 97 | $=189$ | CLR | $\bigcirc$ |  |
| 0003 F 7 | $=110$ | PLC | A ; | ; $\operatorname{BIN}:=\mathrm{BIN} * 2$ |
| 00312 A | $=111$ | XCH | A. $\times$ A |  |
| $0032 \mathrm{F7}$ | $=112$ | RLC | A |  |
| 60332 R | $=113$ | SOH | A, Sh $^{\text {a }}$ |  |
| 9034 Fe.46. | $=114$ | J. | COH61E : | ; ERROR OH OVERFLOW |
|  | = 115 |  |  |  |
| $0936 \mathrm{F7}$ | = 116 | RLC | A ; | ; BIN $=$ = IN +4 |
| 0037 2月 | $=117$ | XCH | A. $\mathrm{XR}^{\text {A }}$ |  |
| 0038 F ? | $=118$ | RLC | H |  |
| 003929 | $=119$ | XCH | $\mathrm{A}, \mathrm{Xh}$ |  |
| 6033 F646 | $=120$ | Jc | COMB1E; | ; ERROR ON OYERFLOW |
|  | $=121$ |  |  |  |
| 68356 | $=122$ | ADD | A, TEMF 1 ; $\mathrm{BIN}=6 \mathrm{IN} \times 5$ |  |
| Q030 2 H | = 123 | XCH | A. $\times$ A |  |
| gaze 7 E | $=124$ | HOOC | A. TEMP2 |  |
| OHF 2 H | $=125$ | XCH | A. $\mathrm{YR}^{\text {R }}$ |  |
| 0046 F646 | = 126 | J. | COABEE - | : ERROR ON OUERFLON |
|  | = 127 ; |  |  |  |
| 8042 FF | $=128$ | RLE | A : | $\therefore$ BIN $=$ EIN 410 |
| 9043 2 A | $=129$ | XCH | 8. $\mathrm{X}_{6}$ |  |
| 0044 F7 | $=130$ | RLC | A |  |
| 0045 2\% | $=131$ | XCH | A. XA |  |
|  | $=132$; |  |  |  |
| 004683 | $=133 \mathrm{CONB1E}$ | : RET |  |  |
|  | = 134 |  |  |  |
|  | $=135$; |  |  |  |
|  | 136 END |  |  |  |

USER SYMROLS



ASSEMEL'Y COMPLETE, NO EVRUPS

All mnemonics copyrighted © Intel Corporation 1979.

## CONCLUSION

The design goals of the full duplex serial communications software were realized; if transmission and reception are occurring concurrently, only 42 percent of the real time available to the 8049 will be consumed by the serial link. This implies that an 8049 running full duplex serial I/O will still outperform earlier members of the family running without the serial I/O requirement. It is also possible to run this program in an 8048 or 8748 at 1200 baud with the same 42 percent CPU utilization.
The execution times for the other routines that have been discussed have been summarized in Table 1. All of these routines were written to maintain maximum useability rather than minimum code size or execution time. The resulting execution times and code size are therefore what the user can expect to see in a real application. The results that were obtained clearly show the efficiency and speed of the 8049. The equivalent times for the 8048 are also shown. It is clear that the 8049 represents a substantial performance advantage over the 8048. Considering, in most applications, that the 8048 is
the highest performance microcomputer available to date, the performance advantage of the 8049 should allow the cost benefits of a single chip microcomputer to be realized in many applications which up until now have required too much "computer power" for a single chip approach.

|  | EXECUTION TIME (MICROSECONDS) |  |  |
| :---: | :---: | :---: | :---: |
|  | BYTES | 8049 | 8048 |
| MPY8 | 21 | 109 | 200 |
| DIV 16 | 37 | $\begin{aligned} & 183 \text { MIN } \\ & 204 \text { MAX } \end{aligned}$ | $\begin{aligned} & 335 \mathrm{MIN} \\ & 375 \mathrm{MAX} \end{aligned}$ |
| CONBCD | 36 | 733 | 1348 |
| CONBIN | 70 | 388 | 713 |

Table 1. Program Performance


[^0]:    All mnemonics copyrighted © Intel Corporation 1979

[^1]:    All mnemonics copyrighted © Intel Corporation 1979.

[^2]:    All mnemonics copyrighted © Intel Corporation 1979.

