
# intel

# data catalog 1976



© Intel Corporation 1976

#### INTEL

Intel was organized in 1968 to exploit the rapidly growing technology of Integrated Electronics, from whence the corporation derives its name. During its brief history it has become the world's largest supplier of MOS circuits, and is in the top ten

#### On the cover

1. The 8080A 8-bit, N-Channel microprocessor has become the first industry standard MPU. The full MCS-80 family is detailed in Section 8, including the M8080A, which operates over the full  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range.

з.

7

2. Intel memory leadership continues in 1976 with the 2115 60 ns 1K RAM and 2116 16K Dynamic RAM (Section 2) and 2708 8K erasable and electrically reprogrammable Read-Only-Memory (Section 3).

3. The Intellec MDS, with In-Circuit-Emulator (ICE) allows quick design and debug of microcomputer systems. See Section 10 for a full description.

4. Intel's 2416 16K CCD Serial Memory makes practical megabit single card memories such as shown here. See Section 4 for details of the device, Section 6 for complete memory systems.

5. Intel delivers complete microcomputer support software manuals and training. See Section 10 for details.

producers of all semiconductor devices. This data catalog covers most Intel standard component, memory system and microcomputer development system products. For a list of other Intel literature, see page 12-10.

5

#### NUMERICAL AND FUNCTIONAL INDEXES

INDEXES

RAMS

ROMs

MCS-40

**MCS-80** 

SERIES 3000

X

9

RANDOM ACCESS MEMORIES

**READ ONLY MEMORIES** 

intel

1976 data catalog SERIAL MEMORIES

MEMORY SUPPORT CIRCUITS

**MEMORY SYSTEMS** 

MCS-40<sup>™</sup> MICROCOMPUTER SYSTEM

MCS-80<sup>™</sup> MICROCOMPUTER SYSTEM

SERIES 3000 BIPOLAR MICROCOMPUTER SYSTEM

DEVELOPMENT SYSTEMS AND SOFTWARE

TIMEKEEPING CIRCUITS

GENERAL INFORMATION

©Intel Corporation 3065 Bowers Avenue • Santa Clara, CA 95051 Telephone: (408) 246-7501 TWX: 910-338-0026 • Telex: 34-6372



S		
Ξ		
Х		
1		
I		
ì		
	з,	

			t		
		PAGE			PAGE
1101A	256 × 1 MOS RAM	2-4	2401	Dual 1024-Bit Dynamic Recirculating	4-11
1101A1	256 x 1 MOS RAM	2-4	0.405	Shift Register	4 11
1103	1024 x 1 Dynamic MOS RAM	2-8	2405	1024-Bit Dynamic Recirculating Shift Register	4-11
1103-1	1024 x 1 Dynamic MOS RAM	2-13	2416	16K CCD Serial Memory	4-15 3-23
1103A	1024 x 1 Dynamic MOS RAM	2-16	2704	512 x 8 MOS Erasable PROM	3-23 3-23
1103A-1	1024 x 1 Dynamic MOS RAM	2-21	2708	1024 x 8 MOS Erasable PROM	3-23 9-3
1103A-2 1302	1024 x 1 Dynamic MOS RAM	2-26 3-5	M3001	Microprogram Control Unit Microprogram Control Unit, Mil Temp	9-10
1402A	256 x 8 MOS ROM	3-5 4-3	3002	Central Processing Element	9-13
1402A 1403A	Quad 256-Bit Dynamic Shift Register Dual 512-Bit Dynamic Shift Register	4-3 4-3	M3002	Central Processing Element, Mil Temp	9-18
1403A 1404A	1024-Bit Dynamic Shift Register	4-3	3003	Look-Ahead Carry Generator	9-21
1405A	512-Bit Dynamic Recirculating Shift Register	4-7	M3003	Look-Ahead Carry Generator, Mil Temp	9-24
1702A	256 x 8 MOS Erasable PROM	3-9	3101	16 x 4 Schottky RAM	2-87
1702AL	256 x 8 MOS Erasable PROM	3-13	3101A	16 x 4 Schottky RAM	2-87
1702A-2	256 x 8 MOS Erasable PROM	3-9	M3101	16 x 4 Schottky RAM, Mil Temp	2-91
1702AL-2	256 x 8 MOS Erasable PROM	3-13	M3101A	16 x 4 Schottky RAM, Mil Temp	2-91
1702A-6	256 x 8 MOS Erasable PROM	3-9	3104	4 x 4 Schottky RAM	2-93
2101	256 x 4 MOS RAM	2-34	3106	256 x 1 Schottky RAM	2-97
2101-1	256 x 4 MOS RAM	2-34	3106A	256 x 1 Schottky RAM	2-97
2101-2	256 x 4 MOS RAM	2-34	3106-8	256 x 1 Schottky RAM	2-97
2101A	256 x 4 MOS RAM	2-30	3107	256 x 1 Schottky RAM	2-97
2101A-2	256 x 4 MOS RAM	2-30 ·	3107A	256 x 1 Schottky RAM	2-97
2101A-4	256 x 4 MOS RAM	2-30	3107-8	256 x 1 Schottky RAM	2-97
2102A	1024 × 1 MOS RAM	2-38	3205	1 of 8 Binary Decoder	5-3
2102A-2	1024 x 1 MOS RAM	2-38	3207A	Quad Bipolar to MOS Level Shifter and Driver	5-7
2102A-4	1024 × 1 MOS RAM	2-38	3207A-1	Quad Bipolar to MOS Level Shifter and Driver	5-11
2102A-6	1024 × 1 MOS RAM	2-38	3208A	Hex Sense Amp for MOS Memories	5-13
2102AL	1024 × 1 MOS RAM	2-38	3212 M3212	Multi-Mode Latch Buffer Multi Mede Latch Buffer Mil Temp	9-26 9-31
2102AL-2	1024 x 1 MOS RAM	2-38	3214	Multi-Mode Latch Buffer, Mil Temp Interrupt Control Unit	9-31
2102AL-4 M2102A-4	1024 x 1 MOS RAM 1024 x 1 MOS RAM, Military Temperature	2-38 2-42	M3214	Interrupt Control Unit, Mil Temp	9-40
M2102A-4 M2102A-6	1024 x 1 MOS RAM, Military Temperature	2-42	3216	Parallel Bi-Directional Bus Driver	9-44
2104	4096 x 1 Dynamic MOS RAM	2-44	3222	4K Dynamic RAM Refresh Controller	5-19
2104-2	4096 x 1 Dynamic MOS RAM	2-44	3226	Parallel Bi-Directional Bus Driver	9-44
2104-4	4096 x 1 Dynamic MOS RAM	2-44	M3216	Parallel Bi-Directional Bus Driver, Mil Temp	9-47
2107A	4096 x 1 Dynamic MOS RAM	2-52	M3226	Parallel Bi-Directional Bus Driver, Mil Temp	9-47
2107A-1	4096 x 1 Dynamic MOS RAM	2-52	3232	4K Dynamic RAM Address Multiplexer and	5-25
2107A-4	4096 x 1 Dynamic MOS RAM	2-52		Refresh Counter	
2107A-5	4096 x 1 Dynamic MOS RAM	2-52	3242	16K Dynamic RAM Address Multiplexer and	5-29
2107B	4096 x 1 Dynamic MOS RAM	2-58		Refresh Counter	
2107B-4	4096 x 1 Dynamic MOS RAM	2-58	3245	Quad TTL to MOS Driver for 4K RAMs	5-30
2107B-6	4096 x 1 Dynamic MOS RAM	2-58	3246	Quad ECL to MOS Driver for 4K RAMs	5-34
2111	256 x 4 MOS RAM	2-68	3301A	256 x 4 Schottky ROM	3-26
2111-1	256 x 4 MOS RAM	2-68	M3301A	256 x 4 Schottky ROM, Mil Temp	3-29 3-31
2111-2	256 x 4 MOS RAM	2-68	3302A	512 x 4 Schottky ROM 512 x 4 Schottky ROM	3-31
2111A	256 x 4 MOS RAM	2-64	3302A-4 3302AL6	512 x 4 Schottky ROM	3-31
2111A-2	256 x 4 MOS RAM	2-64	3304A	512 x 8 Schottky ROM	3-34
2111A-4	256 x 4 MOS RAM	2-64	3304A-4	512 x 8 Schottky ROM	3-34
2112	256 x 4 MOS RAM	2-77	3304AL6	512 x 8 Schottky ROM	3-34
2112-2 2112A	256 x 4 MOS RAM 256 x 4 MOS RAM	2-77 2-72	3322A	512 x 4 Schottky ROM	3-31
2112A 2112A-2	256 x 4 MOS RAM 256 x 4 MOS RAM	2-72	3322A-4	512 x 4 Schottky ROM	3-31
2112A-2 2112A-4	256 x 4 MOS RAM	2-72	3322AL6	512 x 4 Schottky ROM	3-31
21124-4	1024 x 1 MOS RAM	2-72	3324A	512 x 8 Schottky ROM	3-34
2115-2	1024 x 1 MOS RAM	2-81	3324A-4	512 x 8 Schottky ROM	3-34
2115-2 2115L	1024 x 1 MOS RAM	2-81	3404	High Speed 6-Bit Latch	5-3
2116	16K x 1 Dynamic MOS RAM	2-86	3408A	Hex Sense Amp and Latch for MOS Memories	5-13
2125	1024 x 1 MOS RAM	2-81	3601	256 x 4 Schottky PROM	3-37
2125-2	1024 × 1 MOS RAM	2-81	3601-1	256 x 4 Schottky PROM	3-37
2125L	1024 x 1 MOS RAM	2-81	M3601	256 x 4 Schottky PROM, Mil Temp	3-41
2308	1024 x 8 MOS ROM	3-16	3602	512 x 4 Schottky PROM	3-43
2316A	2048 x 8 MOS ROM	3-20	3602-4	512 x 4 Schottky PROM	3-43
			l		

8		
	×	
	1	

	PAGE
512 x 4 Schottky PROM 512 x 8 Schottky PROM 512 x 8 Schottky PROM 256 x 4 Schottky PROM 256 x 4 Schottky PROM 256 x 4 Schottky PROM 512 x 4 Schottky PROM 512 x 4 Schottky PROM 512 x 8 Schottky PROM 512 x 8 Schottky PROM 512 x 8 Schottky PROM, Mil Temp 1024 x 4 Schottky PROM, Mil Temp 1024 x 4 Schottky PROM 512 x 8 Schottky PROM 512 x 8 Schottky PROM 1024 x 4 Schottky PROM 512 x 8 Schottky PROM 1024 x 4 Schottky PROM 1025 x 8 ROM with 4-Bit 1/0 for 4040/4004 10 Bit Serial In-Parallel Out Shift Register 4-Bit Microprocessor	3-43 3-46 3-46 3-37 3-37 3-43 3-43 3-43 3-43 3-43 3-46 3-49 3-52 3-52 3-52 3-52 3-52 3-52 3-52 3-52
Address Latch for 4040/4004 I/O Device for 4040/4004 4-Bit Microprocessor 256 x 4 MOS RAM 4040 Clock Generator Programmable I/O for 4040/4004 Programmable Keyboard/Display Interface for 4040/4004	7-59 7-59 7-4 7-82 7-53 7-22 7-39
4040/4004 Memory Interface 1024 x 8 ROM with 16-Bit I/O for 4040/4004 2048 x 8 MOS ROM 256 x 4 CMOS RAM 256 x 4 CMOS CMOS Driver for 4K RAMS Quad CMOS to MOS Driver for 4K RAMS Quad Low Power TTL to MOS Driver for	7-65 7-94 7-104 7-107 2-101 2-101 2-101 2-101 2-101 2-101 2-101 5-38 5-42
High Speed Quad Low Power TTL to MOS	5-42
Quad CCD Driver Single Chip T/S/D Watch Circuit 8-Bit Central Processor 8-Bit Central Processor 8-Bit Central Processor 8-Bit Central Processor 8-Bit Central Processor, Mil Temp 256 x 4 MOS RAM 256 x 4 MOS RAM 1K x 1 Dynamic MOS RAM 256 x 4 MOS RAM	5-46 11-2 8-33 8-33 8-12 8-16 8-20 8-54 8-57 8-66 8-69 8-60 8-63 8-63 8-89
	512 x 8 Schottky PROM 512 x 8 Schottky PROM 512 x 8 Schottky PROM 256 x 4 Schottky PROM 526 x 4 Schottky PROM 512 x 4 Schottky PROM 512 x 4 Schottky PROM 512 x 8 Schottky PROM 526 x 8 NOM with 4-Bit I/O for 4040/4004 320 Bit RAM with 4-Bit I/O 10 Bit Serial In-Parallel Out Shift Register 4-Bit Microprocessor 256 x 4 MOS RAM 4040 Clock Generator Programmable I/O for 4040/4004 Programmable Keyboard/Display Interface for 4040/4004 4040/4004 Memory Interface 1024 x 8 ROM with 16-Bit I/O for 4040/4004 2048 x 8 MOS ROM 256 x 4 CMOS RAM 256 x 4 MOS RAM

		PAGE
8212	8-Bit 1/0 Port	8-75
8214	Priority Interrupt Control Unit	8-92
8216	4-Bit Bi-Directional Bus Driver	8-96
8222	Dynamic RAM Refresh Controller	8-74
8224	8080 Clock Generator	8-25
8226	4-Bit Bi-Directional Bus Driver	8-96
8228	System Controller for 8080	8-29
8238	System Controller for 8080	8-29
8251	Programmable Communcation Interface Programmable Peripheral Interface	8-85 8-79
8255 8302	256 x 8 MOS ROM	8-46
8308	1K x 8 MOS ROM	8-49
8316A	2K x 8 MOS ROM	8-52
8253	Programmable Interval Timer	8-100
8257	Programmable DMA Controller	8-102
8259	Programmable Interrupt Controller	8-104
8702A	256 x 8 MOS PROM	8-40
8708	1K x 8 MOS PROM	8-43
Barebones 80		10-25
CROMIS	Series 3000 Microprogramming System	10-45 10-2
Development	ating System — MDS	10-2
	rketing Offices	Inside Cover
Functional In		1-5
	aper Tape Reader — MDS	10-14
High Speed P	aper Tape Reader 4/MOD/40	10-28
High Speed P	aper Tape Reader 8/MOD/80	10-24
imm 4-22	Instruction/Data Storage Module	10-31
imm 4-24	Data Storage Module	10-31
imm 4-42 imm 4-43	Central Processor Module Cental Processor Module	10-31
imm 4-43	Input/Output Module	10-31 10-31
imm 6-26	PROM Memory Module	10-33
imm 6-28	RAM Memory Module	10-33
imm 6-70	Universal Prototype Module	10-33
imm 6-72	Module Extender	10-33
imm 6-76	PROM Programmer Module	10-33
imm 8-60	Input/Output Module (8008)	10-32
imm 8-61	Input/Output Module (8080)	10-32
imm 8-62 imm 8-63	Output Module (8008) Output Module (8080)	10-32 10-32
imm 8-82	Output Module (8080) Central Processor Module (8008)	10-32
imm 8-83	Central Processor Module (8080)	10-32
in-10	RAM System	6-4
in-26	RAM System	6-6
in-40	RAM System	6-8
in-50	RAM System	6-10
in-60	Serial Memory System	6-12
in-64	Serial Memory System	6-14
in-65 in-4711	Serial Memory System PDP-11 Add-in	6-16 6-18
in-4716	Interdata 7/16 and 7/32 Add-in	6-20
in-477	CRT Refresh Memory	6-22
in-481	8008, 8080 RAM Memory	6-24
In Circuit Em	nulator — ICE-30 MDS nulator — ICE-80 MDS	10-18
		10-15
Intel Sales 0		12-13
Intellec® MD		10-3
Intellec 4/M		10-27
Intellec 8/MO Intellec Syst		10-23 10-2
	l Distributors	Inside Cover
	8008 Simulator	10-40

PAGE

INTERP 40	4004/4040 Simulator	10-39
INTERP 80	8080 Simulator	10-42
Literature Ava	ailable	12-10
Literature Rec	quest Card	nside Cover
M2102A-4	1024 x 1 MOS RAM, Mil Temp	2-42
M2102A-6	1024 x 1 MOS RAM, Mil Temp	2-42
M3001	Microprogram Control Unit, Mil Temp	9-10
M3002	Central Processing Element, Mil Temp	9-18
M3003	Look-Ahead Carry Generator, Mil Temp	9-24
M3101	16 x 4 Schottky RAM, Mil Temp	2-91
M3101A	16 x 4 Schottky RAM, Mil Temp	2-91
M3212	Multi-Mode Latch Buffer, Mil Temp	9-31
M3214	Interrupt Control Unit, Mil Temp	9-40
M3216	Parallel Bi-Directional Bus Driver, Mil Tem	р 9-47
M3226	Parallel Bi-Directional Bus Driver, Mil Tem	p 9-47
M3301A	256 x 4 Schottky ROM, Mil Temp	3-29
M3601	256 x 4 Schottky PROM, Mil Temp	3-41
M3604	512 x 8 Schottky PROM, Mil Temp	3-49
M3604-6	512 x 8 Schottky PROM, Mil Temp	3-49
M3624	512 x 8 Schottky PROM, Mil Temp	3-49
MAC 8	MCS-8™ Cross-Assembler	10-38
MAC 40	Microcomputer Software Products	10-36
MCS 4/40	Workshop	10-62
MCS-4/40	4040 Prototype Systems	7-110
MAC 40	MCS-40™ Cross-Assembler	10-37
MAC 80	MCS-80™ Cross-Assembler	10-41
MCS-80	Workshop	10-60
Memory Supp	ort Circuit Selector Guide	5-2
Memory Syst	em Selector Guide	6-2

	PAGE
Memory System Accessories	6-30
Memory System Custom Boards	6-26
Memory System Cabinets	6-27
Memory System Chassis	6-28
Memory System Power Supplies	6-29
Microcomputer Modules	10-31
Module Conversion Kit	10-33
MOS RAM Selector Guide	2-2
MOS ROM/PROM Selector Guide	3-2
Ordering Information	12-3
Orient Marketing Offices	Inside Cover
Packaging Information	12-4
PL/M™ Cross Compiler	10-43
PL/M™ Workshop	10-61
PROM Programming Instructions	3-55
ROM Simulators — MDS	10-21
SBC 80/10 OEM Computer System	10-34
Schottky ROM/PROM Cross Reference	3-4
Schottky ROM/PROM Selector Guide	3-3
SDK-80 8080 System Design Kit	10-29
Serial Memory Selector Guide	4-2
Single Board Computer	10-34
Standard Processing Specification	12-8
Training Programs	10-59
Universal PROM Programmer — MDS	10-13
User's Program Library	10-46
4-Bit User's Program Library	10-47
8-Bit User's Program Library	10-49
User's Library Submittal Form	10-57

1-5

JEXES

#### RANDOM ACCESS MEMORIES

STATIC MOS R MOS RAM SE 1101A 12101A 2101A-2 2101A-2 2101A-2 2101A-4 2101-1 2101-2 2102A-2 2102A-2 2102A-6 2102A-6 2102A-6 2102A-6 2102A-2 2102A-6 2102A-4 M2102A-6 2111A 2111A-2 2112A-6 2111A 2111A-2 2112A-6 2111A 2111A-2 2112A-6 2111A 2111A-2 2112A-6 2111A 2111A-2 2112A-6 2111A 2111A-2 2112A-6 2111A 2111A-2 2112A-6 2112A-1 2112A-2 2112A-2 2115-2 2115-2 2115-2 2115-2 2115-2 2115-2 2115-2 2115-2 2115-2 2115-2 2115-2 2115-2 2115-2	IAMs           LECTOR GUIDE           256 x 1 MOS RAM           256 x 1 MOS RAM           256 x 4 MOS RAM           1024 x 1 MOS RAM           256 x 4 MOS RAM           <	PAGE 2-2 2-4 2-30 2-30 2-30 2-34 2-38 2-38 2-38 2-38 2-38 2-38 2-38 2-38
2125-2 2125L	1024 x 1 MOS RAM 1024 x 1 MOS RAM	2-81 2-81
DYNAMIC MOS	S RAMs	
1103 1103-1 1103A-1 1103A-2 2104-2 2104-2 2104-4 2107A-1 2107A-1 2107A-4 2107A-5 2107B 2107B-4 2107B-6 2116	1024 x 1 Dynamic MOS RAM 1024 x 1 Dynamic MOS RAM 4096 x 1 Dynamic MOS RAM	2-8 2-13 2-16 2-21 2-26 2-44 2-44 2-52 2-52 2-52 2-52 2-58 2-58 2-58 2-58
CMOS RAMs		
5101 5101-1 5101-3 5101-8 5101L 5101L-1 5101L-3	256 x 4 CMOS RAM 256 x 4 CMOS RAM	2-101 2-101 2-101 2-101 2-101 2-101 2-101 2-101

SCHOTTKY RA	AMs	PAGE
3101	16 x 4 Schottky RAM	2-87
3101A	16 x 4 Schottky RAM	2-87
M3101	16 x 4 Schottky RAM, Mil Temp	2-91
M3101A	16 x 4 Schottky RAM, Mil Temp	2-91
3104	4 x 4 Schottky RAM	2-93
3106	256 x 1 Schottky RAM	2-97
3106A	256 x 1 Schottky RAM	2-97
3106-8	256 x 1 Schottky RAM	2-97
3107	256 x 1 Schottky RAM	2-97
3107A	256 x 1 Schottky RAM	2-97
3107-8	256 x 1 Schottky RAM	2-97

#### PROGRAMMABLE READ ONLY MEMORIES (PROMs)

#### MOS PROMs

MOS ROM/PROM SELECTOR GUIDE		3-2
1702A	256 x 8 MOS Erasable PROM	3-9
1702AL	256 x 8 MOS Erasable PROM	3-13
1702A-2	256 x 8 MOS Erasable PROM	3-9
1702AL-2	256 x 8 MOS Erasable PROM	3-13
1702A-6	256 x 8 MOS Erasable PROM	3-9
2704	512 x 8 MOS Erasable PROM	3-23
2708	1024 x 8 MOS Erasable PROM	3-23
PROM PROGRAMMING INSTRUCTIONS		3-55

#### SCHOTTKY PROMs

SCHOTTKY R	OM/PROM SELECTOR GUIDE	3-3
SCHOTTKY P	ROM CROSS REFERENCE	3-4
3601	256 x 4 Schottky PROM	3-37
3601-1	256 x 4 Schottky PROM	3-37
M3601	256 x 4 Schottky PROM, Mil Temp	3-41
3621	256 x 4 Schottky PROM	3-37
3621-1	256 x 4 Schottky PROM	3-37
3602	512 x 4 Schottky PROM	3-43
3602-4	512 x 4 Schottky PROM	3-43
3202L-6	512 x 4 Schottky PROM	3-43
3622	512 x 4 Schottky PROM	3-43
3622-4	512 x 4 Schottky PROM	3-43
3622L-6	512 x 4 Schottky PROM	3-43
3604	512 x 8 Schottky PROM	3-46
3604-4	512 x 8 Schottky PROM	3-46
3604L-6	512 x 8 Schottky PROM	3-46
3624	512 x 8 Schottky PROM	3-46
3624-4	512 x 8 Schottky PROM	3-46
M3604	512 x 8 Schottky PROM, Mil Temp	3-49
M3604-6	512 x 8 Schottky PROM, Mil Temp	3-49
3605	1024 x 4 Schottky PROM	3-52
3605-1	1024 x 4 Schottky PROM	3-52
M3624	512 x 8 Schottky PROM, Mil Temp	3-49
3625	1024 x 4 Schottky PROM	3-52
3625-1	1024 x 4 Schottky PROM	3-52
PROM PROG	RAMMING INSTRUCTIONS	3-55

### **READ ONLY MEMORIES (ROMs)**

MOS ROMs		PAGE
1302	256 x 8 MOS ROM	3-5
2308	1024 x 8 MOS ROM	3-16
2316A	2048 x 8 MOS ROM	3-20
SCHOTTKY RO	Ms	
3301A	256 x 4 Schottky ROM	3-26
M3301A	256 x 4 Schottky ROM, Mil Temp	3-29
3302A	512 x 4 Schottky ROM	3-31
3302A-4	512 x 4 Schottky ROM	3-31
3302AL6	512 x 4 Schottky ROM	3-31
3322A	512 x 4 Schottky ROM	3-31
3322A-4	512 x 4 Schottky ROM	3-31
3322AL6	512 x 4 Schottky ROM	3-31
3304A	512 x 8 Schottky ROM	3-34
3304A-4	512 x 8 Schottky ROM	3-34
3304AL6	512 x 8 Schottky ROM	3-34
3324A	512 x 8 Schottky ROM	3-34
3324A-4	512 x 8 Schottky ROM	3-34

#### SERIAL MEMORIES

SERIAL MEM	ORY SELECTOR GUIDE	4-2
1402A	Quad 256-Bit Dynamic Shift Register	4-3
1403A	Dual 512-Bit Dynamic Shift Register	4-3
1404A	1024-Bit Dynamic Shift Register	4-3
1405A	512-Bit Dynamic Recirculating Shift Register	4-7
2401	Dual 1024-Bit Dynamic Recirculating Shift Reg.	4-11
2405	1024-Bit Dynamic Recirculating Shift Reg.	4-11
2416	16K CCD Serial Memory	4-15

#### MEMORY SUPPORT CIRCUITS

MEMORY SUP	PORT CIRCUIT SELECTOR GUIDE	5-2
3205	1 of 8 Binary Decoder	5-3
3207A	Quad Bipolar to MOS Level Shifter and Driver	5-7
3207A-1	Quad Bipolar to MOS Level Shifter and Driver	5-11
3208A	Hex Sense Amp for MOS Memories	5-13
3222	4K Dynamic RAM Refresh Controller	5-19
3232	4K Dynamic RAM Address Multiplexer and Refresh Counter	5-25
3242	16K Dynamic RAM Address Multiplexer and Refresh Counter	5-29
3245	Quad TTL to MOS Driver for 4K RAMs	5-30
3246	Quad ECL to MOS Driver for 4K RAMs	5-34
3404	High Speed 6-Bit Latch	5-3
3408A	Hex Sense Amp and Latch for MOS Memories	5-13
5234	Quad CMOS to MOS Driver for 4K RAMs	5-38
5235	Quad Low Power TTL to MOS Driver for 4K RAMs	5-42
5235-1	High Speed Quad Low Power TTL to MOS Driver for 4K RAMs	5-42
5244	Quad CCD Driver	5-46

# MEMORY SYSTEMS

MEMORY	SYSTEM SELECTOR GUIDE	6-2	
in-10	RAM System	6-4	
in-26	RAM System	6-6	
in-40	RAM System	6-8	
in-50	RAM System	6-10	
in-60	Serial Memory System	6-12	
in-64	Serial Memory System	6-14	
in-65	Serial Memory System	6-16	
in-4711	PDP-11 Add-in	6-18	
in-4716	Interdata 7/16 and 7/32 Add-in	6-20	
in-477	CRT Refresh Memory	6-22	
in-481	8008, 8080 RAM Memory	6-24	
	System Custom Boards	6-26	
Memory S	6-27 6-28		
	Memory System Chassis		
	System Power Supplies	6-29	
Memory S	System Accessories	6-30	

#### MCS-40™ MICROCOMPUTER SYSTEM

4001	256 x 8 ROM with 4-Bit 1/0	7-85
4002	320 Bit RAM with 4-Bit I/O	7-76
4003	10-Bit Serial In-Parallel Out Shift Register	7-18
4004	4-Bit Microprocessor	7-11
4008	Address Latch for 4040/4004	7-59
4009	I/O Device for 4040/4004	7-59
4040	4-Bit Microprocessor	7-4
4101	256 x 4 MOS RAM	7-82
4201	4040 Clock Generator	7-53
4265	Programmable I/O for 4040/4004	7-22
4269	Programmable Keyboard/Display Interface for 4040/4004	7-39
4289	4040/4004 Memory Interface	7-65
4308	1024 x 8 ROM with 16-Bit I/O for 4040/4004	7-94
4316A	2048 x 8 MOS ROM	7-104
4702A	256 x 8 MOS PROM	7-107
MCS-4/40 Workshop		

#### MCS-80™ MICROCOMPUTER SYSTEM

8080A	8-Bit Central Processor	8-5
8080A-1	8-Bit Central Processor	8-12
8080A-2	8-Bit Central Processor	8-16
M8080A	8-Bit Central Processor, Mil Temp	8-20
8224	8080 Clock Generator	8-25
8228,8238	System Controller for 8080	8-29
8008,8008-1	8-Bit Central Processor	8-33
8702A	256 x 8 MOS PROM	8-40
8708	1K x 8 MOS PROM	8-43
8302	256 x 8 MOS ROM	8-46
8308	1K x 8 MOS ROM	8-49
8316A	2K x 8 MOS ROM	8-52
8101-2	256 x 4 MOS RAM	8-54
8101A-4	256 x 4 MOS RAM	8-57
8111-2	256 x 4 MOS RAM	8-60
8111A-4	256 x 4 MOS RAM	8-63
8102A-4	1K x 1 MOS RAM	8-66
8107B-4	4K x 1 Dynamic MOS RAM	8-69
8222	Dynamic RAM Refresh Controller	8-74
8212	8-Bit I/O Port	8-75

PAGE

## **FUNCTIONAL INDEX**

PAGE

#### MCS-80™ MICROCOMPUTER SYSTEM (continued)

8255	Programmable Peripheral Interface	8-79
8251	Programmable Communication Interface	8-85
8205	One of Eight Decoder	8-89
8214	Priority Interrupt Control Unit	8-92
8216,8226	4-Bit Bi-Directional Bus Driver	8-96
8253	Programmable Interval Timer	8-100
8257	Programmable DMA Controller	8-102
8259	Programmable Interrupt Controller	8-104
MCS-80 Workshop		10-60

#### SERIES 3000 BIPOLAR MICROCOMPUTER SYSTEM

3001	Microprogram Control Unit	9-3
M3001	Microprogram Control Unit, Mil Temp	9-10
3002	Central Processing Element	9-13
M3002	Central Processing Element, Mil Temp	9-18
3003	Look-Ahead Carry Generator	9-21
M3003	Look-Ahead Carry Generator, Mil Temp	9-24
3212	Multi-Mode Latch Buffer	9-26
M3212	Multi-Mode Latch Buffer, Mil Temp	9-31
3214	Interrupt Control Unit	9-34
M3214	Interrupt Control Unit, Mil Temp	9-40
3216,3226	Parallel Bi-Directional Bus Driver	9-44
M3216, M3226	Parallel Bi-Directional Bus Driver, Mil Temp	9-47
Series 3000 W	lorkshop	10-62

#### **MICROCOMPUTER MODULES**

SBC 80/10	OEM Computer System	10-34
imm 4-22	Instruction/Data Storage Module	10-31
imm 4-24	Data Storage Module	10-31
imm 4-42	Central Processor Module	10-31
imm 4-43	Central Processor Module	10-31
imm 4-60	Input/Output Module	10-31
imm 6-26	PROM Memory Module	10-33
imm 6-28	RAM Memory Module	10-33
imm 6-70	Universal Prototype Module	10-33
imm 6-72	Module Extender	10-33
imm 6-76	PROM Programmer Module	10-33
imm 8-60	Input/Output Module (8008)	10-32
imm 8-61	Input/Output Module (8080)	10-32
imm 8-62	Output Module (8008)	10-32
imm 8-63	Output Module (8080)	10-32
imm 8-82	Central Processor Module (8008)	10-32
imm 8-83	Central Processor Module (8080)	10-32

#### **MICROCOMPUTER DEVELOPMENT SYSTEMS**

Intellec® MDS-800	10-3
MDS Diskette Operating System	10-8
MDS Universal PROM Programmer	10-13
MDS High Speed Paper Tape Reader	10-14
MDS In Circuit Emulator-ICE-80	10-15
ICE-80/MCS-80 Workshop	10-64
MDS In Circuit Emulator-ICE-30	10-18
MDS ROM Simulators	10-21
Intellec 8/MOD 8	10-23
8/MOD/8 High Speed Paper Tape Reader	10-24
Barebones 80	10-25
Intellec 4/MOD 40	10-27
4/MOD/40 High Speed Paper Tape Reader	10-28

#### MICROCOMPUTER SOFTWARE

MICROCOMI	PUTER SOFTWARE	PAGE
MAC 40	Microcomputer Software Products	10-36
MCS-40™	Cross-Assembler	10-37
INTERP 40	4004/4040 Simulator	10-39
MAC 8	MCS-8™ Cross-Assembler	10-38
INTERP 8	8008 Simulator	10-40
MAC 80	MCS-80™ Cross-Assembler	10-41
INTERP 80	8080 Simulator	10-42
PL/M™	PL/M™ Cross Compiler	10-43
PL/M™	Workshop	10-61
CROMIS	Series 3000 Microprogramming System	10-45
User's Program Library		10-46
4-Bit User's Program Library		10-47
8-Bit User's Program Library		10-49
User's Library Submittal Form		10-57

#### **MICROCOMPUTER KITS**

MCS-4/40	4040 Prototype Systems	7-110
Microcomput	er Module Conversion Kit	10-33
SDK-80	8080 System Design Kit	10-29


#### TIMEKEEPING CIRCUITS

5810	Single Chip T/S/D Watch Circuit	11-2

#### **GENERAL INFORMATION**

Development Systems European Marketing Offices Intel Sales Offices Intellec Systems	10-2 Inside Cover Inside Cover 10-2
International Distributors	Inside Cover
Literature Available	12-10
Memory Support Circuit Selector Guide	5-2
Memory System Selector Guide Microcomputer Modules	6-2 10-31
MOS RAM Selector Guide	2-2
MOS ROM/PROM Selector Guide	3-2
Numerical Index	1-3
Ordering Information	12-3
Orient Marketing Offices	12-13
Packaging Information	12-4
PROM Programming Instructions	3-55
Schottky ROM/PROM Cross Reference	3-4
Serial Memory Selector Guide	4-2
Single Board Computer	10-34
Standard Processing Specification	12-8
Training Programs	10-59
User's Program Library	10-46

# **RANDOM ACCESS MEMORIES**



# RANDOM ACCESS MEMORIES

					Electrical Characteristics Over Temperature						
	Туре	No. Of Bits	Description	Organization	Access Time Max.	Cycle Time Max.	Power Dissipation Max.[1] Operating/Standby	Supplies [V]	Page No.		
	1101A	256	Static Fully Decoded	256 x 1	1500ns	1500ns	685mW/340mW	+5,-9	2-4		
	1101A1	256	Hi-Speed Static Fully Decoded	256 x 1	1000ns	1000ns	685mW/340mW	+5,-9	2-4		
	1103	1024	Dynamic Fully Decoded	1024 x 1	300ns	580ns	400mW/67mW	+16,+19	2-8		
	1103-1	1024	Dynamic Fully Decoded	1024 x 1	150ns	340ns	400mW/76mW	+19,+22	2-13		
	1103A	1024	Dynamic Fully Decoded	1024 x 1	205ns	580ns	400mW/64mW	+16,+19	2-16		
	1103A-1	1024	Dynamic Fully Decoded	1024 x 1	145ns	340ns	625mW/10mW	+19,+22	2-21		
	1103A-2	1024	Dynamic Fully Decoded	1024 x 1	145ns	400ns	570mW/10mW	+19,+22	2-26		
	2101A	1024	Static, Separate I/O	256 x 4	350ns	350ns	300mW	+5	2-30		
	2101A-2	1024	Static, Separate I/O	256 x 4	250ns	250ns	350mW	+5	2-30		
	2101A-4	1024	Static, Separate I/O	256 x 4	450ns	450ns	300mW	+5	2-30		
	2101	1024	Static, Separate I/O	256 x 4	1000ns	1000ns	350mW	+5	2-34		
S	2101-1	1024	Static, Separate I/O	256 x 4	500ns	500ns	350mW	+5	2-34		
MOS	2101-2	1024	Static, Separate I/O	256 x 4	650ns	650ns	350mW	+5	2-34		
	2102A	1024	High Speed Static	1024 x 1	350ns	350ns	275mW	+5	2-38		
SILICON GATE	2102A-2	1024	High Speed Static	1024 x 1	250ns	250ns	325mW	+5	2-38		
G	2102A-4	1024	High Speed Static	1024 x 1	450ns	450ns	275mW	+5	2-38		
õ	2102A-6	1024	High Speed Static	1024 x 1	650ns	650ns	275mW	+5	2-38		
<u>0</u>	2102AL	1024	Low Standby Power Static	1024 x 1	350ns	350ns	165mW/35mW	+5	2-38		
SIL	2102AL-2	1024	Low Standby Power Static	1024 x 1	250ns.	250ns	325mW/42mW	+5	2-38		
••	2102AL-4	1024	Low Standby Power Static	1024 x 1	450ns	450ns	165mW/35mW	+5	2-38		
	M2102A-4	1024	Static, TA = -55°C to +125C	1024 x 1	450ns	450ns	350mW	+5	2-42		
	M2102A-6	1024	Static, TA = -55°C to +125C	1024 x 1	650ns	650ns	350mW	+5	2-42		
	2104	4096	16 Pin Dynamic	4096 x 1	350ns	500ns	744mW/37mW	+12,+5,-5	2-44		
	2104-2	4096	16 Pin Dynamic	4096 x 1	250ns	375ns	744mW/37mW	+12,+5,-5	2-44		
	2104-4	4096	16 Pin Dynamic	4096 x 1	300ns	425ns	756mW/36mW	+12,+5,-5	2-44		
	2107A	4096	22 Pin Dynamic	4096 x 1	300ns	700ns	458mW/10mW	+12,+5,-5	2-52		
	2107A-1	4096	22 Pin Dynamic	4096 x 1	280ns	550ns	516mW/16mW	+12,+5,-5	2-52		
	2107A-4	4096	22 Pin Dynamic	4096 x 1	350ns	840ns	405mW/10mW	+12,+5,-5	2-52		
	2107A-5	4096	22 Pin Dynamic	4096 x 1	420ns	970ns	376mW/11mW	+12,+5,-5	2-52		
	2107B	4096	22 Pin Dynamic	4096 x 1	200ns	400ns	648mW/12mW	+12,+5,-5	2-58		
	2107B-4	4096	22 Pin Dynamic	4096 x 1	270ns	470ns	648mW/13mW	+12,+5,-5	2-58		
	2107B-6	4096	22 Pin Dynamic	4096 x 1	350ns	800ns	840mW/25mW	+12,+5,-5	2-58		

Note 1: Power Dissipation calculated with maximum power supply current and nominal supply voltages.

# RANDOM ACCESS MEMORIES (CONTINUED)

					E	Electrical	Characteristics Over	Temperature	
	Туре	No. Of Bits	Description	Organization	Access Time Max.	Cycle Time Max.	Power Dissipation Max.[1] Operating/Standby	Supplies [V]	Page No.
	2111A	1024	Static, Common I/O with Output Deselect	256 x 4	350ns	350ns	300mW	+5	2-64
	2111A-2	1024	Static, Common I/O with Output Deselect	256 x 4	250ns	250ns	350mW	+5	2-64
	2111A-4	1024	Static, Common I/O with Output Deselect	256 x 4	450ns	450ns	300mW	+5	2-64
	2111	1024	Static, Common I/O with Output Deselect	256 x 4	1000ns	1000ns	350mW	+5	2-68
S	2111-1	1024	Static, Common I/O with Output Deselect	256 x 4	500ns	500ns	350mW	+5	2-68
О W	2111-2	1024	Static, Common I/O with Output Deselect	256 x 4	650ns	650ns	350mW	+5	2-68
GATE	2112A	1024	Static, Common I/O without Output Deselect	256 x 4	350ns	350ns	300mW	+5	2-72
	2112A-2	1024	Static, Common I/O without Output Deselect	256 x 4	250ns	250ns	350mW	+5	2-72
SILICON	2112A-4	1024	Static, Common I/O without Output Deselect	256 x 4	450ns	450ns	300mW	+5	2-72
S	2112	1024	Static, Common I/O without Output Deselect	256 x 4	1000ns	1000ns	350mW	+5	2-77
	2112-2	1024	Static, Common I/O without Output Deselect	256 x 4	650ns	650ns	350mW	+5	2-77
	2115	1024	Open Collector Static	1024 x 1	95ns	95ns	525mW	+5	2-81
	2115-2	1024	Open Collector Static	1024 x 1	70ns	70ns	625mW	+5	2-81
	2115L	1024	Low Power Static	1024 x 1	95ns	95ns	325mW	+5	2-81
	2116	16384	16K Dynamic	16K x 1	250ns	375ns	900mW/24mW	+12,+5,	2-86
	2125	1024	Three-State Static	1024 x 1	95ns	95ns	525mW	+5	2-81
	2125-2	1024	Three-State Static	1024 x 1	70ns	70ns	625mW	+5	2-81
	2125L	1024	Low Power Static	1024 x 1	95ns	95ns	325mW	+5	2-81
	3101	64	Fully Decoded	16 x 4	60ns	60ns	525mW	+5	2-87
	3101A	64	High Speed Fully Decoded	16 x 4	35ns	35ns	525mW	+5	2-87
	M3101	64	Fully Decoded (-55°C to +125°C)	16 x 4	75ns	75ns	546mW	+5	2-91
AR	M3101A	64	High Speed Fully Decoded (-55°C to +125°C)	16 x 4	45ns	45ns	546mW	+5	2-91
ō	3104	16	Content Addressable Memory	4 x 4	30ns	40ns	625mW	+5	2-93
<b>SCHOTTKY BIPOLAR</b>	3106	. 256	High Speed Fully Decoded (With Three-State Output)	256 X 1	80ns	80ns	650mW	+5	2-97
ТК Ц	3106A	256	High Speed Fully Decoded (With Three-State Output)	256 x 1	60ns	70ns	650mW	+5	2-97
OH	3106-8	256	High Speed Fully Decoded (With Three-State Output)	256 x 1	80ns	80ns	650mW	+5	2-97
S	3107	256	High Speed Fully Decoded (With Open Collector Output)	256 x 1	80ns	80ns	650mW	+5	2-97
	3107A	256	High Speed Fuly Decoded (With Open Collector Output)	256 x 1	60ns	70ns	650mW	+5	2-97
	3107-8	256	High Speed Fully Decoded (With Open Collector Output)	256 x 1	60ns	70ns	650mW	+5	2-97
	5101	1024	Static CMOS RAM	256 x 4	650ns	650ns	135mW/75uW	+5	2-101
SC	5101-1	1024	Static CMOS RAM	256 x 4	450ns	450ns	135mW/75uW	+5	2-101
SIICON GATE CMOS	5101-3	1024	Static CMOS RAM	256 x 4	650ns	650ns	135mW/1mW	+5	2-101
ខេច	5101-8	1024	Static CMOS RAM	256 x 4	800ns	800ns	150mW/2.5mW	+5	2-101
H ا	5101L	1024	Static CMOS RAM	256 x 4	650ns	650ns	135mW/30uW	+5	2-101
¥.	5101L-1	1024	Static CMOS RAM	256 x 4	450ns	450ns	135mW/30uW	+5	2-101
	5101L-3	1024	Static CMOS RAM	256 x 4	650ns	650ns	135mW/400uW	+5	2-101

Note 1: Power Dissipation calculated with maximum power supply current and nominal supply voltages.

# 1101A, 1101A1

# 256 BIT FULLY DECODED RANDOM ACCESS MEMORY

- Access Time -- Typically Below
   650 nsec 1101A1, 850 nsec 1101A
- Low Power Standby Mode
- Low Power Dissipation -- Typically less than 1.5 mW/bit during access
- Directly DTL and TTL Compatible
- Three-state Output --OR-tie Capability

- Simple Memory Expansion --Chip Select Input Lead
- Fully Decoded --On Chip Address Decode and Sense
- Inputs Protected -- All Inputs Have Protection Against Static Charge
- Ceramic and Plastic Package --16 Pin Dual In-Line Configuration

The 1101A is an improved version of the 1101 which requires only two power supplies (+5V and -9V) for operation. The 1101A is a direct pin for pin replacement for the 1101.


The Intel<sup>®</sup>1101A is a 256 word by 1 bit random access memory element using normally off P-channel MOS devices integrated on a monolithic array. It uses fully dc stable (static) circuitry and therefore requires no clocks to operate.

The 1101A is designed primarily for small buffer storage applications where high performance, low cost, and ease of interfacing with other standard logic circuits are important design objectives. The unit will directly interface with standard bipolar integrated logic circuits (TTL, DTL, etc.) The data output buffers are capable of driving TTL loads directly. A separate chip select (CS) lead allows easy selection of an individual package when outputs are OR-tied.

For applications requiring a faster access time we recommend the 1101A1 which is a selection from the 1101A and has a guaranteed maximum access time of 1.0 µsec.

The Intel 1101A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



## Absolute Maximum Ratings<sup>(1)</sup>

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +160°C
All Input or Output Voltages with Respect to the Most Positive Supply Voltage, V <sub>CC</sub>	+0.5V to -20V
Supply Voltages $V_{\text{DD}}$ and $V_{\text{D}}$ with Respect to $V_{\text{CC}}$	-20V
Power Dissipation	1 WATT

## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_D = -9V \pm 5\%$ , unless otherwise specified

SYMBOL	TEST	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	CONDITIONS
I <sub>LI</sub>	INPUT LOAD CURRENT (ALL INPUT PINS)		<1.0	500	nA	V <sub>IN</sub> = 0.0 V
ILO	OUTPUT LEAKAGE CURRENT		<1.0	500	nA	$V_{OUT} = 0.0 V, \overline{CS} = V_{CC} - 2$
I <sub>DD1</sub>	POWER SUPPLY CURRENT, V <sub>DD</sub>		13	19	mA	T <sub>A</sub> = 25°C
I <sub>DD2</sub>	POWER SUPPLY CURRENT, V <sub>DD</sub>			25	mA	T <sub>A</sub> = 0°C Continuous
I <sub>D1</sub>	POWER SUPPLY CURRENT, V <sub>D</sub>		12	18	mA	$T_A = 25^{\circ}C$ , Operation $I_{OL} = 0.0 \text{ mA}$
I <sub>D2</sub>	POWER SUPPLY CURRENT, V <sub>D</sub>			24	mA	$T_A = 0^{\circ}C,$
V <sub>IL</sub>	INPUT "LOW" VOLTAGE	10		V <sub>CC</sub> -4.5	v	
V <sub>IH</sub> <sup>(3)</sup>	INPUT "HIGH" VOLTAGE	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	v	
loli	OUTPUT SINK CURRENT	3.0	8		mA	V <sub>OUT</sub> = +0.45 V, T <sub>A</sub> = +25°C
IOL2	OUTPUT SINK CURRENT	2.0			mA	V <sub>OUT</sub> = +0.45 V, T <sub>A</sub> = +70 <sup>o</sup> C
I <sub>CF</sub>	OUTPUT CLAMP CURRENT		6	13	mA	V <sub>OUT</sub> = -1.0 V
юні	OUTPUT SOURCE CURRENT	-3.0	-8		mA	V <sub>OUT</sub> = 0.0 V, T <sub>A</sub> = +25°C
IOH2	OUTPUT SOURCE CURRENT	-2.0	-7		mA	V <sub>OUT</sub> = 0.0 V, T <sub>A</sub> = +70 <sup>o</sup> C
VOL	OUTPUT "LOW" VOLTAGE			+0.45	v	I <sub>OL</sub> = 2.0 mA
V <sub>OH</sub>	OUTPUT "HIGH" VOLTAGE	+3.5	+4.9		v	I <sub>OH</sub> = —100µА
C <sub>IN</sub> <sup>(4)</sup>	INPUT CAPACITANCE (ALL INPUT PINS)		7	10	рF	V <sub>IN</sub> = V <sub>CC</sub>
C <sub>OUT</sub> <sup>(4)</sup>	OUTPUT CAPACITANCE		7	10	pF	$V_{OUT} = V_{CC}$ $f = 1 MHz$ $T_A = 25^{\circ}C$
C <sub>V</sub> <sup>(4)</sup>	V <sub>D</sub> POWER SUPPLY CAPACITANCE		20	35	pF	$V_{\rm D} = V_{\rm CC}$

- Note 1: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
  - Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note 2: Typical values are at nominal voltages and  $T_A = 25^{\circ}C$ .
- Note 3: A TTL driving the 1101A, 1101A1 must have its output high  $\geq V_{CC}-2$  even if it is loaded by other bipolar gates.
- Note 4: This parameter is periodically sampled and is not 100% tested.

# **A.C. Characteristics** $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$ , $V_D = -9V \pm 5\%$ , $V_{DD} = -9V \pm 5\%$

#### READ CYCLE

SYMBOL	TEST		MIN.	TYP.	MAX.	UNIT
t <sub>RC</sub>	Read Cycle	1101A	1.5			µsec
RC		1101A1	1.0			µsec
· +	Address to Chip	1101A			1.2 <sup>(1)</sup>	µsec
<sup>t</sup> AC	Select Delay	1101A1			0.7 <sup>(1)</sup>	µsec
+	Access Time	1101A		0.85	1.5	µsec
<sup>L</sup> A		1101A1		0.65	1.0	µsec
<sup>t</sup> он	Previous Read Data Valid		0.05			µsec

#### WRITE CYCLE


twc	Write Cycle	0.8	μsec
t <sub>WD</sub>	Address to Write Pulse Delay	0.3	μsec
t <sub>WP</sub>	Write Pulse Width	0.4	μsec
t <sub>DW</sub>	Data Set up Time	0.3	μsec
<sup>t</sup> DH	Data Hold Time	0.1	µsec

#### CHIP SELECT AND DESELECT

•••••••							
	tcw	Chip Select Pulse Width	0.4			µsec	
	t <sub>CS</sub>	Access Time Through Chip Select Input		0.2	0.3	µsec	
	t <sub>CD</sub>	Chip Deselect Time		0.1	0.3	µsec	

#### CONDITIONS OF TEST:

Input pulse amplitudes: 0 to 5V, Input pulse rise and fall time: 10 nsec. Speed measurements referenced to 1.5V levels (unless otherwise noted). Output load is 1 TTL gate and  $C_L$  = 20 pF; measurements made at output of TTL gate ( $t_{PD} \le 10$  nsec)




Note 1: Maximum value for  $\mathbf{t}_{\mathsf{AC}}$  measured at minimum read cycle.

## **Typical D. C. Characteristics**

(hsec)

ACCESS TIME

AMBIENT TEMPERATURE (%)



V<sub>CC</sub> - V<sub>DD</sub> (VOLTS)

2-7

VD (VOLTS)

RAMs

# 1103

RAMs

# FULLY DECODED RANDOM ACCESS 1024 BIT DYNAMIC MEMORY

- Low Power Dissipation Dissipates Power Primarily on Selected Chips
- Access Time 300 nsec
- Cycle Time 580 nsec
- Refresh Period ... 2 milliseconds for 0-70°C Ambient
- OR-Tie Capability

- Simple Memory Expansion Chip Enable Input Lead
- Fully Decoded—on Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Ceramic and Plastic Package --18 Pin Dual In-Line Configuration.

The Intel<sup>®</sup>1103 is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives.


It is a 1024 word by 1 bit random access memory element using normally off *P*-channel MOS devices integrated on a monolithic array. It is fully decoded, permitting the use of an 18 pin dual in-line package. It uses dynamic circuitry and primarily dissipates power only during precharge.

Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles and is required every two milliseconds.

A separate **cenable** (chip enable) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel 1103 is fabricated with **silicon gate technology.** This **low threshold** technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.



Maximum	Guaranteed	Ratings*
---------	------------	----------

Temperature Under Bias	0°C to 70°C
Storage Temperature	–65 °C to +150°C
All Input or Output Voltages with	
Respect to the Most Positive	
Supply Voltage, V <sub>BB</sub>	-25V to 0.3V
Supply Voltages V <sub>DD</sub> and V <sub>SS</sub>	
with Respect to V <sub>BB</sub>	-25V to 0.3V
Power Dissipation	1.0 W

#### \*COMMENT:

Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to +70°C,  $V_{SS}^{(1)} = 16V \pm 5\%$ ,  $(V_{BB} - V_{SS})^{(6)} = 3V$  to 4V,  $V_{DD} = 0V$  unless otherwise specified

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
I <sub>LI</sub>	INPUT LOAD CURRENT (ALL INPUT PINS)			1	$\mu \mathbf{A}$	V <sub>IN</sub> = 0V
LO	OUTPUT LEAKAGE CURRENT			1	μA	V <sub>OUT</sub> = 0V
I <sub>BB</sub>	V <sub>BB</sub> SUPPLY CURRENT			100	μΑ	
<sup>ו</sup> סס <sup>ו</sup>	SUPPLY CURRENT DURING T <sub>PC</sub>		37	56	mA	ALL ADDRESSES = 0V PRECHARGE = 0V CENABLE = V <sub>SS</sub> ; T <sub>A</sub> = 25%
1 <sub>DD2</sub> <sup>(2)</sup>	SUPPLY CURRENT DURING TOV		38	59	mA	ALL ADDRESSES = 0V PRECHARGE = 0V CENABLE = 0V; T <sub>A</sub> = 25°C
<sup>1</sup> DD3 <sup>(2)</sup>	SUPPLY CURRENT DURING TPOV		5.5	11	mA	PRECHARGE = V <sub>SS</sub> CENABLE = 0V; T <sub>A</sub> = 25°C
<sup>1</sup> DD4 <sup>(2)</sup>	SUPPLY CURRENT DURING T <sub>CP</sub>		3	4	mA	PRECHARGE = V <sub>SS</sub> CENABLE = V <sub>SS</sub> ; T <sub>A</sub> = 25°C
1 <sub>00 AV</sub>	AVERAGE SUPPLY CURRENT		17	25	mA	CYCLE TIME = 580 ns; PRECHARGE WIDTH = 190 ns; $T_A = 25^{\circ}C$
V <sub>IL1</sub> <sup>(7)</sup>	INPUT LOW VOLTAGE (ALL ADDRESS & DATA-IN LINES)	V <sub>SS</sub> -17		V <sub>SS</sub> -14.2	V	T <sub>A</sub> = 0°C
V <sub>IL2</sub> <sup>(7)</sup>	INPUT LOW VOLTAGE (ALL ADDRESS & DATA-IN LINES)	V <sub>SS</sub> -17		V <sub>SS</sub> -14.5	V	T <sub>A</sub> = 70 <sup>o</sup> C
VIL3 <sup>(7,8)</sup>	INPUT LOW VOLTAGE (PRECHARGE CENABLE & READ/WRITE INPUTS)	V <sub>SS</sub> -17		V <sub>SS</sub> -14.7	v	T <sub>A</sub> = 0°C
VIL4 <sup>(7,8)</sup>	INPUT LOW VOLTAGE (PRECHARGE CENABLE& READ/WRITE INPUTS)	V <sub>SS</sub> -17		V <sub>SS</sub> -15.0	V	T <sub>A</sub> = 70°C
VIH1 <sup>(7)</sup>	INPUT HIGH VOLTAGE (ALL INPUTS)	V <sub>SS</sub> -1		V <sub>SS</sub> +1	v	T <sub>A</sub> = 0°C
VIH2 <sup>(7)</sup>	INPUT HIGH VOLTAGE (ALL INPUTS)	V <sub>SS</sub> -0.7		V <sub>SS</sub> +1	V	T <sub>A</sub> = 70°C
I <sub>OH1</sub>	OUTPUT HIGH CURRENT	600	900	4000	μΑ	$T_A = 25^{\circ}C$
I <sub>OH2</sub>	OUTPUT HIGH CURRENT	500	800	4000 ·	μΑ	T <sub>A</sub> = 70 <sup>o</sup> C
IOL	OUTPUT LOW CURRENT	Se	e Note 3			$- R_{LOAD} = 100 \Omega^{(4)}$
V <sub>OH1</sub>	OUTPUT HIGH VOLTAGE	60	90	400	mV	$T_{A} = 25^{\circ}C,$
V <sub>OH2</sub>	OUTPUT HIGH VOLTAGE	50	80	400	mV	T <sub>A</sub> = 70°C, _
VOL	OUTPUT LOW VOLTAGE	See	Note 3			

Note 1: The V<sub>SS</sub> current drain is equal to  $(I_{DD} + I_{OH})$  or  $(I_{DD} + I_{OL})$ .

Note 2: See Supply Current vs. Temperature (p. 3) for guaranteed current at the temperature extremes. These values are taken from a single pulse measurement.

Note 3: The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. VoL equals I oL across the load resistor.

Note 4: This value of load resistance is used for measurement purposes. In applications the resistance may range from 100  $\Omega$  to 1 k $\Omega$ .


Note 5: This parameter is periodically sampled and is not 100% tested.


Note 6:  $(V_{BB} - V_{SS})$  supply should be applied at or before  $V_{SS}$ .

Note 8: The maximum values for V<sub>1L</sub> (for precharge, cenable & read/write) may be increased to V<sub>SS</sub>-14.2 @ 0°C and V<sub>SS</sub>-14.5 @ 70°C (same values as those specified for the address & data-in lines) with a 40ns degradation (worst case) in t<sub>AC</sub>, t<sub>PC</sub>, t<sub>RC</sub>, t<sub>WC</sub>, t<sub>ACC1</sub> and t<sub>ACC2</sub>.


Note 7: The maximum values for V<sub>IL</sub> and the minimum values for V<sub>IH</sub> are linearly related to temperature between 0°C and 70°C. Thus any value in between 0°C and 70°C can be calculated by using a straight-line relationship.









V<sub>SS</sub> (VOLTS)







# AC Characteristics $T_A = 0^{\circ}C$ to 70°C, $V_{SS} = 16 \pm 5\%$ , $(V_{BB} - V_{SS}) = 3.0V$ to 4.0V, $V_{DD} = 0V$

#### READ, WRITE, AND READ/WRITE CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
tref	TIME BETWEEN REFRESH			2	ms	
t <sub>+c</sub> (1)	ADDRESS TO CENABLE SET UP TIME	115			ns	
tc.	CENABLE TO ADDRESS HOLD TIME	20			ns	
t <sub>PC</sub> (1)	PRECHARGE TO CENABLE DELAY	125			ns	
top	CENABLE TO PRECHARGE DELAY	85			ns	
tor:	PRECHARGE & CENABLE OVERLAP, LOW	25		75	ns	t <sub>T</sub> = 20ns
t <sub>ovH</sub>	PRECHARGE & CENABLE OVERLAP, HIGH			140	ns	t <sub>T</sub> = 20 ns
t <sub>ovм</sub>	PRECHARGE & CENABLE OVERLAP, 50% POINTS	45		95	ns	•

#### READ CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS	
t <sub>RC</sub> (1)	READ CYCLE	480			ns	<u> </u>	}
t <sub>POV</sub>	PRECHARGE TO END OF CENABLE	165		500	ns		
tpo	END OF PRECHARGE TO OUTPUT DELAY			120	ns		
t.cci <sup>(1)</sup>	ADDRESS TO OUTPUT ACCESS	300			ns	$t_{ACmin} + t_{OVLmin} + t_{POmax} + 2 t_T$	$t_{T} = 20 \text{ ns}$ - $C_{LOAD} = 100 \text{ pF}$ $R_{LOAD} = 100\Omega$ $V_{REF} = 40 \text{ mV}$
t_cc2 <sup>(1)</sup>	PRECHARGE TO OUTPUT ACCESS	310			ns	t <sub>PCmin</sub> + t <sub>OVLmin</sub> + t <sub>POmax</sub> + 2 t <sub>T</sub>	

#### WRITE OR READ/WRITE CYCLE


SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
t <sub>wc</sub> (1)	WRITE CYCLE	580			ns	$f_{\rm t} = 20  \rm ns$
t <sub>rwc</sub> (1)	READ/WRITE CYCLE	580			ns	
tew	PRECHARGE TO READ/WRITE DELAY	165		500	ns	5
twe	READ/WRITE PULSE WIDTH	50			ns	
tw	READ/WRITE SET UP TIME	80			ns	
tow	DATA SET UP TIME	105			ns	
t <sub>он</sub>	DATA HOLD TIME	10			ns	
t <sub>PO</sub>	END OF PRECHARGE TO OUTPUT DELAY			120	ns	$\begin{array}{l} C_{\text{LOAD}} = 100 \text{ pF} \\ R_{\text{LOAD}} = 100 \Omega \end{array}$
t <sub>CW</sub>	RELATIONSHIP BETWEEN CENABLE AND READ/WRITE			0	ns	$V_{REF} = 40 \text{ mV}$

Note 1: These times will degrade by 40 ns (worst case) if the maximum values for V<sub>IL</sub> (for precharge, cenable and read/write inputs) go to V<sub>SS</sub>-14.2V @ 0°C and V<sub>SS</sub>-14.5V @ 70°C as defined on page 2.

#### **\*CAPACITANCE** $T_A = 25^{\circ}C$

SYMBOL	TEST	TYP.	PLASTIC PKG. MAX.	CERAMIC PKG. MAX.	UNIT	CONDITIONS
CAD	ADDRESS CAPACITANCE	5	7	12	pF	$V_{IN} = V_{SS}$
CPR	PRECHARGE CAPACITANCE	15	18	19,5	pF	$V_{IN} = V_{SS}$
CCE	CENABLE CAPACITANCE	15	18	21	pF	$V_{IN} = V_{SS}$ f = 1 MHz
Crw	READ/WRITE CAPACITANCE	11	15	19.5	pF	$V_{IN} = V_{SS}$ All Unused Pins Are
CINI	DATA INPUT CAPACITANCE	4	5	7.5	pF	$\begin{array}{ll} CENABLE = 0V & At A.C. \\ V_{IN} = V_{SS} & Ground \end{array}$
C <sub>IN2</sub>	DATA INPUT CAPACITANCE	2	4	6.5	pF	$\begin{array}{l} CENABLE = V_{SS} \\ V_{IN} = V_{SS} \end{array}$
Cour	DATA OUTPUT CAPACITANCE	2	3	7	pF	

\*This parameter is periodically sampled and is not 100% tested. They are measured at worst case operating conditions.




1103

#### WRITE CYCLE OR READ/WRITE CYCLE

Timing illustrated for minimum cycle.

#### **READ CYCLE**



NOTE (1, 0, 0, 0, 0, 2V)NOTE  $(2, V_{SS} - 2V)$   $t_{T}$  IS DEFINED AS THE TRANSITIONS BETWEEN THESE TWO POINTS NOTE  $(3, v_{SS} - 2V)$   $t_{T}$  IS DEFINED AS THE TRANSITIONS BETWEEN THESE TWO POINTS NOTE  $(3, v_{SS} - 2V)$   $t_{T}$  IS REFERENCED TO POINT (1) OF THE RISING EDGE OF CENABLE OR READ/WRITE WHICHEVER OCCURS FIRST NOTE  $(4, v_{SS} - 2V)$ 

t<sub>ACC2</sub>

# 1103-1

# intel

The Intel<sup>®</sup>1103-1 is a high speed 1024 bit dynamic random access memory and is the high speed version of the standard 1103. The DC and AC Characteristics for the 1103-1 are given in the following three pages. The absolute maximum ratings for the 1103-1 are the same as for the 1103 on page 2-8.

## Access Time – 150 nsec

■ Cycle Time - 340 nsec

### **D.C. and Operating Characteristics**

 $(T_A = 0^{\circ}C \text{ to } +55^{\circ}C, V_{SS}^{1} = 19V \pm 5\% (V_{BB} - V_{SS})^{\circ} = 3V \text{ to } 4V, V_{DD} = 0V \text{ unless otherwise specified})$ 

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITI	ONS
lu	INPUT LOAD CURRENT (ALL INPUT PINS)			10	μΑ	$V_{iN} = 0V$	
I <sub>LO</sub>	OUTPUT LEAKAGE CURRENT	10		μΑ	$V_{OUT} = 0V$		
I <sub>BB</sub>				100	μΑ		
ι.	SUPPLY CURRENT DURING T <sub>PC</sub>		45	60	mA	ALL ADDR PRECHAF CENABLE T <sub>A</sub> = 25°C	$E = V_{ss}$
	SUPPLY CURRENT DURING T <sub>ov</sub>		50	68.5	mA	ALL ADDR PRECHAF CENABLE T <sub>A</sub> = 25°C	= 0V
I <sub>DD3</sub> <sup>2</sup>	SUPPLY CURRENT DURING T <sub>POV</sub>		8.5	11	mA	PRECHAF CENABLE T <sub>A</sub> = 25°C	= 0V
I <sub>DD+</sub> 2,	SUPPLY CURRENT DURING T <sub>CP</sub>		3.0	4	mA	PRECHAR CENABLE $T_A = 25^{\circ}C$	$= V_{ss}$
IDD AVG	AVERAGE SUPPLY CURRENT		20	23	mÁ		ME = 340 ns GE WIDTH@50% A = 25°C
VIL	INPUT LOW VOLTAGE	V <sub>ss</sub> - 20	)	V <sub>ss</sub> – 18	v		
VIH	INPUT HIGH VOLTAGE	V <sub>ss</sub> — 1		$V_{ss} + 1$	v		
<b>I</b> онi	OUTPUT HIGH CURRENT	1150	1300	7000	$\mu \mathbf{A}$	T₄ = 25°C `	
I <sub>OH2</sub>	OUTPUT HIGH CURRENT	900	1150	7000	μΑ	$T_A = 55^{\circ}C$	<b>-</b> <sup>4</sup>
IoL <sup>3</sup>	OUTPUT LOW CURRENT	S	See Note	3			$R_{LOAD} = 100 \Omega$
V <sub>OH1</sub>	OUTPUT HIGH VOLTAGE	115	130	700	mV	$T_{\wedge} = 25^{\circ}C,$	
$V_{\text{OH2}}$	OUTPUT HIGH VOLTAGE	90	115	700	mV	$T_{A} = 55^{\circ}C,$	J
V <sub>OL</sub> <sup>3</sup>	OUTPUT LOW VOLTAGE	S	ee Note	3			

Note 1: The V<sub>SS</sub> current drain is equal to  $(I_{DD} + I_{OH})$  or  $(I_{DD} + I_{OL})$ .

Note 2: See Supply Current vs. Temperature (p. 2-9) for guaranteed current at the temperature extremes. These values are taken from a single pulse measurement.

Note 3: The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. VoL equals IoL across the load resistor.

Note 4: This value of load resistance is used for measurement purposes. In applications the resistance may range from 100  $\Omega$  to 1 k $\Omega$ .

Note 5: This parameter is periodically sampled and is not 100% tested.

Note 6:  $(V_{BB} - V_{SS})$  supply should be applied at or before V<sub>SS</sub>.

## **AC Characteristics** ( $T_A = 0^{\circ}C$ to 55°C, $V_{SS} = 19 \pm 5\%$ , $V_{BB} - V_{SS} = 3.0V$ to 4.0V, $V_{DD} = 0V$ ) READ, WRITE, AND READ/WRITE CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
tref	TIME BETWEEN REFRESH			1	ms	
tiko	ADDRESS TO CENABLE SET UP TIME	30			ns	
tc⋆	CENABLE TO ADDRESS HOLD TIME	10			ns	
tec	PRECHARGE TO CENABLE DELAY	60			ns	
. top	CENABLE TO PRECHARGE DELAY	40			ns	
tove	PRECHARGE & CENABLE OVERLAP, LOW	5		30	ns	t <sub>T</sub> = 20 ns
tovн	PRECHARGE & CENABLE OVERLAP, HIGH	}		85	ns	t <sub>T</sub> = 20 ns
t оум	PRECHARGE & CENABLE OVERLAP, 50% POINTS	25		50	ns	

#### READ CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
t <sub>RC</sub> (1)	READ CYCLE	300			ns	t₁ = 20 ns
tPOV	PRECHARGE TO END OF CENABLE	115		500	ns	
<sub>teo</sub> (1)	END OF PRECHARGE TO OUTPUT DELAY			75	ns	$C_{LOAD} = 50 \text{ pF}$ $R_{LOAD} = 100\Omega$ $V_{REF} = 80 \text{ mV}$
t <sub>ACCI</sub> (1)	ADDRESS TO OUTPUT ACCESS	150			ns	
t_cc2 <sup>(1)</sup>	PRECHARGE TO OUTPUT ACCESS	180			ns	

#### WRITE OR READ/WRITE CYCLE

YMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
twc	WRITE CYCLE	340			ns	t <sub>r</sub> = 20 ns
t <sub>rwc</sub> (1)	READ/WRITE CYCLE	340			ns	
t <sub>Pw</sub>	PRECHARGE TO READ/WRITE DELAY	115		500	ns	
twe	READ/WRITE PULSE WIDTH	20			ns	
tw	READ/WRITE SET UP TIME	20			ns	
tow	DATA SET UP TIME	40			ns	
toн	DATA HOLD TIME	10			ns	
tpo(1)	END OF PRECHARGE TO OUTPUT DELAY			75	ns	$C_{LOAD} = 50 \text{ pF}$ $R_{LOAD} = 100\Omega$
t <sub>cw</sub>	RELATIONSHIP BETWEEN CENABLE AND READ/WRITE			0	ns	$V_{REF} = 80 \text{ mV}$


NOTE 1: These times will degrade by 35 nsec if a VREF point of 40 mV is chosen instead of the 80 mV point defined in the spec.

#### \*CAPACITANCE T<sub>A</sub> = 25°C


SYMBOL	TEST	TYP.	PLASTIC PKG. MAX.	CERAMIC PKG. MAX.	UNIT	CONDITIONS
CAD	ADDRESS CAPACITANCE	5	7	12	pF	$V_{IN} = V_{SS}$
CPR	PRECHARGE CAPACITANCE	15	18	19.5	pF	$V_{\text{in}} = V_{\text{ss}}$
C <sub>GE</sub>	CENABLE CAPACITANCE	15	18	21	pF	$V_{IN} = V_{SS}$ f = 1 MHz
C <sub>Rw</sub>	READ/WRITE CAPACITANCE	11	15	19.5	pF	$V_{IN} = V_{SS}$ All Unused Pins Are
CINI	DATA INPUT CAPACITANCE	4	5	7.5	pF	$\begin{array}{c} CENABLE = 0V \\ V_{\text{IN}} = V_{\text{SS}} \end{array} \qquad \begin{array}{c} At A.C. \\ Ground \end{array}$
CIN2	DATA INPUT CAPACITANCE	2	4	6.5	pF	$\begin{array}{l} CENABLE = V_{\text{SS}} \\ V_{\text{IN}} = V_{\text{SS}} \end{array}$
Cour	DATA OUTPUT CAPACITANCE	2	3	7	. pF	

\*This parameter is periodically sampled and is not 100% tested. They are measured at worst case operating conditions.

WRITE OR READ/WRITE CYCLE



#### **READ CYCLE**



# 1103A

# intel

# FULLY DECODED RANDOM ACCESS 1024 BIT DYNAMIC MEMORY

- \*No Precharge Required -- Critical Precharge Timing is Eliminated
- Electrically Equivalent to 1103 --Pin-for-Pin/Functionally Compatible
- Fast Access Time -- 205ns max.
- Low Standby Power Dissipation--2 µW/Bit typical


- Address Registers Incorporated on the Chip
- Simple Memory Expansion --Chip Enable Input Lead
- Inputs Protected -- All Inputs Have Protection Against Static Charge
- Ceramic and Plastic Package -- 18-Pin DIP

The 1103A is a 1024 word by 1 bit dynamic RAM. It is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives. The 1103A is electrically equivalent to the 1103.

1103A systems may be simplified due to the elimination of the precharge clock, its associated circuitry, and critical overlap timing. Only one external clock, CENABLE, is required.

Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles (addressing  $A_0$  to  $A_4$ ) and is required every two milliseconds. The memory may be used in a low power standby mode by having cenable at  $V_{SS}$  potential.

The 1103A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



## Absolute Maximum Ratings\*

Temperature Under Bias
Storage Temperature
All Input or Output Voltages with Respect to the most Positive Supply Voltage, V <sub>BB</sub>
Supply Voltages V <sub>DD</sub> and V <sub>SS</sub> with Respect to V <sub>BB</sub>
Power Dissipation

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D. C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to +70°C,  $V_{SS}$ <sup>[1]</sup> = 16V ± 5%, ( $V_{BB} - V_{SS}$ )<sup>[2]</sup> = 3V to 4V,  $V_{DD}$  = 0V unless otherwise specified.

Symbol	Test	Min.	Тур.	Max.	Unit	Conditions
1 <sub>LI</sub>	Input Load Current (All Input Pins)			1	μΑ	V <sub>IN</sub> = 0V
I <sub>LO</sub>	Output Leakage Current			1	μΑ	V <sub>OUT</sub> = 0V
I <sub>BB</sub>	V <sub>BB</sub> Supply Current			· 100	μA	
I <sub>DD1</sub>	Supply Current During Cenable On		4	11	mA	Cenable = 0V; T <sub>A</sub> = 25 <sup>o</sup> C
I <sub>DD2</sub>	Supply Current During Cenable Off		0.1	4	mA	Cenable = V <sub>SS</sub> ; T <sub>A</sub> = 25 <sup>o</sup> C
IDDAV	Average Supply Current		17	25	mA	Cycle Time = 580ns; T <sub>A</sub> = 25 <sup>o</sup> C
V <sub>IL</sub> '	Input Low Voltage	V <sub>DD</sub> -1		V <sub>DD</sub> +1	V	
V <sub>IH</sub>	Input High Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +1	v	
I <sub>OH1</sub>	Output High Current	600	1800	4000	μA	T <sub>A</sub> = 25°C
I <sub>OH2</sub>	Output High Current	500	1500	4000	μA	$T_A = 70^{\circ}C$
IOL	Output Low Current	S	See Note	Three		$- R_{LOAD}^{[4]} = 100\Omega$
V <sub>OH1</sub>	Output High Voltage	60	180	400	mV	$T_A = 25^{\circ}C$
V <sub>OH2</sub>	Output High Voltage	50	150	400	mV	$T_A = 70^{\circ} C$
V <sub>OL</sub>	Output Low Voltage	S	See Note 7	l hree		


NOTES:


1. The VSS current drain is equal to (IDD + IOH) or (IDD + IOL).

2.  $(V_{BB} - V_{SS})$  supply should be applied at or before V<sub>SS</sub>.


 The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. VOL equals IOL across the load resistor.


4. This value of load resistance is used for measurement purposes. In applications the resistance may range from 100 $\Omega$  to 1 k $\Omega$ .






## **Typical Characteristics**






IDD VS. CENABLE



AVERAGE I<sub>DD</sub> VS. 1103A CYCLE TIME



**A.C. Characteristics**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{SS} = 16V \pm 5\%$ ,  $(V_{BB} - V_{SS}) = 3.0V$  to 4.0V,  $V_{DD} = 0V$ 

#### READ, WRITE, AND READ/WRITE CYCLE

Symbol	Test	Min.	Max.	Unit	Conditions
t <sub>REF</sub>	Time Between Refresh		2	ms	
t <sub>AC</sub>	Address to Cenable Set Up Time	0		ns	
t <sub>AH</sub>	Address Hold Time	100		ns .	
t <sub>cc</sub>	Cenable Off Time	230		ns	

#### READ CYCLE

Symbol	Test	Min.	Max.	Unit	Conditions	
t <sub>RC</sub>	Read Cycle	480	4	ns	t <sub>T</sub> = 20 ns	
t <sub>CV</sub>	Cenable on Time	210	500	ns	] [	C <sub>LOAD</sub> = 100pF
t <sub>CO</sub>	Cenable Output Delay		185	ns	1 -	¯ R <sub>LOAD</sub> = 100Ω
tACC	ADDRESS TO OUTPUT ACCESS		205	ns	$t_{ACC} = t_{AC MIN} + t_{CO} + t_{T}$	V <sub>REF</sub> =40mV
<sup>t</sup> wн	Read/Write Hold Time	30		ns		


#### WRITE OR READ/WRITE CYCLE

Symbol	Test	Min.	Max.	Unit	Conditions
twcy	Write Cycle	580		ns	] t = 20m
tRWC	Read/Write Cycle	580		ns	- t <sub>T</sub> = 20ns
t <sub>CW</sub>	Cenable to Read/Write Delay	210	500	ns	
t <sub>WP</sub>	Read/Write Pulse Width	50		ns	
tw	Read/Write Set Up Time	80		ns	
t <sub>DW</sub>	Data Set Up Time	105		ns	
t <sub>DH</sub>	Data Hold Time	10		ns	
t <sub>CO</sub>	Output Delay		185	ns	$\begin{bmatrix} C_{LOAD} = 100 \text{ pF}; R_{LOAD} = 100\Omega\\ V_{REF} = 40 \text{ mV} \end{bmatrix}$
twc	Read/Write to Cenable	0		ns	

## **CAPACITANCE**<sup>[1]</sup> $T_A = 25^{\circ}C$


Symbol	Test	Typ. Plastic	Plastic Pkg. Max.	Ceramic Pkg. Max.	Unit	Conditions	
C <sub>AD</sub>	Address Capacitance	5	7	12	pF	V <sub>IN</sub> = V <sub>SS</sub>	]
C <sub>CE</sub>	Cenable Capacitance	22	25	28	pF	V <sub>IN</sub> = V <sub>SS</sub>	
C <sub>RW</sub>	Read/Write Capacitance	11	15	19.5	pF	V <sub>IN</sub> = V <sub>SS</sub>	f=1MHz. All
C <sub>IN1</sub>	Data Input Capacitance	4	5	7.5	pF	Cenable = 0V V <sub>IN</sub> = V <sub>SS</sub>	<ul> <li>unused pins are at A.C. ground.</li> </ul>
C <sub>IN2</sub>	Data Input Capacitance	2	4	6.5	рF	Cenable = V <sub>SS</sub>	
COUT	Data Output Capacitance	2	3	7.0	pF	V <sub>IN</sub> = V <sub>SS</sub> V <sub>OUT</sub> = 0V	

NOTES: 1. These parameters are periodically sampled and are not 100% tested. They are measured at worst case operating conditions.









#### NOTES:

- (1)  $V_{DD} + 2V$ (2)  $V_{SS} 2V$   $t_T$  is defined as the transition between these two points. (3)  $t_{DW}$  is referenced to point  $\cdot 1$  of the rising edge of cenable or Read/Write, whichever occurs first. 4. tDH is referenced to point 2 of the rising edge of Read/Write.

#### 2-21

- High Speed 1103A Access Time 145ns/Cycle Time 340 ns
- \*No Precharge Required -- Critical Precharge Timing is Eliminated
- Low Standby Power Dissipation--0.2 µW/Bit Typical
- Address Registers Incorporated on the Chip


- Simple Memory Expansion --Chip Enable Input Lead
- Inputs Protected -- All Inputs Have Protection Against Static Charge
- Standard 18-Pin Dual In-Line Packages

The Intel<sup>®</sup>1103A-1 is a high speed 1024 bit dynamic random access memory and is the fastest version of the standard 1103A. It is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives.

1103A-1 systems may be simplified due to the elimination of the precharge clock, its associated circuitry, and critical overlap timing. Only one external clock, CENABLE, is required.

Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles (addressing  $A_0$  to  $A_4$ ) and is required every one millisecond. The memory may be used in a low power standby mode by having cenable at V<sub>SS</sub> potential.

The 1103A-1 is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



FULLY DECODED RANDOM ACCESS

**1024 BIT DYNAMIC MEMORY** 



## Absolute Maximum Ratings\*

Temperature Under Bias	to 70°C
Storage Temperature	> +150 ℃
All Input or Output Voltages with Respect to the most Positive Supply Voltage, VBB	/ to 0.3V
Supply Voltages V <sub>DD</sub> and V <sub>SS</sub> with Respect to V <sub>BB</sub>	/ to 0.3V
Power Dissipation	1.0W

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D. C. and Operating Characteristics**

 $T_A = 0^{\circ}C \text{ to } + 55^{\circ}C, V_{SS}^{[1]} = 19V \pm 5\%, (V_{BB} - V_{SS})^{[2]} = 3V \text{ to } 4V, V_{DD} = 0V \text{ unless otherwise specified.}$ 

Symbol	Test	Min.	Typ.	Max.	Unit	Conditions
I <sub>LI</sub>	Input Load Current (All Input Pins)			10	μΑ	V <sub>IN</sub> = 0V
I <sub>LO</sub>	Output Leakage Current			10	μA	V <sub>OUT</sub> = 0V
I <sub>BB</sub>	V <sub>BB</sub> Supply Current			1Ô0	μA	
I <sub>DD1</sub>	Supply Current During Cenable On		7	11	mA	Cenable = 0V; T <sub>A</sub> = 25 <sup>o</sup> C
I <sub>DD2</sub>	Supply Current During Cenable Off		0.01	0.5	mA	Cenable = V <sub>SS</sub> ; T <sub>A</sub> = 25 <sup>o</sup> C
IDDAV	Average Supply Current		25	33	mA	Cycle Time = 340ns; T <sub>A</sub> = 25°C
V <sub>IL</sub>	Input Low Voltage	V <sub>DD</sub> – 1		V <sub>DD</sub> +1	v	
VIH	Input High Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +1	v	· · · · · · · · · · · · · · · · · · ·
I <sub>OH1</sub>	Output High Current	1150	1800	7000	μΑ	T <sub>A</sub> = 25°C
I <sub>OH2</sub>	Output High Current	900	1600	7000	μA	$T_A = 55^{\circ}C$
IOL	Output Low Current	. S	See Note 1	Three		$- R_{LOAD}^{[4]} = 100\Omega$
V <sub>OH1</sub>	Output High Voltage	115	180	700	mV	$T_A = 25^{\circ}C$
V <sub>OH2</sub>	Output High Voltage	90	160	700	mV	$T_A = 55^{\circ}C$
V <sub>OL</sub>	Output Low Voltage	S	See Note 7	Three		

NOTES:

1. The V<sub>SS</sub> current drain is equal to  $(I_{DD} + I_{OH})$  or  $(I_{DD} + I_{OL})$ .

2.  $(V_{BB} - V_{SS})$  supply should be applied at or before  $V_{SS}$ .

3. The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. VOL equals IOL across the load resistor.

4. This value of load resistance is used for measurement purposes. In applications the resistance may range from 100 $\Omega$  to 1 k $\Omega$ .

A.C. Characteristics  $T_A = 0^{\circ}C$  to 55°C,  $V_{SS} = 19V \pm 5\%$ ,  $(V_{BB} - V_{SS}) = 3.0V$  to 4.0V,  $V_{DD} = 0V$ .

### READ, WRITE, AND READ/WRITE CYCLE

Symbol	Test	Min.	Max.	Unit	Conditions
t <sub>REF</sub>	Time Between Refresh		1	ms	
t <sub>AC</sub>	Address to Cenable Set Up Time	0		ns	
t <sub>AH</sub>	Address Hold Time	100		ns	
<sup>t</sup> cc	Cenable Off Time	120		ns	

#### READ CYCLE

Symbol	Test	Min.	Max.	Unit	Conditions
t <sub>RC</sub>	Read Cycle	300	······································	ns	t <sub>T</sub> = 20 ns
t <sub>CV</sub>	Cenable on Time	140	500	ns	C <sub>LOAD</sub> = 50pF
t <sub>CO</sub>	Cenable Output Delay		125	ns	<sup>-</sup> R <sub>LOAD</sub> = 100Ω
tACC	ADDRESS TO OUTPUT ACCESS		145	ns	$t_{ACC} = t_{AC MIN} + V_{REF} = 80 mV$ $t_{CO} + t_{T}$
<sup>t</sup> wн	Read/Write Hold Time	30	-	ns	

#### WRITE OR READ/WRITE CYCLE

Symbol	Test	Min.	Max.	Unit	Conditions
twcy	Write Cycle	340		ns	- t <sub>T</sub> = 20ns
<sup>t</sup> RWC	Read/Write Cycle	340		ns	
t <sub>CW</sub>	Cenable to Read/Write Delay	140	500	ns	
t <sub>WP</sub>	Read/Write Pulse Width	20		ns	
tw	Read/Write Set Up Time	20	······	ns	1
t <sub>DW</sub>	Data Set Up Time	40		ns	
t <sub>DH</sub>	Data Hold Time	10		ns	1
t <sub>CO</sub>	Output Delay		125	ns	$\begin{bmatrix} C_{LOAD} = 50 pF^{\dagger}; R_{LOAD} = 100\Omega \\ V_{REF} = 80 mV \end{bmatrix}$
twc	Read/Write to Cenable	0		ns	


## **CAPACITANCE**<sup>[1]</sup> $T_A = 25^{\circ}C$

Symbol	Test	Typ. Plastic	Plastic Pkg. Max.	Ceramic Pkg. Max.	Unit	Conditions	
C <sub>AD</sub>	Address Capacitance	5	7	12	рF	V <sub>IN</sub> = V <sub>SS</sub>	
CCE	Cenable Capacitance	22	25	28	рF	VIN = VSS	
C <sub>RW</sub>	Read/Write Capacitance	11	15	19.5	pF	V <sub>IN</sub> = V <sub>SS</sub>	f=1MHz. All
C <sub>IN1</sub>	Data Input Capacitance	4	5	7.5	pF	Cenable = 0V V <sub>IN</sub> = V <sub>SS</sub>	<ul> <li>unused pins are at A.C. ground.</li> </ul>
C <sub>IN2</sub>	Data Input Capacitance	2	4	6.5	рF	Cenable = V <sub>SS</sub>	
COUT	Data Output Capacitance	2	3	7.0	рF	V <sub>IN</sub> = V <sub>SS</sub> V <sub>OUT</sub> = 0V	


NOTES: 1. These parameters are periodically sampled and are not 100% tested. They are measured at worst case operating conditions.

### 1103A-1

#### WRITE CYCLE OR READ/WRITE CYCLE




#### READ CYCLE




#### NOTES:


(1)  $V_{DD} + 2V$ (2)  $V_{SS} - 2V$  -  $t_T$  is defined as the transition between these two points, (3)  $t_{DW}$  is referenced to point 1 of the rising edge of cenable or Read/Write, whichever occurs first.

**Supply Current vs Temperature** 




## **Typical Characteristics**





AVERAGE I<sub>DD</sub> VS. SUPPLY VOLTAGE





# intel

RAMs

# 1103A-2

# FULLY DECODED RANDOM ACCESS 1024 BIT DYNAMIC MEMORY

- High Speed 1103A Access Time 145ns/Cycle Time 400ns
- \*No Precharge Required -- Critical Precharge Timing is Eliminated
- Low Standby Power Dissipation--0.2µW/Bit Typical
- Address Registers
   Incorporated on the Chip


- Simple Memory Expansion --Chip Enable Input Lead
- Inputs Protected -- All Inputs Have Protection Against Static Charge
- Standard 18-Pin Dual In-Line Packages

The Intel<sup>®</sup>1130A-2 is a high speed 1024 bit dynamic random access memory and is the 400ns cycle time version of the standard 1103A. It is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives.

1103A-2 systems may be simplified due to the elimination of the precharge clock, its associated circuitry, and critical overlap timing. Only one external clock, CENABLE, is required.

Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles (addressing  $A_0$  to  $A_4$ ) and is required every one millisecond. The memory may be used in a low power standby mode by having cenable at  $V_{SS}$  potential.

The 1103A-2 is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



# Absolute Maximum Ratings\*

<sup>.</sup> Temperature Under Bias
Storage Temperature $\dots -65^{\circ}$ C to +150 $^{\circ}$ C
All Input or Output Voltages with Respect to the most Positive Supply Voltage, VBB
Supply Voltages V_{DD} and V_{SS} with Respect to V_{BB}
Power Dissipation

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **D. C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to + 55°C,  $V_{SS}^{[1]} = 19V \pm 5\%$ ,  $(V_{BB} - V_{SS})^{[2]} = 3V$  to 4V,  $V_{DD} = 0V$  unless otherwise specified.

Symbol	Test	Min.	Тур.	Max.	Unit	Conditions
1 <sub>LI</sub>	Input Load Current (All Input Pins)			10	μΑ	V <sub>IN</sub> = 0V
I <sub>LO</sub>	Output Leakage Current			10	μΑ	V <sub>OUT</sub> = 0V
I <sub>BB</sub>	V <sub>BB</sub> Supply Current			100	μΑ	
I <sub>DD1</sub>	Supply Current During Cenable On		7	11	mA	Cenable = 0V; T <sub>A</sub> = 25 <sup>o</sup> C
I <sub>DD2</sub>	Supply Current During Cenable Off		0.01	0.5	mA	Cenable = $V_{SS}$ ; $T_A = 25^{\circ} C$
DDAV	Average Supply Current		22	30	mA	Cycle Time = 400 ns; $T_A = 25^{\circ}C$
VIL	Input Low Voltage	V <sub>DD</sub> –1		V <sub>DD</sub> +1	V	
Ч <sub>Н</sub>	Input High Voltage	V <sub>SS</sub> – 1		V <sub>SS</sub> +1	V	
I <sub>OH1</sub>	Output High Current	1150	1800	7000	μA	T <sub>A</sub> = 25°C
I <sub>OH2</sub>	Output High Current	900	1600	7000	μΑ	$T_A = 55^{\circ}C$
IOL	Output Low Current	5	See Note 7	Three		$- R_{LOAD}^{[4]} = 100\Omega$
V <sub>OH1</sub>	Output High Voltage	115	180	700	mV	$T_A = 25^{\circ}C$
V <sub>OH2</sub>	Output High Voltage	90	160	700	mV	$T_A = 55^{\circ}C$
V <sub>OL</sub>	Output Low Voltage	S	See Note 1	Three		

NOTES:

1. The V<sub>SS</sub> current drain is equal to  $(I_{DD} + I_{OH})$  or  $(I_{DD} + I_{OL})$ .

2. (VBB -VSS) supply should be applied at or before VSS.

3. The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. VOL equals IOL across the load resistor.

4. This value of load resistance is used for measurement purposes. In applications the resistance may range from 100Ω to 1 kΩ.

# A.C. Characteristics $T_A = 0^{\circ}C$ to 55°C, $V_{SS} = 19V \pm 5\%$ , $(V_{BB} - V_{SS}) = 3.0V$ to 4.0V, $V_{DD} = 0V$ .

### READ, WRITE, AND READ/WRITE CYCLE

ć

Refer to page 2-23 for definitions.

Symbol	Test	Min.	Max.	Unit	Conditions
t <sub>REF</sub>	Time Between Refresh		1	ms	
t <sub>AC</sub>	Address to Cenable Set Up Time	0		ns	
t <sub>AH</sub>	Address Hold Time	100		ns	
<sup>t</sup> cc	Cenable Off Time	180		ns	

### READ CYCLE

Symbol	Test	Min.	Max.	Unit	Conditions
t <sub>RC</sub>	Read Cycle	360		ns	t <sub>T</sub> = 20 ns
t <sub>CV</sub>	Cenable on Time	140	500	ns	C <sub>LOAD</sub> = 50pF
t <sub>CO</sub>	Cenable Output Delay		125	ns	<sup>-</sup> R <sub>LOAD</sub> = 100Ω
tACC	ADDRESS TO OUTPUT ACCESS	4	145	ns	$\begin{array}{c c} t_{ACC} = t_{AC \text{ MIN}} + V_{REF} = 80 \text{ mV} \\ t_{CO} + t_{T} \end{array}$
<sup>t</sup> wн	Read/Write Hold Time	30		ns	

### WRITE OR READ/WRITE CYCLE


Symbol	Test	Min.	Max.	Unit	Conditions
twcy	Write Cycle	400		ns	- t <sub>T</sub> = 20ns
t <sub>RWC</sub>	Read/Write Cycle	400		ns	
tcw	Cenable to Read/Write Delay	140	500	ns	<b>1</b> . <b>-</b> .
t <sub>WP</sub>	Read/Write Pulse Width	20		ns	1
tw	Read/Write Set Up Time	20		ns	1
t <sub>DW</sub>	Data Set Up Time	40		ns	
t <sub>DH</sub>	Data Hold Time	10		ns	
t <sub>co</sub>	Output Delay		125	ns	$\begin{bmatrix} C_{LOAD} = 50 \text{ pF}, R_{LOAD} = 100\Omega \\ V_{REF} = 80 \text{ mV} \end{bmatrix}$
twc	Read/Write to Cenable	0	· · · · · · · · · · · · · · · · · · ·	ns	

# **CAPACITANCE**<sup>[1]</sup> $T_A = 25^{\circ}C$


Symbol ्	Test	Typ. Plastic	Plastic Pkg. Max.	Ceramic Pkg. Max.	Unit	Conditions	
C <sub>AD</sub>	Address Capacitance	5	7	12	pF	V <sub>IN</sub> = V <sub>SS</sub>	
CCE	Cenable Capacitance	22	25	28	рF	V <sub>IN</sub> = V <sub>SS</sub>	
CRW	Read/Write Capacitance	11	15	19.5	pF	V <sub>IN</sub> = V <sub>SS</sub> f = 1 MHz	z. Ali
C <sub>IN1</sub>	Data Input Capacitance	4	5	7.5	pF	Cenable = 0Vunused pVIN = VSSat A.C. g	
CIN2	Data Input Capacitance	2	4	6.5	pF	Cenable = V <sub>SS</sub>	
COUT	Data Output Capacitance	2	3	7.0	pF	V <sub>IN</sub> = V <sub>SS</sub> V <sub>OUT</sub> = 0V	


NOTES: 1. These parameters are periodically sampled and are not 100% tested. They are measured at worst case operating conditions.


**Supply Current vs Temperature** 




# **Typical Characteristics**











# 2101A

# int

# Notice: This is not a final specification. Some lvoures: rois is not a rinai specification. Parametric limits are subject to change. 256 x 4 RAM WITH SEPARATE I/O

2101A-2	250 ns Max.
2101A	350 ns Max.
2101A-4	450 ns Max.

- 256 x 4 Organization to Meet **Needs for Small System** Memories
- Single +5V Supply Voltage
- Directly TTL Compatible: All Inputs and Output
- Statis MOS: No Clocks or **Refreshing Required**
- Simple Memory Expansion: Chip Enable Input

Inputs Protected: All Inputs **Have Protection Against Static Charge** 

RELIMINA

- Low Cost Packaging: 22 Pin **Plastic Dual In-Line** Configuration
- Low Power: Typically 150mW
- Three-State Output: OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data **Bus Systems**


The Intel® 2101A is a 256 word by 4-bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 2101A is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. The output disable function eliminates the need for bi-directional logic in a common I/O system.

The Intel® 2101A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.





Absolute Maximum Ratings\*

Ambient Temperature Under Bias10°C to 80°C
Storage Temperature
Voltage On Any Pin With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt

### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Paramet	ter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Current			1	10	μA	V <sub>IN</sub> = 0 to 5.25V
ILOH	I/O Leakage Current <sup>[2]</sup>			1	10	μA	CE <sub>1</sub> = 2.2V, V <sub>OUT</sub> = 4.0V
LOL	I/O Leakage Cur	rent <sup>[2]</sup>		-1	-10	μA	$\overline{CE}_1$ = 2.2V, V <sub>OUT</sub> = 0.45V
I <sub>CC1</sub>	Power Supply	2101A, 2101A-4		35	55	mA	V <sub>IN</sub> = 5.25V, I <sub>O</sub> = 0mA
	Current	2101A-2		45	65		$T_A = 25^{\circ}C$
I <sub>CC2</sub>	Power Supply	2101A, 2101A-4			60	mA	V <sub>IN</sub> = 5.25V, I <sub>O</sub> = 0mA
	Current	2101A-2			70		$T_A = 0^{\circ}C$
VIL	Input "Low" Vo	ltage	-0.5		+0.8	V	
VIH	Input "High" Vo	oltage	2.0		V <sub>CC</sub>	V	
VOL	Output "Low" Voltage				+0.45	V	I <sub>OL</sub> = 2.0mA
V <sub>OH</sub>	Output "High"	2101A, 2101A-2	2.4			V	I <sub>OH</sub> = -200μA
	Voltage	2101A-4	2.4			V	I <sub>OH</sub> = -150μ̈́A

# Typical D. C. Characteristics





NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.



# A.C. Characteristics for 2101A-2 (250 ns Access Time)

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
t <sub>RC</sub>	Read Cycle	250			ns	
t <sub>A</sub>	Access Time			250	ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>CO</sub>	Chip Enable To Output			180	ns	
tod	Output Disable To Output			130	ns	Timing Reference = 1.5V
t <sub>DF</sub> [3]	Data Output to High Z State	0		180	ns	Load = 1 TTL Gate and $C_L = 100 pF$ .
<sup>t</sup> OH	Previous Read Data Valid after change of Address	40			ns	

### WRITE CYCLE

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc	Write Cycle	170			ns	
t <sub>AW</sub>	Write Delay	20			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>CW</sub>	Chip Enable To Write	150			ns	
t <sub>DW</sub>	Data Setup	150			ns	Timing Reference = 1.5V
t <sub>DH</sub>	Data Hold	0			ns	Load = 1 TTL Gate
twp	Write Pulse	150			ns	and C <sub>L</sub> = 100pF.
t <sub>WR</sub>	Write Recovery	0			ns	
t <sub>DS</sub>	Output Disable Setup	20			ns	1


### A. C. CONDITIONS OF TEST

Input Pulse Levels:	+0.8 Volt and	2.0 Volts
Input Pulse Rise and Fal	l Times:	20 nsec
Timing Measurement Re	ference Level:	1.5 Volt
Output Load: 1	TTL Gate and C <sub>L</sub>	= 100 pF


Capacit	t <b>ance</b> <sup>[2]</sup> T <sub>A</sub> = 25°C, f = 1MHz	
	T4	Limits (pF)
Symbol	Test	- (1) -

• · ·	<b>T</b> 4		(hL)	
Symbol	Test	Typ. <sup>[1]</sup>	Max.	
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8	
COUT	Output Capacitance V <sub>OUT</sub> = 0V	8	12	

# Waveforms



### WRITE CYCLE



NOTES: 1. Typical values are for  $T_A = 25^{\circ} C$  and nominal supply voltage.

This parameter is periodically sampled and is not 100% tested.
 t<sub>DF</sub> is with respect to the trailing edge of CE<sub>1</sub>, CE<sub>2</sub>, or OD, whichever occurs first.

ELIM! itice: This is not a final specification. Some rametric limits are subject to change.

# 2101A (350 ns Access Time) A.C. Characteristics

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
t <sub>RC</sub>	Read Cycle	350			ns	
t <sub>A</sub>	Access Time			350	ns	t <sub>r</sub> , t <sub>f</sub> = 20ns Timing Reference = 1.5V Load = 1 TTL Gate
t <sub>CO</sub>	Chip Enable To Output			240	ns	
t <sub>OD</sub>	Output Disable To Output			180	ns	
t <sub>DF</sub> [2]	Data Output to High Z State	0		150	ns	
t <sub>OH</sub>	Previous Read Data Valid after change of Address	40			ns	and $C_L = 100 pF$ .

### WRITE CYCLE

Symbol	Parameter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc	Write Cycle	220			ns	
t <sub>AW</sub>	Write Delay	20			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>CW</sub>	Chip Enable To Write	200			ns	
t <sub>DW</sub>	Data Setup	200			ns	Timing Reference = 1.5V
t <sub>DH</sub>	Data Hold	0			ns	Load = 1 TTL Gate
t <sub>W P</sub>	Write Pulse	200			ns	and $C_L = 100 pF$ .
twr	Write Recovery	0			ns	
t <sub>DS</sub>	Output Disable Setup	20			ns	

# 2101A-4 (450 ns Access Time) A.C. Characteristics

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
tRC	Read Cycle	450			ns	
t <sub>A</sub>	Access Time			450	ns	$t_r, t_f = 20 ns$
t <sub>CO</sub>	Chip Enable To Output			310	ns	
t <sub>OD</sub>	Output Disable To Output			250	ns	Timing Reference = 1.5V
t <sub>DF</sub> [2]	Data Output to High Z State	0		200	ns	Load = 1 TTL Gate
<sup>t</sup> он	Previous Read Data Valid after change of Address	40			ns	and $C_L = 100 pF$ .

WRITE CYCLE

Symbol	Parameter	Min.	Typ. [1]	Max.	Unit	Test Conditions
twc	Write Cycle	270			ns	
t <sub>AW</sub>	Write Delay	20			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>CW</sub>	Chip Enable To Write	250			ns	
t <sub>DW</sub>	Data Setup	250			ns	Timing Reference = 1.5V
t <sub>DH</sub>	Data Hold	0			ns	Load = 1 TTL Gate
t <sub>W P</sub>	Write Pulse	250			ns	and $C_L = 100 pF$ .
twr	Write Recovery	0			ns	
t <sub>DS</sub>	Output Disable Setup	20			ns	

NOTES: 1. Typical values are for  $T_A = 25^\circ$  C and nominal supply voltage. 2. t<sub>DF</sub> is with respect to the trailing edge of  $\overline{CE}_1$ , CE<sub>2</sub>, or OD, whichever occurs first.

# intel

# 2101, 2101-1, 2101-2

# 1024 BIT (256 x 4) STATIC MOS RAM WITH SEPARATE I/O

- 256 x 4 Organization to Meet Needs for Small System Memories
- Access Time 0.5 to 1 µsec Max.
- Single + 5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input

- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 22 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems


The Intel<sup>®</sup>2101 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 2101 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. The output disable function eliminates the need for bidirectional logic in a common I/O system.

The Intel 2101 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



# Absolute Maximum Ratings\*

Ambient Temperature Under Bias $0^{\circ}$ C to $70^{\circ}$ C
Storage Temperature $\dots \dots \dots \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
Voltage On Any Pin With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt

\*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# D.C. and Operating Characteristics for 2101, 2101-1, 2101-2

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions
1 <sub>L1</sub>	Input Current			10	μA	V <sub>IN</sub> = 0 to 5.25V
I <sub>LOH</sub>	I/O Leakage Current <sup>[2]</sup>			15	μA	$\overline{CE}_1 = 2.2V, V_{OUT} = 4.0V$
LOL	I/O Leakage Current <sup>[2]</sup>			-50	μA	$\overline{CE}_1 = 2.2V, V_{OUT} = 0.45V$
I <sub>CC1</sub>	Power Supply Current		30	60	mA	$V_{IN} = 5.25V$ , $I_O = 0mA$ $T_A = 25^{\circ}C$
I <sub>CC2</sub>	Power Supply Current			70	mA	$V_{IN} = 5.25V, I_O = 0mA$ $T_A = 0^{\circ}C$
VIL	Input "Low" Voltage	-0.5		+0.65	V	
VIH	Input "High" Voltage	2.2		V <sub>CC</sub>	V	
V <sub>OL</sub>	Output "Low" Voltage			+0.45	V	I <sub>OL</sub> = 2.0mA
V <sub>OH</sub>	Output "High" Voltage	2.2			V	I <sub>OH</sub> = -150 μA

# **Typical D. C. Characteristics**





RAMS

NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. 2. Input and Output tied together.

# A.C. Characteristics for 2101

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
tRC	Read Cycle	1,000			ns	
t <sub>A</sub>	Access Time			1,000	ns	$t_r, t_f = 20ns$ $V_{IN} = +0.65V \text{ to } +2.2V$ Timing Reference = 1.5V Load = 1 TTL Gate and C <sub>L</sub> = 100pF.
tco	Chip Enable To Output			800	ns	
t <sub>OD</sub>	Output Disable To Output			700	ns	
t <sub>DF</sub> [3]	Data Output to High Z State	0		200	ns	
<sup>t</sup> он	Previous Read Data Valid after change of Address	40			ns	

### WRITE CYCLE

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc	Write Cycle	1,000			ns	
t <sub>AW</sub>	Write Delay	150			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tcw	Chip Enable To Write	900			ns	V <sub>IN</sub> = +0.65V to +2.2V
t <sub>DW</sub>	Data Setup	700			ns	Timing Reference = 1.5V
tDH	Data Hold	100			ns	Load = 1 TTL Gate
twp	Write Pulse	750			ns	and C <sub>L</sub> = 100pF.
twR	Write Recovery	50			ns	
t <sub>DS</sub>	Output Disable Setup	200			ns	


### A. C. CONDITIONS OF TEST


Input Pulse Levels:	o 2.2 Volt	
Input Pulse Rise and	20 nsec	
Timing Measurement	Reference Level:	1.5 Volt
Output Load:	1 TTL Gate and $C_L$	= 100pF


	T <sub>A</sub> = 25°C, f = 1MHz	
--	---------------------------------	--

0	Test	Limits (pF)			
Symbol	Test	Тур.[1]	Max.		
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8		
COUT	Output Capacitance V <sub>OUT</sub> = 0V	8	12		

# Waveforms







4. OD should be tied low for separate I/O operation.

# 2101-1 (500 ns Access Time) A.C. Characteristics for 2101-1

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	[1] Typ.	Max.	Unit	Test Conditions	
t <sub>RC</sub>	Read Cycle	500			ns	:	
t <sub>A</sub>	Access Time			500	ns	t <sub>r</sub> , t <sub>f</sub> = 20ns	
tco	Chip Enable To Output			350	ns	V <sub>IN</sub> = +0.65V to +2.2V	
t <sub>OD</sub>	Output Disable To Output			300	ns	Timing Reference = 1.5V	
t <sub>DF</sub> [2]	Data Output to High Z State	0		150	ns	Load = 1 TTL Gate	
<sup>t</sup> он	Previous Read Data Valid after change of Address	40			ns	and $C_L = 100 pF$ .	

### WRITE CYCLE

Symbol	Parameter	Min.	Тур. [1]	Max.	Unit	Test Conditions
twc	Write Cycle	500			ns	
t <sub>AW</sub>	Write Delay	100			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tcw	Chip Enable To Write	400			ns	V <sub>IN</sub> = +0.65V to +2.2V
t <sub>DW</sub>	Data Setup	280			ns	Timing Reference = 1.5V
<sup>t</sup> DH	Data Hold	100			ns	Load = 1 TTL Gate
t <sub>W P</sub>	Write Pulse	300			ns	and $C_{L} = 100 pF$ .
twr	Write Recovery	50			ns	
t <sub>DS</sub>	Output Disable Setup	150			ns	

# 2101-2 (650 ns Access Time) A.C. Characteristics for 2101-2

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
tRC	Read Cycle	650			ns	
t <sub>A</sub>	Access Time			650	ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>CO</sub>	Chip Enable To Output			400	ns	V <sub>IN</sub> = +0.65V to +2.2V
top	Output Disable To Output			350	ns	Timing Reference = 1.5V
t <sub>DF</sub> [2]	Data Output to High Z State	0		150	ns	Load = 1 TTL Gate
tон	Previous Read Data Valid after change of Address	40			ns	and $C_L = 100 pF$ .

WRITE CYCLE

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
twc	Write Cycle	650			ns	
t <sub>AW</sub>	Write Delay	150			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tcw	Chip Enable To Write	550			ns	V <sub>IN</sub> = +0.65V to +2.2V
tDW	Data Setup	400			ns	Timing Reference = 1.5V
t <sub>DH</sub>	Data Hold	100			ns	Load = 1 TTL Gate
twp	Write Pulse	400			ns	and $C_L = 100 pF$ .
twr	Write Recovery	50			ns	
t <sub>DS</sub>	Output Disable Setup	150			ns	1

NOTES: 1. Typical values are for  $T_A = 25^\circ$  C and nominal supply voltage. 2. t<sub>DF</sub> is with respect to the trailing edge of  $\overline{CE}_1$ , CE<sub>2</sub>, or OD, whichever occurs first.

# ntel

# 2102A, 2102AL

# 1K (1K x 1) STATIC RAM

	Standby Pwr.	<b>Operating Pwr.</b>	Access
P/N	(mW)	(mW)	(ns)
2102AL-4	35	174	450
2102AL	35	174	350
2102AL-2	42	342	250
2102A-2		342	250
2102A		289	350
2102A-4		289	450
2102A-6		289	650


- Single +5 Volts Supply Voltage
- Directly TTL Compatible: All Inputs and Output
- Standby Power Mode (2102AL)
- Three-State Output: OR-Tie Capability
- Inputs Protected: All Inputs Have Protection Against Static Charge
- Low Cost Packaging: 16 Pin Dual-In-Line Configuration

The Intel® 2102A is a high speed 1024 word by one bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operated. The data is read out nondestructively and has the same polarity as the input data.

The 2102A is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. A low standby power version (2102AL) is also available. It has all the same operating characteristics of the 2102A with the added feature of 35mW maximum power dissipation in standby and 174mW in operations.

It is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable ( $\overline{CE}$ ) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel® 2102A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance easy to use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.



## **Absolute Maximum Ratings\***

Ambient Temperature Under B	ias -10°C to 80°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin	
With Respect To Ground	–0.5V to +7V
Power Dissipation	1 Watt

### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **D. C. and Operating Characteristics**

 $T_{\Delta} = 0^{\circ}$ C to 70°C,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter		102A, 210 12AL, 210 Limits Typ. <sup>[1]</sup>	2AL-4	2102 Min.	A-2, 2102 Limits Typ. <sup>[1]</sup>	A L-2 Max.	Min.	2101A-6 Limits Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
۱ <sub>LI</sub>	Input Load Current		1	10		1	10		1	10	μA	V <sub>IN</sub> = 0 to 5.25V
ILOH	Output Leakage Current		1	5		1	5		1	5	μA	<del>СЕ</del> = 2.0V, V <sub>OUT</sub> = V <sub>OH</sub>
LOL	Output Leakage Current		-1	-10		-1	-10		-1	-10	μA	CE = 2.0V, V <sub>OUT</sub> = 0.4V
lcc	Power Supply Current		33	Note 2		45	65		33	55	mA	All Inputs = 5.25V Data Out Open, T <sub>A</sub> = 0°C
VIL	Input Low Voltage	-0.5		0.8	-0.5		0.8	-0.5		0.65	V	
VIH	Input High Voltage	2.0		V <sub>CC</sub>	2.0		V <sub>CC</sub>	2.2		V <sub>CC</sub>	V	
VOL	Output Low Voltage			0.4			0.4			0.45	V	I <sub>OL</sub> = 2.1mA
V <sub>OH</sub>	Output High Voltage	2.4			2.4			2.2			V	l <sub>OH</sub> = -100μA


Notes: 1. Typical values are for T<sub>A</sub> = 25°C and nominal supply voltage. 2. The maximum I<sub>CC</sub> value is 55mA for the 2102A and 2102A-4, and 33mA for the 2102AL and 2102AL-4.

## Standby Characteristics 2102AL, 2102AL-2, and 2102AL-4

 $T_A = 0^\circ C$  to  $70^\circ C$ 

Symbol	Parameter	210 Min.	D2AL, 2102A Limits Typ. <sup>[1]</sup>	L-4 Max.	Min.	2102AL-2 Limits Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
V <sub>PD</sub>	V <sub>CC</sub> in Standby	1.5			1.5			v	
V <sub>CES</sub> <sup>[2]</sup>	CE Bias in Standby	2.0			2.0			V	$2.0V \leq V_{PD} \leq V_{CC}$ Max.
		V <sub>PD</sub>			V <sub>PD</sub>			V	1.5V ≤ V <sub>PD</sub> < 2.0V
IPD1	Standby Current		15	23		20	28	mA	All Inputs = V <sub>PD1</sub> = 1.5V
IPD2	Standby Current		20	30		25	38	mA	All Inputs = VPD2 = 2.0V
t <sub>CP</sub>	Chip Deselect to Standby Time	0			0			ns	
t <sub>R</sub> [3]	Standby Recovery Time	tRC			t <sub>RC</sub>			ns	

### STANDBY WAVEFORMS



### NOTES:

- 1. Typical values are for  $T_A = 25^{\circ}C$ .
- Consider the test conditions as shown: If the stand-by voltage (VPD) is between 5.25V (V<sub>CC</sub> Max.) and 2.0V, then CE must be held at 2.0V Min. (VIH). If the standby voltage is less than 2.0V but greater than 1.5V (VPD Min.), then CE and standby voltage must be at least the same value or, if they are different,  $\overline{CE}$  must be the more positive of the two.
- 3. t<sub>R</sub> = t<sub>RC</sub> (READ CYCLE TIME).

# A. C. Characteristics $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

### READ CYCLE

		2102A-2, 2102AL-2 Limits (ns)		2102A, 2102AL Limits (ns)		2102A-4, 2102AL-4 Limits (ns)		2102A-6 Limits (ns)	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
tRC	Read Cycle	250		350		450		650	
t <sub>A</sub>	Access Time		250		350		450		650
t <sub>CO</sub>	Chip Enable to Output Time		130		180		230		400
<sup>t</sup> OH1	Previous Read Data Valid with Respect to Address	40		40		40		50	
toh2	Previous Read Data Valid with Respect to Chip Enable	0		0		0		0	

### WRITE CYCLE

twc	Write Cycle	250	350	450	650
t <sub>AŴ</sub>	Address to Write Setup Time	20	20	20	200
twp	Write Pulse Width	180	250	300	400
twr	Write Recovery Time	0	0	0	50
t <sub>DW</sub>	Data Setup Time	180	250	300	450
t <sub>DH</sub>	Data Hold Time	0	0	0	20
tcw	Chip Enable to Write Setup Time	180	250	300	550

### A.C. CONDITIONS OF TEST


Input Pulse Levels:	0.8 Volt to 2.0 Volt	
Input Rise and Fall Tim	10nsec	
Timing Measurement	Inputs:	1.5 Volts
Reference Levels	Output:	0.8 and 2.0 Volts
Output Load:	1 TTL	Gate and CL = 100 pF

# **Capacitance**<sup>[2]</sup> $T_A = 25^{\circ}C$ , f = 1 MHz


SYMBOL	TEST	LIMITS (pF)			
STINDOL	1231	TYP.[1]	MAX.		
C <sub>IN</sub>	INPUT CAPACITANCE (ALL INPUT PINS) V <sub>IN</sub> = 0V	3	5		
С <sub>оит</sub>	OUTPUT CAPACITANCE V <sub>OUT</sub> = 0V	7	10		

### **Waveforms**

### READ CYCLE




### WRITE CYCLE




NOTES: 1. Typical values are for  $T_A = 25^\circ$ C and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.


# Typical D. C. and A. C. Characteristics




VIN LIMITS VS. TEMPERATURE











OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE







# intel

# M2102A-4, M2102A-6

# MILITARY TEMPERATURE RANGE 1K STATIC RAM


M2102A-4 450 ns Max. M2102A-6 650 ns Max.

- 10% V<sub>CC</sub> Supply Tolerance
- Directly TTL Compatible: All Inputs and Output
- Low Power: 385mW Max.

- Three State Output: OR-Tie Capability
- 16 Pin Hermetic Dual-In-Line Package

The Intel® M2102A is a high speed 1K x 1 RAM specified over the -55°C to +125°C temperature range. The RAM uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The Intel® M2102A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.



# **D. C. and Operating Characteristics** $T_A = -55^{\circ}C$ to $+125^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ unless otherwise specified

	Parameter		Limits				
Symbol			Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Load Current				10	μA	V <sub>IN</sub> = 0 to 5.5V
ILOH	Output Leakage Current				10	μA	$\overline{CE}$ = Min. V <sub>IH</sub> , V <sub>OUT</sub> = V <sub>OH</sub>
LOL	Output Leakage Current	M2102A-4 M2102A-6			-50 -100	μA	$\overline{CE}$ = Min. V <sub>IH</sub> , V <sub>OUT</sub> = 0.45V
I <sub>CC1</sub>	Power Supply Current			30	60	mA	All Inputs = 5.5V, Data Out Open, T <sub>A</sub> = 25°C
I <sub>CC2</sub>	Power Supply Current				70	mA	All Inputs = 5.5V, Data Out Open, $T_A = -55^{\circ}C$
VIL	Input "Low" Voltage	M2102A-4 M2102A-6	-0.5 -0.5		0.8 0.65	v	
VIH	Input "High" Voltage	M2102A-4 M2102A-6	2.0 2.2		V <sub>CC</sub> V <sub>CC</sub>	V	
VOL	Output "Low" Voltage				0.45	v	M2102A-4 I <sub>OL</sub> = 2.1mA M2102A-6 I <sub>OL</sub> = 1.9mA
VOH	Output "High" Voltage		2.2			V	I <sub>OH</sub> = 100μA

NOTE 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

# A.C. Characteristics $T_A = -55^{\circ}C$ to $+125^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ unless otherwise specified

Max.	Min.	Max.
	650	
450		650
230		400
	50	
	0	
	650	
	200	
	400	
	50	
	450	
	100	•
	550	
		230 50 0 650 200 400 50 450 100


A.C. CONDITIONS	S OF TEST	r
Input Pulse Levels:		0.8 Volt to 2.0 Volt
Input Rise and Fall Tim	nes:	10nsec
Timing Measurement	Inputs:	1.5 Volts
Reference Levels	Output:	0.8 and 2.0 Volts
Output Load:	1 TTL	Gate and $C_L = 100  pF$

# **Capacitance**<sup>[2]</sup> $T_A = 25^{\circ}C$ , f = 1 MHz


SYMBOL	TEST	LIMITS (pF)			
STIVIBUL	1231	TYP.[1]	MAX.		
C <sub>IN</sub>	INPUT CAPACITANCE (ALL INPUT PINS) V <sub>IN</sub> = 0V	3	5		
с <sub>оит</sub>	OUTPUT CAPACITANCE V <sub>OUT</sub> = 0V	7	10		

## Waveforms

### READ CYCLE



### WRITE CYCLE



NOTES: 1. Typical values are for  $T_{\rm A}=25^{\circ}\,C$  and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.

RAMs-

# intel

# 2104, 2104-2, 2104-4

# 4096 x 1 BIT DYNAMIC RAM

	2104-2	2104-4	2104
Max. Access Time (ns)	250	300	350
Read, Write Cycle (ns)	375	425	500
Read-Modify-Write Cycle (ns)	515	595	700

- Highest Density 4K RAM— Industry Standard 16 Pin Package
- Low Standby Power
- All Inputs Including Clocks TTL Compatible
- Standard Power Supplies +12V, +5V, -5V
- Refresh Period: 2 ms


- On-Chip Latches for Addresses, Chip Select and Data In
- Simple Memory Expansion Chip Select
- Output is Three State, TTL Compatible; Data is Latched and Valid into Next Cycle

The Intel<sup>®</sup>2104 is a 4096 word by 1 bit MOS RAM fabricated with N-channel silicon gate technology for high performance and high functional density. The 2104 uses a single transistor dynamic storage cell and dynamic circuitry to achieve high speed and low power dissipation.

The unique design of the 2104 allows it to be packaged in the industry standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is compatible with widely available automated handling equipment.

The use of the 16 pin package is made possible by multiplexing the 12 address bits (required to address 1 of 4096 bits) into the 2104 on 6 address input pins. The two 6 bit address words are latched into the 2104 by the two TTL clocks, Row Address Strobe (RAS) and Column Address Strobe (CAS). Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

The single transistor dynamic storage cell provides high speed along with low power dissipation. The memory cell requires refreshing for data retention. Refreshing is most easily accomplished by performing a read cycle at each of the 64 row addresses every 2 milliseconds.



## **Absolute Maximum Ratings\***

Temperature Under Bias
Storage Temperature
All Input or Output Voltages with
Respect to the most Negative
Supply Voltage, V <sub>BB</sub> +25V to -0.3V
Supply Voltages V <sub>DD</sub> , V <sub>CC</sub> , and V <sub>SS</sub> with
Respect to V <sub>BB</sub> +20V to -0.3V
Power Dissipation 1.25W

\*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. and Operating Characteristics [1]

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

Symbol	Parameter	Min.	Limits Typ. <sup>[2]</sup>	Max.	Unit	Conditions
l <sub>LI</sub>	Input Load Current (any input)			10	μΑ	$V_{IN} = V_{IL MIN}$ to $V_{IH MAX}$
ILO	Output Leakage Current for high impedance state			10	μΑ	Chip deselected
I <sub>DD1</sub> [3]	V <sub>DD</sub> Supply Current		1	2	mA	$\overline{CAS}$ and $\overline{RAS}$ at V <sub>IH</sub> . Chip deselected.
I <sub>DDAV</sub> [3]	Average V <sub>DD</sub> Current: <u>2104-4</u> 2104, 2104-2		46 45	60 59	mA mA	Cycle time = Min. $T_A = 25^{\circ}C$ $t_{BP} = Min.$
I <sub>CC1</sub> [4]	V <sub>CC</sub> Supply Current when deselected			10	μΑ	
I <sub>BB</sub> [3]	Average V <sub>BB</sub> Current			75	μA	
VIL	Input Low Voltage (ăny input)	-1.0	, ,	0.6	V	
VIH	Input High Voltage (any input)	2.4		V <sub>CC</sub> +1	V	
VOL	Output Low Voltage	0.0		0.4	V	I <sub>OL</sub> = 2.0mA
V <sub>OH</sub>	Output High Voltage	2.4	· · · · · · · · · · · · · · · · · · ·	V <sub>CC</sub>	V	I <sub>OH</sub> = -5.0mA

A.C. Characteristics  $T_{A}=0^{\circ}C$  to 70°C,  $V_{DD}=12V \pm 5\%$ ,  $V_{CC}=5V \pm 10\%$ ,  $V_{BB}=-5V \pm 10\%$ ,  $V_{SS}=0V$ , unless otherwise noted.

Capacitance<sup>[5]</sup>  $T_{\Delta} = 25^{\circ}C$ 

Symbol	Test	Plastic And Ceramic Pkg. Typ. Max.	Unit	Conditions	
C <sub>AD</sub>	Address Capacitance	10	pF	V <sub>IN</sub> = V <sub>SS</sub>	
Cc	CAS, RAS, CS Capacitance	7	pF	V <sub>IN</sub> = V <sub>SS</sub>	
COUT	Data Output Capacitance	8	pF	V <sub>OUT</sub> = 0V	
CIN	D <sub>IN</sub> and WE Capacitance	10	pF	V <sub>IN</sub> = V <sub>SS</sub>	

Notes: 1. All voltages referenced to V<sub>SS</sub>. The only requirement for the sequence of applying voltages to the device is that V<sub>DD</sub>, V<sub>CC</sub>, and VSS should never be 0.3V or more negative than VBB.

Typical values are for T<sub>A</sub> = 25°C and nominal power supply voltages.
 The I<sub>DD</sub> current flows to V<sub>SS</sub>. The I<sub>BB</sub> current is the sum of all leakage currents.

4. When chip is selected V<sub>CC</sub> supply current is dependent on output loading; V<sub>CC</sub> is connected to output buffer only.

5. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

 $C = \frac{I\Delta t}{\Delta V}$  with the current equal to a constant 20mA.

# **A.C. Characteristics** $T_{A} = 0^{\circ}C$ to $70^{\circ}C$ , $V_{DD} = 12V \pm 5\%$ , $V_{CC} = 5V \pm 10\%$ , $V_{BB} = -5V \pm 10\%$ , $V_{SS} = 0V$ , unless otherwise noted.

## READ, WRITE, AND READ MODIFY WRITE CYCLES

		2104		2104-2		2104-4			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
tREF	Time Between Refresh		2		2		2	ms	
t <sub>RP</sub>	RAS Precharge Time	150		125		125		ns	
tRCL <sup>[2]</sup>	RAS to CAS Leading Edge Lead Time	110	2000	80	2000	90	2000	ns	
t <sub>AS</sub>	Address or CS Set-Up Time	0		0		0		ns	
t <sub>AH</sub>	Address or $\overline{CS}$ Hold Time	100		80		80		ns	
t <sub>AR</sub>	RAS to Address Hold Time	250		180		210		ns	
t <sub>CRL</sub> [3]	RAS to CAS Trailing Edge Lead Time	-50	+50	-40	+40	-50	+50	ns	
tOFF	Output Buffer Turn Off Delay	0	100	0	100	0	100	ns	
<sup>t</sup> CAC <sup>[4]</sup>	Access Time From CAS		200		150		170	ns	
tRAC <sup>[4]</sup>	Access Time From RAS		350		250		300	ns	

### READ CYCLE

-		2	2104		2104-2		2104-4	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc <sup>[5]</sup>	Random Read or Write Cycle Time	500		375		425		ns
<sup>t</sup> CPW	CAS Pulse Width	200	10000	150	10000	170	10000	ns
tRPW	RAS Pulse Width	350	10000	250	10000	300	10000	ns
trsh	RAS Hold Time	200		150		170	·	ns
t <sub>CSH</sub>	CAS Hold Time	350		250		300		ns
<sup>t</sup> RCH	Read Command Hold Time	80		80		80		ns
trcs	Read Command Set-Up Time	0		0		0		ns

### WRITE CYCLE

		2	104	21	04-2	2104-4			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
tcyc <sup>[5]</sup>	Random Read or Write Cycle Time	500		375		425		ns	
tCPW	CAS Pulse Width	200	10000	150	10000	170	10000	ns	
tRPW	RAS Pulse Width	350	10000	250	10000	300	10000	ns	
t <sub>RSH</sub>	RAS Hold Time	200		150		170		ns	
t <sub>CSH</sub>	CAS Hold Time	350		250		300		ns	
tcwl	Write Command to CAS Lead Time	200	· .	150		170		ns	
twch	Write Command Hold Time	150		110		130		ns	
twp	Write Command Pulse Width	200		150		170		ns	
t <sub>DS</sub>	Data In Set-Up Time	0		0		0		ns	
t <sub>DH</sub>	Data In Hold Time	200		150		170		ns	

Notes:

1. All voltages referenced to V<sub>SS</sub>.


CAS must remain at VIH a minimum of t<sub>RCLMIN</sub> after RAS switches to VIL. To achieve the minimum guaranteed access time (t<sub>RAC</sub>), CAS must switch to VIL at or before t<sub>RCL</sub> of t<sub>RAC</sub> - t<sub>T</sub> - t<sub>CAC</sub> as described in the Applications Information on page 2-49.

3. tCRL is measured from RAS to CAS.


4. Load = 1 TTL and 50pF. See Application Information – Read Cycle section for relations between access time and t<sub>RCL</sub>.

5. The minimum cycle timing does not allow for  $\ensuremath{t_{\mathsf{T}}}$  or skews.

# Waveforms



WRITE CYCLE




RAMS

**A.C. Characteristics**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted. **READ MODIFY WRITE CYCLE** 

		2	104	21	04-2	21	04-4	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>RMW</sub>	Read Modify Write Cycle Time	700		515		595		ns
t <sub>CRW</sub>	RMW Cycle CAS Width	400	10000	290	10000	340	10000	ns
tRRW	RMW Cycle RAS Width	550	10000	390	10000	470	10000	ns
tRWH	RMW Cycle RAS Hold Time	200		150		170		ns
tcwh	RMW Cycle CAS Hold Time	550		390		470		ns
tcwl	Write Command to CAS Lead Time	200		150		170		ns
twp	Write Command Pulse Width	200		150		170		ns
tRCS	Read Command Set-Up Time	0		0	· · · · · · · · · · · · · · · · · · ·	0		ns
t <sub>MOD</sub>	Modify Time	0		0		0		ns
t <sub>DS</sub>	Data In Set-Up Time	0		0		0		ns
t <sub>DH</sub>	Data In Hold Time	200		150		170		ns


## Waveforms


### **READ MODIFY WRITE CYCLE**




Notes: 1,2. VIHMIN and VILMAX are reference levels for measuring timing of input signals.

- 3,4. VOHMIN and VOLMAX are reference levels for measuring timing of DOUT.
- 5. If WE goes low while CAS is low, D<sub>OUT</sub> could go to either V<sub>OL</sub> or V<sub>OH</sub> after t<sub>CAC</sub>. D<sub>OUT</sub> will go to V<sub>OH</sub> as shown on page 4 (Write Cycle Waveforms) if WE goes low before CAS goes low. In a Read-Modify-Write cycle, D<sub>OUT</sub> is data read and does not change during the Modify-Write portion of the cycle.
- 6. For minimum cycle timing,  $t_{CRL}$  must be -0 to +40 ns for 2104-2 and -0 to +50 ns for 2104 and 2104-4.





### TYPICAL ACCESS TIME VS. TEMPERATURE




### Applications

### ADDRESSING

Two externally applied negative going TTL clocks, Row Address Strobe (RAS), and Column Address Strobe (CAS), are used to strobe the two sets of 6 addresses into internal address buffer registers. The first clock, RAS, strobes in the six low order addresses (A<sub>0</sub>-A<sub>5</sub>) which selects one of 64 rows and begins the timing which enables the column sense amplifiers. The second clock, CAS, strobes in the six high order addresses (A<sub>6</sub>-A<sub>11</sub>) to select one of 64 column sense amplifiers and Chip Select (CS) which enables the data out buffer.

An address map of the 2104 is shown below. Address "0" corresponds to all addresses at V<sub>IL</sub>. Note that data is stored in half of the memory as a logic inversion of the data presented at the input pin as shown. This inversion is completely transparent to the user (i.e., data stored in memory as a "1" or "0" at the input will when subsequently accessed, appear as a "1" or "0" respectively at the output).



### 2104 Address Map

### DATA CYCLES/TIMING

A memory cycle begins with addresses stable and a negative transition of RAS. See the waveforms on page 4. It is not necessary to know whether a Read or Write cycle is to be performed until CAS becomes valid.

Note that Chip Select  $(\overline{CS})$  does not have to be valid until the second clock,  $\overline{CAS}$ . It is, therefore, possible to start a memory cycle <u>before</u> it is known which device must be selected. This can result in a significant improvement in system access time since the decode time for chip select does not enter into the calculation for access time. Both the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks are TTL compatible and do not require level shifting and driving at high voltage MOS levels. Buffers internal to the 2104 convert the TTL level signals to MOS levels inside the device. Therefore, the delay associated with external TTL-MOS level converters is not added to the 2104 system access time.

### **READ CYCLE**

A Read cycle is performed by maintaining Write Enable  $(\overline{WE})$  high during  $\overline{CAS}$ . The output pin of a selected device will unconditionally go to a high impedance state immediately following the leading edge of  $\overline{CAS}$  and remain in this state until valid data appears at the output at access time. The selected output data is internally latched and will remain valid until a subsequent  $\overline{CAS}$  is given to the device by a Read, Write, Read-Modify-Write or Refresh cycle. Data-out goes to a high impedance state for all non-selected devices.

Device access time,  $t_{\text{ACC}}$ , is the longer of two calculated intervals:

1.  $t_{ACC} = t_{RAC}$  OR 2.  $t_{ACC} = t_{RCL} + t_T + t_{CAC}$ 

Access time from  $\overline{RAS}$ ,  $t_{RAC}$ , and access time from  $\overline{CAS}$ ,  $t_{CAC}$ , are device parameters. Row to column address strobe lead time,  $t_{RCL}$ , and transition time,  $t_T$ , are system dependent timing parameters. For example, substituting the device parameters of the 2104-4 and assuming a TTL level transition time of 5ns yields:

3.  $t_{ACC} = t_{RAC}$  = 300ns for 90nsec  ${\leqslant} t_{RCL} {\leqslant} 125$ nsec

4. 
$$t_{ACC} = t_{RCL} + t_T + t_{CAC} = t_{RCL} + 175$$
ns for  $t_{RCL} > 125$ ns.

Note that if 90 nsec  $\leq t_{RCL} \leq 125$  nsec, device access time is determined by equation 3 and is equal to  $t_{RAC}$ . If  $t_{RCL} > 125$  nsec, access time is determined by equation 4. This 35ns interval (shown in the  $t_{RCL}$  inequality in equation 3) in which the falling edge of CAS can occur without affecting access time is provided to allow for system timing skew in the generation of CAS. This allowance for a  $t_{RCL}$  skew is designed in at the device level to allow minimum access times to be achieved in practical system designs.

### WRITE CYCLE

A Write Cycle is performed by bringing Write Enable ( $\overline{WE}$ ) low before or during  $\overline{CAS}$ . If Write Enable goes low at or before  $\overline{CAS}$  goes low, the input data must be valid at or before the falling edge of  $\overline{CAS}$ . D<sub>OUT</sub> will go to V<sub>OH</sub> as shown on page 4 (Write Cycle) if  $\overline{\text{WE}}$  goes low before  $\overline{\text{CAS}}$  goes low. If Write Enable goes low after  $\overline{\text{CAS}}$ , data in must be valid at or before the falling edge of  $\overline{\text{WE}}$ . Data out goes to a high impedance state following the leading edge of  $\overline{\text{CAS}}$ . If  $\overline{\text{WE}}$  goes low while  $\overline{\text{CAS}}$  is low,  $D_{\text{OUT}}$  could go to either  $V_{\text{OL}}$  or  $V_{\text{OH}}$  after  $t_{\text{CAC}}$ .

### **READ-MODIFY-WRITE CYCLE**

A Read-Modify-Write Cycle is performed by bringing Write Enable (WE) low after access time,  $t_{ACC}$ , with RAS and CAS low. Data in must be valid at or before the falling edge of WE. In a read-modify-write cycle  $D_{OUT}$  is data read and does not change during the modify-write portion of the cycle.

### CAS ONLY (DESELECT) CYCLE

In some applications, it is desirable to be able to deselect all memory devices without running a regular memory cycle. This may be accomplished with the 2104 by performing a CAS Only Cycle. Receipt of a CAS without a RAS deselects the 2104 and forces the Data Output to the high-impedance state. This places the 2104 in its lowest power, standby condition as will be discussed in the POWER DISSIPATION section below. The cycle timing and CAS timing should be just as if a nomal RAS/CAS cycle was being performed.

### CHIP SELECTION/DESELECTION

The 2104 is selected by driving  $\overline{CS}$  low during a Read, Write, or Read-Modify-Write cycle. A device is deselected by 1) driving  $\overline{CS}$  high during a Read, Write, or Read-Modify-Write cycle or 2) performing a  $\overline{CAS}$  Only cycle independent of the state of  $\overline{CS}$ .

### **REFRESH CYCLES**

Each of the 64 rows internal to the 2104 must be refreshed every 2 msec to maintain data. Any data cycle (Read, Write, Read-Modify-Write) refreshes the entire selected row (defined by the low order row addresses). The refresh operation is independent of the state of chip select. It is evident, of course, that if a Write or Read-Modify-Write cycle is used to refresh a row, the device should be deselected (CS high) if it is desired not to change the state of the selected cell.

### **RAS/CAS TIMING**

The device clocks, RAS and CAS, contol operation of the 2104. The timing of each clock and the timing relationships of the two clocks must be understood by the user in order to obtain maximum performance in a memory system.

The  $\overline{RAS}$  and  $\overline{CAS}$  have minimum pulse widths as defined by t<sub>RPW</sub> and t<sub>CPW</sub> respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving  $\overline{RAS}$  and/or  $\overline{CAS}$ low, must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle must not begin until the minimum precharge time, t<sub>RP</sub>, has been met.

The timing relationship of the leading edges of  $\overline{RAS}$  and  $\overline{CAS}$  is defined by  $t_{RCL}$  and is discussed in the READ CYCLE section above. The trailing edge relationship is defined by  $t_{RSH}$ ,  $t_{CSH}$ , and  $t_{CRL}$ . The first two parameters define the

minimum time during a memory cycle that RAS and CAS are both low (minimum hold times). Both the minimum clock widths and hold times must be met for proper operation.

For example, using  $t_T = 5ns$  and the 2104-4 device parameters:  $t_{RCL} = 90ns$ ,  $t_{RPW} = 300nsec$ , and  $t_{CPW} = 170nsec$ ; the trailing edge of  $\overline{CAS}$  would occur at time (t) where:

 $t = t_{RCL} + t_T + t_{CPW} = 90ns + 5ns + 170ns$ = 265ns

however,  $t_{CSH} = 300$ ns, and, therefore,  $t_{CPW}$  would need to be lengthened such that:

 $t_{CPW}$  (actual) = 170ns + (300ns - 265ns) = 205ns in order to meet the minimum  $t_{CSH}$  requirement.


The third parameter,  $t_{CRL}$ , defines the lead (–) or lag (+) time allowable for  $\overline{CAS}$  with respect to  $\overline{RAS}$ . If all minimum timing requirements for  $\overline{RAS}$  and  $\overline{CAS}$  are met, the  $\overline{CAS}$ trailing edge may lead the  $\overline{RAS}$  trailing edge by up to 10ns or lag by up to 70ns. In a memory cycle with all minimum timing specifications used,  $\overline{CAS}$  may lag  $\overline{RAS}$  but cannot lead  $\overline{RAS}$  since  $t_{CSH}$  would be violated if  $\overline{CAS}$  led  $\overline{RAS}$ .

### **POWER DISSIPATION**

### Operating

The power dissipation of a continuously operating 2104 device is the sum of  $V_{DD} \times I_{DDAV}$  and  $V_{BB} \times I_{BB}$ . For a cycle time of 425ns (including a  $t_{RP}$  of 125ns) the typical power dissipation is 552mW.

Typical power supply current waveforms versus time are shown below for both a  $\overline{RAS}/\overline{CAS}$  cycle and a  $\overline{CAS}$  only cycle. It is evident from examination of the current waveforms that the major portion of the device power dissipation is the  $V_{DD}$  x  $I_{DDAV}$  component. Since the average value of  $I_{DD}$  is used to compute the power dissipation and  $I_{DD}$  is high only while  $\overline{RAS}$  and  $\overline{CAS}$  are low, minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are preferred even with long cycle times to minimize power dissipation.



TYPICAL SUPPLY CURRENTS VS. TIME

#### STANDBY-REFRESH ONLY

The standby power-refresh only is calculated by the following equation:

5. 
$$P_{REF} = P_{OP} \times (64 \frac{t_{CYC}}{t_{REF}}) + P_{SB} (1-64 \frac{t_{CYC}}{t_{REF}})$$

Where:  $P_{REF}$  = Standby power-refresh only.

 $P_{OP}$  = Power dissipation-continuous operation.

 $t_{CYC}$  = Cycle time for a Refresh cycle.

 $t_{REF}$  = Time between refresh.

 $P_{SB}$  = Standby power dissipation.

The standby power dissipation P<sub>sB</sub> is given by:

6.  $P_{SB} = V_{DD} \times I_{DD1} + V_{BB} \times I_{BB}.$ 

For example, in the 2104-4, the typical power dissipated in a standby-refresh only mode with the device deselected ( $\overline{CS}$  high) is 19mW. If the device is selected ( $\overline{CS}$  low) during a refresh cycle, the typical power dissipated is 31mW. This is the result of the internal output buffer circuitry being turned on. Since needless power is dissipated for this condition, it is recommended that the device be deselected during standby-refresh only operation.

Note that when calculating the standby power for a 2104 memory system it is not necessary to include the power


dissipated by TTL to MOS level converters. These converters are incorporated internally to the 2104 and are included in the previous power calculations.

### SYSTEM LAYOUT AND DECOUPLING

A two sided memory array layout is shown below.

Decoupling is indicated by a "D" for V<sub>DD</sub> to V<sub>SS</sub> and "B" for V<sub>BB</sub> to V<sub>SS</sub>. I<sub>DD</sub> and I<sub>BB</sub> current surges at RAS and CAS make adequate decoupling of these supplies important. It is recommended that 1.0µF high frequency, low inductance capacitors be used between V<sub>DD</sub> and V<sub>SS</sub> on double sided boards. 0.1µF capacitors can be used between V<sub>BB</sub> and V<sub>SS</sub>. V<sub>CC</sub> to V<sub>SS</sub> decoupling is indicated by a "C" and 0.1µF capacitors are recommended. For each 36 devices a 100µF tantalum or equivalent capacitor should be placed from V<sub>DD</sub> to V<sub>SS</sub> near the array. An equal or slightly smaller bulk capacitor should be placed between V<sub>BB</sub> and V<sub>SS</sub> on the memory card.

Note that all power lines (including  $V_{ss}$ ) are grided both horizontally and vertically at each memory device. This minimizes the power distribution impedance and enhances the effect of the decoupling capacitors.



Two Sided Layout for 16K x 8 Memory

# intel

# 2107A

# 4096 x 1 BIT DYNAMIC RAM

Product	2107A-1	2107A	2107A-4	2107A-5
Access Time	280 ns	300 ns	350 ns	420 ns


- Low Cost Per Bit
- Low Standby Power
- Easy System Interface
- Only One High Voltage Input Signal – Chip Enable
- Low Level Address, Data, Write Enable, Chip Select Inputs

- Address Registers Incorporated on the Chip
- Simple Memory Expansion: Chip Select Input Lead
- Fully Decoded: On Chip Address Decode
- Output is Three State and TTL Compatible
- Ceramic and Plastic 22-Pin DIPs

The Intel 2107A is a 4096 word by 1 bit dynamic n-channel MOS RAM. It was designed for memory applications where very low cost and large bit storage are important design objectives. The 2107A uses dynamic circuitry which reduces the operation and standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.

The 2107A is fabricated with n-channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than other MOS technologies.



## **Absolute Maximum Ratings\***

Temperature Under Bias	
Storage Temperature	
All Input or Output Voltages with Respect to the most Negative Supply Voltage, V	$V_{BB}$ +25V to $-0.3V$
Supply Voltages V_DD, V_CC, and V_SS with Respect to V_BB	$\dots$ +20V to -0.3V
Power Dissipation	1.0W

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB}$ <sup>[1]</sup> = -5V ± 5%,  $V_{SS} = 0V$ , unless otherwise notes.

Symbol	Parameter		Limits		Unit	Conditions
Symbol	rarameter	Min.	Typ. <sup>[2]</sup>	Max.	Unit	Conditions
łu	Input Load Current (all inputs except CE)		.01	10	μΑ	$V_{IN} = V_{IL MIN}$ to $V_{IH MAX}$
ILC	Input Load Current		.01	10	μA	$V_{IN} = V_{IL MIN}$ to $V_{IH MAX}$
I <sub>LO</sub>	Output Leakage Current for high impedance state		.01	10	μA	CE = -1V to +.8V or $\overline{CS}$ = 3.5V, V <sub>O</sub> = 0V to 5.25V
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current during CE off <sup>[3]</sup>		.1	100	μA	CE = -1V to +.8V
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current during CE on <sup>[5]</sup>		14	22	mA	CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C
IDD AV	Average V <sub>DD</sub> Supply Current	(S	See Table	e 1)		T <sub>A</sub> = 25°C, Fig. 1,3
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current during CE off		.01	10	μA	CE = -1V to +.8V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current during CE on		5	10	mA	CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C
ICC AV	Average V <sub>CC</sub> Supply Current	(9	See Table	e 1)		T <sub>A</sub> = 25°C, Fig. 2,4
IBB	VBB Supply Current		1	100	μA	
VIL	Input Low Voltage <sup>[4]</sup>	-1.0		0.8	v	
VIH	Input High Voltage <sup>[4]</sup>	3.5		V <sub>cc</sub> +1	v	
VILC	CE Input Low Voltage <sup>[4]</sup>	-1.0		+1.0	v	
Инс	CE Input High Voltage	V <sub>DD</sub> -1		V <sub>DD</sub> +1	v	
Vol	Output Low Voltage <sup>[4]</sup>	0.0		0.45	v	I <sub>OL</sub> = 1.7mA, Fig. 6
V <sub>OH</sub>	Output High Voltage <sup>[4]</sup>	2.4		Vcc	v	I <sub>OH</sub> = -100μA, Fig. 5

#### NOTES:

 The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub>, V<sub>CC</sub>, and V<sub>SS</sub> should never be .3V or more negative than V<sub>BB</sub>.

- 4. Referenced to VSS unless otherwise noted.
- 5. For 2107A-4 and 2107A-5 IDD2 is 25mA max.

<sup>2.</sup> Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.

<sup>3.</sup> The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

### **A.C. Characteristics** $T_{A} = 0^{\circ}C$ to 70 °C, $V_{DD} = 12V \pm 5\%$ , $V_{CC} = 5V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$ ,

### READ, WRITE, AND READ MODIFY/WRITE CYCLE V<sub>SS</sub> = 0V, unless otherwise noted.

		21	07A	2107A-1		2107A-4		2107A-5		
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>REF</sub> <sup>[1]</sup>	Time Between Refresh		2		1		2		2	ms
t <sub>AC</sub>	Address to CE Set Up Time	0		0		0		0		ns
t <sub>AH</sub>	Address Hold Time	100		100		100		100		ns
t <sub>CC</sub>	CE Off Time	180		100		200		250		ns
t <sub>T</sub>	CE Transition Time		50		50		50		50	ns
t <sub>CF</sub>	CE Off to Output High Impedance State	0		0		0		0		ns

### **READ CYCLE**

Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
tRCY <sup>[2]</sup>	Read Cycle Time	500		420		570		690		ns
tCER	CE On Time During Read	280	3000	280	3000	330	3000	400	300	ns
t <sub>CO</sub>	CE Output Delay		280		260		330		400	ns
tACC <sup>[3]</sup>	Address to Output Access		300		280		350		420	ns
twl	CE to WE Low	0		0		0		0		ns
twc	WE to CE on	0		0		0		0		ns

### WRITE CYCLE

Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
twcy <sup>[2]</sup>	Write Cycle Time	700		550		840		970		ns
tCEW	CE Width During Write	480	3000	410	3000	600	3000	680	3000	ns
tw	WE to CE Off	340		250		400		450		ns
tcw	CE to WE High	300		250		-		-		ns
t <sub>DW</sub>	D <sub>IN</sub> to WE Set Up	0		0		0		0		ns
t <sub>CD</sub> <sup>[4]</sup>	CE to D <sub>IN</sub> Set Up		50		50		50		50	ns
<sup>t</sup> DH	D <sub>IN</sub> Hold Time	0		0		0		0		ns
twp	WE Pulse Width	150		150		200		200		ns
tww [5]	WE Wait	0		0		170		200		ns
twc	WE to CE On	0		0		0		0		ns

## **Capacitance**<sup>[6]</sup> T<sub>A</sub> = 25°C

Symbol	Test		ic And nic Pkg. Max.	Unit	Conditions
C <sub>AD</sub>	Address Capacitance, CS, WE, DIN	3	6	pF	V <sub>IN</sub> = V <sub>SS</sub>
C <sub>CE</sub>	CE Capacitance	17	25	pF	V <sub>IN</sub> = V <sub>SS</sub>
COUT	Data Output Capacitance	3	6	pF	V <sub>OUT</sub> = 0V

Notes: 1. For plastic 2107A-4 and 2107A-5 tREF = 1mS.

2. t<sub>T</sub> = 20ns

3.  $C_{LOAD}$  = 50 pf; Load = 1 TTL; Ref = 2.0V for high, 0.8V for low;  $t_{ACC}$  =  $t_{AC}$  +  $t_{CO}$  + 1 tT.


4.  $t_{CD}$  applies only when  $t_W > t_{CEW}$  -50ns.


5. The 2107A and 2107A-1 should not be operated with  $t_{WW}$  in the 50 to 170 ns range.

6. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation

 $C = \frac{I\Delta t}{\Delta V}$  with the current equal to a constant 20mA.

# **D.C. Characteristics**











FIGURE 4 TYPICAL I<sub>CC</sub> AVERAGE VS. CYCLE TIME










FIGURE 8 TYPICAL ACCESS TIME VS. TEMPERATURE




Table 1. IDDAV and ICCAV Characteristics.

Produ	ıct	I <sub>DDAV</sub> (Typ)	I <sub>DDAV</sub> (Max)	I <sub>CCAV</sub> (Typ)	I <sub>CCAV</sub> (Max)	Cycle	tCEW
2107	A	23mA	34mA	6mA	10mA	700ns	480ns
2107	A-1	28mA	38mA	8mA	12mA	550ns	410ns
2107	A-4	22mA	33mA	5mA	9mA	840ns	600ns
2107	A-5	18mA	28mA	4mA	8mA	970ns	680ns


## **Read Modify Write Cycle**

		21	07A	210	7A-1	210	7A-4	210	7A-5	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
<sup>t</sup> RWC <sup>[1]</sup>	Read Modify Write (RMW) Cycle Time	840		670		970		1140		ns
<sup>t</sup> CRW <sup>[2]</sup>	CE Width During RMW	620	3000	530	3000	730	3000	850	3000	ns
twc	WE to CE on	0		0		0		0		ns
tw	WE to CE off	340		250		400		450		ns
t <sub>WP</sub>	WE Pulse Width	150		150		200		200		ns
t <sub>DW</sub>	D <sub>IN</sub> to WE Set Up	0		0		0		0		ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	0		0		0		0		ns
t <sub>CO</sub>	CE to Output Delay		280		260		330		400	ns
t <sub>ACC</sub> <sup>[3]</sup>	Access Time		300		280		350		420	ns
twd	DOUT Valid After WE	0		0		0		0		ns

Notes: 1. t<sub>T</sub> = 20ns

2.  $t_{CRW} - t_W = t_{CO}$ 


3.  $C_{LOAD}$  = 50 pf; Load = One TTL Gate; Ref = 2.0V for High, 0.8V for low;  $t_{ACC} = t_{AC} + t_{CO} + 1$  TTL




NOTES:


NOTES: 1. Vgs 1.15V is the reference level for measuring timing of the address CS, WE, and D<sub>1N</sub>. 2. Vgs + 3.0V is the reference level for measuring timing of the address, CS, WE, and D<sub>1N</sub>. 3. Vgs + 2.0V is the reference level for measuring timing of CE. 4. Vpp - 2V is the reference level for measuring timing of CE. 5. Vgs + 2.0V is the reference level for measuring the timing of D<sub>DUT</sub>.





Write Cycle





 $\begin{array}{l} 2. \quad V_{SS} + 1.5V \text{ is the reference level for measuring timing of the addresses, } \overline{CS}, \overline{WE}, \text{ and } D_{IN}.\\ 3. \quad V_{SS} + 3.0V \text{ is the reference level for measuring timing of the addresses, } \overline{CS}, \overline{WE}, \text{ and } D_{IN}.\\ 4. \quad V_{SS} + 2.0V \text{ is the reference level for measuring timing of CE.} \end{array}$ 

5.  $V_{DD}$  -2V is the reference level for measuring timing of CE. 6.  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $\overline{D_{OUT}}$ .

# 4096 BIT DYNAMIC RAM

	2107B	2107B-4	2107B-6
Access Time	200ns	270ns	350ns
Read,Write Cycle	400ns	470ns	800ns
RMW Cycle	520ns	590ns	960ns


- Low Cost Per Bit
- Low Standby Power
- Easy System Interface
- Only One High Voltage Input Signal — Chip Enable
- TTL Compatible All Address, Data, Write Enable, Chip Select Inputs
- Refresh Period 2ms for 2107B, 2107B-4, 1ms for 2107B-6

- Address Registers Incorporated on the Chip
- Simple Memory Expansion Chip Select Input Lead
- Fully Decoded On Chip Address Decode
- Output is Three State and TTL Compatible
- Industry Standard 22-Pin Configuration

The Intel<sup>®</sup>2107B is a 4096 word by 1 bit dynamic n-channel MOS RAM. It was designed for memory applications where very low cost and large bit storage are important design objectives. The 2107B uses dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is most easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.

The 2107B is fabricated with n-channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than other MOS technologies. The 2107B uses a single transistor cell to achieve high speed and low cost. It is a replacement for the 2107A.



## **Absolute Maximum Ratings\***

Temperature Under	Bias
Storage Temperature	e −65°C to +150°C
All Input or Output	Voltages with Respect to the most Negative Supply Voltage, $V_{BB}$
Supply Voltages V <sub>D</sub>	D, V <sub>CC</sub> , and V <sub>SS</sub> with Respect to V <sub>BB</sub>
Power Dissipation .	

### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to 70°C,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 10\%$ ,  $V_{BB}^{[1]} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

0	Parameter		Limits				
Symbol		Min.	Typ. <sup>[2]</sup>	Max.	Unit	Conditions	
I <sub>LI</sub>	Input Load Current (all inputs except CE)		.01	10	μA	V <sub>IN</sub> = V <sub>IL MIN</sub> to V <sub>IH MAX</sub> CE = V <sub>ILC</sub> or V <sub>IHC</sub>	
ILC	Input Load Current		.01	2	μA	VIN = VIL MIN to VIH MAX	
I <sub>LO</sub>	Output Leakage Current for high impedance state		.01	10	μA	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$ $V_0 = 0V \text{ to } 5.25V$	
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current during CE off <sup>[3]</sup>		110	200 <sup>[5]</sup>	μA	CE = -1V to +.6V	
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current during CE on			60	mA	$CE = V_{IHC}, \overline{CS} = V_{IL}$	
	Average V <sub>DD</sub> Current		38	54	mA	CS = V <sub>IL</sub> ; T <sub>A</sub> = 25°C; Min cycle time, Min t <sub>CE</sub>	
I <sub>CC1</sub> [4]	V <sub>CC</sub> Supply Current during CE off		.01	10	μA	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$	
IBB	V <sub>BB</sub> Supply Current		5	100	μA		
VIL	Input Low Voltage	-1.0		0.6	V	t <sub>T</sub> = 20ns	
VIH	Input High Voltage	2.4		V <sub>CC</sub> +1	V	t <sub>T</sub> = 20ns	
VILC	CE Input Low Voltage	-1.0		+1.0	V		
VIHC	CE Input High Voltage	V <sub>DD</sub> -1		V <sub>DD</sub> +1	V		
VOL	Output Low Voltage	0.0		0.45	V	I <sub>OL</sub> = 2.0mA	
V <sub>OH</sub>	Output High Voltage	2.4		V <sub>cc</sub>	v	I <sub>OH</sub> = -2.0mA	

NOTES:

 The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub>, V<sub>CC</sub>, and V<sub>SS</sub> should never be 3V or more negative than V<sub>BB</sub>.

2. Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.

3. The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

4. During CE on V<sub>CC</sub> supply current is dependent on output loading, V<sub>CC</sub> is connected to output buffer only.

5. Maximum IDD1 for 2107B-6 is 250 μA.

# **A.C. Characteristics** $T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C, V_{DD} = 12V \pm 5\%, V_{CC} = 5V \pm 10\%, V_{BB} = -5V \pm 5\%,$

### READ, WRITE, AND READ MODIFY/WRITE CYCLE V<sub>SS</sub> = 0V, unless otherwise noted.

Symbol	Parameter	2107B		2107B-4		2107B-6		Units	Note
		Min.	Max.	Min.	Max.	Min.	Max.	Units	Note
tREF	Time Between Refresh		2		2		1	ms	
t <sub>AC</sub>	Address to CE Set Up Time	0		0		10		ns	3
t <sub>AH</sub>	Address Hold Time	100		100		100		ns	
t <sub>CC</sub>	CE Off Time	130		130		380		ns	
t <sub>T</sub>	CE Transition Time	10	40	10	40	10	40	ns	
<sup>t</sup> CF	CE Off to Output High Impedance State	0		0		0		ns	

### READ CYCLE

Symbol	Parameter	2107B		2107B-4		2107B-6			Net
		Min.	Max.	Min.	Max.	Min.	Max.	Units	Note
t <sub>CY</sub>	Cycle Time	400		470		800		ns	4
tCE	CE On Time	230	4000	300	4000	380	4000	ns	
t <sub>CO</sub>	CE Output Delay		180		250		320	ns	5
tACC	Address to Output Access		200		270		350	ns	6
twL	CE to WE	0		0		0		ns	
twc	WE to CE On	0		0		0		ns	

### WRITE CYCLE

Symbol	Parameter	210	2107B		2107B-4		2107B-6		Note
		Min.	Max.	Min.	Max.	Min.	Max.	Units	Note
tCY	Cycle Time	400	1	470		800		ns	4
t <sub>CE</sub>	CE On Time	230	4000	300	4000	380	4000	ns	
tw	WE to CE Off	150		150		200		ns	
t <sub>CW</sub>	CE to WE	150		150		150		ns	
t <sub>DW</sub>	D <sub>IN</sub> to WE Set Up	0		0		0		ns	1
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	0		0		0		ns	
twp	WE Pulse Width	50		50		100		ns	

## Capacitance<sup>[2]</sup> T<sub>A</sub> = 25°C

Symbol	Test		c And ic Pkg. Max.	Unit	Conditions
CAD	Address Capacitance, CS	4	6	pF	V <sub>IN</sub> = V <sub>SS</sub>
C <sub>CE</sub>	CE Capacitance	17	25	pF	V <sub>IN</sub> = V <sub>SS</sub>
COUT	Data Output Capacitance	5	7	pF	V <sub>OUT</sub> = 0V
CIN	D <sub>IN</sub> and WE Capacitance	8	10	pF	V <sub>IN</sub> = V <sub>SS</sub>

Notes: 1. If WE is low before CE goes high then DIN must be valid when CE goes high. 2. Capacitance measured with Boonton Meter or effective capacitance 3.  $t_{AC}$  is measured from end of address transition. 4. t<sub>T</sub> = 20ns


5. CLOAD = 50pF, Load = One TTL Gate, Ref = 2.0V.

calculated from the equation.

6.  $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$ 

 $C = \frac{I\Delta t}{\Delta V}$  with the current equal to a constant 20mA.





NOTES: 1. For Refresh cycle row and column addresses must be stable before t<sub>AC</sub> and remain stable for entire t<sub>AH</sub> period. 2. V<sub>IL</sub> MAX is the reference level for measuring timing of the addresses, <u>CS</u>, <u>WE</u>, and D<sub>IN</sub>.

3. VIH MIN is the reference level for measuring timing of the addresses,  $\overline{CS}$ ,  $\overline{WE}$ , and DIN.


- 4. VSS +2.0V is the reference level for measuring timing of CE.
- 5. V<sub>DD</sub> -2V is the reference level for measuring timing of CE.
- 6.  $V_{SS}$  +2.0V is the reference level for measuring the timing of  $\overline{D_{OUT}}$ .

7. During CE high typically 0.5mA will be drawn from any address pin which is switched from low to high.

# 2107B FAMILY


### Read Modify Write Cycle<sup>[1]</sup>

Cumbal	Parameter	21	07B	2107B-4		2107B-6		
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Unit
trwc	Read Modify Write (RMW) Cycle Time	520		590		960		ns
t <sub>CRW</sub>	CE Width During RMW	350	4000	420	4000	540	3000	ns
twc	WE to CE on	0		0		0		ns
tw	WE to CE off	150		150		200		ns
twp	WE Pulse Width	50		50		100		ns
t <sub>DW</sub>	D <sub>IN</sub> to WE Set Up	0		0		0		ns
tDH	D <sub>IN</sub> Hold Time	0	·	0		0		ns
t <sub>CO</sub>	CE to Output Delay		180		250		320	ns
tACC	Access Time $(t_{ACC} = t_{AC} + t_{CO} + 1t_T)$		200		270		350	ns




NOTES: 1. Minimum cycle timing is based on t<sub>T</sub> of 20ns.

- 2. VIL MAX is the reference level for measuring timing of the addresses, CS, WE, and DIN.
- 3. VIH MIN is the reference level for measuring timing of the addresses,  $\overrightarrow{CS}$ ,  $\overrightarrow{WE}$ , and DIN.
- 4.  $V_{SS}$  +2.0V is the reference level for measuring timing of CE. 5.  $V_{DD}$  -2V is the reference level for measuring timing of CE.
- 6.  $V_{SS}$  +2.0V is the reference level for measuring the timing of  $D_{OUT}$ .  $C_{LOAD}$  = 50pF. Load = One TTL Gate. 7. WE must be at V<sub>IH</sub> until end of t<sub>CO</sub>.
- 8. During CE high typically 0.5mA will be drawn from any address pin which is switched from low to high.



#### **Typical Characteristics**

#### Typical Current Transients vs. Time



For additional typical characteristics and applications information please refer to Intel Application Note AP-10, "Memory System Design With the Intel 2107B 4K RAM" or Intel's Memory Design Handbook.

# 2111A 256 x 4 RAM WITH COMMON I/O AND OUTPUT DISABLE

2111A-2	250 ns Max.
2111A	350 ns Max.
2111A-4	450 ns Max.

- Common Data Input and Output
- Single +5V Supply Voltage
- Directly TTL Compatible: All Inputs and Output
- Static MOS: No Clocks or Refreshing Required
- Simple Memory Expansion: Chip Enable Input
- Fully Decoded: On Chip Address Decode

- Inputs Protected: All Inputs Have Protection Against Static Charge
- Low Cost Packaging: 18 Pin Plastic Dual In-Line Configuration
- Low Power: Typically 150mW
- Three-State Output: OR-Tie Capability


The Intel® 2111A is a 256 word by 4-bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2111A is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable (CE) leads allow easy selection of an individual package when outputs are OR-tied.

The Intel® 2111A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.



Final Data Sheet Information Will Be Available In Second Quarter 1976.



ametric limits are subject to change.

#### **Absolute Maximum Ratings\***

Ambient Temperature Under Bias $0^{\circ}$ C to $70^{\circ}$ C
Storage Temperature
Voltage On Any Pin With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt


#### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D.C. and Operating Characteristics**

 $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm 5\%$  , unless otherwise specified.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
ILI	Input Load Current		1	10	μA	V <sub>IN</sub> = 0 to 5.25V
LOH	I/O Leakage Current		1	10	μA	CE <sub>1</sub> = CE <sub>2</sub> =2.2V, V <sub>I/O</sub> =4.0V
LOL	I/O Leakage Current		-1	-10	μA	CE1 = CE2=2.2V, VI/O=0.45
I <sub>CC1</sub>	Power Supply 2111A, 2111A-4		35	55	mA	V <sub>IN</sub> = 5.25V
	Current 2111A-2		45	65		l <sub>I/O</sub> = 0mA, T <sub>A</sub> = 25°C
I <sub>CC2</sub>	Power Supply 2111A, 2111A-4			60		V <sub>IN</sub> = 5.25V
	Current 2111A-2			70	mA	I <sub>I/O</sub> = 0mA, T <sub>A</sub> = 0°C
VIL	Input Low Voltage	-0.5		0.8	V	
VIH	Input High Voltage	2.0		Vcc	V	
VOL	Output Low Voltage			0.45	V	I <sub>OL</sub> = 2.0mA
V	Output High 2111A, 2111A-2	2.4			V	I <sub>OH</sub> = -200μA
Voн	Voltage 2111A-4	2.4			V	I <sub>OH</sub> = -150μA







## A.C. Characteristics for 2111A-2 (250ns Access Time)

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
tRC	Read Cycle	250			ns	
t <sub>A</sub>	Access Time			250	ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tco	Chip Enable To Output			180	ns	Timing Reference = 1.5\ Load = 1 TTL Gate and C <sub>L</sub> = 100pF.
top	Output Disable To Output			130	ns	
t <sub>DF</sub> [3]	Data Output to High Z State	0		180	ns	
t <sub>OH</sub>	Previous Read Data Valid after change of Address	40			ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	Typ. [1]	Max.	Unit	Test Conditions
twc	Write Cycle	170			ns	
t <sub>AW</sub>	Write Delay	20			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tcw	Chip Enable To Write	150			ns	
t <sub>DW</sub>	Data Setup	150			ns	Timing Reference = 1.5V
t <sub>DH</sub>	Data Hold	0			ns	Load = 1 TTL Gate
twp	Write Pulse	150			ns	and $C_L = 100 pF$ .
twR	Write Recovery	0			ns	a construction of the second se
t <sub>DS</sub>	Output Disable Setup	20			ns	1

#### A. C. CONDITIONS OF TEST


Input Pulse Levels:	0.8 Volt and	d 2.0 Volt
Input Pulse Rise and	d Fall Times:	20 nsec
Timing Measuremer	nt Reference Level:	1.5 Volt
Output Load:	1 TTL Gate and C	= 100pF

<b>O</b> omeellen ee <sup>[2</sup>	]	•		
<b>Capacitance</b> <sup>[2</sup>	$T_A =$	25°C,	f =	1MHz


0	Symbol Test		(pF)
Symbol			Max.
CIN	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8
COUT	Output Capacitance V <sub>OUT</sub> = 0V	10	15

#### Waveforms

#### READ CYCLE



#### WRITE CYCLE



NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

2. This parameter is periodically sampled and is not 100% tested.

3. tDF is with respect to the trailing edge of  $\overline{CE_1}$ ,  $\overline{CE_2}$ , or OD, whichever occurs first.



## 2111A (350 ns Access Time) **A.C.** Characteristics

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
tRC	Read Cycle	350			ns	
t <sub>A</sub>	Access Time			350	ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tco	Chip Enable To Output			240	ns	
top	Output Disabie To Output			180	ns	Timing Reference = 1.5V
t <sub>DF</sub> [2]	Data Output to High Z State	0		150	ns	Load = 1 TTL Gate and C <sub>L</sub> = 100pF.
t <sub>OH</sub>	Previous Read Data Valid after change of Address	40			ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	[1] Typ.	Max.	Unit	Test Conditions
twc	Write Cycle	220			ns	
t <sub>AW</sub>	Write Delay	20			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tcw	Chip Enable To Write	200			ns	
t <sub>DW</sub>	Data Setup	200			ns	Timing Reference = 1.5V
tDH	Data Hold	0			ns	Load = 1 TTL Gate
twp	Write Pulse	200			ns	and $C_L = 100 pF$ .
twR	Write Recovery	0			ns	]
t <sub>DS</sub>	Output Disable Setup	20			ns	

## 2111A-4 (450 ns Access Time) **A.C. Characteristics**

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	[1] Typ.	Max.	Unit	Test Conditions
tRC	Read Cycle	450			ns	
t <sub>A</sub>	Access Time			450	ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>CO</sub>	Chip Enable To Output			310	ns	
top	Output Disable To Output			250	ns	Timing Reference = 1.5V
t <sub>DF</sub> [2]	Data Output to High Z State	0		200	ns	Load = 1 TTL Gate
<sup>t</sup> он	Previous Read Data Valid after change of Address	40		· .	ns	and $C_L = 100 pF$ .

#### WRITE CYCLE

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc	Write Cycle	270			ns	
t <sub>AW</sub>	Write Delay	20			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tcw	Chip Enable To Write	250			ns	1
t <sub>DW</sub>	Data Setup	250			ns	Timing Reference = 1.5V
t <sub>DH</sub>	Data Hold	0			ns	Load = 1 TTL Gate
twp	Write Pulse	250			ns	and $C_L = 100 pF$
twR	Write Recovery	0			ns	1
t <sub>DS</sub>	Output Disable Setup	20			ns	

NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. 2.  $t_{DF}$  is with respect to the trailing edge of  $\overline{CE}_1$ ,  $\overline{CE}_2$ , or OD, whichever occurs first.

# ntel

## 2111, 2111-1, 2111-2

## 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

- Organization 256 Words by 4 Bits
- Common Data Input and Output
- Single + 5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Access Time 0.5 to 1  $\mu$ sec Max.
- Simple Memory Expansion Chip Enable Input

- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 18 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability


The Intel<sup>®</sup>2111 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2111 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable  $(\overline{CE})$  leads allow easy selection of an individual package when outputs are OR-tied.

The Intel 2111 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



## **Absolute Maximum Ratings\***

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Voltage On Any Pin With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt


#### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics for 2111, 2111-1, 2111-2

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
LI	Input Load Current			10	μA	V <sub>IN</sub> = 0 to 5.25V
ILOH	I/O Leakage Current			15	μA	$\overline{CE}_1 = \overline{CE}_2 = 2.2 \text{V}, \text{V}_{I/O} = 4.0 \text{V}$
LOL	I/O Leakage Current			-50	μA	$\overline{CE}_1 = \overline{CE}_2 = 2.2V, V_{I/O} = 0.45V$
I <sub>CC1</sub>	Power Supply Current		30	60	mA	V <sub>IN</sub> = 5.25V
						I <sub>I/O</sub> = 0mA, T <sub>A</sub> = 25°C
I <sub>CC2</sub>	Power Supply Current			70	mA	V <sub>IN</sub> = 5.25V
			-			I <sub>I/O</sub> = 0mA, T <sub>A</sub> = 0°C
VIL	Input Low Voltage	-0.5		+0.65	V	
VIH	Input High Voltage	2.2		V <sub>CC</sub>	V	
VOL	Output Low Voltage			0.45	V	I <sub>OL</sub> = 2.0mA
VOH	Output High Voltage	2.2			V	I <sub>OH</sub> = -150 μA

 $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm 5\%$  , unless otherwise specified.





## A.C. Characteristics for 2111

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	[1] Typ.	Max.	Unit	Test Conditions
t <sub>RC</sub>	Read Cycle	1,000			ns	
t <sub>A</sub>	Access Time			1,000	ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tco	Chip Enable To Output			800	ns	$V_{IN}$ = +0.65V to +2.2V Timing Reference = 1.5V Load = 1 TTL Gate and C <sub>L</sub> = 100pF.
t <sub>OD</sub>	Output Disable To Output			700	ns	
t <sub>DF</sub> [3]	Data Output to High Z State	0		200	ns	
tон	Previous Read Data Valid after change of Address	40			ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc	Write Cycle	1,000			ns	
t <sub>AW</sub>	Write Delay	150			ns	$t_r$ , $t_f$ = 20ns V <sub>IN</sub> = +0.65V to +2.2V Timing Reference = 1.5V
tcw	Chip Enable To Write	900			ns	
tow	Data Setup	700			ns	
t <sub>DH</sub>	Data Hold	100			ns	Load = 1 TTL Gate
twp	Write Pulse	750			ns	and C <sub>L</sub> = 100pF.
twr	Write Recovery	50			ns	
t <sub>DS</sub>	Output Disable Setup	200			ns	

#### A. C. CONDITIONS OF TEST


Input Pulse Levels:	+0.65 Volt to	2.2 Volt	
Input Pulse Rise and F	Rise and Fall Times:		
Timing Measurement A	Reference Level:	1.5 Volt	
Output Load:	1 TTL Gate and C <sub>L</sub>	= 100pF	

- A = 25°C, f = 1MHz


Complete 1	Test	Limits	s (pF)
Symbol	Test	Typ.[1]	Max.
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8
COUT	Output Capacitance V <sub>OUT</sub> = 0V	10	15

## **Waveforms**

READ CYCLE



#### WRITE CYCLE



NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

2. This parameter is periodically sampled and is not 100% tested. 3. tpF is with respect to the trailing edge of  $\overline{CE}_1$ ,  $\overline{CE}_2$ , or OD, whichever occurs first.

## 2111-1 (500 ns Access Time) A.C. Characteristics for 2111-1

**READ CYCLE**  $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions
<sup>t</sup> RC	Read Cycle	500			ns	
t <sub>A</sub>	Access Time			500	ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tco	Chip Enable To Output			350	ns	V <sub>IN</sub> = +0.65V to +2.2V
top	Output Disable To Output			300	ns	Timing Reference = 1.5V Load = 1 TTL Gate and C <sub>L</sub> = 100pF.
t <sub>DF</sub> [2]	Data Output to High Z State	0		150	ns	
<sup>t</sup> он	Previous Read Data Valid after change of Address	40			ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	[1] Typ.	Max.	Unit	Test Conditions
twc	Write Cycle	500			ns	
t <sub>AW</sub>	Write Delay	100			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>CW</sub>	Chip Enable To Write	400			ns	$V_{IN}$ = +0.65V to +2.2V Timing Reference = 1.5V Load = 1 TTL Gate
t <sub>DW</sub>	Data Setup	280			ns	
t <sub>DH</sub>	Data Hold	100			ns	
twp	Write Pulse	300			ns	and $C_L = 100 pF$ .
twr	Write Recovery	50			ns	
t <sub>DS</sub>	Output Disable Setup	150			ns	

## 2111-2 (650 ns Access Time)

## A.C. Characteristics for 2111-2

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	[1] Typ.	Max.	Unit	Test Conditions
tRC	Read Cycle	650			ns	
t <sub>A</sub>	Access Time			650	ns	t <sub>r</sub> , t <sub>f</sub> = 20ns V <sub>IN</sub> = +0.65V to +2.2V Timing Reference = 1.5V Load = 1 TTL Gate
tco	Chip Enable To Output			400	ns	
top	Output Disable To Output			350	ns	
t <sub>DF</sub> [2]	Data Output to High Z State	0		150	ns	
<sup>t</sup> он	Previous Read Data Valid after change of Address	40			ns	and $C_L = 100 pF$ .

#### WRITE CYCLE

Symbol	Parameter	Min.	[1] Typ.	Max.	Unit	Test Conditions
twc	Write Cycle	650			ns	
t <sub>AW</sub>	Write Delay	150			ns	$t_r, t_f = 20$ ns
tcw	Chip Enable To Write	550			ns	$V_{IN} = +0.65V$ to $+2.2V$
tDW	Data Setup	400			ns	Timing Reference = 1.5V
tDH	Data Hold	100			ns	Load = 1 TTL Gate
twp	Write Pulse	400			ns	and $C_L = 100 pF$ .
twr	Write Recovery	50			ns	
t <sub>DS</sub>	Output Disable Setup	150			ns	

NOTES: 1. Typical values are for  $T_A = 25^{\circ}$ C and nominal supply voltage. 2. t<sub>DF</sub> is with respect to the trailing edge of  $\overline{CE}_1$ ,  $\overline{CE}_2$ , or OD, whichever occurs first.

# intel

## 2112A

Notice: This is not a final specification. Some parametric limits are subject to change.

## 256 x 4 RAM WITH COMMON DATA I/O

2112A-2	250 ns Max.
2112A	350 ns Max.
2112A-4	450 ns Max.

- Single +5V Supply Voltage
- Directly TTL Compatible: All Inputs and Outputs
- Static MOS: No Clocks or Refreshing Required
- Simple Memory Expansion: Chip Enable Input
- Fully Decoded: On Chip Address Decode


- Inputs Protected: All Inputs Have Protection Against Static Charge
- Low Cost Packaging: 16 Pin Plastic Dual In-Line Configuration
- Low Power: Typically 150mW
- Three-State Output: OR-Tie Capability

The Intel® 2112A is a 256 word by 4-bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2112A is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate chip enable ( $\overline{CE}$ ) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel® 2112A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.



Final Data Sheet Information Will Be Available In Second Quarter 1976.



ametric limits are subject to change.

## Absolute Maximum Ratings\*

Ambient Temperature Under Bias10°C to 80°C
Storage Temperature65°C to +150°C
Voltage On Any Pin With Respect to Ground
Power Dissipation 1 Watt

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.


Symbol	Parame	ter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
1	Input Current			1	10	μA	V <sub>IN</sub> = 0 to 5.25V
ILOH	I/O Leakage Cur	rent		1	10	μA	$\overline{CE}$ = 2.0V, V <sub>I/O</sub> = 4.0V
LOL	I/O Leakage Cur	rent		-1	-10	μA	<u>CE</u> = 2.0V, V <sub>I/O</sub> = 0.45V
I <sub>CC1</sub>	Power Supply	2112A, 2112A-4		35	55	mA	V <sub>IN</sub> = 5.25V, I <sub>I/O</sub> = 0mA
	Current	2112A-2		45	65		$T_A = 25^{\circ}C$
I <sub>CC2</sub>	Power Supply	2112A, 2112A-4			60	mA	V <sub>IN</sub> = 5.25V, I <sub>I/O</sub> = 0mA
	Current	2112A-2			70		$T_A = 0^{\circ}C$
VIL	Input "Low" Vo	oltage	-0.5		0.8	v	
VIH	Input "High" Vo	oltage	2.0		V <sub>cc</sub>	v	
VOL	Output "Low"	/oltage			+0.45	V	l <sub>OL</sub> = 2mA
V <sub>OH</sub>	Output "High"	2112A, 2112A-2	2.4			V	l <sub>OH</sub> = -200μA
	Voltage	2112A-4	2.4			V	l <sub>OH</sub> = -150μA

#### A.C. Characteristics for 2112A-2

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
tRC	Read Cycle	250			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>A</sub>	Access Time			250	ns	
tco	Chip Enable To Output Time			180	ns	Timing Reference = 1.5V
tCD	Chip Enable To Output Disable Time	0		120	ns	Load = 1 TTL Gate
<sup>t</sup> он	Previous Read Data Valid After Change of Address	40			ns	and $C_L = 100 pF$ .

#### **READ CYCLE WAVEFORMS**



<b>.</b>	[2]	
Capacitanc	<b>:e</b> T <sub>A</sub> = 25°C,	f = 1 MHz

Sumbol	Test	Limits (pF		
Symbol	Test	Typ.[1]	Max.	
CIN	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8	
CI/O	I/O Capacitance V <sub>I/O</sub> = 0V	10	15	

NOTES:

1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

2. This parameter is periodically sampled and is not 100% tested.

Notice: This is not a final specification. Some parametric limits are subject to change.

#### A.C. Characteristics for 2112A-2 (Continued)

WRITE CYCLE #1  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ 

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc1	Write Cycle	200			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>AW1</sub>	Address To Write Setup Time	20			ns	
t <sub>DW1</sub>	Write Setup Time	180			ns	Timing Reference = 1.5
twP1	Write Pulse Width	180	-		ns	Load = 1 TTL Gate
t <sub>CS1</sub>	Chip Enable Setup Time	0			ns	and $C_L = 100 pF$ .
tCH1	Chip Enable Hold Time	0			ns	
twR1	Write Recovery Time	0			ns	
t <sub>DH1</sub>	Data Hold Time	0	1		ns	
t <sub>CW1</sub>	Chip Enable To Write Setup Time	180			ns	


WRITE CYCLE #2  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ 


Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc2	Write Cycle	320			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>AW2</sub>	Address To Write Setup Time	20			ns	· ·
t <sub>DW2</sub>	Write Setup Time	180			ns	Timing Reference = 1.5
<sup>t</sup> WD2	Write To Output Disable Time	120			ns	Load = 1 TTL Gate
t <sub>CS2</sub>	Chip Enable Setup Time	0			ns	and C <sub>L</sub> = 100pF.
tCH2	Chip Enable Hold Time	0			ns	
twR2	Write Recovery Time	0			ns	
tDH2	Data Hold Time	0			ns	1

WRITE CYCLE #2

## Write Cycle Waveforms

WRITE CYCLE #1





Notice: This is not a final specification, Some perametric limits are subject to change,

## A.C. Characteristics for 2112A

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
t <sub>RC</sub>	Read Cycle	350			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>A</sub>	Access Time			350	ns	
t <sub>CO</sub>	Chip Enable To Output Time			240	ns	Timing Reference = 1.5V Load = 1 TTL Gate and C <sub>L</sub> = 100pF.
t <sub>CD</sub>	Chip Enable To Output Disable Time	0		200	ns	
<sup>t</sup> OH	Previous Read Data Valid After Change of Address	40			ns	

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

#### WRITE CYCLE #1 $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc1	Write Cycle	270			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>AW1</sub>	Address To Write Setup Time	20			ns	
t <sub>DW1</sub>	Write Setup Time	250			ns	Timing Reference = 1.5
t <sub>WP1</sub>	Write Pulse Width	250			ns	Load = 1 TTL Gate and $C_1 = 100pF$ .
t <sub>CS1</sub>	Chip Enable Setup Time	0			ns	
tCH1	Chip Enable Hold Time	0			ns	
twR1	Write Recovery Time	0			ns	
t <sub>DH1</sub>	Data Hold Time	0			ns	
t <sub>CW1</sub>	Chip Enable to Write Setup Time	250			ns	

#### WRITE CYCLE #2 $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc2	Write Cycle	470			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>AW2</sub>	Address To Write Setup Time	20			ns	
t <sub>DW2</sub>	Write Setup Time	250			ns	Timing Reference = 1.5V
twd2	Write To Output Disable Time	200			ns	Load = 1 TTL Gate
t <sub>CS2</sub>	Chip Enable Setup Time	0			ns	and $C_1 = 100 \text{pF}$ .
t <sub>CH2</sub>	Chip Enable Hold Time	0			ns	
twr2	Write Recovery Time	0			ns	
t <sub>DH2</sub>	Data Hold Time	0			ns	



#### A.C. Characteristics for 2112A-4

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
tRC	Read Cycle	450			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>A</sub>	Access Time			450	ns	
tco	Chip Enable To Output Time			310	ns	Timing Reference = 1.5
tCD	Chip Enable To Output Disable Time	0		260	ns	Load = 1 TTL Gate and C <sub>L</sub> = 100pF.
<sup>t</sup> OH	Previous Read Data Valid After Change of Address	40			ns	

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

#### WRITE CYCLE #1 $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc1	Write Cycle	320			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>AW1</sub>	Address To Write Setup Time	20			ns	
t <sub>DW1</sub>	Write Setup Time	300			ns	] Timing Reference = 1.5
twP1	Write Pulse Width	300			ns	Load = 1 TTL Gate
tcsi	Chip Enable Setup Time	0			ns	and C <sub>1</sub> = 100pF
t <sub>CH1</sub>	Chip Enable Hold Time	0			ns	
twR1	Write Recovery Time	0			ns	
t <sub>DH1</sub>	Data Hold Time	0			ns	
t <sub>CW1</sub>	Chip Enable to Write Setup Time	300			ns	

#### WRITE CYCLE #2 $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc2	Write Cycle	580			ns	$t_r$ , $t_f = 20$ ns
t <sub>AW2</sub>	Address To Write Setup Time	20			ns	V <sub>IN</sub> = +0.65V to +2.2V
t <sub>DW2</sub>	Write Setup Time	300			ns	Timing Reference = 1.5
t <sub>WD2</sub>	Write To Output Disable Time	260			ns	Load = 1 TTL Gate
t <sub>CS2</sub>	Chip Enable Setup Time	0			ns	and C <sub>1</sub> = 100pF.
t <sub>CH2</sub>	Chip Enable Hold Time	0			ns	
twR2	Write Recovery Time	0			ns	1
t <sub>DH2</sub>	Data Hold Time	0			ns	1

## 2112, 2112-2

## 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON DATA I/O

- Organization 256 Words by 4 Bits
- Common Data Input and Output
- Single +5V Supply Voltage

inte

- Directly TTL Compatible: All Inputs and Output
- Static MOS: No Clocks or Refreshing Required
- Access Time: 0.65 to 1 µsec Max.
- Simple Memory Expansion: Chip Enable Input

- Fully Decoded: On Chip Address Decode
- Inputs Protected: All Inputs Have Protection Against Static Charge
- Low Cost Packaging: 16 Pin Plastic Dual In-Line Configuration
- Low Power: Typically 150mW
- Three-State Output: OR-Tie Capability


The Intel® 2112 is a 256 word by 4-bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out non-destructively and has the same polarity as the input data. Common input/output pins are provided.

The 2112 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate chip enable ( $\overline{CE}$ ) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel® 2112 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



#### **Absolute Maximum Ratings\***

Ambient Temperature Under Bias $0^{\circ}$ C to $70^{\circ}$ C
Storage Temperature65°C to +150°C
Voltage On Any Pin With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt

\*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics for 2112, 2112-2

$T_A = 0^{\circ}C$ to $70^{\circ}C$	, V <sub>CC</sub> = 5V	±5% unless	otherwise specified.
-------------------------------------	------------------------	------------	----------------------


Symbol	Parameter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Current			10	μA	V <sub>IN</sub> = 0 to 5.25V
ILOH	I/O Leakage Current			15	μA	CE = 2.2V, V <sub>1/O</sub> = 4.0V
ILOL	I/O Leakage Current			-50	μA	CE = 2.2V, V <sub>I/O</sub> = 0.45V
I <sub>CC1</sub>	Power Supply Current		30	60	mA	V <sub>IN</sub> = 5.25V, I <sub>I/O</sub> = 0mA T <sub>A</sub> = 25°C
I <sub>CC2</sub>	Power Supply Current			70	mA	V <sub>IN</sub> = 5.25V, I <sub>I/O</sub> = 0mA T <sub>A</sub> = 0°C
VIL	Input "Low" Voltage	-0.5		+0.65	V	
VIH	Input "High" Voltage	2.2		Vcc	V	
V <sub>OL</sub>	Output "Low" Voltage			+0.45	v	I <sub>OL</sub> = 2mA
VOH	Output "High" Voltage	2.2			V	I <sub>OH</sub> = -150μA

## A.C. Characteristics for 2112

**READ CYCLE**  $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
<sup>t</sup> RC	Read Cycle	1,000			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>A</sub>	Access Time			1,000	ns	V <sub>IN</sub> = +0.65V to +2.2V
tco	Chip Enable To Output Time			800	ns	Timing Reference = 1.5V
tCD	Chip Enable To Output Disable Time	0		200	ns	Load = 1 TTL Gate
<sup>t</sup> он	Previous Read Data Valid After Change of Address	40			ns	and C <sub>L</sub> = 100pF.

#### **READ CYCLE WAVEFORMS**



[2] **Capacitance** T<sub>A</sub> = 25°C, f = 1 MHz

Symbol	Test	Limits (pF)		
•		Typ.[1]	Max.	
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8	
C <sub>I/O</sub>	I/O Capacitance V <sub>I/O</sub> = 0V	10	15	

NOTES:

1. Typical values are for  $T_A=25^\circ C$  and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.

## A.C. Characteristics for 2112 (Continued)

WRITE CYCLE #1  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ 


Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc1	Write Cycle	850			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>AW1</sub>	Address To Write Setup Time	150			ns	V <sub>IN</sub> = +0.65V to +2.2V
t <sub>DW1</sub>	Write Setup Time	650			ns	Timing Reference = 1.5V
twP1	Write Pulse Width	650			ns	Load = 1 TTL Gate
tCS1	Chip Enable Setup Time	0			ns	and C <sub>L</sub> = 100pF.
tCH1	Chip Enable Hold Time	0			ns	
twR1	Write Recovery Time	50			ns	
t <sub>DH1</sub>	Data Hold Time	100			ns	
<sup>t</sup> CW1	Chip Enable To Write Setup Time	650			ns	

#### WRITE CYCLE #2 $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$


Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc2	Write Cycle	1050			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>AW2</sub>	Address To Write Setup Time	150			ns	V <sub>IN</sub> = +0.65V to +2.2V
t <sub>DW2</sub>	Write Setup Time	650			ns	Timing Reference = 1.5V
<sup>t</sup> WD2	Write To Output Disable Time	200			ns	Load = 1 TTL Gate
t <sub>CS2</sub>	Chip Enable Setup Time	0			ns	and $C_L = 100pF$ .
t <sub>CH2</sub>	Chip Enable Hold Time	0			ns	
t <sub>WR2</sub>	Write Recovery Time	50			ns	
t <sub>DH2</sub>	Data Hold Time	100			ns	

## Write Cycle Waveforms

WRITE CYCLE #1







## 2112-2 (650 ns Access Time)

## A.C. Characteristics for 2112-2

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
t <sub>RC</sub>	Read Cycle	650			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>A</sub>	Access Time			650	ns	V <sub>IN</sub> = +0.65V to +2.2V
t <sub>co</sub>	Chip Enable To Output Time			500	ns	Timing Reference = 1.5V
t <sub>CD</sub>	Chip Enable To Output Disable Time	0		150	ns	Load = 1 TTL Gate
<sup>t</sup> он	Previous Read Data Valid After Change of Address	40			ns	and $C_L = 100 pF$ .

#### WRITE CYCLE #1 $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc1	Write Cycle	500			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>AW1</sub>	Address To Write Setup Time	100			ns	V <sub>IN</sub> = +0.65V to +2.2V
t <sub>DW1</sub>	Write Setup Time	280			ns	Timing Reference = 1.5V
twp1	Write Pulse Width	350			ns	Load = 1 TTL Gate
t <sub>CS1</sub>	Chip Enable Setup Time	0			ns	and $C_1 = 100 pF$ .
<sup>t</sup> Сн1	Chip Enable Hold Time	0		1	ns	
twR1	Write Recovery Time	50			ns	
t <sub>DH1</sub>	Data Hold Time	50			ns	
t <sub>CW1</sub>	Chip Enable to Write Setup Time	350			ns	

#### WRITE CYCLE #2 $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc2	Write Cycle	650			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
t <sub>AW2</sub>	Address To Write Setup Time	100			ns	V <sub>IN</sub> = +0.65V to +2.2V
t <sub>DW2</sub>	Write Setup Time	280			ns	Timing Reference = 1.5V
twd2	Write To Output Disable Time	200			ns	Load = 1 TTL Gate
t <sub>CS2</sub>	Chip Enable Setup Time	0			ns	and $C_1 = 100 \text{pF}$ .
t <sub>CH2</sub>	Chip Enable Hold Time	0			ns	
twR2	Write Recovery Time	50			ns	
t <sub>DH2</sub>	Data Hold Time	50			ns	1

## 2115, 2125

## **1024 X 1 HIGH SPEED STATIC RAM**

	2115-2, 2125-2	2115, 2125	2115L, 2125L
Typ. T <sub>AA</sub> (ns)	55	75	75
Typ. I <sub>CC</sub> (mA)	80	75	50

- Fully Pin Compatible to 93415 (2115) and 93425 (2125)
- Low Operating Power Dissipation: Typical 0.2mW/bit (2115L, 2125L)
- TTL Inputs and Output


- Single +5V Supply
- Uncommitted Collector\* (2115) and Three-State (2125) Output
- Non-Inverting Data Output
- Standard 16 Pin Dual In-Line Package

The Intel® 2115 and 2125 family are fully static read/write random access memories organized as 1024 words by 1 bit. These RAMs are designed for buffer control storage and high performance main memory applications. They are compatible with TTL logic families in all respects: inputs, output, and a single +5V supply. Both uncommitted collector\* and three-state output are available.

The 2115 and 2125 family offers high performance, low power dissipation, and system cost savings. Fast system speed is achieved by using the 2115-2 and 2125-2. The 2115L and 2125L gives low system power dissipation, only 0.2mW/bit typical. The 2115 and 2125 are ideal for slower performance systems where cost is a prime factor.

The 2115 and 2125 family is fabricated with N-channel MOS silicon gate technology. This technology allows the design and production of high speed MOS RAMs which are compatible to the performance of bipolar RAMs, but offering the advantage of lower power dissipation and cost.

\*The 2115 is a MOS device and the output is actually an uncommitted drain.



NEW PRODUCT



#### **Absolute Maximum Ratings\***

Temperature Under Bias	10°C to +85°C
Storage Temperature	-65°C to +150°C
All Output or Supply Voltages	0.5 to +7 Volts
All Input Voltages	-0.5 to +5.5 Volts
D.C. Output Current.	20mA

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. Characteristics** <sup>[1]</sup> $V_{CC} = 5V \pm 5\%$ , $T_A = 0^{\circ}C$ to 75°C

Symbol	Test	Min.	Тур.	Max.	Unit	Conditions
V <sub>OL1</sub>	2115-2 Output Low Voltage			0.45	V	I <sub>OL</sub> = 16mA
V <sub>OL2</sub>	2115, 2115L Output Low Voltage			0.45	V	I <sub>OL</sub> = 12mA
V <sub>OL3</sub>	2125 Family Output Low Voltage			0.45	V	I <sub>OL</sub> = 7mA
VIH	Input High Voltage	2.1			V	
VIL	Input Low Voltage			0.8	V	
կլ	Input Low Current		-1	-40	μA	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.4V
I <sub>IH</sub>	Input High Current		1	40	μΑ	V <sub>CC</sub> = Max., V <sub>IN</sub> = 4.5V
ICEX	2115 Family Output Leakage Current		10	100	μA	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 4.5V
OFF	2125 Family Output Current (High Z)		10	50	μA	V <sub>CC</sub> =Max., V <sub>OUT</sub> = 0.5V/2.4V
los <sup>[2]</sup>	2125 Family Current Short Circuit to Ground			-100	mA	V <sub>CC</sub> = 4.5V
V <sub>OH</sub>	2125 Family Output High Voltage	2.4			V	I <sub>OH</sub> = -3.2mA
ICCL	2115L, 2125L Power Supply Current		50	65	mA	All Inputs Grounded, Output Open
I <sub>CC1</sub>	2115, 2125, Power Supply Current		75	100	mA	All Inputs Grounded, Output Open
I <sub>CC2</sub>	2115-2, 2125-2 Power Supply Current		80	125	mA	All Inputs Grounded, Output Oper

Notes:

1. The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:

 $\theta_{JA}$  (@ 400 fp<sub>M</sub> air flow) = 45°C/W

 $\theta_{JA}$  (still air) = 60° C/W

 $\theta_{\rm JC} = 25^{\circ} {\rm C/W}.$ 

2. Duration of short circuit current should not exceed 1 second.

Notice: This is not a final specification. Some parametric limits are subject to change.

## **2115 Family A.C. Characteristics** $^{[1]}V_{CC} = 5V \pm 5\%$ , T<sub>A</sub> = 0°C to 75°C


R	ΞA	DO	CY	CL	E


Symbol	Test		2115-2 Limits Typ.		Min.	2115 Limit Typ.	S	Min.	2115L Limits Typ.		Units
tACS	Chip Select Time	5		40	5		45	5		50	ns
t <sub>RCS</sub>	Chip Select Recovery Time			40			40			40	ns
t <sub>AA</sub>	Address Access Time		55	70		75	95		75	95	ns
<sup>t</sup> он	Previous Read Data Valid After Change of Address	10			10			10			ns

#### WRITE CYCLE


Symbol	Test	Min.	Typ. Max.	Min.	Typ. Max.	Min.	Typ. Max.	Units
tws	Write Enable Time		40		40		40	ns
twr	Write Recovery Time	5	45	5	45	5	50	ns
tw	Write Pulse Width	50		50		50		ns
twsd	Data Set-Up Time Prior to Write	5		5		15		ns
twhd	Data Hold Time After Write	5		5		15		ns
twsa	Address Set-Up Time	15		30		30		ns
twha	Address Hold Time	5		5		15	· • • • • • • • • • • • • • • • • • • •	ns
twscs	Chip Select Set-Up Time	5		5		15		ns
twncs	Chip Select Hold Time	5		5		15		ns

#### **TEST CONDITIONS**







#### READ CYCLE



#### PROPAGATION DELAY FROM CHIP SELECT



WRITE CYCLE



(ALL ABOVE MEASUREMENTS REFERENCED TO 1.5V)



# **2125 Family A.C. Characteristics**<sup>[1]</sup> $V_{CC} = 5V \pm 5\%$ , $T_A = 0^{\circ}C$ to 75°C READ CYCLE


RAMs


Sumbol	Terr		2125-2 Limits	5		2125 Limit	s		2125 Limit	S		
Symbol	Test	Min.	Typ.	Max	Min.	i yp.	Max.	iviin.	i yp.	Max.	U	nits
tACS	Chip Select Time	5		40	5		45	5		50		ns
<sup>t</sup> ZRCS	ChipSelect to HIGH Z			40			40			40		ns
t <sub>AA</sub>	Address Access Time		55	70		75	95		75	95		ns
tон	Previous Read Data Valid After Change of Address	10			10			10				ns

#### WRITE CYCLE


Symbol	Test	Min.	Typ. Max.	Min.	Тур. Мах.	Min.	Typ. Max.	Units
tzws	Write Enable to HIGH Z		40		40		40	ns
twR	Write Recovery Time	5	45	5	45	5	50	ns
tw	Write Pulse Width	50		50		50		ns
twsD	Data Set-Up Time Prior to Write	5		5		15		ns
twhd	Data Hold Time After Write	5		5		15		ns
twsa	Address Set Up Time	15		30		30		ns
twha	Address Hold Time	5		5		15		ns
twscs	Chip Select Set-Up Time	5		5		15		ns
twncs	Chip Select Hold Time	5		5		15		ns

#### **TEST CONDITIONS**







#### **READ CYCLE**



#### PROPAGATION DELAY FROM CHIP SELECT




WRITE CYCLE




(ALL ABOVE MEASUREMENTS REFERENCED TO 1.5V)


ee: This is not a finel specification. Some netric limits are subject to change.

#### 2125 FAMILY WRITE ENABLE TO HIGH Z DELAY





#### 2125 FAMILY PROPAGATION DELAY FROM CHIP SELECT TO HIGH Z



(All  $t_{ZXXX}$  parameters are measured at a delta of 0.5V from the logic level and using Load 1.)


#### 2115/2125 FAMILY CAPACITANCE\* V<sub>CC</sub> = 5V, f = 1 MHz, T<sub>A</sub> = 25°C


Symbol	Test	1	Family nits Max.		Family mits Max.	Units	Test Conditions
CI	Input Capacitance	3	5	3	5	pF	All Inputs = 0V, Output Open
CO	Output Capacitance	5	8	5	8	pF	CS=5V, All other inputs = 0V,         Output Open

\*This parameter is periodically sampled and is not 100% tested.

## **Typical Characteristics**


ICC VS. TEMPERATURE





ICC VS. VCC

#### ACCESS TIME VS. CAPACITANCE





## **16,384-BIT DYNAMIC MOS** RANDOM ACCESS MEMORY

The Intel® 2116 is a 16K x 1 dynamic N-Channel MOS RAM fabricated with Intel's highly reliable silicon gate technology and packaged in a standard 16 pin DIP. It uses a single transistor cell for low cost, low power, high speed and high packing density. Two clocks, CAS and RAS, multiplex the address inputs with non-critical timing requirements.


The industry standard pin configuration of the 2116 will enable systems using the 2104 type 4K RAMs to be easily upgraded to 16K capabilities.

The 2116 family offers identical power dissipation, access and cycle times to those of the 2104, 2104-2, and 2104-4. All input and output levels of the 2116 are TTL compatible. The output is three-state.

#### EXPECTED CHARACTERISTICS


Ambient Temperature Range: 0°C to 70°C Nominal V<sub>DD</sub>: 12V Nominal V<sub>CC</sub>: +5V Nominal V<sub>BB</sub>: -5V Nominal Vss: 0V VIL Range: -1.0V to 0.8V VIH Range: 2.4 to VDD +1V Maximum Vol: 0.4V Minimum Von: 2.4V Maximum Operating Power: <900mW Maximum Standby Power: 24mW Maximum Access Times: 250, 300, 350ns Minimum Cycle Times: 375, 425, 500ns Maximum Refresh Time: 2ms

#### **PIN CONFIGURATION**




#### LOGIC SYMBOL

DIN



#### BLOCK DIAGRAM



#### **PIN NAMES**

A <sub>0</sub> - A <sub>6</sub>	ADDRESS INPUTS	WE	WRITE ENABLE
CAS	COLUMN ADDRESS STROBE	VBB	POWER (-5V)
DIN	DATA IN	Vcc	POWER (+5V)
DOUT	DATA OUT	VDD	POWER (+12V)
RAS	ROW ADDRESS STROBE	V <sub>SS</sub>	GROUND

## 3101. 3101A

## HIGH SPEED FULLY DECODED **64 BIT MEMORY**

- Fast Access Time -- 35 nsec. max. over 0-75° C Temperature Range. (3101A)
- Simple Memory Expansion through Chip Select Input -- 17 nsec. max. over 0-75° C Temperature Range. (3101A)
- DTL and TTL Compatible -- Low Input Load Current: 0.25mA. max.

- OR-Tie Capability --**Open Collector Outputs.**
- Fully Decoded -- on Chip Address Decode and Buffer.
- Minimum Line Reflection -- Low Voltage Diode Input Clamp.
- Ceramic and Plastic Package --16 Pin Dual In-Line Configuration.

The Intel 3101 and 3101A are high speed fully decoded 64 bit random access memories, organized 16 words by 4 bits. Their high speed makes them ideal in scratch pad applications. An unselected chip will not generate noise at its output during writing of a selected chip. The output is held high on an unselected chip regardless of the state of the read/write signal.


The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices with gold diffusion processes.

The Intel 3101 and 3101A are packaged in either hermetically sealed 16 pin ceramic packages, or in low cost silicone packages, and their performance is specified over a temperature range from 0°C to 75°C.

The storage cells are addressed through an on chip 1 of 16 binary decoder using four input address leads. A separate Chip Select lead allows easy selection of an individual package when outputs are OR-tied.

In addition to the address leads and the Chip Select lead, there is a write input which allows data presented at the data leads to be entered at the addressed storage cells.

#### **PIN CONFIGURATION**






LOGIC SYMBOL

#### **PIN NAMES**

D1-D4	DATA INPUTS	CS	CHIP SELECT INPUT
A0-A3	ADDRESS INPUTS	$\overline{0}_1 - \overline{0}_4$	DATA OUTPUTS
WE	WRITE ENABLE	V <sub>cc</sub>	POWER (+5V)



**BLOCK DIAGRAM** 

TRUTH TABLE									
WRITE ENABLE	OPERATION	OUTPUT							
LOW	WRITE	HIGH							
HIGH	READ	COMPLE							

COMPLEMENT OF

WRITTEN DATA

HIGH

HIGH

1	۰L		
	A. O.	~ H-1	
0,0	. 15	≝	
· (	A1 0		ł

CHIP

SELECT LOW

LOW

LOW

HIGH

HIGH

## Absolute Maximum Ratings\*

Temperature Under Bias:	Ceramic Plastic	-65°C to +125°C -65°C to +75°C
Storage Temperature		-65°C to +160°C
All Output or Supply Voltages		-0.5 to +7 Volts
All Input Voltages		-1.0 to +5.5 Volts
Output Currents		100 mA


#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. Characteristics** $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
I <sub>FA</sub>	ADDRESS INPUT LOAD CURRENT		-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>A</sub> =0.45V
I <sub>FD</sub>	DATA INPUT LOAD CURRENT		0.25	mA	V <sub>CC</sub> =5.25V, V <sub>D</sub> =0.45V
I <sub>FW</sub>	WRITE INPUT LOAD CURRENT		-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>W</sub> =0.45V
I <sub>FS</sub>	CHIP SELECT INPUT LOAD CURRENT		-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>S</sub> =0.45V
IRA	ADDRESS INPUT LEAKAGE CURRENT		10	μA	V <sub>CC</sub> =5.25V, V <sub>A</sub> =5.25V
I <sub>RD</sub>	DATA INPUT LEAKAGE CURRENT		10	μA	V <sub>CC</sub> =5.25V, V <sub>D</sub> =5.25V
IRW	WRITE INPUT LEAKAGE CURRENT		10	μA	V <sub>CC</sub> =5.25V, V <sub>W</sub> =5.25V
I <sub>RS</sub>	CHIP SELECT INPUT LEAKAGE CURRENT		10	μA	V <sub>CC</sub> =5.25V, V <sub>S</sub> =5.25V
V <sub>CA</sub>	ADDRESS INPUT CLAMP VOLTAGE		-1.0	V	V <sub>CC</sub> =4.75V, I <sub>A</sub> =-5.0 mA
V <sub>CD</sub>	DATA INPUT CLAMP VOLTAGE		-1.0	V	V <sub>CC</sub> =4.75V, I <sub>D</sub> =-5.0 mA
V <sub>CW</sub>	WRITE INPUT CLAMP VOLTAGE		-1.0	V	V <sub>CC</sub> =4.75V, I <sub>W</sub> =-5.0 mA
V <sub>cs</sub>	CHIP SELECT INPUT CLAMP VOLTAGE		-1.0	V	V <sub>CC</sub> =4.75V, I <sub>S</sub> =-5.0 mA
V <sub>OL</sub>	OUTPUT "LOW" VOLTAGE		0.45	V	V <sub>CC</sub> =4.75V, I <sub>OL</sub> = 15 mA
				}	Memory Stores "Low"
ICEX	OUTPUT LEAKAGE CURRENT		100	μA	V <sub>CC</sub> =5.25V, V <sub>CEX</sub> =5.25V
				1	V <sub>s</sub> =2.5V
<sup>I</sup> cc	POWER SUPPLY CURRENT	-	105	mA	V <sub>CC</sub> =5.25V, V <sub>A</sub> =V <sub>S</sub> =V <sub>D</sub> =0V
V <sub>IL</sub>	INPUT "LOW" VOLTAGE		0.85	V	V <sub>CC</sub> =5.0V
V <sub>IH</sub>	INPUT "HIGH" VOLTAGE	2.0		V	V <sub>CC</sub> =5.0V

## **Typical Characteristics**



15 mA Test Load

30pF

## **Switching Characteristics**


#### Conditions of Test:

Input Pulse amplitudes: 2.5V

Input Pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts

Speed measurements are made at 1.5 volt levels

Output loading is 15mA and 30 pF



NOTE 1: t<sub>SR</sub> is associated with a read cycle following a write cycle and does not affect the access time.

#### A.C. Characteristics $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$

READ CYCLE						
		31	01A	3101		
SYMBOL	PARAMETER	LIMITS (ns)		LIMITS (ns)		
		MIN.	MAX.	MIN.	MAX.	
<sup>t</sup> S+ <sup>, t</sup> S-	Chip Select to Output Delay	5	17	5	42	
<sup>t</sup> A-' <sup>t</sup> A+	Address to Output Delay	10	35	10	60	

CAPACITANCE<sup>(2)</sup>  $T_A = 25^{\circ} C$ 

CIN	INPUT CAPACITANCE (All Pins)	10 pF maximum
с <sub>оит</sub>	OUTPUT CAPACITANCE	12 pF maximum


WRITE CYCLE						
		31	01A	3101		
SYMBOL	TEST	LIMI	LIMITS (ns)		rs (ns)	
		MIN.	MAX.	MIN.	MAX.	
tsr	Sense Amplifier Recovery Time		35		50	
twp	Write Pulse Width	25		40		
tow	Data-Write Overlap Time	25		40		
twn	Write Recovery Time	0		5		

NOTE 2: This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{bias}$  = 2V,  $V_{CC}$  = 0V, and  $T_A$  = 25°C.

vcc

**300 Ω** 

600 Ω




# INCLIVE MILITARY TEMP.

- Military Temperature Range -55°C to +125°C
- Fast Access Time 45ns Maximum (M3101A)

- OR-Tie Capability Open Collector Outputs
- Standard Packaging 16 Pin Dual In-Line Lead Configuration

The M3101 and M3101A are military temperature range RAMs, organized as 16 words by 4-bits. Their high speed makes them ideal in scratch pad and small buffer memory applications. The M3101 and M3101A are fabricated with using Schottky barrier diode clamped transistors which results in higher speed performance than equivalent devices made with a gold diffusion process.



HIGH

HIGH

HIGH

#### ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias 15°C to +55°C
Storage Temperature
Voltage On Any Pin
With Respect to Ground
Power Dissipation

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D. C. and Operating Characteristics** $T_A = -55^{\circ}C$ to $\pm 125^{\circ}C$ , $V_{CC} = 5.0V \pm 5\%$

			<i>/</i> · ·		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
IFA	Address Input Load Current		-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>A</sub> =0.45V
IFD	Data Input Load Current		-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>D</sub> =0.45V
IFW	Write Input Load Current		-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>W</sub> =0.45V
IFS	Chip Select Input Load Current		-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>S</sub> =0.45V
IRA	Address Input Leakage Current		10	μA	V <sub>CC</sub> =5.25V, V <sub>A</sub> =5.25V
IRD	Data Input Leakage Current		10	μA	V <sub>CC</sub> =5.25V, V <sub>D</sub> =5.25V
IRW	Write Input Leakage Current		10	μA	V <sub>CC</sub> =5.25V, V <sub>W</sub> =5.25V
IRS	Chip Select Input Leakage Current		10	μA	V <sub>CC</sub> =5.25V, V <sub>S</sub> =5.25V
V <sub>CA</sub>	Address Input Clamp Voltage		-1.0	V	V <sub>CC</sub> =4.75V, I <sub>A</sub> =-5.0mA
V <sub>CD</sub>	Data Input Clamp Voltage		-1.0	V	V <sub>CC</sub> =4.75V, I <sub>D</sub> =-5.0mA
V <sub>CW</sub>	Write Input Clamp Voltage		-1.0	V	V <sub>CC</sub> =4.75V, I <sub>W</sub> =-5.0mA
V <sub>CS</sub>	Chip Select Input Clamp Voltage		-1.0	V	V <sub>CC</sub> =4.75V, I <sub>S</sub> =-5.0mA
V <sub>OL</sub>	Output "Low" Voltage		0.45	v	V <sub>CC</sub> =4.75V, I <sub>OL</sub> =10mA Memory Stores "Low"
ICEX	Output Leakage Current		100	μA	V <sub>CC</sub> =5.25V, V <sub>CEX</sub> =5.25V, V <sub>S</sub> =2.5V
lcc	Power Supply Current		105	mA	$V_{CC} = 5.25V, V_A = V_S = V_D = 0V$
VIL	Input "Low" Voltage		0.80	V	V <sub>CC</sub> =5.0V
VIH	Input "High" Voltage	2.1		V	V <sub>CC</sub> =5.0V

## **A.C. Characteristics** $T_A = -55^{\circ}C + 125^{\circ}C$ , $V_{CC} = 5.0V \pm 5\%$

READ CYCLE						
		310	01A	3101		
SYMBOL	PARAMETER	LIMITS (ns)		LIMITS (ns)		
		MIN.	MAX.	MIN.	MAX.	
<sup>t</sup> S+' <sup>t</sup> S-	Chip Select to Output Delay	5	25	5	55	
<sup>t</sup> A-, <sup>t</sup> A+	Address to Output Delay	10	45	10	75	

	WRITE CYCLE						
		3101A LIMITS (ns)		3101			
SYMBOL	TEST			LIMITS (ns)			
		MIN.	MAX.	MIN.	MAX.		
tsr	Sense Amplifier Recovery Time		40		50		
t <sub>WP</sub>	Write Pulse Width	35		40			
tow	Data-Write Overlap Time	35		40			
twR	Write Recovery Time	0		0			

MILITARY TEMP.

#### CAPACITANCE<sup>(1)</sup> $T_A = 25^{\circ} C$


C <sub>IN</sub>	INPUT CAPACITANCE (All Pins)	10 pF maximum
с <sub>оит</sub>	OUTPUT CAPACITANCE	12 pF maximum


## NOTE 1: This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz, $V_{bias} = 2V$ , $V_{CC} = 0V$ , and $T_A = 25^{\circ}C$ .

#### Conditions of Test:

Input Pulse amplitudes: 2.5V

- Input Pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts
- Speed measurements are made at 1.5 volt levels
- Output loading is 10 mA and 30 pF





NOTE 2: t<sub>SR</sub> is associated with a read cycle following a write cycle and does not affect the access time.

## 3104

# intel

## HIGH SPEED 16 BIT CONTENT ADDRESSABLE MEMORY


- Organization 4 Words x 4 Bits
- Max. Delay of 30 nsec Over 0° C to 75° C Temperature
- Open Collector Outputs OR Tie Capability
- High Current Sinking Capability 15 mA max.

The Intel<sup>®</sup>3104 is a high speed 16 bit Content Addressable Memory (CAM). It is a linear select 4 word by 4 bit array which is designed to compare data on its inputs with data already stored in its memory and

- Low Input Load Current 0.25 mA max.
- DTL & TTL Compatible
- Bit Enable Input Bit Masking
- Standard 24 Pin Dual In-Line


to indicate a match when these data are identical. This equality search is performed on all bits in parallel. The 3104 can also be used as a read/write RAM with linear selection addressing.


#### **PIN CONFIGURATION**



DATA IN and DATA OUT are of the same logic levels. For a chip that is not selected, the data output is

#### LOGIC SYMBOL





## **Absolute Maximum Ratings\***

Temperature Under Bias	-65°C to +125°C
Storage Temperature	-65°C to +160°C
All Output or Supply Voltages	-0.5 to +7 Volts
All Input Voltages	-1.0 to +5.5 Volts
Output Currents	100 mA

#### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


#### **D.C. Characteristics** $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ ; unless otherwise specified.

			LIMIT			TEST	
SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS	
FA	ADDRESS INPUT LOAD CURRENT			-0.25	mA	V <sub>CC</sub> = 5.25V V <sub>A</sub> = .45V	
FE	BIT ENABLE INPUT LOAD CURRENT			-0.25	mA	V <sub>CC</sub> = 5.25V V <sub>E</sub> = .45V	
I FW	WRITE ENABLE INPUT LOAD CURRENT			-0.25	mA	V <sub>CC</sub> = 5.25V V <sub>W</sub> = .45V	
I <sub>FD</sub>	DATA INPUT LOAD CURRENT			-0.25	mA	V <sub>CC</sub> = 5.25V V <sub>D</sub> = .45V	
IRA	ADDRESS INPUT LEAKAGE CURRENT			10	μΑ	V <sub>CC</sub> = 5.25V V <sub>A</sub> = 5.25V	
IRE	BIT ENABLE INPUT LEAKAGE CURRENT			10	μA	V <sub>CC</sub> = 5.25V V <sub>E</sub> = 5.25V	
IRW	WRITE ENABLE INPUT LEAKAGE CURRENT			10	μΑ	V <sub>CC</sub> = 5.25V V <sub>W</sub> = 5.25V	
IRD	DATA INPUT LEAKAGE CURRENT			10	μΑ	V <sub>CC</sub> = 5.25V V <sub>D</sub> = 5.25V	
CEX	OUTPUT LEAKAGE CURRENT (ALL OUTPUTS)			50	μΑ	V <sub>CC</sub> = 5.25V V <sub>CEX</sub> = 5.25V	
V <sub>OL</sub>	OUTPUT "LOW" VOLTAGE (ALL OUTPUTS)			0.45	v	V <sub>CC</sub> = 4.75V I <sub>OL</sub> = 15mA	
VIL	INPUT "LOW" VOLTAGE (ALL INPUTS)			0.85	v	V <sub>CC</sub> = 5V	
VIH	INPUT "HIGH" VOLTAGE (ALL INPUTS)	2.0			V	V <sub>CC</sub> = 5V	
'cc	POWER SUPPLY CURRENT	1		125	mA	V <sub>CC</sub> = 5.25V OUTPUTS HIGH	
с <sub>іN</sub> **	INPUT CAPACITANCE		5		pF	V <sub>IN</sub> = +2.0V, V <sub>CC</sub> = 0.0V f = 1 MHz	
с <sub>оит**</sub>	OUTPUT CAPACITANCE		8		pF	V <sub>OUT</sub> = +2.0V, V <sub>CC</sub> = 0.0V f = 1 MHz	


\*\*This parameter is periodically sampled and is not 100% tested.

## **Typical D.C. Characteristics**





#### OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE




## **Switching Characteristics**


#### Conditions of Test:

Input Pulse amplitudes · · 2.5V

- Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts
- Speed measurements are made at 1.5 volt levels

Output loading is 15 mA and 30 pF







## A.C. Characteristics $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ ; unless otherwise specified.

SYMBOL	PARAMETER		LINUT		
		MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
t <sub>em</sub>	BIT ENABLE INPUT TO MATCH OUTPUT DELAY		15	30	ns
t <sub>DM</sub>	DATA INPUT TO MATCH OUTPUT DELAY		16	30	ns
t <sub>AO</sub>	ADDRESS INPUT TO OUTPUT DELAY		14	30	ns
t <sub>WP</sub>	WRITE ENABLE PULSE WIDTH	40	25		ns
two	WRITE ENABLE TO OUTPUT DELAY		-	40	ns
t <sub>S</sub>	SET-UP TIME ON DATA INPUT		-	40	ns
t <sub>R</sub>	RELEASE TIME ON DATA INPUT	0	-		ns


Note 1. Typical values are at nominal voltages and  $T_A = 25^{\circ}C$ .




RAMs




#### DATA INPUT TO MATCH OUTPUT DELAY VS. TEMPERATURE



ADDRESS INPUT TO DATA OUTPUT DELAY VS. TEMPERATURE



#### WRITE ENABLE PULSE WIDTH VS. TEMPERATURE



# intel<sup>®</sup> 3106A, 3106, 3106-8, 3107A, 3107, 3107-8 HIGH SPEED FULLY DECODED 256 BIT RAM

- Fast Access Time 60 nsec max. over 0° to 75° C Temperature Range and ±5% Supply Voltage Tolerance – – 3106A and 3107A
- Fully Decoded—On Chip Address Decode and Buffer
- DTL and TTL Compatible—Low Input Load Current: 0.25mA max.

- Open Collector (3107A, 3107, 3107-8) or Three State (3106A, 3106, 3106-8) Output
- Simple Memory Expansion through 3 Chip Select Inputs
- Minimum Line Reflection Low Voltage Diode Input Clamp
- Standard Packaging -- 16 Pin DIP

The Intel 3106A and 3107A family are high speed, fully decoded, 256 bit read/write random access memories. Their organization is 256 words by 1-bit. These devices are designed for high speed scratch pad, buffer, and distributed main memory applications. The 3106A and 3107A are higher speed versions of the 3106 and 3107. The 3106-8 and 3107-8 are ideal for slower performance systems where low system cost is a prime factor.

All devices feature three chip-select inputs. The 3106A, 3106, and 3106-8 have a three-state output and the 3107A, 3107, and 3107-8 provide the user with the popular open collector output. On-chip address decoding and the high speed chip-select facilitate easy memory expansion.

The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process. The performance of these devices is specified over a temperature range from  $0^{\circ}$ C to +75°C.

BLOCK DIAGRAM  $\begin{bmatrix} A_1 & A_2 & A_3 \\ \hline 1 & \hline 15 \end{bmatrix}^2 (14)^3$  $(16) = V_{cc}$ ଚ **PIN CONFIGURATION** LOGIC  $\overline{cs}_1 \underline{3}$ (8) = GND SYMBOL  $\overline{cs}_2$ 1/16 DECODER = PIN NUMBER ADDRESS BUFFERS AND īs, € INVERTERS DIN WIE cs, TTTTTTT 1 DIN DATA cs2 ADDRESS INPUT VCC SUPPLY VOLTAGE A.1 6 WRITE AND D<sub>OUT</sub> CS<sub>3</sub> AND SENSE AMPLIFIERS ADDRESS INPUT ADDRESS INPUT A<sub>0</sub>C BUFFER CHIP SELECT CS1 A ADDRESS INPUT A<sub>0</sub> 1/16 DECODER ADDRESS BUFFERS & INVERTERS ⊙ <sub>А₄</sub> CHIP SELECT CS2 DIN DATA INPUT Α, 13 Dout Α, CHIP SELECT CS. WE WRITE ENABLE <u>(۹)</u> А5 Α, 16 × 16 MEMORY ARRAY DATA OUTPUT DOUT A7 ADDRESS INPUT Α, 10 A<sub>6</sub> As ADDRESS INPUT A6 ADDRESS INPUT A<sub>4</sub> 1 A7 A6 GROUND GND Ac ADDRESS INPUT Δ. TRUTH TABLE CHIP WRITE OPERATION OUTPUT SELECT ENABLE COMPLEMENT OF LOW WRITE **PIN NAMES** ALL DATA INPUT LOW DIN DATA INPUT CS1 - CS3 CHIP SELECT ALL HIGH READ COMPLEMENT OF A0-A7 ADDRESS INPUTS DOUT DATA OUTPUT WRITTEN DATA IOW WE WRITE ENABLE ONE OR DON'T HOLD 3106A,3106,3106-8 INPUT MORE CARE HIGH IMPEDANCE HIGH STATE 3107A,3107,3107-8 HIGH

The 3106 and 3107 families are compatible with TTL and DTL logic circuits.

## Absolute Maximum Ratings\*

–55°C to +125°C			
–65°C to +160°C			
-0.5 to +7 Volts			
-1.0 to +5.5 Volts			
100 mA			

\*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D. C. Characteristics**

 $T_A = 0^{\circ}C$  to  $75^{\circ}C$ ,  $V_{CC} = 5.0V \pm 5\%$ 

	LIMITS				TEST				
SYMBOL	PARAMETER	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT	CONDITIONS			
l <sub>F</sub>	INPUT LOAD CURRENT ALL INPUTS			-0.25	mA	V <sub>CC</sub> = 5.25V V <sub>IN</sub> = 0.45V			
I <sub>R</sub>	INPUT LEAKAGE CURRENT, ALL INPUTS			10	μA	V <sub>CC</sub> = 4.75V V <sub>R</sub> = 5.25V			
Vc	INPUT CLAMP VOLTAGE, ALL INPUTS			-1.0	V	$V_{cc} = 4.75V$ $I_{IN} = -5.0 \text{ mÅ}$			
V <sub>OL</sub>	OUTPUT LOW VOLTAGE			0.45	V	V <sub>CC</sub> = 4.75V I <sub>OL</sub> = 15 mA			
I <sub>CEX</sub>	OUTPUT LEAKAGE CURRENT			100	μA	V <sub>CC</sub> = V <sub>CEX</sub> = 5.25V			
I <sub>cc</sub>	POWER SUPPLY CURRENT	-	90	130	mA	V <sub>CC</sub> = 5.25V ALL INPUTS OPEN			
. V <sub>IL</sub>	INPUT LOW VOLTAGE			0.85	v	V <sub>CC</sub> = 5.0V			
V <sub>IH</sub>	INPUT HIGH VOLTAGE	2.0			ν				
3106A, 3106, 3106-8 ONLY									
10	OUTPUT LEAKAGE FOR HIGH IMPEDANCE STATE			100	μA	V <sub>cc</sub> = 5.25V V <sub>0</sub> = 0.45V/5.25V			
I <sub>SC</sub>	OUTPUT SHORT CIRCUIT CURRENT	-15		-65	mA	$V_0 = 0V$ $V_{CC} = 5V$			
V <sub>OH</sub>	OUTPUT HIGH VOLTAGE	2.4			V	I <sub>0</sub> = 3.2 mA V <sub>CC</sub> = 4.75V			

<sup>(1)</sup> Typical values are for  $T_A = 25^\circ$  C and nominal supply voltages.

## A.C. Characteristics $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ unless otherwise specified.

	READ CYCLE												
		LIMITS (ns)											
SYMBOL	TEST		MIN.	TYP.	MAX.								
t <sub>А-</sub> ,	ADDRESS TO	3106A/3107A	15	40	60								
tA+	OUTPUT DELAY	3106, 3107,	15	50	80								
	(ALL CHIP	3106-8,3107-8	10		00								
	SELECTS LOW)												
ts_,	CHIP SELECT		5	25	40								
t <sub>S+</sub>	TO OUTPUT												
	DELAY (ALL												
	ADDRESS												
	INPUTS STABLE)												

#### 3106A, 3106, 3106-8 ONLY

SYMBOL	TEST	MIN.	MAX.
<sup>t</sup> ON	TIME OUTPUT REACHES LOW IMPEDANCE STATE AFTER CHIP ENABLED	0	
<sup>t</sup> OFF	TIME OUTPUT REACHES HIGH IMPEDANCE STATE AFTER CHIP DISABLED		20

\*This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{bias}$  = 2V,  $V_{CC}$  = 0V, and  $T_A$  = 25°C.


#### Conditions of Test:

Input Pulse amplitudes: 2.5V

Input Pulse rise and fall times: 5 nanoseconds between 1 volt and 2 volts

Measurements made at 1.5 volt level


### Waveforms





	WR	ITE CYCLE			
			L	MITS (	ns)
SYMBOL	TEST		MIN.	TYP.	MAX.
twp	WRITE ENABLE	3106A,3107A	50	35	
	PULSE WIDTH	3106,3107	60	45	
		3106-8,3107-8	80	70	
<sup>t</sup> SR	TIME INPUT DAT THE OUTPUT FO WRITE COMMAN tWP>MIN. LIMIT	LLOWING A		10	25

#### CAPACITANCE, $T_A = 25^{\circ}C$

		LIMITS (pF)		
SYMBOL	TEST	PACKAGE	TYP.	MAX.
C <sub>IN</sub> *	INPUT CAPACITANCE (ALL INPUT PINS)	PLASTIC	6	8
	ALL DEVICES	CERDIP	-7	10
C <sub>OUT</sub> *	OUTPUT CAPACITANCE	PLASTIC	8	11
	ALL DEVICES	CERDIP	9	13







0.5

40

25

AMBIENT TEMPERATURE (°C)

50

75

300

## **Typical A. C. Characteristics**

1.0

2.0

OUTPUT VOLTAGE (V)

3.0

4.0

100

200

OUTPUT "LOW" VOLTAGE (mV)

## 5101, 5101L

## 1024 BIT (256 x 4) STATIC CMOS RAM

P/N	Typ. Current @ 2V (μΑ)	Typ. Standby Current (µA)	Max Access (ns)
5101L	0.14	0.2	650
5101L-1	0.9	1.5	450
5101L-3	0.7	1.0	650
5101-1		1.5	450
5101		0.2	650
5101-3		1.0	650
5101-8		10.0	800

### Single +5V Power Supply

 Ideal for Battery Operation (5101L)

int

## Directly TTL Compatible: All Inputs and Outputs Three-State Output


The Intel® 5101 and 5101L are ultra-low power 1024 bit (256 words x 4-bits) static RAMs fabricated with an advanced ionimplanted silicon gate CMOS technology. The devices have two chip enable inputs. Minimum standby current is drawn by these devices when CE<sub>2</sub> is at a low level. When deselected the 5101 draws from the single 5 volt supply only 15 microamps. These devices are ideally suited for low power applications where battery operation or battery backup for non-volatility are required.

The 5101 uses fully DC stable (static) circuitry; it is not necessary to pulse chip select for each address transition. The data is read out non-destructively and has the same polarity as the input data. All inputs and outputs are directly TTL compatible. The 5101 has separate data input and data output terminals. An output disable function is provided so that the data inputs and outputs may be wire OR-ed for use in common data I/O systems.

The 5101L is identical to the 5101 with the additional feature of guaranteed data retention at a power supply voltage as low as 2.0 volts.

A pin compatible N-channel static RAM, the Intel<sup>®</sup> 2101A, is also available for low cost applications where a 256 x 4 organization is needed.

The Intel ion-implanted, silicon gate, complementary MOS (CMOS) allows the design and production of ultra-low power, high performance memories.



## Absolute Maximum Ratings \*

Ambient Temperature Under Bias10°C to 80°C
Storage Temperature
Voltage On Any Pin
With Respect to Ground $\ldots$ -0.3V to V <sub>CC</sub> +0.3V
Maximum Power Supply Voltage +7.0V
Power Dissipation 1 Watt

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D. C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

		5101 (Except 5101-8) and 5101L Family Limits			5101-8 Limits				
Symbol	Parameter	Min.	Typ.[1]	Max.	Min.	Typ.[1]	Max.	Units	Test Conditions
I <sub>LI</sub> <sup>[2]</sup>	Input Current		5			5		nA	
ILO  <sup>[2]</sup>	Output Leakage Current			1			2	μA	CE1 = 2.2V,           V <sub>OUT</sub> = 0 to V <sub>CC</sub>
I <sub>CC1</sub>	Operating Current		9	22		11	25	mA	$V_{IN} = V_{CC}$ , Except $\overline{CE1} \le 0.65V$ , Outputs Open
I <sub>CC2</sub>	Operating Current		13	27		15	30	mA	V <sub>IN</sub> = 2.2V, Except CE1 ≤ 0.65V, Outputs Open
CCL1 <sup>[2]</sup>	5101 and 5101-1 Standby Current			15	,		. —	μΑ	CE2 ≤ 0.2V, V <sub>CC</sub> = 5V ±5%
ICCL2 <sup>[2]</sup>	5101-3 Standby Current		1	200				μA	CE2 ≤ 0.2V, V <sub>CC</sub> = 5V ±5%
I <sub>CCL3</sub> [2]	5101-8 Standby Current					10	50	μA	$CE2 \le 0.2V,$ $V_{CC} = 5V \pm 5\%,$ $T_A = 25^{\circ}C$
I <sub>CCL4</sub> <sup>[2]</sup>	5101-8 Standby Current						500	μA	CE2 ≤ 0.2V, V <sub>CC</sub> = 5V ±5%, T <sub>A</sub> = 70°C
VIL	Input Low Voltage	-0.3		0.65	-0.3		0.65	V	
VIH	Input High Voltage	2.2		V <sub>cc</sub>	2.2		V <sub>CC</sub>	V	
V <sub>OL</sub>	Output Low Voltage			0.4			0.4	V	I <sub>OL</sub> = 2.0mA
VOH	Output High Voltage	2.4			2.4			v	I <sub>OH</sub> = 1.0mA

Low V<sub>CC</sub> Data Retention Characteristics (For 5101L, 5101L-1, and 5101L-3)  $T_A = 0^{\circ}C$  to 70°C


Symbol	l Parameter Min.		Parameter Min. Typ.		Max.	Unit	Test Conditions		
VDR	V <sub>DR</sub> V <sub>CC</sub> for Data Retention				V				
I <sub>CCDR1</sub> 5101L or 5101L-1 Data Retention Current			0.14	15	μA	CE2≤0.2V	V <sub>DR</sub> = 2.0V		
I <sub>CCDR2</sub>	5101L-3 Data Retention Current		0.7	200	μA		V <sub>DR</sub> = 2.0V		
<sup>t</sup> CDR	Chip Deselect to Data Retention Time	0			ns				
t <sub>R</sub>	Operation Recovery Time	t <sub>RC</sub> <sup>[3]</sup>			ns	]			


NOTES: 1. Typical values are  $T_A=25^\circ C$  and nominal supply voltage. measurement. 3.  $t_{RC}$  = Read Cycle Time.

2. Current through all inputs and outputs included in ICCL



Typical I<sub>CCDR</sub> Vs. Temperature





**A.C. Characteristics**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified. READ CYCLE

Symbol	Parameter		, 5101L-1 its (ns) Max.	5101L an	5101-3, d 5101L-3 ts (ns) Max.		)1-8 ts (ns) Max
t <sub>RC</sub>	Read Cycle	450		650		800	
t <sub>A</sub>	Access Time	1	450		650		800
t <sub>CO1</sub>	Chip Enable (CE 1) to Output	1	400		· 600		800
t <sub>CO2</sub>	Chip Enable (CE 2) to Output	1	500		700		850
top	Output Disable to Output		250		350		450
tDF	Data Output to High Z State	0	130	0	150	0	200
<sup>t</sup> OH1	Previous Read Data Valid with Respect to Address Change	0		0		0	
toh2	Previous Read Data Valid with Respect to Chip Enable	0		- 0		0	
ITE CYCL	E			•••••••••••••••••••••••••••••••••••••••			
twc	Write Cycle	450		650		800	
t <sub>AW</sub>	Write Delay	130		150		200	
t <sub>CW1</sub>	Chip Enable (CE 1) to Write	350		550		650	
t <sub>CW2</sub>	Chip Enable (CE 2) to Write	350		550		650	
t <sub>DW</sub>	Data Setup	250		400		450	
<sup>t</sup> DH	Data Hold	50	,	100		100	
t <sub>WP</sub>	Write Pulse	250		400		450	
t <sub>WR</sub>	Write Recovery	50		50		100	
t <sub>DS</sub>	Output Disable Setup	130		150		200	

#### A. C. CONDITIONS OF TEST

 Input Pulse Levels:
 +0.65 Volt to 2.2 Volt

 Input Pulse Rise and Fall Times:
 20nsec


 Timing Measurement Reference Level:
 1.5 Volt

 Output Load:
 1 TTL Gate and CL = 100 pF

## **Capacitance**<sup>[2]</sup>T<sub>A</sub> = 25°C, f = 1MHz

C	Test	Limit	s (pF)
		Тур.	Max.
C <sub>IN</sub>	Input Capacitance (AII Input Pins) V <sub>IN</sub> = 0V	4	8
COUT	8	12	


## Waveforms



NOTES: 1. Typical values are for  $T_A = 25^\circ$ C and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.

- 3. OD may be tied low for separate I/O operation.
- During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.

# **READ ONLY MEMORIES**



## MOS ROM AND PROM FAMILY

	Туре	No Of Bits	Organization	Output[1]	Maximum Access (ns)	Maximum Power Dissipation (mW)	Operating Temperature Range (°C)	Power Supply (V)	Page No.
SATE M	1302	2048	256 ×8	T.S.	1 us	885	0 to 70	5V ± 5% -9V ± 5%	3-5
SILICON GATE MOS ROM	2308	8192	1024 x 8	T.S.	450	775	0 to 70	5V ± 5% 12V ± 5% -5V ± 5%	3-16
SE	2316A	16384	2048 x8	T.S.	850	515	0 to 70	5V ± 5%	3-20
	1702A	2048	256 ×8	T.S.	1 us	. 885	0 to 70	5V ± 5% -9V ± 5%	3-9
ш	1702AL	2048	256 ×8	T.S.	1 us	221	0 to 70	5V ± 5% -9V ± 5%	3-13
GAT	1702A-2	2048	256 ×8	T.S.	650	959	0 to 70	5V ± 5% -9V ± 5%	3-9
SILICON GATE MOS PROM	1702AL-2	2048	256 ×8	T.S.	650	221	0 to 70	5V ± 5% -9V ± 5%	3-13
SILI	1702A-6	2048	256 ×8	T.S.	1.5 us	885	0 to 70	5V ± 5% -9V ± 5%	3-9
	2704	4096	512 x 8	T.S.	450	800	0 to 70	5V ± 5% 12V ± 5% -5V ± 5%	3-23
	2708	8192	1024 x 8	T.S.	450	800	0 to 70	5V ± 5% 12V ± 5% -5V ± 5%	3-23

Note 1: O.C. and T.S. are open collector and three-state output respectively.

ROM and PROM Programming Instructions

3-55

## BIPOLAR ROM AND PROM FAMILY

	Туре	No. Of Bits	Organization	Output [1]	Maximum Access (ns)	Maximum Power Dissipation [2] (mW)	Operating Temperature Range (°C)	Power Supply (V)	Page No.
	3301A	1024	256 ×4	0.C.	45	657	0 to 75	5V ± 5%	3-26
Ś	M3301A	1024	256 ×4	0.C.	60	657	-55 to 125	5V ± 5%	3-29
ROMs	3302A	2048	512 x 4	0.C.	70	735	0 to 75	5V ± 5%	3-31
	3302A-4	2048	512 x 4	0.C.	90	735	0 to 75	5V ± 5%	3-31
AR	3302AL6	2048	512 x 4	O.C.	90	580/240	0 to 75	5V ± 5%	3-31
ğ	3322A	2048	512 x 4	T.S.	70	735	0 to 75	5V ± 5%	3-31
BIPOLA	3322A-4	2048	512 x 4	T.S.	90	735	0 to 75	5V <u>+</u> 5%	3-31
	3322AL6	2048	512 x 4	T.S.	90	580/240	0 to 75	5V ± 5%	3-31
scноттку	3304A	4096	512 x 8	0.C.	70	998	0 to 75	5V ± 5%	3-34
Ŷ	3304A-4	4096	512 x 8	0.C.	90	998	0 to 75	5V ± 5%	3-34
SCI	3304AL6	4096	512 x 8	0.C.	90	735/240	0 to 75	5V ± 5%	3-34
	3324A	4096	512 x 8	T.S.	70	998	0 to 75	5V ± 5%	3-34
	3324A-4	4096	512 x 8	T.S.	90	998	0 to 75	5V ± 5%	3-34
	3601	1024	256 x4	O.C.	70	685	0 to 75	5V <u>+</u> 5%	3-37
	3601-1	1024	256 x4	O.C.	50	685	0 to 75	5V ± 5%	3-37
	M3601	1024	256 ×4	0.C.	90	685	-55 to 125	5V ± 5%	3-41
	3621	1024	256 x4	T.S.	70	685	0 to 75	5V ± 5%	3-37
	3621-1	1024	256 x4	T.S.	50	685	0 to 75	5V ± 5%	3-37
	3602	2048	512 x 4	0.C.	70	735	0 to 75	5V ± 5%	3-43
S	3602-4	2048	512 x 4	O.C.	90	735	0 to 75	5V ± 5%	3-43
MO	3602L-6	2048	512 x 4	0.C.	90	580/240	0 to 75	5V ± 5%	3-43
PROM	3622	2048	512 x 4	T.S.	70	735	0 to 75	5V ± 5%	3-43
œ	3622-4	2048	512 x 4	T.S.	90	735	0 to 75	5V ± 5%	3-43
BIPOLA	3622L-6	2048	512 x 4	T.S.	90	580/240	0 to 75	5V ± 5%	3-43
<b>P</b>	3604	4096	512 x 8	0.C.	70	998	0 to 75	5V ± 5%	3-46
	3604-4	4096	512 x 8	0.C.	90	998	0 to 75	5V ± 5%	3-46
scноттку	3604L-6	4096	512 x 8	0.C.	90	735/240	0 to 75	5V ± 5%	3-46
0	3624	4096	512 x 8	T.S.	70	998	0 to 75	5V ± 5%	3-46
Ч	3624-4	4096	512 x 8	T.S.	90	998	0 to 75	5V ± 5%	3-46
Ū,	M3604	4096	512 x 8	0.C.	90	1045	-55 to 125	5V ± 10%	3-49
	M3604-6	4096	512 x 8	0.C.	120	770/250	-30 to 125	5V ± 5%	3-49
	3605	4096	1024 x 4	0.C.	50	787	0 to 75	5V ± 5%	3-52
	3605-1	4096	1024 x 4	0.C.	70	787	0 to 75	5V ±5%	3-52
	M3624	4096	512 x 8	T.S.	90	1045	-55 to 125	5V ± 10%	3-49
	3625.	4096	1024 x 4	T.S.	70	787	0 to 75	5V ± 5%	3-52
	3625-1	4096	1024 x 4	T.S.	50	787	0 to 75	5V ± 5%	3-52

Note 1: O.C. and T.S. are open collector and three-state output respectively. Note 2: The "L" series devices have a low power dissipation option.

ROM and PROM Programming Instructions

3-55

3-3

## **BIPOLAR PROM CROSS REFERENCE**

Intel Part Num						
Part	Prefix and		Direct	For New		
Number	Manufacturer	Organization	Replacement	Designs <sup>[1]</sup>		
1024-5	HPROM-Harris	256 x 4	3621			
1024A-2	HPROM-Harris	256 x 4	M3601			
1024A-5	HPROM-Harris	256 x 4	3601			
27S10C	AMD	256 x 4	3601			
27S10M	AMD ·	256 x 4	M3601			
27S11C	AMD	256 x 4	3621			
27S11M	AMD	256 x 4	M3621			
5300	ммі	- 256 x 4	M3601			
5300-1	MMI	256 x 4	M3601	· .		
5340	MMI	512 x 8	M3604			
5341-1	MMI	512 x 8	M3624			
54\$387	SN-TI	256 x 4	M3601			
54\$387	DM-National	256 x 4	M3601			
5603A C	IM-Intersil	256 x 4	3601			
5603AM	IM-Intersil	256 x 4	M3601			
5604C	IM-Intersil	512 x 4	3602			
5605C	IM-Intersil	512 x 8	3604			
5623C	IM-Intersil	256 x 4 🖉	3621			
5624C	IM-Intersil	512 x 4	3622			
5625C	IM-Intersil	512 x 8	3624			
6300	ммі	256 x 4	3601			
6300-1	ммі	256 x 4	3601-1			
6301	MMI	256 x 4	3621			
6301-1	MMI	256 x 4	3621			
6305	MMI	512 x 4	3602			
6305-1	MMI	512 x 4	3602			
6306	MMI	512 x 4	3622			
6306-1	MMI	512 x 4	3622			
6340	MMI	512 x 8	3604			
6341-1	MMI	512 x 8	3624			
6350 <sup>·</sup>	ммі	1024 x 4		3605		
6351	MMI	1024 × 4		3625		

			Intel Part Number			
Part	Prefix and		Direct	For New		
Number	Manufacturer	Organization	Replacement	Designs[1]		
74S287	SN-TI	256 x 4	3621-1			
74S287	DM-National	256 x 4	3621-1			
74S387	SN-TI	256 x 4	3601-1	}		
74S387	DM-National	256 x 4	3601-1			
7573	DM-National	256 x 4	M3601			
7610-2	HM-Harris	256 x 4		M3601		
7610-5	HM-Harris	256 x 4	3601-1			
7611-5	HM-Harris	256 x 4	3621-1			
7620-5	HM-Harris	512 x 4	3602			
7621-5	HM-Harris	512 x 4	3622			
7640-2	HM-Harris	512 x 8		M3604		
7640-5	HM-Harris	512 x 8	3604			
7641-2	HM-Harris	512 x 8	1	M3624		
7641-5	HM-Harris	512 x 8	3624	1		
7642-5	HM-Harris	1024 x 4	3605			
7643-5	HM-Harris	1024 x 4	3625			
82S115	N-Signetics	512 x 8		3624		
82S115	S-Signetics	512 x 8	M3624			
82\$126	N-Signetics	256 x 4	3601-1			
82S126	S-Signetics	256 x 4		M3601		
82S129	N-Signetics	256 x 4	3621-1			
82\$130	N-Signetics	512 x 4		3602		
82\$131	N-Signetcis	512 x 4		3622		
8573	DM-National	256 x 4	3601			
8574	DM-National	256 x 4	3621	1		
93416C	Fairchild	256 x 4	3601			
93416M	Fairchild	256 x 4		M3601		
93426C	Fairchild	256 x 4	3621	1		
93436C	Fairchild	512 x 4		3602		
93438C	Fairchild	512 x 8		3604		
93438M	Fairchild	512 x 8		M3604		
93446C	Fairchild	512 x 4		3622		
93448C	Fairchild	512 x 8		3624		
93448M	Fairchild	512 x 8		M3624		

Note 1. The Intel<sup>®</sup> PROMs have the same pin configuration and differ only in access time from the PROMs in the first column. The exceptions are the 6350, 6351 and 82S115 which have different pin configurations.

## 2048 BIT MASK PROGRAMMABLE READ ONLY MEMORY

- Fully Decoded, 256x8 Organization
- Inputs and Outputs DTL and TTL Compatible
- Three-state Output --OR-tie Capability


- Static MOS -- No Clocks Required
- Simple Memory Expansion -- Chip Select Input Lead
- 24-pin Dual-In-Line Hermetically Sealed Ceramic Package

The Intel<sup>®</sup>1302 is a fully decoded 256 word by 8-bit metal mask ROM. It is ideal for large volume production runs of systems initially using the 1702A erasable and electrically programmable ROM. The 1302 has the same pinning as the 1602A/1702A.

The 1302 is entirely static – no clocks are required. Inputs and outputs of the 1302 are DTL and TTL compatible. The output is three-state for OR-tie capability. A separate chip select input allows easy memory expansion. The 1302 is packaged in a 24 pin dual-in-line hermetically sealed ceramic package.


The 1302 is fabricated with p-channel silicon gate technology. This low threshold allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

PIN CONFIGURATION



PIN NAMES

A0-A7	Address Inputs	
CS	Chip Select Input	
D <sub>OUT1</sub> -D <sub>OUT8</sub>	Data Outputs	



**BLOCK DIAGRAM** 

NOTE: LOGIC 1 AT INPUT AND OUTPUT IS A HIGH AND LOGIC 0 IS LOW.

## **Absolute Maximum Ratings\***

Ambient Temperature Under Bias 0°C to +70°C	
Storage Temperature	
Soldering Temperature of Leads (10 sec) +300 °C	
Power Dissipation	
Input Voltages and Supply	
Voltages with respect to V <sub>CC</sub> $\dots \dots +0.5$ V to $-20$ V	

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## **READ OPERATION** D.C. and Operating Characteristics

 $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG}^{(1)} = -9V \pm 5\%$ , unless otherwise noted.

SYMBOL	TEST	MIN.	TYP.(2)	MAX.	UNIT	CONDITIONS	
I <sub>LI</sub>	Address and Chip Select Input Load Current			1	μA	V <sub>IN</sub> = 0.0V	
I <sub>LO</sub>	Output Leakage Current			1	μA	$V_{OUT} = 0.0V, \overline{CS} = V_{CC} - 2$	
IDDO	Power Supply Current		5	10	mA	$V_{GG} = V_{CC}, \overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{mA}, T_A = 25^{\circ} \text{C}$	
I <sub>DD1</sub>	Power Supply Current		35	50	mA	$\overline{CS}=V_{CC}-2$ $I_{OL}=0.0mA$ , $T_A=25^{\circ}C$	
I <sub>DD2</sub>	Power Supply Current		32	46	mA	<del>CS</del> =0.0 I <sub>OL</sub> =0.0mA , T <sub>A</sub> = 25°C	Continuous
I <sub>DD3</sub>	Power Supply Current		38.5	60	mA	$\overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{mA}$ , $T_A = 0^{\circ} \text{C}$	Operation
I <sub>CF1</sub>	Output Clamp Current		8	14	mA	$V_{OUT} = -1.0V, T_{A} = 0^{\circ}C$	
I <sub>CF2</sub>	Output Clamp Current			13	mA	V <sub>OUT</sub> = -1.0V, T <sub>A</sub> = 25°C	)
I <sub>GG</sub>	Gate Supply Current			1	μA		
V <sub>IL1</sub>	Input Low Voltage for TTL Interface	-1.0		0.65	V		
V <sub>IL2</sub>	Input Low Voltage for MOS Interface	V <sub>DD</sub>		V <sub>CC</sub> –6	V		
V <sub>IH</sub>	Address and Chip Select Input High Voltage	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V		
I <sub>OL</sub>	Output Sink Current	1.6	4		mA	V <sub>OUT</sub> = 0.45V	
юн	Output Source Current	-2.0			mA	V <sub>OUT</sub> = 0.0V	
V <sub>OL</sub>	Output Low Voltage		7	0.45	V	I <sub>OL</sub> = 1.6mA	
V <sub>OH</sub>	Output High Voltage	3.5	4.5		V	I <sub>OH</sub> =100 μA	

Note 1. V<sub>GG</sub> may be clocked to reduce power dissipation. In this mode average I<sub>DD</sub> increases in proportion to V<sub>GG</sub> duty cycle.

Note 2. Typical values are at nominal voltages and  $T_A = 25^{\circ}C$ .

**A.C. Characteristics**  $T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = +5V \pm 5\%, V_{DD} = -9V \pm 5\%, V_{GG} = -9V \pm 5\%$  unless otherwise noted

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT
Freq.	Repetition Rate			1	MHz
t <sub>он</sub>	Previous read data valid			100	ns
tACC	Address to output delay		.700	1	μs
t <sub>DVGG</sub>	Clocked V <sub>GG</sub> set up	1			μs
t <sub>CS</sub>	Chip select delay			200	ns
t <sub>co</sub>	Output delay from CS			500	ns
t <sub>OD</sub>	Output deselect			300	ns
t <sub>OHC</sub>	Data out hold in clocked V <sub>GG</sub> mode (Note 1)			5	μs

Note 1. The output will remain valid for t<sub>OHC</sub> as long as clocked V<sub>GG</sub> is at V<sub>CC</sub>. An address change may occur as soon as the output is sansed (clocked VGG may still be at VCC). Data becomes invalid for the old address when clocked VGG is returned to VGG.

## Capacitance\* T<sub>A</sub> = 25°C


SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT	CONDITIONS
C <sub>IN</sub>	Input Capacitance		5	10	pF	$V_{IN} = V_{CC}$ All $\overline{CS} = V_{CC}$ unused pins
COUT	Output Capacitance		5	10	pF	
C <sub>VGG</sub>	V <sub>GG</sub> Capacitance (Clocked V <sub>GG</sub> Mode)			30	pF	$V_{OUT} = V_{CC}$ are at A.C. $V_{GG} = V_{CC}$ ground

\*This parameter is periodically sampled and is not 100% tested.


### **Switching Characteristics**

#### **Conditions of Test:**

Input pulse amplitudes: 0 to 4V;  $t_{\rm R}$  ,  $t_{\rm F}~{\leq}50~{\rm ns}$ Output load is 1 TTL gate; measurements made at output of TTL gate ( $t_{PD} \leq 15$  ns)




#### B) Clocked V<sub>GG</sub> Operation



NOTE 1: The output will remain valid for  $t_{OHC}$  as long as clocked  $V_{GG}$  is at  $V_{CC}$ . An address change may occur as soon as the output is sensed clocked  $V_{GG}$  may still be at  $V_{CC}$ . Data becomes invalid for the old address when clocked  $V_{GG}$  is returned to  $V_{GG}$ .

address which clocked VGG is reaching to VGG. While clocked VGG is at VGG, then deselection of output occurs at top as shown in static operation with constant VGG.

### **Typical Characteristics**



V<sub>CC</sub> = +5V V<sub>DD</sub> = -9V V<sub>GG</sub> = -9V V<sub>OL</sub> = +.45V 20 30 40 50 60 70 80 90 AMBIENT TEMPERATURE (°C) SOURCE V<sub>OH</sub> = 0.0V OUTPUT CS = 0.0V Ŧ

V<sub>CC</sub> = +5V

V<sub>DD</sub> = -9V

V<sub>GG</sub> = -9V

T<sub>A</sub> = 25°C

+3


+4

+2

AVERAGE CURRENT VS. DUTY CYCLE FOR CLOCKED VGG

OUTPUT

¥



# ROMS

## 1702A

## 2K (256 x 8) UV ERASABLE PROM

1702A-2	0.65 us Max.
1702A	1.0 us Max.
1702A-6	1.5 us Max.

- Fast Access Time: Max. 650 ns (1702A-2)
- Fast Programming: 2 Minutes for all 2048 Bits
- All 2048 Bits Guaranteed\* Programmable: 100% Factory Tested
- Static MOS: No Clocks Required

ROMS

- Inputs and Outputs DTL and TTL Compatible
- Three-State Output: OR-tie Capability

The 1702A is a 256 word by 8-bit electrically programmable ROM ideally suited for uses where fast turnaround and pattern experimentation are important. The 1702A undergoes complete programming and functional testing prior to shipment, thus insuring 100% programmability.


Initially all 2048 bits of the 1702A are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit location. The 1702A is packaged in a 24 pin dual in-line package with a transparent lid. The transparent lid allows the user to expose the 1702A to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.

The circuitry of the 1702A is completely static. No clocks are required. Access times from 650ns to  $1.5\mu$ s are available. A 1702AL family is available (see 1702AL data sheets for specifications) for those systems requiring lower power dissipation than the 1702A.

A pin-for-pin metal mask programmed ROM, the Intel 1302, is also available for large volume production runs of systems initially using the 1702A.

The 1702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

\*Intel's liability shall be limited to replacing any unit which fails to program as desired.



and data outputs is a high and logic 0 is a low.

U.S. Patent No. 3660819

3-9

#### **PIN CONNECTIONS**

The external lead connections to the 1702A differ, depending on whether the device is being programmed or used in read mode (see following table). In the programming mode, the data inputs 1-8 are pins 4-11 respectively. The programming voltages and timing are shown in the ROM and PROM Programming instructions section, pages 3-57.

PIN	12	13	14	15	16	22	23	24
MODE	(V <sub>CC</sub> )	(Program)	(CS)	(V <sub>BB</sub> )	(V <sub>GG</sub> )	(V <sub>CC</sub> )	(V <sub>CC</sub> )	(V <sub>DD</sub> )
Read	Vcc	V <sub>CC</sub>	GND	V <sub>CC</sub>	V <sub>GG</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>DD</sub>
Programming	GND	Program Pulse	GND	V <sub>BB</sub>	Pulsed V <sub>GG</sub>	GND	GND	Pulsed V <sub>DD</sub>

### **Absolute Maximum Ratings\***

Ambient Temperature Under Bias
Storage Temperature
Soldering Temperature of Leads (10 sec) +300°C
Power Dissipation
Read Operation: Input Voltages and Supply
Voltages with respect to V <sub>CC</sub> +0.5V to -20V
Program Operation: Input Voltages and Supply
$\lambda$ (alternative solution of the $\lambda$ ) (0)/

#### 

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### **D.C. and Operating Characteristics** $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = +5V \pm 5\%$ , $V_{DD} = -9V \pm 5\%$ , $V_{GG} = -9V \pm 5\%$ , **READ OPERATION**

unless otherwise noted.

		1702A, 1702A-6 Limits			1702A-2 Limits					
Symbol	Test	Min.	Typ. [1]	Max.	Min.	Typ.[1]	Max.	Unit	Conditions	
ILI	Address and Chip Select Input Load Current	-		1			1	μA	V <sub>IN</sub> = 0.0V	
LO	Output Leakage Current			1			1	μA	V <sub>OUT</sub> = 0.0V, CS = V <sub>IH2</sub>	
I <sub>DD1</sub> [1]	Power Supply Current	:	35	50		40	60	mA	$\overline{CS} = V_{IH2}$ , $I_{OL} = 0.0 \overline{mA}$ , $T_A = 25^{\circ}C$ , Continuous	
I <sub>DD2</sub>	Power Supply Current		32	46		37	55	mA	$\overline{\text{CS}}$ = 0.0V, I <sub>OL</sub> = 0.0mA, T <sub>A</sub> = 25°C, Continuous	
I <sub>DD3</sub>	Power Supply Current		38	60		43	65	mA	$\overline{CS} = V_{IH2}$ , $I_{OL} = 0.0mA$ , $T_A = 0^{\circ}C$ , Continuous	
I <sub>CF1</sub>	Output Clamp Current		8	14		7	13	mA	V <sub>OUT</sub> = -1.0V, T <sub>A</sub> = 0°C, Continuous	
ICF2	Output Clamp Current		7	13		6	12	mA	V <sub>OUT</sub> = -1.0V, T <sub>A</sub> = 25°C, Continuous	
I <sub>GG</sub>	Gate Supply Current			1			1	μA		
V <sub>IL1</sub>	Input Low Voltage for TTL Interface	-1		0.65	-1		0.65	v		
V <sub>IL2</sub>	Input Low Voltage for MOS Interface	V <sub>DD</sub>		V <sub>CC</sub> -6	V <sub>DD</sub>		V <sub>CC</sub> -6	V		
VIH1	Addr. Input High Voltage	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V		
V <sub>IH2</sub>	Chip Sel. Input High Volt.	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V <sub>CC</sub> -1.5		V <sub>CC</sub> +0.3	V		
lol	Output Sink Current	1.6	4		1.6	4		mA	V <sub>OUT</sub> = 0.45V	
I <sub>OH</sub>	Output Source Current	-2.0			-2.0			mA	V <sub>OUT</sub> = 0.0V	
V <sub>OL</sub>	Output Low Voltage		-3	0.45		-3	0.45	V	I <sub>OL</sub> = 1.6mA	
V <sub>OH</sub>	Output High Voltage	3.5	4.5		3.5	4.5		V	I <sub>OH</sub> = -200µА	

Note 1: Typical values are at nominal voltages and T<sub>A</sub> = 25°C.

### **A.C. Characteristics**

 $T_A = 0^{\circ} C$  to +70°C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG} = -9V \pm 5\%$  unless otherwise noted

		1702A Limits	1702A-2 Limits	1702A-6 Limits		
Symbol	Test	Min. Max.	Min. Max.	Min. Max.	Unit	
Freq.	Repetition Rate	1	1.6	0.66	MHz	
tон	Previous Read Data Valid	0.1	0.1	0.1	μs	
tACC	Address to Output Delay	1	0.65	1.5	μs	
tcs	Chip Select Delay	0.1	0.3	0.6	μs	
t <sub>CO</sub>	Output Delay From CS	0.9	0.35	0.9	μs	
tod	Output Deselect	0.3	0.3	0.3	μs	

## **Capacitance** $T_A = 25^{\circ}C$

SYMBOL	TEST	TYPICAL	MAXIMUM UNIT		CONDITIONS
C <sub>IN</sub>	Input Capacitance	8	15	pF	$V_{IN} = V_{CC}$ All $\overline{CS} = V_{CC}$ unused pins
с <sub>оит</sub>	Output Capacitance	10	15	pF	$V_{OUT} = V_{CC}$ are at A.C. $V_{GG} = V_{CC}$ ground


\*This parameter is periodically sampled and is not 100% tested.

## **Switching Characteristics**


Conditions of Test:

Input pulse amplitudes: 0 to 4V;  $t_R$ ,  $t_F \le 50$  ns Output load is 1 TTL gate; measurements made at output of TTL gate ( $t_{PD} \le 15$  ns),  $C_L = 15 pF$ 


#### A) READ OPERATION




## B) DESELECTION OF DATA OUTPUT IN OR-TIE OPERATION




## **Typical Characteristics**




#### OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE




#### ACCESS TIME VS. LOAD CAPACITANCE






IDD CURRENT VS. TEMPERATURE



ACCESS TIME VS. TEMPERATURE



## 1702AL, 1702AL2

## 2K (256 x 8) UV ERASABLE LOW POWER PROM

Part No.	MAXIMUM ACCESS (µs)	t <sub>DVGG</sub> (µs)
1702AL	1.0	0.4
1702AL-2	0.65	0.3

- Clocked Vgg Mode for Low Power Dissipation
- Fast Programming: 2 Minutes for all 2048 Bits
- All 2048 Bits Guaranteed\* Programmable: 100% Factory Tested
- Inputs and Outputs DTL and TTL Compatible
- Three-State Output: OR-tie Capability

The 1702AL is a 256 word by 8 bit electrically programmable ROM and is the same chip as the industry standard 1702A. The programming and erasing specifications are identical to the 1702A. The 1702AL operates with the  $V_{GG}$  clocked to reduce the power dissipation.

Initially all 2048 bits of the 1702AL are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit location. The 1702AL is packaged in a 24 pin dual in-line package with a transparent lid. The transparent lid allows the user to expose the 1702AL to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.

The 1702AL is fabricated with silicon gate technology. This low threshold technology allows the design and production of high performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

Address Inputs

Data Outputs

Chip Select Input

\*Intel's liability shall be limited to replacing any unit which fails to program as desired.

ĈS

DOUT1-DOUT8

**PIN CONFIGURATION** 

A1-2

Ao

DATA OUT 1-

•DATA OUT 2 - 5

DATA OUT 3 - 6

DATA OUT 4 -

DATA OUT 5 -

DATA OUT 6-

•DATA OUT 7- 10

•DATA OUT 8- 11 (MSB)

Vcc - 12

з

7

4 (LSB)

VDD

23 - Vcc

22 - Vcc

21 - A3

20 - A

19 - A5

18

16 - Voo

15 - V<sub>BB</sub>

14 - CS

\*THIS PIN IS THE DATA INPUT LEAD DURING PROGRAMMING


A 6

13 - PROGRAM

17 - A7

PIN NAMES

**BLOCK DIAGRAM** 



NOTE: In the read mode a logic 1 at the address inputs and data outputs is a high and logic 0 is a low.

U.S. Patent No. 3660819

#### PIN CONNECTIONS

The external lead connections to the 1702AL differ, depending on whether the device is being programmed or used in read mode (see following table). In the programming mode, the data inputs 1-8 are pins 4-11 respectively. The programming voltages and timing are shown in the ROM and PROM Programming Instructions section, pages 3-57.

PIN	12 (V <sub>CC</sub> )	13 (Program)	14 (CS)	15 (V <sub>BB</sub> )	16 (V <sub>GG</sub> )	22 (V <sub>CC</sub> )	23 (V <sub>CC</sub> )	24 (V <sub>DD</sub> )
Read	Vcc	V <sub>CC</sub>	GND	V <sub>CC</sub>	Clocked V <sub>GG</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>DD</sub>
Programming	GND	Program Pulse	GND	V <sub>BB</sub>	Pulsed V <sub>GG</sub>	GND	GND	Pulsed V <sub>DD</sub>

### **Absolute Maximum Ratings\***

Ambient Temperature Under Bias10°C to +80°C
Storage Temperature
Soldering Temperature of Leads (10 sec) +300 °C
Power Dissipation
Read Operation: Input Voltages and Supply
Voltages with respect to V <sub>CC</sub> +0.5V to -20V
Program Operation: Input Voltages and Supply
Voltages with respect to $V_{CC}$

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.


### **D.C. and Operating Characteristics** $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = +5V \pm 5\%$ , $V_{DD} = -9V \pm 5\%$ , $V_{GG}$ [1] = -9V ±5%, $V_{GG}$ [1 READ OPERATION

unless otherwise noted.

		1	702AL Lin	nits	17	702AL-2 Li	mits		
Symbol	Test	Min.	Typ.[2]	Max.	Min.	Typ.[2]	Max.	Unit	Conditions
lLi	Address and Chip Select Input Load Current			1			1	μA	V <sub>IN</sub> = 0.0V
ILO	Output Leakage Current			1			1	μA	$V_{OUT} = 0.0V, \overline{CS} = V_{CC}-2$
IDD01 <sup>[1]</sup>	Power Supply Current		7	10		7	10	mA	T <sub>A</sub> =25°C CS=VIH, VGG=VCC
IDDO2	Power Supply Current			15			15	mA	T <sub>A</sub> =0°C I <sub>OL</sub> =0.0mA
I <sub>DD1</sub> [1]	Power Supply Current		35	50		35	50	mA	$\frac{\overline{CS} = V_{CC} - 2, I_{OL} = 0.0 \text{mA},}{T_A = 25^{\circ}\text{C}, \text{ Continuous}}$
I <sub>DD2</sub>	Power Supply Current		32	46		32	46	mA	$\overline{CS} = 0.0V, I_{OL} = 0.0mA,$ T <sub>A</sub> = 25°C, Continuous
IDD3	Power Supply Current		38	60		38	60	mA	$\overline{CS} = V_{CC} - 2$ , $I_{OL} = 0.0 \text{mA}$ , $T_A = 0^{\circ}\text{C}$ , Continuous
ICF1	Output Clamp Current		8	14		5.5	8	mA	$V_{OUT} = -1.0V,$ T <sub>A</sub> = 0°C, Continuous
ICF2	Output Clamp Current		7	13		5	7	mA	V <sub>OUT</sub> = -1.0V, T <sub>A</sub> = 25°C, Continuous
I <sub>GG</sub>	Gate Supply Current			1			1	μA	
V <sub>IL1</sub>	Input Low Voltage for TTL Interface	-1		0.65	-1		0.65	V	
V <sub>IL2</sub>	Input Low Voltage for MOS Interface	V <sub>DD</sub>		V <sub>CC</sub> -6	V <sub>DD</sub>		V <sub>CC</sub> -6	V	
V <sub>IH</sub>	Address and Chip Select Input High Voltage	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V	
IOL	Output Sink Current	1.6	4		1.6	4		mA	V <sub>OUT</sub> = 0.45V
I <sub>OH</sub>	Output Source Current	-2.0			-2.0			mA	V <sub>OUT</sub> = 0.0V
VOL	Output Low Voltage		-3	0.45		-3	0.45	V	I <sub>OL</sub> = 1.6mA
VOH	Output High Voltage	3.5	4.5		3.5	4.5		V	I <sub>OH</sub> = -200μΑ

NOTES: 1. The 1702AL is operated with the VGG clocked to obtain low power dissipation. The average IDD will vary between IDD0 and IDD1 (at  $25^{\circ}$ C) depending on the V<sub>GG</sub> duty cycle (see curve opposite). 2. Typical values are at nominal voltage and T<sub>A</sub> =  $25^{\circ}$ C.

### **Typical Characteristics**



## A.C. Characteristics $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = +5V \pm 5\%$ , $V_{DD} = -9V \pm 5\%$ unless otherwise noted

Symbol	Test	1702AL Limits Min. Max.	1702AL-2 Limits Min. Max.	Ųnit
Freq.	Repetition Rate	1	1.6	MHz
tACC	Address to output delay	1	0.65	μs
t <sub>DVGG</sub>	Clocked V <sub>GG</sub> set up	0.4	0.3	μs
tcs	Chip select delay	0.1	0.3	μs
tco	Output delay from CS	0.9	0.35	μs
t <sub>OD</sub>	Output deselect	0.3	0.3	μs
tонс	Data out hold in clocked V <sub>GG</sub> mode	5	5	μs

### **Capacitance** T<sub>A</sub> = 25°C

SYMBOL	TEST	TYPICAL	MAXIMUM	UNIT	CONDITIONS
CIN	Input Capacitance	8	15	pF	V <sub>IN</sub> = V <sub>CC</sub> All CS = V <sub>CC</sub> unused pins
COUT	Output Capacitance	10	15	pF	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
C <sub>VGG</sub>	V <sub>GG</sub> Capacitance (Note 1)		30	pF	$V_{GG} = V_{CC}$ ground

\*This parameter is periodically sampled and is not 100% tested.


### **Switching Characteristics**

#### **Conditions of Test:**


Input pulse amplitudes: 0 to 4V;  $t_R$ ,  $t_F \leq 50$  ns

Output load is 1 TTL gate; measurements made at output of TTL gate ( $t_{PD} \leq 15$  ns), C<sub>L</sub> = 15pF

#### A. READ OPERATION



#### B. DESELECTION OF DATA OUTPUT IN OR-TIE OPERATION



## 2308

## 8192 BIT STATIC MOS READ ONLY MEMORY

- Fast Access Time: 450 ns
- Standard Power Supplies: +12V, ±5V
- TTL Compatible: All Inputs and Outputs
- Programmable Chip Select Input for Easy Memory Expansion
- Three-State Output: OR-Tie Capability
- Fully Decoded: On Chip Address Decode
- Inputs Protected: All Inputs Have Protection Against Static Charge
- Pin Compatible to 2708 PROM


The Intel 2308 is a 8192 bit static MOS read only memory organized as 1024 words by 8-bits. This ROM is designed for memory applications where high performance, large bit storage, and simple interfacing are important design objectives.

The inputs and outputs are TTL compatible. The chip select input (CS2/CS2) is programmable. An active high or low level chip select input can be defined by the designer and the desired chip select logic level is fixed at Intel during the masking process. The programmable chip select input, as well as OR-tie compatibility on the outputs, facilitates easy memory expansion. The pin compatible UV erasable 2708 PROM is available for initial system prototyping.

The 2308 read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits.

**PIN CONFIGURATION** 

#### **BLOCK DIAGRAM**



#### PIN NAMES

A0-A 9	ADDRESS INPUTS
01-08	DATA OUTPUTS
CS <sub>1</sub>	CHIP SELECT INPUT
CS2/CS2[1]	PROGRAMMABLE CHIP SELECT INPUT

NOTE 1. The CS2/CS2 LOGIC LEVELS MUST BE SPECIFIED BY THE USER AS EITHER A LOGIC 1 (V<sub>H</sub>) OR LOGIC 0 (V<sub>L</sub>). A LOGIC 0 SHOULD BE SPECIFIED IN ORDER TO BE COMPATIBLE WITH THE 2708.

int

### **Absolute Maximum Ratings\***

Ambient Temperature Under Bias25°C to +85°C
Storage Temperature
Voltage On Any Pin With Respect

#### \*COMMENT


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. and Operating Characteristics**

 $T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = 5V \pm 5\%; V_{DD} = 12V \pm 5\%, V_{BB} = -5V \pm 5\%, V_{SS} = 0V \text{ Unless Otherwise Specified.}$ 


Quarter at	Demonstern		Limits	6	11-14	Test Conditions
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	
ILI	Input Load Current (All Input Pins Except $\overline{\text{CS}}_1$ )		1	10	μA	V <sub>IN</sub> = 0 to 5.25V
ILCL	Input Load Current on $\overline{\text{CS}}_1$			1.6	mA	V <sub>IN</sub> = 0.45V
ILPC	Input Peak Load Current on $\overline{\text{CS}}_1$			4	mA	$0.8 \vee \leq V_{\rm IN} < 3.3 \vee$
I <sub>LKC</sub>	Input Leakage Current on $\overline{\text{CS}}_1$			10	μA	V <sub>IN</sub> = 3.3V to 5.25V
ILO	Output Leakage Current			10	μA	Chip Deselected
VIL	Input "Low" Voltage	V <sub>SS</sub> -1		0.8V	V	
VIH	Input "High" Voltage	3.3		V <sub>CC</sub> +1.0	V	
V <sub>OL</sub>	Output "Low" Voltage			0.45	V	I <sub>OL</sub> = 2mA
V <sub>OH1</sub>	Output "High" Voltage	2.4			V	I <sub>OH</sub> = -4mA
V <sub>OH2</sub>	Output "High" Voltage	3.7			V	I <sub>OH</sub> = -1mA
lcc	Power Supply Current V <sub>CC</sub>		0.8	2	mA	
I <sub>DD</sub>	Power Supply Current V <sub>DD</sub>		32	60	mA	
I <sub>BB</sub>	Power Supply Current V <sub>BB</sub>		0.01	1	mA	
PD	Power Dissipation			775	mW	

**NOTE 1**: Typical values for  $T_A = 25^\circ C$  and nominal supply voltage



#### D.C. OUTPUT CHARACTERISTICS

#### D.C. OUTPUT CHARACTERISTICS



### A.C. Characteristics

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 5\%$ ;  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Specified.

Symbol		Lin		
	Parameter	Тур.	Max.	Unit
tACC	Address to Output Delay Time	200	450	ns
t <sub>CO1</sub>	Chip Select 1 to Output Delay Time	85	160	ns
t <sub>CO2</sub>	Chip Select 2 to Output Delay Time	125	220	ns
t <sub>DF</sub>	Chip Deselect to Output Data Float Time	125	220	ns

NOTE 2: Refer to conditions of Test for A.C. Characteristics. Add 50 nanoseconds (worst case) to specified values at  $V_{OH}$  = 3.7V @ I<sub>OH</sub> = -1mA, C<sub>L</sub> = 100pF.


#### CONDITIONS OF TEST FOR A.C. CHARACTERISTICS

Output Load 1 T	ΓL Gate, and C <sub>LOAD</sub> = 100pF
Input Pulse Levels	
Input Pulse Rise and Fall Tin	nes 20 nsec
Timing Measurement Reference	ce Level
	4V VIII. VOII: 0.8V VII. VOI

**CAPACITANCE\***  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{BB} = -5V$ ,  $V_{DD}$ ,  $V_{CC}$  and all other pins tied to  $V_{SS}$ .


Symbol	Test	Lir	nits
3911001	1 651	Тур.	Max.
CIN	Input Capacitance		6pF
COUT	Output Capacitance		12pF


\*This parameter is periodically sampled and is not 100% tested.



## Typical Characteristics (Nominal supply voltages unless otherwise noted.)


2308






△ OUTPUT CAPACITANCE

CS1 INPUT CHARACTERISTICS



T<sub>ACC</sub> VS. TEMPERATURE (NORMALIZED)



# intel

## 2316A

## **16,384 BIT STATIC MOS READ ONLY MEMORY**

- Single +5 Volts Power Supply Voltage
- Guaranteed 850ns Access Time
- Directly TTL Compatible—All Inputs and Outputs
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge


The Intel 2316A is a 16,384 bit static MOS read only memory organized as 2048 words by 8 bits. This ROM is designed for memory applications where high performance, large bit storage, and simple interfacing are important design objectives.


The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined by the designer and the desired chip select logic level is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitates easy memory expansion.

The 2316A read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. Only a single +5V power supply is needed and all devices are directly TTL compatible.

PIN CONFIGURATION

#### **BLOCK DIAGRAM**





#### **PIN NAMES**

A0. A10	ADDRESS INPUTS
0 <sub>1</sub> .0 <sub>8</sub>	DATA OUTPUTS
CS <sub>1</sub> - CS <sub>3</sub>	PROGRAMMABLE CHIP SELECT INPUTS

### **Absolute Maximum Ratings\***

Ambient Temperature Under Bias						
Storage Temperature $\dots \dots -65^{\circ}C$ to $+150^{\circ}C$						
Voltage On Any Pin With Respect						
To Ground						
Power Dissipation 1.0 Watt						


\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## **D.C. and Operating Characteristics** $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

			LIMITS			
SYMBOL	PARAMETER	MIN.	түр. <sup>(1)</sup>	MAX.	UNIT	TEST CONDITIONS
ILI	Input Load Current (All Input Pins)		1	10	μΑ	V <sub>IN</sub> = 0 to 5.25V
LOH	Output Leakage Current			10	μΑ	CS = 2.2V, V <sub>OUT</sub> = 4.0V
LOL	Output Leakage Current			-20	μA	CS = 2.2V, V <sub>OUT</sub> = 0.45V
Icc	Power Supply Current		40	98	mA	All inputs 5.25V Data Out Open
VIL	Input ''Low'' Voltage	-0.5		0.8	V	
VIH	Input "High" Voltage	2.0		V <sub>CC</sub> +1.0V	V	
VOL	Output "Low" Voltage			0.45	V	I <sub>OL</sub> = 2.0 mA
V <sub>OH</sub>	Output "High" Voltage	2.2			V	I <sub>OH</sub> = -100 μA


(1) Typical values for  $T_A = 25^{\circ}C$  and nominal supply voltage.

## **Typical D.C. Characteristics**






STATIC I<sub>CC</sub> VS. AMBIENT TEMPERATURE WORST CASE



OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE



## A.C. Characteristics $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = +5V \pm 5\%$ unless otherwise specified

· · · · · · · · · · · · · · · · · · ·					
SYMBOL	PARAMETER	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
t <sub>A</sub>	Address to Output Delay Time		400	850 <sup>,</sup>	nS
tco	Chip Select to Output Enable Delay Time			300	nS
tDF	Chip Deselect to Output Data Float Delay Time	0		300	nS

#### CONDITIONS OF TEST FOR A.C. CHARACTERISTICS


CAPACITANCE<sup>(2)</sup>  $T_A = 25^{\circ}C, f = 1 \text{ MHz}$ 

Input			•		•		•		•	•	•	•		•	•	•	•	•	1.5	5V	
Output		•	•	•		•	•	•	•	•	•		0.	4!	5١	/	t	0	2.2	2V	


		LIM	ITS
SYMBOL	TEST	TYP.	MAX.
C <sub>IN</sub>	All Pins Except Pin Under Test Tied to AC Ground	4 pF	10 pF
C <sub>OUT</sub>	All Pins Except Pin Under Test Tied to AC Ground	8 pF	15 pF


## A.C. Waveforms

(2) This parameter is periodically sampled and is not 100% tested.



### **Typical A.C. Characteristics**





200

0

100

200

300

CLOAD (pfd)

400

500

# intel

A<sub>0</sub>-A<sub>9</sub> ADDRESS INPUTS O<sub>1</sub>-O<sub>8</sub> DATA OUTPUTS

CS/WE CHIP SELECT/WRITE ENABLE INPUT

## 2708, 2704

## 8K AND 4K UV ERASABLE PROM


- 2708 1024x8 Organization
  2704 512x8 Organization
- Fast Programming Typ. 100 sec. For All 8K Bits
- Low Power During Programming
- Access Time 450 ns Max.
- Standard Power Supplies +12V, +5V, -5V
- Static No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Three-State Output OR-Tie Capability

The Intel 2708/2704 are high speed 8192/4096 bit erasable and electrically reprogrammable ROM's (EPROM) ideally suited where fast turn around and pattern experimentation are important requirements.

The 2708/2704 are packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the devices.

A pin for pin mask programmed ROM, the Intel 2308, is available for large volume production runs of systems initially using the 2708.

The 2708/2704 is fabricated with the time proven N-channel silicon gate technology.



		PIN NUMBER								
MODE	9-11, 13-17	12	18	19	20	21	24			
READ	D <sub>OUT</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	VIL	VBB	Vcc			
PROGRAM	D <sub>IN</sub>	V <sub>SS</sub>	Pulsed VIHP	V <sub>DD</sub>	ViHW	V <sub>BB</sub>	V <sub>cc</sub>			

#### PROGRAMMING

The programming specifications are in the ROM and PROM Programming Instructions (see page 3-59).

### **Absolute Maximum Ratings\***

Temperature Under Bias25	ö°C to +85°C
Storage Temperature	C to +125°C
$V_{DD}$ With Respect to $V_{BB}$	20V to -0.3V
$V_{CC}$ and $V_{SS}$ With Respect to $V_{BB}$	5V to -0.3V
All Input or Output Voltages With Respect	
to V <sub>BB</sub> During Read	5V to -0.3V
CS/WE Input With Respect to V <sub>BB</sub>	
During Programming+2	20V to -0.3V
Program Input With Respect to V <sub>BB</sub> +3	35V to -0 3V
Power Dissipation	1.5W

\*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## READ OPERATION D.C. and Operating Characteristics


 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Conditions
I <sub>LI</sub>	Address and Chip Select Input Sink Current		1	10	μA	$V_{IN}$ = 5.25 V or $V_{IN}$ = $V_{IL}$
ILO	Output Leakage Current		1	10	μA	V <sub>OUT</sub> = 5.25V, <del>CS</del> /WE = 5V
I <sub>DD</sub> <sup>[2]</sup>	V <sub>DD</sub> Supply Current		50	65	mA	Worst Case Supply Currents:
Icc <sup>[2]</sup>	V <sub>CC</sub> Supply Current		6	10	mA	All Inputs High
I <sub>BB</sub> [2]	V <sub>BB</sub> Supply Current		30	45	mA	$\overline{\text{CS}}/\text{WE} = 5\text{V}; \text{T}_{\text{A}} = 0^{\circ}\text{C}$
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub>		0.65	V	
V <sub>IH</sub>	Input High Voltage	3.0		V <sub>CC</sub> +1	V	
V <sub>OL</sub>	Output Low Voltage			0.45	V	I <sub>OL</sub> = 1.6mA
V <sub>OH1</sub>	Output High Voltage	3.7			V	l <sub>OH</sub> = -100μA
V <sub>OH2</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -1mA
PD	Power Dissipation	1		800	mW	T <sub>A</sub> = 70°C


NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

2. The total power dissipation of the 2704/2708 is specified at 800 mW. It is not calculable by summing the various currents (I<sub>DD</sub>, I<sub>CC</sub>, and I<sub>BB</sub>) multiplied by their respective voltages since current paths exist between the various power supplies and V<sub>SS</sub>. The I<sub>DD</sub>, I<sub>CC</sub>, and I<sub>BB</sub> currents should be used to determine power supply capacity only.


## **Typical D.C. Characteristics**



#### RANGE OF SUPPLY CURRENTS VS. TEMPERATURE



#### OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE



### A.C. Characteristics

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
tACC	Address to Output Delay		280	450	ns
tco	Chip Select to Output Delay		60	120	ns
t <sub>DF</sub>	Chip De-Select to Output Float	0		120	ns
t <sub>OH</sub>	Address to Output Hold	0			ns

### **Capacitance**<sup>[1]</sup> $T_A = 25^{\circ}C$ , f = 1MHz


Symbol	Parameter	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance	4	6	pF	V <sub>IN</sub> =0V
COUT	Output Capacitance	8	12	pF	V <sub>OUT</sub> =0V

Note 1. This parameter is periodically sampled and not 100% tested.


#### A.C. Test Conditions:


Output Load: 1 TTL gate and C<sub>L</sub> = 100pF Input Rise and Fall Times:  $\leq$ 20ns Timing Measurement Reference Levels: 0.8V and 2.8V for inputs; 0.8V and 2.4V for outputs Input Pulse Levels: 0.65V to 3.0V

### Waveforms



**Typical A.C. Characteristics** 





## HIGH SPEED FULLY DECODED 1024 BIT READ ONLY MEMORY

- Fast Access Time --45 nsec Maximum over Temperature and Supply Voltage Variation.
- Low Power Dissipation --0.5 mW/bit typical.
- DTL and TTL Compatible -- Input Loading is .25 mA max. --Outputs sink 15 mA.
- OR-Tie Capability -- Open Collector Outputs


- Simple Memory Expansion --2 Chip Select Input Leads.
- Fully Decoded -- on Chip Address Decode and Buffer.
- Minimum Line Reflection -- Low Voltage Diode Input Clamp.
- Standard Packaging -- 16 Pin Dual In-Line Lead Configuration.

The 3301A is a fully decoded 1024 bit read only memory organized as 256 words by 4 bits. It is a higher speed version of the 3301 and is a direct pin for pin replacement of the 3301. Its performance is specified over the complete ambient temperature range of 0°C to 75°C and a  $V_{CC}$  supply voltage range of 5V ± 5%. The 3301A is programmed at the final step of processing which allows fast turnaround.

The OR tie capability and the 2 chip select inputs of the 3301A allow easy memory expansion into larger word and bit lengths.

The 3301A is mask programmed to customized patterns. Ideal applications are in microprogramming and table look up.

The 3301A is manufactured using Schottky barrier diode clamped transistors which allows higher switching speeds than those devices made with conventional gold diffusion process.



-65°to +125°C

-65°to +160°C

-1.1 to 5.5V

100 mA

-0.5V to 7 Volts

## Absolute Maximum Ratings\*

Temperature Under Bias Storage Temperature Output or Supply Voltages All Input Voltages Output Currents

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

## **D. C. Characteristics:** All Limits Apply for $V_{cc}$ = +5.0V ±5%, $T_A$ = 0°C to +75°C

		LIMITS			TEST	
SYMBOL	PARAMETER	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT	CONDITIONS
I <sub>FA</sub>	ADDRESS INPUT LOAD CURRENT			-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 0.45V
I <sub>FS</sub>	CHIP SELECT INPUT LOAD CURRENT			-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 0.45V
I <sub>RA</sub>	ADDRESS INPUT LEAKAGE CURRENT			40	μA	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 5.25V
I <sub>RS</sub>	CHIP SELECT INPUT LEAKAGE CURRENT			40	μA	V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 5.25V
V <sub>CA</sub>	ADDRESS INPUT CLAMP VOLTAGE			-1.0	V	$V_{CC} = 4.75V,$ $I_A = -5.0mA$
V <sub>cs</sub>	CHIP SELECT INPUT CLAMP VOLTAGE			-1.0	V	V <sub>CC</sub> = 4.75V, I <sub>S</sub> = -5.0mA
V <sub>ol</sub>	OUTPUT LOW VOLTAGE			0.45	V	V <sub>cc</sub> = 4.75V, I <sub>OL</sub> = 15mA
I <sub>cex</sub>	OUTPUT LEAKAGE CURRENT			100	μA	V <sub>CC</sub> = 5.25V, V <sub>CE</sub> = 5.25V
I <sub>cc</sub>	POWER SUPPLY CURRENT		90	125	mA	$V_{CC} = 5.25V,$ $V_{A0} \rightarrow V_{A7} = 0V$ $V_{S0} = V_{S1} = 0V$
VIL	INPUT "LOW" VOLTAGE			0.85	V	V <sub>cc</sub> = 5.0V
V <sub>IH</sub>	INPUT "HIGH" VOLTAGE	2.0			V	V <sub>cc</sub> = 5.0V

Note 1: Typical values are at 25°C and at nominal voltage.

ROMs

## Switching Characteristics

A. C. Characteristics  $V_{cc} = +5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $+75^{\circ}C$ 


SYMBOL	PARAMETER	LIMIT TYP. <sup>(1)</sup> MAX.		UNIT	CONDITIONS				
t <sub>A++</sub> ,t <sub>A</sub> t <sub>A+-</sub> ,t <sub>A-+</sub>	Address to Output Delay	25	45	ns	Both C.S. lines must be at ground potential to activate the ROM.				
t <sub>S++</sub> ,t <sub>S</sub>	Chip Select to Output Delay	13	20	ns					

NOTE 1: Typical values are at 25°C and at nominal voltage.


**Capacitance**<sup>(2)</sup>  $T_A = 25^{\circ}C$ 

	PARAMETER		LIN	ΝТ .				
SYMBOL		PLASTIC		CERDIP		UNIT	TEST CONDITIONS	
		TYP.	MAX.	TYP.	MAX.			
CINA	Address Input Capacitance	5	8	6	10	pF	V <sub>CC</sub> = 5V V <sub>INA</sub> = 2.5V	
C <sub>INS</sub>	Chip Select Input Capacitance	5	8	5	10	pF	$V_{CC} = 5V$ $V_{INS} = 2.5V$	
C <sub>OUT</sub>	Output Capacitance	7	10	8	12	pF	V <sub>CC</sub> = 5V V <sub>OUT</sub> = 2.5V	


NOTE 2: This parameter is only periodically sampled and is not 100% tested.



#### ADDRESS TO OUTPUT DELAY



#### CHIP SELECT TO OUTPUT DELAY



# intel

## M3301A


## HIGH SPEED 1024 BIT READ ONLY MEMORY

- Military Temperature Range -55°C to +125°C
- Fast Access Time 60 nsec Maximum
- OR-Tie Capability Open Collector Outputs
- Standard Packaging 16 Pin Hermetic Dual In-Line Configuration

The M3301A is a military temperature range ROM, organized as 256 words by 4-bits. It is mask programmed to customized patterns. Initial circuit prototyping can be performed before going into volume production by using the pin compatible M3601 PROM.

LOGIC SYMBOL

#### PIN CONFIGURATION



#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias
Storage Temperature
Output or Supply Voltages
All Input Voltages
Output Currents

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

### **D.C. and Operating Characteristics**

All limits apply for  $V_{CC}$  = +5.0V ±5%,  $T_A$  = -55°C to +125°C, unless otherwise specified.

Symbol			Limits			Test Conditions	
	Parameter	Min.	Typ.[1]	Max.	Unit		
IFA	Address Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 0.45V	
IFS	Chip Select Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 0.45V	
IRA	Address Input Leakage Current			40	μA	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 5.25V	
IRS	Chip Select Input Leakage Current			40	μΑ	V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 5.25V	
VCA	Address Input Clamp Voltage		-0.7	-1.2	v	V <sub>CC</sub> = 4.75V, I <sub>A</sub> = -5.0mA	
V <sub>CS</sub>	Chip Select Input Clamp Voltage		-0.7	-1.2	v	V <sub>CC</sub> = 4.75V, I <sub>S</sub> = -5.0mA	
V <sub>CS</sub>	Output Low Voltage		0.3	0.45	v	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 10mA	
ICEX	Output Leakage Current		1	100	μA	V <sub>CC</sub> = 5.25V, V <sub>CE</sub> = 5.25V	
				-		V <sub>CC</sub> = 5.25V,	
ICC	Power Supply Current		90	125	mA	$V_{A0} \rightarrow V_{A7} = 0V, V_{CC} = 5.25V,$ $V_{S0} = V_{S1} = 0V$	
VIL	Input "Low" Voltage			0.80	v	V <sub>CC</sub> = 5.0V	
VIH	Input "High" Voltage	2.1			V	V <sub>CC</sub> = 5.0V	

NOTE 1: Typical values are at 25°C and at nominal voltage.

### **A. C. Characteristics** $V_{CC} = +5V \pm 5\%$ , $T_A = -55^{\circ}C$ to $+ 125^{\circ}C$

SYMBOL	PARAMETER	MAX. LIMIT	UNIT	CONDITIONS
t <sub>A++</sub> , t <sub>A</sub> t <sub>A+-</sub> , t <sub>A-+</sub>	Address to Output Delay	60	ns	Both C.S. lines must be at ground potential
t <sub>S++</sub> . t <sub>S</sub>	Chip Select to Output Delay	30	ns	to activate the ROM.

## **Capacitance** <sup>(1)</sup> T<sub>A</sub> = 25°C

0/000		LIMITS			TENT CONDITIONS	
SYMBOL	PARAMETER	TYP.	MAX.	UNIT	TEST CONDITIONS	
CINA	Address Input Capacitance	4	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
CINS	Chip-Select Input Capacitance	6	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
Cout	Output Capacitance	7	12	pF	V <sub>CC</sub> = 5V	V <sub>OUT</sub> = 2.5V


NOTE 1: This parameter is only periodically sampled and is not 100% tested.

## **Switching Characteristics**


Conditions of Test: Input pulse amplitudes - 2.5V


Input pulse rise and fall times of

5 nanoseconds between 1 volt and 2 volts Speed measurements are made at 1.5 volt levels Output loading is 10 mA and 30 pF Frequency of test - 2.5 MHz




### Waveforms





CHIP SELECT TO OUTPUT DELAY





# 3302A, 3302A-4, 3302AL6, 3322A, 3322A-4, 3322AL6


# HIGH SPEED 2048 BIT READ ONLY MEMORY

- Fast Access Time—70ns (3302A, 3322A) Over Temperature and Supply Voltage Variation
- Low Standby Power Dissipation (3302AL6) — 115 μW/bit
- Fully Decoded on Chip Address Decode and Buffer
- DTL and TTL Compatible Input Loading is 0.25 mA max — Output Sink is 15 mA
- Open Collector (3302A, 3302A-4, 3302AL6) and Three State (3322A, 3322A-4, 3322AL6) Outputs
- Simple Memory Expansion Single Chip Select Input Lead
- Standard Packaging 16 Pin Dual In-Line Lead Configuration


The 3302A and 3322A device families are high density 2048 bit (512 words by 4-bit) ROMs. Electrical performance is specified over the complete ambient temperature range 0°C to 75°C and V<sub>CC</sub> supply voltage range of 5V  $\pm$ 5%. The 3302A and 3322A ROM families are pin compatible with the Intel<sup>®</sup> 3602 and 3622 PROM families. Consequently initial circuit prototyping can be performed using the pin compatible PROMs.

The 3302A-4 and 3322A-4 are ideal for slower performance systems (>90 ns) where low system cost is a prime factor. For those systems requiring low power dissipation, one should consider the 3302AL6/3322AL6. Not only does the 3302AL6/3322AL6 dissipate 20% less active power than the 3302/3322, but it also has an added low standby power dissipation feature. Whenever the 3302AL6/3322AL6 is deselected, power dissipation is reduced by 70%.

The 3302A and 3322A device families are manufactured using Schottky barrier diode clamped transistors which results in higher speed performance than equivalent devices made with gold diffusion process.



LOGIC SYMBOL



Temperature Under Bias	-65°C to +125°C
Storage Temperature	-65°C to +160°C
Output or Supply Voltages	-0.5V to 7 Volts
All Input Voltages	1.6V to 5.5V
Output Currents	100mA

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

# ROMS

D. C. Characteristics:	All Limits Apply for $V_{CC}$ = +5.0V ±5%, T <sub>A</sub> = 0°C to +75°C
------------------------	--

		Limits				
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
IFA	Address Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 0.45V
IFS	Chip Select Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 0.45V
IRA	Address Input Leakage Current			40	μΑ	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 5.25V
I <sub>RS</sub>	Chip Select Input Leakage Current			40	μΑ	V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 5.25V
V <sub>CA</sub>	Address Input Clamp Voltage		-0.9	-1.5	V	V <sub>CC</sub> = 4.75V, I <sub>A</sub> = -10mA
V <sub>CS</sub>	Chip Select Input Clamp Voltage		-0.9	-1.5	V	V <sub>CC</sub> = 4.75V, I <sub>S</sub> = -10mA
VOL	Output Low Voltage		0.3	0.45	v	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 15mA
ICEX	Output Leakage Current			100	μA	V <sub>CC</sub> = 5.25V, V <sub>CE</sub> = 5.25V
I <sub>CC1</sub>	Power Supply Current (3302, 3302-4, 3322, 3322-4)			140	mA	V <sub>CC</sub> - 5.25V, V <sub>A0</sub> - V <sub>A8</sub> = 0V CS = 0V
I <sub>CC2</sub>	Power Supply Current (3302L-6, 3322L-6) Active Standby			110 45	mA mA	$V_{CC} = 5.25V$ $\overline{CS} = 0.45V$ $\overline{CS} = 2.4V$
VIL	Input "Low" Voltage			0.85	V	V <sub>CC</sub> = 5.0V
VIH	Input "High" Voltage	2.0			V	V <sub>CC</sub> = 5.0V

#### 3322A, 3322A-4, 3322AL6 ONLY

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
10	Output Leakage for High Impedance Stage			40	μA	V <sub>O</sub> =5.25V or 0.45V, V <sub>CC</sub> =5.25V, <del>C</del> S=2.4V
I <sub>SC</sub> <sup>[2]</sup>	Output Short Circuit Current	-15	-25	-60	mA	V <sub>CC</sub> = 5.00V, T <sub>A</sub> = 25°C, V <sub>O</sub> = 0V
V <sub>OH</sub>	Output High Voltage	2.4			ÎV.	I <sub>OH</sub> = -2.4mA, V <sub>CC</sub> = 4.75V

NOTES: 1. Typical values are at 25<sup>°</sup> C and at nominal voltage.

2. Unmeasured outputs are open during this test.

A. C. Characteristics	$V_{CC} = +5V \pm 5\%$ , $T_A = 0^{\circ}C \text{ to } + 75^{\circ}C$
-----------------------	---

		MAX. LIMIT					
SYMBOL	PARAMETER			3302AL6 3322AL6	UNIT	CONDITIONS	
t <sub>A++</sub> , t <sub>A</sub> t <sub>A+-</sub> , t <sub>A-+</sub>	Address to Output Delay	70	90	90	ns	$\overline{CS} = V_{IL}$ to Select the	
t <sub>S++</sub>	Chip Select to Output Delay	30	30	30	ns	ROM	
t <sub>S</sub>	Chip Select to Output Delay	30	30	120	ns		


### Capacitance<sup>(1)</sup> T<sub>A</sub> = 25°C, f = 1 MHz

SYMBOL	PARAMETER	LIMITS		UNIT	TEST CONDITIONS	
STWBUL	PARAMETER	TYP.	MAX.			
CINA	Address Input Capacitance	4	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
CINS	Chip-Select Input Capacitance	6	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
C <sub>OUT</sub>	Output Capacitance	7	12	pF	V <sub>CC</sub> = 5V	V <sub>OUT</sub> = 2.5V

NOTE 1: This parameter is only periodically sampled and is not 100% tested.


## **Switching Characteristics**


#### Conditions of Test: Input pulse amplitudes - 2.5V Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF Frequency of test - 2.5 MHz



#### Waveforms

ADDRESS TO OUTPUT DELAY





# Into

# 3304A, 3304A-4, 3304AL6, 3324A, 3324A-4

# HIGH SPEED 4096 BIT READ ONLY MEMORY

- Fast Access Time 70ns (3304A, 3324A) Over Temperature and Supply Voltage Variation
- Low Standby Power Dissipation  $(3304AL6) - 60 \mu W/bit$
- Fully Decoded on Chip Address Decode and Buffer
- DTL and TTL Compatible Input Loading is 0.25 mA max ----Output Sink is 15 mA
- Open Collector (3304A, 3304A-4, 3304AL6) and Three State (3324A, 3324A-4) Outputs
- Simple Memory Expansion 4 Chip Select Input Leads
- Standard Packaging 24 Pin **Dual In-Line Lead Configuration**

The 3304A and 3324A device families are high density 4096 bit (512 words by 8-bit) ROMs. Electrical performance is specified over the complete ambient temperature range of 0°C to 75°C and  $V_{CC}$  supply voltage range of 5V ±5%. The 3304A and 3324A ROM families are pin compatible with the Intel 3604 and 3624 PROM families. Consequently initial circuit prototyping can be performed using the pin compatible PROMs.

The 3304A-4 and 3324A-4 are ideal for slower performance systems (> 90 ns) where low system cost is a prime factor. For those systems requiring low power dissipation, one should consider the 3304AL6. Not only does the 3304AL6 dissipate 20% less active power than the 3304A, but is also has an added low standby power dissipation feature. Whenever the 3304AL6 is deselected, power dissipation is reduced by 70%.

The 3304A and 3324A device families are manufactured using Schottky barrier diode clamped transistors which results in higher speed performance than equivalent devices made with gold diffusion process.

Mode	Pin Connection	Pin 22	Pin 24				
Read:	3304A,3304A-4, 3324A,3324A-4	No Connect or 5V	5V				
	3304AL6	+5V	No Connect				
Standby Power:							
	3304AL6	Power dissipation is automatically reduced whenever the 3304AL6 is deselected.					

A6 🗖

A5 🗖

A4 C

A3 [

A2 C


A) C

٥C


GND C

(LSB) An


(LSB) 01 ∘2□




BLOCK DIAGRAM









Temperature Under Bias65°C to +125°C
Storage Temperature
Output or Supply Voltages0.5V to 7 Volts
All Input Voltages
Output Currents 100mA

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

# **D. C. Characteristics:** All Limits Apply for $V_{CC}$ = +5.0V ±5%, $T_A$ = 0°C to +75°C

			Limits			
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
IFA	Address Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>A</sub> =0.45V
IFS	Chip Select Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>S</sub> =0.45V
IRA	Address Input Leakage Current			40	μA	V <sub>CC</sub> =5.25V, V <sub>A</sub> =5.25V
IRS	Chip Select Input Leakage Current			40	μΑ	V <sub>CC</sub> =5.25V, V <sub>S</sub> =5.25V
VCA	Address Input Clamp Voltage		-0.9	-1.5	V	V <sub>CC</sub> =4.75V, I <sub>A</sub> = -10mA
V <sub>CS</sub>	Chip Select Input Clamp Voltage		-0.9	-1.5	V	V <sub>CC</sub> =4.75V, I <sub>S</sub> = -10mA
VOL	Output Low Voltage		0.3	0.45	V	V <sub>CC</sub> =4.75V, I <sub>OL</sub> =15mA
ICEX	Output Leakage Current			100	μA	V <sub>CC</sub> =5.25V, V <sub>CE</sub> =5.25V
I <sub>CC1</sub>	Power Supply Current (3304A, 3304A-4)			190	mA	$\frac{V_{CC1}=5.25V, V_{A0}\rightarrow V_{A8}=0V,}{\overline{CS}_{1}=\overline{CS}_{2}=0V, CS_{3}=CS_{4}=5.25V}$
I <sub>CC2</sub>	Power Supply Current (3324A, 3324A-4)			190	mA	$V_{CC1} = 5.25V, V_{A0} \rightarrow V_{A8} = 0V,$ $\overline{CS}_1 = \overline{CS}_2 = 0V, CS_3 = CS_4 = 5.25V$
lcc	Power Supply Current (3304AL6) Active			140	mA	$V_{CC2}$ =5.25V, $V_{CC1}$ =Open $\overline{CS}_1 = \overline{CS}_2$ =0.45V, $CS_3 = CS_4$ =2.4V
	Standby			45	mA	$\overline{CS}_1 = \overline{CS}_2 = 2.5V$
VIL	Input "Low" Voltage			0.85	V	V <sub>CC</sub> =5.0V
VIH	Input "High" Voltage	2.0			V	V <sub>CC</sub> =5.0V

#### 3324A, 3324A-4 ONLY

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
I <sub>0</sub>	Output Leakage for High Impedance Stage			100	μA	$V_0 = 5.25V$ or $0.45V$ , $V_{CC} = 5.25V$ , $\overline{CS}_1 = \overline{CS}_2 = 2.4V$
I <sub>SC</sub> <sup>[2]</sup>	Output Short Circuit Current	-15	-25	-60	mA	$V_{CC} = 5.00V, T_A = 25^{\circ}C, V_O = 0V$
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -2.4mA, V <sub>CC</sub> = 4.75V

NOTES: 1. Typical values are at 25°C and at nominal voltage.

2. Unmeasured outputs are open during this test.

## **A. C. Characteristics** $V_{CC} = +5V \pm 5\%$ , $T_A = 0^{\circ}C \text{ to } + 75^{\circ}C$

		MAX. LIMIT					
SYMBOL	PARAMETER		3304A-4 3324A-4	3304AL6	UNIT	CONDITIONS	
t <sub>A++</sub> , t <sub>A</sub> t <sub>A+-</sub> , t <sub>A-+</sub>	Address to Output Delay	70	90	90	ns	$\overline{\text{CS}}$ = V <sub>IL</sub> to Select the	
t <sub>S++</sub>	Chip Select to Output Delay	30	30	30	ns	PROM	
t <sub>S</sub>	Chip Select to Output Delay	30	30	120	ns		


# Capacitance<sup>(1)</sup> T<sub>A</sub> = 25°C, f = 1 MHz

SYMBOL	PARAMETER	LIN	IITS	UNIT	TEST CONDITIONS	
STIVIBOL	PARAMETER	TYP.	MAX.			NDITIONS
CINA	Address Input Capacitance	4	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
CINS	Chip-Select Input Capacitance	6	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
C <sub>OUT</sub>	Output Capacitance	7	15	pF	V <sub>CC</sub> = 5V	V <sub>OUT</sub> = 2.5V


NOTE 1: This parameter is only periodically sampled and is not 100% tested.


# **Switching Characteristics**


#### Conditions of Test: Input pulse amplitudes - 2.5V Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF Frequency of test - 2.5 MHz



# Waveforms







# intel

# 3601, 3621

# 256 x 4 HIGH SPEED RAM


3601-1, 3621-1	50 ns Max.
3601, 3621	70 ns Max.

- Low Power Dissipation:
   0.5 mW/Bit Typical
- Open Collector (3601) and Three-State Outputs (3621)
- Fast Programming: 1 ms/Bit Typically
- Polycrystalline Silicon Fuse
- 16 Pin Dual In-Line Hermetic Package

The Intel® 3601/3621 is a 1024 bit PROM ideally suited for uses where fast turnaround and pattern experimentations are important, such as in prototypes or in small productions volume systems. The 3601 is manufactured with all outputs low, and logic high output levels can be electrically programmed in selected bit locations. The 3621 has its outputs initially high and logic low output levels are programmed. The same address inputs are used for both programming and reading.

A higher system performance is achieved by using the 3601-1 or 3621-1. These PROMs give a 25% system speed improvement over the 3601 or 3621.

The 3601/3621 is manufactured with the highly reliable polycrystalline silicon fuse and the fast switching Schottky barrier diode technology.



#### PIN NAMES

A <sub>0</sub> -A <sub>7</sub>	
CS1-CS	2 CHIP SELECT INPUTS
01-04	DATA OUTPUTS

Temperature Under Bias Storage Temperature Output or Supply Voltages All Input Voltages	orage Temperature -65°C to +160° utput or Supply Voltages -0.5V to 7 Vol			
Output Currents		100 mA		
Programming Only:				
Output or V <sub>CC</sub> Voltages <u>CS</u> <sub>2</sub> Voltage <u>CS</u> <sub>2</sub> Current V <sub>CC</sub> Current	<u>3601</u> 10.25V 15.5V 100mA 500mA	<u>3621</u> 13V 15.5V 150mA 600mA		

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

# **D. C. Characteristics:** All Limits Apply for $V_{CC}$ = +5.0V ±5%, $T_A$ = 0°C to +75°C Unless Otherwise Specified.

			Limits				
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions	
IFA	Address Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 0.45V	
FS	Chip Select Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 0.45V	
RA	Address Input Leakage Current			40	μΑ	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 5.25V	
RS	Chip Select Input Leakage Current	·		40	μΑ	$V_{CC} = 5.25 V, V_{S} = 5.25 V$	
VCA	Address Input Clamp Voltage		-0.9	-1.5	v	V <sub>CC</sub> = 4.75V, I <sub>A</sub> = -10mA	
V <sub>CS</sub>	Chip Select Input Clamp Voltage		-0.9	-1.5	v	V <sub>CC</sub> = 4.75V, I <sub>S</sub> = -10mA	
VOL	Output Low Voltage		0.3	0.45	v	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 15mA	
ICC	Power Supply Current		90	130	mA	$\frac{V_{CC}=5.25V, V_{A0} \rightarrow V_{A7}=0V}{\overline{CS}_1 = \overline{CS}_2 = 0V}$	
VIL	Input "Low" Voltage			0.85	v	V <sub>CC</sub> = 5.0V	
VIH	Input "High" Voltage	2.0			v	V <sub>CC</sub> = 5.0V	

#### FOR 3621, 3621-1 ONLY

		Limits				
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
1 <sub>0</sub>	Output Leakage for High Impedance Stage			40	μA	$V_0 = 5.25V \text{ or } 0.45V,$ $V_{CC} = 5.25V, \overline{CS}_1 = \overline{CS}_2 = 2.4V$
I <sub>SC</sub> <sup>[2]</sup>	Output Short Circuit Current			-60	mA	V <sub>CC</sub> =5.00V, T <sub>A</sub> =25°C, V <sub>O</sub> = 0V
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -2.4mA, V <sub>CC</sub> = 4.75V

NOTES: 1. Typical values are at 25°C and at nominal voltage. 2. Unmeasured outputs are open during this test.

SYMBOL	DADAMETED	MAX		MITS		001101710110	
STIMBUL	PARAMETER	0°C	25°C	75°C	UNIT	CONDITIONS	
t <sub>A++</sub> , t <sub>A</sub> t <sub>A+-</sub> , t <sub>A-+</sub>	3601-1 and 3621-1 Address to Output Delay	50	50	50	ns		
t <sub>A++</sub> , t <sub>A</sub> t <sub>A+-</sub> , t <sub>A-+</sub>	3601 and 3621 Address to Output Delay	70	60	70	ns	Both C.S. lines must be at ground potential to activate	
t <sub>S++</sub> , t <sub>S</sub>	Chip Select to Output Delay	25	25	25	ns	the PROM.	


## **A. C. Characteristics** $V_{CC} = +5V \pm 5\%$ , $T_A = 0^{\circ}C$ to + 75°C

# Capacitance <sup>(1)</sup> T<sub>A</sub> = 25°C

CVMDO1		LIN	1ITS		IIT TEST CONDITIONS	
SYMBOL	PARAMETER	TYP.	MAX.	UNIT		
C <sub>INA</sub>	Address Input Capacitance	4	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
CINS	Chip-Select Input Capacitance	6	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
COUT	Output Capacitance	7	12	pF	V <sub>CC</sub> = 5V	V <sub>OUT</sub> = 2.5V


NOTE 1: This parameter is only periodically sampled and is not 100% tested.


# **Switching Characteristics**




# Waveforms

ADDRESS TO OUTPUT DELAY






# Typical D. C. Characteristics




**Typical A. C. Characteristics** 



# intel<sup>®</sup> M3601 HIGH SPEED ELECTRICALLY PROGRAMMABLE 1024 BIT READ ONLY MEMORY

- Military Temperature Range -55°C to +125°C
- Fast Access Time 90 nsec Maximum
- Fast Programming 1 ms/bit Typically
- Open Collector Outputs
- Standard Packaging 16 Pin Hermetic Dual In-Line Lead Configuration

The M3601 is a military temperature range PROM, organized as 256 words by 4-bits. The PROM is manufactured with all outputs low and logic output high levels can be electrically programmed in selected bit locations. The M3601 is pin compatible with the Intel metal mask ROM M3301A.



#### **D.C. and Operating Characteristics**

All limits apply for  $V_{CC}$  = +5.0V ±5%,  $T_A$  = -55°C to +125°C, unless otherwise specified.

	1		Limits		}		
Symbol	🧷 Parameter	Min.	Тур.[1]	Max.	Unit	Test Conditions	
IFA	Address Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 0.45V	
IFS	Chip Select Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 0.45V	
IRA	Address Input Leakage Current			40	μA	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 5.25V	
IRS	Chip Select Input Leakage Current			40	μA	V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 5.25V	
V <sub>CA</sub>	Address Input Clamp Voltage		-0.7	-1.2	v	V <sub>CC</sub> = 4.75V, I <sub>A</sub> = -5.0mA	
V <sub>CS</sub>	Chip Select Input Clamp Voltage		-0.7	-1.2	v	V <sub>CC</sub> = 4.75V, I <sub>S</sub> = -5.0mA	
V <sub>CS</sub>	Output Low Voltage		0.3	0.45	v	V <sub>CC</sub> =4.75V, I <sub>OL</sub> = 10mA	
ICEX	Output Leakage Current			100	μA	V <sub>CC</sub> = 5.25V, V <sub>CE</sub> = 5.25V V <sub>CC</sub> = 5.25V,	
ICC	Power Supply Current		90	130	mA	V <sub>A0</sub> →V <sub>A7</sub> = 0V, V <sub>S0</sub> = V <sub>S1</sub> = 0V	
VIL	Input "Low" Voltage			0.80	V	V <sub>CC</sub> = 5.0V	
VIH	Input "High" Voltage	2.1			v	V <sub>CC</sub> = 5.0V	

NOTE 1: Typical values are at 25° C and at nominal voltage.

## A. C. Characteristics $V_{CC} = +5V \pm 5\%$ , $T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$

SYMBOL	PARAMETER	MAX. LIMIT	UNIT	CONDITIONS
t <sub>A++</sub> , t <sub>A</sub> t <sub>A+-</sub> , t <sub>A-+</sub>	Address to Output Delay	90	ns	Both C.S. lines must be at ground potential
ts++. ts	Chip Select to Output Delay	35	ns	to activate the PROM.

## Capacitance<sup>(1)</sup> T<sub>A</sub>= 25°C


CYMPOI		LIN	IITS			
SYMBOL		PARAMETER TYP.		UNIT	TEST CONDITIONS	
CINA	Address Input Capacitance	4	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
C <sub>INS</sub>	Chip-Select Input Capacitance	6	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
C <sub>OUT</sub>	Output Capacitance	7	12	pF	V <sub>CC</sub> = 5V	V <sub>OUT</sub> = 2.5V

NOTE 1: This parameter is only periodically sampled and is not 100% tested.

# **Switching Characteristics**


#### Conditions of Test:


Input pulse amplitudes - 2.5V Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts Speed measurements are made at 1.5 volt levels Output loading is 10 mA and 30 pF Frequency of test - 2.5 MHz



# Waveforms

ADDRESS TO OUTPUT DELAY





# intel

# 3602, 3602-4, 3602L-6, 3622, 3622-4, 3622L-6

# HIGH SPEED ELECTRICALLY PROGRAMMABLE 2048 BIT READ ONLY MEMORY

- Fast Access Time 70ns (3602, 3622)
- Low Standby Power Dissipation (3602L-6, 3622L-6) — 115 μW/bit
- Open Collector (3602, 3602-4, 3602L-6) or Three-State (3622, 3622-4, 3622L-6) Outputs
- Fast Programming 1 ms/bit Typically
- Polycrystalline Silicon Fuse
- Standard Packaging 16 Pin Dual In-Line Configuration

The 3602 and 3622 device families are high density 2048 bit (512 words by 4-bits) PROMs suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. For those systems requiring low power dissipation, one should consider the 3602L-6 or 3622L-6. Both the 3602L-6 and 3622L-6 have a low standby power dissipation feature. Whenever these two devices are deselected, power dissipation is reduced substantially over the active power dissipation. The 3602-4 and 3622-4 are ideal for slower performance systems (>90ns) where low system cost is a prime factor.

The PROMs are pin compatible with the Intel metal mask ROMs 3302A, 3302A-4, 3302AL6, 3322A, 3322A-4 and 3322AL6. The ROMs offer system cost savings over the PROMs when in large volume production.

The PROMs are manufactured with all outputs high and logic low levels can be electrically programmed in selected bit locations.

The 3602 and 3622 device families are monolithic, high speed, Schottky clamped TTL arrays with polycrystalline silicon fuses. The Schottky barrier diode clamped transistors allow faster switching speeds than those devices made with the conventional gold diffusion processes.

PIN CONFIGURATION LOGIC SYMBOL 22 ]v<sub>cc</sub> A<sub>0</sub> 0 ٦А, А, 14 ٦А. 0, Α2 13 CS A., 0. 0, (LSB) 12 11 ]0, A, ] ο, Α, 10  $]0_3$ GND O4 (MSB)

Temperature Under Bias $\dots \dots \dots -65^{\circ}C$ to $+125^{\circ}C$
Storage Temperature
Output or Supply Voltages0.5V to 7 Volts
All Input Voltages
Output Currents
Programming Only:
Output or V <sub>CC</sub> Voltages
CS Voltage
V <sub>CC</sub> Current
CS Current

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

## **D. C. Characteristics:** All Limits Apply for $V_{CC}$ = +5.0V ±5%, T<sub>A</sub>= 0°C to +75°C

	· · ·		Limits			
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
IFA	Address Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 0.45V
IFS	Chip Select Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 0.45V
IRA	Address Input Leakage Current			40	μΑ	V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 5.25V
I <sub>RS</sub>	Chip Select Input Leakage Current			40	μΑ	V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 5.25V
VCA	Address Input Clamp Voltage		-0.9	-1.5	V	V <sub>CC</sub> = 4.75V, I <sub>A</sub> = -10mA
V <sub>CS</sub>	Chip Select Input Clamp Voltage	1 a	-0.9	-1.5	V	V <sub>CC</sub> = 4.75V, I <sub>S</sub> = -10mA
VOL	Output Low Voltage		0.3	0.45	V	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 15mA
ICEX	Output Leakage Current			100	μA	V <sub>CC</sub> = 5.25V, V <sub>CE</sub> = 5.25V
I <sub>CC1</sub>	Power Supply Current (3602, 3602-4, 3622, 3622-4)			140	mA	V <sub>CC</sub> =5:25V, V <sub>A0</sub> →V <sub>A8</sub> =0V CS=0V
I <sub>CC2</sub>	Power Supply Current (3602L-6, 3622L-6) Active			110	mA	V <sub>CC</sub> =5.25V <del>CS</del> = 0.45V
	Standby			45	mA	<del>CS</del> = 2.4V
VIL	Input "Low" Voltage			0.85	V	V <sub>CC</sub> = 5.0V
VIH	Input "High" Voltage	2.0			V	V <sub>CC</sub> = 5.0V

#### 3622, 3622-4, 3622L-6 ONLY

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
llol	Output Leakage for High Impedance Stage			40	μA	$V_0 = 5.25V \text{ or } 0.45V,$ $V_{CC} = 5.25V, \overline{CS} = 2.4V$
I <sub>SC</sub> <sup>[2]</sup>	Output Short Circuit Current	-15	-25	-60	mA	$V_{CC} = 5.00V, T_A = 25^{\circ}C, V_O = 0V$
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> =-2.4mA, V <sub>CC</sub> = 4.75V

NOTES: 1. Typical values are at 25°C and at nominal voltage.

2. Unmeasured outputs are open during this test.

		MAX. LIMIT					
SYMBOL	PARAMETER	3602 3622	3602-4 3622-4	3602L-6 3622L-6	UNIT	CONDITIONS	
t <sub>A++</sub> , t <sub>A</sub> t <sub>A+-</sub> , t <sub>A-+</sub>	Address to Output Delay	70	90	90	ns	CS = V <sub>IL</sub> to Select the PROM	
t <sub>S+ +</sub>	Chip Select to Output Delay	30	30	30	ns		
t <sub>S</sub>	Chip Select to Output Delay	30	30	120	ns		


### Capacitance<sup>(1)</sup> T<sub>A</sub> = 25°C, f = 1 MHz

6.YMDO1	PARAMETER	LIMITS		UNIT	TEST CONDITIONS	
SYMBOL	PARAMETER	TYP.	MAX.	UNIT		
CINA	Address Input Capacitance	4	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
CINS	Chip-Select Input Capacitance	6	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
Cout	Output Capacitance	7	12	pF	V <sub>CC</sub> = 5V	V <sub>OUT</sub> = 2.5V

NOTE 1: This parameter is only periodically sampled and is not 100% tested.


## **Switching Characteristics**


Conditions of Test: Input pulse amplitudes - 2.5V Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF Frequency of test - 2.5 MHz



#### Waveforms

#### ADDRESS TO OUTPUT DELAY





3604, 3604-4, 3604L-6, 3624, 3624-4

# HIGH SPEED ELECTRICALLY PROGRAMMABLE 4096 BIT READ ONLY MEMORY

- Fast Access Time 70 ns (3604, 3624)
- Low Standby Power Dissipation (3604L-6) — 60 µW/bit
- Open Collector (3604, 3604-4, 3604L-6) or Three-State (3624, 3624-4) Outputs
- Fast Programming 1 ms/bit Typically
- Polycrystalline Silicon Fuse
- Standard Packaging 24 Pin Dual In-Line Configuration

The 3604 and 3624 device families are high density 4096 bit (512 words by 8-bits) PROMs suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. For those systems requiring low power dissipation, one should consider the 3604L-6. The 3604L-6 has a low standby power dissipation feature. Whenever the 3604L-6 is deselected, power dissipation is reduced substantially over the active power dissipation. The 3604-4 and 3624-4 are ideal for slower performance systems (>90ns) where low system cost is a prime factor.

The PROMs are pin compatible with the respective Intel metal mask ROMs 3304A, 3304A-4, 3304AL6, 3324, and 3324-4. The ROMs offer system cost savings over the PROMs when in large volume production.

The PROMs are manufactured with all outputs high. Logic low levels can be electrically programmed in selected bit locations.


The 3604 and 3624 device families are monolithic, high speed, Schottky clamped TTL arrays with polycrystalline silicon fuses. The Schottky barrier diode clamped transistors allow faster switching speeds than those devices made with the conventional gold diffusion processes.

Mode/Pi	n Connection	Pin 22	Pin 24			
Read:	3604, 3604-4,					
· •	3624, 3624-4	No Connect or 5V	5V			
	3604L-6	+5V	No Connect			
Program:	3604, 3604-4,					
0	3624, 3624-4	Pulsed 12.5V	Pulsed 12.5V			
	3604L-6	Pulsed 12.5V	Pulsed 12.5V			
Standby						
Power:		Power dissipation is automatically re-				
	3604L-6	duced whenever the 3604L-6 is deselected.				














[1] To select the PROM  $\overline{CS}_1 = \overline{CS}_2 = 0$ and  $CS_3 = CS_4 = 1$ .





int

Temperature Under Bias65°C to +125°C
Storage Temperature
Output or Supply Voltages0.5V to 7 Volts
All Input Voltages
Output Currents
Programming Only:
Output or V <sub>CC</sub> Voltages
CS <sub>1</sub> Voltage 15.5V
V <sub>CC</sub> Current
CS <sub>1</sub> Current

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

### **D. C. Characteristics:** All Limits Apply for $V_{CC}$ = +5.0V ±5%, T<sub>A</sub>= 0°C to +75°C

			Lir	nits		
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
I <sub>FA</sub>	Address Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>A</sub> =0.45V
IFS	Chip Select Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>S</sub> =0.45V
IRA	Address Input Leakage Current			40	μA	V <sub>CC</sub> =5.25V, V <sub>A</sub> =5.25V
I <sub>RS</sub>	Chip Select Input Leakage Current			40	μΑ	V <sub>CC</sub> =5.25V, V <sub>S</sub> =5.25V
V <sub>CA</sub>	Address Input Clamp Voltage		-0.9	-1.5	v	V <sub>CC</sub> =4.75V, I <sub>A</sub> =-10mA
V <sub>CS</sub>	Chip Select Input Clamp Voltage		-0.9	-1.5	V	V <sub>CC</sub> =4.75V, I <sub>S</sub> = -10mA
VOL	Output Low Voltage		0.3	0.45	V	V <sub>CC</sub> =4.75V, I <sub>OL</sub> =15mA
ICEX	Output Leakage Current			100	μA	V <sub>CC</sub> =5.25V, V <sub>CE</sub> =5.25V
I <sub>CC1</sub>	Power Supply Current (3604, 3604-4)			190	mA	$\frac{V_{CC1}=5.25V, V_{A0} \rightarrow V_{A8}=0V,}{\overline{CS}_{1}=\overline{CS}_{2}=0V, CS_{3}=CS_{4}=5.25V}$
I <sub>CC2</sub>	Power Supply Current (3624, 3624-4)	-		190	mA	$\frac{V_{CC1}=5.25V, V_{A0} \rightarrow V_{A8}=0V,}{\overline{CS}_1=\overline{CS}_2=0V, CS_3=CS_4=5.25V}$
lcc	Power Supply Current (3604L-6) Active			140	mA	$V_{CC2}=5.25V, V_{CC1}=Open$ $\overline{CS}_1=\overline{CS}_2=0.45V, CS_3=CS_4=2.4V$
	Standby			45	mA	$\overline{CS}_1 = \overline{CS}_2 = 2.5V$
VIL	Input "Low" Voltage			0.85	V	V <sub>CC</sub> =5.0V
VIH	Input "High" Voltage	2.0			V	V <sub>CC</sub> =5.0V

#### 3624, 3624-4 ONLY

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
I <sub>O</sub>	Output Leakage for High Impedance Stage			100	μA	$V_0 = 5.25V \text{ or } 0.45V,$ $V_{CC} = 5.25V, \overline{CS}_1 = \overline{CS}_2 = 2.4V$
I <sub>SC</sub> <sup>[2]</sup>	Output Short Circuit Current	-15	-25	-60	mA	$V_{CC} = 5.00V, T_A = 25^{\circ}C, V_O = 0V$
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -2.4mA, V <sub>CC</sub> = 4.75V

NOTES: 1. Typical values are at 25°C and at nominal voltage.

2. Unmeasured outputs are open during this test.

### **A. C. Characteristics** $V_{CC} = +5V \pm 5\%$ , $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$

		MAX. LIMIT				
SYMBOL	PARAMETER	3604 3624	3604-4 3624-4	3604L-6	UNIT	CONDITIONS
t <sub>A++</sub> , t <sub>A</sub> t <sub>A+-</sub> , t <sub>A-+</sub>	Address to Output Delay	70	90	90	ns	$\overline{CS}_1 = \overline{CS}_2 = V_{IL}$ and $CS_3 =$
t <sub>S++</sub>	Chip Select to Output Delay	30	30	30	ns	CS <sub>4</sub> =V <sub>IH</sub> to Select the
t <sub>S</sub>	Chip Select to Output Delay	30	30	120	ns	PROM.

#### Capacitance<sup>(1)</sup> T<sub>A</sub> = 25°C, f = 1 MHz

SYMBOL	PARAMETER	LIMITS		UNIT	TEST CONDITIONS	
STIVIBUL	PARAMETER	TYP.	MAX.		TEST CONDITIONS	
CINA	Address Input Capacitance	4	10	рF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
C <sub>INS</sub>	Chip-Select Input Capacitance	6	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
C <sub>OUT</sub>	Output Capacitance	7	15	рF	V <sub>CC</sub> = 5V	V <sub>OUT</sub> = 2.5V

NOTE 1: This parameter is only periodically sampled and is not 100% tested.


## **Switching Characteristics**

#### Conditions of Test:

Input pulse amplitudes - 2.5V


Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts


Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF Frequency of test - 2.5 MHz



#### Waveforms

ADDRESS TO OUTPUT DELAY







# HIGH SPEED ELECTRICALLY PROGRAMMABLE 4096 BIT READ ONLY MEMORY

- Military Temperature Range
- Fast Access Time 90 ns (M3604, M3624)
- Low Standby Power Dissipation (M3604-6)—60µW/bit
- Open Collector (M3604, M3604-6) or Three-State (M3624) Outputs
- Fast Programming 1 ms/bit Typically
- Polycrystalline Silicon Fuse
- Standard Packaging 24 Pin Hermetic Dual-In-Line Lead Configuration

The M3604, M3604-6, and M3624 are high density 4096 bit (512 words by 8-bits) PROMs suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The M3604/M3624 are specified over the full temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C and the M3604-6 over the extended temperature range of  $-30^{\circ}$ C to  $+125^{\circ}$ C. For those systems requiring low power dissipation, one should consider the M3604-6. The M3604-6 has a low standby power dissipation feature. Whenever the M3604-6 is deselected, power dissipation is reduced substantially over the active power dissipation.


The PROMs are manufactured with all outputs high. Logic low levels can be electrically programmed in selected bit locations. The M3604 and M3624 device families are monolithic, high speed, Schottky clamped TTL arrays with polycrystalline silicon fuses.

Mode/Pin Connection		Pin 22	Pin 24			
Read: M3604, M3624		No Connect or 5V	5V			
	M3604-6	+5V	No Connect			
Program:	M3604, M3624	Pulsed 12.5V	Pulsed 12.5V			
	M3604-6	Pulsed 12.5V	Pulsed 12.5V			
Standby Power:	M3604-6	Power dissipation is automatically re- duced whenever the M3604-6 is deselected.				

#### PIN CONFIGURATION



#### BLOCK DIAGRAM





#### MD3604: MD3604-6: MD3624:

**ORDERING INFORMATION:** 

Open Collector – 4K Open Collector – Low Standby Power 4K Three State – 4K

#### PIN NAMES





Temperature Under Bias	-65°C to +135 C
Storage Temperature	-65°C to +160°C
Output or Supply Voltages	
All Input Voltages	1.6V to 5.6V
Output Currents	100mA
Programming Only:	
Output or V <sub>CC</sub> Voltages	<b>13</b> V
CS <sub>1</sub> Voltage	15.5V
V <sub>CC</sub> Current	600mA
CS <sub>1</sub> Current	<b>150</b> mA

\*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

# **D.C. Characteristics** $V_{CC} = +5.0V \pm 10\%$ , $T_A = -55^{\circ}C$ to $+125^{\circ}C$ for M3604, M3624 $V_{CC} = +5.0V \pm 5\%$ , $T_A = -30^{\circ}C$ to $+125^{\circ}C$ for M3604-6

			Lir	nits	_	
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
IFA	Address Input Load Current		-0.05	-0.25	mA	$V_{CC}$ = Max, $V_A$ =0.45V
IFS	Chip Select Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> = Max, V <sub>S</sub> =0.45V
IRA	Address Input Leakage Current	1		40	μA	V <sub>CC</sub> = Max, V <sub>A</sub> = Max
I <sub>RS</sub>	Chip Select Input Leakage Current			40	μA	V <sub>CC</sub> = Max, V <sub>S</sub> = Max
V <sub>CA</sub>	Address Input Clamp Voltage		-0.9	-1.5	v	$V_{CC}$ = Min, $I_A$ = -10mA
V <sub>CS</sub>	Chip Select Input Clamp Voltage		-0.9	-1.5	V	V <sub>CC</sub> = Min, I <sub>S</sub> =-10mA
VOL	Output Low Voltage		0.3	0.45	V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 10mA
ICEX	Output Leakage Current			100	μA	V <sub>CC</sub> = Max, V <sub>CE</sub> = Max
ICC1	Power Supply Current (M3604)			190	mA	$\begin{array}{c} V_{CC1} = Max, \ V_{A0} \rightarrow V_{A8} = 0V, \\ \overline{CS}_1 = \overline{CS}_2 = 0V, CS_3 = CS_4 = 5.5V \end{array}$
I <sub>CC2</sub>	Power Supply Current (M3624)	,		190	mA	$\begin{array}{l} V_{CC1} = Max, \ V_{A0} \rightarrow V_{A8} = 0V, \\ \overline{CS}_1 = \overline{CS}_2 = 0V, \ CS_3 = CS_4 = 5.5V \end{array}$
lcc	Power Supply Current (M3604-6) Active			140	mA	$\frac{V_{CC2} = Max, V_{CC1} = Open}{CS_1 = CS_2 = 0.45V, CS_3 = CS_4 = 2.4V}$
	Standby			45	mA	$\overline{CS}_1 = \overline{CS}_2 = 2.5V$
VIL	Input "Low" Voltage			0.8	V	V <sub>CC</sub> = 5.0V, T <sub>A</sub> =25°C
VIH	Input "High" Voltage	2.0			V	V <sub>CC</sub> = 5.0V, T <sub>A</sub> =25°C

#### **M3624 ONLY**

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
ll <sub>O</sub>	Output Leakage for High Impedance Stage			100	μΑ	$V_{O}$ = Max or 0.45V, $V_{CC}$ = Max, $\overline{CS}_1 = \overline{CS}_2 = 2.4V$
I <sub>SC</sub> [2]	Output Short Circuit Current	-15	-25	-60	<sup>™</sup> mA	$V_{CC} = 5.00V, T_A = 25^{\circ}C, V_O = 0V$
V <sub>OH</sub>	Output High Voltage	2.4			V	l <sub>OH</sub> =-2.4mA, V <sub>CC</sub> = 5V

NOTES: 1. Typical values are at 25°C and at nominal voltage.

2. Unmeasured outputs are open during this test.

# A. C. Characteristics $V_{CC} = +5.0V \pm 10\%$ , $T_A = -55^{\circ}C$ to $+125^{\circ}C$ for M3604, M3624 $V_{CC} = +5.0V \pm 5\%$ , $T_A = -30^{\circ}C$ to $+125^{\circ}C$ for M3604-6

{		МАХ	MAX. LIMIT		
SYMBOL	PARAMETER	M3604 M3624	M3604-6	UNIT	CONDITIONS
t <sub>A++</sub> ,t <sub>A</sub> t <sub>A+-</sub> ,t <sub>A-+</sub>	Address to Output Delay	90	120	ns	$\overline{CS}_1 = \overline{CS}_2 = V_{IL}$ and
t <sub>S++</sub>	Chip Select to Output Delay	45	45	ns	$CS_3 = CS_4 = V_{IH}$ to
t <sub>S</sub>	Chip Select to Output Delay	45	160	ns	Select the PROM


# Capacitance <sup>(1)</sup> T<sub>A</sub> = 25°C, f = 1 MHz

SYMBOL	PARAMETER	LIMITS		UNIT		
STINBUL	PARAMETER	TYP.	MAX.		TEST CONDITIONS	
CINA	Address Input Capacitance	4	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
CINS	Chip-Select Input Capacitance	6	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
C <sub>OUT</sub>	Output Capacitance	7	15	pF	V <sub>CC</sub> = 5V	V <sub>OUT</sub> = 2.5V

NOTE 1: This parameter is only periodically sampled and is not 100% tested.


# **Switching Characteristics**


Conditions of Test:10 mA TESTInput pulse amplitudes - 2.5VInput pulse rise and fall times of<br/>5 nanoseconds between 1 volt and 2 volts10 mA TESTSpeed measurements are made at 1.5 volt levelsOutput loading is 10 mA and 30 pFFrequency of test - 2.5 MHz



# Waveforms

ADDRESS TO OUTPUT DELAY







# 3605, 3625


# NEW PRODUCT HIGH SPEED 1K x 4 PROM

3605-1, 3625-1	50 ns Max.
3605, 3625	70 ns Max.

- Fast Access Time: 35ns Typically
- Low Power Dissipation: 0.14 mW/bit Typically
- Fast Programming: 1 ms/bit Typically
- Open Collector (3605) and Three-State (3625) Outputs
- Hermetic 18 Pin DIP

The 3605/3625 is a high density 4096 bit PROM suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The PROMs are manufactured with all outputs high and logic low levels can be electrically programmed in selected bit locations.

The 3605/3625 is a monolithic, high speed, Schottky clamped TTL memory array with polycrystalline silicon fuses. The Schottky barrier diode clamped transistors allow faster switching speeds than those devices made with the conventional gold diffusion processes.



Final Data Sheet Information Will Be Available In Second Quarter 1976.



Temperature Under Bias
Output or Supply Voltages
All Input Voltages
Output Currents
Programming Only:
Output or V <sub>CC</sub> Voltages
CS <sub>1</sub> Voltage 15.5V
V <sub>CC</sub> Current
CS <sub>1</sub> Current
•

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

# **D. C. Characteristics:** All Limits Apply for $V_{cc}$ = +5.0V ±5%, $T_A$ = 0°C to +75°C

			Limits			
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
I <sub>FA</sub>	Address Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>A</sub> =0.45V
I <sub>FS</sub>	Chip Select Input Load Current		-0.05	-0.25	mA	V <sub>CC</sub> =5.25V, V <sub>S</sub> =0.45V
IRA	Address Input Leakage Current			40	μA	V <sub>CC</sub> =5.25V, V <sub>A</sub> =5.25V
I <sub>RS</sub>	Chip Select Input Leakage Current			40	μΑ	V <sub>CC</sub> =5.25V, V <sub>S</sub> =5.25V
V <sub>CA</sub>	Address Input Clamp Voltage		-0.9	-1.5	V	V <sub>CC</sub> =4.75V, I <sub>A</sub> =-10mA
V <sub>CS</sub>	Chip Select Input Clamp Voltage		-0.9	-1.5	V	V <sub>CC</sub> =4.75V, I <sub>S</sub> =-10mA
VOL	Output Low Voltage		0.3	0.45	V	V <sub>CC</sub> =4.75V, I <sub>OL</sub> =15mA
ICEX	3605 Output Leakage Current			100	μA	V <sub>CC</sub> =5.25V, V <sub>CE</sub> =5.25V
lcc	Power Supply Current		110	150	mΑ	$V_{CC1}$ =5.25V, $V_{A0}$ → $V_{A9}$ =0V, $\overline{CS}_1$ = $\overline{CS}_2$ =0V
VIL	Input "Low" Voltage			0.85	V	V <sub>CC</sub> =5.0V
VIH	Input "High" Voltage	2.0			V	V <sub>CC</sub> =5.0V

#### 3625, 3625-1 ONLY

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
I <sub>O</sub>	Output Leakage for High Impedance Stage			100	μA	$V_{O}$ =5.25V or 0.45V, $V_{CC}$ =5.25V, $\overline{CS}_{1}$ = $\overline{CS}_{2}$ =2.4V
I <sub>SC</sub> <sup>[2]</sup>	Output Short Circuit Current	-15	-25	-60	mA	$V_{CC} = 5.00V, T_A = 25^{\circ}C,$ $V_O = 0V$
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -2.4mA, V <sub>CC</sub> = 4.75V

NOTES: 1. Typical values are at 25°C and at nominal voltage. 2. Unmeasured outputs are open during this test.



# A. C. Characteristics $v_{CC} = +5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $+75^{\circ}C$

		Max.	Limits		
Symbol	Parameter	3605-1 3625-1	3605 3625	Unit	Conditions
t <sub>A++</sub> , t <sub>A</sub> t <sub>A+-</sub> , t <sub>A-+</sub>	Address to Output Delay	50	70	ns	$\overline{CS}_1 = \overline{CS}_2 = V_{IL}$ to select the
t <sub>S++</sub>	Chip Select to Output Delay	25	30	ns	PROM.
t <sub>S</sub>	Chip Select to Output Delay	25	30	ns	


# Capacitance<sup>(1)</sup> T<sub>A</sub> = 25°C, f = 1 MHz

SYMBOL		LIMITS				
STIVIBUL	PARAMETER	TYP.	MAX.	UNIT	TEST CONDITIONS	
CINA	Address Input Capacitance	4	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
C <sub>INS</sub>	Chip-Select Input Capacitance	6	10	pF	V <sub>CC</sub> = 5V	V <sub>IN</sub> = 2.5V
COUT	Output Capacitance	7	12	pF	V <sub>CC</sub> = 5V	V <sub>OUT</sub> = 2.5V

NOTE 1: This parameter is only periodically sampled and is not 100% tested.


## **Switching Characteristics**


Conditions of Test: Input pulse amplitudes - 2.5V Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF Frequency of test - 2.5 MHz



### Waveforms

ADDRESS TO OUTPUT DELAY





**ROM and PROM Programming Instructions** 

#### I. ROM and PROM Truth Table Format


Programming information should be sent in the form of computer punched cards or punched paper tape. When using the 7600C or MCS programmers, punched paper tape should be used. In all cases, a printout of the truth table should be accompanied with the order.

The following general format is applicable to the programming information sent to Intel:

- 1. A data field should start with the most significant bit and end with the least significant bit.
- 2. The data field should consist of P's and N's. A P is to indicate a high level output (most positive) and an N a low level output (most negative). If the programming information is sent on a punched paper tape, then a start character, B, and an end character, F, must be used in the data field.

#### A. PUNCHED CARD FORMAT

An 80 column Hollerith card (preferably interpreted) punched by an IBM 026 or 029 keypunch should be submitted. The first card will be a title card. The format is as follows:



ESS BEGINNING CARD	14 DATA FIELDS	
U FNFN NNNN PPPF NNN	F PPNN NNFP PFPN FNFN PFNN NFFF	F FUNIL FFFF NNPF PUNF 00
1888 8888 8888 888	1 1111 <sup>°</sup> 1111 1111 1111 1111 1111	
	00000000000000000000000000000000000000	******************************
	111111111111111111111111111111111111111	
	13313313223333333333333333333333333333	
	3533 <b>884883555585858585585588585</b> 555	
	EGELEGEGEGEGEGEGEGEGEGEGEGEGE #19#1777##7##8#77#7#7#7#8#777##8	
	***********************	
135599999999999999999999999	999979939599999999999999999999999999999	11111111111111111111111111111111111111

1-0	binary coded location which begins each card. The address is right justified, i.e., ØØØØØ, ØØØ14, ØØØ28, etc.
6	Blank
7-10	Data Field
11	Blank
12-15	Data Field
16	Blank
17-20	Data Field
21	Blank
22-25	Data Field
26	Blank
27-30	Data Field
31	Blank
32-35	Data Field
36	Blank
37-40	Data Field
41	Blank
42-45	Data Field
46	Blank
47-50	Data Field
51	Blank
52-55	Data Field
56	Blank
57-60 61	Data Field Blank
62-65	Data Field
66	Blank
67-70	Data Field
71	Blank
72-75	Data Field
76-78	Blank
79-80	Punch same 2 digit decimal number as in
,3-30	title card.

## **ROM/PROM PROGRAMMING INSTRUCTIONS**

3. For a N words x 8-bit organization only, cards 2 and the following cards should be punched as shown. Each card specifies the 8-bit output of 8 words.

MSB MSB		DECIMAL NUMBEI
DRESS BEGINNING	8 DATA FIELDS	TRUTH TABLE NUMBE
Color Presidadas PEFEIdate Peladas	+ PFFTATIFFTA FFTATAFFF MAANAFF	U ANNA ANNA ANNA AN
**************************************	11111111111111111111111111111111111111	
**************************	**********************	111111111111111111111111111111111111111
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	111111111111111111111111111111111111111	111111111111111111111111111111111111111
*************************	********************	******
\$\$\$\$\$\$ <b>\$\$\$\$0000</b> \$\$\$ <b>\$\$000</b> \$\$	******************************	
******************		
*******************************	8188811881188111888111118	
		*********************
	*************************	
	Contraction of the second s	

Column	Data
1-5	Punch the 5 digit decimal equivalent of the binary coded location which begins each card. The address Is right justified, i.e., ØØØØØ,ØØØØ8,ØØØ16, etc.
6	Blank
7-14	Data Field
15	Blank
16-23	Data Field
24	Blank
25-32	Data Field
33	Blank
34-41	Data Field
42	Blank
43-50	Data Field
51	Blank
52-59	Data Field
60	Blank
61-68	Data Field
69	Blank
70-77	Data Field
78	Blank
79-80	Punch same 2 digit decimal number as in title card.

#### **B. PAPER TAPE FORMAT**

The paper tape which should be used is 1" wide paper tape using 7 or 8 bit ASCII code, such as a model 33 ASR teletype produces.


#### **BPNF** Format

The format requirements are as follows:

- 1. All word fields are to be punched in consecutive order, starting with word field Ø (all addresses low). There must be exactly N word fields for the N x 8 or N x 4 ROM organization.
- 2. Each word field must begin with the start character B and end with the stop character F. There must be exactly 8 or 4 data characters between the B and F for the N x 8 or N x 4 organization respectively.


NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANYWHERE IN A WORD FIELD. If in preparing a tape, an error is made, the entire word field, including the B and F must be rubbed out. Within the word field, a P results in a high level output, and an N results in a low level output.

- Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout punches (letter key for Telex tapes)
- 4. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc. are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.
- Included in the tape before the leader should be the customer's complete Telex or TWX number and if more than one pattern is being transmitted, the ROM pattern number.
- 6. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.



Trailer: Rubout Key for TWX and Letter Key for Telex (at least 25 frames).

Example of  $512 \times 4$  format (N = 512):



Trailer: Rubout Key for TWX and Letter Key for Telex (at least 25 frames).

#### II. MOS PROM ERASING PROCEDURE

The 1702A, 1702AL, 2704, and 2708 is erased by exposure to high intensity short wave ultraviolet light at a wavelength of 2537A. The recommended integrated dose (i.e., VV intensity x exposure time) is 6W-sec/cm<sup>2</sup> for the 1702A/1702AL and 10W-sec/cm<sup>2</sup> for the 2704/2708. An example of an ultraviolet source which can erase the 1702A/1702AL in 10 to 20 minutes or the 2704/2708 in 20 to 30 minutes is the Model S52 short wave ultraviolet lamp. The lamp should be used without short wave filters and the PROM should be placed about one inch away from the lamp tubes.

Two manufacturers of the S52 are Ultra-Violet Products, Inc. (San Gabriel, Calif.) and Product Specialties, Inc. (Issaquah, Washington).

#### III. MOS PROM PROGRAMMING INSTRUCTIONS

#### A. 1702A and 1702AL Family

Initially, all 2048 bits of the PROM are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit locations.

Word address selection is done by the same decoding circuitry used in the READ mode. All 8 address bits must be in the binary complement state when pulsed  $V_{CC}$  and  $V_{GG}$  move to their negative levels. The addresses must be held in their binary complement state for a minimum of 25µsec after  $V_{DD}$  and  $V_{GG}$  have moved to their negative levels. The addresses must then make the transition to their true state a minimum of 10µsec before the program pulse is applied. The addresses should be programmed in the sequence 0 through 255 for a minimum of 32 times. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level (-48V) will program a "1" and a high data input level (ground) will leave a "0". All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals.

During the programming, V<sub>GG</sub>, V<sub>DD</sub> and the Program Pulse are pulsed signals. See page 2 of the data sheet for required pin connections during programming.

#### 1702A, 1702AL

#### D.C. and Operating Characteristics for Programming Operation

Symbol	Test	Min.	Тур.	Max.	Unit	Conditions
I <sub>LI1P</sub>	Address and Data Input Load Current			10	mA	V <sub>IN</sub> = -48V
I <sub>LI2P</sub>	Program and V <sub>GG</sub> Load Current			10	mA	V <sub>IN</sub> = -48V
I <sub>BB</sub> [1]	V <sub>BB</sub> Supply Load Current		10		mA	
I <sub>DDP</sub> <sup>[2]</sup>	Peak I <sub>DD</sub> Supply Load Current		200		mA	V <sub>DD</sub> = V <sub>PROG</sub> = -48V, V <sub>GG</sub> = -35V
VIHP	Input High Voltage			0.3	v	
VIL1P	Pulsed Data Input Low Voltage	-46		-48	V	
VIL2P	Address Input Low Voltage	-40		-48	v	
V <sub>IL3P</sub>	Pulsed Input Low V <sub>DD</sub> and Program Voltage	-46		-48	V	
VIL4P	Pulsed Input Low V <sub>GG</sub> Voltage	-35		-40	V	

 $T_A = 25^{\circ}C$ ,  $V_{CC} = 0V$ ,  $V_{BB} = +12V \pm 10\%$ ,  $\overline{CS} = 0V$  unless otherwise noted

Notes: 1. The VBB supply must be limited to 100mA max. current to prevent damage to the device.

2. IDDP flows only during VDD, VGG on time. IDDP should not be allowed to exceed 300mA for greater than 100µsec. Average power supply current IDDP is typically 40mA at 20% duty cycle.

## **ROM/PROM PROGRAMMING INSTRUCTIONS**

#### 1702A, 1702AL A.C. Characteristics for Programming Operation


سلي م

 $T_{AMBIENT} = 25^{\circ}C$ ,  $V_{CC} = 0V$ ,  $V_{BB} = +12V \pm 10\%$ ,  $\overline{CS} = 0V$  unless otherwise noted

Symbol	Test	Min.	Тур.	Max.	Unit	Conditions
	Duty Cycle (V <sub>DD</sub> , V <sub>GG</sub> )			20	%	
t <sub>¢</sub> PW	Program Pulse Width		2	3	ms	V <sub>GG</sub> = -35V, V <sub>DD</sub> = V <sub>PROG</sub> = -48V
t <sub>DW</sub>	Data Set-Up Time	25			μs	
t <sub>DH</sub>	Data Hold Time	10			μs	2857
t <sub>VW</sub>	V <sub>DD</sub> , V <sub>GG</sub> Set-Up	100			μs	
t <sub>VD</sub>	V <sub>DD</sub> , V <sub>GG</sub> Hold	10		100	μs	
tACW	Address Complement Set-Up	25			μs	
tACH	Address Complement Hold	25			μs	
tATW	Address True Set-Up	10			μs	
tATH	Address True Hold	10			μs	

#### **PROGRAM WAVEFORMS**

Conditions of Test:



ns of Test:

#### B. 2708/2704 Family

Initially, and after each erasure, all bits of the 2708/2704 are in the "1" state (Output High). Information is introduced by selectively programming "0" into the desired bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The circuit is set up for programming operation by raising the  $\overline{CS}$ /WE input (Pin 20) to +12V. The word address is selected in the same manner as in the read mode. Data to be programmed are presented, 8-bits in parallel, to the data output lines (O<sub>1</sub>-O<sub>8</sub>). Logic levels for address and data lines and the supply voltages are the same as for the read mode. After address and data set up one program pulse per address is applied to the program input (Pin 18). One pass through all addresses is defined as a program loop. The number of loops (N) required is a function of the program pulse width (t<sub>PW</sub>) according to N x t<sub>PW</sub>  $\ge$  100 ms.

The width of the program pulse is from 0.1 to 1 ms. The number of loops (N) is from a minimum of 100 ( $t_{PW} = 1$  ms) to greater than 1000 ( $t_{PW} = 0.1$  ms). There must be N successive loops through all 1024 addresses. *It is not permitted to apply N program pulses to an address and then change to the next address to be programmed.* Caution should be observed regarding the end of a program sequence. The  $\overline{CS}/WE$  falling edge transition must occur before the first address transition when changing from a program to a read cycle. The program pin should also be pulled down to  $V_{ILP}$  with an active instead of a passive device. This pin will source a small amount of current ( $I_{IPL}$ ) when  $\overline{CS}/WE$  is at  $V_{IHW}$  (12V) and the program pulse is at  $V_{ILP}$ .

#### Programming Examples (Using N x $t_{PW} \ge 100 \text{ ms}$ )

Example 1: All 8096 bits are to be programmed with a 0.5 ms program pulse width.

The minimum number of program loops is 200. One program loop consists of words 0 to 1023.

Example 2: Words 0 to 100 and 500 to 600 are to be programmed. All other bits are "don't care". The program pulse width is 0.75 ms.

The minimum number of program loops is 133. One program loop consists of words 0 to 1023. The data entered into the "don't care" bits should be all 1's.

Example 3: Same requirements as example 2 but the PROM is now to be updated to include data for words 750 to 770.

The minimum number of program loops is 133. One program loop consists of words 0 to 1023. The data entered into the "don't care" bits should be all 1's. Addresses 0 to 100 and 500 to 600 must be re-programmed with their original data pattern.

# 2704, 2708 PROGRAM CHARACTERISTICS

 $T_A = 25^{\circ}$ C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.


# **D.C. Programming Characteristics**


Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ILI	Address and CS/WE Input Sink Current			10	μA	V <sub>IN</sub> = 5.25V
IPL	Program Pulse Source Current			3	mA	
IPH	Program Pulse Sink Current			20	mA	
IDD	V <sub>DD</sub> Supply Current		50	65	mA	Worst Case Supply Currents:
Icc	V <sub>CC</sub> Supply Current		6	10	mA	All Inputs High
I <sub>BB</sub>	V <sub>BB</sub> Supply Current		30	45	mA	$\overline{CS}/WE = 5V; T_A = 0^{\circ}C$
VIL	Input Low Level (except Program)	VSS		0.65	v	
VIH	Input High Level for all Addresses and Data	3.0		V <sub>CC</sub> +1	V	
VIHW	CS/WE Input High Level	11.4	,	12.6	v	Referenced to V <sub>SS</sub>
VIHP	Program Pulse High Level	25		27	V	Referenced to V <sub>SS</sub>
VILP	Program Pulse Low Level	V <sub>SS</sub>		1	V	V <sub>IHP</sub> - V <sub>ILP</sub> = 25V min.

# A.C. Programming Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units
t <sub>AS</sub>	Address Setup Time	10			μs
tcss	CS/WE Setup Time	10	1		μs
t <sub>DS</sub>	Data Setup Time	10			μs
<sup>t</sup> AH	Address Hold Time	1			μs
<sup>t</sup> сн	CS/WE Hold Time	.5			μs
tDH	Data Hold Time	1			μs
tDF	Chip Deselect to Output Float Delay	0		120	ns
tDPR	Program To Read Delay			10	μs
t <sub>PW</sub>	Program Pulse Width	.1		1.0	ms
t <sub>PR</sub>	Program Pulse Rise Time	.5		2.0	μs
tpp	Program Pulse Fall Time	.5		2.0	μs

NOTE: Intel's standard product warranty applies only to devices programmed to specifications described herein.





NOTE 1. THE CS/WE TRANSITION MUST OCCUR AFTER THE PROGRAM PULSE TRANSITION AND BEFORE THE ADDRESS TRANSITION.


NOTE 2. NUMBERS IN ( ) INDICATE MINIMUM TIMING IN  $\mu S$  UNLESS OTHERWISE SPECIFIED.

#### IV. BIPOLAR PROM PROGRAMMING INSTRUCTIONS

#### A. Programming the 3601 (or 3601-1)

The 3601 may be programmed using the basic circuit of Figure 1. Address inputs are at standard TTL levels. Only one output may be programmed at a time. The output to be programmed must be connected to  $V_{CC}$  through a 300 $\Omega$  resistor. This will force the proper programming current (3-6mA) into the output when the  $V_{CC}$  supply is later raised to 10V. All other outputs must be held at a TTL low level (0.4V).

The programming pulse generator produces a series of pulses to the 3601  $V_{CC}$  and  $CS_2$  leads.  $V_{CC}$  is pulsed from a low of 4.5 ± .25V to a high of 10 ± .25V, while  $CS_2$  is pulsed from a low of ground (TTL logic 0) to a high of 15 ± 0.5V. It is important to accuractly maintain these voltage levels, otherwise, improper programming may result. The pulses applied must maintain a duty cycle of 50 ± 10% and start with an initial width of 1 (± 10%)  $\mu$ s, and increase linearly over a period of approximately 100ms to a maximum width of 8 (± 10%)  $\mu$ s. Typical devices have their fuse blown within 1ms, but occasionally a fuse may take up to 400ms. During the application of the program pulse, current to  $CS_2$  must be limited to 100mA. The output of the 3601 is sensed when  $\overline{CS}_2$  is at a TTL low level output. A programmed bit will have a TTL high output. After a fuse is blown, the  $V_{CC}$  and  $\overline{CS}_2$  pulse trains must be applied for another 500 $\mu$ s. The characteristics of the pulse train are shown in Figure 2.




#### B. Programming the 3621, 2K, and 4K Bipolar PROM Families

The Intel<sup>®</sup> 3621, 2K and 4K bipolar PROMs families are programmed using the basic circuit of Figure 1. Initially all bits are in a logic 1 (high) state. Only one output may be programmed at a time. The programming current (5mA  $\pm$  10%) is forced into the output to be programmed by a current source. The current should be clamped to V<sub>CC</sub> by a silicon diode. All other outputs must be allowed to float such that the outputs are allowed to rise one diode above V<sub>CC</sub> (12.5V).

For simplicity of the programming description, reference will be made only to  $V_{CC}$ , however, this term includes both the  $V_{CC1}$  and  $V_{CC2}$  of the 4K PROM. There is only one  $V_{CC}$  for the 3621 and 2K PROMs. Programming pulses must be applied to both  $V_{CC}$  and  $\overline{CS}$ . A series of pulses is applied to the  $V_{CC}$  and  $\overline{CS}_1$  (or  $\overline{CS}_2$  for the 3621) leads as shown in Figure 2a and 2b respectively. The pulse applied must maintain a duty cycle of  $50 \pm 10\%$  and start with an initial width of 1 ( $\pm 10\%$ )  $\mu$ s, and increase linearly over a period of approximately 100ms to a maximum of 8 ( $\pm 10\%$ )  $\mu$ s. Typical devices have their fuse blown within 1ms, but occasionally a fuse may take up to 400ms. During the application of the program pulse, the  $V_{CC}$  current must be limited to 600mA and the  $\overline{CS}_1$  current to 150mA. A programmed bit will have a TTL low level. After a fuse is blown, the  $V_{CC}$  and  $\overline{CS}_1$  pulse trains must be applied (the pulse width still linearly increasing to a maximum of 8 $\mu$ s) for another 500 $\mu$ s.

### **ROM/PROM PROGRAMMING INSTRUCTIONS**



#### IV. UNIVERSAL PROM PROGRAMMER

Available from Intel MCS Department.

- PROM Programming peripheral capable of programming the following Intel PROMs: 1702A, 2704, 2708, 3601, 3604, 3624, 8702A, 8704A, and 8708 families.
- Personality cards used for specific Intel PROM programming requirements.
- Zero insertion force sockets for both 16-pin and 24-pin PROMs.
- Flexible power source for system logic and programming pulse generation.
- PROM programming verification facility.
- Stand alone or rack mountable.
- Fully compatible with the Intellec<sup>®</sup> MDS Microcomputer Development System.

The Universal PROM Programmer is capable of programming and verifying the following Intel<sup>®</sup> PROMs: 1702A, 2704, 2708, 3601, 3604, 3624, 8702A, 8704, and 8708 families. It is a peripheral device which interfaces with a suitable control device such as the Intellec<sup>®</sup> MDS microcomputer development system. The control device transfers commands, memory addresses, control information and data to the PROM Programmer enabling it to program or read a particular PROM.

The Universal PROM Programmer consists of a controller module, two personality card sockets, front panel, power supplies, chassis, and when used with the Intellec MDS a suitable interconnection cable.


An Intel<sup>®</sup> 4040 based intelligent controller monitors the interface to the control device and supervises the command generation and data transfer interface between the selected PROM personality card and the control device. The 4040 CPU operates in conjunction with a fixed central control program residing in an Intel<sup>®</sup> 4001 ROM. Each Intel<sup>®</sup> PROM to be programmed is driven by a unique personality card which contains the appropriate pulse generation functions and driver circuitry. Hence, programming and verifying any Intel<sup>®</sup> PROM may be accomplished by selecting and plugging in the appropriate personality card option. The front panel contains a power-on switch and indicator, reset switch, and two zero-force insertion sockets (one 16-pin and one 24-pin or two 24-pin). A central power supply provides regulated power for system logic and ±40 and +70 volts for PROM programming pulse generation.

When used with the Intellec<sup>®</sup> MDS PROM programming commands are initiated from the Intellec<sup>®</sup> MDS system console and are implemented by programs in the Intellec<sup>®</sup> MDS. The desired PROM image is loaded into Intellec<sup>®</sup> MDS RAM through a user selected input medium (e.g., TTY, diskette drive, high speed paper tape reader). Next, the PROM programming command is issued specifying the location of the programming data, the socket option, the "nibble" option (upper or lower four bits of an 8-bit RAM data byte), and PROM starting address. The PROM programming algorithm programs each specified PROM location, compares the resulting PROM word with the source data, and regenerates program pulses when necessary. The Intellec<sup>®</sup> MDS system monitor contains a compare feature which allows specified sections of programmed PROM to be compared with MDS resident RAM. A transfer feature which can be used to copy the contents of a PROM to MDS RAM for PROM duplication is also included.

The Universal PROM Programmer may be used as a table top unit or mounted in a standard 19" RETMA cabinet.



# SERIAL MEMORIES



					Ele	ectrical Chara	acteristics	Over Tempe	erature	
	Type O	No.	Description	Data Re	p. Rate	Power	Input	Clock Levels	Supplies[]/]	Page No.
		Bits		Min.	Max.	Dissipation Max.[1]	Output Levels	Levels	Supplies[V]	NO.
S	1402A	1024	Quad 256-Bit Dynamic	10kHz	5MHz	500mW	TTL	MOS/TTL	5, -5 or 5, -9	4-3
ÔW	1403A	1024	Dual 512-Bit Dynamic	10kHz	5MHz	500mW	TTL	MOS/TTL	5, -5 or 5, -9	4-3
μ	1404A	1024	1024-Bit Dynamic	10kHz	5MHz	500mW	TTL	MOS/TTL	5, -5 or 5, -9	4-3
GA.	1405A	512	Dynamic Recirculating	10kHz	2MHz	400mW	TTL	MOS/TTL	5, -5, or 5, -9	4-7
SILICON (	2401	2048	Dual 1024-Bit Dynamic Recirculating	25kHz	1MHz	350mW	TTL	TTL	+5	4-11
19	2405	1024	1024-Bit Dynamic Recirculating	25kHz	1MHz	350mW	TTL	TTL	+5	4-11
S	2416	16,384	CCD Serial Memory	125kHz	2MHz	300mW	TTL	MOS	+12, -5	4-15

# SERIAL MEMORIES

Note: Power Dissipation calculated with maximum power supply current and nominal supply voltages.

# intel

# **1024 BIT DYNAMIC SHIFT REGISTER**

- Guaranteed 5 MHz Operation over Temperature Range
- Low Power Dissipation --.1 mW/bit at 1 MHz
- DTL, TTL Compatible
- Low Clock Capacitance -- 140 pF
- Low Clock Leakage -- ≤ 1 µA


- Inputs Protected Against Static Charge
- Standard Packaging -- 8 Lead Metal Can, 16 Pin Ceramic Dual In-Line
- Three Standard Configurations --Quad 256 Bit -- 1402A, Dual 512 Bit -- 1403A, Single 1024 Bit --1404A

The 1402A/1403A/1404A are direct pin for pin replacements for the 1402/1403/1404. Due to "on chip" multiplexing the data rate is twice the clock rate. Data is shifted one bit on each clock pulse (both  $\phi_1$  and  $\phi_2$ ).

The 1402A/1403A/1404A family is ideally suited for usage in low cost serial memories or delay line applications. A high speed data rate of 5 MHz is easily obtained at the power supplies of +5V and -5V. The 1402A/3A/4A are capable of operating at the power supply voltages of +5V, -9V as well as +5V, -5V.

The input to the shift register can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.). The design of the output stage provides driving capability for both MOS and bipolar IC's.

Use of low threshold silicon gate technology allows high speed (5 MHz guaranteed) while reducing power dissipation by a factor of two and clock input capacitance by a factor of three compared to equivalent products manufactured by conventional technologies.



## Absolute Maximum Ratings<sup>(1)</sup>

Temperature Under Bias	0°C to 70°C	Data a
Storage Temperature	-65°C to +160°C	and
Power Dissipation <sup>(2)</sup>	1 Watt	resp

Data and Clock Input Voltages and Supply Voltages with respect to V<sub>CC</sub> +0.5V to -20V

## **D.C. Characteristics** $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = +5V \pm 5\%$ , unless otherwise specified

 $V_{DD} = -5V \pm 5\% \text{ or } -9V \pm 5\%$ 

SYMBOL	TEST	MIN.	TYP <sup>(3)</sup>	MAX.	UNIT	CONDITIONS
I <sub>LI</sub>	Input Load Current		< 10	500	nA	T <sub>A</sub> =25°C
I <sub>LO</sub>	Output Leakage Current		<10	1000	nA	V <sub>OUT</sub> =0.0V, T <sub>A</sub> =25°C
I <sub>LC</sub>	Clock Leakage Current		10	1000	nA	Max. V <sub>ILC</sub> , T <sub>A</sub> =25°C
V <sub>IL</sub>	Input "Low" Voltage	V <sub>CC</sub> -10		V <sub>CC</sub> -4.2	V	
V <sub>IH</sub>	Input "High" Voltage	V <sub>CC</sub> -1.5		V <sub>CC</sub> +.3	V	

#### $V_{DD} = -5V \pm 5\%$

I <sub>DD1</sub>	Power Supply Current		40	50	mA	T <sub>A</sub> =25°C Output at Logic "0", 5 MHz Data Rate, -33% Duty Cycle, Continuous Operation,
I <sub>DD2</sub>	Power Supply Current			56	mA	T <sub>C</sub> =0°C _ V <sub>ILC</sub> =V <sub>CC</sub> -17V
V <sub>ILC</sub>	Clock Input Low Voltage	V <sub>CC</sub> -17		V <sub>CC</sub> -15	V	
V <sub>IHC</sub>	Clock Input High Voltage	V <sub>cc</sub> -1		V <sub>cc</sub> +.3	V	
V <sub>OL</sub>	Output Low Voltage		3	0.5	V	R <sub>L1</sub> =3K to V <sub>DD</sub> , I <sub>OL</sub> = 1.6 mA
V <sub>OH1</sub>	Output High Voltage Driving TTL	2.4	3.5		V	R <sub>L1</sub> =3K to V <sub>DD</sub> , I <sub>OH</sub> = –100 µA
V <sub>OH2</sub>	Output High Voltage Driving MOS	V <sub>CC</sub> -1.4	V <sub>cc</sub> -1		V	R <sub>L2</sub> =4.7K to V <sub>DD</sub> (See p. 6 for connection)

#### $V_{DD} = -9V \pm 5\%$

00					
I <sub>DD3</sub>	Power Supply Current	30	40	mA	T <sub>A</sub> =25°C Output at Logic "0", 3 MHz Data Rate, - 26% Duty Cycle, Continuous Operation,
I <sub>DD4</sub>	Power Supply Current		45	mA	$T_{C} = 0^{\circ}C \downarrow V_{ILC} = V_{CC} - 14.7V$
VILC	Clock Input Low Voltage	V <sub>CC</sub> -14.7	V <sub>CC</sub> -12.6	v	
V <sub>IHC</sub>	Clock Input High Voltage	V <sub>cc</sub> -1	V <sub>CC</sub> +.3	V	
VoL	Output Low Voltage	3	0.5	V	$R_{L1} = 4.7 \text{K to V}_{DD}$ , $I_{OL} = 1.6 \text{ mA}$
V <sub>OH1</sub>	Output High Voltage Driving TTL	2.4 3.5		v	R <sub>L1</sub> =4.7K to V <sub>DD</sub> , I <sub>OH</sub> =100µA
V <sub>OH2</sub>	Output High Voltage Driving MOS	V <sub>CC</sub> -1.4 V <sub>CC</sub> -1		v	$ \begin{array}{c} R_{L2} = 6.2 \text{K to } V_{DD} \\ R_{L3} = 3.9 \text{K to } V_{CC} \end{array}  \left[ \begin{array}{c} \text{(See p. 6 for } \\ \text{connection)} \end{array} \right] $

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: The 1 watt dissipation is not to be construed as an operating rating (see note 1). For operating at elevated temperatures the device must be derated based as shown on page 3. When operating at  $V_{DD} = -5V\pm5\%$  the maximum duty cycle is 33% and at  $V_{DD} = -9V+5\%$  the maximum duty cycle is 26%. In applications the duty cycle should be a minimum to reduce power dissipation. Duty cycle =  $[t_{\phi PW} + \frac{1}{2}(t_R + t_E)]x$  clock rate.

Note 3: Typical values are at T<sub>A</sub> = 25<sup>o</sup>C and at nominal voltages.

SYMBOL	TEST		5V <u>+</u> 5% _oad 1)	V <sub>DD</sub> = (Test	UNIT	
		MIN.	MAX.	MIN.	MAX.	1
Frequency	Clock Rep Rate		2.5		1.5	MHz
Frequency	Data Rep Rate	Note 1	5.0	Note 1	3.0	MHz
t <sub>øPW</sub>	Clock Pulse Width	.130	10	.170	10	µsec
t <sub>øD</sub>	Clock Pulse Delay	10	Note 1	10	Note 1	nsec
t <sub>R</sub> , t <sub>F</sub>	Clock Pulse Transition		1000		1000	• nsec
<sup>t</sup> ow	Data Write Time (Set Up)	30		60		nsec
t <sub>DH</sub>	Data To Clock Hold Time	20		20		nsec
t <sub>A+</sub> ,t <sub>A-</sub>	Clock To Data Out Delay		90		110	nsec


## **A.C. Characteristics** $T_A = 0^{\circ}C$ to 70°C; $V_{cc} = +5V \pm 5\%$

**CAPACITANCE**<sup>(2)</sup>  $V_{CC}$  = +5V ±5%,  $V_{DD}$  = --5V ±5% or -9V ±5%,  $T_A$  = 25°C

SYMBOL	TEST	TYP.	MAX.	CONDITIONS
C <sub>IN</sub>	Input Capacitance	5 pF	10 pF	V <sub>IN</sub> = V <sub>CC</sub>
COUT	Output Capacitance	5 pF	10 pF	$V_{OUT} = V_{CC} - f = 1 \text{ MHz}$
$C_{\phi}$	Clock Capacitance	110 pF	140 pF	$V\phi = V_{CC}$
$C_{\phi 1 \phi 2}$	Clock to Clock Capacitance	11 pF	16 pF	$V_{\phi} = V_{CC}$


Note 1: See page 5 for guaranteed curve. Note 2: This parameter is periodically sampled and is not 100% tested.

## **Switching Characteristics**



 $t_{DW}$  and  $t_{DH}$  same for  $t_{02}$   $t_{N} = 256$  for 1402A, N = 512 for 1403A, N = 1024 for 1404A

## **Typical Characteristics**



# 1405A

# intel

# 512 BIT DYNAMIC RECIRCULATING SHIFT REGISTER

- High Frequency Operation --2 MHz Guaranteed over Temperature.
- DTL, TTL Compatible
- Write/Recirculate and Read Controls Incorporated on the Chip
- Low Power Dissipation--.3 mW/bit at 1 MHz
- Low Clock Capacitance -- 85 pF

- Simple Two Dimensional Memory Matrix Organization -- 2 Chip Select Controls
- Inputs Protected Against Static Charge
- Standard Packaging--10 Lead Low Profile TO-99

The 1405A is a 512 bit dynamic recirculating shift register and is a direct pin replacement for the 1405. The 1405A is capable of operating at power supply voltages of +5V, -9V as well as +5V, -5V. A high speed recirculating data rate of 2 MHz over the temperature is easily obtained at the +5, -5 power supplies.

Write/recirculate and read controls eliminate the need for external logic elements when recirculating data. In addition, any number of devices can be combined to form a multi-dimensional memory array. For this purpose two chip select controls have been provided.

These registers can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.) or by MOS circuits. The design of the output stage provides driving capability for both MOS and bipolar IC's as well as OR-tieing of shift registers. The 1405A is ideally suited for usage in low cost memories or delay line applications.

Use of low threshold silicon gate technology allows high speed (2 MHz guaranteed) while reducing power dissipation by a factor of two and clock input capacitance by a factor of three over equivalent products manufactured by conventional technologies.

**PIN CONFIGURATION** LOGIC DIAGRAM 512 BITS OUTPUT INPUT ۷<sub>DD</sub> ຈາດຈາ CS1 WRITE READ RECIRCULATE W/R READ 7) OUTPUT INPUT 3 φ<sub>1</sub> (OUTPU φ<sub>2</sub> (INPUT CLOCK) CLOCK) csi cs2 PIN W/R CS1 CS2 READ MODE (1)(9)(8) (2)WRITE 1 1 1 1 or 0 RECIRCULATE(1) 1 or 0 1 or 0 1 or 0 1 or 0 READ 1 or 0 1 1 1 Note 1: Either W/R, CS1, or CS2 must be a "0" during Recirculation.

Note 1: Either W/R, CS1, or CS2 must be a "0" during Recirculation A logic 1 is defined as a high input and a logic 0 as a low input.

## **Maximum Guaranteed Ratings \***

Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +160°C
Power Dissipation <sup>(1)</sup>	600 mW
Data and Clock Input Voltages and Supply Voltages with respect to $\rm V_{\rm CC}$	+.3V to -20V

#### \* COMMENT:

Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. Characteristics** $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = +5V \pm 5\%$ , unless otherwise specified

 $V_{DD} = -5V \pm 5\%$ 

SYMBOL	TEST	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	CONDITIONS
ILI	INPUT LOAD CURRENT		10	1000	nA	VIN = VIH to VIL
10	OUTPUT LEAKAGE CURRENT		10	1000	nA	V <sub>OUT</sub> = 0.0V
ILC I	CLOCK LEAKAGE CURRENT		10	1000	nA	V <sub>ILC</sub> =V <sub>CC</sub> -17V
IDD1	POWER SUPPLY CURRENT		25	40	mA	T <sub>A</sub> =25°C Output at Logic "0",
						2 MHz Data Rate,
						- 40% Duty Cycle,
		1. S.				Continuous Operation,
IDD2	POWER SUPPLY CURRENT			45	mA	T <sub>C</sub> =0°C VILC=V <sub>CC</sub> -17V
VILC1	CLOCK INPUT LOW VOLTAGE	V <sub>cc</sub> -17		Vcc-14.5	V	
Vinc	CLOCK INPUT HIGH VOLTAGE	V <sub>CC</sub> -1		V <sub>CC</sub> +.3	V	
VIL	INPUT "LOW" VOLTAGE	V <sub>cc</sub> -10		V <sub>CC</sub> -4.2	V	
VIH1	INPUT "HIGH" VOLTAGE	V <sub>CC</sub> -1.5		V <sub>CC</sub> +.3	V	
VOL	OUTPUT LOW VOLTAGE		3	0.5	v	R <sub>L1</sub> =3K to V <sub>DD</sub> , I <sub>OL</sub> = 1.6 mA
V <sub>OH</sub>	OUTPUT HIGH VOLTAGE	2.4	3.5		v	R <sub>L1</sub> =3K to V <sub>DD</sub> , I <sub>OH</sub> = -100 µA
	DRIVING TTL	1. A.				
V <sub>OH1</sub>	OUTPUT HIGH VOLTAGE	V <sub>CC</sub> -1.4	V <sub>CC</sub> -1	· · · · · · · · · · · · · · · · · · ·	v	R <sub>L2</sub> =5.6K to V <sub>DD</sub>
	DRIVING MOS					(see p. 6 for connection)

 $V_{DD} = -9V \pm 5\%$ 

1 <sub>L1</sub>	INPUT LOAD CURRENT		10	1000	nA	VIN = VIH to VIL
ILO	OUTPUT LEAKAGE CURRENT		10	1000	nA	V <sub>OUT</sub> = 0.0V
ILC.	CLOCK LEAKAGE CURRENT		10	1000	nA	V <sub>ILC</sub> =V <sub>CC</sub> -14.7V
IDD3	POWER SUPPLY CURRENT		20	31	mA	T <sub>A</sub> =25°C Output at Logic "0", 1.5 MHz Data Rate, -36% Duty Cycle, Continuous Operation,
IDD4	POWER SUPPLY CURRENT			36	mA	$T_{C} = 0^{\circ}C \int V_{ILC} = V_{CC} - 14.7V$
VILC2	CLOCK INPUT LOW VOLTAGE	V <sub>CC</sub> -14.7		V <sub>CC</sub> -12.6	V	
VIHC	CLOCK INPUT HIGH VOLTAGE	V <sub>CC</sub> -1		V <sub>CC</sub> +.3	V	
VIL	INPUT "LOW" VOLTAGE	V <sub>cc</sub> -10		V <sub>cc</sub> -4.2	V	
· V <sub>1H2</sub>	INPUT "HIGH" VOLTAGE	V <sub>CC</sub> -1.5		V <sub>CC</sub> +.3	v	
VOL	OUTPUT LOW VOLTAGE		3	0.5	v	R <sub>L1</sub> =5.6K to V <sub>DD</sub> I <sub>OL</sub> = 1.6 mA
V <sub>OH</sub>	OUTPUT HIGH VOLTAGE DRIVING TTL	2.4	3.5		v	R <sub>L1</sub> =5.6K to V <sub>DD</sub> , I <sub>OH</sub> =–100 μA
V <sub>OH1</sub>	OUTPUT HIGH VOLTAGE DRIVING MOS	V <sub>CC</sub> -1.4	V <sub>CC</sub> -1		v	R <sub>L2</sub> =6.2K to V <sub>DD</sub> (See p. 6 for R <sub>L3</sub> =3.9K to V <sub>CC</sub> connection)

Note 1: For operating at elevated temperatures the device must be derated based as shown on page 3. In applications the duty cycle should be a minimum to reduce power dissipation. Duty cycle = [t<sub>φPW</sub> + ½ (t<sub>R</sub> + t<sub>F</sub>)] x clock rate.

Note 2: Typical values are at  $T_A = 25^{\circ}C$  and at nominal voltages.

SYMBOL	TEST	V <sub>DD</sub> = -5V ± V <sub>ILC</sub> =V <sub>CC</sub> -14.5 to R <sub>L</sub> = 3 K	V <sub>CC</sub> -17	V <sub>DD</sub> = −9V ± V <sub>ILC</sub> =V <sub>CC</sub> −12.6 tc RL = 5.6	UNIT	
		MIN.	MAX.	MIN.	MAX.	
Frequency	CLOCK DATA REP RATE	200 Hz @ 25 <sup>o</sup> C <sup>(1)</sup>	2	200Hz @ 25°C <sup>(1)</sup>	1.5	MHz
<sup>t</sup> øpw	CLOCK PULSE WIDTH	0.200	10	.240	10	μsec
<sup>t</sup> øD	CLOCK PULSE DELAY	30	Note 1	30	Note 1	nsec
Duty Cycle(2)	CLOCK DUTY CYCLE		40		36	%
t <sub>R</sub> ;t <sub>F</sub>	CLOCK PULSE TRANSITION		1		1	μsec
tDW	DATA WRITE (SETUP) TIME	100		100		nsec
<sup>t</sup> DH	DATA TO CLOCK HOLD TIME	20		20		nsec
<sup>t</sup> A+; <sup>t</sup> A-	CLOCK TO DATA OUT DELAY		250		250	nsec
<sup>t</sup> R- <sup>; t</sup> CS- <sup>;</sup> <sup>t</sup> WR-	CLOCK TO "READ" OR "CHIP SELECT" OR "WRITE/ RECIRCULATE" TIMING	0		0		nsec
<sup>t</sup> R+ <sup>; t</sup> CS+ <sup>;</sup> <sup>t</sup> WR+	CLOCK TO "READ" OR "CHIP SELECT" OR "WRITE/ RECIRCULATE" TIMING	0		0		nsec

## **A.C. Characteristics** T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ±5%; C<sub>1</sub> = 20pF; 1 TTL Load


CAPACITANCE<sup>(3)</sup>  $V_{cc} = 5V \pm 5\%$ ,  $V_{DD} = -5V \pm 5\%$  or  $-9V \pm 5\%$ ,  $T_{a} = 25^{\circ}C$ 

			<u></u>	
SYMBOL	TEST	TYP.	MAX.	CONDITIONS
CIN	INPUT CAPACITANCE	3	5 pF	V <sub>IN</sub> = V <sub>CC</sub>
с <sub>оит</sub>	OUTPUT CAPACITANCE	2	5pF	$V_{OUT} = V_{CC}$ f = 1 MHz
Cφ	CLOCK CAPACITANCE	75	85 pF	$V_{\phi} = V_{CC}$
$C_{\phi_1} \phi_2$	CLOCK TO CLOCK CAPACITANCE	6	10 pF	$v_{\phi} = v_{CC}$

Note 1: See curve of Min Data Rate, and Max Clock Delay vs. Temp. on page 5. Note 2: Duty Cycle = [t<sub>\$\phiPW</sub> + ½(t<sub>R</sub> + t<sub>F</sub>)] x clock rate. Note 3: This parameter is periodically sampled and is not 100% tested.


## **Switching Characteristics**

#### Conditions of Test







POWER DISSIPATION/BIT VS. SUPPLY VOLTAGE








#### I DD CURRENT VS. DATA RATE







POWER DISSIPATION/BIT VS. CLOCK AMPLITUDE



MAXIMUM DATA RATE VS. CLOCK AMPLITUDE







#### 4-10

## 2401, 2405

# intel

# 2048/1024 BIT DYNAMIC RECIRCULATING SHIFT REGISTERS

- Single Supply Voltage -- +5 Volts
- Fully TTL Compatible -- Inputs, Outputs and Clock
- Single Phase Clock
- Guaranteed 1 MHz Operation with 100 pF Load, over Temperature Range
- Low Power Dissipation --120 μw/bit typically at 1 MHz


- Low Clock Capacitance -- 7 pF
- Write/Recirculate and Chip Select Logic Incorporated on Chip
- Standard Configurations --Dual 1024 Bit -- 2401
   Single 1024 Bit -- 2405

The 2401/2405 are 2048/1024 bit dynamic recirculating shift registers. They are directly TTL compatible in all respects: inputs, outputs, clock and a single +5 volt power supply.

Write/recirculate controls are provided to eliminate the need for external logic elements when recirculating data.

Two chip select inputs have been provided to allow easy selection of an individual package when outputs of several devices have been "OR-tied". A separate internal "pullup" resistor ( $R_L$ ) is provided which can be externally connected to the output pin to achieve full signal swing.

This Intel shift register family is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy to use MOS circuits. Only a single +5V power supply is needed and all devices are directly TTL compatible, including clocks.



## Absolute Maximum Ratings\*

Ambient Temperature Under Bias: 0° C to 70° C Storage Temperature: -65° C to +150° C Power Dissipation: 1W Voltage on Any Pin with Respect

to Ground: -0.5V to +7V

\*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D. C. Characteristics**

 $T_A = 0^{\circ}$  to 70°C,  $V_{CC} = +5V \pm 5\%$ , unless otherwise specified


			LIMITS			
SYMBOL	PARAMETER	MIN.	TYP.[1]	MAX.	UNITS	TEST CONDITIONS
I <sub>LI</sub>	INPUT LEAKAGE			10	μA	V <sub>IN</sub> = 5.25V
ILO	OUTPUT LEAKAGE			100	μA	V <sub>OUT</sub> = 5.25V
Icc	POWER SUPPLY CURRENT		45 50	70 80	mA mA	$ \begin{array}{c} T_A = 25^{\circ}C\\ T_A = 0^{\circ}C \end{array} \end{array} \begin{array}{c} V_{CC} = 5.25V;\\ 80\% \text{ DUTY}\\ CYCLE \end{array} $
V <sub>IH</sub>	INPUT HIGH LEVEL VOLTAGE (ALL INPUTS)	2.2	-	5.25	V	
VIL	INPUT LOW LEVEL VOLTAGE (ALL INPUTS)	-0.3		0.65	v. V	
V <sub>OH</sub>	OUTPUT HIGH LEVEL VOLTAGE	2.4		V <sub>CC</sub>	V	I <sub>OH</sub> = -1mA, R <sub>L</sub> = 1.5K ± 5% ohms, external
V <sub>OL</sub>	OUTPUT LOW LEVEL VOLTAGE	0		0.45	V X	I <sub>OL</sub> = 5.0mA, R <sub>L</sub> = 1.5K ± 5% ohms, external <sup>[2]</sup>

NOTES: 1. Typical values are at 25°C and at nominal voltage.


2. The following was used to calculate IOL.

 $I_{OL} = \frac{V_{CC} (max.) - V_{OL} (max.)}{R_{L} (min.)} + I_{LI} (TTL device) = \frac{5.25 - 0.45}{1.425} + 1.6 = 4.97 \text{mA}.$ 

Also note that the internal load resistor, R LI, has a value ranging from 500 ohms minimum to 2,200 ohms maximum. The internal load resistor can be used when driving from one 2401/2405 to another 2401/2405 or to other MOS inputs.



#### **EFFECTIVE INPUT CHARACTERISTIC**




			LIMITS			
SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
FREQ. MAX.	MAX. DATA REP. RATE			1	MHz	
FREQ. MIN.	MIN. DATA REP. RATE	1 25 <sup>[1]</sup>			KHz KHz	$T_{A} = 25^{\circ} C$ $T_{A} = 70^{\circ} C$
t <sub>ø PW</sub>	CLOCK PULSE WIDTH	0.80		10	μs	
t <sub>¢D</sub>	CLOCK PULSE DELAY	0.20 0.20		1000 40	μs μs	$T_{A} = 25^{\circ} C$ $T_{A} = 70^{\circ} C$
t <sub>r</sub> , t <sub>f</sub>	CLOCK RISE AND FALL TIME			50	ns	
tw	WRITE TIME	200			ns	
t <sub>H</sub>	HOLD TIME	150			ns	
t <sub>A</sub>	ACCESS TIME FROM CLOCK OR CHIP SELECT		250	500	ns	RL = 1.5K ± 5% ohm, EXTERNAL CL= 100pF ONE TTL LOAD

A. C. Characteristics  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ , unless otherwise specified.


NOTE: 1. 100 kHz in plastic (P) package.

## **Capacitance** $T_A = 25^{\circ} C$


			LIMITS			
SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
C <sub>IN</sub>	DATA, W/R & CS INPUT CAPACITANCE		4	7	pF	ALL PINS AT AC GROUND; 250 mV
C <sub>OUT</sub>	OUTPUT CAPACITANCE		10	14	pF	PEAK TO PEAK,
$C_{\phi}$	CLOCK CAPACITANCE		4	7	pF	1 MHz




## **D. C. Characteristics**




## A. C. Characteristics




MINIMUM CLOCK PULSE WIDTH AND EFFECTIVE MAXIMUM DATA RATE AT 80% DUTY CYCLE VS. POWER SUPPLY VOLTAGE (V<sub>CC</sub>)





**Typical Application Of TTL Compatible Shift Registers** 



NOTE (1): The 2401/2405 is directly compatible device to device. An external  $1.5K\Omega$   $\pm$  5% load resistor is recommended for driving one TTL load with the 2401/2405 output.

# 2416

# **16,384 BIT CCD SERIAL MEMORY**

## Organization: 64 Recirculating Shift Registers of 256 Bits Each

■ Avg. Latency Time Under 100 µs

int

- Max. Serial Data Transfer Rate —2 mega bits/sec.
- Address Registers Incorporated on Chip
- Standard Power Supplies +12V, -5V


- Open Drain Output
- Combined Read/Write Cycles Allowed
- Compatible to Intel<sup>®</sup> 5244
   CCD Driver

The Intel<sup>®</sup>2416 is a 16,384 bit CCD serial memory designed for low-cost memory applications requiring average latency times to under 100  $\mu$ s. To achieve low latency time the memory was organized in the form of 64 independent recirculating shift registers of 256 bits each. Any one of the 64 shift registers can be accessed by applying an appropriate 6-bit address input.

The shift registers recirculate data automatically as long as the four-phase CCD clocks  $(\phi_1 \dots \phi_4)$  are continuously applied and no write command is given. A one-bit shift is initiated in all 64 registers following a low-to-high transition of either  $\phi_2$  or  $\phi_4$ . After the shift operation the contents of the 64 registers at the bit location involved are available for non-destructive reading, and/or for modification. I/O functions are accomplished in a manner similar to that of a 64-bit dynamic RAM. At the next shift cycle, the contents of the 64 accessible bits (whether modified or not) are transferred forward into the respective registers and the contents of the next bit of each register become accessible. No I/O function can be performed during the shift operation itself.

The Intel 2416 generates and uses an internal reference voltage which requires some time to stabilize after the power supplies and four phase clocks have been turned on. No I/O functions should be performed until the four-phase CCD clocks have executed at least 4000 shift cycles with power supplies at operating voltages. After this start-up period, no special action is needed to keep the internal reference voltage stable.

The 2416 is fabricated using Intel's advanced high voltage N-channel Silicon Gate MOS process.



### **Absolute Maximum Ratings\***

Temperature Under Bias	10°C to 80°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages with Respect to the most Negative Supply Voltage, VBB	+25V to -0.3V
Supply Voltages V <sub>DD</sub> and V <sub>SS</sub> with Respect to V <sub>BB</sub>	+20V to -0.3V
Power Dissipation	1.0W

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB}^{[1]} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
LI	Input Leakage Current		1	10	μA	V <sub>IN</sub> = 0V
LO	Output Leakage Current		1	10	μA	CE = 0V, V <sub>OUT</sub> = 0V
IOL	Output Low Current	3			mA	V <sub>OL</sub> = .45V
юн	Output High Current			10	μA	V <sub>OH</sub> = +5V
IDDAV1	Average V <sub>DD</sub> Supply Current for Shift Cycles Only			Note 2	mA	
DDAV2 <sup>[3]</sup>	Average V <sub>DD</sub> Supply Current		15	25	mA	
IBB	Average V <sub>BB</sub> Supply Current		100	200	μA	
VIL	Input Low Voltage, All Inputs Except \$\phi_1 \ldots \phi_4\$	-1.0		0.8	v	
VIH1	Input High Voltage, All Inputs Except $D_{IN}$ and $\phi_1 \dots \phi_4$	V <sub>DD</sub> -1		V <sub>DD</sub> +1	v	
VIHD	D <sub>IN</sub> Input High Voltage	3.5		V <sub>DD</sub> +1	V	
VILC <sup>[4]</sup>	φ <sub>1</sub> φ <sub>4</sub> Input Low Voltage dc	-2.0		0.6	v	
VILCT	$\phi_1 \dots \phi_4$ Input Low Voltage w/Coupling	-2.0[5]		1.2[6]	v	
VIHC1	$\phi_1$ and $\phi_3$ Input High Voltage dc	V <sub>DD</sub> -1		V <sub>DD</sub> +2	V	
VIHCT1	$\phi_1$ and $\phi_3$ Input High Voltage w/Coupling	V <sub>DD</sub> -1.6[6]		V <sub>DD</sub> +2 <sup>[5]</sup>	V,	and the second
VIHC2	$\phi_2$ and $\phi_4$ Input High Voltage dc	V <sub>DD</sub> -0.6		V <sub>DD</sub> +2	V	
VIHCT2	$\phi_2$ and $\phi_4$ Input High Voltage w/Coupling	V <sub>DD</sub> -1.2[6]		V <sub>DD</sub> +2 <sup>[5]</sup>	v	
<sup>t</sup> PWT	Cross Coupling Voltage Pulse Width			Note 7	ns	Pulse width measured at 0.8V and $V_{DD}$ -1.2V ( $\phi_1$ and $\phi_3$ ) or $V_{DD}$ -0.8V ( $\phi_2$ and $\phi_4$ )

Notes: 1. The only requirement for the sequence of applying voltage to the device is that VDD and VSS should never be 0.3V more negative than V<sub>BB</sub>.

15mA

2. For shift only mode IDD = 2.0mA +  $\frac{1}{t_{\phi/2} (\text{in } \mu s)}$ 

3. IDDAV2 is for combined shift and data I/O cycles.


4. The difference in the low level reference voltages between all four clock phases must not exceed 0.5 volts.

5. These voltage levels with coupling are within the specified dc range and are not, therefore, subject to tpwr restrictions.

6. These voltage levels with coupling are outside specified dc ranges and must be restricted to tpwr pulse widths.

7. The maximum clock cross coupled pulse width is the sum of the clock transition time  $(t_T)$  plus 20ns.

#### $\phi_1 \dots \phi_4$ CROSS-COUPLING




### **A.C. Characteristics** $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{DD} = 12V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$ , $V_{SS} = 0V$ , unless otherwise specified. SHIFT ONLY CYCLES

Symbol	Parameter	Min.	Max.	Unit	Conditions
<sup>t</sup> φ/2	Half Clock Period for $\phi_1 \dots \phi_4$	750[1]	10,000	ns	tT = 40nsec
<sup>t</sup> PT	$\phi_2$ On to $\phi_1$ On Time, $\phi_4$ On to $\phi_3$ On Time	200		ns	5V
ťТD	$\phi_1$ to $\phi_4$ Overlap, $\phi_3$ to $\phi_2$ Overlap	30		ns	
<sup>t</sup> DT	$\phi_4$ to $\phi_1$ Hold Time, $\phi_2$ to $\phi_3$ Hold Time	40		ns	
tTP	$\phi_1$ Off to $\phi_4$ On, $\phi_3$ Off to $\phi_2$ On	320		ns	
tŢ	Transition Times for $\phi_1 \dots \phi_4$	30	200	ns	v <sub>ss</sub> <del>=</del>

Note: 1. The 750ns Half Clock Period will be met for 30ns  $\leq t_T \leq 40$ ns. Values of  $t_T > 40$ ns lengthen  $t_{\phi/2}$ .

WAVEFORMS (Numbers in parentheses are for minimum cycle timing in ns)




Note: 2. +2.0V and V<sub>DD</sub>-2.0V are the reference low and high level respectively for measuring the timing of  $\phi_1$ ,  $\phi_2$ ,  $\phi_3$  and  $\phi_4$ .

## A.C. Characteristics

#### SHIFT-READ-READ-...-READ-SHIFT CYCLE

Symbol	Parameter	Min.	Max.	Unit	Conditions
<sup>t</sup> RCY	READ Cycle Time	460		ns	
<sup>t</sup> PT	$\phi_2$ On to $\phi_1$ On Time, $\phi_4$ On to $\phi_3$ On Time	200		ns	t⊤ = 40ns
<sup>t</sup> TD	$\phi_1$ to $\phi_4$ Overlap, $\phi_3$ to $\phi_2$ Overlap	30		ns	t <sub>T1</sub> = 20ns
<sup>t</sup> DT	$\phi_4$ to $\phi_1$ Hold Time, $\phi_2$ to $\phi_3$ Hold Time.	40		ns	
<sup>t</sup> φ/2	Half Clock Period for $\phi_1 \dots \phi_4$		10,000	ns	D <sub>OUT</sub> TEST LOAD
tT.	Transition Times for $\phi_1 \dots \phi_4$	30	200	ns	5V
<sup>t</sup> T1	Transition Times for Inputs Other Than $\phi_1 \dots \phi_4$		100	ns	
<sup>t</sup> TC	$\phi_1$ or $\phi_3$ Off to CE On	280		ns	<sup>₹5к</sup>
tSC	CS to CE Set-Up Time	0		ns	
<sup>t</sup> AC	Address to CD Set-Up Time	0		ns	
<sup>t</sup> AH	Address Hold Time	240		ns	TEST
tCS	CE to CS Hold Time	0		ns	50pF
tCC	CE Off Time	140		ns	
tCP	CE Off to $\phi_2$ or $\phi_4$ On	40		ns	- V <sub>ss</sub>
<sup>t</sup> CER	CE On Time	280		ns	
<sup>t</sup> CF	CE Off to Output High Impedance State	0		ns	]
tCO	CE to DOUT Valid	250		ns	

WAVEFORMS<sup>[1]</sup> (Numbers in parentheses are for minimum cycle timing in ns)



NOTES: 1. WE must be continuously low during the READ cycle.

2. When CE is off, the 2416 output level is determined by the external output termination.

3. +2.0V and VDD-2.0V are the reference low and high level respectively for measuring the timing of  $\phi_1 \dots \phi_4$ , CE, CS and addresses.


4. +0.8V is the reference level for measuring the timing of  $\overline{D}_{OUT}$ .

## A.C. Characteristics SHIFT\_WRITE\_WRITE\_\_\_\_\_WRITE\_\_SHIFT CYCLE

Symbol	Parameter	Min.	Max.	Unit	Conditions
tWCY	WRITE Cycle Time	460		ns	
tрт	$\phi_2$ On to $\phi_1$ On Time, $\phi_4$ On to $\phi_3$ On Time	200		ns	t <sub>T</sub> = 40ns
<sup>t</sup> TD	$\phi_1$ to $\phi_4$ Overlap, $\phi_3$ to $\phi_2$ Overlap	30		ns	t <sub>T1</sub> = 20ns
<sup>t</sup> DT	$\phi_4$ to $\phi_1$ Hold Time, $\phi_2$ to $\phi_3$ Hold Time	40		ns	
<sup>t</sup> φ/2	Half Clock Period for $\phi_1 \dots \phi_4$		10,000	ns	
tŢ	Transition Times for $\phi_1 \dots \phi_4$	30	200	ns	
<sup>t</sup> T1	Transition Times for Inputs Other Than $\phi_1 \cdots \phi_4$		100	ns	D <sub>OUT</sub> TEST LOAD
<sup>t</sup> TC	$\phi_1$ or $\phi_3$ Off to CE On	280		ns	
tSC	CS to CE Set-Up Time	0		ns	 ≯₅к
<sup>t</sup> AC	Address to CE Set-Up Time	0		ns	The end proves of the second sec
<sup>t</sup> AH	Address Hold Time	240		ns	
tCS	CE to CS Hold Time	0		ns	TEST
tCC	CE Off Time	140		ns	50pF
tCP	CE Off to $\phi_2$ or $\phi_4$ On	40		ns	
<sup>t</sup> CEW	CE On Time	280[1]		ns	
tCW	CE to WE Set-Up Time	100[1]		ns	
tDW	DIN to WE Set-Up	0		ns	1
tWP	WE Pulse Width	100[1]		ns	
twc	WE Off to CE Off	0[1]		ns	1
<sup>t</sup> DH	DIN Hold Time	0		ns	

Note: 1. The minimum t<sub>CW</sub>, t<sub>WP</sub> and t<sub>WC</sub> times with appropriate transitions do not necessarily add up to the minimum t<sub>CEW</sub>. This allows the user flexibility in setting the WE Pulse Width edges without affecting either t<sub>CEW</sub> or the WRITE Cycle Time, t<sub>WCY</sub>.






Notes: 2. +2.0V and V<sub>DD</sub>-2.0V are the reference low and high level respectively for measuring the timing of φ<sub>1</sub>...φ<sub>4</sub>, CE, CS, WE, and addresses. 3. +1.5V and +3.0V are the reference low and high level respectively for measuring the timing of D<sub>IN</sub>.

Symbol	Parameter	Min.	Max.	Unit	Conditions
<sup>t</sup> RWC	READ-MODIFY-WRITE Cycle Time	620		ns	
tPT	$\phi_2$ On to $\phi_1$ On Time, $\phi_4$ On to $\phi_3$ On Time	200		ns	tT = 40ns
<sup>t</sup> TD	$\phi_1$ to $\phi_4$ Overlap, $\phi_3$ to $\phi_2$ Overlap	30		ns	t <sub>T1</sub> = 20ns
<sup>t</sup> DT	$\phi_4$ to $\phi_1$ Hold Time, $\phi_2$ to $\phi_3$ Hold Time	40		ns	
<sup>t</sup> φ/2	Half Clock Period for $\phi_1 \dots \phi_4$		10,000	ns	
tт	Transition Times for $\phi_1 \dots \phi_4$	30	200	ns	
<sup>t</sup> T1	Transition Times for Inputs Other Than $\phi_1 \dots \phi_4$		100	ns	D <sub>OUT</sub> TEST LOAD
tтс	$\phi_1$ or $\phi_3$ Off to CE On	280		ns	5V
tSC	CS to CE Set-Up Time	0		ns	Î
<sup>t</sup> AC	Address to CE Set-Up Time	0		ns	
<sup>t</sup> AH	Address Hold Time	240		ns	<u></u> \$ <sup>5К</sup>
tCS	CE to CS Hold Time	0		ns	DEVICE
tCC	CE Off Time	140		ns	UNDER • TEST
<sup>t</sup> CP	CE Off to $\phi_2$ or $\phi_4$ On	40		ns	50pF
<sup>t</sup> CRW	CE On Time	440[1]		ns	
tCO	CE On to DOUT Valid	250		ns	
tDW	DIN to WE Set-Up Time	0		ns	V <sub>SS</sub>
tWP	WE Pulse Width	100[1]		ns	
twc	WE Off to CE Off	0		ns	
<sup>t</sup> DH	D <sub>IN</sub> Hold Time	0		ns	
twD	CE On to WE On	300[1]		ns	]
tWF	WE to DOUT Undefined	0		ns	1

Note: 1. The minimum t<sub>WD</sub> and t<sub>WP</sub> times with appropriate transitions do not necessarily add up to the minimum t<sub>CRW</sub>. This allows the us flexibility in setting the WE Pulse Width edges without affecting either t<sub>CRW</sub> or the READ-MODIFY-WRITE Cycle Time, t<sub>RWC</sub>.





Notes: 2. When CE is off, the 2416 output level is determined by the external output termination.

3. The parameter tCF is the same as in the Shift-Read-Shift Cycle on page 4.

4. +2.0V and VDD-2.0V are the reference low and high level respectively for measuring the timing of  $\phi_1 \dots \phi_4$ , CE, CS, WE, and addresses.

5. +1.5V and +3.0V are the reference low and high level respectively for measuring the timing of DIN.

6. +0.8V is the reference level for measuring the timing of  $\vec{D}_{OUT}$ .

### A.C. Characteristics

CAPAG	сіта	NCE	$T_{\Delta} =$	25°C
-------	------	-----	----------------	------

Symbol	Parameter	Тур.	Max.	Unit	Conditions
C <sub>IN</sub>	Address, D <sub>IN</sub> , CS, CE, WE Capacitance	4	6	pF	$V_{IN} = V_{SS}$
COUT	D <sub>OUT</sub> Capacitance	3	5	pF	V <sub>OUT</sub> =V <sub>SS</sub>
$C_{\phi 1}^{[1]}, C_{\phi 3}^{[2]}$		350	500	pF	$V_{\phi} = V_{SS}$
C <sub>φ2</sub> <sup>[1]</sup> , C <sub>φ4</sub> <sup>[2]</sup>	$\phi_2,\phi_4$ Input Capacitance	480	700	pF	$V_{\phi} = V_{SS}$
С <sub>ф1</sub> - <sub>ф2</sub>	Clock $\phi_1$ To Clock $\phi_2$ Capacitance	120	175	pF	$V_{\phi} = V_{SS}$
C <sub>φ1</sub> - <sub>φ4</sub>	Clock $\phi_1$ To Clock $\phi_4$ Capacitance	150	200	pF	$V_{\phi} = V_{SS}$
С <sub>ф3</sub> - <sub>ф2</sub>	Clock $\phi_3$ To Clock $\phi_2$ Capacitance	150	200	pF	$V_{\phi} = V_{SS}$
C <sub>φ3</sub> - <sub>φ4</sub>	Clock $\phi_3$ To Clock $\phi_4$ Capacitance	120	175	pF	$V_{\phi} = V_{SS}$

Notes: 1. This parameter is periodically sampled and is not 100% tested.

2. The  $C_{\phi 1}$  ....  $C_{\phi 4}$  input clock capacitance includes the clock to clock capacitance. The equivalent input capacitance is given below.


#### Four-Phase Clock Inputs

The four-phase clock inputs are internally connected to long electrodes used for several thin-oxide gates, resulting in high capacitance to the substrate on the clock inputs. In addition, considerable cross-coupling between adjacent clock exists due to the overlapping structure of the electrodes. The figure to the right shows the circuit equivalent of the clock inputs, indicating maximum capacitance values.

The equivalent circuit suggests two opposed clock driver requirements:

- 1. Ability to drive high-capacitance loads quickly.
- 2. Ability to suppress cross-coupled current transients.

The first requirement could ordinarily be met rather easily, if it weren't for the fact that the cross-coupled current, I, is proportional to the rate of change of the voltage, i.e.,  $I = C \frac{dv}{dt}$ . For the quiescent driver to hold the coupled voltage to a minimum, the driver must have very low output impedance. However, when this driver becomes active the low output impedance increases the slope of the transitions which in turn increases coupling currents to the other drivers. This suggests that a driver have a controlled output transition time and a low output impedance characteristic in the quiescent state (high or low level). The Intel<sup>®</sup> 5244 meets these requirements.



#### 5244 - CCD Clock Driver

The Intel<sup>®</sup> 5244 is a CMOS implemented fully TTL input compatible high voltage MOS driver, designed especially for the four phase clock inputs of the 2416. The device features very low DC power dissipation from a single +12V supply with output characteristics directly compatible with the 2416 clock input requirements.

The 5244 uses internal circuitry to control the cross-coupled voltage transients between the clock phases generated by the 2416. This internal circuitry limits the transition time to a specified range so that excessively fast transitions (<30ns) do not occur on the clock line. The entire operation is transparent to the user.

The 5244 is designed to drive four 2416s, but can drive fewer devices when loaded with additional capacitance to prevent a speedup in the transition times. Additional information on this and other aspects of the 5244 can be found on the 5244 data sheet.

### **Application Information**

The Intel<sup>®</sup> 2416 is a charge coupled device (CCD) containing 16,384 bits of dynamic shift register storage available in a standard 18 pin plastic package. To minimize latency time (access time to any given bit in the device), the 2416 has been organized as 64 registers containing 256 bits each and, therefore, any bit can be accessed with a maximum of 255 shift operations. Since the minimum shift cycle requires 750 ns, the maximum latency time for the 2416 is less than 200µsec.

Access to the 64 recirculating registers is performed in a random access mode. A six bit address selects one of the 64 registers for read, write, or read/modify/write operations. These random access operations are performed between shift operations, and can be performed in any number or sequence as long as the basic shift frequency is maintained.

Because of substrate leakage currents the charge coupled storage mechanism is dynamic in nature. To satisfy the refresh requirements of the 2416, one shift operation must be performed every ten microseconds. A shift operation is completed on the falling edge of clock phase  $\phi_1$  or  $\phi_3$  and random access cycles may occur only between (1) the falling edge of  $\phi_1$  and the rising edge of  $\phi_4$  or (2) the falling edge of  $\phi_3$  and the rising edge of  $\phi_2$ . This refresh requirement limits the number of random access cycles between successive shift operations to a maximum of 16.

Random access operations are performed in a manner which is very similar to any random access memory (RAM). All random access cycles are initiated with the rising edge and terminated with the falling edge of CE (Chip Enable). Read operations are performed when WE (Write Enable) remains low throughout a CE cycle. Data is strobed into the memory whenever WE is strobed high during a CE cycle as illustrated in the appropriate timing diagrams. CS (Chip Select) controls only the input and output circuits and is only effective when CE is high.

#### **Typical Current Transients vs. Time**

The oscilloscope photos in Figures 1 and 2 show typical  $I_{DD}$  current transients during shift and I/O cycles. The typical  $I_{BB}$  current during a shift cycle is shown in Figure 3.




Figure 1. I<sub>DD</sub> transient current during shift cycles. I<sub>DD</sub> scale: 10mA/div.




Figure 2. I<sub>DD</sub> transient current during I/O cycles. I<sub>DD</sub> scale: 10mA/div.





Figure 3. I<sub>BB</sub> transient current during a shift cycle. I<sub>BB</sub> scale: 50mA/div.

# **MEMORY SUPPORT CIRCUITS**



				aracteristics Over operature		
	Туре	Description	Input to Output Delay Maximum	Power Dissipation[1] Maximum	Supplies [V]	Page No.
	3205	1 of 8 Binary Decoder	18ns	350mW	+5	5-3
	3207A	Quad Bipolar to MOS Level Shifter and Driver	25ns	900mW	+5,+16,+19	5-7
щ	3207A-1	Quad Bipolar to MOS Level Shifter and Driver	25ns	1040mW	+5,+19,+22	5-11
Ľ	3208A	Hex Sense Amp for MOS Memories	20ns	600mW	+5	5-13
BIPOLA	3222	4K Dynamic RAM Refresh Controller		600mW	+5	5-19
	3232	4K Dynamic RAM Address Multiplexer and Refresh Counter	20ns	675mW	+5	5-25
ттку	3242	16K Dynamic RAM Address Multiplexer and Refresh Counter	20ns		+5	5-29
H	3245	Quad TTL to MOS Driver for 4K RAMs	32ns	388mW	+12,+5	5-30
SCHO	3246	Quad ECL to MOS Driver for 4K RAMs	30ns	186mW	-5.2,+5,+12	5-34
	3404	High Speed 6-Bit Latch	12ns	375mW	+5	5-3
	3408A	Hex Sense Amp and Latch for MOS Memories	25ns	625mW	+5	5-13
	5234	Quad CMOS to MOS Driver for 4K RAMs	20ns	120mW	12	5-38
so	5235	Quad Low Power TTL to MOS Driver for 4K RAMs	125ns	240mW	12	5-42
Ŭ	5235-1	High Speed Quad Low Power TTL to MOS Driver for 4K RAMs	95ns	240mW	12	5-42
	5244	Quad CCD Driver	90ns	1260mW	12	5-46

# MEMORY SUPPORT CIRCUITS

Note 1: Power Dissipation calculated with maximum power supply current and nominal supply voltages.

SUPPORT

5-2

# intel

# 3205, 3404

# 3205 HIGH SPEED 1 OUT OF 8 BINARY DECODER 3404 HIGH SPEED 6-BIT LATCH

- 18ns Max. Delay Over 0°C to 75°C Temperature: 3205
- 12ns Max. Data to Output Delay Over 0°C to 75°C Temperature: 3404
- Directly Compatible With DTL and TTL Logic Circuits
- Low Input Load Current: .25mA Max., 1/6 Standard TTL Input Load
- Minimum Line Reflection: Low Voltage Diode Input Clamp
- Outputs Sink 10mA Min.
- **16-Pin Dual In-Line Package**
- Simple Expansion: Enable Inputs


#### 3205

The 3205 decoder can be used for expansion of systems which utilize memory components with active low chip select input. When the 3205 is enabled, one of its eight outputs goes "low", thus a single row of a memory system is selected. The 3 chip enable inputs on the 3205 allow easy memory expansion. For very large memory systems, 3205 decoders can be cascaded such that each decoder can drive 8 other decoders for arbitrary memory expansions.

#### 3404

The Intel 3404 contains six high speed latches organized as independent 4-bit and 2-bit latches. They are designed for use as memory data registers, address registers, or other storage elements. The latches act as high speed inverters when the "Write" input is "low".

The Intel 3404 is packaged in a standard 16-pin dual-in-line package; and its performance is specified over the temperature range of  $0^{\circ}$ C to +75°C, ambient. The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process.



MEMORY SUPPORT

## **Absolute Maximum Ratings\***

Temperature Under Bias:	Ceramic Plastic	–65°C to +125°C –65°C to +75°C
Storage Temperature		-65°C to +160°C
All Output or Supply Volt	ages	-0.5 to +7 Volts
All Input Voltages		-1.0 to +5.5 Volts
Output Currents	125 mA	

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## **D.C. Characteristics** $T_A = 0^{\circ}C \text{ to } +75^{\circ}C, V_{CC} = 5.0V \pm 5\%$


#### 3205, 3404


SYMBOL	PARAMETER	LI	МІТ	UNIT	TEST CONDITIONS	
STIVIBOL	PARAMETER	MIN.	MAX.	UNTI		
۱ <sub>F</sub>	INPUT LOAD CURRENT		-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>F</sub> = 0.45V	
I <sub>R</sub>	INPUT LEAKAGE CURRENT		10	μΑ	V <sub>CC</sub> = 5.25V, V <sub>R</sub> = 5.25V	
V <sub>c</sub>	INPUT FORWARD CLAMP VOLTAGE		-1.0	V	$V_{\rm CC} = 4.75 V, I_{\rm C} = -5.0  \rm mA$	
V <sub>OL</sub>	OUTPUT "LOW" VOLTAGE		0.45	V	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 10.0 mA	
V <sub>он</sub>	OUTPUT HIGH VOLTAGE	2.4		V	V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = -1.5 mA	
V <sub>IL</sub>	INPUT "LOW" VOLTAGE		0.85	V	V <sub>CC</sub> = 5.0V	
V <sub>IH</sub>	INPUT "HIGH" VOLTAGE	2.0		v	V <sub>CC</sub> = 5.0V	
I <sub>sc</sub>	OUTPUT HIGH SHORT CIRCUIT CURRENT	-40	120	mA	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 0V	
V <sub>ox</sub>	OUTPUT "LOW" VOLTAGE @ HIGH CURRENT		0.8	v	V <sub>CC</sub> = 5.0V, I <sub>OX</sub> = 40 mA	
3205 ONLY						
I <sub>cc</sub>	POWER SUPPLY CURRENT		70	mA	V <sub>CC</sub> = 5.25V	
3404 ONLY						

I <sub>cc</sub>	POWER SUPPLY CURRENT	75	mA	V <sub>CC</sub> =5.25V
I <sub>FW1</sub>	WRITE ENABLE LOAD CURRENT PIN 7	-1.00	mA	V <sub>CC</sub> =5.25V, V <sub>W</sub> =0.45V
I <sub>FW2</sub>	WRITE ENABLE LOAD CURRENT PIN 15	-0.50	mA	V <sub>CC</sub> =5.25V, V <sub>W</sub> =0.45V
IRW	WRITE ENABLE LEAKAGE CURRENT	10	μA	V <sub>R</sub> =5.25V

## **Typical Characteristics**








## 3205 - HIGH SPEED 1 OUT OF 8 BINARY DECODER Switching Characteristics


#### CONDITIONS OF TEST:

Input pulse amplitudes: 2.5V

Input rise and fall times: 5 nsec between 1V and 2V

Measurements are made at 1.5V






## A.C. Characteristics $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ unless otherwise specified.


SYMBOL	PARAMETER		MAX. LIMIT	UNIT	TEST CONDITIONS
t++			18	ns	
t_+	ADDRESS OR ENABLE TO OUTPUT DELAY		18	ns	
t <sub>+ _</sub>			18	ns	
t				ns	
C <sub>IN</sub> <sup>(1)</sup>	INPUT CAPACITANCE	P3205	4(typ.)	pF	f = 1 MHz, V <sub>CC</sub> = 0V
	Ī	C3205	5(typ.)	pF	VBIAS = 2.0V, TA = 25°C


1. This parameter is periodically sampled and is not 100% tested.

## **Typical Characteristics**



#### ADDRESS OR ENABLE TO OUTPUT DELAY VS. AMBIENT TEMPERATURE






## A.C. Characteristics $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ ; unless otherwise specified.

SYMBOL	PARAMETER		L	LIMITS			TEST CONDITIONS
STINBUL			MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
t+_,t_+	DATA TO OUTPUT DELAY				12	ns	
t,t_+	WRITE ENABLE TO OUTPUT DELAY				17	ns	
<sup>t</sup> SET UP	TIME DATA MUST BE PRESENT BEFORE RISING EDGE OF WRITE ENABLE		12			ns	
tHOLD	TIME DATA MUST REMAIN AFTER RISING EDGE OF WRITE ENABLE		8			ns	
twp	WRITE ENABLE PULSE WIDTH		15			ns	
CIND(3)	DATA INPUT CAPACITANCE	P3404	1	4		pF	$f = 1 MHz, V_{CC} = 0V$
		C3404		5		рF	V <sub>BIAS</sub> = 2.0V, T <sub>A</sub> = 25 <sup>o</sup> C
CINW(3)	WRITE ENABLE CAPACITANCE	P3404		7		pF	$f = 1 MHz, V_{CC} = 0V$
		C3404		8	1	pF	V <sub>BIAS</sub> = 2.0V, T <sub>A</sub> = 25 <sup>o</sup> C

NOTE 3: This parameter is periodically sampled and is not 100% tested.



# 3207A

# intel

# QUAD BIPOLAR-TO-MOS LEVEL SHIFTER AND DRIVER


- High Speed, 45 nsec Max.--Delay + Transition Time Over Temperature with 200 pF Load
- TTL & DTL Compatible Inputs
- 1103 and 1103A Memory Compatible at Output
- Simplifies Design -- Replaces Discrete Components
- Easy to Use -- Operates from Standard Bipolar and MOS Supplies
- Minimum Line Reflection -- Input and Output Clamp Diodes
- High Input Breakdown Voltage--19 Volts
- CerDIP Package -- 16 Pin DIP

The 3207A is a Quad Bipolar-to-MOS level shifter and driver which accepts TTL and DTL input signals, and provides high output current and voltage suitable for driving MOS circuits. It is particularly suitable for driving the 1103 and 1103A memory chips. The circuit operates from a 5 volt TTL power supply, and  $V_{SS}$  and  $V_{BB}$  power supplies from the 1103 and 1103A.

The device features two common enable inputs per pair of devices which permits some logic to be done at their inputs, such as cenable and precharge decoding for the 1103 and 1103A.

For the TTL inputs a logic "1" is  $V_{IH}$  and a logic "0" is  $V_{IL}$ . The 3207A outputs correspond to a logic "1" as  $V_{OL}$  and a logic "0" as  $V_{OH}$  for driving MOS inputs.

The 3207A is packaged in a hermetically sealed 16 pin ceramic dual-in-line package. The device performance is specified over the same temperature range as the 1103 and 1103A, i.e. from 0°C to +70°C.



## **Absolute Maximum Ratings\***

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating

	bh of Junction Temperature versus Total				er temperatures. 6V <u>+</u> 5%, V <sub>BB</sub> — V <sub>SS</sub> = 3.0V to 4.0\
		U C, V <sub>CC</sub> LIN			
SYMBOL	TEST	MIN.	MAX.	UNIT	CONDITIONS
I <sub>FD</sub>	DATA INPUT LOAD CURRENT		-0.25	mA	$V_{D} = .45V, V_{CC} = 5.25V, All Other Inputsat 5.25V, V_{SS} = 16V, V_{BB} = 19V$
I <sub>FE</sub>	ENABLE INPUT LOAD CURRENT		0.50	mA	$V_{E} = .45V, V_{CC} = 5.25V, All Other Inputsat 5.25V, V_{SS} = 16V, V_{BB} = 19V$
IRD	DATA INPUT LEAKAGE CURRENT		20	μΑ	$V_D = 19V, V_{CC} = 5.0V, All Other InputsGrounded, V_{SS} = 16V, V_{BB} = 19V$
RE	ENABLE INPUT LEAKAGE CURRENT		20	μΑ	$V_{E} = 19V, V_{CC} = 5.0V, All Other Inputs$ Grounded, $V_{SS} = 16V, V_{BB} = 19V$
V <sub>OL</sub>	OUTPUT "LOW" VOLTAGE		.8 .7 .6	V(0 <sup>°</sup> C) V(25 <sup>°</sup> C) V(70 <sup>°</sup> C)	$V_{OL} = 500 \mu A, V_{CC} = 4.75 V$ $V_{SS} = 16 V, V_{BB} = 19 V$ All Inputs at 2.0 V
v <sub>он</sub> (міл.)	OUTPUT "HIGH" VOLTAGE	V <sub>SS</sub> 7 V <sub>SS</sub> 6 V <sub>SS</sub> 5		V(0 <sup>°</sup> C) V(25 <sup>°</sup> C) V(70 <sup>°</sup> C)	I <sub>OH</sub> = -500μA, V <sub>CC</sub> = 5.0V V <sub>SS</sub> = 16V, V <sub>BB</sub> = 19V All Inputs at 0.85V
V <sub>OH</sub> (MAX.)			V <sub>SS</sub> + 1.0	v	I <sub>OH</sub> = 5mA, V <sub>CC</sub> = 5.0V V <sub>SS</sub> = 16V, V <sub>BB</sub> = 19V
lol	OUTPUT SINK CURRENT	100		mA	$V_{O} = 4V, V_{CC} = 5.0V, V_{SS} = 16V, V_{BB} = 19V, V_{E} = V_{D} = 2.0V$

POWER SUPPLY CURRENT DRAIN:	
All Outputs "Low"	

OUTPUT SOURCE CURRENT

INPUT "LOW" VOLTAGE

INPUT "HIGH" VOLTAGE

INPUT CAPACITANCE

Symbol	Parameter	Min.	Max.	Unit	Conditions
'cc	Current from V <sub>CC</sub>		83	mA	V <sub>CC</sub> = 5.25V, V <sub>SS</sub> = 16.8V, V <sub>BB</sub> = 20.8V
ISS	Current from V <sub>SS</sub>		250	μΑ	All Inputs Open
I <sub>BB</sub>	Current from V <sub>BB</sub>		21	mA	
PTOTAL	Total Power Dissipation		900	mW	

8(Typical)

1.0

-100

2.0

mΑ

v

v

pF

#### All Outputs "High"

юн

Υ<sub>IL</sub>

v<sub>iH</sub>

CIN

<sup>I</sup> cc	Current from V <sub>CC</sub>	33	mA	V <sub>CC</sub> = 5
'ss	Current from V <sub>SS</sub>	250	μA	All Inpu
I <sub>BB</sub>	Current from V <sub>BB</sub>	3	mA	
PTOTAL	Total Power Dissipation	250	mW	]

5.25V,  $V_{SS}$  = 16.8V,  $V_{BB}$  = 20.8V uts Grounded

 $V_{O} = V_{SS} - 4V, V_{CC} = 5.0V, V_{SS} = 16V$  $V_{BB} = 19V, V_{E} = V_{D} = 0.85V$ 

V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 16V, V<sub>BB</sub> = 19V

 $V_{CC}^{=5.0V, V_{SS}^{=16V, V_{BB}^{=19V}}$ 

 $V_{BIAS}^{=} 2.0V, V_{CC}^{=} 0V$ 

#### Standby Condition with $V_{CC} = 0V$ , $V_{SS} = V_{BB}$

<sup>I</sup> cc	Current from V <sub>CC</sub>	0	mA	V <sub>CC</sub> = 0V, V <sub>SS</sub> = 16.8V, V <sub>BB</sub> = 16.8V
ISS	Current from V <sub>SS</sub>	250	μΑ	
IBB	Current from V <sub>BB</sub>	250	μΑ	
PTOTAL	Total Power Dissipation	10	mW	

## **Switching Characteristics**


## A.C. Characteristics

 $T_A = 0$  °C to 70 °C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 16V \pm 5\%$ ,  $V_{BB} = V_{SS} + 3$  to 4V, f = 2 MHz, 50% Duty Cycle


		LIMITS (ns)					
SYMBOL	SYMBOL TEST		C <sub>L</sub> = 100 pF		200 pF	DELAY DIFFERENTIAL <sup>(1)</sup> C <sub>L</sub> = 200 pF	
		MIN.	MAX.	MIN.	MAX.	MAX.	
t <sub>+-</sub>	INPUT TO OUTPUT DELAY	5	15	5	15	5	
t_+	INPUT TO OUTPUT DELAY	5	25	5	25	10	
t <sub>r</sub>	OUTPUT RISE TIME	5	20	5	30	10	
t <sub>f</sub>	OUTPUT FALL TIME	5	20	10	30	10	
t <sub>D</sub>	DELAY + RISE OR FALL TIME	10	35	20	45	10	

(1) This is defined as the maximum skew between any output in the same package, eg., all the input to output delays for the  $t_{-+}$  parameter are within a maximum of 10 nsec of each other in the same package.


## Waveforms




## **Typical Characteristics**



### SWITCHING TIME VS. LOAD CAPACITANCE





## **Power and Switching Characteristics**

MEMORY

5-10

# 3207A-1

# QUAD BIPOLAR-TO-MOS LEVEL SHIFTER AND DRIVER


## Power Supply Voltage Compatible with the High Voltage 1103-1

in

## 1103-1 Memory Compatible at Output

mum rating conditions for extended periods may affect device

The Intel 3207A-1 is the high voltage version of the standard 3207A, and is compatible with the 1103-1. The 3207A-1 has all the same features as the standard 3207A. The absolute maximum ratings and pin configuration are repeated below for convenience, while the DC and AC characteristics appear below and on the next page.



<b>D. C. Characteristics</b>	$T_A = 0^{\circ}C$ to 55°C, $V_{CC} = 5V \pm 5\%$ , $V_{SS} = 19V \pm 5\%$ , $V_{BB} - V_{SS} = 3.0V$ to 4.0V
------------------------------	---

reliability.

SYMBOL	TEST	LIMIT MIN. MAX.	UNIT	CONDITIONS
I <sub>FD</sub>	DATA INPUT LOAD CURRENT	-0.25	mA	$V_{D} = .45V, V_{CC} = 5.25V, All Other Inputsat 5.25V, V_{SS} = 19V, V_{BB} = 23V$
IFE	ENABLE INPUT LOAD CURRENT	-0.50	mA	$V_{E} = .45V$ , $V_{CC} = 5.25V$ , All Other Inputs at 5.25V, $V_{SS} = 19V$ , $V_{BB} = .23V$
RD	DATA INPUT LEAKAGE CURRENT	20	μA	$V_{D} = 19V, V_{CC} = 5.0V, All Other InputsGrounded, VSS = 19V, VBB = 23V$
RE	ENABLE INPUT LEAKAGE CURRENT	20	μΑ	$V_{E} = 19V, V_{CC} = 5.0V, All Other Inputs$ Grounded, $V_{SS} = 19V, V_{BB} = 23V$
V <sub>OL</sub>	OUTPUT "LOW" VOLTAGE	0,8 0,7 0,6	V(0 <sup>°</sup> C) V(25 <sup>°</sup> C) V(55 <sup>°</sup> C)	$I_{OL} = 500 \mu A, V_{CC} = 4.75 V$ $V_{SS} = 19V, V_{BB} = 23V$ All Inputs at 2.0V
∨ <sub>ОН</sub> (Мій.)	OUTPUT "HIGH" VOLTAGE	V <sub>SS</sub> -0.7 V <sub>SS</sub> -0.6 V <sub>SS</sub> -0.5	V(0 <sup>°</sup> C) V(25 <sup>°</sup> C) V(55 <sup>°</sup> C)	I <sub>OH</sub> <sup>=</sup> -500μA, V <sub>CC</sub> <sup>=</sup> 5.0V V <sub>SS</sub> <sup>=</sup> 19V, V <sub>BB</sub> <sup>=</sup> 23V All Inputs at 0.85V
V <sub>OH</sub> (MAX.)		V <sub>SS</sub> + 1.0	v	$V_{OH} = 5 \text{ mA}, V_{CC} = 5.0 \text{ V}$ $V_{SS} = 19 \text{ V}, V_{BB} = 23 \text{ V}$
lol	OUTPUT SINK CURRENT	100	mA	$V_{O} = 4V, V_{CC} = 5.0V, V_{SS} = 19V, V_{BB} = 23V, V_{E} = V_{D} = 2.0V$
<sup>I</sup> он	OUTPUT SOURCE CURRENT	-100	mA	$V_{O} = V_{SS} - 4V, V_{CC} = 5.0V, V_{SS} = 19V$ $V_{BB} = 23V, V_{E} = V_{D} = 0.85V$
V <sub>IL</sub>	INPUT "LOW" VOLTAGE	1.0	v	V <sub>CC</sub> = 5.0V, V <sub>SS</sub> = 19V, V <sub>BB</sub> = 23V
Ч <sub>н</sub>	INPUT "HIGH" VOLTAGE	2.0	V	V <sub>CC</sub> <sup>=</sup> 5.0V, V <sub>SS</sub> <sup>=</sup> 19V, V <sub>BB</sub> <sup>=</sup> 23V
CIN	INPUT CAPACITANCE	8(Typical)	pF	V <sub>BIAS</sub> = 2.0V, V <sub>CC</sub> = 0V

## **D.C. Characteristics** (Continued) $T_A = 0^{\circ}C$ to +55°C, $V_{CC} = 5V \pm 5\%$ , $V_{SS} = 19V \pm 5\%$ , $V_{BB} - V_{SS} = 3.0V$ to 4.0V

POWER SUPPLY CURRENT DRAIN:

All Outputs "Low"	
-------------------	--

Symbol	Parameter	Min. Max.	Unit	Conditions
'cc	Current from V <sub>CC</sub>	83	mA	V <sub>CC</sub> = 5.25V, V <sub>SS</sub> = 20V, V <sub>BB</sub> = 24V
Iss	Current from V <sub>SS</sub>	250	μΑ	All Inputs Open
вв	Current from V <sub>BB</sub>	25	mA	
PTOTAL	Total Power Dissipation	1040	mW	1

#### All Outputs "High"

'cc	Current from V <sub>CC</sub>	33	mA	V <sub>CC</sub> = 5.25V, V <sub>SS</sub> = 20V, V <sub>BB</sub> = 24V
ISS	Current from V <sub>SS</sub>	250	μΑ	All Inputs Grounded
I <sub>ВВ</sub>	Current from V <sub>BB</sub>	5	mA	
PTOTAL	Total Power Dissipation	297	mW	

Standby Condition with  $V_{CC} = 0V$ ,  $V_{SS} = V_{BB}$ 


<sup>I</sup> cc	Current from V <sub>CC</sub>	0	mA	V <sub>CC</sub> = 0V, V <sub>SS</sub> = 20V, V <sub>BB</sub> = 20V
Iss	Current from V <sub>SS</sub>	500	μΑ	100 01, 155 201, 188 201
I <sub>ВВ</sub>	Current from V <sub>BB</sub>	500	μΑ	
PTOTAL	Total Power Dissipation	15	mW	

### **A.C. Characteristics**

 $T_A = 0$  °C to 55° C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 19V \pm 5\%$ ,  $V_{BB} = V_{SS} + 3$  to 4V, f = 2 MHz, 50% Duty Cycle

				L	IMITS (ns	5)
SYMBOL	TEST	С <sub>L</sub> =	100 pF	C <sub>L</sub> =	200 pF	DELAY DIFFERENTIAL <sup>(1)</sup> C <sub>L</sub> = 200 pF
		MIN.	MAX.	MIN.	MAX.	MAX.
t+_	INPUT TO OUTPUT DELAY	5	15	5	15	5
t_+	INPUT TO OUTPUT DELAY	5	25	5	25	10
t <sub>r</sub>	OUTPUT RISE TIME	5	20	5	30	10
t <sub>f</sub>	OUTPUT FALL TIME	5	25	10	35	10
t <sub>D</sub>	DELAY + RISE OR FALL TIME	10	35	20	45	10

(1) This is defined as the maximum skew between any output in the same package, eg., all the input to output delays for the  $t_{-+}$  parameter are within a maximum of 10 nsec of each other in the same package.



## Waveforms

# intel

# 3208A, 3408A

## HEX BIPOLAR SENSE AMPLIFIERS FOR MOS CIRCUITS 3208A HEX SENSE AMPLIFIER 3408A HEX SENSE AMPLIFIER WITH LATCHES


- High Speed—20 nsec. max.
- Wire-OR Capability–
   Open Collector Output ...3208A
   Three-State Output .....3408A
- Single 5 V Power Supply
- Input Level Compatible with 1103 Output

- Two Enable Inputs
- Minimum Line Reflection .... Low Voltage Diode Input Clamp
- Plastic 18 Pin Dual In-Line Package
- Schottky TTL

The Intel 3208A is a high speed hex sense amplifier designed to sense the output signals of the 1103 memory. The device features two separate enable inputs each controlling the output state of three sense amplifiers, and a common voltage reference input. OR-tie capability is available with the 3208A open collector TTL compatible output.

The 3408A is a hex sense amplifier with a latch circuit connected to each amplifier. The sensed data may be stored in the latches through application of a write pulse. The 3408A has three-state TTL outputs, hence in the non-enabled state the outputs float allowing wire-OR memory expansion. The latches may be bypassed by grounding the write input pin. Under this condition, the 3408A functions as a hex sense amplifier.

The 3208A and 3408A operate from a single +5 volt power supply. Device performance is specified over the complete ambient temperature range of 0°C to 70°C and over a V<sub>CC</sub> supply voltage range of 5 volts  $\pm$ 5%. The 3208A and 3408A are packaged in an 18 pin plastic dual in-line package.



MEMOR

## Absolute Maximum Ratings\*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +160°C
All Outputs or Supply Voltage	-0.5 to +7 Volts
All TTL Input Voltages	-1 to +5.5 Volts
All Sense Input Voltages	-1 to +1 Volt
Output Currents Total	300 m A
Input Current	125 mA

### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at this or at any other condition above those indicated in the operational sections of this specification is not implied.

## D. C. Characteristics for 3208A $T_{A}$ = 0°C to 70°C, $V_{CC}$ = 5V $\pm 5\%$

SYMBOL	DADAMETED	1	LIMITS			TEST CONDITIONS
STMBUL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
I <sub>FE</sub>	INPUT LOAD CURRENT ON ENABLE INPUT			-0.25	mA	V <sub>CC</sub> = 5.25V V <sub>F</sub> = 0.45V
I <sub>RE</sub>	INPUT LEAKAGE CURRENT ON ENABLE INPUT			20	μΑ	V <sub>CC</sub> = 4.75V V <sub>R</sub> = 5.25V
V <sub>IH</sub>	INPUT "HIGH" VOLTAGE ON ENABLE INPUT	2.0			V .	V <sub>CC</sub> = 5.0V
VIL	INPUT "LOW" VOLTAGE ON ENABLE INPUT			0.85	v	V <sub>CC</sub> = 5.0V
V <sub>OL</sub>	OUTPUT "LOW" VOLTAGE			0.45	V	V <sub>CC</sub> = 4.75V I <sub>OL</sub> = 10mA
CEX	OUTPUT LEAKAGE CURRENT			100	μA	V <sub>CC</sub> = 5.25V V <sub>CEX</sub> = 5.25V
IREF	INPUT CURRENT ON REFERENCE INPUT			-150	μΑ	V <sub>CC</sub> = 5.25V V <sub>REF</sub> = 100mV
۱ <sub>s</sub>	INPUT CURRENT ON SENSE AMP INPUT			-25	μΑ	V <sub>CC</sub> = 5.25V V <sub>S</sub> = 100mV
V <sub>SH</sub>	INPUT "HIGH" VOLTAGE FOR SENSE AMP INPUT	V <sub>REF</sub>			mV	V <sub>CC</sub> = 4.75 to 5.25V V <sub>REF</sub> = 100 to 200mV
V <sub>SL</sub>	INPUT "LOW" VOLTAGE FOR SENSE AMP INPUT			V <sub>REF</sub> 50	mV	V <sub>CC</sub> = 4.75 to 5.25V V <sub>REF</sub> = 100 to 200mV
V <sub>REF</sub>	OPERATING RANGE OF REFERENCE VOLTAGE	100		200	mV	V <sub>CC</sub> = 4.75 to 5.25V
I <sub>cc</sub>	POWER SUPPLY CURRENT			120	mA	V <sub>CC</sub> = 5.25V
V <sub>c</sub>	INPUT CLAMP VOLTAGE ON ALL INPUTS			-1.0	V	$V_{CC} = 4.75V$ $I_{C} = -5.0 \text{mA}$
V <sub>SD</sub>	SENSE INPUT CLAMP DIODE VOLTAGE			1.0	V	V <sub>CC</sub> = 5.0V I <sub>D</sub> = 5.0mA

#### 3208A TRUTH TABLE

Sense Amp     Enable <v<sub>REF     L       &gt;V<sub>REF</sub>     L       H     H</v<sub>	INPUT	S		1
>V <sub>REF</sub> LH	Sense Amp	Enable	OUTPUT	1. I.
V U U	<v<sub>REF —50mV</v<sub>	L	L	
X H H H	>V <sub>REF</sub>	L	н	
X = Don	×	н	н	X = Don't

care

MEMORY Support

D. C. Characteristics	6 for 3408A	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = 5V \pm 5\%$
-----------------------	-------------	--


01/040001	DADAMETED	ł	LIMITS			TEAT CONDITIONS
SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
IFE	INPUT LOAD CURRENT ON ENABLE INPUT			-0.25	mA	V <sub>CC</sub> = 5.25V V <sub>F</sub> = 0.45V
I <sub>RE</sub>	INPUT LEAKAGE CURRENT ON ENABLE INPUT			20	μΑ	V <sub>CC</sub> = 4.75V V <sub>R</sub> = 5.25V
I <sub>FW</sub>	INPUT LOAD CURRENT ON WRITE INPUT			-0.25	mA	V <sub>CC</sub> = 5.25V V <sub>F</sub> = 0.45V
I <sub>RW</sub>	INPUT LEAKAGE CURRENT ON WRITE INPUT			20	μΑ	V <sub>CC</sub> = 4.75V V <sub>R</sub> = 5.25V
VIH	INPUT "HIGH" VOLTAGE ON ENABLE AND WRITE INPUT	2.0			V	V <sub>CC</sub> = 5.0V
VIL	INPUT "LOW" VOLTAGE ON ENABLE AND WRITE INPUT			0.85	V	V <sub>CC</sub> = 5.0V
VOL	OUTPUT "LOW" VOLTAGE			0.45	V	V <sub>CC</sub> = 4.75V I <sub>OL</sub> = 10mA
v <sub>он</sub>	OUTPUT "HIGH" VOLTAGE	2.4			V	V <sub>CC</sub> = 4.75V I <sub>OH</sub> = -1.5mA
0	OUTPUT LEAKAGE CURRENT FOR HIGH IMPEDANCE STATE			100	μA	V <sub>CC</sub> = 5.25V V <sub>O</sub> = 0.45V/5.25V
I <sub>sc</sub>	OUTPUT SHORT CIRCUIT CURRENT	40		-100	mA	V <sub>CC</sub> = 5.0V V <sub>O</sub> = 0V
IREF	INPUT CURRENT ON REFERENCE INPUT			-150	μΑ	V <sub>CC</sub> = 5.25V V <sub>REF</sub> = 100mV
۱ <sub>s</sub>	INPUT CURRENT ON SENSE INPUT			-25	μΑ	V <sub>CC</sub> = 5.25V V <sub>S</sub> = 100mV
V <sub>SH</sub>	INPUT "HIGH" VOLTAGE FOR SENSE AMP INPUT	V <sub>REF</sub>			mV	V <sub>CC</sub> = 4.75 to 5.25V V <sub>REF</sub> = 100 to 200m
V <sub>SL</sub>	INPUT "LOW" VOLTAGE FOR SENSE AMP INPUT			V <sub>REF</sub> 60	mV	V <sub>CC</sub> = 4.75 to 5.25V V <sub>REF</sub> = 100 to 200m
V <sub>REF</sub>	OPERATING RANGE OF REFERENCE VOLTAGE	100		200	mV	V <sub>CC</sub> = 4.75 to 5.25V
1 <sub>cc</sub>	POWER SUPPLY CURRENT			125	mA	V <sub>CC</sub> = 5.25V
v <sub>c</sub>	INPUT CLAMP VOLTAGE ON ALL INPUTS			-1.0	V	V <sub>CC</sub> = 4.75V I <sub>C</sub> = -5.0V
$V_{SD}$	SENSE INPUT CLAMP DIODE VOLTAGE			1.0	V	V <sub>CC</sub> = 5.0V I <sub>D</sub> = 5.0mA

#### 3408A TRUTH TABLE

11	NPUTS			]
Sense Amp	Enable	Write	OUTPUT	
<v<sub>REF —60mV</v<sub>	L	L	L	
>V <sub>REF</sub>	L	L	н	
х	L	н	Previous Data Stored	
х	н	, X	High Z*	

X = Don't care \*The output of the 3408A is three-state, hence when not enabled the output is a high impedance.

ORY ORT



## A.C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

3208A

TEST CONDITIONS
D.C. LOAD = 10mA
30pF


t <sub>WP</sub>	WRITE PULSE WIDTH	30		ns	D.C. LOAD = 10mA C <sub>L</sub> = 30pF
t <sub>S</sub> -	SENSE AMP INPUT TO OUTPUT DELAY		25	ns	D.C. LOAD = 10mA C <sub>L</sub> = 30pF
t <sub>E</sub>	ENABLE INPUT TO OUTPUT DELAY, LATCH STORES "LOW"		20	ns	D.C. LOAD = 10mA C <sub>L</sub> = 30pF
t <sub>E+</sub>	ENABLE INPUT TO OUTPUT DELAY, LATCH STORES "HIGH"		25	ns	D.C. LOAD = 10mA C <sub>L</sub> = 30 pF

#### Capacitance<sup>(1)</sup> T<sub>A</sub> = 25°C, f = 1 MHz

SYMBOL	TEST	LIMITS		
STIVIBUL	1251	TYP.	MAX.	
с <sub>о</sub>	$V_{CC} = 0V, V_{BIAS} = 2.0V$	8	12	
CINE	ENABLE INPUT V <sub>CC</sub> = 0V, V <sub>BIAS</sub> = 2.0V	6	10	
C <sub>INS</sub>	SENSE INPUT V <sub>CC</sub> = 0V, V <sub>BIAS</sub> = 0V	6	10	

 This parameter is periodically sampled and is not 100% tested.


### Waveforms




## Switching Characteristics


CONDITIONS OF TEST

- Input Pulse amplitude: 2.5V for all TTL compatible inputs and 2.5V through a resistor network as shown below for sense input.
- Input Pulse rise and fall times: 5 ns.
- Speed measurements are made at 1.5V for all TTL compatible inputs and outputs, and for sense input, see network and waveforms below.  $V_{\rm REF}$  is set at 150 mV.









MEMORY Support

RELIMINA Notice: This is not a final specification. Some Parametric limits are subject to change.


## REFRESH CONTROLLER FOR 4K DYNAMIC RANDOM ACCESS MEMORIES

- Ideal for use in 2107A, 2107B Systems
- Simplifies System Design
- Reduces Package Count
- Standard 22-Pin DIP

- Adjustable Refresh Timing Oscillator
- 6-Bit Address Multiplexer
- 6-Bit Refresh Address Counter
- Refresh Cycle Controller

The Intel® 3222 is a refresh controller for dynamic RAMs requiring refresh of up to 6 input addresses (or 4K bits for 64 x 64 organization). The device contains an accurate refresh timer (whose frequency can be set by an external resistor and capacitor), plus all necessary control and I/O circuitry to provide for the refresh requirements of dynamic RAMs. The chip's high performance makes it especially suitable for use with high speed N-channel RAMs like the Intel® 2107B. The 3222 is well suited for asynchronous dynamic memory systems.

The 3222 operates from a single +5 volt power supply and is specified for operation over a 0°C to 75°C ambient temperature range. It is fabricated by means of Intel's highly reliable Schottky bipolar process.





## **Absolute Maximum Ratings\***

Temperature Under Bias
Storage Temperature
All Input, Output or Supply Voltages0.5V to +7V
All Input Voltages1.0V to +5.5V
Output Currents 100 mA
Power Dissipation 1 W

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

## **D.C. Characteristics** All Limits Apply for V<sub>CC</sub> = +5.0V $\pm$ 5%, T<sub>A</sub> = 0°C to +75°C.

			Limits			Limits			
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions			
I <sub>FB</sub>	Input Load Current BUSY		0.40	1	mA	V <sub>IN</sub> = 0.45V			
I <sub>FO</sub>	Input Load Current All Other Inputs		0.05	0.25	mA	V <sub>IN</sub> = 0.45V			
I <sub>RB</sub>	Input Leakage Current BUSY		<1	50	μA	V <sub>IN</sub> = V <sub>CC</sub>			
IRO	Input Leakage Current All Other Inputs		<1	20	μA	V <sub>IN</sub> = 5.25V			
VCLAMP	Input Clamp Voltage		-0.76	-1	V	I <sub>C</sub> = -5.0mA			
VIL	Input "Low" Voltage			0.8	V				
VIH	Input "High" Voltage	2.0			V				
Icc	Power Supply Current		91	120	mA	V <sub>CC</sub> = 5.25V			
I <sub>SC</sub>	Output High Short Circuit Current		-48	-70	mA	V <sub>OUT</sub> = 0V V <sub>CC</sub> = 5.25V			
VOL	Output Low Voltage		0.32	0.45	V	I <sub>OL</sub> = 5mA			
V <sub>OH</sub>	Output High Voltage ( $\overline{O}_0  ext{-} \overline{O}_5)$	2.6	3.1		V	I <sub>OH</sub> = -1mA V <sub>CC</sub> = 4.75V			
V <sub>OH1</sub>	Output High Voltage (All Other Outputs)	2.4	3.0		V	I <sub>OH</sub> = -1mA V <sub>CC</sub> = 4.75V			

Note 1: Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.

## Capacitance<sup>[2]</sup> , $T_A = 25^{\circ}C$

-		Limits (pF)		
Symbol	Test	Тур.	Max.	Conditions
C <sub>IN</sub> (Address)	Input Capacitance	5	10	V <sub>bias</sub> = 2.0V
CIN (CYREQ)	Input Capacitance	6	10	V <sub>CC</sub> = 0V
CIN (BUSY)	Input Capacitance	20	30	f = 1MHz

Note 2: This parameter is periodically sampled and is not 100% tested.

3222

Notice: This is not

Symbol Parameter Min. Typ.<sup>1</sup> Max. Unit Conditions Address In to Address Out BUSY = VIH tAA 7 12 ns **BUSY** In to Address Out 21 28 **t**RAM ns **BUSY** In to Counter Out 18 27 tBAR ns BUSY In to ACK Out  $\overline{REFREQ} = V_{IH}, \overline{CYREQ} = V_{IL}$ t<sub>вк</sub> 14 20 ns **BUSY** In to **REFON** Out t<sub>BR</sub> 15 24 ns **BUSY** In to STARTCY Out 4 7  $\overrightarrow{CYREQ} = V_{II}$ 14 ns t<sub>BS</sub> BUSY Hold Time External Delay between STARTCY and 50 <sup>t</sup>HOLD ns BUSY CYREQ or REFREQ Hold Time External Delay after BUSY 0 ns t<sub>RH</sub> **REFREQ** to **REFON**  $\overline{\text{CYREQ}}$  and  $\overline{\text{BUSY}} = V_{\text{IH}}$ , No priority 18 26 tRR ns contention between REFREQ and CYREO **REFREQ** to **REFON** 33 45  $\overline{BUSY} = V_{IH}$ tBBC ns BUSY = VIH CYREQ or REFREQ In to 21 9 14 t<sub>RS</sub> ns STARTCY Out **BUSY** Setup Time **BUSY** = VIL During Refresh 120 tSetup ns


**A.C. Characteristics** All Limits Apply for V<sub>CC</sub> = +5.0V ±5%, T<sub>A</sub> = 0°C to +75°C. Load = 1 TTL, C<sub>L</sub> = 15pt. change Conditions of Test: Input pulse amplitude: 3V, Input rise and fall times: 5ns between 1V and 2V. Measurements are made at 1.5V.


Note 1: Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.

#### A. SYSTEM MEMORY CYCLE WITH MEMORY NOT BUSY

#### B. SYSTEM MEMORY CYCLE WITH MEMORY BUSY (FOLLOWING REFRESH CYCLE)

(Numbers in parentheses are minimum values in ns unless otherwise specified.)







#### C. REFRESH MEMORY CYCLE WITH MEMORY NOT BUSY


## D. REFRESH MEMORY CYCLE WITH MEMORY BUSY (FOLLOWING SYSTEM CYCLE)

(Numbers in parentheses are minimum values in ns unless otherwise specified.)






#### F. USE OF 3222 FOR REFRESH TIMING AND CONTROL IN A 2104 SYSTEM



E. TYPICAL APPLICATION OF 3222 REFRESH CONTROLLER IN A 2107B SYSTEM



#### 5-22

#### **PIN NAMES AND FUNCTIONS**

Pin No.	Pin Name	Function
1	ā	Output of the internal Refresh Re- quest latch. This pin may be con- nected to the Refresh Request input (REFREQ) directly for asynchro- nous sequential mode refresh or indirectly through control logic for burst mode or synchronous mode refresh (see text).
2	REFREQ	Refresh Request input (active when low). The request is honored only if the memory is not presently executing a cycle ( $\overline{\text{BUSY}}$ high) and if a system cycle request did not occur first.
3	CYREQ	System Memory Cycle Request in- put (active when low). The request is honored only if the memory is not presently executing a cycle (BUSY high) and if a refresh request did not occur first.
4	STARTCY	Output signal indicating to external circuitry that a memory cycle (system or refresh) is to begin. See text for timing considerations for a refresh cycle.
5-7 15-17	A <sub>0</sub> -A <sub>5</sub>	Low order system address inputs. These addresses are multiplexed to the address output pins $(\overline{O}_0, \overline{O}_5)$ during a system cycle.
8-10	$\overline{O}_0$ - $\overline{O}_5$	Low order memory address outputs. During a system cycle these outputs give the low order ( $A_0$ - $A_5$ ) address of a memory access. During a refresh cycle these outputs give the refresh address (generated internal to the 3222).
11	GROUND	Ground.
18	BUSY	An externally generated signal which the 3222 monitors to determ- ine memory system status. If BUSY is high the memory is not busy and a system or refresh cycle may begin. If BUSY is low the memory is being accessed for a data I/O or refresh cycle and no other cycle may begin.
19	REFON	The 3222 output which when low in- dicates the memory system is either ready to begin or is in a refresh cycle (Refresh On).
20	ACK	The 3222 output which when low in- dicates the memory system is either ready to begin or is in a system cycle (system cycle request accepted and acknowledged).

Pin	Pin	estangtric limits are subject to change.
No.	Name	Function
21	RX/CX	Connection point for the RC net- work which determines the refresh period for sequential refresh mode. (See Refresh Control section).
22	Vcc	+5 volt supply.

#### FUNCTIONAL DESCRIPTION

The Intel® 3222 performs the four basic functions of a refresh controller by:

- 1. Providing a refresh timing oscillator.
- 2. Generating six bit refresh addresses.
- 3. Multiplexing refresh and system addresses to the six low order address inputs (O₀-O₅).
- Providing control signals for both refresh and memory cycle accesses.

As shown in the pin configuration figure, the 3222 has as inputs the six low order ( $A_0-A_5$ ) system addresses. These addresses are internally multiplexed with six internally generated refresh addresses. The output of these multiplexers provide the six low order addresses to the memory array.

The block diagram shows the four main circuit categories of the 3222. An explanation of the workings of each of these categories is given in the Device Operation section from a users point of view.

#### DEVICE OPERATION

Operation of the Intel<sup>®</sup> 3222 Refresh Controller is most easily explained by considering five conditions presented by the three input control lines Cycle Request (CYREQ), Refresh Request (REFREQ), and System Busy (BUSY). These conditions are:

- 1. System memory cycle request memory not busy (BUSY = High)
- 2. System memory cycle request memory busy (BUSY =Low)
- 3. Refresh cycle request memory not busy (BUSY = High)
- Refresh cycle request memory busy (BUSY =Low)
- 5. Simultaneous system memory cycle and refresh cycle requests.

Condition 5 is actually a subset of the four previous conditions and is included for completeness.

As is implied in the five conditions, the response of the 3222 to both refresh and memory cycles is dependent on the state of the BUSY input. The BUSY signal is generated externally to the 3222 and, when low, defines the time when the memory is performing a cycle (refresh or memory access). It is important to assure that BUSY is low for the *entire* memory cycle time. Interference may occur in asynchronous memory systems if the BUSY input goes high prematurely. (An asynchronous memory system is one in which the refresh and memory cycle requests occur independent of each other.)



#### System Memory Cycle Request — Memory Not Busy

This section details operation of the 3222 when the memory is not busy and a request for a system memory cycle is made (See Figure A for timing sequences). The request for a memory cycle is made by the  $\overrightarrow{CYREQ}$  input going low. The Start Cycle output STARTCY goes low at  $t_{RS}$  after  $\overrightarrow{CYREQ}$ . STARTCY is used for two purposes:

- 1. To set the external BUSY latch. (See Figure E.)
- 2. To initiate memory system timing (after appropriate delay).

The required delay time depends on system configuration and associated delay paths for both Chip Enable (2107B input signal) and system addresses.

The low going  $\overline{\text{BUSY}}$  input causes the internally generated Start Cycle output to go high and the Acknowledge output  $\overline{\text{ACK}}$  to go low (after  $t_{\text{BK}}$  time). The Acknowledge output confirms that the requested system memory cycle has been accepted by the 3222. Note that the cycle request input may be returned to the high state when the  $\overline{\text{BUSY}}$  input goes low. However, at the designer's discretion, the cycle request line may remain low until "just prior" to  $\overline{\text{BUSY}}$  goes high before  $\overline{\text{CYREQ}}$  goes high, another memory access may inadvertently be started.)

When the memory is not busy and a cycle request has been made, the low order system address delay through the 3222 is  $t_{AA}$  nsec. When the 3222 is not busy, the low order system addresses (A<sub>0</sub>-A<sub>5</sub>) are gated through to the output ( $\overline{O}_0$ - $\overline{O}_5$ ) independent of any other input.

#### System Memory Cycle Request — Memory Busy

The major differences between a system memory cycle request when the system is busy and when it is not busy (as previously described) are:

- The Start Cycle output STARTCY does not go low until t<sub>BS</sub> after the rising edge of the BUSY input. (Even though the CYREQ input is low.)
- 2. Output addresses  $\overline{O}_0 \overline{O}_5$  change at or before  $t_{AA}$  time if the previous cycle was a system cycle request and change at or before  $t_{BAM}$  if the previous cycle was a Refresh Cycle request. (Note that the longer delay is after a refresh cycle.) See Figure B for definition of terms.

Note that for a system memory cycle following a refresh cycle, the refresh on output  $\overline{REFON}$  goes high at or before  $t_{BR}$  relative to  $\overline{BUSY}$  going high. Since the Acknowledge output  $\overline{ACK}$  can not go low until after  $t_{HOLD}$  there is no ambiguity between  $\overline{REFON}$  and  $\overline{ACK}$ . The memory is always defined as being in a refresh cycle, system cycle or no cycle.

#### Refresh Cycle — Memory Not Busy

Operation of the 3222 for a refresh request with the memory not busy (see Figure C) is similar to a system cycle request under the same condition. A refresh cycle is initiated by the Refresh Request input (REFREQ) going low. This low going input causes both the Start Cycle output, STARTCY, and Refresh On output, REFON, to go low at t and tRRC (or tRR) time respectively. The low going edge of  $\overline{STARTCY}$  is used to set the external BUSY latch low. As in the previous two cases, the BUSY input must remain low for the entire cycle required by the memory. As in the previous two cases, the low going BUSY drives the STARTCY output high.

#### Refresh Cycle — Memory Busy

For this condition, it is assumed that the previous cycle was a system access cycle. Timing conditions for this operation are shown in Figure D. Here, the STARTCY input goes low t<sub>BS</sub> after BUSY returns high from the previous cycle. As before, REFON goes low t<sub>BR</sub> after BUSY goes high. After t<sub>HOLD</sub>, relative to STARTCY, BUSY again goes low and places the low order refresh addresses on the address outputs ( $\overline{O}_0$ - $\overline{O}_5$ ) after t<sub>BAR</sub> time. Internal refresh timing is performed in a manner identical to that described in Refresh Cycle-Memory Not Busy section.

#### Simultaneous Refresh and Memory System Cycle Request

The simultaneous request for a refresh and memory system access is almost a certainty in asynchronous systems. It is, therefore, necessary to have circuitry in any refresh controller capable of resolving the attendent ambiguity with minimum additional delay. The Intel® 3222 Refresh Controller has just such a circuit. (All timing parameters specified for asynchronous operation assume that a refresh and memory system request can occur at the same time.) A latch internal to the 3222 decides which signal (CYREQ or REFREQ) it will accept if both occur simultaneously, and conditions the other control circuits appropriately. If a refresh cycle was accepted, REFON will go low at the appropriate time.

#### **Refresh Control**

The 3222 controls both burst and distributed refresh modes. The burst refresh mode requires that  $\overrightarrow{\mathsf{REFREQ}}$  be generated externally to the 3222 since refresh is completed in 64 consecutive cycles every 2ms. A system requiring distributed refresh timing, however can be controlled either by the 3222 or by external circuitry. If refresh timing is to be controlled by the 3222 the output  $\overrightarrow{\mathsf{Q}}$  is tied to the  $\overrightarrow{\mathsf{REFREQ}}$ input. Timing is controlled by an oscillator internal to the 3222. The desired refresh timing interval is determined by:

1.  $t_{REF} = .63 R_x C_x$ 

Where:

- t<sub>REF</sub> = the total time between refreshes (e.g. 2msec) in msec.
- r = the number of rows to be refreshed on the memory device (for the 2107B r = 64).
- $R_x$  = external timing resistance in K $\Omega$  (3K to 10K)
- $C_x = external timing capacitance in \mu f. (0.005 \mu f to 0.02 \mu f)$

The 3222's oscillator stability is guaranteed to be ±2% for a given part and ±6% from part to part, both over the ranges  $0^{\circ}C \leq T_A \leq 75^{\circ}C$  and  $V_{CC} = 5.0V \pm 5\%$ .

Figure F shows how the 3222 may be used to control refresh in a 2104 system.

3232

# intel




## ADDRESS MULTIPLEXER AND REFRESH COUNTER FOR 4K DYNAMIC RAMs

- Ideal For 2104
- Simplifies System Design
- Reduces Package Count
- Standard 24-Pin DIP
- Address Input to Output Delay: 9ns Maximum Driving 15pF, 25ns Maximum Driving 250pF
- Suitable For Either Distributed Or Burst Refresh
- Single Power Supply:
   +5 Volts ±10%

The Intel® 3232 contains an address multiplexer and refresh counter for multiplexed address dynamic RAMs requiring refresh of up to 6 input addresses (or 4K bits for 64 x 64 organization). It multiplexes twelve bits of system supplied address to six output address pins. The device also contains a 6 bit refresh counter which is externally controlled so that either distributed or burst refresh may be used. The high performance of the 3232 makes it especially suitable for use with high speed N-channel RAMs like the 2104.


The 3232 operates from a single +5 volt power supply and is specified for operation over a 0 to +75°C ambient temperature range.



#### TRUTH TABLE AND DEFINITIONS:

REFRESH	ROW ENABLE	О∪ТРИТ
н	x	REFRESH ADDRESS (FROM INTERNAL COUNTER)
L	н	ROW ADDRESS (A <sub>0</sub> THROUGH A <sub>5</sub> )
L	L	COLUMN ADDRESS (A <sub>6</sub> THROUGH A <sub>11</sub> )

COUNT – ADVANCES INTERNAL REFRESH COUNTER. ZERO DETECT – INDICATES A ZERO IN THE REFRESH ADDRESS (USED IN BURST REFRESH MODE).



LOGIC DIAGRAM

MEMORY Support



#### **Absolute Maximum Ratings\***

Temperature Under Bias-65° to +125°CStorage Temperature-65° to +160°C
All Input, Output, or
Supply Voltages
Output Currents 100mA
Power Dissipation 1W

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D.C. and Operating Characteristics**

All Limits Apply for  $V_{\rm CC} = 5.0V \pm 10\%$ ,  $T_A = 0^{\circ}C$  to  $+ 75^{\circ}C$ 

SYMBOL	PARAMETER	LIMITS				TEST CONDITIONS
STMBOL	PARAMETER	MIN.	<b>TYP</b> . (1)	MAX.	UNIT	TEST CONDITIONS
I <sub>F</sub>	Input Load Current		-0.04	-0.25	mA	$V_{IN} = 0.45V$
l <sub>R</sub>	Input Leakage Current		0	10	μA	$V_{IN} = 5.5V$
VIH	Input High Voltage	2.0			V	
VIL	Input Low Voltage			0.8	V	
Vol	Output Low Voltage		0.25	0.40	V	$I_{OL} = 5 m A$
V <sub>OH</sub>	Output High Voltage ( $\overline{O}_0$ - $\overline{O}_5$ )	2.8	4.0		V	I <sub>он</sub> = -1mA
Vонı	Output High Voltage (Zero Detect)	2.4	3.3		V	I <sub>OH</sub> = -1mA
lcc	Power Supply Current		100	150	mA	$V_{\rm cc} = 5.5V$

Note 1. Typical values are for  $T_A = 25^{\circ}C$  and  $V_{CC} = 5.0V$ .

3232

## Notice: This is not a final specification. Some personnetric limits are subject to change.

## A.C. Characteristics


All Limits Apply for  $V_{CC}$  = +5.0V ±10%,  $T_A$  = 0°C to 75°C, Load = 1 TTL,  $C_L$  = 250pF, Unless Otherwise Specified.

SYMBOL	PARAMETER	MIN.	<b>TYP</b> . <sup>(1)</sup>	MAX.	UNIT	CONDITIONS
t <sub>AO</sub>	Address Input to Output Delay		6	9	ns	Refresh Enable = Low <sup>(1) (2)</sup>
t <sub>AOI</sub>	Address Input to Output Delay		16	25	ns	Refresh Enable = Low
t <sub>oo</sub>	Row Enable to Output Delay	7	12	18	ns	Refresh Enable = $Low^{(1)}$
t <sub>ooi</sub>	Row Enable to Output Delay	12	28	41	ns	Refresh Enable = Low
t <sub>eo</sub>	Refresh Enable to Output Delay	7	14	20	ns	Note 1, 2
t <sub>EO1</sub>	Refresh Enable to Output Delay	12	30	45	ns	
t <sub>co</sub>	Count to Output	15	40	60	ns	Refresh Enable = High <sup>(1) (2)</sup>
t <sub>CO1</sub>	Count to Output	20	55	80	ns	Refresh Enable = High
fc	Counting Frequency	5			MHz	
t <sub>CPW</sub>	Count Pulse Width	35			ns	
t <sub>cz</sub>	Count to Zero Detect			70	ns	Note 2


Note 1: V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C 2: C<sub>L</sub> = 15pF

#### A.C. TIMING WAVEFORMS (Typically used with 2104)

#### NORMAL CYCLE



**REFRESH CYCLE** 



MEMORY Support

Notice: This is not a final on

#### **PIN NAMES AND FUNCTIONS**

D!--

**D**1--

Pin. No.	Pin Name	Function
1	Count Input	Active low input increments internal six bit counter by one for each count pulse in.
2	Refresh Enable Input	Active high input which determines whether the 3232 is in refresh mode (H) or address enable (L).
7,3,5,18, 20,22	A₀-A₅ Inputs	Row Address inputs.
8,4,6,17, 19,21	A <sub>6</sub> -A <sub>11</sub> Inputs	Column address inputs.
9,11,10, 16,15,14	Ō₀-Ō₅ Outputs	Address outputs to mem- ories. Inverted with respect to address inputs.
12	GND	Power supply ground.
13	Zero Detect Output	Active low output which senses that all six bits of refresh address in the count- er are zero. Can be used in the burst mode to sense refresh completion.
23	Row Enable Input	High input selects row, low input selects column addres- ses of the driven memories.
24	Vcc	+5V power supply input.

#### **DEVICE OPERATION**

The Intel  $^{\textcircled{0}}$  3232 Address Multiplexer/Refresh Counter performs the following functions:

- 1. Row, Column and Refresh Address multiplexing
- 2. Address counting for burst or distributed refresh.

These functions are controlled by two signals: Refresh Enable and Row Enable, both of which are active high TTL

inputs. The truth table on page 1 shows the levels required some to multiplex to the output:

- 1. Refresh addresses (from internal counter)
- 2. Row addresses (A<sub>0</sub> through A<sub>5</sub>)
- 3. Column addresses (A<sub>6</sub> through A<sub>11</sub>)

#### **Burst Refresh Mode**

When refresh is requested, the refresh enable input is high. This input is ANDed with the 6 outputs of the internal 6 bit counter. At each  $\overline{Count}$  pulse the counter increments by one, sequencing the outputs ( $\overline{O}_0$ - $\overline{O}_3$ ) through all 64 row addresses. When the counter sequences to all zeros, the Zero Detect output goes low signaling the end of the refresh sequence. Due to counter decoding spikes, the Zero Detect output is valid only after t<sub>CZ</sub> following the low going edge of Count.


#### **Distributed Refresh Mode**

In the distributed refresh mode, one row is selected for refresh each ( $t_{REFRESH}/n$ ) time where n = number of rows in the device and  $t_{REFRESH}$  is the specified refresh rate for the device. For the 2104,  $t_{REFRESH}$  = 2msec and n = 64, therefore one row is refreshed each 31  $\mu$ sec. Following the refresh cycle at row n<sub>x</sub>, the Count input is pulsed, advancing the refresh address by one row so that the next refresh cycle will be performed on row n<sub>x+1</sub>. The Count input may be pulsed following each refresh cycle or within the refresh cycle after the specified memory device address hold time.

#### **Row and Column Address**

All twelve system address lines are applied to the inputs of the 3232. When Refresh Enable is low and Row Enable is high, input addresses  $A_0$ - $A_3$  are gated to the outputs and applied to the driven memories. Conversely, when Row Enable is low (with Refresh Enable still low), input addresses  $A_6$ - $A_{11}$  are gated to the outputs and applied to the driven memories.

Figure 1 shows a typical connection between the 3232 and the 2104 4K dynamic RAM. When the memory devices are driven directly by the 3232, the address applied to the memory devices is the inverse of the address at the 3232 inputs due to the inverted outputs of the 3232. This should be remembered when checking out the memory system.




# intപ്രീ

# ADDRESS MULTIPLEXER AND REFRESH thange without notice. COUNTER FOR 16K DYNAMIC RAMS

- Ideal For 2116
- Simplifies System Design
- Reduces Package Count
- Standard 28-Pin DIP
- Suitable For Either Distributed Or Burst Refresh
- Single Power Supply:
   +5 Volts ±10%
- Address Input to Output Delay: 9ns Maximum Driving 15 pF, 25ns Maximum Driving 250pF

The Intel® 3242 is an address multiplexer and refresh counter for multiplexed address dynamic RAMs requiring refresh of 64 or 128 cycles. It multiplexes 14 bits of system supplied address to 7 output address pins. The device also contains a 7 bit refresh counter which is externally controlled so that either distributed or burst refresh may be used. The high performance of the 3242 makes it especially suitable for use with high speed N-channel RAMs like the 2116.

The 3242 operates from a single +5 volt power supply and is specified for operation over a 0 to +75°C ambient temperature range.



 COUNT – ADVANCES INTERNAL REFRESH COUNTER.

 ZERO DETECT – INDICATES ZERO IN THE FIRST 6

 SIGNIFICANT REFRESH COUNTER

 BITS (USED IN BURST REFRESH MODE)

5-29

## QUAD TTL-TO-MOS DRIVER


## For 4K N-Channel MOS RAMs

- Fully Compatible With 4K RAMs Without Requiring Extra Supply Or External Devices
- High Speed, 32 nsec Max. Delay + Transition Time
- Low Power 75mW Typical Per Channel
- High Density Four Drivers in One Package
- TTL & DTL Compatible Inputs
- CerDIP Package 16 Pin DIP
- Only +5 and +12 Volt Supplies Required

The Intel<sup>®</sup> 3245 is a Quad Bipolar-to-MOS driver which accepts TTL and DTL input signals. It provides high output current and voltage suitable for driving the clock inputs of N-channel MOS memories such as the 2107B. The circuit operates from two power supplies which are 5 and 12 volts. Input and output clamp diodes minimize line reflections.

The device features two common enable inputs, a refresh select input, and a clock control input for simplified system designs. The internal gating structure of the 3245 eliminates gating delays and minimizes package count.

The 3245 is fabricated by means of Intel's highly reliable Schottky bipolar process and is specified for operation over a 0 to  $+75^{\circ}$ C ambient temperature range.



## Absolute Maximum Ratings\*

Temperature Under Bias10°C to 85°C
Storage Temperature65°C to +150°C
Supply Voltage, V <sub>CC</sub> 0.5 to +7V
Supply Voltage, V <sub>DD</sub> 0.5 to +14V
All Input Voltages1.0 to V <sub>DD</sub>
Outputs for Clock Driver1.0 to V <sub>DD</sub> +1V
Power Dissipation at 25°C

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. Characteristics**

 $T_A = 0^{\circ}C$  to 75°C,  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{DD} = 12V \pm 5\%$ 

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
IFD	Input Load Current, $\overline{I}_1$ , $\overline{I}_2$ , $\overline{I}_3$ , $\overline{I}_4$		-0.25	mA	V <sub>F</sub> = 0.45V
IFE	Input Load Current, $\vec{R}$ , $\vec{C}$ , $\vec{E}_1$ , $\vec{E}_2$		-1.0	mA	V <sub>F</sub> = 0.45V
IRD	Data Input Leakage Current		10	μA	V <sub>R</sub> = 5.0V
IRE	Enable Input Leakage Current		40	μA	V <sub>R</sub> = 5.0V
VOL	Output Low Voltage	-1.0	0.45	V V	I <sub>OL</sub> = 5mA, V <sub>IH</sub> = 2V I <sub>OL</sub> = -5mA
· · · · · · · · · · · · · · · · · · ·		-1.0 V <sub>DD</sub> -0.50			$I_{OH} = -1mA, V_{II} = 0.8V$
Voн	Output High Voltage		V <sub>DD</sub> +1.0	V	I <sub>OH</sub> = 5mA
VIL	Input Low Voltage, All Inputs		0.8	v	
VIH	Input High Voltage, All Inputs	2		V	

#### POWER SUPPLY CURRENT DRAIN AND POWER DISSIPATION

Symbol	Parameter	Тур.	Max.	Unit	Test Conditions — Input states to ensure the following output states:	Additional Test Conditions
I <sub>CC</sub>	Current from V <sub>CC</sub>	23	30	mA		
I <sub>DD</sub>	Current from $V_{DD}$	19	26	mA		
P <sub>D1</sub>	Power Dissipation	365	485	mW	High	
	Power Per Channel	91	121	mW		V <sub>CC</sub> = 5.25V
Icc	Current from V <sub>CC</sub>	29	39	mA		V <sub>DD</sub> = 12.6V
IDD	Current from V <sub>DD</sub>	12	15	mA		
P <sub>D2</sub>	Power Dissipation	300	388	mW	Low	
	Power Per Channel	75	97	mW		

Symbol	Parameter	Min.[1]	Typ.[2,4]	Max.[3]	Unit	Test Conditions
t_+	Input to Output Delay	5	11		ns	R <sub>SERIES</sub> = 0
t <sub>DR</sub>	Delay Plus Rise Time		20	32	ns	R <sub>SERIES</sub> = 0
t+_	Input to Output Delay	3	7		ns	R <sub>SERIES</sub> = 0
t <sub>DF</sub>	Delay Plus Fall Time		18	32	ns	R <sub>SERIES</sub> = 0
t <sub>T</sub>	Output Transition Time	10	17	25	ns	$R_{SERIES} = 20\Omega$
t <sub>DR</sub>	Delay Plus Rise Time		27	38	ns	$R_{SERIES} = 20\Omega$
t <sub>DF</sub>	Delay Plus Fall Time		25	38	ns	$R_{SERIES} = 20\Omega$

## A.C. Characteristics $T_A = 0^{\circ}$ to 75°C, $V_{CC} = 5.0V \pm 5\%$ , $V_{DD} = 12V \pm 5\%$

NOTES: 1.  $C_L = 150 pF^{-1}$ These values represent a range of 2. CL = 200pF

total stray plus clock capacitance

- 3. CL = 250pF \_\_\_\_\_ for nine 4K RAMs.
- 4. Typical values are measured at 25°C.

## **Capacitance\*** T<sub>A</sub> = 25°C

Symbol	Symbol Test		Max.	Unit
CIN	Input Capacitance, I <sub>1</sub> , I <sub>2</sub> , I <sub>3</sub> , I <sub>4</sub>	5	8	pF
CIN	Input Capacitance, R,C,E <sub>1</sub> ,E <sub>2</sub>	8	12	pF

\*This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{\text{bias}} = 2V$ ,  $V_{\text{CC}} = 0V$ , and  $T_A = 25^{\circ}C$ .

## **Waveforms**




Input Pulse Amplitudes: 3.0V


Input Pulse Rise and Fall Times: 5 ns between 1 volt and 2 volts


Measurement Points: See Waveforms






### **Typical Characteristics**






#### DELAY PLUS TRANSITION TIME VS. LOAD CAPACITANCE



LOAD CAPACITANCE (pF)

#### **Typical System**

Below is an example of a 64K x 18 bit memory system (each card is 16K x 18) employing the 3245 quad high voltage driver for the chip enable inputs. A single 3245 package drives 16K x 9 bits.  $A_0$  through  $A_{11}$  are 2107B addresses.



REFRESH

# intel



PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.

## **QUAD ECL-TO-MOS DRIVER**


## For 4K N-Channel MOS RAMs

- Fully Compatible With 4K RAMs Without Requiring Extra Supply Or External Devices.
- High Speed, 30 nsec Max. Delay + Rise Time
- IOK ECL Compatible Inputs
- High Density Four Drivers In One Package
- CerDIP Package 16 Pin DIP


The Intel® 3246 is a Quad Bipolar-to-MOS driver which accepts ECL input signals. It provides high output current and voltage suitable for driving the clock inputs of N-channel MOS memories such as the 2107 or 2105. The circuit operates from three power supplies which are 5, -5.2, and 12 volts. Input and output clamp diodes minimize line reflections.

The device features a common enable input, a refresh select input, and a clock control input for simplified system designs. The internal gating structure of the 3246 eliminates gating delays and minimizes package count.

The 3246 is fabricated by means of Intel's Schottky Bipolar technology to assure high performance over the 0°C to +75°C ambient temperature range.



Final Data Sheet Information Will Be Available In Second Quarter 1976.



## **Absolute Maximum Ratings\***

Temperature Under Bias10°C to 85°C
Storage Temperature65°C to +150°C
Supply Voltage, V <sub>CC</sub> 0.5 to +7V
Supply Voltage, V <sub>DD</sub> 0.5 to +14V
Supply Voltage, V <sub>EE</sub> 7.0 to +0.5V
All Input Voltages V <sub>EE</sub> to +0.5V
Outputs for Clock Driver1.0 to V <sub>DD</sub> +1V
Power Dissipation at 25°C

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. Characteristics**

Symbol	Parameter	Min.	Typ <sup>[1]</sup>	Max.	Unit	Test Conditions
I <sub>FD</sub>	Input Load Current, $\overline{I_1}$ , $\overline{I_2}$ , $\overline{I_3}$ , $\overline{I_4}$		0.3	0.5	mA	V <sub>F</sub> = -0.8V
IFE	Input Load Current, R,C,E		1.0	2.0	mA	V <sub>F</sub> = -0.8V
VOL	Output Low Voltage		0.2	0.45	V	I <sub>OL</sub> =5mA, V <sub>IH</sub> =-1.025V
VOL		-0.5			V	I <sub>OL</sub> = -1mA
Voн	Output High Voltage	V <sub>DD</sub> -0.5	V <sub>DD</sub> -0.2		V	I <sub>OH</sub> =-1mA, V <sub>IL</sub> =-1.520V
∙он	Output high voltage		V <sub>DD</sub>	V <sub>DD</sub> +0.5	V	I <sub>OH</sub> = 5mA
VIL	Input Low Voltage, All Inputs			-1.520	V	
VIH	Input High Voltage, All Inputs	-1.025			V	

 $T_{A}$  = 0°C to 75°C,  $V_{CC}$  = 5.0V ±5%,  $V_{DD}$  = 12V ±5%,  $V_{EE}$  = -5.2V ±5%

#### POWER SUPPLY CURRENT DRAIN AND POWER DISSIPATION

Symbol	Parameter	Тур.[1]	Max.	Unit	<b>Test Conditions</b> – Input states to ensure the following output states:	Additional Test Conditions
I <sub>CC</sub>	Current from V <sub>CC</sub>	20	27	mA		
l <sub>DD</sub>	Current from V <sub>DD</sub>	23	31	mA	High	
IEE	Current from V <sub>EE</sub>	-35	-42	mA	rign	
P <sub>D1</sub>	Power Dissipation	586	762	mW		
	Power Per Channel	146	190	mW		$V_{CC} = 5.25V$
lcc	Current from V <sub>CC</sub>	17	24	mA		V <sub>DD</sub> = 12.6V V <sub>EE</sub> = -5.46V
I <sub>DD</sub>	Current from V <sub>DD</sub>	14	22	mA	L au	VEE 5.40 V
IEE	Current from V <sub>EE</sub>	-29	-36	mA	Low	
P <sub>D2</sub>	Power Dissipation	424	600	mW		}
	Power Per Channel	106	150	mW		

Note: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.



ice: <u>Ensels not a Thai spectrication.</u> Metric limits are subject to change. not a final specification. Some

## **A.C. Characteristics** $T_A = 0^{\circ}$ to 75°C, $V_{CC} = 5.0V \pm 5\%$ , $V_{DD} = 12V \pm 5\%$ , $V_{EE} = -5.2V \pm 5\%$

Symbol	Parameter	Min. <sup>[1]</sup>	Typ. <sup>[2,4]</sup>	Max.[3]	Unit	Test Conditions
t_+	Input to Output Delay	8	12		ns	R <sub>SERIES</sub> = 0
t <sub>DR</sub>	Delay Plus Rise Time		18	30	ns	R <sub>SERIES</sub> = 0
t+_	Input to Output Delay	8	13		ns	R <sub>SERIES</sub> = 0
t <sub>DF</sub>	Delay Plus Fall Time		25	35	ns	R <sub>SERIES</sub> = 0
tT	Output Rise Time	10	13	23	ns	$R_{SERIES} = 20\Omega$
tDR	Delay Plus Rise Time		23	34	ns	R <sub>SERIES</sub> = 20Ω
t <sub>DF</sub>	Delay Plus Fall Time		30	40	ns	R <sub>SERIES</sub> = 20Ω

## NOTES: 1. C<sub>L</sub> = 150pF 2. C<sub>L</sub> = 200pF 3. C<sub>L</sub> = 250pF These values represent a range of

total stray plus clock capacitance

for nine 4K RAMs.

4. Typical values are measured at 25°C.

## Capacitance\* T<sub>A</sub> = 25°C

Symbol	Test	Тур.	Max.	Unit
CIN	Input Capacitance, Ī <sub>1</sub> , Ī <sub>2</sub> , Ī <sub>3</sub> , Ī <sub>4</sub> , R	4	7	рF
C <sub>IN</sub>	Input Capacitance, C, E	8	12	pF

\*This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{\text{bias}} = -1V$ ,  $V_{\text{CC}} = 0V$ , and  $T_A = 25^{\circ}C$ .

## **Waveforms**




Input Pulse Amplitudes: 0.8V Input Pulse Rise and Fall Times: 5 ns (between 10% and 90% Points)


Measurement Points: See Waveforms


3246

Record





## **Typical Characteristics**






## **DELAY PLUS TRANSITION TIME**





#### **Typical System**

Below is an example of a 64K x 18 bit memory system (each card is 16K x 18) employing the 3246 quad high voltage driver for the chip enable inputs. A single 3246 package drives 16K x 9 bits.  $A_0$  through  $A_{11}$  are 2107B addresses.



MEM0 SUPPO

# intel



Notice: This is not a final specification. Some parametric limits are subject to change.

## QUAD CMOS-TO-MOS DRIVER

## For 4K N-Channel MOS RAMs


- CMOS Technology for Very Low Power: Suitable for Battery Backup
- High Density: Four Drivers in One Package
- Internal Gating Structure Minimizes Package Count
- CMOS Compatible Inputs
- CerDIP Package: 16 Pin DIP
- Only One Power Supply Required, +12V (±10%)

SUPPORT

The Intel® 5234 is a Quad CMOS-to-MOS driver which accepts CMOS input signals. It provides high output current and voltage suitable for driving the clock inputs of N-channel MOS memories such as the 2107A or 2107B. The circuit operates from a single 12 volt power supply.

The device features two common enable inputs, a refresh select input, and a clock control input for simplified system design.

The Intel ion-implanted, silicon gate, Complementary MOS (CMOS) process allows the design and production of very low power drivers.



Final Data Sheet Information Will Be Available In Second Quarter 1976.



## **Absolute Maximum Ratings\***

Temperature Under Bias10°C to	9 80°C
Storage Temperature65°C to +	150°C
Supply Voltage, V <sub>DD</sub> 0.5 to	+14V
All Input Voltages0.5 to (V <sub>DD</sub> -	⊦0.5V)
Outputs for Clock Driver0.5 to (V <sub>DD</sub> .	+0.5V)
Power Dissipation at 25°C	. 1W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## **D.C. Characteristics**

 $T_A = 0^{\circ}C$  to 70°C,  $V_{DD} = 12V \pm 10\%$ .

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
ILI	Input Load Current			0.1	μA	V <sub>IN</sub> = 0 to V <sub>DD</sub>
Vol	Output Low Voltage		0.15	0.4	V	l <sub>OL</sub> = 5mA
VOL		-1.0	-0.15			I <sub>OL</sub> = -5mA
VoH	Output High Voltage	V <sub>DD</sub> -0.4	V <sub>DD</sub> -0.15		V	I <sub>OH</sub> = -5mA
∙он			V <sub>DD</sub> +.15	V <sub>DD</sub> +0.5		I <sub>OH</sub> = 5mA
VIL	Input Low Voltage, All Inputs			2.0	V	
VIH	Input High Voltage, All Inputs	V <sub>DD</sub> -2.0			V	
I <sub>DD</sub>	Supply Current		0.1	100	μA	V <sub>DD</sub> = 13.2V, f = 0
I <sub>DD1</sub>	Supply Current		13	20	mA	V <sub>DD</sub> = 13.2V, f = 1MHz, C <sub>L</sub> = 0, (See Figure 1)

Note 1: Typical values are at 25° C and nominal voltage.

## **Typical Characteristics**



فالمحفقم محرماتهم ممقامهما والمحالك ماجس مراجاته أماطيته المايا عاما الجاجا بالماسي سيسمح ومراايا راباتها الألية الالي



## **A.C. Characteristics** $T_A = 0^{\circ}$ to 70°C, $V_{DD} = 12V \pm 10\%$ .

Symbol	Parameter	Min. <sup>[1]</sup>	Typ. <sup>[2,4]</sup>	Max.[3]	Unit
t_+	Input to Output Delay	20	45		ns
t <sub>DR</sub>	Delay Plus Rise Time	į	70	100	ns
t+_	Input to Output Delay	20	45		ns
t <sub>DF</sub>	Delay Plus Fall Time		70	100	ns
tT	Output Transition Time	10	25	40	ns

50p

total stray plus clock capacitance

2. CL = 200pF total stray plus of 3. CL = 250pF for nine 4K RAI 4. Typical values are measured at 25°C. for nine 4K RAMs.

## **Capacitance\*** T<sub>A</sub> = 25°C


Symbol	Test	Тур.	Max.	Unit				
CIN	Input Capacitance	8	14	pF				
table in the line and is not 100% assessed								


\*This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{\text{bias}} = 2V$ ,  $V_{\text{CC}} = 0V$ , and  $T_A = 25^\circ C$ .

## **Waveforms**

#### A.C. CONDITIONS OF TEST

Input Pulse Amplitudes: 0 to VDD Input Pulse Rise and Fall Times: 40 ns between 10% and 90% points Measurement Points: See Waveforms








#### **Typical System**

Below is an example of a 64K x 18 bit memory system (each card is 16K x 18) employing the 5234 quad high voltage driver for the chip enable inputs. A single 5234 package drives  $16K \times 9$  bits. A<sub>0</sub> through A<sub>11</sub> are 2107B addresses.



REFRESH ENABLE

## 5235, 5235-1



## QUAD TTL-TO-MOS DRIVER


For 4K N-Channel MOS RAMs

- CMOS Technology for Very Low Power: Suitable for Battery Backup
- High Density: Four Drivers in One Package
- Internal Gating Structure Minimizes Package Count

- TTL & DTL Compatible Inputs
- CerDIP Package: 16 Pin DIP
- Only One Power Supply Required, +12V (±10%)

The Intel® 5235 and 5235-1 are Low Power Quad TTL-to-MOS drivers which accept TTL and DTL input levels. They provide high output current and voltage suitable for driving the clock inputs of N-channel MOS memories such as the 2107A or 2107B. The circuit operates from a single 12 volt power supply.

The device features two common enable inputs, a refresh select input, and a clock control input for simplified system design. The 5235-1 is a selection of the 5235 and is guaranteed for 95ns maximum delay plus transition time while driving a 250pF load. The Intel ion-implanted, silicon gate Complementary MOS (CMOS) process allows the design and production of very low power drivers.



Final Data Sheet Information Will Be Available In Second Quarter 1976.

AEMORY UPPORT

lotice: This is not a final specification. Some rametric limits are subject to change.

## **Absolute Maximum Ratings\***


Temperature Under Bias
Storage Temperature
Supply Voltage, V <sub>DD</sub> 0.5 to +14V
All Input Voltages0.5 to (V <sub>DD</sub> +0.5V)
Outputs for Clock Driver $\dots$ -0.5 to (V <sub>DD</sub> +0.5V)
Power Dissipation at 25°C 1W


\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditi	ons
14	Input Load Current		0.1	10	μA	V <sub>IN</sub> =≪0.4∨	or ≥2.4V
Vol	Output Low Voltage		0.15	0.4	V	l <sub>OL</sub> = 5mA	
VOL		-1.0	-0.15		V	I <sub>OL</sub> = -5mA	
VoH	Output High Voltage	V <sub>DD</sub> -0.4	00		v	l <sub>OH</sub> = -5mA	
*0H			V <sub>DD</sub> +0.15	V <sub>DD</sub> +0.5	V	I <sub>OH</sub> = 5mA	
VIL	Input Low Voltage, All Inputs			0.8	V		
VIH	Input High Voltage, All Inputs	2.0			v		
IDD0	Supply Current		1.0	2.0	mA	f = 0MHz	V <sub>DD</sub> =13.2V
I <sub>DD1</sub>	Supply Current		12	20	mA	f = 1MHz	V <sub>IN</sub> ≪0.4V or
						(See	V <sub>IN</sub> ≥2.4∨,
						Figure 1)	C <sub>L</sub> = 0pf.

Note 1: Typical values are at 25°C and nominal voltage.

### **Typical Characteristics**








Figure 2. DELAY PLUS TRANSITION TIME VS. LOAD CAPACITANCE





Figure 4. DELAY PLUS TRANSITION TIME VS. INPUT VOLTAGE





A.C. Characteristics  $T_A = 0^\circ$  to 70°C,  $V_{DD} = 12V \pm 10\%$ .

		5235-1						
Symbol	Parameter	Min. <sup>[1]</sup>	Тур.[2,4]	Max.[3]	Min. <sup>[1]</sup>	Typ.[2,4]	Max.[3]	Unit
t_+	Input to Output Delay	20	55		20	70		ns
t <sub>DR</sub>	Delay Plus Rise Time		75	95		95	125	ns
t+-	Input to Output Delay	20	55		20	70		ns
t <sub>DF</sub>	Delay Plus Fall Time		75	95		95	125	ns
tT	Transition Time	10	20	40	10	25	40	ns

NOTES: 1. C<sub>L</sub> = 150pF 2. C<sub>L</sub> = 200pF 3. C<sub>L</sub> = 250pF 4. Typical values are measured at 25°C, and nominal voltage.

## Capacitance\* T<sub>A</sub> = 25°C

Symbol	Test	Тур.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	8	14	pF


\*This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{\text{bias}} = 2V$ ,  $V_{\text{CC}} = 0V$ , and  $T_A = 25^{\circ}C$ .


## **Waveforms**

MORY



Input Pulse Amplitudes: 2.0V Input Pulse Rise and Fall Times: 5 ns between 0.9 volt and 1.9 volts Measurement Points: See Waveforms










#### **Typical System**

Below is an example of a 64K x 18 bit memory system (each card is 16K x 18) employing the 5235 quad high voltage driver for the chip enable inputs. A single 5235 package drives 16K x 9 bits. A  $_0$  through A  $_{11}$  are 2107B addresses.



OUTPUTS CONNECTED IN SIMILAR MANNER





ĉ

CHIP ENABLE .






RELIMIN Notice: This is not a final specification. Some parametric limits are subject to change.

## QUAD CCD CLOCK DRIVER

- Internal Circuitry Minimizes **CCD Clock Cross-Coupling Voltage Transients**
- Drives Four 2416s
- Low Standby Power Dissipation: 24mW Typically
- TTL Inputs
- Single +12V Supply
- Standard 16 Pin Dual In-Line Package

The 5244 is a quad clock driver which provides high capacitive drive suitable for driving charge coupled memories. The 5244 features very low D.C. power dissipation from a single 12V supply with output characteristics directly compatible with the 2416 clock input requirements. Internal circuitry controls the cross-coupled voltage transients between the clock phases generated by the 2416 and limits the transition time so that excessively fast transitions do not occur on the clock line.

The 5244 is fabricated using an advanced ion-implanted, silicon gate, CMOS process.



#### **PIN CONFIGURATION**

11 - 14	TTL INPUT
$\overline{O}_1 \cdot \overline{O}_4$	DRIVER OUTPUT
VDD	+12V POWER SUPPLY
NC	NOT CONNECTED
Vss	GROUND

extee: This is not a line! specification. Some ametric limits are subject to change.

#### Absolute Maximum Ratings\*

Temperature Under Bias	10° C to 80° C
Storage Temperature	-65° C to +150° C
Supply Voltage with Respect to Vss	0.5 to +14V
All Input Voltages	-0.5 to (V <sub>DD</sub> +1V)
Outputs	1V to (V <sub>DD</sub> +1)
Power Dissipation	1.35W

\*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{SS} = 0V$ 

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
Ι <sub>ΙL</sub>	Low Level Input Current	-10	±0.1	10	μΑ	$V_{\rm IN} \leq V_{\rm IL}$
կե	High Level Input Current	-10	±0.1	10	μA	$V_{IN} \ge V_{IH}$
VIL	Input Low Voltage		+1.2	+0.85	V	
VIH	Input High Voltage	+2.0	+1.5		V	
VOL	Output Low Voltage	0	0.03	+0.2	V	I <sub>OL</sub> = 5mA
Voн	Output High Voltage	V <sub>DD</sub> -0.2	V <sub>DD</sub> 03	V <sub>DD</sub>	V	I <sub>OH</sub> = -5mA
I <sub>DD0</sub>	Standby Current	-	2.0	4.0	mA	$V_{IN} \ge V_{IH}, V_{IN} \le V_{IL}, f = 0 \text{ MHz}$
I <sub>DD1</sub>	Operating Current		75	105	mA	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f=0.67 MHz <sup>[2]</sup>

#### **A.C. Characteristics**

 $T_A$  = 0°C to 70°C,  $V_{DD}$  = +12V ±5%,  $V_{SS}$  = 0V, Note 2

			Limits Driving 4	4 2416's	1.1
Symbol	Parameter	Min.	Тур.	Max.	Units
VOLT	Transient Cross-Coupled Output Low Voltage	-0.8	±0.5	+0.8	V
V <sub>онт</sub>	Transient Cross-Coupled Output High Voltage	V <sub>DD</sub> -0.8	V <sub>DD</sub> ±0.5	V <sub>DD</sub> +0.8	V
tpwt	Transient Cross-Coupled Output Pulse Width			Note 1	ns
Δt <sub>D</sub>	Differential Delay of $t_{DLH}$ and $t_{DHL}$ for Drivers in the Same Package			15	ns
tDLH1	Input Low to Output High Delay Time, $\phi_1$ or $\phi_3$	30	50	***************************************	ns
tDHL1	Input High to Output Low Delay Time, $\phi_1$ or $\phi_3$	30	50		ns
tTLH1	Output Rise Time, $\phi_1$ or $\phi_3$	30	50	75	ns
tTHL1	Output Fall Time, $\phi_1$ or $\phi_3$	30	50	75	ns
tPLH1	Input to Output Delay Plus Rise Time, $\phi_1$ or $\phi_3$		100	160	ns
t <sub>PHL1</sub>	Input to Output Delay Plus Fall Time, $\phi_1$ or $\phi_3$		100	150	ns
<sup>t</sup> DLH2	Input Low to Output High Delay Time, $\phi_2$ or $\phi_4$	30	55		ns
tDHL2	Input High to Output Low Delay Time, $\phi_2$ or $\phi_4$	30	55		ns
t <sub>TLH2</sub>	Output Rise Time, $\phi_2$ or $\phi_4$	30	55	85	ns
t <sub>THL2</sub>	Output Fall Time, $\phi_2$ or $\phi_4$	30	55	90	ns
tPLH2	Input to Output Delay Plus Rise Time, $\phi_2$ or $\phi_4$		110	175	ns
tPHL2	Input to Output Delay Plus Fall Time, $\phi_2$ or $\phi_4$		110	170	ns

Notes: 1. The maximum tpwT is the sum of the output transition time (rise or fall) plus 5ns.

2. Output Load = four 2416 clock inputs or equivalent per Figure 2.

5244



#### **CAPACITANCE\*** $T_A = 25^{\circ}C$

Symbol	Test	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance	8	14	pf	$f = 1 MHz$ , $V_{bias} = 2V$ , $V_{DD} = 0V$


\*This parameter is periodically sampled and is not 100% tested.

#### A.C. Test Conditions

- 1. TTL Input Levels = 0.4V to 2.4V
- 2. Output Load = Four 2416 clock inputs or equivalent per Figure 2
- 3. Cross Coupled Voltage Pulse Width measured at  $\pm$  0.4V and  $V_{DD}$   $\pm$  0.4V


#### Waveforms

A. INPUT TO OUTPUT DELAY




#### B. 5244 OUTPUT CROSS-COUPLED VOLTAGE (DRIVING FOUR 2416'S)


#### 5244 OUTPUT DRIVING 2416 $\phi_1$



5244 OUTPUT DRIVING 2416  $\phi_2$ 




#### 5244 OUTPUT DRIVING 2416 $\phi_3$




Notice: This is not a final specification. Some

#### **Typical Characteristics**

OUTPUT RISE AND FALL TIME VS. CAPACITANCE





### **Application Information**

The 5244 is a TTL to MOS level converter designed to drive very high capacitive loads with no required additional external components. Its primary application is to drive the clock phase inputs of the Intel ® 2416, a 16,384 word x 1 bit charge coupled device.

#### **DRIVING THE 2416**

The 5244 is designed to drive the clock phase inputs of four 2416s and meet or exceed the electrical specifications of these inputs. The 2416 clock specifications of special interest to the system designs are:

- 1. Clock transition time.
- 2. Clock to clock voltage coupling.

#### **Clock Transition Control**

The 5244 will meet the min/max clock transition time requirement of the 2416 when driving four 2416s. However, when driving less than four 2416s an external capacitor ( $C_{ext}$ ) must be added to assure that the minimum clock transition time (30ns) is adhered to. The maximum clock transition time for the 5244 will not be exceeded if  $C_{ext}$  is chosen according to the recommendations in Figure 1.




Figure 1. External Loading Requirements When Driving Fewer Than Four 2416s.

#### **Clock to Clock Voltage Coupling**

The equivalent circuit of the 2416 clock phase inputs is shown in Figure 2. The magnitude and duration of the cross-coupling are graphically presented in Waveform B and specified in the A.C. Characteristics. Figure 3, on the next page, shows the noise margin between these specifications and the 2416 input requirements.





Figure 2. 2416 Equivalent Capacitance Circuit. (Maximum values shown.)





VIHC1 (MAX)

VIHC2(MAX)

VIHCT1 (MAX) VIHCT2(MAX) t<sub>T</sub>+5ns CLOCK HIGH LEVELS tpwr NOISE MARGIN V<sub>OHT</sub>(MAX) EVELS EXPANDED SCALE OF CLOCK HIGH LEVELS SHOWN WITH VOH (MAX) V<sub>DD</sub> **GUARANTEED 5244 OPERATION** CROSS-COUPLING TO THE DRIVING V<sub>OH</sub> (MIN) NOISE MARGIN VIHC2(MIN) 62864 CLOCK VOHT (MIN) VIHC1 (MIN) ¢1&¢3 VIHCT2(MIN) VINCT1 (MIN) t<sub>T</sub>+5ns t<sub>PWT</sub> +20n: tpw tт





Figure 3. Noise Margins Between 5244 Output Specs and 2416  $\phi_1 \dots \phi_4$  Input Requirements.

## **MEMORY SYSTEMS**



## MEMORY SYSTEMS


Туре	Description	No. of Words (Per Card)	Word Length (Bits)	Access Time	Cycle Time	Supplies (V)	Page
in-10	RAM System	8K	8-18	275 ns	450 ns	+23.2 +19.7 +5	6-4
in-26	RAM System	4K	4-10	375 ns	375 ns	+5	6-6
in-40	RAM System	32К	8–18	330 ns	500 ns	+5 -5	6-8
in-50	RAM System	1K	2-10	100 ns	100 ns	+5	6-10
in-60	Serial Memory System	20K	8-10	500 ns	N/A	+5	6-12
in-64	Serial Memory System	88K	1-2	60 ns	N/A	+5	6-14
in-65	Serial Memory System	131K	8–9	550 ns	N/A	+17 +12 +5 -5	6-16
in-4711	PDP-11 Add-in	16K	16-18	150 ns	520 ns	From PDP-11	6-18
in-4716	Interdata 7/16 and 7/32 Add-in	16K	17	300 ns	1000 ns	+15 +5 –15	6-20
in-477	CRT Refresh Memory	16K	16	600 ns	850 ns	+12 +5 -5	6-22
in-481	8008, 8080 RAM Memory	16K	8	450 ns	600 ns	+12 +5 _9	6-24


Custom Boards Cabinets Chassis Power Supplies	6-26 6-27 6-28 6-29
	0 _ 0
Accessories	6-30

6-2

# **MEMORY SYSTEMS**

Intel Memory Systems Division offers standard and custom memory systems ranging from single board assemblies to multi-mega byte systems. Advanced 1K, 4K RAMS along with 16K CCD Serial memory components are utilized for highest performance and lowest cost.






# intel

# **RANDOM ACCESS MEMORY SYSTEM**

The in-10 represents the most economical approach to moderate size, high speed memory systems. The in-10 series of RAM systems is designed to provide high reliability and low price. This series features a basic 4K x 18 or 8K x 9 configuration consisting of two plug-in boards: A memory board (MU) and a control board (CU). The control board is capable of operating up to 32K words x 18 bits or 65K words x 9 bits (8 cards).



#### in-10 FEATURES:

- · Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Automatic Refresh
- TTL Compatible
- Byte Control (2 Zones Maximum)
- Module Select

- · Fast Cycle Time
- Low Power Requirements
  - · Compact Size
  - Field Expandable
- Address Register
- Data Register (Optional)
- Basic System Available As 4K x 18 or 8K x 9

#### Capacity:

1024, 2048, 4096, 8192 words expandable in cards to 32,768 x 18 or 65,536 x 9 capacity.

#### Word Length:

8, 9, 10, 12, 16 or 18 bits in a single memory card. Longer word lengths can be accommodated by combining memory cards.

#### Cycle Time: (Read, Write)

in-10A	450 nanoseconds
in-10	450 nanoseconds
in-12	675 nanoseconds
in-14	850 nanoseconds

#### Access Time: (Read)

in-10A	275 nanoseconds
in-10	325 nanoseconds
in-12	450 nanoseconds
in-14	500 nanoseconds

#### Dimensions:

Memory Board:	8.175	5 Inches High
(4K x 18 or 8K x 9)	10.5	Inches Deep
	0.5	Inches
	Mou	nting Centers

To expand to 32K x 18 add 0.5 inches per memory card. Only one control card (CU) is needed for systems up to 32K x 18 or 64K x 9.

Memory System:	
(32K x 18)	

8.175 Inches High 10.5 Inches Deep 5.0 Inches Wide


Mating Connector: See page 6-30.

#### **Operational Modes:**

Read, Write Read/Modify/Write (Optional)

#### Interface Characteristics:

TTL Compatible Standard Input Lines: Cycle Initiate Byte Control Read/Write Standard Output Lines: Data Available Memory Busy



UT-10/40 Series Interface Board

#### D.C. Power Requirements:

in-10:	Voltage	Regulation
	+ 3.5V	±10%
(St	tacked on $+19.7V$ )	
	+ 19.7V	±5%
	+ 5.0V	±5%

57 Watts (operating 4K x 18), 25 Watts standby power (per each additional 4K)

#### in-10A:

57 Watts (operating 4K x 18), 7.5 Watts standby power (per each additional 4K)

in-12 & 14:	Voltage	Regulation
	+ 3.5V	±10%
(Sta	cked on +16.7V)	
	+16.7V	±5%
	+ 5.0V	±5%


46 Watts (operating 4K x 18), 16 Watts standby power (per each additional 4K)

#### Environment:

Temperature:	0°C to +50°C operating ambient -40°C to +125°C non- operating
Relative Humidity:	Up to 90% with no con- densation
Altitude:	0 to 10,000 feet operating. Up to 50,000 feet non- operating.

#### **Special Options:**

Intel offers this system mounted in a card chassis, or complete system. Options seen below, and others, can be found on pages 26 to 29.




in-Minichassis

# intel

# RANDOM ACCESS MEMORY SYSTEM

The in-26 is an extremely easy memory system to use. The in-26 is a static memory system designed to meet the high reliability and low cost requirements of random access buffer storage applications. Featuring a complete memory system on a single PC board, this memory board has a maximum capacity of 4K x 10 and multiple cards can be used to configure systems up to a maximum

capacity of 65K x 10. It can also be provided in smaller capacities by depopulating the memory boards. The compact size of this system makes it ideal for use as buffer storage for various computer peripheral applications. This memory system can be easily modified to interface with the Intel 4 and 8 bit micro processors, 4004, 4040, 8008 and 8080.



#### in-26 FEATURES:

- Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Fast Cycle Time
- Low Power Requirements
- TTL Compatible

- Compact Size
- Field Expandable
- One Power Supply Voltage
- Address Registers
- Single Board System
- · Board Select

#### Capacity:

1024, 2048, and 4096 words expandable to 65K words by the addition of memory cards.

#### Word Length:

4, 6, 8, 9, 10 bits per card. Longer words can be made by adding additional memory cards.

#### Cycle Time:

in-26	900 nanoseconds
in-26-1	650 nanoseconds
in-26-2	475 nanoseconds
in-26-3	375 nanoseconds

#### Access Time:

in-26	
in-26-1	
in-26-2	
in-26-3	

#### Dimensions:

Memory Board: (4K x 10) 8.175 Inches High 6.0 Inches Deep 0.5 Inches— Mounting Centers

900 nanoseconds

650 nanoseconds

475 nanoseconds

375 nanoseconds

#### Mating Connector: See page 6-30.

#### **Operational Modes:**


Read,Write

Interface Characteristics:

TTL Compatible—Open collector or terminated three-state

Standard Input Lines:

Cycle Initiate Board Select Read/Write Byte Control



EX-26/50 Extender Board


#### D.C. Power Requirements:

			-	
in-26:	+5.0V	±5%;	1.25 Amps 3.0 Amps	Typical Max.
Enviror	iment:			
Tempe	rature:	amb 40	to +50°C c vient D°C to +125 rating	
Relative	e Humidit	· ·	to 90% with sation	no con-
Altitude	:	Up	10,000 feet c to 50,000 fe rating.	


#### **Special Options:**

Intel also offers the in-26 mounted in a card chassis. This chassis is available in a variety of sizes and can be set up for future expansion of the memory without changing the basic chassis. Options seen below, and others, can be found on pages 26 to 29.










UT-26/50 Series Interface Board

# intel

# **RANDOM ACCESS MEMORY SYSTEM**

The in-40 is one of the highest density memory systems now available. The system uses high performance Intel 2107B, a 4K RAM Memory component. Fast cycle and access times are provided along with this high density. The interchangeable memory unit (MU) allows expansion in increments of 16K x 18 or 32K x 9 with no adjustments. A single control unit (CU) handles up to 128K x 18 or 256K x 9 making this our lowest cost-per-bit storage available.



#### in-40 FEATURES:

- Low Cost Memory
- High Reliability
- High Density
- Modular Expandability
- Module Interchangeability
- Automatic Refresh
- · Fast Cycle Time
- TTL Compatible

- Low Power Requirements
- Compact Size
- Field Expandable
- Byte Control (2 Zones Maximum)
- Module Select
- Address Register
- Data Register (Optional)
- Basic System Available As 16K x 18 or 32K x 9

#### Capacity:

4096, 8192, 16,384, 32,768 words expandable in cards to 131,072 x 18 or 262,144 x 9 capacity.

#### Word Length:

8, 9, 10, 12, 16, or 18 bits in a single memory card. Longer word lengths can be accommodated by combining memory cards.

#### Cycle Time:

in-40	500 nanoseconds
in-42	550 nanoseconds
in-44	875 nanoseconds

#### Access Time:

in-40	330 nanoseconds
in-42	400 nanoseconds
in-44	480 nanoseconds

#### Dimensions:

Memory Board:
(16K x 18 or 32K x 9)

8.175 Inches High 10.5 Inches Deep 0.5 Inches— Mounting Centers

Mating Connector: See page 6-30.

Operational Mode: Read (NDRO), Write

#### Interface Characteristics:

TTL Compatible Standard Input Lines: Cycle Initiate Byte Control Read/Write Standard Output Lines: Data Available Memory Busy

#### D.C. Power Requirements:

MU-40:	Selected		
Voltage	Current (Max.)	Regulation	
+ 12.0V + 5.0V - 5.0V	1.9 Amps 1.2 Amps <10.0 Milliamps	$\pm 5\%$ $\pm 5\%$ $\pm 5\%$	
	Unselected		
Voltage	Current (Max.)	Regulation	
+ 12.0V + 5.0V - 5.0V	0.142 Amps 1.2 Amps <10.0 Milliamps	$\pm 5\% \pm 5\% \pm 5\%$	

#### D.C. Power Requirements (cont.):

CU-40:		
Voltage	Current (Max.)	Regulation
+ 5.0V - 5.0V	2.8 Amps 0.32 Amps	±5% ±5%
Environment:		
Temperature:	ambient	°C operating +125°C non-
Relative Humidity:	: Up to 90% densation	with no con-
Altitude:	,	eet operating. 00 feet non-

#### Refresh:

The need for refresh cycles is self determined by the CU-40. For normally configured CU's, at the end of the refresh time out interval the CU either initiates a special refresh cycle or steals the next cycle for refresh if a regular memory cycle is in progress. An optional CU-40 configuration allows external control of refreshing to the extent that automatic cycle stealing is inhibited. At the end of the refresh time out, the CU asserts a refresh request signal that indicates a refresh cycle is required. At the user's discretion, a refresh grant signal is issued which then initiates a refresh cycle.


#### **Special Options:**

Intel offers the in-40 in a card chassis designed for mounting in 19" and 24" relay racks. UT-40 socket cards allow easy wire wrapping of custom interfaces in the card chassis. See pages 26 to 29 for more accessory information.

Another option is the in-41E Euroboard. Intel's Euroboard dimensions are 160mm high x 233.4 mm deep x 12.7 mm wide. See your local Intel representative for additional specifications.

# **RANDOM ACCESS MEMORY SYSTEM**

The in-50 is designed to meet the needs of control memory, disk controllers, scratch pad and signal processing applications. The in-50 provides the fastest access and cycle times possible in a TTL compatible memory system. Utilizing Bipolar technology and solid-state integrated circuitry, this memory provides high reliability and performance at low costs. This memory system features a basic size of 1024 words by 10 bits per memory card. It can be expanded to any word or bit length by the use of additional memory cards. Each system includes all address and data registers.



#### in-50 FEATURES:

- · Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- · Fast Cycle Time
- Low Power Requirements
- · Compact Size
- · Field Expandable

- One Power Supply Voltage
- Fully Buffered System
- · Module Select
- Address Registers
- Data Registers
- Single Board System
- Open Collector Outputs
- TTL Compatible

#### Capacity:

256, 512 and 1024 words per memory card. Larger sizes are feasible by the addition of memory cards.

#### Word Length:

2, 4, 6, 7, 8, 9, 10 bits per card. Longer words can be accomplished by the use of additional memory cards.

#### Cycle Time:

in-50	
in-52	

100 nanoseconds 150 nanoseconds

#### Access Time:

in-50 in-52 100 nanoseconds 150 nanoseconds

#### Dimensions:

Memory Board: (1K x 10) 8.175 Inches High6.0 Inches Deep0.5 Inches—Mounting Centers


#### Mating Connector: See page 6-30.

#### **Operational Modes:**

Read (NDRO), Write

#### Interface Characteristics:

TTL Compatible Standard Input Lines: Cycle Request Read/Write Standard Output Lines: Data Available



EX-26/50 Extender Board

# 


UT-26/50 Series Interface Board

#### D.C. Power Requirement:

+5.0V	$\pm 5\%$	5.5 Amps per memory card		
Environmen	Environment:			
Temperature	9:	0°C to +50°C operating ambient -40°C to +125°C non- operating		
Relative Hur	nidity:	Up to 90% with no con- densation		
Altitude:		0 to 10,000 feet operating. Up to 50,000 feet non- operating.		

#### **Special Options:**

The in-50 is available in various word and bit lengths. The card chassis is completely wire wrapped with I/O connectors for mounting in 19" relay racks. It can also be equipped with a power supply that is also mountable in a 19" relay rack. Options seen below, and others, can be found on pages 26 to 29.



#### in-Unichassis

# intel

# in-60

### SERIAL MEMORY SYSTEM

The in-60 is designed to meet the high reliability and low cost requirements of large volume storage and CRT refresh applications. The in-60 features the use of a single voltage power supply and MOS N-channel silicon gate technology. This system is available as a self-contained 20,000 words by 10 bits memory unit, or is expandable to virtually any size in either word or bit length by the use of additional memory cards. The in-60 is designed for replacement of small fixed head disks and for CRT refresh applications.



#### in-60 FEATURES:

- Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Field Expandable
- One Power Supply Voltage
- Compact Size
- Adjustable Clocking
- Fully Buffered
- Single Phase Clocking
- TTL Compatible
- Single Board System

6-12

#### Capacity:

Up to 20,000 words per memory card. Larger sizes are capable by the addition of memory cards.

#### Word Length:

6, 7, 8, 9, 10 bits per memory card. Longer words are made by combining memory cards.

Clock Rate:	1 megaHertz to 25 kiloHertz
Access Time:	500 Nanoseconds

Dimensions:

8.175 Inches High 10.5 Inches Deep 0.5 Inches— Mounting Centers

Mating Connector: See page 6-30.

#### Interface Characteristics:

TTL Compatible Data Input: Up to 10 lines, single ended Data Output: Up to 10 lines, single ended


Data Input Control:

1 line (clock), single ended


#### D.C. Power Requirement:

+5.0V

±5% at 7.0 Amps (Max.)



in-CHS-II




UT-10/40 Series Interface Board

Environment:	
Temperature:	$0^{\circ}$ C to $+50^{\circ}$ C operating ambient $-40^{\circ}$ C to $+125^{\circ}$ C non- operating
Relative Humidity:	Up to 90% with no con- densation
Altitude:	0 to 10,000 feet operating. Up to 50,000 feet non- operating.

#### **Special Options:**

Intel also offers the in-60 mounted in a card chassis wire-wrapped to the size ordered. This chassis can be mounted in a 19" relay rack. A power supply is also available for this system that will mount below the memory chassis. The power unit is modular and can supply up to a full card chassis of memory. A blower assembly is also available for this system. This blower assembly draws air from the front, back, or below to properly cool the memory card chassis. Options seen below, and others, can be found on pages 26 to 29.




in-Unichassis

# intel

### SERIAL MEMORY SYSTEM

The in-64 is designed to meet the high reliability and low cost requirements of large volume storage and CRT refresh applications. The in-64 features the use of a single power supply and MOS N-channel silicon gate technology. This system is available as a self-contained 88K words, with 1 bit or 2 bits per word depending on your requirements. It can be expanded to virtually any size, in either word or bit length, by the use of additional memory cards. The in-64 features a compact size, high reliability and ease of expansion.



#### in-64 FEATURES:

- Low Cost Memory
- High Reliability
- Modular Expandability
- Field Expandable
- One Power Supply Voltage
- Compact Size

- Adjustable Clocking
- Fully Buffered
- TTL Compatible
- Single Board System
- Single Phase Clocking

#### Capacity:

Up to 88,000 words per memory card. Larger sizes are feasible by the addition of memory cards.

#### Word Length:

in-64

1 or 2 bits per memory card

Longer words are made possible by combining memory cards.

Clock Rate:

in-64:

10 MHz to 200 KHz

Access Time:

in-64

60 nanoseconds

Dimensions:

8.175 Inches High 10.5 Inches Deep 0.5 Inches— Mounting Centers


#### Mating Connector: See page 6-30.

#### Interface Characteristics:


TTL Compatible Data Input:	
in-64	2 lines, single ended
Data Output:	
in-64	4 lines, sin <u>gle ended</u> (2 Data Out, +2 Data Out)

Data Input Control:

2 lines (clock), single ended (Collect/Recirculate, Clock)



in-Unichassis




UT-10/40 Series Interface Board

#### D.C. Power Requirement:

+ 5.0V	±5% at 6.0 Amps (Max.)
Environment:	
Temperature:	0°C to +50°C operating ambient -40°C to +125°C non- operating
Relative Humidity:	Up to 90% with no con- densation
Altitude:	0 to 10,000 feet operating. Up to 50,000 feet non- operating.

#### **Special Options:**

Intel also offers the in-64 mounted in a card chassis wire-wrapped to the size ordered. This chassis can be mounted in a 19" relay rack. A power supply is also available for this system that will mount below the memory chassis. The power unit is modular and can supply up to a full card chassis of memory. A blower assembly is also available for this system. This blower assembly draws air from the front, back, or below to properly cool the memory card chassis. Options seen below, and others, can be found on pages 26 to 29.



in-CHS-II

# intel

# in-65


# **CCD MEMORY SYSTEM**

The in-65 is a very economical CCD memory system designed around the Intel 2416. This product is best described and utilized as a Block-Oriented Random Access Memory. The system can be used to randomly address blocks of data and then transfer data sequentially within the data block at a very high data rate.

The system consists of three board types: The memory unit (MU-65), the control unit (CU-65), and the buffer unit (BU-65). The memory unit has a maximum capacity of 1,179,648 bits and is

configured as  $128K \times 8$  or  $128K \times 9$ bits. The 9th bit can be either a data or parity bit. The CU-65 provides all interface, timing and control logic for up to 8 MU-65's. The BU-65 is synchronized to the CU-65 and provides for word length expansion.

The large capacity, high performance characteristics and economy of the in-65 make it ideally suited for disc and drum replacement, magnetic tape loop replacement and large CRT refresh applications.




#### in-65 FEATURES:

- · Low Cost
- Short Latency Time (125 μsec. ave.)
- High Data Rate (550 nano sec. per word)
- Randomly Accessible Data Blocks
- High Reliability
- High Density
- · Simple Asynchronous Interface
- · Fully Buffered
- Modular Expandability
- · Module Interchangeability
- · Options:

Byte Parity

Address Monitor Outputs



#### Capacity:

Basic MU-65 capacity is 131,072 words. The system is expandable in cards to 1,048,576 words while using only one CU-65.

#### Word Length:

Basic word length is 8 or 9 bits, and is expandable in multiples of 8 or 9 bits by addition of BU-65's to a maximum of 72 bits.

#### Shift Rate:

825 ns when seeking new random address 10  $\mu$ sec when in standby for data retention

#### Data Transfer Rate:

10  $_{\mu}\text{sec}$  to 550 nsec (per 9 bit byte or word) 16.4 megahertz (serial transfer) for one MU-65

#### Dimensions:

All cards (MU-65,	15.0 inches high
CU-65, BU-65)	12.0 inches deep
	0.625 Inches
	Mounting Centers

Operational Modes:

Read (NDRO)	Serial bits, paralleled bytes
	or words
Write	Serial bits, paralleled bytes
	or words

#### Interface Characteristics:

TTL Compatible, Asynchronous

#### D.C. Power Requirements:

D.C. FUWER N	equirei	nems.
MU-65 (max)		Operating Standby (max or min.
		shift rate) shift rate
+ 17V DC	$\pm 5\%$	at 2.8 amps 0.4 amps
+ 12V DC	$\pm 5\%$	
- 5V DC	$\pm 5\%$	1 1
+ 5V DC	±5%	at 0.75 amps 0.75 amps
CU-65 (max) + 5V DC	±5%	at 5.0 amps
— 5V DC	±5%	at 0.4 amps
BU-65 (max) + 5V DC	±5%	at 2.0 ampo
- 5V DC	±5%	at 0.3 amps
Environment:		
Temperature:		0°C to +50°C operating ambient
		-40°C to +125°C non-
		operating
Relative Humidity:		Up to 90% with no con- densation
		0 to 10,000 feet operating
		Up to 50,000 feet non-op- erating

#### **Special Options:**

Intel offers a broad line of accessories designed specifically for use with the in-65. This includes backplanes, custom interface card, chassis, power supplies and cooling units. These units are available for 19" and 24" standard racks.

# PDP-11 ADD-IN SEMICONDUCTOR MEMORY

The Intel in-4711 is designed for use in all models and configurations of the DEC PDP-11<sup>®</sup> computer family able to accommodate a "Hex Height" memory card and its associated options. It utilizes the Intel 2107B 4K dynamic RAM component. The 16K x 16 (18 bit optional) memory and all refresh and control circuitry are contained on a single PC card. Power conversion can be done either with a separate "Quad Height" DC to DC PC regulator card that provides power for up to four in-4711's or with an on-board DC to DC converter for each in-4711-1. The in-4711 and in-4711-1 can be used in a system with 8K core modules, with compatability with 16K core modules available for volume requirements.


int

Active power consumption at 30 watts is less than half that of the core memory it replaces. This allows wider operating margin on the power supply as well as a cooler running overall system. The system is 3-5 times more dense than core.

Read and write cycle times of 520 nanoseconds allow significant speed improvement. Interleave operation with two memories is possible for maximum throughput.

Quick address select changes are possible through the use of on-board DIP switches.

Write access time of 150 nanoseconds frees up the unibus at least 50 nanoseconds faster. Byte operation is also standard.



#### in-4711 FEATURES:

- Low Cost Memory
- Fast Cycle Time
- Low Power Requirements
- High Reliability
- Module Interchangeability
- Modular Expandability
- Compact Size

- Byte Operation
- Address Select Switches
- Two Way Interleave (16K Boundaries)
- Compatible with both DEC PDP-11<sup>®</sup> Memory Management and Byte Parity Options

#### SPECIFICATIONS

#### Capacity:

8K and 16K words per board

#### Word Length:

16 or 18 bits

#### Cycle Time:

Read Write

520 nanoseconds 520 nanoseconds

#### Access Time:

Read Write

9. L 450 nanoseconds 150 nanoseconds

#### Dimensions:

Memory Board (Hex)

8.4 Inches Deep 0.375 Inches Wide

Inches High

### \*DC/DC Converter Board (Quad)

10.875 Inches High 0.84 Inches Deep 0.375 Inches Wide

15.4

#### Operational Modes:

Read Word Write Word Read Byte Write Byte

\*Converts 8K core voltages to the required in-4711 voltages.

#### Interface Characteristics: (Unibus Compatible)

TTL Compatible Standard Input Controls: Cycle Initiate (MSYN) Byte Select (CO) Read/Write (CI) Address Lines (AO-A17) Data Lines (DO-D15) Slave Sync (SSYN) Initialize (INIT)

#### D.C. Power Requirements:


17.5 Watts	Typical
29.4 Watts	Max.

#### Environment:

Temperature:	$0^{\circ}$ C to $+50^{\circ}$ C operating ambient $-40^{\circ}$ C to $+125^{\circ}$ C non- operating
Relative Humidity	Up to 90% with no con- densation
Altitude:	0 to 10,000 feet operating. Up to 50,000 feet non- operating.

#### Special Options:

16K core compatibility available on a custom basis for volume requirements.




DC/DC CONVERTER BOARD (R/11)

# 7/16 ADD-IN SEMICONDUCTOR MEMORY

The Intel in-4716 is designed to be plugto-plug compatible with the Interdata® MODEL 7/16 BASIC Minicomputer. The in-4716 consists of one printed circuit card which contains a 16K word by 17 bit memory storage area, plus all control, refresh and interface logic needed to operate the memory unit.

The Intel 2107B 4K dynamic RAM is utilized in the in-4716, thereby providing non-destructive data read out, high density and high reliability all at a very attractive price.

The worst case active power consumption for the in-4716 is 36 watts which is less than half that of the core memory it replaces. This allows wider operating margins on the power supply, as well as a cooler running overall system.



#### in-4716 FEATURES:

- Low Cost Memory
- Fast Cycle Time
- Low Power Requirements
- High Reliability
- Module Interchangeability
- Modular Expandability
- Compact Size
- Single Board System
- Byte Operation
- Address Select Switches

أnt

#### Capacity:

8192, 12288 & 16384 words. Expandable to 32768 words by addition of a second memory card.

#### Word Length:

17 bits (including parity)

Cycle Time:	One Microsecond
Access Time:	300 nanoseconds
Dimensions:	

Memory Board (16K x 17) 14.88 Inches High 15.38 Inches Deep 0.40 Inches Wide

#### Operational Mode:

Clear/Write Read/Restore Refresh

#### Interface Characteristics:

TTL Compatible

Data Input:

Memory Data 00-16 (MD000-160) 17 lines 16 lines data, 1 line (16) parity

Data Output:

Memory Strobe 00-16 (MS000-160) 17 lines 16 lines data, 1 line (16) parity

Address Input:

Memory address 00-14 (MA000-140) 15 lines Control Signals:

All control lines are single-ended Standard Input Lines:

Enable  $\phi$ 

Access Control  $\phi$ 

Early Read  $\phi$ 

Temperature Sensing A

Standard Output Lines: Request  $\phi$ 

Access Control &

```
(to other devices)
```

```
Temperature Sensing B
```

D.C. Power F	Requiren	nent:	
Voltage + 15.0V + 5.0V - 15.0V	1.3 A 3.0 A	nt (Max.) Amps	Unselected Current (Max.) 0.2 Amps 3.0 Amps 85.0 Milliamps
Regulatio ±5% ±5% ±5%	1 1		
Environment			
Temperatu	ıre:	ambient	-50°C operating o +125°C non-
Relative H	umidity:	Up to 90 densation	% with no con-
Altitude:			00 feet operating ),000 feet non-


#### Refresh:

Refresh cycles are requested by the memory which time out intervals of 30 microseconds,  $\pm 10\%$  (i.e., 1/64th of the memory retention time).

The Refresh cycle is initiated after the memory sends a Request signal to the processor. The next enable pulse is used to initiate a Refresh cycle, and the following ERO (Early Read signal) generates the cycle. A Refresh cycle is identical to a bus cycle, except that all memory chips on the memory card are enabled at the same time.

# CRT DISPLAY RANDOM ACCESS MEMORY SYSTEM

The in-477 memory card is designed for storage and retrieval of digital video image data. Each card has a capacity of 256K (K = 1024) bits, which will drive a 512 x 512 CRT display. Cards may be operated in parallel to create a gray scale or multi-color displays. The card may be operated in a single bit per cycle serial mode, or a sixteen bit parallel mode. The card contains a sixteen bit parallel-to-serial register with external clocking and loading, to permit a serial bit read out at higher speeds than the normal card cycle time. Refreshing of the data in the n-channel MOS RAM's is normally achieved by sequential scanning of the memory for display refresh purposes. For special applications, the card can be refreshed externally at a rate of 64 times every 2 millisec, rather than 256 times every 2 millisec during the normal display refresh scan. This is accomplished by refreshing one row in all 64 RAM's on the card at once. A clear memory mode allows setting all memory locations to either a one or zero state in a simplified manner, if desired for initialize, reset, erase or other purposes.



#### in-477 FEATURES:

- · Low cost 2107 4K RAM utilized
- Customer controlled refresh
- Paralleled and serial word and single bit modes of operation
- Allows RANDOM INSTANTANEOUS up dating of data
- Single boards can be used for character/graphic displays
- Multiple boards can be used for Gray scale and color displays
- Designed for use with 512 x 512 CRT MATRIX
- Simplified clear/erase memory mode
- Multiple speeds available by selecting 2107 components

intط

#### SPECIFICATIONS

#### Capacity:

256K bits, organized as 16K x 16, or 256K x 1

Cycle Time:	850 nanoseconds
Access Time:	600 nanoseconds

Retention Time: Two milliseconds

#### Dimensions:

Memory Board	15.0 Inches High
	15.0 Inches Deep
	0.5 Inches-
	Mountina Centers

#### Mating Connectors:

**Contact Factory** 

#### Operational Mode:

Write Word	(Parallel 16 bit data word transfer)
Read Word	(Parallel 16 bit data word transfer)
Write Bit	(Single bit data transfer)
Read Bit	(Single bit data transfer)
Read Word	(Serial 16 bit data word transfer)
Clear Set	

#### Interface Characteristics:

18 lines (TTL)

Address Input: Data Input/Output:

16 lines for parallel word modes, 1 line for serial word mode, plus 1 line for single bit modes, all open collector, bidirectional lines Serial Output (High Speed):

1 line, TTL active pull up/pull down

Control Input Lines: Clock enable Write enable Word/Bit select Mode enable Card select Write time gate Clear memory enable Shift register load Serial shift clock

#### D.C. Power Requirement:

١g
n-
n-
ng
า -

#### Interface Voltages:

TTL Levels for all inputs and outputs

#### **Special Options:**

Access and cycle times of 280 nanoseconds and 450 nanoseconds respectively can be provided on a custom basis for volume requirements. (Note: these times allow 25 nanoseconds address settling time prior to starting a memory cycle.)

# 16K × 8 MICROPROCESSOR COMPATIBLE MEMORY SYSTEM

The in-481 is a 16K x 8 Random Access Memory that utilizes the Intel 2107B 4K Dynamic RAM chip. The memory and all refresh and control circuitry are on one PC board. The in-481 is expandable to a maximum of 64K x 8 by the use of four memory cards. The in-481 card is designed to interface directly with the IMM8-82 and the IMM8-83 CPU cards. Since the characteristics of these two cards are governed by either the 8008 or the 8080 microprocessors, it is also possible to use the in-481 with any CPU using these devices. The physical size of the in-481 is the same as the IMM Series. The address, data I/O, and power pin-outs are the same as the IMM6-28.

Applications\*

8008

int

When using the in-481 in an 8008 or

8008-1 microprocessor based system, the access and cycle times are such that WAIT states need not be entered. All refresh, write and read cycle requests are synchronized to specific CPU states and requests. This means that the in-481 is totally transparent to the CPU. During normal CPU operation all refreshing is done during the T<sub>1</sub> state of the 8008; during a HALT or HOLD state the memory refresh is synchronized to the  $\phi_1$  clock and occurs every 7.5  $\mu$ sec. It should be noted, that a power-up reset circuit initializes all control circuit-ry on the in-481.


#### 8080

When using the in-481 in an 8080 microprocessor based system, the memory components used are faster in both cycle and access times in order to minimize the total number of WAIT cycle requests. All refresh, read and write cycle requests are again synchronized to specific CPU states or requests. Because of the 2.0 µsec instruction cycle time of the 8080, a single WAIT state or a possible double WAIT state is required during memory refresh. A memory refresh is initiated once every 31 usec and it is synchronized to the positive edge of SYNC during the T<sub>1</sub> state. Normally a single WAIT state between T<sub>2</sub> and T<sub>3</sub> states is required if the memory is in the

\*While the in-481 and in-481-1 are designed to work with the IMM8-82 and IMM8-83, they are not intended for use in the INTELLEC 8/MOD8 or INTELLEC 8/MOD80 since the current requirements of the in-481 and in-481-1 exceed the 60mA capacity of the INTELLEC +12V power supply.

#### in-481 FEATURES:

- IMM8-82 and IMM8-83 Compatible
- · Automatic Refresh
- Modular Expandability
- · Module Interchangeability
- Very High Density
- Board Select
- On Board 4K Address Select
- On Board 4K Enable/Disable
- Input and Output Data Registers
- · Low Standby Power



#### Applications (Continued)

process of performing a read operation. If, however, a write cycle had been initiated during T<sub>3</sub> of the previous subcycle a double WAIT state is requested by the in-481. During the HOLD and HALT states, the refresh requests are synchronized to the  $\phi_1$  clock and they occur with a period of 25  $\mu$ sec. It should be noted again that the power-up reset circuit initializes all control circuitry.

#### DMA

A DMA option is made possible in both 8008 and 8080 systems by means of the HOLD features. The HOLD ACK signal in both the IMM8-82 and IMM8-83 frees the control lines of the in-481 and the in-481-1. This signal is also used by the in-481 to disable the MEM READ CYCLE control input thereby enabling DMA control of the memory. Since refresh is synchronized to the  $\phi_1$  clock, and since additional state lines are brought out from the in-481, an access control circuit can be implemented to perform DMA. After completion of DMA, the HOLD and WAIT requests to the CPU card are disabled, and memory operation proceds as normal.

#### SPECIFICATIONS

#### Dimensions:

8.00 inches x 6.18 inches with 0.5 inch mounting centers.

8008 MDI 7 DB7 MDI 6

DB 6 SYS ENC

ADD ENA

+12V +12V

MAD 13 MAD 12

MA 14

MAD 15 MAD 15 MAD 14 DB IN MA 15

-9V -9V DMA READ ENABLE HOLD ACK

PIN NO. 35

#### Capacity:

8008

GND

WE NC MAD 0 MAD 1 MAD 2 MAD 3

MAD 3 MAD 4 MAD 5 MAD 6 MAD 7 MAD 8

DB 0 MDI 1 DB 1 MDI 3

DB 3 MDI 2

DB 2 MDI 5 DB 5 MDI 4 DB 4

MAD 9 WAIT REQ MDI 0

GND GND WAIT ACK TI DMA READ PWR RESET

PIN NO.

2

34567

16K x 8 expandable to 64K x 8 by use of four memory cards

8080

GND

GND WAIT ACK

CLK B DMA READ PWR RESET •WE

¢2 MAD 0 MAD 1 MAD 2 MAD 3 MAD 3 MAD 4 MAD 5 MAD 6 MAD 7 MAD 8

MAD 9 WAIT REQ

MDI 0 DB 0 MDI 1 DB 1 MDI 3 DB 3 MDI 2

DB 2 MDI 5 DB 5 MDI 4 DB 4

Sylvania	7 90 70 71 72 73 74 75 76	8008 •READ HALT ACK SYNCA	8080 •READ HALT ACK DMA ¢2 DISABL
Winches Viking	ЗVI	/50D0111 H50/ICN5 )0-0281-X	
Amp		7878-0	
Connector T			
	Up nor	to 50,000 n-operating	
Altitude:	0 to	10,000 fe erating	
Relative Humidity	: Up	to 90% w	ith no
	iture:0°( atir 	C to +50° ng ambien 10°C to + n-operating	t 125°C
Read (NI Write Environment	·		
Operational			
★ (-9V is zenere			DC at 5mA)
Power: +5V +12V -9V*	1	1.0A 0.9A 30mA	
Access Time in-481 in-481-1	-		oseconds oseconds
Cycle Time: in-481 in-481-1			oseconds oseconds


8080	PIN NO.	8008	8080
MDI 7	70		
D87	71	•READ	*READ
MD16	72		
DB 6	73	HALT ACK	HALT ACK
SYS ENC	74	SYNCA	DMA ¢2 DISABL
	75	)	1
ADD ENA	76		
ADD ENB	77	i i	1
-9V	78	}	1
-9V	79		
DMA READ ENABLE	80	ł	
HOLD ACK	81		
	82		
1	83	1	1
+12V	84	ł	
12V	85	• REF	•REF
	86	1	1
	87	* BUSY	*BUSY
	88	* ENREF	*ENREF
	89	( · · · ·	
	90		
-	91	GND	GND
	92	GND	GND
	93		
MAD 13	94	MAD 11	MAD 11
MAD 12	95	B/W	B/W
-AD 12	96	MAD 10	MAD 10
	97		
VA 14	98	61	φ1
10.17	99	+5	+5
MAD 15	100	+5	+5
MAD 14	1	-	
MEM READ CYC			
MA 15			
		· · · ·	status signals from in-4



# **CUSTOM MEMORY CARDS**

The following are examples of custom memory systems that have been designed exclusively for various OEM customers. These cards vary greatly in size, configuration and usage. Each card was designed to meet the individual needs of an OEM customer. In each case, our staff met the particular electrical, mechanical and environmental constraints placed on the card. In each case our staff's background and knowledge of semiconductor memories produced smooth production flow, reliable products and ontime deliveries that met the specifications. Intel's custom board capabilities are not limited to 4K RAM components. Custom boards have been designed around almost every serial, RAM, ROM and PROM component manufactured by Intel. When Intel plans a new component, Memory Systems is enlisted to design a system and evaluate the prototypes long before the component is announced. A custom board customer can beat his competition to the delivery of a new system by using the first experienced systems.

> 8K x 18 Memory System with on-board byte control logic and external timing and refresh control. Card is designed to replace an expensive core memory used with a customdesigned processor.



16K x 8 Two Card Microprocessor (Intel 8080) Compatible Memory System. A single timing and control card operates up to four memory cards thus reducing overall memory systems cost.


16K x major require of a nu

16K x 16 RAM Memory System. Another cost effective use of our 4K chip design for a CRT type application.



16K x 17 RAM Memory System used by a major industrial giant with stringent reliability requirements in the demanding environment of a numerical control application. This system includes a power save feature.

65K x 8 Memory System with a 32 bit parallel load input and an 8 bit wide serial output. The card is used for CRT refresh in an intelligent terminal.



4K x 12 to 4K x 16 RAM Memory System with external timing and control. Used to replace an expensive core memory in an intelligent terminal CRT display.






# MEMORY CABINETS

The in-Series Memory Cards are available as individual units or in complete systems. Intel features a number of memory cabinets that can accommodate a variety of memory capacities. Cabinets are designed to allow customers maximum freedom in specifying memory configurations. These cabinets contain power supplies, cooling and interface connections. The following photographs show the various types that are available for off-the-shelf delivery.


> **in-CAB-SHB** Memory Cabinet features a capacity of up to 96K x 63 bits or 388K x 16 bits, including power supplies and cooling. This cabinet is 70" high by 36" deep and is 19" wide. It is accessible from both front and rear and is mounted on casters. It has room in the rear for additional interface logic chassis.

#### **in-CAB-BHB** Memory Cabinet features a

capacity of up to 262K x 27 bits. It has ample space for power supplies, and has optional battery back-up capability, including batteries, for a 1 hour back-up support. This cabinet is 80" high by 30" deep and is 19" wide. Accessible from both the front and rear, it contains its own cooling fans and is mounted with casters for easy movement.








in-CAB-HB Memory Cabinet can accommodate up to 96 MU-10/MU-40 series cards. This memory cabinet is 72" high, 19" wide and 30" deep. It is designed to be freestanding and contains room for cooling fans, power supplies and interface cabling. The memory size can vary from 32K x 144 to 256K x18 bits. All power supplies are mounted on slides for easy access.

**in-CAB-LB** Memory Cabinet features a low profile with space for up to 32K x 128 bits of in-10, or 4 times that of in-40 memory, including power supplies and cooling. It is only 48" high x 30" deep and is 19" wide. It is free-standing and comes with casters for easy movement.




# **CARD CHASSIS**


The in-Series Memory Systems are designed in modular form for ease of conversion into a variety of sizes and configurations. These standard chassis were designed to accommodate specific customer applications. These are shown in the following photographs. Our Intel sales representative can help you with your particular application.



The **in-CHS-II** Memory Chassis is designed to accommodate up to 66 memory and control cards. It features the use of segmented PC back planes for use in configuring large memory systems. This chassis is designed for use in making large word length memory systems. It is 20" high, 12" deep, mountable in a 19" relay rack, and can be used with in-CAB memory cabinets.



The in-Minichassis Memory Chassis is designed to accommodate up to 8 memory cards. The memory cards are mounted horizontally with room for a control card and 1 UT-10/40 interface card. This mini-chassis is 7" high and includes power supplies and cooling fans. It is mounted on slides for ease of movement in and out. All connections are made from the rear of the unit and it can be mounted in a 19" relay rack. A front panel is optional and includes a circuit breaker and indicator lights. This unit features the use of a PC back plane for all power and ground connections.




The **in-Unichassis** Memory Chassis is designed to accommodate up to 33 memory and control cards for mounting in a 19" relay rack. This chassis features the use of a full PC back plane with internal power and ground. The chassis can be wired for a number of memory sizes and configurations, and also be used in multiples for even larger memory configurations. It is 10.5" high, 12" deep, and can be used with in-CAB memory cabinet. The **in-Jumbochassis** is designed for memory systems that may be mounted in a 24" cabinet. With integral power supplies and fan assemblies, it measures only 14" H x 24" W x 24" D. Forty-three card slots are available to house thousands of combinations of standardsized Intel memory cards. For example, a 128K x 18 or 256K x 9 in-10 system, or a 512K x 18 or 1024K x 9 in-40 system can be housed with seven I/O slots left over for address and data buffers or for other custom logic.

# intel

# **POWER SUPPLIES**

The in-Series Memory Systems are designed in modular form allowing conversion into a variety of sizes and configurations. To accommodate these various memory sizes, Intel has designed standard power supply modules for use in configuring these systems. The following photographs show standard power supply modules that are available. Contact your Intel Memory Systems representative for the one that fits your particular application.



The **in-DPS-3** Power Supply is designed to provide power to 190K  $\times$  9 or 96K  $\times$ 18, using individual supplies for each voltage level. This supply is 7" high and is 19" rack mountable. It features a circuit breaker and has individual indicator lights mounted on the front. It has its own internal cooling, and is recommended for use with the in-10 Series Memory System.

The **in-LPS** Power Supply. This system is designed to power up small or large increments of in-40 Memory Cards. This system is available in both 110 Volt and 208 Volt versions. It is a rack mounted chassis and includes an on/off switch on the front panel.

The **in-MPS** Power Supply. This system is designed to operate up to 8 MU-10's or 8 MU-40's, along with one C.U. card, and also have enough +5.0 Volts available to power up one interface card containing interface logic. This power supply fits into the mini-chassis and is rack mountable.




### ACCESSORIES

The in-Series is available in card chassis, and with modular power supplies that can be mounted alongside, below, or behind the memory cards. Other accessories like extender boards, interface boards and fan assemblies are also available and listed below.




#### in-Series Fan Assembly

This fan assembly is designed for mounting in a 19" relay rack. Used for blowing air, or drawing air, upward through the in-series card chassis, this unit can receive air from the front, rear or underneath, and send adequate air flow through up to 4 card chassis stacked upon each other.




This system exercisor is designed to test up to 36 bits of information and address up to 262 thousand words of memory. The tester is mountable on the front of the memory unit by use of self-contained magnetic devices and is set up to be pluggable into the backplane of the memory system.




#### in-Series Extender Board

This extender board is designed to provide the user with full access to any in-series memory card. The extender board plugs directly into the back panel connector and allows full view of any of the in-series cards.



UT 10/40 **Series Interface Board** 

This board is designed for use in assembling custom interfaces to use with in-10/40 series memory systems. The interface board can be used with I.C. sockets, with up to 18 pins, and can be wirewrapped for quick interface connections. This I/O board plugs directly into the in-10/40 series connector slots, 2 slots are available to accommodate up to 40 pin sockets.




#### in-Series Interface Connector

This unique connector scheme is designed to provide inexpensive, yet reliable, interconnections to the in-Series memory systems. It fits over the in-Series back panel wire wrap pins and forms a tight interconnection. The connector is then fitted with flat cable for connection to other parts of the system in which it is being used.

#### Memory Board Mating **Connectors Are:**

Amp	1-67878-0
Winchester	HW50D0111
Viking	3VH50/ICN5
Sylvania	7900-0281-X

# MCS-40<sup>™</sup> MICROCOMPUTER SYSTEM




Туре	Group	Description	Page No.
4040	CPU	Central Processor Unit	7-4
4004	CPU	Central Processor Unit	7-11
4003	1/0	10-Bit Shift Register	7-18
4265	I/O	Programmable General Purpose I/O	7-22
4269	1/0	Programmable Keyboard/Display Device	7-39
4201	Peripherals	Clock Generator	7-53
4008/4009	Peripherals	Standard Memory Interface Component Pair	7-59
4289	Peripherals	Standard Memory Interface	7-65
4002	RAMs	320-Bit RAM/4 Output Lines	7-76
4101	RAMs	256 x 4 NMOS RAM	7-82
4001	ROMs	256 x 8 ROM/4 I/O Lines	7-85
4308	ROMs	1024 x 8 ROM/16 I/O Lines	7-94
4316A	ROMs	2048 x 8 ROM	7-104
4702A	PROMs	256 x 8 Erasable PROM	7-107
MCS-4/40	Kits	Prototype Systems	7-110

# MCS-40<sup>™</sup> MICROCOMPUTER SYSTEM

# MCS-40" MICROCOMPUTER SYSTEM

The MCS-40 microcomputer family (the expanded MCS-4 family) is the world's largest selling family of microcomputers. This family of components has been in use for a wide variety of computer and control applications since 1971. The MCS-40 is a system which provides its users with an advanced generation of components geared for random logic replacement and all designs which require the unique advantage of a general purpose computer. The MCS-40 comes with a comprehensive product development program consisting of hardware and software development aids and a large network of regional application engineers to draw upon.

The 4004 and 4040 are complete 4-bit parallel central processing units (CPUs). The 4040 has a complete instruction set of 60 instructions, including Arithmetic, Interrupt, Logical Operations, I/O Instructions, Register Instructions, ROM Bank Switching, Register Bank Switching, Interrupt Disable and Enable. The 4004 has a total of 46 instructions all of which are part of the 4040 instruction set and are mutually compatible.



# 4040

# SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR

- Functionally and Electrically Upward Compatible to 4004 CPU
- 14 Additional Instructions (60 total) Including Logical Operations and Read Program Memory
- Interrupt Capability


int

Single Step Operation

- 8K Byte Memory Addressing Capability
- 24 Index Registers
- Subroutine Nesting to 7 Levels
- Standard Operating Temperature Range of 0° to 70° C
- Also Available With -40° to +85°C Operating Range


The Intel® 4040 is a complete 4-bit parallel central processing unit (CPU). The CPU can directly address 4K eight bit instruction words or 8K with a bank switch. Seven levels of subroutine nesting, including interrupt, and 24 randomly accessable index registers (24x4) are provided as convenient facilities for the designer. The index registers may be used for addressing or for scratch pad memory for storing computation results. The interrupt feature permits a normal program sequence to be interrupted, with normal program execution continuing after the interrupt service routine is completed. Provisions have also been made to permit single-stepping the CPU using the STOP and ACKNOWLEDGE signals.

The 4040 is an enhanced version of the 4004 and as such retains all the functional capability of that device. It will execute all the 4004 instructions, and is also electrically compatible with all components used with a 4004 CPU.



MCS-40 -

#### **Pin Description**



#### D<sub>0</sub>-D<sub>3</sub>

BIDIRECTIONAL DATA BUS. All address and data communication between the processor and the RAM and ROM chips occurs on these 4 lines.

#### STP

STOP input. A logic "1" level on this input causes the processor to enter the STOP mode.

#### STPA

STOP ACKNOWLEDGE output. This signal is present when the processor is in the stopped state. Output is "open drain" requiring pull-down resistor to  $V_{DD}$ .

#### INT

INTERRUPT input. A logic "1" level at this input causes the processor to enter the INTERRUPT mode.

#### INTA

INTERRUPT ACKNOWLEDGE output. This signal acknowledges receipt of an INTERRUPT signal and prevents additional INTERRUPTS from entering the processor. It remains active until cleared by the execution of the new BRANCH BACK and SRC (BBS) instruction. The output is "open drain" requiring a pull-down resistor to V<sub>DD</sub>.

#### RESET

RESET input. A logic "1" level at this input clears all flag and status registers and forces the program counter to zero. To completely clear all address and index registers, RESET must be applied for 96 clock cycles (12 machine cycles).

#### TEST

TEST input. The logical state of this signal may be tested with the JCN instruction.

#### SYNC

SYNC output. Synchronization signal generated by the processor and sent to ROM and RAM chips. It indicates the beginning of an instruction cycle.

#### $CM-RAM_0 - CM-RAM_3$

CM-RAM outputs. These are bank selection signals for the 4002 RAM chips in the system.

#### CM-ROM<sub>0</sub> - CM-ROM<sub>1</sub>

CM-ROM outputs. These are bank selection signals for program ROM chips in the system.

#### CY

CARRY output. The state of the carry flip-flop is present on this output and updated each  $X_1$  time. Output is "open-drain" requiring pull down resistor to  $V_{DD}$ .

$\phi_1, \phi_2$	Two phase clock inputs
V <sub>SS</sub>	Most positive voltage
V <sub>DD</sub>	V <sub>SS</sub> -15V ±5% - Main supply voltage
*V <sub>DD1</sub>	V <sub>SS</sub> -15V ±5% - Timing supply voltage
**V <sub>DD2</sub>	<ul> <li>Output buffer supply</li> </ul>
1002	voltage

\*For low power operation

\*\*May vary depending on system interface

#### Instruction Set Format

- A. Machine Instructions
  - 1 word instruction 8-bits requiring 8 clock periods (1 instruction cycle)
  - 2 word instruction 16-bits requiring 16 clock periods (2 instruction cycles)

Each instruction is divided into two 4-bit fields. The upper 4-bits is the OPR field containing the operation code. The lower 4-bits is the OPA field containing the modifier. For two word instructions, the second word contains address information or data.

The upper 4-bits (OPR) will always be fetched before the lower 4-bits (OPA) during  $M_1$  and  $M_2$  times respectively.




Table I. Machine Instruction Format.

#### B. Input/Output and RAM Instructions and Accumulator Group Instructions

In these instructions (which are all single word) the OPR contains a 4-bit code which identifies either the I/O instruction or the accumulator group instruction and the OPA contains a 4-bit code which identifies the operation to be performed. Table II illustrates the contents of each 4-bit field.




Table II. I/O and Accumulator Group Instruction Formats.

### **4040 Instruction Set**

#### Summary of Processor Instructions

\*Two Cycle Instructions

		Instruction Code												Instruction Code							
Mnemonic	Description	D.a	0 D <sub>2</sub>	PR n.	Π.	n.,	OP	A D1	D.	Mnemonic	Description	02	01 D <sub>2</sub>	PR D₁	Do	D2	OP Do	A D1	Do		
		-	02	51	0	53	52	51	50		1/2 1 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4	-	-	- 1	-0	-3	-2	- 1	-0		
	MACHINE GR	OUP									I/O and RAM GI	SUUP									
NOP HLT	No Operation Halt	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 1	WRM	Accumulator to Selected RAM Main Memory Character	1	1	1	0	0	0	0	0		
BBS	Branch Back and SRC	0	0	0	0	0	0	1	0	WMP	Accumulator to Selected RAM	1	1	1	0	0	0	0	1		
LCR	Command Register to Accumulator	0	0	0	0	0	0	i	1		Output Port	1				•	~	1	0		
OR4	Logical OR, Index Register 4 and	0	ō	0	0	0	1	0	0	WRR	Accumulator to Selected ROM Output Port		1	1	0	0	0	1	U		
	Accumulator		-	-		-		-	-	WPM	Accumulator to Selected Half-Byte in Read/Write Program Memory	1	1	1	0	0	0	1	1		
085	Logical OR, Index Register 5 and Accumulator	0	0	0	0	0	1	0	1	WRO	Accumulator to Selected RAM Status Character 0	1	1	1	0	0	1	0	0		
AN6	Logical AND, Index Register 6 and Accumulator	0	0	0	0	0	1	1	0	WR1	Accumulator to Selected RAM Status Character 1	1	1	1	0	0	1	0	1		
AN7	Logical AND, Index Register 7 and Accumulator	0	0	0	0	0	1	1	1	WR2	Accumulator to Selected RAM Status Character 2	1	1	1	0	0	1	1	0		
DBO	Designate ROM Bank 0	0	0	0	0	1	0	0	0	WR3	Accumulator to Selected RAM	1	1	1	0	0	1	1	1		
DB1	Designate ROM Bank 1	0	0	0	0	i	0	0	1		Status Character 3										
SBO	Select Index Register Bank 0	0	0	0	.0	1	0	1	0	SBM	Subtract Selected RAM Main Memory Character from	1	1	1	0	1	0	0	0		
SB1	Select Index Register Bank 0	0	0	0	0	1	0	1	1		Accumulator with Borrow										
EIN	Enable Interrupt	0	0	0	0	i	1	0	o	RDM	Selected RAM Main Memory	1	1	1	0	1	0	0	1		
DIN	Disable Interrupt	Ő	Ö	Ö	0	i	i	0	1		Character to Accumulator										
RPM	Read Program Memory,	0	0	Ö	0	i	i	1	ò	RDR	Selected ROM Input Port	1	1	1	0	1	0	1	0		
	Half-Byte per Instruction	0	U	0	U				0	ADM	to Accumulator Add Selected RAM Main Memory	1	1	1	0	1	0	1	1		
* JCN	Jump Conditional to Address	0	0	0	1	C1	C2	C.	C4	ADW	Character to Accumulator with Carry		•		U	· ·	U				
301	A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>	-	A2	-		A1		A1		RDO	Selected RAM Status Character 0	1	1	1	0	1	1	0	0		
	Condition Code, $C_1C_2C_3C_4$									RD1	to Accumulator Selected RAM Status Character 1	1	1	1	0	1	1	0	1		
* FIM	Fetch Immediate, ROM Data D <sub>2</sub> D <sub>1</sub>	0	0	1	0	R	R	R	0.		to Accumulator										
	to Index Register Pair RRR		02					D1		RD2	Selected RAM Status Character 2	1	1	1	0	1	1	1	0		
SRC	Send Register Control	0	0	1	0	R	R	R	1	BD3	to Accumulator Selected RAM Status Character 3	1	1.	1	0	1	1	1	1		
FIN	Fetch Indirect, Data from ROM to Index Register Pair RRR	0	0	1	1	R	R	R	0	603	to Accumulator	'	• ;	•	U		'	'	'		
JIN	Jump Indirect to Address in Register Pair RRR	0	0	1	1	R	R	R	1	01.0	ACCUMULATOR	GRO	UP								
*JUN	Jump Unconditional to Address	0	1	0	0	Aa	A٦	A <sub>3</sub>	Aa	CLB CLC	Clear Accumulator and Carry Clear Carry	1	1	1	1	0 0	0 0	0 0	0 1		
	A3A2A1	A2	A <sub>2</sub>	A2	A2	A <sub>1</sub>	A <sub>1</sub>	A <sub>1</sub>	-	IAC	Increment Accumulator	i	i	i	i	Ö	Ö	1	ò		
* JMS	Jump to Subroutine at Address	0	1	Ó	1			A <sub>3</sub>		CMC	Complement Carry	1	i	i	1	ŏ	Õ	i	ĩ		
	A3A2A1	A <sub>2</sub>	A <sub>2</sub>		A <sub>2</sub>		A	A		CMA	Complement Accumulator	1	1	1	1	0	1	0	0		
INC	Increment Register RRRR	ō	ĩ	1 I	0 D	R	R	R	R	RAL	Rotate Left, Accumulator and Carry	1	1	1	1	0	1	0	1		
* ISZ	Increment Register RRRR. Go to	Ō	1	1	1	R	R	R	R	RAR TCC	Rotate Right, Accumulator and Carry Transmit Carry to Accumulator,	1.	1	1	1	0	1	1	0 1		
	Address A2A1 if result is not zero,	A2	A <sub>2</sub>	Aa	Aa	A <sub>1</sub>	A1	A <sub>1</sub>	A1	100	Clear Carry					U					
	otherwise go to next instruction	2	2	2						DAC	Decrement Accumulator	1	1	1	1	1	0	0	0		
ADD	Add Register RRRR to Accumulator with Carry	1	0	0	0	R	R	R	Ŗ	TCS	Transfer Carry Subtract and Clear Carry	1	1	1	1	1	0	0	1		
SUB	Subtract Register RRRR from	1	0	0	1	R	R	R	R	STC	Set Carry	1	1	1	1	1	0	1	0		
308	Accumulator with Borrow	•	0	U						DAA KBP	Decimal Adjust Accumulator	1	1	1	1	1	0 1	1 0	1 0		
LD	Load Contents of Register RRRR to	1	0	1	0	R	R	R	R	DCL	Keyboard Process Designal Command Line	1	1	1	1	1	1	0	1		
	Accumulator		-							502	-	•	•	•	•			U	•		
ХСН	Exchange Contents of Register RRRR and Accumulator	1	O	1	1	R	R	R	R		NOTES: (1) The condition code is assigned	as fr									
BBL	Branch Back and Load Data DDDD to Accumulator	1	1	0	0	D	D	D	D		C <sub>1</sub> = 1 Invert jump c	ondi	tion								
LDM	Load Data DDDD to Accumulator	1	1	0	1	D	D	D	D		$C_1 = 0$ Not invert jun $C_2 = 1$ Jump if accur $C_3 = 1$ Jump if carry	link	tor is is a	s zer 1							
											$C_4 = 1$ Jump if test s			U							

MCS-40

(2) RRR is the address of 1 of 8 index register pairs in the CPU.
(3) RRRR is the address of 1 of 16 index registers in the

(4) Each RAM chip has 4 registers, each with twenty 4-bit characters subdivided into 16 main memory characters and 4 status characters. Chip number, RAM register and main memory character are addressed by an SRC instruction. For the selected chip and register, however, status character locations are selected by the

CPU.

instruction code (OPA).

### **Absolute Maximum Ratings\***

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Input Voltages and Supply Voltage
with respect to Vss
Power Dissipation 1.0 Watt

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.


### **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{SS} - V_{DD} = 15V \pm 5\%$ ;  $t_{\phi PW} = t_{\phi D1} = 400$  nsec;  $t_{\phi D2} = 150$  nsec;  $4040 V_{DD1} = V_{DD2} = V_{DD}$ ; Logic "0" is defined as the more positive voltage ( $V_{IH}$ ,  $V_{OH}$ ); Logic "1" is defined as the more negative voltage ( $V_{IL}$ ,  $V_{OL}$ ): Unless Otherwise specified.

#### SUPPLY CURRENT

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
I <sub>SB</sub>	Standby Supply Current (V <sub>DD1</sub> + V <sub>DD2</sub> )		3	5	mA	$T_A = 25^{\circ}C, V_{DD} = V_{SS}$
I <sub>DD</sub> (total)	Supply Current (V <sub>DD</sub> + V <sub>DD1</sub> + V <sub>DD2</sub> )		40	60	mA	T <sub>A</sub> = 25°C
INPUT CH	IARACTERISTICS					
ILI	Input Leakage Current			10	μA	V <sub>IL</sub> = V <sub>DD</sub>
VIH	Input High Voltage (Except Clocks)	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VIL	Input Low Voltage (Except Clocks)	V <sub>DD</sub>		V <sub>SS</sub> -5.5	V	· · · · · · · · · · · · · · · · · · ·
VILO	Input Low Voltage	VDD		V <sub>SS</sub> -4.2	v	4040 TEST and INT inputs
Чнс	Input High Voltage Clocks	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VILC	Input Low Voltage Clocks	V <sub>DD</sub>		V <sub>SS</sub> -13.4	v	
OUTPUT	CHARACTERISTICS					
ILO	Data Bus Output Leakage Current			10	μA	V <sub>OUT</sub> =-12V
Voн	Output High Voltage	V <sub>SS</sub> 5V	VSS		V	Capacitive Load
I <sub>OL</sub>	Data Lines Sinking Current	8	15		mA	V <sub>OUT</sub> =V <sub>SS</sub>
lol	CM-ROM Sinking Current	6.5	12		mA	V <sub>OUT</sub> =V <sub>SS</sub>
IOL .	CM-RAM Sinking Current	2.5	6		mA	V <sub>OUT</sub> =V <sub>SS</sub>
VOL	Output Low Voltage, Data Bus, CM, SYNC	V <sub>SS</sub> -12		V <sub>SS</sub> -6.5	V	I <sub>OL</sub> =0.5mA
R <sub>OH</sub>	Output Resistance, Data Line "0" Level		150	250	Ω	V <sub>OUT</sub> =V <sub>SS</sub> 5V
R <sub>OH</sub>	CM-ROM Output Resistance, Data Line "0" Level		320	600	Ω	V <sub>OUT</sub> =V <sub>SS</sub> 5V
R <sub>OH</sub>	CM-RAM Output Resistance, Data Line "0" Level		1.1	1.8	kΩ	V <sub>OUT</sub> =V <sub>SS</sub> 5V
R <sub>OH</sub>	INTA, CY, STPA Output Resistance "0" Level		1.1	1.8	kΩ	V <sub>OUT</sub> =V <sub>SS</sub> 5V
CAPACIT	ANCE					
Cφ	Clock Capacitance		17	25	pF	V <sub>IN</sub> =V <sub>SS</sub>
C <sub>DB</sub>	Data Bus Capacitance		7	10	pF	V <sub>IN</sub> =V <sub>SS</sub>
CIN	Input Capacitance		9	10	pF	V <sub>IN</sub> =V <sub>SS</sub>
COUT	Output Capacitance			10	pF	V <sub>IN</sub> =V <sub>SS</sub>

## **Typical D.C. Characteristics**



# A.C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{SS} - V_{DD} = 15V \pm 5\%$

			Limit			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
t <sub>CY</sub>	Clock Period	1.35		2.0	μsec	
t¢ <sub>R</sub>	Clock Rise Time			50	ns	
tφ <sub>F</sub>	Clock Fall Times			50	ns	
t\$p_W	Clock Width	380		480	ns	
t¢ <sub>D1</sub>	Clock Delay $\phi_1$ to $\phi_2$	400		550	ns	
t¢ <sub>D2</sub>	Clock Delay $\phi_2$ to $\phi_1$	150			ns	
t <sub>W</sub>	Data-In, CM, SYNC Write Time	350	100		ns	
twrpm	Data-In Write Time-RPM Instruction	350	100		ns	
t <sub>H</sub> [1,3]	Data-In, CM, SYNC Hold Time	40	20		ns	
t <sub>HRPM</sub>	Data-In Hold Time-RPM Instruction	40	20		ns	
t <sub>H</sub> [3]	Data Bus Hold Time During $X_2$ - $X_3$ Transition.	150			ns	
tos[2]	Set Time (Reference)	0			ns	
t <sub>ACC<sup>[5]</sup></sub>	Data-Out Access Time					C <sub>OUT</sub> =
	Data Lines	ļ		930	ns	500pF Data Lines
	Data Lines			700	ns	200pF Data Lines[4]
	SYNC	1.		930	ns	500pF SYNC
	CM-ROM			930	ns	160pF CM-ROM
	CM-RAM			930	ns	50pF CM-RAM
t <sub>OH</sub>	Data-Out Hold Time	50	150		ns	C <sub>OUT</sub> =20pF
t <sub>DEL</sub>	CY, STPACK, INTACK Delay			2.0	µsec	

**NOTES:** 1.  $t_H$  measured with  $t_{\phi R} = 10$  nsec.


2.  $t_{ACC}$  is Data Bus, SYNC and CM-line output access time referred to the  $\phi_2$  trailing edge which clocks these lines out. tos is the same output access time referred to the leading edge of the next  $\phi_2$  clock pulse.

3. All MCS-40 components which may transmit instruction or data to the 4040 at X<sub>2</sub> always enter a float state until the 4040 takes over the data bus at X<sub>3</sub> time. Therefore the t<sub>H</sub> requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than 1V/µs.

4. CDATA BUS = 200pF if 4008 and 4009 or 4289 is used.

5. The 4040 accumulator is gated out at X<sub>1</sub> time at  $\phi_1$  leading edge, and the t<sub>ACC</sub> is 930 nsec + t<sub> $\phi$ D2</sub>.

## 4040



## Figure 1. Timing Diagram.

t¢<sub>D2</sub> t¢<sub>D1</sub> t¢<sub>F</sub> t¢<sub>R</sub> 10% ¢1 90% - t¢<sub>PW</sub> 10% ¢2 90% t<sub>H</sub> tw 1V DATA BUS, CM (INPUTS) ANY TRUE ANY -51/ . DATA BUS, CM (OUTPUTS) -1V TRUE -5V tACC toH DATA BUS INPUT -1V TRUE ANY ANY -5V t<sub>wrpm</sub> t<sub>HRPM</sub>



# SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR


- 4-Bit Parallel CPU With 46 Instructions
- Instruction Set Includes Conditional Branching, Jump to Subroutine and Indirect Fetching
- Binary and Decimal Arithmetic Modes
- IO.8 Microsecond Instruction Cycle

- CPU Directly Compatible With MCS-40 ROMs and RAMs
- Easy Expansion One CPU can Directly Drive up to 32,768 Bits of ROM and up to 5120 Bits of RAM
- Standard Operating Temperature Range of 0° to 70° C
- Also Available With -40° to +85°C Operating Range

The Intel® 4004 is a complete 4-bit parallel central processing unit (CPU). The 4004 easily interfaces with keyboards, switches, displays, A-D converters, printers and other peripheral equipment.


The CPU can directly address 4K 8-bit instruction words of program memory and 5120 bits of data storage RAM. Sixteen index registers are provided for temporary data storage. Up to 16 4-bit input ports and 16 4-bit output ports may also be directly addressed.

The 4004 is fabricated with P-channel silicon gate MOS technology.



**MCS-40** 





## $D_0-D_3$

BIDIRECTIONAL DATA BUS. All address and data communication between the processor and the RAM and ROM chips occurs on these 4 lines.

#### RESET

RESET input. A logic "1" level at this input clears all flags and status registers and forces the program counter to zero. To completely clear all address and index registers, RESET must be applied for 64 clock cycles (8 machine cycles).

## TEST

TEST input. The logical state of this signal may be tested with the JCN instruction.

## SYNC

SYNC output. Synchronization signal generated by the processor and set to the ROM and RAM chips. It indicates the beginning of an instruction cycle.

#### CM-ROM

CM-ROM output. This is the ROM selection signal sent out by the processor when data is required from program memory.

#### CM-RAM<sub>0</sub> - CM-RAM<sub>3</sub>

CM-RAM outputs. These are the bank selection signals for the 4002 RAM chips in the system.

#### $\phi_{1}, \phi_{2}$

Two phase clock inputs.

#### Vss

Most positive voltage.

#### V<sub>DD</sub>

V<sub>SS</sub> -15 ±5% main supply voltage.

## Instruction Set Format

#### A. Machine Instructions

- 1 word instruction 8-bits requiring 8 clock periods (instruction cycle).
- 2 word instruction 16-bits requiring 16 clock periods (2 instruction cycles).

Each instruction is divided into two four-bit fields. The upper 4-bits is the OPR field containing the operation code. The lower 4-bits is the OPA field containing the modifier. For two word instructions, the second word contains address information or data.

The upper 4-bits (OPR) will always be fetched before the lower 4-bits (OPA) during  $M_1$  and  $M_2$  times respectively.




Table I. Machine Instruction Format

#### B. Input/Output and RAM Instructions and Accumulator Group Instructions

In these instructions (which are all single word) the OPR contains a 4-bit code which identifies either the I/O instruction or the accumulator group instruction and the OPA contains a 4-bit code which identifies the operation to be performed. Table II illustrates the contents of each 4-bit field.




Table II. I/O and Accumulator Group Instruction Formats

MCS-40

## 4004 Instruction Set

[Those instructions preceded by an asterisk (\*) are 2 word instructions that occupy 2 successive locations in ROM] INPUT/OUTPUT AND RAM INSTRUCTIONS for the following devices: 4001, 4002, 4008, 4009, and 4289\* MACHINE INSTRUCTIONS (Logic 1 = Low Voltage = Negative Voltage (Vnn): Logic 0 = High Voltage = (Vss)

MNEMONIC	ОРЯ D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	ОРА D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	DESCRIPTION OF OPERATION
NOP	0 0 0 0	0000	No operation.
•JCN	0 0 0 1 A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub>	C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> C <sub>4</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>	Jump to ROM address $A_2 A_2 A_2 A_2 A_1 A_1 A_1 A_1 (within the same ROM that contains this JCN instruction) if condition C_1 C_2 C_3 C_4^{(1)} is true, otherwise skip (go to the next instruction in sequence).$
*FIM	0 0 1 0 D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> D <sub>2</sub>	в в в о D <sub>1</sub> D <sub>1</sub> D <sub>1</sub> D <sub>1</sub>	Fetch immediate (direct) from ROM Data $D_2,D_1$ to index register pair location $RRR^{(2)}$
SRC	0010	RRR1	Send register control, Send the address (contents of index register pair RRR) to ROM and RAM at $X_2$ and $X_3$ time in the Instruction Cycle.
FIN	0011	RRRO	Fetch indirect from ROM. Send contents of index register pair location 0 out as an address. Data fetched is placed into register pair location RRR.
JIN	0011	RRR1	Jump indirect. Send contents of register pair RRR out as an address at A1 and A2 time in the Instruction Cycle.
•JUN	0 1 0 0 A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub>	A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>	Jump unconditional to ROM address A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> .
*JMS	0 1 0 1 A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub>	A3 A3 A3 A3 A1 A1 A1 A1	Jump to subroutine ROM address A3, A2, A1, save old address. (Up 1 level in stack.)
INC	0 1 1 0	RRRR	Increment contents of register RRRR. <sup>(3)</sup>
•ISZ	0 1 1 1 A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub>	R R R R A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>	Increment contents of register RRRR, Go to ROM address $A_2$ , $A_1$ (within the same ROM that contains this ISZ instruction) if result $\neq 0$ , otherwise skip (go to the next instruction in sequence).
ADD	1000	RRRR	Add contents of register RRRR to accumulator with carry.
SUB	1001	RRRR	Subtract contents of register RRRR to accumulator with borrow.
LD	1010	RRRR	Load contents of register RRRR to accumulator.
хсн	1011	RRRR	Exchange contents of index register RRRR and accumulator.
BBL	1 1 0 0	DDDD	Branch back (down 1 level in stack) and load data DDDD to accumulator.
LDM	1 1 0 1	DDDD	Load data DDDD to accumulator.

MNEMONIC	0PR D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	0PA D3D2 D1 D0	DESCRIPTION OF OPERATION
WRM	1 1 1 0	0 0 0 0	Write the contents of the accumulator into the previously selected RAM main memory character.
WMP	1 1 1 0 -	0 0 0 1	Write the contents of the accumulator into the previously selected RAM output port.
WRR	1 1 1 0	0010	Write the contents of the accumulator into the previously selected ROM output port. (I/O Lines)
WPM	1 1 1 0	0011	Write the contents of the accumulator into the previously selected half byte of read/write program memory (for use with 4008/4009 or 428)
WRØ <sup>(4)</sup>	1 1 1 0	0 1 0 0	Write the contents of the accumulator into the previously selected RAM status character 0.
WR1 <sup>(4)</sup>	1 1 1 0	0 1 0 1	Write the contents of the accumulator into the previously selected RAM status character 1.
WR2 <sup>(4)</sup>	1 1 1 0	0 1 1 0	Write the contents of the accumulator into the previously selected RAM status character 2.
WR3 <sup>(4)</sup>	1 1 1 0	0 1 1 1	Write the contents of the accumulator into the previously selected RAM status character 3.
SBM	1 1 1 0	1000	Subtract the previously selected RAM main memory character from accumulator with borrow.
RDM	1 1 1 0	1001	Read the previously selected RAM main memory character into the accumulator.
RDR	1 1 1 0	1010	Read the contents of the previously selected ROM input port into the accumulator. (I/O Lines)
ADM	1 1 1 0	1011	Add the previously selected RAM main memory character to accumulator with carry.
RDØ <sup>(4)</sup>	1 1 1 0	1 1 0 0	Read the previously selected RAM status character 0 into accumulator.
RD1 <sup>(4)</sup>	1 1 1 0	1 1 0 1	Read the previously selected RAM status character 1 into accumulator,
RD2 <sup>(4)</sup>	1 1 1 0	1 1 1 0	Read the previously selected RAM status character 2 into accumulator.
RD3 <sup>(4)</sup>	1 1 1 0	1111	Read the previously selected RAM status character 3 into accumulator.

(The RAM's and ROM's operated on in the I/O and RAM instructions have been previously selected by the last SRC instruction executed.)

#### ACCUMULATOR GROUP INSTRUCTIONS

NOTES: (1) The condition code is assigned as follows:

- C1 = 1 Invert jump condition
- $C_1 = 0$  Not invert jump condition  $C_3 = 1$  Jump if carry/link is a 1

C<sub>2</sub> = 1 Jump if accumulator is zero C<sub>4</sub> = 1 Jump if test signal is a 0

(2) RRR is the address of 1 of 8 index register pairs in the CPU.

(3) RRRR is the address of 1 of 16 index registers in the CPU.

(4) Each RAM chip has 4 registers, each with twenty 4-bit characters subdivided into 16 main memory characters and 4 status characters. Chip number, RAM register and main memory character are addressed by an SRC instruction. For the selected chip and register, however, status character locations are selected by the instruction code (OPA).

CLB	1 1 1 1	0 0 0 0	Clear both. (Accumulator and carry)
CLC	1 1 1 1	0 0 0 1	Clear carry.
IAC	1 1 1 1	0010	Increment accumulator.
CMC	1 1 1 1	0011	Complement carry.
CMA	1 1 1 1	0 1 0 0	Complement accumulator.
RAL	1 1 1 1	0 1 0 1	Rotate left. (Accumulator and carry)
RAR	1 1 1 1	0 1 1 0	Rotate right. (Accumulator and carry)
тсс	1 1 1 1	0111	Transmit carry to accumulator and clear carry.
DAC	1 1 1 1	1000	Decrement accumulator.
TCS	1 1 1 1	1001	Transfer carry subtract and clear carry.
STC	1 1 1 1	1010	Set carry.
DAA	1 1 1 1	1011	Decimal adjust accumulator.
КВР	1 1 1 1	1 1 0 0	Keyboard process. Converts the contents of the accumulator from a one out of four code to a binary code.
DCL	1 1 1 1	1 1 0 1	Designate command line.

## **Absolute Maximum Ratings\***

Ambient Temperature Under Bias 0°	C to 70°C
Storage Temperature55°C t	o + 125°C
Input Voltages and Supply Voltage	
with respect to Vss +0.5	5V to -20V
Power Dissipation	1.0 Watt

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.


# **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{SS} - V_{DD} = 15V \pm 5\%$ ;  $t_{\phi PW} = t_{\phi D1} = 400$  nsec; logic "0" is defined as the more positive voltage ( $V_{IH}$ ,  $V_{OH}$ ); logic "1" is defined as the more negative voltage ( $V_{IL}$ ,  $V_{OL}$ ); Unless Otherwise Specified.

#### SUPPLY CURRENT

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
I <sub>DD</sub>	Average Supply Current		30	40	mA	T <sub>A</sub> =25°C
INPUT CH	IARACTERISTICS					
ILI -	Input Leakage Current			10	μA	V <sub>IL</sub> =V <sub>DD</sub>
VIH	Input High Voltage (Except Clocks)	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VIL	Input Low Voltage (Except Clocks)	V <sub>DD</sub>		V <sub>SS</sub> -5.5	V	ł
V <sub>ILO</sub>	Input Low Voltage	V <sub>DD</sub>		V <sub>SS</sub> -4.2	V	4004 TEST Input
VIHC	Input High Voltage Clocks	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VILC	Input Low Voltage Clocks	V <sub>DD</sub>		V <sub>SS</sub> -13.4	V	
OUTPUT	CHARACTERISTICS					
ILO	Data Bus Output Leakage Current			10	μA	V <sub>OUT</sub> =-12V
₩он	Output High Voltage	V <sub>SS</sub> 5V	Vss		V	Capacitance Load
IOL .	Data Lines Sinking Current	8	15		mA	V <sub>OUT</sub> =V <sub>SS</sub>
lol	CM-ROM Sinking Current	6.5	12		mA	V <sub>OUT</sub> =V <sub>SS</sub>
lol	CM-RAM Sinking Current	2.5	.6		mA	V <sub>OUT</sub> =V <sub>SS</sub>
VOL	Output Low Voltage, Data Bus, CM, SYNC	V <sub>SS</sub> -12		V <sub>SS</sub> -6.5	V	l <sub>OL</sub> =0.5mA
R <sub>OH</sub>	Output Resistance, Data Line "0" Level		150	250	Ω	V <sub>OUT</sub> =V <sub>SS</sub> 5V
R <sub>OH</sub>	CM-ROM Output Resistance, Data Line "0" Level		320	600	Ω	V <sub>OUT</sub> =V <sub>SS</sub> 5V
R <sub>OH</sub>	CM-RAM Output Resistance, Data Line "0" Level		1.1	1.8	kΩ	V <sub>OUT</sub> =V <sub>SS</sub> 5V
CAPACIT	ANCE					
Cφ	Clock Capacitance		14	20	pF	V <sub>IN</sub> =V <sub>SS</sub>
C <sub>DB</sub>	Data Bus Capacitance		7	10	pF	V <sub>IN</sub> =V <sub>SS</sub>
C <sub>IN</sub>	Input Capacitance			10	pF	V <sub>IN</sub> =V <sub>SS</sub>
COUT	Output Capacitance			10	pF	V <sub>IN</sub> =V <sub>SS</sub>

## **Typical D.C. Characteristics**




# A.C. Characteristics

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{SS} - V_{DD} = 15V \pm 5\%$ 

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
tcy	Clock Period	1.35		2.0	μsec	
t <sub>øR</sub>	Clock Rise Time			50	ns	
t <sub>φF</sub>	Clock Fall Times			50	ns	
t <sub>φPW</sub>	Clock Width	380		480	ns	
t <sub>¢D1</sub>	Clock Delay $\phi_1$ to $\phi_2$	400		550	ns	
t <sub>øD2</sub>	Clock Delay $\phi_2$ to $\phi_1$	150			ns	
tw	Data-In, CM, SYNC Write Time	350	100		ns	
t <sub>H</sub> [1,3]	Data-In, CM, SYNC Hold Time	40	20		ns	
t <sub>H</sub> [3]	Data Bus Hold Time During $M_2$ - $X_1$ and and $X_2$ - $X_3$ Transition.	150			ns	
tos[2]	Set Time (Reference)	0			ns	
tACC	Data-Out Access Time					C <sub>OUT</sub> =
	Data Lines			930	ns	500pF Data Lines
	Data Lines			700	ns	200pF Data Lines <sup>[4]</sup>
	SYNC			930	ns	500pF SYNC
	CM-ROM			930	ns	160pF CM-ROM
	CM-RAM	50	150	930	ns	50pF CM-RAM
tон	Data-Out Hold Time	50	150		ns	C <sub>OUT</sub> =20pF

Notes: 1. t<sub>H</sub> measured with  $t_{\phi R}$  = 10nsec.

All MCS-40 components which may transmit instruction or data to the 4004 at M<sub>2</sub> and X<sub>2</sub> always enter a float state until the 4004 takes over the data bus at X<sub>1</sub> and X<sub>3</sub> time. Therefore the t<sub>H</sub> requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than 1V/µs.
 CDATA BUS = 200pF if 4008 and 4009 or 4289 is used.



#### Figure 1. Timing Diagram.




Figure 2. Timing Detail.

# 4003

# **10 BIT SHIFT REGISTER/OUTPUT EXPANDER**


- 10 Bit Serial-In/Parallel Out
- Serial-Out Capability for Additional I/O Expansion
- 16 Pin Dual-In-Line Package
- Easy Expansion of I/O Output Capability
- Enable Output Control
- Standard Operating Temperature Range of 0° to 70°C

The 4003 is a 10 bit serial-in, parallel-out, serial-out shift register with enable logic. The 4003 is used to expand the number of ROM and RAM I/O ports to communicate with peripheral devices such as keyboards, printers, displays, readers, teletypewriters, etc.

The 4003 is a single phase static shift register; however, the clock pulse (CP) maximum width is limited to 10 msec. Data-in and CP can be simultaneous. To avoid race conditions, CP is internally delayed.

CLOCK CP [ 16 TE ENABLE INPUT DATA IN 2 15 SERIAL OUT PARALLEL 14 0,1 13 ]0, 5 <u>]</u>08 12 v<sub>ss</sub> L PARALLEL 6 11 ٦٥, Q2 [ OUTPUTS PARALLEL **Q**3 7 10 ] Q<sub>6</sub> OUTPUTS 04 9 0,5

**PIN CONFIGURATION** 



BLOCK DIAGRAM

int

## **Pin Description**

Pin No.	Designation	Description of Function
1 .	СР	The clock pulse input. A "0" $(V_{SS})$ to "1" $(V_{DD})$ transition will shift data in.
2	DATA IN	Serial data input line.
3	0 <sub>0</sub>	Parallel data output lines, when enabled. Each pin may be made TTL compatible with a 5.6K pull-down resistor to V <sub>DD</sub> .
4	0 <sub>1</sub>	
6	0 <sub>2</sub>	
7	0 <sub>3</sub>	
8	04	
9	0 <sub>5</sub>	
10	0 <sub>6</sub>	
11	07	
12	0 <sub>8</sub>	
13	09	
5	V <sub>SS</sub>	Most positive supply voltage.
14	V <sub>DD</sub>	Main supply voltage value must be V <sub>SS</sub> – 15.0V ± 5% (- 10v for TTL operation)
15	Serial out	Serial data output.
16	E	Enable, when $E = "1" (V_{DD})$ the output lines contain valid

the output lines contain valid data. When  $E = "0" (V_{DD})$  the output lines contain valid data. When  $E = "0" (V_{SS})$  the output lines are at  $V_{SS}$ .

## **Functional Description**

The 4003 is designed to be typically appended to an MCS-40 I/O port. This can be the I/O port of a 4001, 4002, 4289, 4308, or a 4265. One I/O line is assigned to be the Enable (E), another the Clock (CP), and still another the Serial Data-Input. For example, to access the 4003 a subroutine of sequential outputs consisting of Data, clock pulse on, Enable – followed by an output of clock pulse off and Enable, will serially load the 4003.

Data is loaded serially and is available in parallel on 10 output lines which are accessed through enable logic. When enabled (E =  $1 - V_{DD}$ ), the shift register contents are read out; when not enabled (E =  $0 - V_{SS}$ ), the parallel-out lines are at Logic "0" (V<sub>SS</sub>). The serial-out line is not affected by the enable logic to allow longer word cascading.

Data is also available serially permitting an indefinite number of similar devices to be cascaded together to provide shift register length multiples of 10.

The data shifting is controlled by the CP signal. An internal power-on-clear circuit will clear the shift register (outputs = 0 or  $V_{SS}$ ) between the application of the supply voltage and the first CP signal.

The 4003 output buffers are useful for multiple key depression rejection when a 4003 is used in conjunction with a keyboard. In this mode if up to three output lines are connected together, the state of the output is high (Logic "0" or  $V_{SS}$ ) if at least one line is high.

Another typical application of the 4003 is for Keyboard or Display Scanning where a single bit of Logic "1" is shifted through the 4003 and is used to activate the various digits, keyboard rows, etc.

# **Absolute Maximum Ratings\***

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Input Voltages and Supply Voltage
with respect to Vss +0.5V to -20V
Power Dissipation 1.0 Watt

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## D.C. Characteristics

 $T_A = 0^{\circ}C$  to +70°C;  $V_{SS} - V_{DD} = 15V \pm 5\%$ ;  $t_{\phi PW} = t_{\phi D1} = 400$  nsec,  $t_{\phi D2} = 150$  nsec, unless otherwise specified.

Logic "0" is defined as the more positive voltage ( $V_{IH}$ ,  $V_{OH}$ ), Logic "1" is defined as the more negative voltage ( $V_{IL}$ ,  $V_{OL}$ ). SUPPLY CURRENT

Symbol	Parameter	Min.	Limit Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
IDD	Average Supply Current		5.0	8.5	mA	t <sub>WL</sub> = t <sub>WH</sub> = 8µsec; T <sub>A</sub> = 25°C
I/O INPUT	T CHARACTERISTICS					
I <sub>LI</sub>	Input Leakage Current			10	μA	V <sub>IL</sub> = V <sub>DD</sub>
VIH	Input High Voltage	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3		
VIL	Input Low Voltage	V <sub>DD</sub>		V <sub>SS</sub> -4.2	v	
I/O OUTP	UT CHARACTERISTICS					
IOL	Parallel Out Pins Sinking Current, "1" Level	0.6	1.0		mA	$V_{OUT} = 0V.$ For TTL compatibility a 5.6K $\Omega$ (±10%) resistor betweer output and $V_{DD}$ should be added. <sup>[2]</sup>
I <sub>OL</sub>	Serial Out Sinking Current, "1" Level	1.0	2.0		mA	V <sub>OUT</sub> = 0V
Vol	Output Low Voltage	V <sub>SS</sub> -11	V <sub>SS</sub> -7.5	V <sub>SS</sub> -6.5	v	I <sub>OL</sub> = 10μΑ
R <sub>OH</sub>	Parallel-Out Pins Output Resistance "O" Level		400	750	Ω	V <sub>OUT</sub> = -0.5V
R <sub>OH</sub>	Serial Out Output Resistance "0" Level		650	1200	Ω	V <sub>OUT</sub> = -0.5V

Notes: 1. Typical values are to  $T_A = 25^{\circ}C$  and Nominal Supply Voltages.

2. For TTL compatibility on the I/O lines the supply voltages should be  $V_{DD}$  = -10V ±5%;  $V_{SS}$  = +5V ±5%.


## CAPACITANCE

f = 1 MHz;  $V_{IN} = 0V$ ;  $T_A = 25^{\circ}$ C; Unmeasured Pins Grounded.


Symbol	Test	Тур.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	5	10	pF

POWER SUPPLY CURRENT

# **Typical D.C. Characteristics**



#### OUTPUT CURRENT VS. OUTPUT VOLTAGE



# A.C. Characteristics


 $T_A = 0^{\circ}C$  to +70°C;  $V_{DD} = -15 \pm 5\%$ ,  $V_{SS} = GND$ 

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
twl	CP Low Width	6		10,000	µsec	
<sup>t</sup> wH <sup>[1]</sup>	CP High Width	6			µsec	
t <sub>CD</sub>	Clock-On to Data-Off Time	3			µsec	
t <sub>Dd</sub> [2]	CP to Data Set Delay			250	nsec	
t <sub>d1</sub>	CP to Data Out Delay	250		1750	nsec	
t <sub>d2</sub>	Enable to Data Out Delay			350	nsec	C <sub>OUT</sub> = 20pF
t <sub>d3</sub>	CP to Serial Out Delay	200	<u></u>	1250	nsec	C <sub>OUT</sub> = 20pF
t <sub>d4</sub>	Enable to Data Out Delay			1.0	μsec	C <sub>OUT</sub> = 20pF

Notes: 1.  $t_{WH}$  can be any time greater than  $6\mu$ sec.

2. Data can occur prior to CP.

# **Timing Diagram**



# 4265

# PROGRAMMABLE GENERAL PURPOSE I/O DEVICE

- Multi-Mode 14 Operating Modes
- 16 Lines of I/O Capability
- Bit Set/Reset

int

- Multiplexable Outputs
- Eight Bit Transfer Mode
- Interfaces to 8080 Peripherals
- Synchronous and Asynchronous Interface
- Strobed Buffer Inputs and Outputs

- TTL Interface
- Up to Eight 4265s Per System
- Interface to Standard RAMs
- 28 Pin Dual-In-Line Package
- Standard Operating Temperature Range of 0° to 70°C (-40° to +85°C Operating Range to be Available First Quarter 1976)

The 4265 is a general purpose I/O device designed to interface with the MCS-40<sup>™</sup> microcomputer family. This device provides four software programmable 4-bit I/O ports which can be configured to allow any one of fourteen unique operating modes for interfacing to data memory or a variety of user peripheral devices.

A single MCS-40 system can accomodate up to four 4265s (one per CM-RAM) without external logic or up to eight 4265s with one external decoder.

The 4265 resides on the MCS-40 data bus and uses the same selection procedure as 4002 RAM device. A valid compare selects the 4265 for MCS-40 I/O commands. As in the case of the 4002 or any MCS-40 peripheral circuit, selection occurs only when the proper SRC code and the CM signal are present simultaneously.

The 4265 provides an extremely flexible, general purpose I/O system capable of handling 4- or 8-bit input or output data. One of fourteen basic operating modes can be selected (software programmable) as described below.

**PIN CONFIGURATION** 

Port Z is TTL compatible with any TTL device. Ports W, X, and Y are low-power TTL compatible.


#### 28 🗖 V<sub>DD</sub> v<sub>ss</sub> 🗖 D. 🗖 27 🗖 W<sub>0</sub> 26 🗖 W1 D<sub>1</sub> D2 25 🗖 W<sub>2</sub> 24 🗖 W<sub>3</sub> D<sub>3</sub> 23 🗖 X<sub>0</sub> RESET 6 CM-RAM 22 🗖 X1 4265 SYNC 21 X2 8 20 X3 ø1 🗖 9 ¢2 10 19 🗖 Y<sub>0</sub> 18 🛛 Y 11 $z_2 \square$ z, 🗖 17 UY, 12 16 Y3 z, 🗖 13 15 VDD1 14 z, 🗆

MCS-40

# **Pin Description**

Pin No.	Designation	Function	Pin No.	Designation	Function
2-5	D0-D3	Bi-directional data bus. All ad- dress, instruction and data com- munication between processor	8	SYNC	Synchronization signal generat- ed by the processor; indicates the beginning of an instruction.
		and I/O ports are transferred	24-27	W3-W0	Four programmable I/O ports
		on this port.	20-23	X3-X0	having different functional des-
6	RESET	A negative level (V <sub>DD</sub> ) applied	16-19	Y3-Y0	ignation depending on 4265
0		to this pin clears all storage ele- ments, places the 4265 in the Reset Mode and deselects the device.	11-14	Z3-Z0	mode of operation. A data bus "1" negative true $(V_{DD})$ will appear on a port as a "1" posi- tive true $(V_{SS})$ . These ports are TTL compatible.
7	CM	Command input driven by a CM- RAM output of the processor.	28	V <sub>DD</sub>	Main power supply pin. Value must be $V_{SS}$ – 15V ±5%.
		Used for decoding SRC, RDM, WRM,WMP,SBM, ADM, WR0-3	15	V <sub>DD1</sub>	Supply voltage for I/O ports.
		and RD0-3.	1	V <sub>SS</sub>	Most positive supply voltage
9-10	φ1-φ2	Non-overlapping clock signals which determine timing.	28 = TO	TAL PINS	(V <sub>DD1</sub> = 0V, V <sub>SS</sub> = 5V for TTL I/O ports).

#### 4265 HARDWARE BLOCK DIAGRAM



MCS-40

## 4265

## 4265 PROGRAMMABLE MODES

#### **OPERATING MODES**

- Mode 1 8-Bit Asynchronous I/O Port (Bidirectional)
   4-Bit Input Port (Unbuffered)
- Mode 2 8-Bit Asynchronous I/O Port (Bidirectional)
   4-Bit Output Port
- Mode 3 8-Bit Synchronous I/O Port (Bidirectional)
   4-Bit Synchronous Output Port
- Mode 4 Four 4-Bit Output Ports
- Mode 5 Three 4-Bit Output Ports
   One 4-Bit Input Port (Unbuffered)
- Mode 6 Two 4-Bit Output Ports Two 4-Bit Input Ports (Unbuffered)
- Mode 7 One 4-Bit Output Port
   Three 4-Bit Input Ports (Unbuffered)
- Mode 8 Three 4-Bit Synchronous Output Ports
- Mode 9 Two 4-Bit Synchronous Output Ports
   One 4-Bit Asynchronous Input Port

- **OPERATING MODES**
- Mode 10 One 4-Bit Synchronous Output Port Two 4-Bit Asynchronous Input Ports
- Mode 11 Three 4-Bit Asynchronous Input Ports
- Mode 12 8-Bit Address Port 4-Bit Synchronous I/O Port (Bidirectional) 2 Device Selection Control Signals
- Mode 13 8-Bit Address Port 4-Bit Asynchronous I/O Port (Bidirectional)


#### CONTROL AND OPERATING MODE

Mode 0 — Four 4-Bit Input Ports (Unbuffered)
 Resets I/O Buffers

#### CONTROL MODES

- Mode 14 Disables all output buffers, allowing another 4265 to be multiplexed at the port level.
- Mode 15 Enables output buffers, previous mode restored.

#### 4265 MODE DIAGRAM



## **Functional Description**

Control Functions: Two types of operations are possible with the 4265. The device (once selected) can be programmed to one of fourteen basic operating modes. This is accomplished by executing a WMP instruction which sends the 4-bit content of the CPU's Accumulator to the 4265 where it is decoded and used to logically configure the device. A second Control operation makes use of the WRM instruction to select one of eight output lines (Port Y or Z) and perform a SET or RESET operation on that line. This is accomplished by interpreting the 4-bit Accumulator value as follows: The upper three bits select one of eight output latches; the least significant bit determines whether a SET or RESET operation is to be performed.

Data Transfer Functions: The remaining eleven instructions provide four WRITE operations (WR0, WR1, WR2, WR3) and seven READ operations (RD0, RD1, RD2, RD3, ADM, SBM, RDM). These allow data in 4-bit or 8-bit format to be transmitted between the 4265 and external I/O devices or memory devices (all transfers between processor and 4265 are 4-bit transfers).

The sixteen lines of the 4265 are grouped into four ports, four bits each referred to as W, X, Y and Z. The ports can be interrogated by a RD0-3 corresponding to ports W - Z respectively. This means that even when a port is designated as a control port or an output port, the state of the port can be inputted by a RD0-3 instruction (except in modes 12 and 13). The WR0-3 instruction will load the ports W - Z designated outputs. When a port is specifically designated as an input port, it will not respond to an output type instruction (WR0-3, WRM, etc.). See specific mode selection for details.

When port Y or Z is designated an output, regardless of the mode, then it will respond to the Bit Set command. The Bit Set Command allows the user to set the polarity of a single bit without affecting any other bit. This is particularly useful when the output port of interest drives control lines tied to the user system. The user can selectively alter the bit polarity. To alter a bit, the MCS-40 WRM command is utilized.

The 4265 is selected via the CM-RAM line and an appropriate MCS-40<sup>TM</sup>SRC command. The upper two bits of data at X2 of an SRC instruction with the CM-RAM signal are compared with an address code internal to the 4265. One standard code is available, a code of 2. This allows one 4265 per CM-RAM or up to four per system without additional logic. By using one external decoder and the ability of the DCL (Designate Command Line) instruction to code the CM-RAM lines, up to eight 4265s can be used in a system. Other peripheral devices can share a CM-RAM line with the 4265 (except Mode 12 and 13). For example, a CM-RAM line can contain three 4002 RAMs and one 4265.

The operating modes of the 4265 are selected under program control by the processor. When a 4265 is designed into a specific application, one functional mode is selected. With the possible exception of RESET, ENABLE, and DISABLE, a functional change in mode should not be initiated by the software once the part is designed into a specific application. Since mode selection is done with software, the system's "power up" software routine should sequentially establish the mode of each 4265 prior to "main body" program initiation. The mode selection is accomplished with the accumulator operand of the WMP command.

#### MODE DEFINITION AND TIMING

#### **Detailed Description of Operating Modes**

Table 1 provides a listing of the basic operating modes and the appropriate port configuration as determined by the Accumulator value sent to the 4265 during execution of the WMP instruction. A description of each mode is found in the following sections.

Table 1.	Detailed	Description of	4265 Operating Modes.
----------	----------	----------------	-----------------------

Mode	Port W	Port X	Port Y			Port Z	
0	Input port, unbuffered	Input port, unbuffered	Input port, unbuffered		Input po	rt, unbuffered	
1	Bi-directional; Outputs enabled by signal ZO; When enabled output assumes value loaded by WRO.	Bi-directional; Outputs enabled by signal ZO; When enabled output assumes value loaded by WR 1.	Unbuffered input port	Bit 0 Asynchronous input used to enable data out on Ports W, X.	Bit 1 Asynchronous input used to load data to Port W, X input buffers.	Bit 2 Output signal which is normally at $V_{SS}$ . Goes to $V_{DD1}$ on execution of WR 1.	Bit 3 Output signal which is normally at $V_{SS}$ . Goes to $V_{DD1}$ on trailing edge of Z1
2	Bi-directional; Output enabled by signal ZO; When enabled output assumes value loaded by WRO.	Bi-directional; Outputs enabled by signal ZO; When enabled output assumes value loaded by WR 1.	Buffered output port			Returns to V <sub>SS</sub> on trailing edge of ZO.	and remains at V <sub>DD1</sub> until execution of RD1.
3	Bi-directional; Outputs enabled during WR 1 cycle. Qutput assumes value loaded by WR0.	Bi-directional; Outputs enabled during WR 1 cycle. Output assumes value loaded by WR 1.	Buffered output port	Synchronous output, Normally at V <sub>SS</sub> ; goes to V <sub>DD1</sub> during execution of WR 1.	Synchronous output. Normally at V <sub>SS</sub> ; goes to V <sub>DD1</sub> during RD1 instructions.	Synchronous output. Normally at V <sub>SS</sub> ; goes to V <sub>DD1</sub> during WR2 instructions.	Unassigned. Line is an output and can be set with WRM. Normally at V <sub>SS</sub> after mode 3 set.
4	Buffered output port	Buffered output port	Buffered output port		Buffer	ed output port	
5	Unbuffered input port	Buffered output port	Buffered output port		Buffer	ed output port	
6	Unbuffered input port	Unbuffered input port	Buffered output port		Buffer	ed output port	
7	Unbuffered input port	Unbuffered input port	Unbuffered input port		Buffer	ed output port	
8	Buffered output port	Buffered output port	Buffered output port	Output signal nor- mally at V <sub>SS</sub> ; goes to V <sub>DD1</sub> during WR0.	Output signal nor- mally at V <sub>SS</sub> ; goes to V <sub>DD1</sub> during WR 1.	Output signal nor- mally at V <sub>SS</sub> ; goes to V <sub>DD1</sub> during WR2.	Unassigned output. Normally at V <sub>SS</sub> after mode 8 set.
9	Buffered input port, loaded by signal ZO.	Buffered output port	Buffered output port	Input signal used to load Port W asynchronously.	Output signal nor- mally at V <sub>SS</sub> ; goes to V <sub>DD1</sub> during WR 1.	Output signal nor- mally at V <sub>SS</sub> ; goes to V <sub>DD1</sub> during WR2.	U <b>Å</b> assigned output. Normally at V <sub>SS</sub> after mode 9 set.
10	Buffered input port, loaded by signal ZO.	Buffered input port, loaded by signal Z1.	Buffered output port	Input signal used to load Port W asynchronously.	I Input signal used I load Port X I asynchronously.	Output signal nor- mally at V <sub>SS</sub> ; goes to V <sub>DD1</sub> during WR2.	Unassigned output. Normally at V <sub>SS</sub> after mode 10 set.
11	Buffered input port, loaded by signal ZO.	Buffered input port, loaded by signal Z1.	Buffered input port, loaded by signal Z2.	Input signal used to load Port W asynchronously.	I Input signal used to load Port X asynchronously.	Input signal used to load Port Y asynchronously.	Unassigned output. Normally at V <sub>SS</sub> after mode 11 set.
12	Buffered output port, loaded by SRC in- structions—contains upper 4-bits of SRC data.	Buffered output port, loaded by SRC in- structions-contains lower 4-bits of SRC data.	Bi-directional; Outputs enabled at any WR instruction; input port unbuffered.	Output signal nor- mally at V <sub>SS</sub> ; goes to V <sub>DD 1</sub> during any WR instruction.	Output signal nor-   mally at V <sub>SS</sub> ; goes   to V <sub>DD1</sub> during any   RD instruction. 	Output signal which is loaded with address bit corresponding to WR or RD operation.	Output signal which is loaded with address bit corresponding to WR or RD operation.
13	Buffered output port, loaded by SRC in- structions—contains upper 4-bits of SRC data.	Buffered output port, loaded by SRC in- structions-contains lower 4-bits of SRC data.	Bi-directional; Outputs enabled by signal ZO; Inputs loaded by signal Z1.	Asynchronous input used to enable data out on Port Y.	Asynchronous input used to load data to Port Y input buffers.	$\begin{array}{c} \text{Output signal normally at V_{SS}; goes} \\ \text{to } V_{DD1} \text{ on} \\ \text{execution of WR} \\ \text{instruction. Returns} \\ \text{to } V_{SS} \text{ on trailing} \\ \text{edge of ZO.} \end{array}$	Output signal normally at $V_{SS}$ ; goes to $V_{DD1}$ on trailing edge of Z1 and remains at $V_{DD1}$ until execution of RD instruction.
14	All outputs disabled, data saved.	All outputs disabled, data saved.	All outputs disabled, data saved.	All outputs disabled, data saved.	All outputs disabled, data saved.	All outputs disabled, data saved.	All outputs disabled, data saved.
15	Previous informa- tion restored.	Previous informa- tion restored.	Previous informa- tion restored.	Previous informa- tion restored.	Previous informa- tion restored.	Previous informa- tion restored.	Previous informa- tion restored.

#### a. Reset Mode – Mode 0

#### WMP Operand - 0000

Mode Description: The Reset Mode provides for a programmable reset. Reset will clear all I/O buffers; however, reset will not clear the chip select flip-flop. Hence, the 4265 will remain selected and enabled after a programmable reset. A negative 1 level ( $V_{DD}$ ) on the RESET pin will cause a response similar to the Reset Mode. The only difference is that the 4265 will be enabled but deselected.

Port Description: Ports W, X, Y, and Z are unbuffered input. Hence, they can be read with RD0-3, transferring the state of the port lines into the accumulator. A positive "1" ( $V_{SS}$ ) will appear in the accumulator as a negative true "1" ( $V_{DD}$ ). Port Y will also respond to the RDM, SBM and ADM instructions.

#### b. 8-Bit Asynchronous I/O Mode with Input - Mode 1

#### WMP Operand - 0001

Mode Description: The 8-bit I/O mode is used to transfer bi-directional data bytes between the MCS-40<sup>M</sup> and the peripheral circuits. Four control lines (Port Z) allow an asynchronous information transfer. Two signals are associated with the input function and two with the output function. Port Y is defined as an unbuffered input.

#### Port Description

Port W, X These two ports are combined to transfer 8-bits of I/O under asynchronous control of Port Z, Port W will be loaded with a WR0 and Port X will be loaded with WR1. The WR1 will initiate the write "handshake" on Port Z. When the two ports are interrogated, a sequential RD0 and RD1 will cause the IA line to be deactivated.

Port Y This port is an unbuffered input, interrogated with an RD2, RDM, ADM or SBM instruction.


Port Z

Z0

OA Output acknowledge to the 4265 from the users logic. This signal is activated by the users logic (made negative) in response to the OI signal. The OA signal will enable the 4265 output buffer onto Ports W and X. It should be sufficiently long to allow the transfer.


 OI Output initiate from the 4265. This signal will be generated when Port X has been loaded via a WR1. Port W and Port X should be loaded in the WR0-WR1 sequence. When the OI signal is active, the external device will request data with the OA. The trailing edge of OA will cause the 4265 to remove the OI. If no OA response is received, OI will be active until the next WR0, where it will be removed until the next WR1.






#### Figure 1. 4265 Mode 0 Timing.

Z1 11 Input initiate to the 4265 from the users c. 8-Bit Asynchronous I/O Mode with Output - Mode 2 logic. The signal will be used as a strobe WMP Operand - 0010 signal to latch the 8-bit contents of the Mode Description: Same as for Mode 1, except Port Y is a Port W. X lines into the respective bufbuffered output port. fers. Data is transferred on the negative Port Description: Port W, X, Z; same as for Mode 1. Port to the positive transition. This transition Y: This port is a buffered output port which can be loaded will cause the IA signal to be set. with a WR2 instruction and can be read by an RD2, RDM, Z3 IA Output from the 4265. ADM, and SBM. The IA signal will transition to the positive state when an RD1 command is executed. This indicates that the processor has interrogated Port W. X buffer. The processor should read the data in the sequence of RD0 followed by an RD1. RD<sub>0</sub> INST. #1 WRo I 3 WR, RD, 1 Vss SYNC EXECUTED EXECUTED EXECUTED VDD WR0-X2-42 NEW DATA LATCHED DATA LATCHED IN PORT W





d. 8-Bit Synchronous I/O Mode with Output - Mode 3

WMP Operand - 0011

Mode Description: This mode is functionally similar to Modes 1 and 2 in terms of its byte transfer feature. However, the transfer control is synchronous. Port W, X are buffered outputs or unbuffered inputs, depending on the direction of transfer. Port Z provides the synchronous strobe control. Port Y is a buffered output port.

#### Port Description

Port W, X These two ports are combined to transfer bi-directional 8-bit information under synchronous control. Output data should be loaded into Ports W, X with the WRO-WR1 sequence. The input of information should be sequentially read with an RD0 followed by an RD1.

Port Y This port is a 4-bit output port. Information is valid during the output strobe of a WR2 command. The output strobe is the Z2 line of the Z port. This port may also be read with an RD2, RDM, ADM and SBM. Port Z Z0

Z1

Z3

## OS Output

Output strobe from 4265. This line is valid during a WR1 command. Information from the output buffers of Ports W and X is present at Ports W and X output lines only during the signal.

IS Input strobe from 4265. This line is valid during an RD0 command. Information is taken off the Port W, X lines and is latched in the Port W, X buffers. The RD0 will read the information pertaining to Port W. RD1 will input information pertaining to Port X. The ports must be read by RD0 followed by an RD1. Data will be latched in the W and X Ports with the RD0. Information should be valid at the trailing edge of IS.

Z2 YS Port Y strobe from the 4265. This line is valid during a WR2 command. Information will be valid at the Port Y output buffer during this strobe.

> This line is not used. It can be bit set/ reset under program control.

V <sub>SS</sub> V <sub>DD</sub> ¢ <sub>2</sub>	M <sub>1</sub>   M <sub>2</sub>   			
PORT X LOADED		WRI·X2·¢2	J	
W, X OUTPUTS (PROVIDED BY 4265)	FLOATING		ENABLED	FLOATING
OUTPUT STROBE, Z <sub>0</sub>			WRI-X3	
W BUFFER TRANSFERRED TO D BUS		$RD0 \cdot X2 \cdot \overline{\phi_2}$		
X BUFFER TRANSFERRED TO D BUS		$RD1 \cdot X2 \cdot \overline{\phi_2}$		
INPUT STROBE, Z <sub>1</sub>		RD0		
DATA BUS OUTPUT	FLOATING	ENABLED	FLOATI	NG .
PORT Y LOADED			₩R2·X2·¢2	
OUTPUT STROBE, Z <sub>2</sub>			WR2·X3	
OUTPUT PORT Y			ANY X TRUE	

#### e. Four Port Programmable I/O Modes - Modes 4-7

#### WMP Operand - 0100-0111

Mode Description: These modes consist of four combinations of static buffered outputs and unbuffered inputs. When combined with the Reset Mode, all combinations of inputs and outputs on four ports are possible.

Port Description: The following five modes have static buffered outputs (0) or unbuffered inputs (1).

WMP	Port:	W	х	Y	z
0100		0	0	0	0
0101		1	0	0	0
0110		I.	1	0	0
0111		1	1	ł	0
0000 (reset mode)		1	1	1	1

Those ports of Y and Z designated outputs are subject to bit set/reset capability. All output buffers may be read with the respective RDx (RD0-RD3). Port Y will respond to RDM, ADM and SBM in addition to RD2.




Figure 4. 4265 Modes 4-7 Timing.


#### f. Three Port Programmable I/O Mode with Synchronous Output and Asynchronous Input Port – Modes 8-11 WMP Operand – 1000-1011

Mode Description: Each 4-bit port can be configured as a buffered input or buffered output port and each has its own control line for synchronizing data transfers. As an example, if in Mode 8, when the processor executes a WRO instruction, 4-bits of data are transferred to the Port W output buffer and subsequently to the Port W output lines. Output Strobe ZO serves as a data valid signal which can be used by external logic to latch the data. In Mode 11, Input Strobe ZO is used to latch the 4-bit data appearing on the Port W lines into the Port W input buffer. The Input Strobe is user generated.

Port Description: The following five modes have synchronous outputs (0) or asynchronous inputs (1):

WMP	Port:	W	х	Υ	Z0	Z1	Z2	Z3
1000		0	0	0	w	W	w	х
1001		I.	0	0	R	W	W	х
1010		I	1	0	R	R	W	Х
1011		I	I.	1	R	R	R	х
Where: R = input strobe independent of instruction executed W = output strobe (WR0-2) from 4265 X = not used								

Port Y will respond to RDM, SBM and ADM in the same way as an RD2. Z3 is unused and may be bit set/reset. All output buffers may also be read with the respective RDx.



#### g. 4-Bit I/O with 8-Bit SRC Address and 4-Bit Synchronous Control Port – Mode 12

#### WMP Operand - 1100

Mode Description: In this mode, the most recent 8-bit SRC operand is displayed on Port W and X. The 4265 will treat all SRC instructions as being valid as long as the CM-RAM line for this 4265 has been selected by an appropriate DCL (Designate Command Line) instruction. Ports W and X will change each time they receive an SRC and CM-RAM. The 4-bit data port (Port Y) will perform bidirectional synchronous I/O. The port output buffer may be loaded with a WR0-3 and the port input buffer will be read with RD0-RD3, RDM, SBM or ADM. The control port will provide mutually exclusive input or output strobes depending on the current instruction. Two of the control lines may be used for device selection. This mode can be used to interface up to 1K of external storage (RAM-2111, 4101, 5101) or a multitude of external I/O devices. Once this mode is programmed, all SRC values will not be treated as 4265 selection or deselection instructions.

#### Port Description

Port W, X This port will display the most recent SRC and will be altered with each SRC when selected. Otherwise, the output is static.

Port Y

This is a bi-directional data port that will latch data with a RD0-RD3, RDM, ADM, and SBM. The port will output data with a WR0-WR3. Z1

Output strobe from 4265. Active during WR0-WR3. Data will be valid during this strobe.

Input strobe from 4265. Active during RD0-RD3, RDM, SBM, and ADM. The leading edge of this strobe will cause the user to provide valid data to be latched by Port Y by the trailing edge of IS.

2-bit address port used for memory or

Z2, Z3

IS

device selection. Both lines will be preset to 00 by selection of this mode. They will retain the value of the previous RDx or WRx in-

tion of this mode. They will retain the value of the previous RDx or WRx instruction so that each selection can respond to RDM, SBM and ADM. If, for example an I/O sequence consists of an RD3 followed by an ADM, Z3 and Z2 will be at 11 state by the RD3 and remain in that state for the ADM command. If the third I/O command is a WR0, the Z3 and Z2 will be placed to the 00 state.

#### Effect of RDx and WRx Instructions:

Z	23	Z2	
Ċ	)	0	RDO, WRO
C	)	1	RD1, WR1
1		0	RD2, WR2
1		1	RD3, WR3
Ν	No Change		RDM, ADM, SBM
(F	Positi	ve True)	




Figure 6. 4265 Mode 12 Timing.

#### h. 4-Bit I/O Mode with 8-Bit Address Port and 4-Bit Asynchronous Control Port – Mode 13

#### WMP Operand – 1101

Mode Description: This mode is functionally similar to Mode 12. Port W, X are loaded with the SRC value. Port Y is a bi-directional data port. Port Z is a 4-bit asynchronous control port similar to Mode 1 and 2.

Port Description

Port W, X	Same as Mode 12.
Port Y	Bi-directional port similar to Port W and Port X in mode 1.

#### Port Z

Z0	0A*	Output acknowledge to 4265.
Z2	01*	Output initiate from 4265, active during WRx.
Z1	11*	Input initiate to 4265.
Z3	IA*	Input acknowledge from 4265 active during RDx, RDM, ADM or SBM.

\*Refer to Mode 1, Port Z. Note that in mode 13, Port Z controls data transmission in Port Y, not Ports W and X.

#### i. Disable/Enable

WMP Operands 1110 and 1111 do not cause mode change; they disable or enable the 4265 GP I/O.


WMP 1110 - chip disable:

- All output buffers are disabled I/O lines are in floating conditions.
- b. The 4265's status (mode, chip select FF, data buffers) is not changed. Hence:
  - 1. Previous buffered inputs can be read by the CPU from designated ports (a disabled 4265 cannot have its input buffers loaded).
  - 2. Data on unbuffered inputs can be read directly from external lines.
  - 3. Previous buffered outputs can be changed on designated ports.
  - 4. Bit set/reset can be initiated.
  - 5. Any mode change can be initiated.
  - 6. The chip can be deselected by an SRC or by a RESET signal.

#### WMP 1111 - chip enable:

Restoration of normal operation, according to existing mode.

Note: When the 4265 is transferred from reset mode to any other mode, the chip is automatically enabled, so that no programmed enabling is required after reset.




An unselected 4265 can have its input buffers loaded by a user generated strobe if it is in a buffered input mode. A disabled 4265 cannot have its input buffers loaded. Execution of a RDx instruction will result in transfer of the contents of the appropriate input or output buffer for a previously buffered port regardless of whether the 4265 is enabled. If the input was previously unbuffered and the 4265 is disabled, the contents of the port I/O lines will be transferred to the CPU with an RDx. DISABLE and ENABLE do not cause a change from a previously designated mode.

#### 4265 States After Reset and Mode Change

A reset 4265 is automatically enabled and is in Mode 0. If reset occurs by means of external RESET signal, the 4265 will also be deselected. Any mode change which changes Port Z to a control port will reset the Port Z output buffers to their "off" state (V<sub>SS</sub>). Z<sub>2</sub> and Z<sub>3</sub> in mode 12 are an exception in that these lines go to an inactive state of V<sub>DD1</sub>. Note that Port Z is a control port in all modes except modes 4-7 and RESET mode. Any mode change which leaves Port Z in a non-control port will leave Port Z output buffers in their previous state.

#### **Bit Set/Reset Operation**

This function is performed by decoding the accumulator operand of the WRM instruction. This function can be used in any output port of the programmed configurations and allows individual bit control on Ports Y and Z. Decoding of the WRM operand is as follows:



Care should be taken when bit setting and resetting control bits of Port Z as these bits will also be changing as a function of their synchronous or asynchronous control functions.

#### 4265 I/O Instructions

Table 2 provides a summary of MCS-40 I/O instructions used with the 4265.




Table 2.	4265 I/O Instruction.	

Hex Code	Hex MNEMONIC $\begin{array}{c} OPR \\ D_3 D_2 D_1 D_0 \end{array} D_3$			DESCRIPTION OF OPERATION			
				de Independent Ope	erations		
E0	WRM	1110	0000	The port Y or port Z bit designated by $D_3 D_2 D_1$ of the accumulator is set or reset according to $D_6 (1=set, 0=reset)$ . <sup>[1]</sup>			
E1	WMP	1110	0001	Sets the mode of the 4265 to the value contained in the accumulator. <sup>[2]</sup>			
			M	ode Dependent Ope	rations		
2-	SRC	0010	RRR1	RRR are used to	Mode 0, 4-11 he contents of register pair o select the 4265 chip (first two ster will contain 10 or 11, hip address)	Mode           12 and 13           (RRReven)-           Port W           (RRR <sub>odd</sub> )→           Port X	
E4	WR0	1 1 1 0	0100	(ACC)→ Port W	(ACC)→ Port W <sup>[1]</sup>	(ACC)→ Port Y	
E5	WR1	1 1 1 0	0101	(ACC)→ Port X	(ACC)→ Port X <sup>[1]</sup>	(ACC)→ Port Y	
E6	WR2	1110	0110	(ACC)→ Port Y <sup>[1]</sup>	(ACC)→ Port Y <sup>[1]</sup>	(ACC)→ Port Y	
E7	WR3	1 1 1 0	0111		(ACC)→ Port Z <sup>[1,3]</sup>	(ACC)→ Port Y	
EC	RD0	1 1 1 0	1100	(Port W)→ ACC	(Port W)→ ACC	(Port Y)→ ACC	
ED	RD1	1110	1101	(Port X)→ ACC	(Port X)→ ACC	(Port Y)→ ACC	
EE	RD2	1 1 1 0	1110	(Port Y)→ ACC	(Port Y)→ ACC	(Port Y)→ ACC	
EF	RD3	1110	1111	(Port Z)→ ACC	(Port Z)→ ACC	(Port Y)→ ACC	
E9	RDM	1110	1001	(Port Y)→ ACC	(Port Y)→ ACC	(Port Y)→ ACC	
EB	ADM	1 1 1 0	1011	$(Port Y) + (ACC) + CY \rightarrow ACC$	(Port Y)+ACC +CY→ACC	(Port Y)+ACC +CY→ACC	
E8	SBM	1 1 1 0	1000	(ACC) - (Port Y) - CY $\rightarrow ACC$	(ACC) – (Port Y) – CY→ACC	(ACC)−(Port Y) −CY→ACC	

NOTES:

1. Action if Port is designated as Output Port; otherwise, no action.

2. WMP 1110 disables all I/O ports. WMP 1111 enables all I/O ports. In both cases, the mode is not changed.

3. No action in Modes 8-11.



 $I_{OL} = 400 \mu A$ 

I<sub>OL</sub> = 1.6mA

V<sub>DD1</sub>+.45

V<sub>DD1</sub>+.45

## **Absolute Maximum Ratings\***

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-55°C to + 125°C
Input Voltages and Supply Voltage	
with respect to Vss	+0.5V to -20V
Power Dissipation	1.0 Watt

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## **D.C. and Operating Characteristics**

I/O Port W,X,Y Outputs

I/O Port Z Outputs

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{SS} - V_{DD} = 15V \pm 5\%$ ;  $t_{\phi PW} = t_{\phi D1} = 400$ nsec;  $t_{\phi D2} = 150$ nsec;  $V_{DD1} = V_{SS} - 5V$ ; Logic "0" is defined as the more positive voltage ( $V_{IL}$ ,  $V_{OH}$ ); Unless Otherwise Specified.

4265

#### SUPPLY CURRENT

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
I <sub>DD</sub>	Supply Current		35		mA	$T_A = 25^{\circ}C$

ILI	Input Leakage Current			10	μA	
VIHD	Data Bus Inputs	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	v	
Чню	I/O Port Inputs	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VILD	Data Bus Inputs	V <sub>DD</sub>		V <sub>SS</sub> -5.5	V	
VILIO	I/O Port Inputs	V <sub>DD</sub>		V <sub>SS</sub> -4.2	V	
VILR	Reset Input	V <sub>DD</sub>		V <sub>SS</sub> -4.2	V	
VIHR	Reset Input	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
ουτρυτ	CHARACTERISTICS					
VOHD	Data Bus Outputs	V <sub>SS</sub> 5	V <sub>SS</sub>		V	
VOHIO	I/O Port Outputs	V <sub>SS</sub> 5			V	I <sub>OH</sub> = -100μA
VOLD	Data Bus Outputs	V <sub>SS</sub> -12		V <sub>SS</sub> -6.5		

#### INPUT CHARACTERISTICS

Volio

Volz

Notice: 7 e<u>: Fois is n</u>at a rinal specification. Tetric limits are subject to change. nat a final specification. Some

## A.C. Characteristics

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{SS} - V_{DD} = 15V \pm 5\%$ .

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
tCY	Clock Period	1.35		2.0	μsec	
t¢ <sub>R</sub>	Clock Rise Time			50	ns	
tφ <sub>F</sub>	Clock Fall Time			50	ns	
tφ <sub>PW</sub>	Clock Width	380		480	ns	
t¢D1	Clock Delay $\phi_1$ to $\phi_2$	400		550	ns	
t¢D2	Clock Delay $\phi_2$ to $\phi_1$	150			ns	
t <sub>W</sub>	Data-In, CM, SYNC Write Time	350	100		ns	
t <sub>H</sub> [1,3]	Data-In, CM, SYNC Hold Time	40	20		ns	
tos[2]	Set Time (Reference)	0			ns	
tACC	Data-Out Access Time					C <sub>OUT</sub> =
	Data Lines			930	ns	500pF Data Lines
	SYNC			930	ns	500pF SYNC
	CM-ROM		}	930	ns	160pF CM-ROM
	CM-RAM			930	ns	50pF CM-RAM
tон	Data-Out Hold Time	50	150		ns	C <sub>OUT</sub> = 20pF

## I/O Ports<sup>[4]</sup>

t <sub>1</sub>	Output Settling Time	350	ns	Output Ports
t <sub>2A</sub>	Output Settling Time	400	ns	Bidirectional I/O Ports (Asyn- chronous)
t <sub>2B</sub>	Output Hold Time	400	ns	Bidirectional I/O Ports (Asynchronous)
t <sub>3A</sub>	Output Settling Time	400	ns	Bidirectional I/O Ports (Synchronous)
t <sub>3B</sub>	Output Hold Time	100	ns	Bidirectional I/O Ports (Synchronous)
t <sub>3C</sub>	Output Strobe Write Time	300	ns	Mode 12
t <sub>3D</sub>	Output Strobe Hold Time	300	ns	Mode 12
t4	I.S. Delay	200	ns	Z <sub>1</sub> , Modes 3, 12
t <sub>5</sub>	"Page Select" Outputs Settling Time	600	ns	Z <sub>2</sub> , Z <sub>3</sub> , Mode 12
t <sub>6A</sub>	Input Write Time	700	ns	Unbufferred Input Ports(Ports W,X,Y)
t <sub>6B</sub>	Input Hold Time	0	ns	Unbufferred Input Ports(Ports W, X, Y)


Notes: 1. tH measured with  $t_{\phi R}$  = 10nsec. 2. TACC is Data Bus, SYNC and CM-line output access time referred to the  $\phi_2$  trailing edge which clocks these lines out. tos is the same output access time referred to the leading edge of the next  $\phi_2$  clock pulse.

3. All MCS-40 components which may transmit instruction or data to 4004/4040 at M2 and X2 always enter a float state until the 4004/4040 takes over the data bus at  $X_1$  and  $X_3$  time. Therefore the t<sub>H</sub> requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than  $1V/\mu s$ .

4. For CDATA BUS = 500pF, CPORTS W,X,Y = 100pF; CPORT Z = 50pF.

4265

PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.









Figure 10. Timing Detail.





# PROGRAMMABLE KEYBOARD DISPLAY DEVICE

(Samples Available 1st Quarter, 1976)

**Keyboard Features:** 

- Programmable to Interface to Encoded Keyboard (8-bit code), 64-Key Scanned Keyboard (expandable to 128 keys) or Sensor Matrix (64 sensors)
- 8 Character FIFO Character Buffer (or RAM in Sensor Mode)
- 2 Key Rollover and Key Debounce
- External Interrupt Line to Indicate When a Character Has Been Entered in Character Buffer

## **Display Features:**

- Programmable to Interface to Individually Scanned Displays or Burrough's Self-Scan\* Drive (16, 18, or 20 Characters)
- Two 16 x 4 Display Registers Recirculated Synchronously with Keyboard Scan Lines to Give Automatic Display Refresh
- Display Registers Loadable and Readable Selectively or Sequentially
- 40 Pin Dual In-Line Package
- Standard Operating Temperature Range of 0° to 70°C (-40° to +85°C Operating Range to be Available Second Quarter 1976)

The 4269 has two separate and distinct sections: the keyboard section and the display section. The keyboard section can interface to a range of devices from a matrix of toggle or thumb switches such as found on an instrument panel up to a full typewriter style keyboard. The display section can interface to a range of devices from an array of individual LED indicators up to a gas discharge alphanumeric display.

The 4269 Programmable Keyboard Display (PKD) relieves the 4004 or 4040 CPU from continuously scanning a switch array or refreshing a display under software control. This greatly expands the CPU throughput. The 4269 can scan up to an 8 x 8 keyboard or sensor matrix (or a 2 x 8 x 8 keyboard with the use of the shift or control key input). The display portion can continuously refresh either a single 16 x 8 alphanumeric display; a single 8 x 8 alphanumeric display; a dual 16 x 4 digit display; a single 32 x 4 digit display; a 16 x 6, 18 x 6 or 20 x 6 alphanumeric gas discharge display such as the Burroughs Self-Scan\*; or an array of 128 indicators.

\*Self-Scan is a registered trademark of the Burroughs Corporation.

## PIN CONFIGURATION $V_{ss}$ 1 40 $P_3$

	_		_	
∨ <sub>ss</sub> □	1	$\mathbf{O}$	40	Þ٩
RESET	2		39	□D₂
SYNC	3		38	
см	4		37	<b>1</b> 0
¢۱۲	5		36	⊐ s/c
¢2	6		35	SHIF1
₿₀□	7		34	□ <sup>R</sup> 0
B1C	8		33	
B <sub>2</sub>	9		32	] R₂
B₃□	10	4269	31	
	11	4209	30	
A₀□	12		29	
A1[	13		28	□ <sup>R</sup> 6
A2	14		27	
A₃⊑	15		26	
	16		25	🗆 RS
S₀□	17		24	□ s <sub>7</sub>
S₁□	18		23	🗆 s <sub>6</sub>
S₂□	19		22	⊐s₅
S₃□	20		21	⊐s₄

## Pin Description

#### Pin No. Designation Function

1 11 110.	Designation	1 difetient
37-40	D0-D3	Bi-directional data bus. All address, instruction and data communica- tion between the CPU and the PKD are transmitted on these 4 pins.
5-6	φ1 <b>-</b> φ2	Non-overlapping clock signals which are used to generate the basic chip timing.
2	RESET	RESET input. A low level ( $V_{DD}$ ) applied to this input resets the PKD.
1	V <sub>SS</sub>	Most positive supply voltage.
26	V <sub>DD</sub>	Main power supply pin. Value must be $V_{SS}$ - 15V $\pm 5$ %.
3	SYNC	Synchronization input signal driven by SYNC output of the CPU.
4	СМ	Command input driven by a CM- RAM output of processor.
17-24	S0-S7	These pins are scan outputs which are used for driving either the key switch or sensor matrix and/or for strobing the display digits. Each line is mutually exclusive, active high $(V_{SS})$ , open drain.
25	RS	The RS pin is toggled for each complete scan of the S drive. This allows for the scan of 16 digits of display data. RS= $V_{SS}$ for the last 8 digits. This line is open drain.
12-15 7-10	A0-A3 B0-B3	These two ports provide two 16 x 4 recirculating display register outputs which are synchronized to the S drive scan. In the gas discharge display mode, A3 is reset and A2 is the clock to the gas discharge display. The 16, 18, or 20 recirculating data characters (6 bits wide) are not synchronized with the S drive scan in the gas discharge mode.
34-28	R0-R7	These pins are the return sense in- puts which are connected to the 8 drive lines via the scanned key or sensor matrix. They are pulled to a low state ( $V_{DD}$ ) in the sensor mode, pulsed low ( $V_{DD}$ ) in the scanned keyboard mode, and pulled high upon switch closure. They are float-
		ing in the encoded keyboard mode.
35	SHIFT	This is the shift input. It is active high ( $V_{SS}$ ). This pin is functional only in the scanned keyboard mode.
16	INT	This output is used to indicate when a keyboard or sensor character has been entered into the buffer. It is active low ( $V_{DD1}$ ), open-sourced and may be "OR" -ed with other 4040 interrupt inputs.

#### Pin No. Designation Function

- 11 V<sub>DD1</sub> Supply voltage for display register ports A and B and INT.
- 36 S/C This pin is the control key input from the keyboard in the scanned mode. In encoded keyboard mode, this pin can be used to input the strobe pulse from an external keyboard encoder.

## **Functional Description**

#### General

The 4269 Programmable Keyboard/Display (PKD) device provides an intelligent interface between an MCS-40 CPU and the keyboard and display portions of an MCS-40 design. The 4269's functions thus allow the use of sophisticated keyboards and displays without placing a large load on the CPU.

The MCS-40 data bus will provide the path for information transfer between the PKD and the 4040 or 4004 CPU. The PKD can be programmed to operate in one of three input modes and one of four output modes as defined by an instruction from the CPU. The modes are:

Sensor, Scanned Keyboard, Scanned Encoded Keyboard

Output

Individually Scanned Display Drive Self-Scan Drive: 16 Characters 18 Characters 20 Characters

The 4269 resides on a CM-RAM line of an MCS-40 system and has a fixed RAM address, #1. Hence, there can be up to four PKD per system without additional logic, one per CM-RAM. The PKD can be accessed with the MCS-40 I/O instruction set to interrogate the keyboard buffer FIFO/sensor RAM and load or read the display registers. The following is a list of the major keyboard features of the

4269:

- 1. Switch matrix, organized as an 8 x 8 scanned matrix with shift or control inputs allowing for up to 128 key inputs.
- 2. Two key roll over; N-key roll over capability if provided by encoded keyboards.
- Eight character first-in-first-out (FIFO) character buffer (or RAM in the Sensor Mode).
- 4. External interrupt line to indicate when a character has been entered in the buffer.
- 5. Fixed key bounce delay of approximately 11 msec in the scanned keyboard mode @ 740 kHz MCS-40 clocks.
- 6. Status buffer to indicate the number of characters in the keyboard FIFO and keyboard character over-entry.

7. Sensor matrix interface with up to 64 intersections.

The 4269's major display features are:

 Two 16 x 4 display registers which are recirculated synchronously with keyboard scan lines (at a scan frequency of 180 Hz). This allows for a free standing, scanned readout composed of individual displays.

MCS-40

- 2. Capability to drive 16, 18, or 20 character gas discharge displays directly via a 20 x 6 display register.
- 3. Registers are loadable and readable selectively or sequentially.

#### **Mode Selection**

The CPU communicates with the 4269 PKD by first selecting it with an SRC (Send Register Control) instruction. The first two bits of the index register pair referenced by the SRC contain 01, the binary address of the 4269 on the CM-RAM line. The 4269 is disabled until it is addressed by a first SRC. After the first SRC, a WR0 instruction is used to set the keyboard and display modes of the 4269 PKD. The CPU's accumulator will contain the information used for setting the PKD modes. The definition of a WR0 as used for a 4269 is given below:

# MnemonicInstruction CodeWR011100100

Set the input mode and output mode of the 4269 according to the value contained in the accumulator as follows:

#### $D_3D_2$

- 0 0 Individual, Scanned Displays
- 0 1 Gas Discharge, 20 Characters
- 1 0 Gas Discharge, 18 Characters
- 1 1 Gas Discharge, 16 Characters

#### $\mathsf{D}_1\mathsf{D}_0$

- 0 0 Sensor, Scanned
- 0 1 Scanned Keyboard
- 1 0 Encoded Keyboard, Not Scanned
- 1 1 Not Used

After the 4269 has been reset by the external RESET signal, the keyboard input mode is set to scanned keyboard mode and the display output mode is set to gas discharge, 16 character mode. Thus, if these modes are the desired input and output modes, it is not necessary to execute the WR0 mode setting instruction.

#### **Internal Display Registers and Pointer**

The 4269 has two 16x4 display registers referred to as Display Register A and Display Register B. These two registers can be operated in the individual, scanned display mode as:

- 1. Two 16 x 4 hexadecimal displays;
- 2. One 32 x 4 hexadecimal display;
- 3. One 8 x 8 alphanumeric display;
- 4. One 16 x 8 alphanumeric display; or
- 5. An array of 128 indicators.

In the gas discharge modes, the A and B registers are combined and operated as a 6 x 16, 6 x 18 or 6 x 20 register. For a given 6-bit character, the least significant 4-bits will be located in a 4-bit B register location and the two most significant bits in  $D_1$  and  $D_0$  of the corresponding A register location.

For operations on the display registers, the 4269 PKD maintains an internal display register pointer which points to a 4-bit character in the A or B display register.

For the individual, scanned display mode, CPU I/O instructions can be addressed to either Display Register A

or Display Register B, according to the register selected by an SRC instruction preceding the I/O instruction. The internal display register pointer can then be set or incremented for addressing characters in either the A or B register.

For gas discharge modes, the internal pointer can be automatically incremented, in an alternating pattern between registers A and B. The alternation pattern is  $A_0$ ,  $B_0$ ,  $A_1$ ,  $B_1$ , etc.

In the individual, scanned display mode, the 4-bit characters of Display Register A are outputted on the  $A_0$ - $A_3$  lines. The 4-bit characters of Display Register B are outputted on the  $B_0$ - $B_3$  lines. In the gas discharge modes, the  $A_0$ - $A_1$  and  $B_0$ - $B_3$  lines output the 6-bit character. The  $A_2$  line serves as the clock to the gas discharge display and the  $A_3$  line as the reset to the display.

#### Synchronization of Scan and Return Lines

In the scanned keyboard and scanned sensor modes a logical one is shifted through a field of zeros in eight Scan(S) lines. Each S Scan line can be used to source a row of eight keys or sensors. All rows of the contact keyboard or sensor matrix will be OR-tied to the eight Return (R) lines. Thus, since only one row will be enabled due to the synchronized ones in the Scan lines, each row of the keyboard or sensor matrix can be read into the Return lines and stored in the Keyboard FIFO/Sensor RAM at the proper RAM location. The 4269 will control all of these operations automatically once it is set to the appropriate keyboard mode.

The Scan Lines are also used in the individual, scanned display mode to select one of eight display characters. The display character itself will be outputted on the  $A_0$ - $A_3$  or  $B_0$ - $B_3$  output lines. The RS output line, which is toggled for each complete scan of the Slines, allows one of sixteen A or B register display characters to be addressed. Again, the 4269 will automatically control the operation of the S and RS lines to continuously read out the characters in the 4269's internal A and B Display Registers and thus continuously refresh the actual display devices.

Note that the Scan lines can be used with both the keyboard and display interfaces since both functions require the same function, i.e., a synchronized shifting of a logical one through a field of zeros.

#### **Software Operation**

The WR0 operates on the 4269 PKD completely independent of mode as it actually sets the mode as has already been described. The WR3 is mode independent except for a blanking code and operates as shown below:

#### WR3

Clears the keyboard/display logic and fills the display RAM with all blanks. The display outputs are also blanked. (Blank code is all logical "1"s for individual, scanned display mode and hex 20 for the gas discharge modes.)

### MODE SPECIFIC OPERATIONS

#### Individual, Scanned Display Mode

The instructions which are used in the individual, scanned display mode are described below:

#### Mnemonic Instruction Code SRC 0010 RRR1

The contents of the register pair RRR are used to select the 4269. An SRC is interpreted for individual, scanned display mode as follows:

RRR <sub>even</sub>	$RRR_{odd}$		
$D_3D_2D_1D_0$	$D_3D_2D_1D_0$		
0100	<b>D3D2D1D0</b>	Selects	0

- 1 0 0 n<sub>3</sub>n<sub>2</sub>n<sub>1</sub>n<sub>0</sub> Selects one of 16 display register characters of Display Register A with the A output lines outputting display characters synchronized with the S Scan lines.
- 0 1 0 1 n<sub>3</sub>n<sub>2</sub>n<sub>1</sub>n<sub>0</sub> Selects one of 16 display register characters of Display Register B with the B output lines outputting display characters synchronized with the S Scan lines.
- 0 1 1 1 n<sub>3</sub>n<sub>2</sub>n<sub>1</sub>n<sub>0</sub> Selects one of 16 display register characters of Register B with Register B output lines being placed at V<sub>SS</sub> level.

#### WR1 1110 0101

Resets the internal display register pointer to 0 and forces display memory to blank state. Upper two bits of ACC select length of display as follows:

#### <u>D</u><sub>3</sub>

- 0 Display B is 16 nibbles deep.
- 1 Display B is 8 nibbles deep.

 $D_2$ 

0 Display A is 16 nibbles deep.

1 Display A is 8 nibbles deep.

#### WRM 1110 0000

Loads the contents of the register addressed by the internal display register pointer with the contents of ACC; then advances the displayed data by one digit in relation to the scan line timing and increments the display register pointer.

#### RDM 1110 1001

Loads ACC with the contents of the register addressed by the display register pointer and then increments the display register pointer.

#### WMP 1110 0001

Loads the contents of the register addressed by the display register pointer with the contents of ACC.

#### RD3 1110 1111

Loads ACC with the contents of the display register pointed to by the display register pointer.

#### ADM 1110 1011

Adds the contents of the display register pointed to by the display register pointer to the accumulator with carry.

#### SBM 1110 1000

Substracts the contents of the display register pointed to by the display register pointer from the accumulator with borrow.

#### NOTES:

- 1. If Display A or B is set to 8 nibbles deep, each digit of the display will have double the ON duty-cycle that it would have in the 16 nibble deep setting (360 Hz scan cycle vs. 180 Hz for 16 nibble deep).
- 2. External resetting initializes the Display A and Display B configurations to 16 nibbles deep.
- 3. The displayed nibbles in the 8 deep configuration will be from the least significant 8 characters of the display register. The remaining eight words remain available for random data storage by the CPU.
- 4. The internal display register pointer will increment through all 16 register words, regardless of the display length (8 or 16) for WRM/RDM instructions unless the pointer is reset by an appropriate SRC instruction. In the WRM case, the Display Register A or B'sentire contents (used and unused portions) will be rotated.
- 5. An interface to a 32 x 4 hexadecimal display requires only that software recognize the A and B Display registers as the upper and lower halves of a single display.
- 6. An interface to a 16 x 8 alphanumeric display requires that software load the upper and lower 4-bits in the A and B registers in an appropriate alternating pattern. SRC instructions will have to proceed each load or read instruction to select the A or B half of the character.
- 7. If the LSD of a 16 character display is assigned to be the 15th character scanned (S<sub>7</sub> = V<sub>SS</sub> and RS = V<sub>SS</sub>), and the MSD, the first character (#0) scanned (S<sub>0</sub> = V<sub>SS</sub> and RS = V<sub>DD</sub>), and if loading is started at display register character 0, successive WRM instructions will shift the display data from the LSD to the MSD as in a calculator. Note that data will then be read back MSD to LSD with the RDM instruction, starting at register 0.

#### **Gas Discharge Modes**

The instructions which are used in the gas discharge display modes are described below.

#### Mnemonic Instruction Code SRC 0010 RRR1

The contents of the register pair RRR are used to select the 4269. An SRC is interpreted for gas discharge modes as follows:

RRReven RRRodd

 $D_3D_2D_1D_0 D_3D_2D_1D_0$ 

- 0 1 0 0 n<sub>3</sub>n<sub>2</sub>n<sub>1</sub>n<sub>0</sub> Selects the nth display register character of Display Register A with display outputs continuing to output the contents of Display Registers A and B.
- 0 1 0 1 n<sub>3</sub>n<sub>2</sub>n<sub>3</sub>n<sub>0</sub> Selects the nth display register character of Display Register B with the display outputs continuing to output the contents of Display Registers A and B.
- 0 1 1 0 n<sub>3</sub>n<sub>2</sub>n<sub>1</sub>n<sub>0</sub> Selects the nth display register character of Display Register A and blanks the A and B display output (with hex 20).
- 0 1 1 1 n<sub>3</sub>n<sub>2</sub>n<sub>1</sub>n<sub>0</sub> Selects the nth display register. character of Display Register B and blanks the A and B display output (with hex 20).

#### WR1

Resets the internal display register pointer to Display Register A position 0 and forces the Display Registers to the blank code.

Note: A WR1 should follow a WR0 which changes the display mode.

#### WRM 1110 0000

Loads the contents of the display register location addressed by the internal display register pointer with the contents of ACC: then advances the displayed data by one digit in relation to the scan line timing, and increments the display register pointer. The display register pointer alternates between the A and B registers.

#### RDM 1110 1001

Loads ACC with the contents of the display register location addressed by the display register pointer and then increments the display register pointer. The display register pointer alternates between the A and B registers.

#### WMP 1110 0001

Loads the contents of the display register location addressed by the display register pointer with the contents of ACC.

#### RD3 1110 1111

Loads ACC with the contents of the display register location pointed to by the display register pointer.

#### ADM 1110 1011

Adds the contents of the display register pointed to by the display register pointer to the accumulator with carry.

#### SBM 1110 1000

Subtracts the contents of the display register pointed to by the display register pointer from the accumulator with borrow.

#### NOTES:

- 1. The alternation pattern of the display register pointer is Display Register A position 0, Display Register B position 0, Display Register A position 1, etc
- 2. The upper two (four) gas discharge characters, 16-17 (16-19), can be addressed only by incrementing the internal display register pointer above 15 by a WRM or RDM instruction in 18 (20) character gas discharge mode. If the internal display register pointer has been incremented above 15, then these characters can be read or written by a RD3 or WMP instruction.
- 3. Successive WRM commands will shift the output data (see gas discharge display output format below) one character forward in relation to the reset pulse. This will cause a wraparound shift left on the self-scan display. Hence, starting at register 0 and loading the display RAM will give a rightjustified display - MSD first.




Figure 1. Gas Discharge Display Output Format.

4. RDM will not cause any display shifting. The read order is MSD to LSD with the MSD stored in display register 0.

#### Scanned Sensor Mode

The instructions which are used in the scanned sensor mode are described below:

#### Mnemonic Instruction Code RRR1 SRC 0010

The contents of the register pair RRR are used to select the 4269. An SRC is interpreted for scanned sensor mode as follows:

**RRR**even RRRodd

 $D_3D_2D_1D_0$   $D_3D_2D_1D_0$ 

0 1 X X n<sub>3</sub>n<sub>2</sub>n<sub>1</sub> X n<sub>3</sub>-n<sub>1</sub> indicates an 8-bit sensor group to be read.

#### WR2 1110 0110

Clears the FIFO/RAM logic and the INT line.

#### RD1 1110 1110

Loads into ACC the upper 4 bits of the 8-bit sensor RAM group previously addressed by an SRC instruction.

#### RD2 1110 1110

Loads into ACC the lower 4 bits of the 8-bit sensor RAM group previously addressed by an SRC instruction.

#### NOTES:

- 1. In this mode, the 4269 PKD will continuously input the 64 matrix intersections of the sensor into the FIFO/Sensor RAM, which is organized as a 64-bit RAM.
- 2. The INT line will become active (V<sub>DD1</sub>) and remain active whenever at least one intersection remains a logical one in the Sensor RAM.
- 3. The sensor group number set by the SRC is loaded into the internal display register pointer. Display mode instructions which change the internal display register pointer thus change the sensor group address.

#### Scanned Keyboard and Encoded Keyboard Modes

The instructions which are used in the scanned keyboard and encoded keyboard modes are described below:

Mnemonic	Instruct	ion Code
SRC	0010	RRR1

The contents of the register pair RRR are used to select the 4269. An SRC is interpreted as follows for scanned and encoded keyboard modes:

RRR<sub>odd</sub> **RRR**even

 $D_3D_2D_1D_0$   $D_3D_2D_1D_0$ 

0 1 X X X X X X SRC used only to select 4269.

#### WR2 1110 0110

Clears FIFO/RAM logic, the status buffer, and the INT line.

#### RD1 1110 1101

Reads the first nibble of the current FIFO register position.

7-43

**MCS-40** 

#### RD2 1110 1110

Reads the second nibble of the current FIFO register position. FIFO register position is incremented to the next position.

#### RD0 1110 1100

Loads ACC with the FIFO status.

NOTES:

- The 4-bit FIFO status contains the number of valid characters (0-8) in the keyboard FIFO. However, in the event of an overrun, i.e., more than 8 characters entered, the 4-bit status will be set to a value of 15. The first eight characters entered prior to the overrun character will remain in the FIFO until cleared.
- 2. When a character is entered in the FIFO, the INT output pin will go to V<sub>DD1</sub>. When a character is read, the INT will change from V<sub>DD1</sub> to V<sub>SS</sub> (open) and back to V<sub>DD1</sub> until the FIFO has been emptied. If a ninth character is inputted to the PKD before one complete character has been removed, the overrun status will be set. This will cause the INT line to remain active (V<sub>DD1</sub>) even after all characters have been accessed. Overrun status can only be cleared by a WR2 or WR3 command (although the first eight FIFO characters can be read). This condition allows the user to detect an overrun condition if it occurs between the time the status buffer is checked and the time all characters have been read. It should be noted that an RD2 must be initiated after an RD1 to advance to the next FIFO word even if the second nibble is not desired.
- 3. For a 16-key Keyboard, successive RD2 instructions will be adequate for inputting the key code.

#### **DESIGN CONSIDERATIONS**

#### **Display Modes**

#### **General Remarks**

Each Display A and Display B output is capable of driving one standard TTL load. This is done by using a  $V_{SS} = +5$ ,  $V_{DD} = -10V$  and  $V_{DD1} = GND$ . The  $V_{DD1}$  pin allows the PKD to interface to a variety of commercially available display arrays via a specified circuit. Gas discharge, phosphorescent, LED, and incandescent displays can all be used with a 4269. The interface requirements are determined by the selected display device. Current into each of the Display A and Display B output lines should not exceed 1.6mA.

The two 16 x 4 Display Registers A and B provide information in hexadecimal positive logic conventions. Hence, a 0000, negative logic V<sub>SS</sub> on the data bus, will be 0000 (positive logic V<sub>DD1</sub>) at the A and B display output. (The above is equivalent to one level inversion between the data outputs of the PKD and the CPU accumulator.)

#### Individual, Scanned Display Mode

The digit selection is achieved by using the eight scan lines, S<sub>0</sub>-S<sub>7</sub>, and the display select line RS. The RS output is used to multiplex the eight scan strobes to give sixteen separate strobes for up to 16 digits of display. It should be noted that the LSD output position of both Display Registers A and B is gated out coincidently with S<sub>0</sub> time of the scan register. Following digit positions are also coincident. This feature allows an interface to 8 x 8 or 16 x 8 displays. For the first eight display digit positions, the RS output is at open drain. The remaining eight of the 16 digit positions are output sequentially with RS at V<sub>SS</sub>. Sufficient active on-time (V<sub>SS</sub>) is allowed at the scan strobe line (S<sub>0</sub>-S<sub>7</sub>) to illuminate the displayed digit. Sufficient time is also allowed between segments to extinguish segment and prevent overlapped illumination. If the 8 digit mode is selected with the WR1 instruction, the LSD will be gated out every So time - not every other time.

#### Gas Discharge Modes (Self-Scan)

An approximate 100  $\mu$ sec period, 50% duty cycle clock will be provided to the gas discharge display. A reset pulse – one clock period long – will be generated every 111th clock period for the 16/18 digit displays or every 139th clock period for 20 digit displays. Character periods are either seven clock periods long (for 16 or 20 character displays) or six clock periods long (for 18 character displays). For either case, character data is valid for the first five clock periods of the character period. Character 0 (left-most digit) starts upon the rising edge of the reset signal. The blank code is A<sub>1</sub> = V<sub>SS</sub> and A<sub>0</sub>, B<sub>3</sub> - B<sub>0</sub> = V<sub>DD1</sub>, with A<sub>3</sub> and A<sub>2</sub> providing reset and clock functions respectively. For the 18 character gas discharge display mode, the data outputs are blank for the 108th, 109th, and 110th clock periods.

For an aesthetic display transistor, the display register outputs can be placed into the blank mode (all outputs to  $V_{SS}$ ) via an SRC during the loading of the display register. The outputs can then be unblanked via another SRC when the display register has been completely loaded.

#### **Keyboard Modes**

#### Scanned Sensor Mode

The sensor interface consists of two groups of eight lines, the scan strobe lines  $(S_0-S_7)$  and the return sense lines  $(R_0-R_7)$ . Each scan strobe is used to enable eight return lines, giving 64 total sense strobes for each complete scan. When in the sensor mode, the two key rollover and debounce logic is inhibited. This allows multiple valid intersection connections to be inputted. The SHIFT and CONTROL inputs are ignored in this mode.

Each sensor intersection will have a RAM location reserved. The designer should group the sensors in common groups of 4. This mode is intended to be used to scan a matrix of electronic intersections or mechanical contacts. Debouncing is to be performed under software control. The INT line will remain active  $(V_{DD1})$  whenever a valid intersection has been detected. The scan strobe cycle is the same pattern of a logical 1 (Vss) shifted in a field of zeros.

The sense return lines are read out by RD1/RD2 instructions as shown in Figure 2.




Figure 2. Sense Return.

#### Scanned Keyboard Mode

#### a. Key Depression Detection

These conditions can occur during the keyboard interrogation by the PKD (see timing diagram below).

1. Simultaneous Key Depression

Two or more keys depressed within one complete single depression scan (approximately 11ms) is defined as a simultaneous key depression. If this condition occurs, the PKD continues to scan the keyboard and waits until one key remains depressed. It then treats the remaining key as a single key depression, as described below.

#### 2. Single Key Depression

When any single key (non-simultaneous) is depressed, an internal counter is started. The key code is also stored internally in a PKD temporary register with a code given by the values of the Scan and Return Lines. The PKD will then make four more complete scans of all keys. If no other keys are depressed during the fourth complete scan and the original key detected is still depressed at the end of the fourth scan, the key code is defined as a single key depression. The key code is then entered into the FIFO along with the value of the SHIFT and Control (S/C) input signals. If eight characters are already in the FIFO, the character will not be entered and the overrun will be set. When a character is entered in the FIFO, the INT line is activated to a logical "1" (VDD1), If on the fourth complete scan the original key depressed is no longer depressed, the key is ignored as if it had never been depressed. This delay of four scan times, or approximately 11ms, thus provides the debounce function for the keyboard.




Figure 3. Keyboard Debounce and 2-Key Rollover Timing.

#### 3. Two Key Rollover

The two key rollover operates as follows:

If a second key is depressed after a first key has been accepted by the PKD as a single key depression but the first key has not been released, then the second key will be treated as a new original depression after the first key has been released.

If a second key is depressed after a first key has been accepted by the PKD as a single key depression and the second key is released before the first key is released, the second key will be ignored.

#### b. Key Matrix Encoding

The keyboard matrix hardware configuration and associated matrix encoding is shown in Figures 4, 5, and 6.




Figure 4. Hardware Configuration.

		R <sub>0</sub> 000	R <sub>1</sub> 001	R <sub>2</sub> 010	R <sub>3</sub> 011	R <sub>4</sub> 100	R <sub>5</sub> 101	R <sub>6</sub> 110	R <sub>7</sub> 111	SHIFT	S/C
s <sub>o</sub>	000	0	1	2	3	4	5	6	7	x	х
s <sub>1</sub>	001	8	9	10	11	12	13	14	15	x	х
S2	010	16	17	18	19	20	21	22	23	x	х
s3	011	24	25	26	27	28	29	30	31	x	х
S4	100	32	33	34	35	36	37	38	39	x	х
S5	101	40	41	42	43	44	45	46	47	x	х
S <sub>6</sub>	110	48	49	50	51	52	53	54	55	x	х
s <sub>7</sub>	111	56	57	58	59	60	61	62	63	x	х




Figure 5. Matrix Configuration.

Figure 6. Key Encoding.

c. Expansion to 128 Key Scan

The basic mechanism of the PKD for scanning a 64 key matrix can be expanded to interface to a 128 key matrix. Note that the CONTROL (S/C) and SHIFT inputs cannot be used to directly encode 256 keys since the single key depression logic operates with the 6-bit matrix position

code only. However, if full debounce and 2 key roll over control between two 64 key matrices is not necessary, then a configuration such as shown in Figure 7 may be used to add a seventh bit to the 6-bit matrix via the SHIFT or S/C input of the PKD. Alternately, two 4269 PKDs can be used for interfacing to the 128 keys.




Figure 7. 128 Scanned Input Keys.

#### **Encoded Keyboard Mode**

#### Data Format

In the encoded keyboard mode, the eight return lines are directly loaded into the PKD's keyboard FIFO. For encoded keyboards using less than eight encoded bits, the remaining bits can be any desired signal, such as a multiplex signal between two keyboards or a special key flag.

#### HARDWARE DESCRIPTION

The following is a description of the major hardware elements of the 4269. Refer to the hardware block diagram shown in Figure 8.

#### MCS-40 Data Bus/Control Line Interface

The 4269 PKD resides on the MCS-40 data and timing bus. As such it derives its basic timing from the  $\phi_1$  and  $\phi_2$  clock signals. Synchronization and chip select information are provided by the SYNC and CM-RAM lines respectively. The Data Bus provides the 4269 with control commands and routes Keyboard/Display data between the 4269 and CPU Accumulator.

#### **Display Registers**

The 4269 is provided with RAM storage which is utilized to implement an automatically refreshed display. The display RAM (Display Registers A and B) can be configured in several different organizations under program control, including two 16 x 4 hexadecimal displays, one 32 x 4 hexadecimal display, a single 8 or 16 alphanumeric display, a single 16, 18, or 20 character gas discharge alphanumeric display, or a 128 matrix array of indicators. The display RAM output is available on  $A_0$ - $A_3$  for Display Register A outputs and  $B_0$ - $B_3$  lines for Display Register B outputs. The V<sub>DD1</sub> line provides a separate negative supply reference for the A and B outputs (and INT).

#### S/R Counters and Debounce Logic

The S/R counters are two modulo 8 counters used to provide a unique 6-bit code for each of the 64 intersections provided by a matrix of eight Scan (S) Driver and eight Return (R) sense lines. The R counter is counted eight times for each S count. When keys, contacts, or controls are arranged in the matrix, each matrix intersection is examined for closure between the corresponding S and R line. If the 4269 is in the Scanned Keyboard Mode, an approximate 11 msec debounce time will be used to ascertain the validity of the connection. The valid 6-bit code, along with the SHIFT and S/C (control) line, is placed in the FIFO for retrieval by the CPU.

#### Scan Counter and Scan F/F

For each increment of the modulo 8 S counter, the Scan Counter is advanced. The register shifts a logical 1 ( $V_{SS}$ ) in a field of logical zeros (open drain). The non-overlapping one is successively moved from  $S_0$  through  $S_7$  and around again. For each complete sequence of shifts, the scan flipflop is toggled. This flip-flop's initial value, after RESET, is open drain.

#### **Key Return Multiplexer**

The return multiplexer selects one of the 8 return lines coming from the key array. The selection code is provided by the modulo 8 R counter. When in the Scanned Sensor Mode, all 8 R lines are entered for each scan line, and pass directly to the Sensor RAM (FIFO).

#### **FIFO and Sensor RAM**

This block is a dual function RAM of 64 bits. The RAM can serve as a keyboard character FIFO for eight 8-bit characters or as a sensor RAM to store the status of 64 intersections.




Figure 8. 4269 Hardware Block Diagram.

Notice: This is not a final specification. Some

## Absolute Maximum Ratings\*

Ambient Temperature Under Bias .	0°C to 70°C
Storage Temperature	55°C to + 125°C
Input Voltages and Supply Voltage	
with respect to Vss	+0.5V to -20V
Power Dissipation	1.0 Watt

#### COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## **D.C. and Operating Characteristics**

 $T_A = 0^\circ$  to 70°C;  $V_{SS} - V_{DD} = 15V \pm 5\%$ ;  $t_{\phi PW} = t_{\phi D1} = 400$ nsec;  $t_{\phi D2} = 150$ nsec; Logic "0" is defined as the more positive voltage (V<sub>IL</sub>, V<sub>OL</sub>); Logic "1" is defined as the more negative voltage (V<sub>IL</sub>, V<sub>OL</sub>); Unless Otherwise Specified.

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
L	Input Leakage Current			10	μA	V <sub>IL</sub> = V <sub>DD</sub>
VIH	Input High Voltage (Except Clocks)	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VIL	Input Low Voltage (Except Clocks)	V <sub>DD</sub>		V <sub>SS</sub> -5.5	V	
VIHC	Input High Voltage Clocks	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VILC	Input Low Voltage Clocks	V <sub>DD</sub>		V <sub>SS</sub> -13.4	V	
ILO	Data Bus Output Leakage Current			10	μA	V <sub>OUT</sub> = -12V
IOL	Data Bus Sinking Current	8	15		mA	V <sub>OUT</sub> = V <sub>SS</sub>
IOL	A <sub>0-3</sub> /B <sub>0-3</sub> Sinking Current		2.5		mA	V <sub>DD1</sub> = V <sub>SS</sub> -5V, V <sub>OUT</sub> = V <sub>DD1</sub> + .4V
IOL	Interrupt Sinking Current		150		μA	$V_{OUT} = V_{DD1} + .5V$
R <sub>OH</sub>	Data Bus Output Resistance		150	250	Ω	V <sub>OUT</sub> = V <sub>SS</sub> 5V
R <sub>OH</sub>	A <sub>0-3</sub> /B <sub>0-3</sub> Output Resistance		4		kΩ	$V_{OUT} = V_{SS} - 2.6V$
R <sub>OH</sub>	S <sub>0-7</sub> Output Resistance		250		Ω	$V_{OUT} = V_{SS} - 1V$
R <sub>OH</sub>	RS Output Resistance		350		Ω	V <sub>OUT</sub> = V <sub>SS</sub> -1V

## A.C. Characteristics

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{SS} - V_{DD} = 15V \pm 5\%$ .

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
t <sub>CY</sub>	Clock Period	1.3		2	μsec	
t <sub>ø R</sub>	Clock Rise Time			50	nsec	•
t <sub>ø F</sub>	Clock Fall Time	· ·		50	nsec	
t <sub>ø PW</sub>	Clock Width	380		480	nsec	
t <sub>¢</sub> D1	Clock Delay $\phi_1$ to $\phi_2$	400		550	nsec	
t <sub>øD2</sub>	Clock Delay $\phi_2$ to $\phi_1$	150			nsec	
tw	Data-In, CM, SYNC Write Time	350	100	· ·	nsec	
t <sub>H</sub> [1,2]	Data-In, CM, SYNC Hold Time	40	20	1	nsec	
tos[3]	Set Time (Reference)	0	·		nsec	
tACC	Data Bus Access Time			930	nsec	
tон	Data Bus Hold Time	50			nsec	
t <sub>RTSK</sub>	Return Line Pull-Down Time		5		μs	C = 100pF; Scannec Keyboard Mode
t <sub>rtsn</sub>	Return Line Pull-Down Time		30		μs	C = 100pF; Sensor Mode

4269


## Capacitance

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
Cφ	Clock Capacitance		8		pF	V <sub>IN</sub> = V <sub>SS</sub>
C <sub>DB</sub>	Data Bus Capacitance		14	20	pF	V <sub>IN</sub> = V <sub>SS</sub>
C <sub>IN</sub>	Input Capacitance			10	pF	V <sub>IN</sub> = V <sub>SS</sub>
COUT	Output Capacitance			10	pF	V <sub>IN</sub> = V <sub>SS</sub>

Notes: 1.  $t_H$  measured with  $t_{\phi R}$  = 10nsec.

2. All MCS-40 components which may transmit instruction on data to a 4004 or 4040 at M<sub>2</sub> and X<sub>2</sub> always enter a float state until the 4004/4040 takes over the data bus at X<sub>1</sub> and X<sub>3</sub> time. Therefore the t<sub>H</sub> requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than 1V/µs.

3. tACC is Data Bus, SYNC and CM-line output access time referred to the  $\phi_2$  trailing edge which clocks these lines out. tos in the same output access time referred to the leading edge of the next  $\phi_2$  clock pulse.








Figure 12. Gas Discharge (Self-Scan) Mode Timing - 16 or 20 Character Mode.




Figure 13. Gas Discharge (Self-Scan) Mode Timing - 18 Character Mode.

4269








Figure 9. Individually Scanned Display Mode Timing.

vss Sm-VDD S<sub>m+1</sub> DISPLAY DATA VALID BLANK VALID BLANK 300 - 500 µSEC RO - 32 CLOCK TIMES R1 10 1 µSEC Ø R2 Ø Ø R3 Ø Ø R4 0 R5 Ø R6 R7 X × 0 KEYBOARD RETURN LINE SENSED SENSOR RETURN LINE SENSED

Figure 10. Detailed Timing of Strobe and Return Lines for Keyboard, Sensor, and Individual Scanned Display Modes.





SINGLE STEP F/F

STEP

RESET OUT C

N.O. C

N.C.C

7-53

O STOP

O ACK

MCS-40

**Pin Description** 

OSED Input of single step circuitry to which normally closed con- tact of SPDT switch is con- nected.
notico.
Acknowledge input to single step circuitry normally con- nected to stop acknowledge
output of 4040. Stop output of single step cir- cuitry normally connected to
stop input of 4040. A SPDT toggle switch may be inserted in this line for RUN/HALT
control.
T IN Input to which RC network is connected to provide power- on reset timing.
T Reset signal output which di-
rectly connects to all MCS-40 reset inputs. This signal is act- ive low.
Phase 1 MOS level clock out-
put. Directly drives all MCS- 40 clock inputs.
Circuit reference potential – most positive supply voltage.
Phase 2 TTL level clock out- put. Positive true.

### **Functional Description**

The 4201 consists of the following functional blocks:


#### CRYSTAL OSCILLATOR

The oscillator is a simple series mode crystal-type circuit consisting of two inverters biased in the active region, and a series crystal element.

#### **PROGRAMMABLE SHIFT REGISTER**

The shift register in the 4201 divides the master clock and generates the proper states for generating the desired twophase clock. The circuit is a seven bit dynamic device which circulates a logical "1" through a field of zeroes. The output of the various states are then combined to provide the proper clock waveforms. This provides a divide by 7 function.

In order to maintain the proper clock timing over the full operating frequency range of the MCS-40<sup>™</sup> system, the shift register is programmable (using mode pin) as either a 7 bit or



```
4201 Shift Register Modes.
```

4 bit device. When in the 4 bit mode the clock is divided by 2 and then by 4 to provide a divide by 8 function. The relationship between the phases is equal; that is,  $\phi_1$  pulse width,  $\phi_2$  pulse width,  $\phi_1$  to  $\phi_2$  and  $\phi_2$  to  $\phi_1$  times are all equal.

#### PHASE DECODER

A simple gate complex is used to decode the shift register outputs to provide phase 1 and phase 2 clock waveforms. This circuitry is controlled by the mode input to achieve the two sets of timing discussed in the previous section.

#### **OUTPUT BUFFERS**

There are two sets of output buffers for the 2 phase clock. One set is the MOS level drivers designed to directly drive a full complement of MSC-40 components. The second set provides TTL compatible outputs which can drive one standard TTL load.

#### **RESET CIRCUIT**

The reset circuit is simply a level detector and driver stage. An external RC network connected between  $V_{DD}$  and  $V_{SS}$  at the reset input pin of the 4201 provides the required power-on delay.

To generate a reset, the  $V_{DD}$  supply must reach its full voltage level before the  $V_{SS}$  supply turns on.

#### SINGLE STEP CONTROL

The 4201 contains the necessary circuitry for allowing the 4040 CPU to execute instructions one at a time. Using the stop input and stop acknowledge output of the 4040, the 4201 generates a pulse that allows the 4040 to perform only one instruction. The stop command can be provided by a SPDT pushbutton directly since debouncing is provided by the 4201. A SPST toggle switch, in series with the STOP line, provides the Run/Halt feature.

## **Absolute Maximum Ratings\***

Storage Temperature55°C to 150°C Ambient
Operating Temperature 0°C to 70°C Ambient
Maximum Positive Voltage V <sub>CC</sub> +.5V
Maximum Negative Voltage VDD3V
Maximum Power Dissipation 1.0W
Maximum Supply Voltage V <sub>CC</sub> -V <sub>DD</sub> 17V <sup>[1]</sup>
Maximum Supply Voltage $V_{CC} - V_{DD} $ 17 $V^{[2]}$

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Notes: 1. CLOAD,  $\phi_1$  and  $\phi_2 \ge 100 \text{pF}$ .

2. CLOAD,  $\phi_1$  and  $\phi_2$  = 0; R = 68 $\Omega$ , VDD Pin to VDD; Bypass Capacitor at VDD Pin.


### **D.C. Characteristics** $T_A = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC}-V_{DD} = 15V \pm 5\%$ ; $GND = V_{CC} - 5V \pm 5\%$ .

Cumhal	Brunneten	Li	mit	Units		
Symbol	Parameter	Min. Max.		Units	Conditions	
I <sub>LI</sub>	Input Leakage Current		10	μA	$V_{IL} = V_{DD}$ All inputs except X <sub>1</sub> , X <sub>2</sub> , N. Open, N. Closed	
VIH	Input High Voltage	V <sub>CC</sub> -1.5	V <sub>CC</sub> +.5	v	All inputs except X <sub>1</sub> , X <sub>2</sub> , Reset	
VIL	Input Low Voltage	V <sub>DD</sub>	V <sub>CC</sub> -13	V	All inputs except X <sub>1</sub> , X <sub>2</sub> , Reset	
VOL	Output Low Voltage	V <sub>DD</sub>	V <sub>CC</sub> -13.4	V	Capacitance load only	
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> -1.5	V <sub>CC</sub>	V	Capacitance load only	
VOL	φ <sub>1T</sub> , φ <sub>2T</sub>		GND+.5	V	I <sub>OL</sub> = 1.6mA	
V <sub>OH</sub>	φ <sub>1T</sub> , φ <sub>2T</sub>	V <sub>CC</sub> 75		V	Ι <sub>ΟΗ</sub> = -400μΑ	
IOL	$\phi_1, \phi_2$ Sink Current	400		mA	V <sub>OUT</sub> = V <sub>CC</sub> ; Pulse Width ≤1µsec	
lοl	$\phi_{1T}, \phi_{2T}$ Sink Current	15		mA	V <sub>OUT</sub> = V <sub>CC</sub>	
lol	Reset Sink Current	6		mA	V <sub>OUT</sub> = V <sub>CC</sub>	
lol	Stop Sink Current	1		mA	V <sub>OUT</sub> = V <sub>CC</sub>	
юн	$\phi_1, \phi_2$ Source Current	180		mA	V <sub>OUT</sub> = V <sub>DD</sub>	
юн	$\phi_{1T}, \phi_{2T}$ Source Current	8		mA	V <sub>OUT</sub> = V <sub>DD</sub>	
I <sub>OH</sub>	Reset Source Current	6		mA	V <sub>OUT</sub> = V <sub>DD</sub>	
I <sub>ОН</sub>	Stop Source Current	1		mA	V <sub>OUT</sub> = V <sub>DD</sub>	
I <sub>DD</sub>	Average Supply Current		20	mA	5.185MHz Crystal, $C_{LOAD} \phi_1$ and $\phi_2 = 20 pF$	
VIL	Reset Input Low Voltage	V <sub>DD</sub>	V <sub>CC</sub> -11	V		
VIH	Reset Input High Voltage	V <sub>CC</sub> -6.5	V <sub>CC</sub> +.5	V		
R <sub>1</sub>	Pull Up Resistance on N. Open, N. Closed	20	120	ΚΩ	V <sub>IN</sub> = V <sub>DD</sub>	

## **Capacitance** $f = 1MHz; T_A = 25^{\circ}C$

Cumbal	Demonstern		Limit		Conditions
Symbol	Parameter	Min.	Max.	Units	Conations
CIN	Input Capacitance		5	pF	All inputs except X <sub>1</sub> , X <sub>2</sub>
COUT	$\phi_1, \phi_2$ Output Capacitance		40	pF	···
COUT	$\phi_{1T}, \phi_{2T}$ Output Capacitance		10	pF	
Соит	Stop Reset Output Capacitance		5	pF	

## **XTAL Specifications**



## **A.C. Characteristics** $T_A = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC} - V_{DD} = 15V \pm 5\%$ ; $G = V_{CC} - 5V \pm 5\%$

C	Devenue ten		Limit				
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
tCY	Clock Period		t <sub>XTAL</sub> *7		ns		
t <sub>¢</sub> ₽W	Clock Pulse Width	(2/7)t <sub>CY</sub> -10	(2/7)t <sub>CY</sub>	(2/7) t <sub>CY</sub> +10	ns	Mode = Vcc	
t <sub>øD1</sub>	Clock Delay from $\phi_1$ to $\phi_2$	(2/7)t <sub>CY</sub> -10	(2/7)t <sub>CY</sub>	(2/7)t <sub>CY</sub> +10	ns	- Mode - ACC	
t <sub>øD2</sub>	Clock Delay from $\phi_2$ to $\phi_1$	(1/7)t <sub>CY</sub> -10	(1/7)t <sub>CY</sub>	(1/7)t <sub>CY</sub> +10	ns		
tCY	Clock Period		t <sub>XTAL</sub> *8		ns		
t <sub>ø</sub> PW	Clock Pulse Width	(1/4)t <sub>CY</sub> -10	(1/4)t <sub>CY</sub>	(1/4)t <sub>CY</sub> +10	ns		
t <sub>øD1</sub>	Clock Delay from $\phi_1$ to $\phi_2$	(1/4)t <sub>CY</sub> -10	(1/4)t <sub>CY</sub>	(1/4)t <sub>CY</sub> +10	ns	Mode = V <sub>DD</sub>	
t <sub>øD2</sub>	Clock Delay from $\phi_2$ to $\phi_1$	(1/4)t <sub>CY</sub> -10	(1/4)t <sub>CY</sub>	(1/4)t <sub>CY</sub> +10	ns	1	
t <sub>øD3</sub>	TTL Clk to MOS Clk Skew <sup>[1]</sup>	0		40	ns		
t <sub>ør</sub> ,t <sub>øf</sub>	Clock Rise and Fall Time			50	ns	$C_L$ =300pF= $\phi_1, \phi_2;$ $C_L$ =50pF on $\phi_{1T}, \phi_{2T}$	
t <sub>D</sub>	Delay from Acknowledge to Stop			1	μs	CL=20pF	


MCS-40

Note: 1. See waveforms section for phase relationships between  $\phi_1$ ,  $\phi_1$ T,  $\phi_2$ , and  $\phi_2$ T.


2. Proper system operation of all members of the MCS-40<sup>++</sup> component family is guaranteed with the 4201 Clock Generator at 1.35 µsec ≤t<sub>CY</sub> ≤2 µsec.

## **Typical Characteristics**

#### IDD CURRENT VS. LOAD CAPACITANCE



## CLOCK GENERATOR



#### Power Supply Voltages

The purpose of R<sub>DD</sub> is both to limit  $\phi_1$  and  $\phi_2$  rise times and to drop V<sub>DD</sub> at the 4201 pin. Values for R<sub>DD</sub> as a function of  $\phi_1$ ,  $\phi_2$  load capacitance are:

For  $C_{LOAD} <50pF$ ; use  $R_{DD} = 100\Omega$ . For  $50pF < C_{LOAD} <100pF$ ; use  $R_{DD} = 68\Omega$ . For  $100pF < C_{LOAD} <300pF$ ; use  $R_{DD} = 27\Omega$ . For  $C_{LOAD} >300pF$ ; use  $R_{DD} = 10\Omega$ .

All 4201 functions requiring the  $V_{DD}$  voltage should use the pin  $V_{DD}$  or node (B) on the 4201 side of resistor  $R_{DD}$ .

Operation is guaranteed with  $V_{CC}-V_{DD} = 15V \pm 5\%$ . During system power-up or during power supply glitching, the maximum magnitude of ( $V_{CC}-V_{DD}$ ) must be limited to 17 volts.

With V<sub>CC</sub> = +5V, V<sub>DD</sub> = -10V, bypass capacitor C1 of 1  $\mu$ F and C2 of .1  $\mu$ F in parallel from V<sub>CC</sub> to GND and V<sub>DD</sub> to GND provide excellent bypassing.

#### Single-Supply Systems (+15V or -15V)

Recommended 4201 circuit modifications for single supply systems are:

- 1. The 1  $\mu$ F capacitor C1 should be between V<sub>DD</sub> and V<sub>CC</sub>.
- 2. Other capacitors shown as being grounded should be connected to  $V_{CC}$ .
- 3. Reset R C should be connected to V<sub>CC</sub>.
- 4. The current limiting resistor  $\mathsf{R}_{\mathsf{D}\mathsf{D}}$  is still needed in the  $\mathsf{V}_{\mathsf{D}\mathsf{D}}$  line.

#### Crystals

Either  $\div$ 7 or  $\div$ 8 Modes may be used. Mode equals V<sub>CC</sub> for  $\div$ 7, Mode equals V<sub>DD</sub> for  $\div$ 8. The XTAL range should be between 500 kHz (4 MHz XTAL,  $\div$ 8 MODE) and 740 kHz (5.185 MHz XTAL,  $\div$ 7 MODE). These XTAL may be found as standard products from CTS Knights or Crystek.

The XTAL terminals, X1 and X2, should each be tied to 20pF capacitors C3 and C4 to GND. Exact values of C3 and C4 should be selected such that total capacitance values seen at X<sub>1</sub> and X<sub>2</sub> inputs, including lead and board capacitance, are 20 – 30pF allowing proper oscillation start up following a Reset.

#### **Reset Network**

The Reset input has  $V_{IL} = V_{CC}$  -11 Volts and  $V_{IH} = V_{CC}$  -6.5 Volts, with about 1 Volt of hysteresis (Schmitt circuit).

Node A must be tied to GND or V<sub>CC</sub> = +5V; and R<sub>R</sub> and C<sub>R</sub> selected, such that the negative V<sub>DD</sub> transition moves the Reset input below V<sub>IL</sub>.

Tying node (A) to GND and making  $C_R$  very large, i.e. >1 $\mu$ F, will allow the greatest freedom in  $V_{CC}$  and  $V_{DD}$  rise times during turn-on. Tying node (A) to GND will also cause Reset after a  $V_{DD}$  glitch to GND.

The purpose of R<sub>S</sub> at 510 $\Omega$  or 1k $\Omega$ , is to limit Reset input fall time on manual Reset, so that the Reset input does not fall below V<sub>DD</sub>.

#### **TTL Clock Outputs**

If  $\phi_{1T}$  and  $\phi_{2T}$  are used, GND pin should be tied to logic ground.  $\phi_{1T}$  and  $\phi_{2T}$  levels will be equal to V<sub>CC</sub> and the GND pin level.


#### **Unused Functions**

If any of the 4201 functions listed below are not used, it is recommended that the pins be connected as described below:

1.  $\phi_{1T}$ ,  $\phi_{2T}$  – Tie GND,  $\phi_{1T}$ ,  $\phi_{2T}$  to V<sub>CC</sub>.

- 2. Single Step Tie NO to  $V_{CC}$ NC to Node (B) ( $V_{DD}$  pin of 4201) STOP ACK to  $V_{CC}$ STOP left open
- 3. Reset Tie RESET IN to  $V_{CC}$ RESET OUT to  $V_{CC}$

Waveforms



## 4008/4009


## **STANDARD MEMORY AND I/O INTERFACE SET**

 Direct Interface to Standard Memories

int


- Allows Write Program Memory
- 24 Pin Dual In-Line Packages
- Standard Operating Temperature Range of 0° to 70 °C

The standard memory and I/O interface set (4008/4009) provides the complete control functions performed by the 4001 or 4308 in MCS-40<sup>™</sup> systems. The 4008/4009 are completely compatible with other members of the MCS-40 family. All activity is still under control of the CPU. One set of 4008/4009 and several TTL decoders is sufficient to interface to 4K words of program memory, sixteen four-bit input ports and sixteen four-bit output ports.




### PIN CONFIGURATIONS





#### 4009 BLOCK DIAGRAM



**MCS-40** 

## 4008/4009

		80	4009					
Pin No.	Designation/ Type of Logic	Description of Function	Pin No.	Designation/ Type of Logic	Description of Function			
1-4	D <sub>0</sub> -D <sub>3</sub> /Neg.	Bidirectional data bus. All ad- dress, instruction and data communication between proc- essor and the PROGRAM MEMORY or I/O ports is trans- mitted on these 4 pins.	23-20	D <sub>0</sub> -D <sub>3</sub> /Neg.	Bidirectional data bus. All ad dress, instruction and data communication between proc essor and the PROGRAM MEMORY or I/O ports is trans mitted on these 4 pins.			
7-8	φ <sub>1</sub> -φ <sub>2</sub> /Neg.	Non-overlapping clock signals which are used to generate the basic chip timing.	5-8, 1-4	D' <sub>1</sub> -D' <sub>8</sub> /Pos.	The eight bits of instruction from the program memory are transferred on these 4009 pins			
6	SYNC/Neg.	Synchronization input signal driven by SYNC output of processor.	14-13	$\phi_1 \cdot \phi_2 / \text{Neg.}$	(most significant bit is Dg). Non-overlapping clock signals which are used to generate the			
5	CM-ROM/Neg.	Command input driven by CM-ROM output of processor. Used for decoding SRC and I/O instructions.	11	SYNC/Neg.	basic chip timing. Synchronization input signa driven by SYNC output of processor.			
23-16	A <sub>0</sub> -A <sub>7</sub> /Pos.	Address output buffers. The demultiplexed address values	15	CM-ROM/Neg.	Command input driven by CM-ROM output of Processor.			
		generated by the 4289 from the address data supplied by the processor at $A_1$ and $A_2$ .	9	IN/Neg.	Output signal, active low, generated by the 4289 when the processor executes an RDR in			
15-13, 11	C <sub>0</sub> -C <sub>3</sub> /Pos.	Chip select output buffers. The address data generated by the processor at $A_3$ , or during an SRC are transferred here.	10	OUT/Neg.	struction. Output signal, active low (V <sub>DD</sub> ), generated by the 4009 when the processor executes a			
9	F/L/Neg.	Output signal generated by the 4008 to indicate which half- byte of PROGRAM MEMORY is to be operated on.	19-16	1/0 <sub>0</sub> -1/0 <sub>3</sub> /Pos.	WRR instruction. Bidirectional I/O data bus. Data to and from I/O ports or data to write PROGRAM MEMORY			
10	W/Pos.	Output signal, active low, gen- erated by the 4008 when the processor executes a WPM in-	23	V <sub>DD</sub>	are transferred via these pins Main power supply pin. Value must be $V_{SS}$ -15V ±5%.			
12	V <sub>SS</sub>	struction. Most positive supply voltage.	12	V <sub>SS</sub>	Most positive supply voltage.			
24	V <sub>DD</sub>	Main power supply pin. Value must be $V_{SS}$ –15V ±5%.						

## **Functional Description**

The 4008 is the address latch chip which interfaces the 4004 or 4040 to standard PROMs, ROMs and RAMs used for program memory. The 4008 latches the low order eight bits of the program address sent out by the CPU during A1 and A2 time. During A3 time it latches the high order four bits of the program address from the CPU. The low-order eight bits of the program address are then presented at pins A0 through A7 and the high-order four bit (also referred to as page number) are presented at pins C0 through C3. These four bits must be decoded externally and one page of program memory is selected.

The 4009 then transfers the eight bit instruction from program memory to the CPU four bits at a time at M1 and M2. The command signal sent by the CPU activates the 4009 and initiates this transfer.

When the CPU executes an SRC (Send Register Control) instruction, the 4008 responds by storing the I/O address in its eight bit SRC register. The content of this SRC register is always transferred to the address lines (A0 through A7) and the chip select lines (C0 through C3) at X1 time. The appropriate I/O port is then selected by decoding the chip select lines. The IN and OUT lines of the 4009 indicate whether an input or output operation will occur.

The 4009 is primarily an instruction and I/O transfer device. When the CPU executes an RDR (Read ROM Port) instruction, the 4009 will send an input strobe (pin 9) to enable the selected input port. It also enables I/O input buffers to transfer the input data from the I/O bus to the data bus. When the 4009 interprets a WRR (Write ROM Port) instruction, it transfers output data from the CPU to the I/O bus and sends an output strobe (pin 10) to enable the selected output port.

The WPM (Write Program Memory) instruction is used in conjunction with the 4008/4009 to write data into the RAM program memory. When an instruction is to be stored in RAM program memory, it is written in two four-bit segments. The F/L signal from the 4008 keeps track of which half is being written. When the CPU executes a WPM instruction, the chip select lines of the 4008 are jammed with "1111". In the system design this should be designated as the RAM channel. The W line on the 4008 is also activated by the WPM instruction. The previously selected SRC address on line A0 through A7 of the 4008 becomes the address of the RAM word being written. By appropriately decoding the chip select lines, the W line, and F/L, the write strobes can be generated for the memory.

The F/L line is initially high (Vss) when power comes on. It then pulses low (VDD) when every second WPM is executed. A high (Vss) on the F/L lines means that the first four bits (OPR) are being written, and a low means that the last four bits (OPA) are being written. The 4009 transfers the segment of the instruction to the I/O bus at X2 of the WPM instruction. The SRC address sent to RAM is only 8 bits. When more than one page of RAM (256 bytes) is being written, an output port must be used to supply additional address lines for higher order addresses.

## Absolute Maximum Ratings\*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	55°C to + 125°C
Input Voltages and Supply Voltage	
with respect to Vss	+0.5V to -20V
Power Dissipation	1.0 Watt

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### 4008/4009

## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to 70°C;  $V_{SS} - V_{DD} = 15V \pm 5\%$ ;  $t_{\phi PW} = t_{\phi D1} = 400$  nsec;  $t_{\phi D2} = 150$  nsec; Logic "0" is defined as the more positive voltage (V<sub>IL</sub>, V<sub>OL</sub>); Unless Otherwise Specified. SUPPLY CURRENT

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
I <sub>DD</sub>	Average Supply Current (4008 only)		10	20	mA	$T_A = 25^{\circ}C$
I <sub>DD</sub>	Average Supply Current (4009 only)		13	30	mA	$T_A = 25^{\circ}C$
INPUT CH	ARACTERISTICS-ALL INPUTS EXCEPT I/O PINS					
ILI	Input Leakage Current			10	μA	V <sub>IL</sub> = V <sub>DD</sub>
VIH	Input High Voltage (Except Clocks)	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VIL	Input Low Voltage (Except Clocks)	V <sub>DD</sub>		V <sub>SS</sub> -5.5	V	
VIHC	Input High Voltage Clocks	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VILC	Input Low Voltage Clocks	V <sub>DD</sub>		V <sub>SS</sub> -13.4	v	
OUTPUT	CHARACTERISTICS-ALL OUTPUTS EXCEPT I/O P	INS				
ILO	Data Bus Output Leakage Current			10	μA	V <sub>OUT</sub> = -12V
VOH	Output High Voltage	V <sub>SS</sub> 5V	V <sub>SS</sub>		v	Capacitance Load
IOL	Data Lines Sinking Current	8	15		mA	V <sub>OUT</sub> = V <sub>SS</sub>
lol[1]	Address Line Sinking Current (4008 only)	7	13		mA	V <sub>OUT</sub> = V <sub>SS</sub>
IOL .	In, Out, F/L, Chip Select	1.6	4		mA	V <sub>ÓUT</sub> = V <sub>SS</sub> -4.85
IOL <sup>[2]</sup>	W Output, Sinking Current (4008 only)	2.5	5		mA	V <sub>OUT</sub> = V <sub>SS</sub>
VOL	Output Low Voltage, Data Bus, CM, SYNC	V <sub>SS</sub> -12		V <sub>SS</sub> -6.5	v	I <sub>OL</sub> = 0.5mA
R <sub>OH</sub>	Output Resistance, Data Line "0" Level (4008 only)		150	250	Ω	V <sub>OUT</sub> = V <sub>SS</sub> 5V
R <sub>OH</sub>	Address, Chip Select Output Resistance, "0" Level (4008 only)		.6	1.2	kΩ	V <sub>OUT</sub> = V <sub>SS</sub> 5V
R <sub>OH</sub>	Output Resistance, Data Line "0" Level (4009 only)		130	250	Ω	V <sub>OUT</sub> = V <sub>SS</sub> -2V
I <sub>CF</sub> <sup>[3]</sup>	Address, C/S Output "1" Clamp Current (4008 only)			16	mA	V <sub>OUT</sub> = V <sub>SS</sub> -6V
I <sub>CF</sub> [3]	In, Out "1" Clamp Current (4009 only)			16	mA	V <sub>OUT</sub> = V <sub>SS</sub> -6V
I/O INPUT	CHARACTERISTICS	· · · · · · · · · · · · · · · · · · ·			L	·····
ILI	Input Leakage Current			10	μA	
V <sub>IH</sub> [4]	Input High Voltage	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VIL	Input Low Voltage (4009 only)	V <sub>DD</sub>		V <sub>SS</sub> -4.2	V	
I/O OUTP	UT CHARACTERISTICS					······································
V <sub>OH</sub>	Output High Voltage	V <sub>SS</sub> 5V			v	I <sub>OUT</sub> = 0
R <sub>OH</sub>	I/O Output "0" Resistance (4009 only)		.25	1.0	kΩ	V <sub>OUT</sub> = V <sub>SS</sub> 5
IOL	I/O Output "1" Sink Current (4009 only)	5	12		mA	V <sub>OUT</sub> = V <sub>SS</sub> 5V
lol	I/O Output "1" Sink Current (4009 only)	1.6	4		mA	V <sub>OUT</sub> = V <sub>SS</sub> -4.85V
I <sub>CF</sub>	I/O Output "1" Clamp Current (4009 only)			16	mA	V <sub>OUT</sub> = V <sub>SS</sub> -6V
CAPACIT	ANCE					•••••••••••••••••••••••••••••••••••••••
Cφ	Clock Capacitance		8	15	pF	V <sub>IN</sub> = V <sub>SS</sub>
C <sub>DB</sub>	Data Bus Capacitance		7	10	pF	V <sub>IN</sub> = V <sub>SS</sub>
C <sub>IN</sub>	Input Capacitance (4008 only)			10	pF	V <sub>IN</sub> = V <sub>SS</sub>
C <sub>IN</sub>	Input Capacitance (4009 only)			15	pF	V <sub>IN</sub> = V <sub>SS</sub>
COUT	Output Capacitance			10	рF	V <sub>IN</sub> = V <sub>SS</sub>

2. A 6.8k  $\Omega$  resistor must be connected between Pin W and VDD for TTL capability.

3. Resistors in series with TTL inputs may be required to limit current into VDD or VSS from TTL input clamp diodes.

4. TTL V<sub>OH</sub> = 2.4V will ensure 4009 V<sub>IH</sub> = V<sub>SS</sub> -1.5 via the 4009 latch. Refer to Figure 3.

7-62

## A.C. Characteristics


 $T_{A}$  = 0°C to 70°C,  $V_{SS}$  -V\_{DD} = 15V  $\pm 5\%$ 

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
t <sub>CY</sub>	Clock Period	1.35		2.0	μsec	
tφ <sub>R</sub>	Clock Rise Time			50	ns	
tφ <sub>F</sub>	Clock Fall Times			50	ns	
tφ <sub>PW</sub>	Clock Width	380	· · · · · · · · · · · · · · · · · · ·	480	ns	
t¢D1	Clock Delay $\phi_1$ to $\phi_2$	400		500	ns	
tφ <sub>D2</sub>	Clock Delay $\phi_2$ to $\phi_1$	150			∙ns	
tw	Data-In, CM, SYNC Write Time	350	100		ns	
t <sub>H</sub> [1,3]	Data-In, CM, SYNC Hold Time	40	20		ns	
tos[2]	Set Time (Reference)	0			ns	
<sup>t</sup> ACC	Data-Out Access Time Data Lines SYNC CM-ROM CM-RAM			930 930 930 930	ns ns ns ns	C <sub>OUT</sub> = 500 pF Data Lines 500pF SYNC 160pF CM-ROM 50pF CM-RAM
tон	Data-Out Hold Time	50	150		ns	C <sub>OUT</sub> = 20pF
t <sub>A1</sub>	Address to Output Delay at $A_1$ , $X_1$ (4008)			580	ns	C <sub>L</sub> = 250pF
t <sub>A2</sub>	Address to Output Delay A <sub>2</sub> (4008)			580	ns	C <sub>L</sub> = 250pF
tcs	Chip Select Output Delay at $A_3$ (4008)			300	ns	C <sub>L</sub> = 50pF
twd	W Output Delay (4008)			600	ns	C <sub>L</sub> = 100pF
t <sub>FD</sub>	F/L Output Delay (4008)	0.1		1	μs	C <sub>L</sub> = 100pF
twi	Data In Write Time (4009)	470	<u></u>		ns	C <sub>L</sub> = 200pF on data bus
t <sub>D</sub>	I/O Output Delay (4009)			1.0	μs	C <sub>L</sub> = 300pF
t <sub>S1</sub>	IN Strobe Delay (4009)			450	ns	C <sub>L</sub> = 50pF
t <sub>S2</sub>	OUT Strobe Delay (4009)			1.0	μs	C <sub>L</sub> = 50pF


Notes: 1. t<sub>H</sub> measured with  $t_{\phi R}$  = 10nsec.


2. tACC is Data Bus, SYNC and CM-line output access time referred to the  $\phi_2$  trailing edge which clocks these lines out. tos is the same output access time referred to the leading edge of the next  $\phi_2$  clock pulse.

3. All MCS-40 components which may transmit instruction or data to 4004/4040 at M<sub>2</sub> and X<sub>2</sub> always enter a float state until the 4004/4040 takes over the data bus at X<sub>1</sub> and X<sub>3</sub> time. Therefore the t<sub>H</sub> requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than 1V/µs.










EXPLANATION:

WITH V<sub>S3</sub> = +5V and V<sub>DD</sub> = -10V, AN EXTERNAL TTL INPUTTING TO THE 4289 ON THE I/O LINE, RAISES THE I/O LINE TO 2.4V. THE O1-RA INVERTER TURNS "OFF" AND Q2 PULLS THE I/O LINE TO V<sub>S5</sub>. A LOW TTL SIGNAL OVERNIDES Q2. IF THE TTL OUTPUT GOES TO THE THIRD STATE, THE EXTERNAL I/O LINES REMAIN HIGH THROUGH Q2. THE PURPOSE OF THIS CIRCUIT IS TO REMOVE RESISTORS TO  $V_{CC}$  =  $V_{SS}$  ON TTL OUTPUTS, AS  $R_1$  DOES ON 4001/4308 INPUT PORTS.

Figure 2. MCS-40 Timing Detail.





# intel

## STANDARD MEMORY INTERFACE


- Direct Interface to all Standard Memories
- Allows Read and Write Program Memory
- Single Package Equivalent of 4008/4009
- TTL Compatible Address, Chip Select, Program Memory Data Lines

- 40 Pin Dual In-Line Package
- Standard Operating Temperature Range of 0° to 70°C
- Also Available With
   -40° to +85°C Operating
   Range

The 4289 standard memory interface and I/O interface enables the CPU devices to utilize standard memory components as program data memory. Notably, PROMs (4702A), RAMs (2102) and ROMs can be arranged in a memory array to facilitate system development. Programs generated using the 4289 interface can be committed to MCS-40<sup>™</sup> ROMs (4308 and 4001) with no change to software.

The 4289 also contains a 4 bit bi-directional I/O port and necessary steering logic to multiplex a host of I/O sources to the CPU. The Read and Write Program Memory instruction allows the user to store data and modify program memory. The device directly addresses 4K of program memory. The address is obtained sequentially during A1-A3 states of an instruction cycle. The eight bit instruction is presented to the CPU during M1 and M2 states of the instruction cycle via the four bit data bus.

The 4289 stores the SRC instruction operand as an I/O address and responds to the ROM I/O instructions (WRR and RDR) by reading or writing data to and from the processor and 4289 I/O bus.



PIN CONFIGURATION

	_	 	 	
₽₀ [	ı۲	$\bigcirc$	40 E	) vod
P1 [	12		39	] 1/0 <sub>0</sub>
D2 [	3		38	] 1/0 <sub>1</sub>
P3 [	1₁		37 L	] 1/02
OPRO [	5		36	] 1/0 <sub>3</sub>
OPR1 [	16		35	] v <sub>dd1</sub>
OPR2 [	1,		34	] c3
ОРЯЗ [	1.		33	] c2
OPA0 [	٦¢		32 L	] c1
OPA1 [	10		31	] c₀
OPA2	- יי	4289	30	] A7
ОРАЗ [	12		29	A6
Ø1 [	13		28	] A5
Ø2 [	14		27	] A4
SYNC [	15		26	] A3
см [	16		25	] A2
RESET [	17		24	] A1
IN [	18		23	] A <sub>0</sub>
оит [	19		22	] F/L
v <sub>ss</sub> [	20		21	] рм
	h	 	 	

## **Pin Description**

Pin No.	Designation/ Type of Logic	Description of Function
1-4	D <sub>0</sub> -D <sub>3</sub> /Neg.	Bidirectional data bus. All ad- dress, instruction and data communication between proc- essor and the PROGRAM MEMORY or I/O ports is trans- mitted on these 4 pins.
5-8	OPR <sub>0</sub> -OPR <sub>3</sub> /Pos.	The high order 4 bits (OPR) of the instruction or data (RPM) from the PROGRAM MEM- ORY are transferred to the 4289 on these pins.
9-12	OPA <sub>0</sub> -OPA <sub>3</sub> /Pos.	The low order 4 bits (OPA) of the instruction or data (RPM) are transferred to the 4289 on these pins.
13-14	$\phi_1$ - $\phi_2$ /Neg.	Non-overlapping clock signals which are used to generate the basic chip timing.
15	SYNC/Neg.	Synchronization input signal driven by SYNC output of processor.

16	CM/Neg.	Command input driven by CM-ROM output of processor. Used for decoding SRC and I/O instructions.
17	RESET/Neg.	RESET input. A negative logic "1" level ( $V_{DD}$ ) applied to this input resets the FIRST/LAST flip-flop.
18	IN/Neg.	Output signal, active low ( $V_{DD}$ ), generated by the 4289 when the processor executes an RDR or RPM instruction.
19	OUT/Neg.	Output signal, active low ( $V_{DD}$ ), generated by the 4289 when the processor executes a WRR or WPM instruction.
20	V <sub>SS</sub>	Most positive supply voltage.
21	PM/Neg.	Output signal, active low ( $V_{DD}$ ), generated by the 4289 when the processor executes an RPM or WPM instruction.
22	F/L/Neg.	Output signal generated by the 4289 to indicate which half- byte of PROGRAM MEMORY is to be operated on ( $V_{DD} = OPR$ , $V_{SS} = OPA$ ).
23-30	A <sub>0</sub> -A <sub>7</sub> /Pos.	Address output buffers. The demultiplexed address values generated by the 4289 from the address data supplied by the processor at $A_1$ and $A_2$ .
31-34	C <sub>0</sub> -C <sub>3</sub> /Pos.	Chip select output buffers. The address data generated by the processor at $A_3$ or during an SRC are transferred here.
35	V <sub>DD1</sub>	Supply voltage for address and chip select buffers.
36-39	1/O <sub>3</sub> -1/O <sub>0</sub> /Pos.	Bidirectional I/O data port. Data to and from I/O devices or data to write PROGRAM MEMORY are transferred via these pins.
40	V <sub>DD</sub>	Main power supply pin. Value must be $V_{SS}$ - 15V $\pm$ 5%.

## **Functional Description**

The 4289 enables the 4 bit CPU chip (4004 or 4040) to interface to standard memory components. This allows construction of prototype or small volume systems using electrically programmable ROMs or RAMs in place of 4001 or 4308 mask programmable ROMs. Since 4001s or 4308s also contain up to 16 mask programmable I/O ports, the 4289 has provisions for directly addressing 16 channels of 4 bit I/O ports. In its role as a Memory and I/O interface device, the 4289 provides three different types of operation, namely:

- a. Interface to Program Memory for instruction fetch operations.
- b. Interface to Input/Output ports for storing or fetching data using WRR, RDR instruction.
- c. Interface to R/W Program Memory for program alteration using WPM, RPM instructions. This feature may also be used for storing or fetching data, thus allowing the use of standard R/W RAM for data storage via the 4289.

These three basic operations will be discussed in detail in the following paragraphs.

#### Instruction Execution

The contents of the data bus at A<sub>1</sub>, A<sub>2</sub>, and A<sub>3</sub> are latched by the 4289 and transferred to the address and chip select output buffers. The low order address at A<sub>1</sub> is transferred to A<sub>0</sub>-A<sub>3</sub> outputs, the middle order address at A<sub>2</sub> is transferred to A<sub>4</sub>-A<sub>7</sub> outputs and the high order address at A<sub>3</sub> is transferred to C<sub>0</sub>-C<sub>3</sub> outputs. These 12 output lines provide the necessary address and chip select signals to interface to a 4K x 8 bit Program Memory.

The 8 bit word selected by  $A_0$ - $A_7$  and  $C_0$ - $C_3$  is transferred to the processor via the OPR<sub>0-3</sub>, OPA<sub>0-3</sub> input lines and the data output buffer. The high order bits (OPR) are transferred at M<sub>1</sub> and the low order 4 bits (OPA) are transferred at M<sub>2</sub>.

The 4289 has been designed to work equally well with either the 4004 or 4040 processor elements. Since the 4040 is provided with two CM-ROM controls which allow it to directly address up to 8K x 8 bits of Program Memory (4K x 8 bits selected by each CM-ROM control), two 4289s would be required for full memory capability. In this case, one 4289 would be controlled by CM-ROMo and the other by CM-ROM1. The 4289 which receives CM at A3 would be enabled to transfer data at M1 and M2.

It should be noted that the two CM-ROM controls permit the simultaneous use of 4001, 4308, and 4289 in the same system. The ROM's 4001 and 4308 can be mixed and assigned to one CM-ROM control line while a single 4289 can be assigned to the other. However, within one CM-ROM control line, 4289, 4001, and 4308 cannot be mixed, since the 4289 does respond to a full 4K of memory by its design and thus would overlap program memory address with the 4001 or 4308.

#### I/O Port Operation

When the processor executes an I/O port instruction (WRR or RDR), a previously selected I/O port (via an SRC instruction) is enabled to receive or transmit 4 bits of data. In the case of WRR, the selected output port receives the 4 bit contents of the processor accumulator, and in the case of RDR, the selected input port transmits 4 bits of data to the processor accumulator. The 4 bit value sent out at  $X_2$  time of the SRC instruction is used as the port address. Since the 4289 is capable of addressing 16 4 bit I/O ports, it must therefore be capable of storing the SRC address sent by the processor and presenting that address to the external I/O port selection logic for WRR or RDR instructions which follow. To accomplish this, the 4289 behaves as follows:

- a. When the processor executes an SRC instruction, the 4289 stores the address sent out by the processor at  $X_2$  and  $X_3$ . The contents of the upper 4-bits of the SRC register are transferred during every  $X_1$  time to the chip select lines and are available for subsequent I/O instructions' port selection.
- b. When the processor then executes a WRR instruction, the 4289 latches the data sent out by the processor at  $X_2$  and transfers this data to the I/O output buffer. This buffer is enabled during  $X_3$  and transmits the data to the selected output port. So that external port logic may be enabled to receive the data, the 4289 generates the OUT strobe signal.
- c. When the processor executes an RDR instruction, the 4289 generates the IN strobe. This enables the selected input port to transmit its data to the I/O bus, where it is latched by the 4289 and transferred to the processor at  $X_2$ .

Note that in a system using ROMs, the 4 bit port number is decoded by the ROM chip itself. Where a 4289 is used, the 4 bit port number outputted at the chip select lines  $C_0$ - $C_3$  must be externally decoded to select the appropriate I/O device.

#### **Read/Write Program Memory Operations**

If the 4289 is used in conjunction with the 4040, both the WRITE and READ PROGRAM MEMORY (WPM/RPM) functions are directly available (only the WPM is available for 4004 systems). To accomplish these operations, the following are required:

- a. A program memory address.
- b. The proper control signals.
- c. A means of transmitting the data to be stored or fetched.

The 4289 provides all of these as described below.

#### **Program Memory Address**

The address for an RPM or WPM operation is provided by the 8 bit contents of the SRC register. Note that the RPM or WPM instruction must have been preceded by an SRC instruction which loaded an 8-bit address into the 4289's SRC register. This 8-bit address is the full address of an 8-bit word in one Read/Write Program Memory page (256 bytes). If more than one page of Read/Write Program Memory is desired, these pages must be selected by external logic controlled via other output ports of the system. At X<sub>1</sub> of every instruction cycle the 8 bit value contained in the SRC register is transferred to the address output buffers A<sub>0</sub>-A<sub>7</sub>. This address will select 1 out of 256 program memory words.

During execution of WPM or RPM, the 4289 does not transfer the high order 4 bits of the SRC register to  $C_0$ - $C_3$ .

Instead, it forces all 4 chip select output buffers to a logic "1" state (positive true logic or  $V_{SS}$ ). This forcing of  $C_0$ - $C_3$  to all "1s" can be used to indicate the execution of a WPM or RPM instruction. The PM output signal is also generated whenever a proper memory operation (WPM or RPM) is being performed. If only one page of R/W memory is required, the 1111 condition on  $C_0$ - $C_3$  or the PM signal can be used to enable that page. If more than one page is required, an additional output port of the system along with external logic will be necessary to provide the 1 out of 16 page select function.

Since the program memory is organized as 8 bit words, and since RPM and WPM are transmitting only 4 bit words, it is also necessary to specify either the upper or lower halfbyte of program memory.

This is done automatically by a FIRST/LAST flip-flop and output signal in the 4289. The state of this flip-flop is used to generate the control signal F/L which determines the proper half-byte of program memory. If F/L is a logic "1" state (V<sub>DD</sub>), OPR is selected. When F/L is a logic "0" (V<sub>SS</sub>), OPA is selected. The user can directly reset the FIRST/LAST flip-flop to logic "0" (V<sub>SS</sub>) in the 4289 by applying a RESET signal.

Starting from a "reset" condition the FIRST/LAST flipflop automatically toggles after executing either an RPM or WPM instruction. Hence, odd numbered program memory operations select OPA and even numbered program memory operations select OPR (starting with #1 from reset). Alternate WPM and RPM instructions should be used with care since this can cause an out of sequence with the F/L line.

The OUT strobe signal is generated only during WRR and WPM instructions. Hence, the combination of the PM signal (or  $C_0$ - $C_3$  = 1111) and the OUT signal can be used as a WRITE ENABLE for R/W program memory.

#### **Program Memory Data Paths**

When the processor executes the WPM instruction, the 4289 latches the data sent out at X<sub>2</sub> by the processor and transfers it via the I/O output buffers to the I/O port. The I/O port must be connected to the data input pins of the R/W memory chips. (Refer to Figure 2 which follows.)

If the processor (4040) executes the RPM instruction, then the entire 8 bit program memory word is transferred to the  $OPR_0$ - $OPR_3$  and  $OPA_0$ - $OPA_3$  inputs of the 4289. Depending on the state of the F/L signal, either the OPA or the OPR half-byte is automatically selected by the 4289.

#### **Data Storage**

If Read/Write Memory is interfaced to via a 4289 and is used for data storage only, the data is accessed via the WPM and RPM instructions just as Read/Write Program Memory would be accessed. The only difference that the chip select lines  $C_0$ - $C_3$  are never used to select the Read/Write Memory in an instruction fetch operation. The PM pulse would be used to select the Read/Write data memory.

Note that the RAM instructions RDM, WRM, WR0-WR3, RD0-RD3, SBM and ADM cannot be used to access this type of data Read/Write memory.

#### 4008/4009 and 4289 Differences

The functional differences between a 4289 and a 4008/4009 Standard Memory Interface component pair are as follows:

- 1. The PM pulse of the 4289 (negative logic) is inverted in comparison with the W pulse of the 4008 (positive logic).
- 2. The W pulse of the 4008 begins in X2 and ends in X3. The 4289's PM pulse begins in X1 and ends in A1.
- 3. The OUT strobe of the 4289 goes to logical 1 ( $V_{DD}$ ) for the WRR instructions and the WPM instructions. The OUT strobe of the 4009 goes to logical 1 ( $V_{DD}$ ) for the WRR instruction only.

#### 4289 Applications

The 4289 can be used to form systems of widely varying complexity. Simple systems containing only one page (256 x 8) of PROGRAM MEMORY and few I/O ports, or more complex systems requiring as many as 32 pages (8K x 8) of memory and 32 I/O ports can readily be implemented. Several examples will be described here.

- 1. Basic PROM Microcomputer System (Figure 1). This system contains:
  - a. 1K x 8 bits of PROGRAM MEMORY (4702A PROM)
  - b. 1280 bits of DATA MEMORY (4002 RAM) organized as 16 20-character registers
  - c. 4 RAM output ports (4002)
  - d. 4 I/O ports.

This system uses a 3205 1 out of 8 decoder to decode the input port addressed by the CPU. Two chip select signals (Co and C1) are combined with the IN signal, which is activated low to indicate an input operation, to select one of four input ports. The 3205 enables one DM 7098 threestate buffer.

In a similar manner, one 3205 and the OUT signal, which is activated to indicate an output operation, are used to select one of four output ports.

2. Standard PROM and RAM Memory System (Figure 2). This system again contains 4 pages of PROM storage but, in addition, has one page of RAM storage which can be used for either PROGRAM or DATA storage by using the WPM/RPM instructions. (The RPM instruction is valid only with the 4040.) The RAM storage has been implemented with two 4101's (256 x 4 static RAM). Notice that separate WRITE ENABLE signals must be generated for the upper and lower half-bytes of RAM.

Note that the inputs to the 4101 RAMs are connected to the 4289 I/O port while their outputs are connected directly to the OPR-OPA lines.

The 4101 RAMs can be chip selected through their active low chip select lines in either of two cases:

- 1. By an address decode of 4 when the RAMs are addressed as Program Memory for instruction fetch.
- By the PM signal when addressed as a RAM read or write via an RPM or WPM instruction. For write operations, the TTL logic shown selects one of the






Figure 1. Basic PROM Memory System

4289

MCS-40

7-69








Figure 3. Two Memory Bank System.

two 4101 Read/Write lines according to the F/L signal of the 4289.

The TTL buffers are placed on the data bus to facilitate the compatability between the NMOS RAMs and the PMOS PROMS. The inverters limit the negative excursion of the PROM outputs which may damage the RAMs. The TTL pullup is required to ensure the  $V_{\rm IH}$  threshold level.

 Two Memory Bank System (Figure 3). Two 4289s are used in this 4040 system giving addressability to a full 8K bytes of PROM memory. In this case each 4289 is controlled from a separate CM-ROM control signal. The CM-ROM<sub>0</sub> and CM-ROM<sub>1</sub> lines are generated by the 4040. This system cannot be implemented with the 4004.

#### 4289, 4702A System Considerations

 When utilizing the 4289 with more than six 4702As,a TTL buffer as shown in Figure 4 should be inserted in series with the OPR, OPA lines to achieve maximum clock rate. The buffer may be inverting or noninverting.

However, use of a  $5.1 \text{K}\Omega$  resistor on the 4702A output to V<sub>SS</sub> will allow up to 6 x 4702As to be used without TTL buffers and still achieve maximum clock rate.

2. 4702A access times to meet MCS-40 at  $t_{CY}$  = 1.35 $\mu$  sec are guaranteed with pure capacitive load of 75pF and with load of 240pF plus a TTL buffer on the 4702A output.

To operate with more than 6 x 4702A without TTL buffer, the limiting specification is  $t_{CO}$  and this increases 5 nsec/pF for capacitance above 75pF; MCS-40  $t_{CY}$  must be increased 2.5ns/pF.




Figure 4. 4289 and 4702A Block Diagram.

## **Absolute Maximum Ratings\***

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Input Voltages and Supply Voltage
with respect to Vss +0.5V to -20V
Power Dissipation 1.0 Watt

#### COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{SS} - V_{DD} = 15V \pm 5\%$ ;  $t_{\phi PW} = t_{\phi D1} = 400$  nsec;  $t_{\phi D2} = 150$  nsec;  $4289 V_{DD1} = V_{SS} - 5V$ . Logic "0" is defined as the more positive voltage ( $V_{IL}$ ,  $V_{OL}$ ); Unless Otherwise Specified.

#### SUPPLY CURRENT

			Limit				_
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	)
I <sub>DD</sub>	Average Supply Current		30	40	mA	T <sub>A</sub> = 25°C	

#### **INPUT CHARACTERISTICS-ALL INPUTS EXCEPT I/O PINS**

۱ <sub>LI</sub>	Input Leakage Current		10	μA	V <sub>IL</sub> = V <sub>DD</sub>
VIH	Input High Voltage (Except Clocks)	V <sub>SS</sub> -1.5	V <sub>SS</sub> +.3	V	
VIL	Input Low Voltage (Except Clocks)	V <sub>DD</sub>	V <sub>SS</sub> -5.5	V	
V <sub>ILO</sub>	Input Low Voltage	V <sub>DD</sub>	V <sub>SS</sub> -4.2	V	OPR/OPA
VIHC	Input High Voltage Clocks	V <sub>SS</sub> -1.5	V <sub>SS</sub> +.3	v	
VILC	Input Low Voltage Clocks	V <sub>DD</sub>	V <sub>SS</sub> -13.4	v	

#### **OUTPUT CHARACTERISTICS-ALL OUTPUTS EXCEPT I/O PINS**

I <sub>LO</sub>	Data Bus Output Leakage Current			10	μA	V <sub>OUT</sub> = -12V
V <sub>OH</sub>	Output High Voltage	V <sub>SS</sub> 5V	V <sub>SS</sub>		v	Capacitive Load
IOL	Data Lines Sinking Current	8	15		mA	V <sub>OUT</sub> = V <sub>SS</sub>
lol[1]	Address Line Sinking Current	7	13		mA	V <sub>OUT</sub> = V <sub>SS</sub> , V <sub>DD1</sub> = V <sub>DD</sub>
Íol	In, Out, F/L, PM Sinking Current, Chip Select	1.6	4		mA	V <sub>OUT</sub> = V <sub>SS</sub> -4.85 V <sub>DD1</sub> = V <sub>DD</sub>
Vol[2]	Chip Select Output Low Voltage			V <sub>DD1</sub> +.5	V	I <sub>OL</sub> = .4mA
VOL	Output Low Voltage, Data Bus, CM, SYNC	V <sub>SS</sub> -12		V <sub>SS</sub> -6.5	V	I <sub>OL</sub> = 0.5mA
R <sub>OH</sub>	Output Resistance, Data Line "0" Level		150	250	Ω	V <sub>OUT</sub> = V <sub>SS</sub> 5V
ROH	Address, Chip Select Output Resistance, "0" Level		.6	1.2	kΩ	V <sub>OUT</sub> = V <sub>SS</sub> 5V

#### **I/O INPUT CHARACTERISTICS**

1	Input Leakage Current		10	μA	
VIH[3]	Input High Voltage	V <sub>SS</sub> -1.5	V <sub>SS</sub> +.3	V	
VIL	Input Low Voltage	V <sub>DD</sub>	V <sub>\$\$</sub> -4.2	V	

#### **I/O OUTPUT CHARACTERISTICS**

VOH	Output High Voltage	V <sub>SS</sub> 5V			V,	I <sub>OUT</sub> = 0
R <sub>OH</sub>	I/O Output "0" Resistance		.25	1.0	kΩ	V <sub>OUT</sub> = V <sub>SS</sub> 5
IOL	I/O Output "1" Sink Current	5	12		mA	V <sub>OUT</sub> = V <sub>SS</sub> 5
եր	I/O Output "1" Sink Current	1.6	4		mA	V <sub>OUT</sub> = V <sub>SS</sub> -4.85V
I <sub>CF</sub>	I/O Output "1" Clamp Current			10	mA	V <sub>OUT</sub> = V <sub>SS</sub> -6V


Notes: 1. The address lines will drive a TTL load if a 470Ω resistor is connected in series between the address output and the TTL input. 2. 4289 Address (A<sub>0</sub>-A<sub>7</sub>) Outputs are also tied to V<sub>DD1</sub> but are tested with capacitive load only.


3. TTL V<sub>OH</sub> = 2.4V will ensure 4289 V<sub>IH</sub> = V<sub>SS</sub> -1.5V via the 4289 latch. Refer to Figure 5.

## D.C. and Operating Characteristics (Continued)


CAPACITANCE

			Limit			
Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
$C_{\phi}$	Clock Capacitance		14	20	pF	V <sub>IN</sub> = V <sub>SS</sub>
C <sub>DB</sub>	Data Bus Capacitance		7	10	pF	V <sub>IN</sub> = V <sub>SS</sub>
CIN	Input Capacitance			15	pF	V <sub>IN</sub> = V <sub>SS</sub>
Соит	Output Capacitance			10	pF	V <sub>IN</sub> = V <sub>SS</sub>





├--



1/0

#### EXPLANATION:

WITH Vgs = +5V and Vod = -10V. AN EXTERNAL TTL INPUTTING TO THE 4289 ON THE I/O LINE, RAISES THE I/O LINE TO 2.4V. THE 01-RA INVERTER TURNS' OFF. XAND 0.2 PULLS THE I/O LINE TO Vgs. A LOW TTL SIGNAL OVERNIDES 0.2. IF THE TTL OUTPUT GOES TO THE THIRD STATE, THE EXTERNAL I/O LINES REMAIN HIGH THROUGH 0.2. THE PURPOSE OF THIS CIRCUIT IS TO REMOVE RESISTORS TO Vgc = Vgs ON TTL OUTPUTS, AS RI, DOES ON 4001/A308 INPUT PORTS. į

### A.C. Characteristics

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{SS} - V_{DD} = 15V \pm 5\%$ 

			Limit			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
t <sub>CY</sub>	Clock Period	1.35		2.0	µsec	
t¢ <sub>R</sub>	Clock Rise Time			50	ns	
t¢ <sub>F</sub>	Clock Fall Time			50	ns	
tφ <sub>PW</sub>	Clock Width	380		480	ns	
t¢D1	Clock Delay $\phi_1$ to $\phi_2$	400		550	ns	
t¢ <sub>D2</sub>	Clock Delay $\phi_2$ to $\phi_1$	150			ns	
tw	Data-In, CM, SYNC Write Time	350	100		ns	
t <sub>H</sub> [1,3]	Data-In, CM, SYNC Hold Time	40	20		ns	
tos[2]	Set Time (Reference)	0			ns	
t <sub>ACC</sub>	Data-Out Access Time Data Lines SYNC CM-ROM CM-RAM			930 930 930 930	ns ns ns ns	C <sub>OUT</sub> = 500pF Data Lines 500pF SYNC 160pF CM-ROM 50pF CM-RAM
t <sub>OH</sub>	Data-Out Hold Time	50	150		ns	C <sub>OUT</sub> = 20pF
t <sub>A1</sub> [4]	$\phi_1$ to Output Delay A <sub>1</sub>		400	1000	ns	C <sub>L</sub> = 250pF; A <sub>0</sub> -A <sub>3</sub>
t <sub>TA1</sub> [4]	Data Bus to Output Delay A <sub>1</sub>		500	700	ns	$C_{L} = 250 pF; A_{0}-A_{3}$
t <sub>A2</sub> [4]	$\phi_1$ to Output Delay A <sub>2</sub>		400	580	ns	$C_{L} = 250 pF; A_{4} - A_{7}$
t <sub>TA2</sub> [4]	Data Bus to Output Delay A <sub>2</sub>		500	700	ns	C <sub>L</sub> = 250pF; A <sub>4</sub> -A <sub>7</sub>
t <sub>CS</sub> [4,5]	$\phi_1$ to Chip Select Output Delay A <sub>3</sub>		150	350	ns	C <sub>L</sub> = 50pF
<sup>t</sup> TC <sup>[4,5]</sup>	Data Bus to Chip Select Output Delay A3		250	350	ns	C <sub>L</sub> = 50pF
twid	OPR to Data Bus Delay		250	350	ns	C <sub>OUT</sub> = 20pF, Data Bus
tSRC	Output Delay at X <sub>1</sub> Time		400	700	ns	C <sub>L</sub> = 250pF
t <sub>S1</sub>	IN Strobe Delay Time			500	ns	C <sub>L</sub> = 50pF
t <sub>S2</sub>	OUT Strobe Delay Time, Falling			500	ns	C <sub>L</sub> = 50pF
t <sub>FD</sub>	F/L and PM Delay Time		300	500	ns	C <sub>L</sub> = 100pF
tw,I/O	I/O Input Write Time	400	250		ns	
t <sub>H,I/O</sub>	I/O Input Hold Time	40	0		ns	
<sup>t</sup> D,I/O	I/O Output Delay Time		400	1000	ns	C <sub>L</sub> = 300pF
twi	Data In Write Time	350			ns	C <sub>OUT</sub> = 200pF, Data Bus


Notes: 1. t<sub>H</sub> measured with t<sub> $\phi$ R</sub> = 10nsec.


2. TACC is Data Bus, SYNC and CM-line output access time referred to the  $\phi_2$  trailing edge which clocks these lines out. tos is the same output access time referred to the leading edge of the next  $\phi_2$  clock pulse.

3. All MCS-40 components which may transmit instruction or data to 4004/4040 at M<sub>2</sub> and X<sub>2</sub> always enter a float state until the 4004/4040 takes over the data bus at X<sub>1</sub> and X<sub>3</sub> time. Therefore the t<sub>H</sub> requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than 1V/µs.

4.  $t_{A1}$ ,  $t_{A2}$ ,  $t_{CS}$  apply if Data Bus is valid before  $\phi_1$  trailing edge.  $t_{TA}$ ,  $t_{TC}$  apply if Data Bus becomes valid after  $\phi_1$  trailing edge.

5. Measured at output of 3205 decoder.








Figure 7. MCS-40 Timing Diagram for 4289.

## 4002




## 320 BIT RAM AND 4 BIT OUTPUT PORT

- Four Registers of 20 4 Bit Characters
- Direct Interface to MCS-40<sup>™</sup> 4 Bit Bus
- Output Port Low-Power TTL Compatible
- 16 Pin Dual In-Line Package
- Standard Operating Temperature Range of 0° to 70°C
- Also Available With -40° to +85°C Operating Range


The 4002 performs two distinct functions. As a RAM it stores 320 bits arranged in 4 registers of twenty 4 bit characters each (16 main memory characters and 4 status characters). As a vehicle of communication with peripheral devices, it is provided with 4 output lines and associated control logic to perform output operations. The 4002 is a PMOS device and is compatible with all MCS-40<sup>™</sup> components.

The 4002 is available in two options, the 4002-1 and 4002-2. Along with an external pin connected to either  $V_{DD}$  or  $V_{SS}$ , a two bit chip selection address is provided allowing a maximum of 1280 bits of 4002 RAM on a single MCS-40 CM-RAM line. Thus, the four CM-RAM lines give a maximum of 5120 bits of 4002 RAM in an MCS-40 system.

PIN CONFIGURATION



BLOCK DIAGRAM



MCS-40

## **Pin Description**

#### Pin No. Designation **Description of Function** 1-4 $D_0 - D_3$ Bidirectional data bus. All address, instruction and data communication between processor and the RAM MEMORY or the output port is transmitted on these 4 pins. 5 Vss Most positive supply voltage. 6-7 $\phi_1 - \phi_2$ Non-overlapping clock signals which are used to generate the basic chip timing. 8 SYNC Synchronization input signal driven by SYNC output of processor. 9 RESET **RESET** input. A logic negative level (V<sub>DD</sub>) applied to the chip will cause a clear of all output and control static flip-flops and will clear the RAM array. To completely clear the memory, RESET must be applied for at least 32 instruction cycles (256 clock periods) to allow the internal refresh counter to scan the memory, During RESET the data bus output buffers are inhibited (floating condition).

10 Po The chip number for a 4002 is assigned as follows:

			(RRR EVEN)
Chip No.	4002 Option	n Po	$D_3 D_2$
0	4002-1	V <sub>SS</sub>	0 0
1	4002-1	V <sub>DD</sub>	0 1
2	4002-2	V <sub>SS</sub>	1 0
3	4002-2	V <sub>DD</sub>	1 1
11	СМ	CM-RAM outp Used for enal	put driven by out of processor. oling the device coding SRC and
12	V <sub>DD</sub>	Main power su must be VSS -	upply pin. Value 15V ± 5%.
13-16	0 <sub>3</sub> -0 <sub>0</sub>	transferring da to the users s puts are buffe mains stable a been loaded. T made low pow	ut port used for ta from the CPU ystem. The out- red and data re- fter the port has This port can be ver TTL compat- a 12K pull-down

resistor to V<sub>DD</sub> on each pin.

SRC ADDRESS

## **Functional Description**

The twenty 4 bit characters for each 4002 register are arranged as follows:

- 16 characters addressable by an SRC instruction. Four 16 character registers constitute the "main" memory.
- 2. 4 characters addressable by specific RAM instructions. Four 4 character registers constitute the "status character" memory.

The status character location (0 through 3) as well as the operation to be performed on it are selected by the OPA portion of the I/O and RAM instructions.

The RAM Registers Locations, Status Characters, and Output Port are select and accessed with a corresponding RAM Instruction.

There can be up to four RAMS per RAM Bank (CM-RAM). There can be four RAM banks per system without decoding or 8 with decoding.

Bank switching is accomplished by the CPU after receiving a "DCL" (designated command line) instruction. Prior to execution of the DCL instruction the desired CM-RAM code has been stored in the accumulator (for example through an LDM instruction). During DCL the CM-RAM code is transferred from the accumulator to the CM-RAM register. The RAM bank is then selected starting with the next instruction.

If no DCL is executed prior to SRC, the CM-RAM<sub>0</sub> will automatically be activated at the  $X_2$  state of the instruction cycle provided that RESET was applied at least once to the system (most likely at the start-up time).

#### Instruction Execution

An SRC (Send Register Control) instruction is executed to select a RAM and a character within that RAM (for a RAM read or write instruction) prior to the succeeding RAM or I/O instruction's execution.

The eight bits of the register pair addressed by the SRC instruction are interpreted as follows:

- a. The first four bits sent out at  $X_2$  time select one out of four chips and one out of four registers. The two higher order bits (D<sub>3</sub>, D<sub>2</sub>) select the chip and the two lower order bits (D<sub>1</sub>, D<sub>0</sub>) select the register.
- b. The second 4-bits ( $X_3$  time) select one 4-bit character out of 16. The address is stored in the address register of the selected chip (second 4 bits are not used for status character reads or writes or for I/O output instructions).

The following RAM and I/O output instructions are executed by the 4002.

#### 1. RDM Read RAM character

The content of the previously selected RAM main memory character is transferred to the accumulator. The 4 bit data in memory is unaffected.

- RDO-3 Read RAM status characters 0-3 The 4 bits of status characters 0-3 for the previously selected RAM register are transferred to the accumulator.
- 3. WRM Write accumulator into RAM character

The accumulator content is written into the previously selected RAM main memory character location.

 WRO-3 Write accumulator into RAM status characters 0-3

The content of the accumulator is written into the RAM status characters 0-3 of the previously selected RAM register.

5. WMP Write memory port

The content of the accumulator is transferred to the RAM output port of the previously selected RAM chip. The data is available on the output pins until a new WMP is executed on the same RAM chip. The content of the ACC and the carry/link are unaffected. (The LSB bit of the accumulator appears on  $0_0$ , Pin 16 of the 4002.)

6. ADM Add from memory with carry

The content of the previously selected RAM main memory character is added to the accumulator with carry. The RAM character is unaffected.

 SBM Subtract from memory with borrow The content of the previously selected RAM character is subtracted from the accumulator with borrow. The RAM character is unaffected.

#### Timing Considerations

Presence of CM-RAM during  $X_2$  tells 4002's that an SRC instruction was received. For a given combination of data at  $X_2$  on  $D_2$ ,  $D_3$ , only the chip with the proper option and  $P_0$  state will be ready for the I/O or RAM operation that follows.

When an I/O or RAM instruction is received by the CPU, the CPU will activate one CM-RAM line during  $M_2$ , in time for the 4002's to receive the OPA (2nd part of the instruction), which will specify the I/O or RAM operation to be performed.

In the I/O mode of operation, the selected 4002 chip (by SRC), after receiving the OPA of an I/O instruction (CM-RAM activated at  $M_2$ ), will decode the instruction.

If the instruction is WMP, the data present on the data bus during  $X_2 \cdot \phi_2$  will set the output flip-flops associated with the I/O pins. That information will be available until next WMP for peripheral devices control.

In the RAM mode, the operation is as follows: When the CPU receives an SRC instruction, it will send out the content of the designated index register pair during  $X_2$  and  $X_3$  and will activate one CM-RAM line at  $X_2$  for the previously selected RAM bank.

All RAM mode instructions will be executed during the  $X_2$  and  $X_3$ . The instruction decoding is performed during the  $M_2$  time when the OPA portion of the instruction is decoded. The CM-RAM of the selected Bank is enabled at that time.

## **Absolute Maximum Ratings\***

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Input Voltages and Supply Voltage
with respect to Vss
Power Dissipation 1.0 Watt

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## **D.C. Characteristics**


 $T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C; V_{SS} - V_{DD} = 15V \pm 5\%; t_{\phi}P_{W} = t_{\phi D1} = 400 \text{ nsec}; t_{\phi D2} = 150 \text{ nsec}. \text{ Logic "0" is defined as the more positive voltage (V_{IH}, V_{OH}); Logic "1" is defined as the more negative voltage (V_{IL}, V_{OL}); Unless otherwise specified.$ 

#### SUPPLY CURRENT

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
I <sub>DD</sub>	Average Supply Current		17	33	mA	$T_A = 25^{\circ}C$
	HARACTERISTICS					
ILI	Input Leakage Current			10	μA	V <sub>IL</sub> =V <sub>DD</sub>
VIH	Input High Voltage (Except Clocks)	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VIL	Input Low Voltage (Except Clocks)	V <sub>DD</sub>		V <sub>SS</sub> -5.5	V	
Viнc	Input High Voltage Clocks	V <sub>SS</sub> -1.5	tan an an ta	V <sub>SS</sub> +.3	V	
VILC	Input Low Voltage Clocks	VDD		V <sub>SS</sub> -13.4	V	
OUTPUT	CHARACTERISTICS – ALL OUTPUTS EXCEPT	I/O PINS				
ILO	Data Bus Output Leakage Current			10	μA	V <sub>OUT</sub> =-12V
Voн	Output High Voltage	V <sub>SS</sub> 5V	V <sub>SS</sub>		V	Capacitive Load
lol	Data Lines Sinking Current	8	15		mA	Vout=Vss
VOL	Output Low Voltage, Data Bus, CM, SYNC	V <sub>SS</sub> -12		V <sub>SS</sub> -6.5	V	I <sub>OL</sub> =0.5mA
R <sub>OH</sub>	Output Resistance, Data Line "0" Level		150	250	Ω	V <sub>OUT</sub> =V <sub>SS</sub> 5V
	PUT CHARACTERISTICS	· ·				
Voн	Output High Voltage	V <sub>SS</sub> 5V			V	l <sub>OUT</sub> =0
R <sub>OH</sub>	I/O Output "0" Resistance		1.2	2	kΩ	V <sub>OUT</sub> =V <sub>SS</sub> 5V
lol	I/O Output "1" Sink Current	2.5	5		mA	V <sub>OUT</sub> =V <sub>SS</sub> 5V
Ιοι <sup>[1]</sup>	I/O Output "1" Sink Current	0.8	3		mA	Vour=Vss-4.85V
VOL	I/O Output Low Voltage	V <sub>SS</sub> -12		V <sub>SS</sub> -6.5	V	l <sub>OUT</sub> =50μA
CAPACIT	ANCE	-				
Cφ	Clock Capacitance		8	15	pF	V <sub>IN</sub> =V <sub>SS</sub>
C <sub>DB</sub>	Data Bus Capacitance		7	10	pF	V <sub>IN</sub> =V <sub>SS</sub>
C <sub>IN</sub>	Input Capacitance			10	pF	V <sub>IN</sub> =V <sub>SS</sub>
COUT	Output Capacitance			10	pF	V <sub>IN</sub> =V <sub>SS</sub>

Note: 1. For TTL compatibility, use  $12k\Omega$  external resistor to V<sub>DD</sub>.

## **Typical D.C. Characteristics**



## A.C. Characteristics

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{SS}-V_{DD} = 15V \pm 5\%$ .

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
tcy	Clock Period	1.35		2.0	μsec	
t <sub>øR</sub>	Clock Rise Time			50	ns	
t <sub>φF</sub>	Clock Fall Times			50	ns	
t <sub>φPW</sub>	Clock Width	380		480	ns	
t <sub>øD1</sub>	Clock Delay $\phi_1$ to $\phi_2$	400		550	ns	
t <sub>øD2</sub>	Clock Delay $\phi_2$ to $\phi_1$	150			ns	
tw	Data-In, CM, SYNC Write Time	350	100		ns	
t <sub>H</sub> [1,3]	Data-In, CM, SYNC Hold Time	40	20		ns	
tos <sup>[2]</sup>	Set Time (Reference)	0			ns	
tACC	Data-Out Access Time					C <sub>OUT</sub> =
	Data Lines			930	ns	500pF Data Lines
	SYNC			930	ns	500pF SYNC
	CM-ROM .			930	ns	160pF CM-ROM
	CM-RAM			930	ns	50pF CM-RAM
t <sub>OH</sub>	Data-Out Hold Time	50	150		ns	C <sub>OUT</sub> =20pF
t <sub>D</sub>	I/O Output Delay			1500	ns	C <sub>OUT</sub> =100pF

Notes: 1. t<sub>H</sub> measured with  $t_{\partial R}$  = 10nsec.

3. All MCS-40 components which may transmit instruction or data to 4004/4040 at M<sub>2</sub> and X<sub>2</sub> always enter a float state until the 4004/4040 takes over the data bus at X<sub>1</sub> and X<sub>3</sub> time. Therefore the t<sub>H</sub> requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than 1V/µs.




Figure 1. Timing Diagram.




Figure 2. Timing Detail.

**MCS-40** 

7-82

# 4101

# 1024 BIT (256 x 4) STATIC MOS RAM WITH SEPARATE I/O

- 256 x 4 Organization to Meet Needs for Small System Memories
- Access Time: 1 µsec Max.

int

- Single +5V Supply Voltage
- Directly TTL Compatible: All Inputs and Outputs
- Statis MOS: No Clocks or Refreshing Required
- Simple Memory Expansion: Chip Enable Input
- Compatible with the 4289

- Inputs Protected: All Inputs Have Protection Against Static Charge
- Low Cost Packaging: 22 Pin Plastic Dual-In-Line Configuration
- Low Power: Typically 150mW
- Three-State Output: OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems


The Intel® 4101 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 4101 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bi-directional logic.

The Intel® 4101 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.



# Absolute Maximum Ratings\*

Ambient Temperature Under Bias $\dots \dots 0^{\circ}$ C to $70^{\circ}$ C
Storage Temperature
Voltage On Any Pin With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt

#### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# **D.C. and Operating Characteristics**

 $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions
L	Input Current			10	μA	V <sub>IN</sub> = 0 to 5.25V
ILOH .	I/O Leakage Current <sup>[2]</sup>			15	μA	$\overline{CE}_{1} = 2.2V, V_{OUT} = 4.0V$
LOL	I/O Leakage Current <sup>[2]</sup>			-50	μA	$\overline{CE}_1 = 2.2V, V_{OUT} = 0.45V$
I <sub>CC1</sub>	Power Supply Current		30	60	mA	V <sub>IN</sub> = 5.25V, I <sub>O</sub> = 0mA T <sub>A</sub> = 25°C
I <sub>CC2</sub>	Power Supply Current			70	mA	$V_{IN} = 5.25V, I_O = 0mA$ $T_A = 0^{\circ}C$
VIL	Input "Low" Voltage	-0.5		+0.65	v	
VIH	Input "High" Voltage	2.2		V <sub>cc</sub>	v	
VOL	Output "Low" Voltage			+0.45	v	I <sub>OL</sub> = 2.0mA
VOH	Output "High" Voltage	2.2			V	I <sub>OH</sub> = -150 μA

# **Typical D.C. Characteristics**





NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. 2. Input and Output tied together.

# A.C. Characteristics

Symbol	Parameter	Min.	Тур. [1]	Max.	Unit	Test Conditions
t <sub>RC</sub>	Read Cycle	1,000			ns	
t <sub>A</sub>	Access Time			1,000	ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tco	Chip Enable To Output			800	ns	V <sub>IN</sub> = +0.65V to +2.2V
tod	Output Disable To Output			700	ns	Timing Reference = 1.5V
t <sub>DF</sub> [3]	Data Output to High Z State	0		200	ns	Load = 1 TTL Gate
tон	Previous Read Data Valid after change of Address	40			ņs	and $C_L = 100 pF$ .

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

#### WRITE CYCLE

Symbol	Parameter	Min.	Typ. <sup>[1]</sup>	Max.	Unit	Test Conditions
twc	Write Cycle	1,000			ns	
t <sub>AW</sub>	Write Delay	150			ns	t <sub>r</sub> , t <sub>f</sub> = 20ns
tcw	Chip Enable To Write	900			ns	V <sub>IN</sub> = +0.65V to +2.2V
t <sub>DW</sub>	Data Setup	700			ns	Timing Reference = 1.5V
tDH	Data Hold	100			ns	Load = 1 TTL Gate
twp	Write Pulse	750			ns	and C <sub>L</sub> = 100pF.
twr	Write Recovery	50			ns	1
t <sub>DS</sub>	Output Disable Setup	200			ns	1


## A. C. CONDITIONS OF TEST

Input Pulse Levels:	+0.65 Volt t	o 2.2 Volt
Input Pulse Rise an	d Fall Times:	20nsec
Timing Measureme	nt Reference Level:	1.5 Volt
Output Load:	1 TTL Gate and C	L = 100pF


<b>a 1</b> [2]	
Capacitance	$T_A = 25^{\circ}C, f = 1 MHz$
•••••••••••	1A 20 0,1 1.0012

0	Tert	Limits (pF)		
Symbol	Test	Typ. <sup>[1]</sup>	Max.	
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8	
COUT	Output Capacitance V <sub>OUT</sub> = 0V	8	12	

# Waveforms



## WRITE CYCLE



NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

This parameter is periodically sampled and is not 100% tested.
 t<sub>DF</sub> is with respect to the trailing edge of CE<sub>1</sub>, CE<sub>2</sub>, or OD, whichever occurs first.

\_

# intel


# 256 x 8 MASK PROGRAMMABLE ROM AND 4 BIT I/O PORT


- Direct Interface to MCS-40<sup>™</sup> 4 Bit Data Bus
- I/O Port Low-Power TTL Compatible
- 16 Pin Dual In-Line Package
- Standard Operating Temperature Range of 0° to 70°C
- Also Available With -40° to +85°C Operating Range

The 4001 performs two basic and distinct functions. As a ROM it stores 256 x 8 words of program or data tables; as a vehicle of communication with peripheral devices it is provided with 4 I/O pins and associated control logic to perform input and output operations. The 4001 is a PMOS device, compatible with all other MCS-40<sup>TM</sup> devices.

PIN CONFIGURATION

BLOCK DIAGRAM





MCS-40

# **Pin Description**

Pin No.	Designation/ Type of Logic	Description of Function
1-4	D <sub>0</sub> -D <sub>3</sub> /Neg.	Bidirectional data bus. All ad- dress and data communication between the processor and ROM is handled by these lines.
5	V <sub>SS</sub>	Most positive supply voltage.
6-7	φ1, φ2/Neg.	Non-overlapped clock signals which determine device timing.
8	SYNC/Neg.	System synchronization signal generated by processor.
9	RESET/Neg.	Reset input. A negative level $(V_{DD})$ on this pin will clear internal flip-flops and buffers. The input buffers are not cleared by this signal.
10	CL/Neg.	Clear input for I/O lines. A negative level on this pin will clear the I/O buffers. This pin may be driven by a TTL output and a 1K pull-up to $V_{SS}$ .
11	CM-ROM/Neg.	Chip enable generated by the processor.
12	V <sub>DD</sub>	Main supply voltage value. Must be V <sub>SS</sub> — 15.0V ±5%.
13-16	I/O <sub>0</sub> -I/O <sub>3</sub> /Neg.	A single I/O port consisting of 4 bidirectional and selectable lines.

# **Functional Description**

Address and data are transferred in and out by time multiplexing on 4 data bus lines. Timing is internally generated using two clock signals,  $\phi_1$  and  $\phi_2$ , and a SYNC signal supplied by the CPU. Addresses are received from the CPU on three time periods following SYNC, and select 1 out of 256 words and 1 out of 16 ROM's. For that purpose, each ROM is identified as #0, 1, 2, through 15, by metal option. A Command ROM Line (CM-ROM) is also provided and it is used to select a ROM bank (group of 16 ROM's).

During the two time periods of the instruction cycle ( $M_1$  &  $M_2$ ) following the addressing time, information is transferred from the ROM to the data bus lines.

A second mode of operation of the ROM is as an Input/ Output control device. In that mode a ROM chip will route information to and from data bus lines in and out of 4 I/O external lines. Each chip has the capability to identify itself for an I/O port operation, recognize an I/O port instruction and decide whether it is an Input or an Output operation and execute the instruction. An external signal (CL) will asynchronously clear the output register during normal operation.

All internal flip flops (including the output register) will be reset when the RESET line goes low ( $V_{DD}$ ).

#### I/O Options

Each I/O pin on each ROM can be uniquely chosen to be either an input or output line by metal option. Also each input or output can either be inverted or direct. When the pin is chosen as an input it may have an on-chip resistor connected to either  $V_{DD}$  or  $V_{SS}$ .

#### Instruction Execution

The 4001 responds to the following instructions.

1. SRC Instruction (Send address to ROM and RAM)

When the CPU executes an SRC instruction it will send out 8 bits of data during  $X_2$  and  $X_3$  and will activate the CM-ROM and one CM-RAM line at  $X_2$ . Data at  $X_2$ , (representing the contents of the first register of the register pair addressed by the SRC instruction) with simultaneous presence of CM-ROM, is interpreted by the 4001 as the chip number of the unit that should later perform an I/O operation. Data at  $X_3$  is ignored.


#### 2. WRR - Write ROM Port

The content of the accumulator is transferred to the ROM output port of the previously selected ROM chip. The data is available on the output pins until a new WRR is executed on the same chip. The ACC content and carry/link are unaffected. (The LSB bit of the accumulator appears on  $I/O_0$ .) No operation is performed on I/O lines coded as inputs.

#### 3. RDR - Read ROM Port

The data present at the input lines of the previously selected ROM chip is transferred to the accumulator.

If the I/O option has both inputs and outputs within the same 4 I/O lines, the user can choose to have either "0" or "1" transferred to the accumulator for those I/O pins coded as outputs, when an RDR instruction is executed. For example, given a port with the I/O lines coded with 2 inputs and 2 outputs, when RDR is executed, the transfer is as shown below:



#### **Timing Consideration**

In the ROM mode of operation the 4001 will receive an 8 bit address during  $A_1$  and  $A_2$  times of the instruction cycle and a chip number, together with CM-ROM, during  $A_3$  time. When CM-ROM is present, only the chip whose metal option code matches the chip number code sent during  $A_3$  is allowed to send data out during the following two cycles:  $M_1$  and  $M_2$ . The activity of the 4001 in the ROM mode ends at  $M_2$ .

The 4001 can have a chip number via the metal option from 0 - 15.

In the I/O mode of operation, the selected 4001 (by SRC), after receiving RDR will transfer the information present at its I/O pins to the data bus at X<sub>2</sub>. If the instruction received was WRR, the data present on the data bus at X<sub>2</sub>• $\phi_2$  will be latched on the output flip-flops associated with the I/O lines.

#### **Ordering Information**

When ordering a 4001, the following information must be specified:

- 1. Chip number
- 2. All the metal options for each I/O pin.
- 3. ROM pattern to be stored in each of the 256 locations.

A blank customer truth table is available upon request from Intel. A copy of this table is shown and blank copy can be found following the detailed 4001 characteristics.

EXAMPLES - DESIRED OPTION/CONNECTIONS RE-QUIRED

- 1. Non-inverting output (negative logic output) -1 and 3 are connected.
- Inverting output (positive logic output) 1 and 4 are connected.
- Non-inverting input (no input resistor negative logic input) - only 5 is connected.
- Inverting input (input resistor to V<sub>SS</sub> positive logic input) - 2, 6, 7, and 9 are connected.
- 5. Non-inverting input (input resistor to  $V_{DD}$  negative logic input) 2, 7, 8, and 10 are connected.
- 6. If inputs and outputs are mixed on the same port, the pins used as the outputs must have the internal resistor connected to either VDD or VSS (8 and 9 or 8 and 10 must be connected). This is necessary for testing purposes. For example, if there are two inverting inputs (with no input resistor) and 2 non-inverting outputs the

connection would be made as follows:


Inputs - 2 and 6 are connected

- Outputs 1, 3, 8 and 9 are connected or
- 1, 3, 8 and 10 are connected

If the pins on a port are all inputs or all outputs, the internal resistors do not have to be connected.

It should be noted that all internal logic and processing is performed in negative logic, i.e., "1" equals  $V_{DD}$  and "0" equals  $V_{SS}$ . For positive logic conversion, the inverted options should be selected.

TTL compatibility is obtained by  $V_{DD} = -10V \pm 5\%$  and  $V_{SS} = 5V \pm 5\%$ . An external 12K resistor should be used on all outputs to insure the logic "0" state (V<sub>OI</sub>).



4001 Available Metal Option for Each I/O Pin.

# Absolute Maximum Ratings\*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	55°C to + 125°C
Input Voltages and Supply Voltage	
with respect to Vss	+0.5V to -20V
Power Dissipation	1.0 Watt

\*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{SS} - V_{DD} = 15V \pm 5\%$ ;  $t_{\phi PW} = t_{\phi D1} = 400$  nsec;  $t_{\phi D2} = 150$  nsec; Logic "0" is defined as the more positive voltage ( $V_{IL}$ ,  $V_{OL}$ ); Unless Otherwise Specified.


## SUPPLY CURRENT

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
IDD	Average Supply Current		15	30	mA	$T_A = 25^{\circ}C$
INPUT CH	ARACTERISTICS – ALL INPUTS EXCEPT I/O PINS	5				
I <sub>LI</sub>	Input Leakage Current			10	μA	V <sub>IL</sub> = V <sub>DD</sub>
VIH	Input High Voltage (Except Clocks)	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VIL	Input Low Voltage (Except Clocks)	V <sub>DD</sub>		V <sub>SS</sub> -5.5	V	
VIHC	Input High Voltage Clocks	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VILC	Input Low Voltage Clocks	V <sub>DD</sub>		V <sub>SS</sub> -13.4	v	
OUTPUT	CHARACTERISTICS – ALL OUTPUTS EXCEPT I/O	PINS				
ILO	Data Bus Output Leakage Current			10	μA	V <sub>OUT</sub> = -12V
VOH	Output High Voltage	V <sub>SS</sub> 5V	V <sub>SS</sub>		V	Capacitive Load
IOL	Data Lines Sinking Current	8	15		mA	V <sub>OUT</sub> = V <sub>SS</sub>
VOL	Output Low Voltage, Data Bus, CM, SYNC	V <sub>SS-12</sub>		V <sub>SS</sub> -6.5	v	I <sub>OL</sub> = 0.5mA
R <sub>OH</sub>	Output Resistance, Data Line ''0'' Level		150	250	Ω	V <sub>OUT</sub> = V <sub>SS</sub> 5V
I/O INPU	T CHARACTERISTICS	<u> </u>				
I <sub>LI</sub>	Input Leakage Current			10	μA	
VIH	Input High Voltage	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VIL	Input Low Voltage, Inverting Input	V <sub>DD</sub>		V <sub>SS</sub> -4.2	V	
VIL	Input Low Voltage, Non-inverting Input	V <sub>DD</sub>		V <sub>SS</sub> -6.5	V	
VIL	CL Input Low Voltage	V <sub>DD</sub>	·	V <sub>SS</sub> -4.2	V	
Ri	Input Resistance, if Used	10	18	35	kΩ	R <sub>1</sub> tied to V <sub>SS</sub> ; V <sub>IN</sub> = V <sub>SS</sub> -3V
R <sub>1</sub> [1]	Input Resistance, if Used	15	25	40	kΩ	R <sub>1</sub> tied to V <sub>DD</sub> ; V <sub>IN</sub> = V <sub>SS</sub> -3V
I/O OUTP	PUT CHARACTERISTICS					· · · · · · · · · · · · · · · · · · ·
V <sub>OH</sub>	Output High Voltage	V <sub>SS</sub> 5V			V	I <sub>OUT</sub> = 0
R <sub>OH</sub>	I/O Output "0" Resistance		1.2	2	kΩ	$V_{OUT} = V_{SS}5V$
IOL	I/O Output "1" Sink Current	2.5	5		mA	V <sub>OUT</sub> = V <sub>SS</sub> 5V
IOL <sup>[2]</sup>	I/O Output "1" Sink Current	0.8	3		mA	V <sub>OUT</sub> = V <sub>SS</sub> -4.85V
VOL	I/O Output Low Voltage	V <sub>SS</sub> -12		V <sub>SS</sub> -6.5	V	Ι <sub>ΟUT</sub> = 50μΑ
CAPACIT	ANCE					
Cφ	Clock Capacitance		8	15	pF	V <sub>IN</sub> = V <sub>SS</sub>
C <sub>DB</sub>	Data Bus Capacitance		9.5	15	pF	V <sub>IN</sub> = V <sub>SS</sub>
CIN	Input Capacitance			10	pF	V <sub>IN</sub> = V <sub>SS</sub>
Соит	Output Capacitance			10	pF	V <sub>IN</sub> = V <sub>SS</sub>

Notes: 1.  $R_I$  is large signal equivalent resistance to (V<sub>SS</sub>-12) V.

2. For TTL compatibility, use  $12k\Omega$  external resistor to VDD.

# **Typical D.C. Characteristics**




**A.C. Characteristics**  $T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{SS} - V_{DD} = 15V \pm 5\%$ 

		1	Limit			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
tcy	Clock Period	1.35		2.0	μsec	
t¢ <sub>R</sub>	Clock Rise Time			50	ns	
tφ <sub>F</sub>	Clock Fall Times			50	ns	
tφ <sub>PW</sub>	Clock Width	380		480	ns	
t¢D1	Clock Delay $\phi_1$ to $\phi_2$	400		550	ns	
t¢ <sub>D2</sub>	Clock Delay $\phi_2$ to $\phi_1$	150			ns	
tw	Data-In, CM, SYNC Write Time	350	100		ns	
t <sub>H</sub> [1,3]	Data-In, CM, SYNC Hold Time	40	20		ns	
tos[2]	Set Time (Reference)	0			ns	
<sup>t</sup> ACC	Data-Out Access Time Data Lines SYNC CM-ROM CM-RAM			930 930 930 930	ns ns ns ns	C <sub>OUT</sub> = 500pF Data Lines 500pF SYNC 160pF CM-ROM 50pF CM-RAM
<sup>t</sup> он	Data-Out Hold Time	50	150		ns	C <sub>OUT</sub> = 20pF
t <sub>IS</sub>	I/O Input Set-Time	50			ns	
t <sub>IH</sub>	I/O Input Hold-Time	100			ns	
t <sub>D</sub>	I/O Output Delay			1500	ns	C <sub>OUT</sub> = 100pF
<sup>t</sup> c <sup>[4]</sup>	I/O Output Lines Delay on Clear			1500	ns	C <sub>OUT</sub> = 100pF

Notes: 1.  $t_H$  measured with  $t_{\phi R}$  = 10nsec.

3. All MCS-40 components which may transmit instruction or data to 4004/4040 at M<sub>2</sub> and X<sub>2</sub> always enter a float state until the 4004/4040 takes over the data bus at X<sub>1</sub> and X<sub>3</sub> time. Therefore the t<sub>H</sub> requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than 1V/µs.

4. CL on the 4001 is used to asynchronously clear the output flip-flops associated with the I/O lines.








Figure 2. Timing Detail

# **Programming Instructions**

To insure optimum handling of ROM programs and avoid delays, programs should be specified in the following format.

#### Paper Tape Format\*

A 1" wide paper tape using 8 bit ASCII code, such as a model 33ASR teletype produces:

#### A. Preamble

- Preceding the first word field and following the last word field, there should be a leader/trailer length of at least 25 characters. This should consist of rubout punches.
- 2. Included in the tape before the leader, and preceded by another leader, should be the customer's complete telex or twx number and if more than one pattern is being transmitted, the ROM pattern number.
- The first ROM pattern preamble field is the device type number or ROM number. The field should be framed by an "I" and "-"

14001-

This should be followed by the chip select information encoded in decimal (two digits), and enclosed by "C" and "S", as in

"ChhS"

The valid select digits for the 4001 are 0–15 "C0S" – "C15S"

Finally, the I/O options would be specified on a port-by-port basis with the connections to be made separated by commas, and enclosed in parentheses:

"(n1, n2, n3 . . .)".

where (n1, n2...) are the option numbers associated with one I/O line. Hence, for a 4001 there will be four bracketed collections of I/O options. Each I/O pin has a series of 10 possible connections. These connections are consecutively numbered from 1-10. It is these numbers that should be in parentheses for each I/O pin.

Example:

"( )" indicates no connection
"(1)" indicates only #1
"(2,5,7)" indicates connections
#2, 5 and 7.

I/O options should be placed on the tape sequentially for the 4001 from I/OO-I/O3(4). Always avoid illegal combinations.

\*NOTE: Cards may also be submitted.

## B. ROM Code

The format requirements are as follows:

- All word fields are to be punched in consecutive order, starting with word field 0 (all addresses low). There must be exactly N word fields for the N x 8 ROM organization.
- 2. Each word field must begin with the start character B and end with the stop character F. There must be exactly 8 data characters between the B and F. Within the word field, a P results in a high level output ( $V_{SS}$  or logic 0 for MCS-40 CPUs) and a N results in a low level output ( $V_{DD}$  or logic 1 for MCS-40 CPUs).

#### Example of 256 x 8 format (N=256):



3. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc., are inserted, the tape may be easily listed on the teletype for purposes of error checking. It may be helpful to insert the word number (as a comment) at least every four word fields.

4. Within the ROM pattern words a character, "X", may be used. Where "P" and "N" indicate a "0" and "1" setting respectively, an "X" will indicate a single bit – "Don't Care" setting. This allows the optimum default bit values to be selected by Intel. The bit value will be fixed to allow for testing. The values will be specified to the user on the Verification Listing tape.

In the place of a standard BPNF word, a "B\*nF" word may be used. This indicates that the data in the last BPNF word encountered is to be repeated for the next n words ( $1 \le n \le 1023$ ). Note that if a repeat count of 4 is given in word position 10, then words 10, 11, 12, and 13 will be repeats of word 9 (except for Don't Care bits which might conceivably have different assigned values).


To indicate that an entire block (such as the remainder of a ROM) is not used (i.e., Don't Care), a word of Don't Care data can be followed by the remaining word count in a repeat count form.

	4001 ROM	
CUSTOMER		
P.O. NUMBE	:R	
DATE		
· ·	For Intel use only	
S#	PPPP	
STD	ZZ	
	DD	
APP	DATE	

All custom 4001 ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

### MARKING

The marking as shown at the right must contain the Intel logo, the product type (P4001), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ). Optional Customer Number (maximum 6 characters or spaces).



CUSTOMER NUMBER \_

#### MASK OPTION SPECIFICATIONS

#### A. CHIP NUMBER \_

(Must be specified—any number from 0 through 15-DD).

B. I/O OPTION – Specify the connection numbers for each I/O pin (next page). Examples of some of the possible I/O options are shown below:

EXAMPLES - DESIRED OPTION/CON-NECTIONS REQUIRED

- Non-inverting output 1 and 3 are connected.
- Inverting output 1 and 4 are connected.
- Non-inverting input (no input resistor) only 5 is connected.
- Inverting input (input resistor to V<sub>SS</sub>)
   2, 6, 7, and 9 are connected.

- 5. Non-inverting input (input resistor to  $V_{DD}$ ) 2, 7, 8, and 10 are connected.
- 6. If inputs and outputs are mixed on the same port, the pins used as the outputs must have the internal resistor connected to either V<sub>DD</sub> or V<sub>SS</sub> (8 and 9 or 8 and 10 must be connected). This is necessary for testing purposes. For example, if there are two inverting inputs (with no input resistor) and two non-inverting outputs, the connection would be made as follows:

Inputs - 2 and 6 are connected Outputs - 1, 3, 8, and 9 are connected or


1, 3, 8, and 10 are connected

If the pins on a port are all inputs or all outputs, the internal resistors do not have to be connected. C. 4001 CUSTOM ROM PATTERN – Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a printout of the truth table must accompany the order. Based on the particular customer pattern, the characters should be written as a "P" for a high level output =  $V_{SS}$  (negative logic "0") or an "N" for a low level output =  $V_{DD}$  (negative logic "1").

#### Note that:

NOP = BPPPP PPPPF = 0000 0000


# 4001\_I/O Options



# I/O<sub>O</sub> (PIN 16) CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)

a. For T  $^2L$  compatibility on the I/O lines the supply voltages should be  $V_{DD}$  = -10V ±5%,  $V_{SS}$  = +5V ±5%


b. If non-inverting input option is used,  $V_{IL} = -6.5$  Volts maximum (not TTL).



# I/O<sub>1</sub> (PIN 15) CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)

a. For T  $^2L$  compatibility on the I/O lines the supply voltages should be  $V_{DD}$  = -10V ±5%.  $V_{SS}$  = +5V ±5%


b. If non-inverting input option is used,  $V_{1L} = -6.5$  Volts maximum (not TTL).



# I/O<sub>2</sub> (PIN 14) CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)

a. For T  $^2L$  compatibility on the I/O lines the supply voltages should be  $V_{DD}$  = -10V ±5%.  $V_{SS}$  = +5V ±5%

b. If non-inverting input option is used,  $V_{IL}$  = -6.5 Volts maximum (not TTL).



## CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)

a. For T  $^2L$  compatibility on the L 'O lines the supply voltages should be  $V_{DD}$  = -10V +5%.  $V_{SS}$  = +5V +5%

b. If non-inverting input option is used,  $V_{\rm IL}$  = +6.5 Volts maximum (not TTL).

# 4308


# 1024 x 8 MASK PROGRAMMABLE ROM AND FOUR 4-BIT I/O PORTS

■ Direct Interface to MCS-40<sup>™</sup> 4-Bit Data Bus

int

- Equivalent to Four 4001 ROMs
- Four Independent 4-Bit I/O Ports
- Input I/O Buffer Storage with an Optional Strobe
- I/O Ports Low-Power TTL Compatible
- 28 Pin Dual In-Line Package
- Standard Operating Temperature Range of 0° to 70° C
- Also Available With -40° to +85°C Operating Range

The 4308 is a 1024 x 8 bit word ROM memory with four I/O ports. It is designed for the MCS-40™ system and is operationally compatible with all existing MCS-40 elements. The 4308 is functionally identical to four 4001 chips. The 4308 has 16 I/O lines arranged in four groups of four lines.



# **Pin Description**

	•	
Pin No.	Designation/ Type of Logic	Description of Function
1	V <sub>SS</sub>	Most positive supply voltage.
2-5 14-17 18-21 24-27	I/O1 <sub>3</sub> -I/O1 <sub>0</sub> /Neg. I/O2 <sub>3</sub> -I/O2 <sub>0</sub> /Neg. I/O3 <sub>3</sub> -I/O3 <sub>0</sub> /Neg. I/O0 <sub>3</sub> -I/O0 <sub>0</sub> /Neg.	Four I/O ports consisting of 4 bidirectional and selectable lines.
6-9	D <sub>0</sub> -D <sub>3</sub> /Neg.	Bi-directional data bus. All in- formation between processor and device is transmitted to these four pins.
10, 23	φ1, φ2/Neg.	Non-overlapped clock signals which determine device timing.
11	SYNC/Neg.	System synchronization signal generated by processor.
12	CM-ROM/Neg.	Chip enable generated by the processor.
13	RESET/Neg.	Reset input. A negative level $(V_{DD})$ on this pin will clear internal flip-flops and buffers. The input buffers are not cleared by this signal.
22	CLR/LD/Neg.	Clear/Load input. This pin is a dual function pin. It may be se- lected as a common Clear for those pins selected as output pins or as a Load for those pins selected as input pins. This pin should be designated for one purpose only per 4308, either Clear or Load.
		As a Load, a positive ( $V_{SS}$ ) to negative ( $V_{DD}$ ) transition will cause the I/O data to be placed in the input latch. A negative to positive transition will cause the data to be latched. The I/O pin state may be altered with- out changing the contents of the latch when the line is posi- tive.
		As a Clear, a negative level $(V_{DD})$ on this line will cause the designated output latches to clear and remain cleared until a positive level $(V_{SS})$ is placed on the line. This line may be driven

clear and remain cleared until a positive level ( $V_{SS}$ ) is placed on the line. This line may be driven by a TTL output with a 1K pull-up resistor to  $V_{SS}$ .

Main supply voltage. Value must be  $V_{SS}$  -15V ±5%.

# **Functional Description**

The 4308 ROM program memory is arrayed 1024 x 8 bit words. For the program memory mode of operation, the A1 –A3 time periods of the instruction cycle are used to address the ROM contents. The 4308 decodes the first ten bits of the address to select 1 out of the 1024 words, 8 bits wide. The remaining two bits select a particular 4308, which has one of four possible metal option chip select addresses. Instruction information is available in two 4-bit segments during  $M_1$  and  $M_2$  time periods. A 4004 system can accommodate up to four 4308's while a 4040 system can utilize up to eight devices.

A second mode of operation of the ROM is as an Input/ Output control device. In that mode a ROM chip will route information to and from data bus lines in and out of 4 I/O external lines. Each chip has the capability to identify itself for an I/O port operation, recognize an I/O port instruction and decide whether it is an Input or an Output operation and execute the instruction.

All internal flip flops (including the output register) will be reset when the RESET line goes low (negative voltage).

Each of the four I/O ports of a 4308 are program selectable. Each of the four lines can be specified as either inputs or outputs via a metal mask option. A complete description of the I/O option capabilities are given below. The 4308 has an input storage buffer for utilization with those I/O pins designated as inputs. A common strobe line (CLR/LD line) allows the asynchronous loading of data from the I/O lines. The same CLR/LD strobe line can also serve as a clear to the I/O output port buffers when designated. This CLR/LD line is common to all ports on a 4308 and when toggled, will effect those I/O lines connected by the metal mask option. For an input line, if the CLR/LD strobe line is left unconnected, or if it is pulled to (V<sub>DD</sub>), then the output of the buffer will follow the input.

NOTE: Since the 4308 is compatible with all components of the MCS-40 system, 4308 and 4001 can be mixed on one memory bank as long as the chip select addresses are mutually exclusive.

The following table shows the chip number relationship between 4308 and 4001.

43	08	4001					
Page No.	Chip No.	Page No.	Chip No.				
0-3	(0)	0-15	0-15				
4-7	(1)						
8-11	(2)						
12-15	(3)						

VDD

### INSTRUCTION EXECUTION

The 4308 responds to the following instructions.

1. SRC Instruction (Send address to ROM and RAM)

When the CPU executes an SRC instruction it will send out 8 bits of data during  $X_2$  and  $X_3$  and will activate the CM-ROM and one CM-RAM line at  $X_2$ . Data at  $X_2$ (representing the contents of the first register of the register pair addressed by the SRC instruction), with simultaneous presence of CM-ROM, is interpreted by the 4308 as the chip number of the unit that should later perform an I/O operation. Data at  $X_3$  is ignored. After an SRC only one CM-ROM and CM-RAM device will be selected.


#### 2. WRR - Write ROM Port

The content of the accumulator is transferred to the ROM output port of the previously selected ROM chip. The data is available on the output pins until a new WRR is executed on the same chip. The ACC content and carry/link are unaffected. (The LSB bit of the accumulator appears on  $I/O_0$ .) No operation is performed on I/O lines coded as inputs.

#### 3. RDR – Read ROM Port

The data present at the input lines of the previously selected ROM chip is transferred to the accumulator.

If the I/O option has both inputs and outputs within the same 4 I/O lines, the user can choose to have either "0" or "1" transferred to the accumulator for those I/O pins coded as outputs, when an RDR instruction is executed. For example, given a port with the I/O lines coded with 2 inputs and 2 outputs, when RDR is executed the transfer is as shown below:



#### **Timing Considerations**

At the beginning of each instruction sequence, a SYNC pulse is generated externally to synchronize the processor with the various components of the system. This pulse, along with the clock inputs  $\phi_1$  and  $\phi_2$ , is used in the 4308 as an input to a timing register.

During time  $A_1$ ,  $A_2$ , and  $A_3$ , the address is sequentially accepted from the data bus and decoded. During time  $A_3$ , the CM-ROM line will be active, and if the 2 highest order bits of the address sent at  $A_3$  match the metal preprogrammed chip select option, the ROM will respond to the current address.

At time  $M_1$  and  $M_2$ , the instruction OPR, OPA will be placed on the data bus for the processor.

After the SRC or Send Register Control instruction, which is used to designate a set of 4 I/O lines (1 port) on a particular ROM which are to be used for subsequent ROM I/O opera-

tions, is executed by the processor, the processor sends a 4 bit code to the ROM during  $X_2$ , and CM-ROM goes to a "1" ( $V_{DD}$ ). The first two bits ( $D_3$ ,  $D_2$ ) of this code select a group of 1 out of 4 possible 4308, and the last two bits select a particular port (1 of 4 ports). This port remains selected until the next SRC instruction is executed.

In both the RDR and WRR operations, the CM-ROM line will become active during time M<sub>2</sub>, and if the ROM has a previously selected I/O port, it will respond to the I/O in two ways. For a WRR accumulator, data will be transferred to an internal ROM selected output port flip-flops during X<sub>2</sub>. Data will be available on the I/O line from time X<sub>3</sub>  $\cdot \phi_2$ . The data will remain on the bus until a new WRR occurs, a reset occurs, or a clear (CLR/LD line) is generated. The RDR instruction will transfer information from the input port flip-flops of a previously selected port. Prior to RDR instruction, the user should insure that the input flip-flops have been loaded via the CLR/LD strobe if the load strobe is specified. If the load strobe is not specified, information on the input lines will be loaded into the accumulator at the time of the RDR.

## I/O OPTIONS

The 4308 offers the following options on its I/O pins:

- 1. Input or output.
- 2. Inverted or direct (for input and output).
- 3. On-chip resistor connected to either  $\mathsf{V}_{SS}$  or  $\mathsf{V}_{DD}$  for input pins.
- 4. Asynchronous loading of input buffers via the CLR/LD signal.
- Clear signal for any or all output ports via the CLR/LD signal.

Referring to the block diagram of the single I/O pin shown below which illustrates the various options available on a 4308, it should be noted that certain pin combinations are mutually exclusive and should not be specified together. There are also certain invalid combinations. The following combinations should be avoided:

- 8,9
- 5,6

3,4

10,11 - Both on a single pin and within a single 4308.

Examples of some common desired option/connections are:

- a. I/O pin inputs\*
  - non-inverting 11, 2, 5, 7, 9 (TTL) 2, 5, 7, 8 inverting 11, 2, 6, 7, 9 (TTL) – 2, 6, 7, 8

b. I/O pin outputs

r

i

non-inverting	3, 1 (10 optional)
inverting	4, 1 (10 optional)


Other combinations exist and should be used with caution.

\*Option 11 need not be specified if an unbuffered input is desired. This is equivalent to a 4001 input.

NOTE: The 4308 has the following enhancements over the 4001 as far as I/O options are concerned:

- 1. The capability of clearing any or all outputs with the CLR/LD signal.
- 2. TTL compatibility of both the inverting and noninverting input paths for input ports.
- The capability to select the LD option and have the input buffer become an input flip-flop and to have the CLR/LD signal become an asynchronous clock for loading data.

For TTL compatibility on the I/O lines, the supply voltage should be  $V_{DD}$  = -10V ±5%,  $V_{SS}$  = +5V ±5%. External pullup is required for outputs.



1CS-40

# **Absolute Maximum Ratings\***

Ambient Temperature Under Bias
Storage Temperature
Input Voltages and Supply Voltage
with respect to Vss
Power Dissipation 1.0 Watt

\*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{SS} - V_{DD} = 15V \pm 5\%$ ;  $t_{\phi PW} = t_{\phi D1} = 400$  nsec;  $t_{\phi D2} = 150$  nsec; Logic "0" is defined as the more positive voltage ( $V_{IL}$ ,  $V_{OL}$ ); Unless Otherwise Specified.

## SUPPLY CURRENT

Symbol	Parameter	Min.	Limit Typ.	Max.	Unit	Test Conditions
I <sub>DD</sub>	Average Supply Current		20	40	mA	$T_A = 25^{\circ}C$
	ARACTERISTICS (ALL INPUTS EXCEPT I/O PINS)	I				
I <sub>LI</sub>	Input Leakage Current			10	μA	V <sub>IL</sub> = V <sub>DD</sub>
VIH	Input High Voltage (Except Clocks)	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	v	
VIL	Input Low Voltage (Except Clocks)	V <sub>DD</sub>		V <sub>SS</sub> -5.5	V	······································
VILO	Input Low Voltage	V <sub>DD</sub>		V <sub>SS</sub> -4.2	· V	CLR/LD pin
VIHC	Input High Voltage Clocks	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	v	
VILC	Input Low Voltage Clocks	V <sub>DD</sub>		V <sub>SS</sub> -13.4	v	
OUTPUT	CHARACTERISTICS - ALL OUTPUTS EXCEPT I/O F	PINS				
LO	Data Bus Output Leakage Current			10	μA	V <sub>OUT</sub> = -12V
V <sub>OH</sub>	Output High Voltage	V <sub>SS</sub> 5V	V <sub>SS</sub>		V	Capacitive Load
IOL	Data Lines Sinking Current	8	15		mA	V <sub>OUT</sub> = V <sub>SS</sub>
VOL	Output Low Voltage, Data Bus, CM, SYNC	V <sub>SS</sub> -12		V <sub>SS</sub> -6.5	v	I <sub>OL</sub> = 0.5mA
R <sub>OH</sub>	Output Resistance, Data Line "0" Level		200	300	Ω	$V_{OUT} = V_{SS}5V$
I/O INPUT	CHARACTERISTICS					
I <sub>LI</sub>	Input Leakage Current			10	μA	
VIH	Input High Voltage	V <sub>SS</sub> -1.5		V <sub>SS</sub> +.3	V	
VIL	Input Low Voltage	V <sub>DD</sub>		V <sub>SS</sub> -4.2	v	
VIL	CLR/LD Input Low Voltage	V <sub>DD</sub>		V <sub>SS</sub> -4.2	v	
RI	Input Resistance, if Used	10	18	35	kΩ	R <sub>I</sub> tied to V <sub>SS</sub> ; V <sub>IN</sub> = V <sub>SS</sub> -3V
R <sub>I</sub> [1]	Input Resistance, if Used	15	25	40	kΩ	R <sub>I</sub> tied to V <sub>DD</sub> ; V <sub>IN</sub> = V <sub>SS</sub> -3V
I/O OUTP	UT CHARACTERISTICS					
Voн	Output High Voltage	V <sub>SS</sub> 5V			V	I <sub>OUT</sub> = 0
R <sub>OH</sub>	I/O Output "0" Resistance		1.2	2	kΩ	V <sub>OUT</sub> = V <sub>SS</sub> 5V
IOL	I/O Output "1" Sink Current	2.5	5		mA	V <sub>OUT</sub> = V <sub>SS</sub> 5V
lot[5]	I/O Output "1" Sink Current	0.8	3		mA	V <sub>OUT</sub> = V <sub>SS</sub> -4.85V
ICF	I/O Output "1" Clamp Current			4	mA	$V_{OUT} = V_{SS} - 6V;$ $T_A = 70^{\circ}C$
VOL	I/O Output Low Voltage	V <sub>SS</sub> -12		V <sub>SS</sub> -6.5	V	Ι <sub>ΟUT</sub> = 50μΑ

Notes: 1. R<sub>I</sub> is large signal equivalent resistance to (V<sub>SS</sub>-12) V.


2. For TTL compatability, use  $12k\Omega$  external resistor to VDD.

**D.C. and Operating Characteristics** 


CAPACITANCE

			Limit			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
$C_{\phi}$	Clock Capacitance		14	20	pF	V <sub>IN</sub> = V <sub>SS</sub>
C <sub>DB</sub>	Data Bus Capacitance		7	10	pF	V <sub>IN</sub> = V <sub>SS</sub>
CIN	Input Capacitance			10	pF	V <sub>IN</sub> = V <sub>SS</sub>
COUT	Output Capacitance			10	pF	V <sub>IN</sub> = V <sub>SS</sub>


4308 OUTPUT PINS ("1" LEVEL)



4308 SUPPLY CURRENT VS. TEMPERATURE



4308 OUTPUT PINS ("0" LEVEL)



7-99


# A.C. Characteristics

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{SS} - V_{DD} = 15V \pm 5\%$ 


			Limit			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
t <sub>CY</sub>	Clock Period	1.35		2.0	μsec	•
tø <sub>R</sub>	Clock Rise Time			50	ns	
t $\phi_{F}$	Clock Fall Time			50	ns	
t <i>ø</i> PW	Clock Width	380		480	ns	
t¢ <sub>D1</sub>	Clock Delay $\phi_1$ to $\phi_2$	400		550	ns	
t¢ <sub>D2</sub>	Clock Delay $\phi_2$ to $\phi_1$	150			ns	
tw	Data-In, CM, SYNC Write Time	350	100		ns	
t <sub>H</sub> [1,3]	Data-In, CM, SYNC Hold Time	40	20		ns	
<sup>t</sup> os <sup>[2]</sup>	Set Time (Reference)	0			ns	
tACC	Data-Out Access Time					C <sub>OUT</sub> =
	Data Lines SYNC CM-ROM CM-RAM			930 930 930	ns ns ns	500pF Data Lines <sup>[4]</sup> 500pF SYNC 160pF CM-ROM
	Data-Out Hold Time	50	150	930	ns	50pF CM-RAM C <sub>OUT</sub> = 20pF
<sup>t</sup> он	I/O Input Set-Time	50	150		ns	COUT - 200F
tis					ns	
tiH	I/O Input Hold-Time	100			ns	
tpw I/O	C/L Pulse-Width	1000	400		ns	
<sup>t</sup> W C/L	C/L Write Time	350	200		ns	
<sup>t</sup> H C/L	C/L Hold Time	100	· · · · · · · · · · · · · · · · · · ·		ns	
t <sub>D</sub>	I/O Output Delay			1500	ns	C <sub>OUT</sub> = 100pF
<sup>t</sup> c <sup>[5]</sup>	I/O Output Delay on C/L		750	1500	ns	C <sub>OUT</sub> = 100pF
t <sub>W φ2F</sub> [6]	Data In Write Time with Respect to $\phi_2$	-30	-60		ns	

Notes: 1. t<sub>H</sub> measured with  $t_{\phi R}$  = 10nsec.

- 2. TACC is Data Bus, SYNC and CM-line output access time referred to the  $\phi_2$  trailing edge which clocks these lines out. tos is the same output access time referred to the leading edge of the next  $\phi_2$  clock pulse.
- 3. All MCS-40 components which may transmit instruction or data to 4004/4040 at M<sub>2</sub> and X<sub>2</sub> always enter a float state until the 4004/4040 takes over the data bus at X<sub>1</sub> and X<sub>3</sub> time. Therefore the t<sub>H</sub> requirement is always insured since each component contributes 10µA of leakage current and 10pF of capacitance which guarantees that the data bus cannot change faster than 1V/µs.
- 4. t<sub>ACC</sub>, 4308 is guaranteed with  $t_{\phi D2}$  = 200 nsec.
- C/L Clears output buffer when low. C/L enters data into input buffer when low. C/L rising edge latches input buffer. Port Option 10 and 11 are mutually exclusive on any 4308.
- 6. Data Bus Inputs are guaranteed valid before  $\phi_2$  falling edge by 4004, 4040 t<sub>ACC</sub>. If tpW $\phi_2$  is widened, then t<sub>CY</sub> is increased and Data Bus Inputs remain valid before  $\phi_2$  falling edge. Thus, tW $\phi_2$ F is not a system constraint.



#### Figure 2. Timing Diagram.



### Figure 3. Timing Detail.

**MCS-40** 

## **Programming Instruction**

To insure optimum handling of ROM programs and avoid delays, programs should be specified in the following format.

## Paper Tape Format\*

A 1" wide paper tape using 8 bit ASCII code, such as a model 33ASR teletype produces:

- A. Preamble
  - Preceding the first word field and following the last word field, there should be a leader/trailer length of at least 25 characters. This should consist of rubout punches.
  - 2. Included in the tape before the leader, and preceded by another leader, should be the customer's complete telex or twx number and if more than one pattern is being transmitted, the ROM pattern number.
  - The first ROM pattern preamble field is the device type number or ROM number. The field should be framed by an "I" and "-"

14308 -

This should be followed by the chip select information encoded in decimal (two digits), and enclosed by "C" and "S", as in

```
"ChhS"
```

The valid select digits for the 4308 are 0-3"COS" - "C3S"

Finally, the I/O options would be specified on a port-by-port basis with the connections to be made separated by commas, and enclosed in parentheses:

"(n1, n2, n3 . . .)".

where (n1, n2...) are the option numbers associated with one I/O line. Hence, for the 4308 there will be sixteen bracketed collections of I/O options.

Each I/O pin has a series of 11 possible connections. These connections are consecutively numbered from 1-11. It is these numbers that should be in parentheses for each I/O pin.

Example: "( )" indicates no connection "( 1 )" indicates only #1 "(2,5,7)" indicates connections #2, 5 and 7.

I/O options should be placed on the tape sequentially for the 4308, from  $I/OO_0 - I/O3_3(16)$ . Always avoid illegal combinations.


\*NOTE: Cards may also be submitted.

#### B. ROM Code

The format requirements are as follows:

- All word fields are to be punched in consecutive order, starting with word field 0 (all addresses low). There must be exactly N word fields for the N x 8 ROM organization.
- Each word field must begin with the start character B and end with the stop character F. There must be exactly 8 data characters between the B and F. Within the word field, a P results in a high level output (V<sub>SS</sub> or logic 0 for MCS-40 CPUs) and a N results in a low level output (V<sub>DD</sub> or logic 1 for MCS-40 CPUs).

#### Example of 256 x 8 format (N=256):



- 3. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc., are inserted, the tape may be easily listed on the teletype for purposes of error checking. It may be helpful to insert the word number (as a comment) at least every four word fields.
- 4. Within the ROM pattern words a character, "X", may be used. Where "P" and "N" indicate a "0" and "1" setting respectively, an "X" will indicate a single bit – "Don't Care" setting. This allows the optimum default bit values to be selected by Intel. The bit value will be fixed to allow for testing. The values will be specified to the user on the Verification Listing tape.

In the place of a standard BPNF word, a "B\*nF" word may be used. This indicates that the data in the last BPNF word encountered is to be repeated for the next n words ( $1 \le n \le 1023$ ). Note that if a repeat count of 4 is given in word position 10, then words 10, 11, 12, and 13 will be repeats of word 9 (except for Don't Care bits which might conceivably have different assigned values).

To indicate that an entire block (such as the remainder of a ROM) is not used (i.e., Don't Care), a word of Don't Care data can be followed by the remaining word count in a repeat count form.

# MCS<sup>®</sup> CUSTOM ROM ORDER FORM

CUSTOMER	· · · · · · · · · · · · · · · · · · ·
P.O. NUMBER	
DATE	
For Intel	use only
S#	PPPP
STD	ZZ
	DD
APP	DATE

All custom 4308 ROM orders must be submitted on this form. Programming information should be sent in the form of computer punched cards or punched paper tape per the formats designated on this order form. Additional forms are available from Intel.

### MARKING

The marking as shown at the right must contain the Intel logo, the product type (P4308), the 4-digit Intel pattern number (PPPP), a date code (XXXX), and the 2-digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ). Optional Customer Number (maximum 6 characters or spaces).

CUSTOMER NUMBER

### MASK OPTION SPECIFICATION


A. CHIP NUMBER \_\_\_\_\_ (Must be specified).

**B.** I/O OPTION – Specify the connection numbers for each I/O pin. See table below.

C. 4308 CUSTOM ROM PATTERN – Programming information should be sent in the form of computer punched cards

PI	N		OPTION					ION				
1/0 00	27	1	2	3	4	5	6	7	8	9	10	11
1/O 01	26	1	2	3	4	5	6	7	8	9	10	11
I/O 02	25	1	2	3	4	5	6	7	8	9	10	11
I/O 03	24	1	2	3	4	5	6	7	8	9	10	11
I/O 10	5	1	2	3	4	5	6	7	8	9	10	11
I/O 1 <sub>1</sub>	4	1	2	3	4	5	6	7	8	9	10	11
I/O 12	3	1	2	3	4	5	6	7	8	9	10	11
I/O 13	2	1	2	3	4	5	6	7	8	9	10	11
I/O 20	17	1	2	3	4	5	6	7	8	9	10	11
I/O 21	16	1	2	3	4	5	6	7	8	9	10	11
I/O 22	15	1	2	3	4	5	6	7	8	9	10	11
I/O 23	14	1	2	3	4	5	6	7	8	9	10	11
I/O 3 <sub>0</sub>	21	1	2	3	4	5	6	7	8	9	10	11
I/O 3 <sub>1</sub>	20	1	2	3	4	5	6	7	8	9	10	11
1/0 3 <sub>2</sub>	19	1	2	3	4	5	6	7	8	9	10	11
I/O 3 <sub>3</sub>	18	1	2	3	4	5	6	7	8	9	10	11


NOTE: Options 10 and 11 cannot both be specified.



4308

RON

or punched paper tape. In either case, a printout of the truth table must accompany the order. Based on the particular customer pattern, the characters should be written as a "P" for a high level output =  $V_{SS}$  (negative logic "0") or an "N" for a low level output =  $V_{DD}$  (negative logic "1").



# 4316A

# **16,384 BIT STATIC MOS READ ONLY MEMORY**

# Organization: 2048 Words x 8 Bits Access Time: 850 ns Max.

Single + 5 Volts Power Supply Voltage


int

- Directly TTL Compatible All Inputs and Outputs
- Low Power Dissipation of 31.4 µW/Bit Maximum
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Interface to 4004/4040 CPU Via 4008/4009 or 4289 Standard Memory Interface

The Intel® 4316A is a 16,384-bit static MOS read only memory organized as 2048 words by 8 bits. This ROM is designed for microcomputer memory applications where high performance, large bit storage, and simple interfacing are important design objectives. It can be used in MCS-40 systems via the 4008/4009 or 4289 Standard Memory Interface component.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitate easy memory expansion.

The 4316A read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. Only a single +5V power supply is needed and all devices are directly TTL compatible.



01.08	DATA OUTPUTS	A OUTPUTS	
CS1. CS3	PROGRAMMABLE CHIP SELECT INPUTS	GRAMMABLE CHIP SELECT INPUTS	

# **Absolute Maximum Ratings\***

Ambient Temperature Under Bias0°C to 70°C
Storage Temperature
Voltage On Any Pin With Respect
To Ground
Power Dissipation 1.0 Watt

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified

	· · ·		LIMITS			
SYMBOL	PARAMETER	MIN.	түр. <sup>(1)</sup>	MAX.	UNIT	TEST CONDITIONS
ILI .	Input Load Current (All Input Pins)			10	μΑ	V <sub>IN</sub> = 0 to 5.25V
ILOH .	Output Leakage Current			10	μΑ	$CS = 2.2V, V_{OUT} = 4.0V$
ILOL	Output Leakage Current			-20	μA	CS = 2.2V, V <sub>OUT</sub> = 0.45V
lcc	Power Supply Current		40	98	mA	All inputs 5.25V Data Out Open
VIL	Input ''Low'' Voltage	-0.5		0.8	V	
VIH	Input "High" Voltage	2.0		V <sub>CC</sub> +1.0V	V	
VOL	Output "Low" Voltage			0.45	V	1 <sub>OL</sub> = 2.0 mA
V <sub>OH</sub>	Output ''High'' Voltage	2.2			V	I <sub>OH</sub> = –100 μA

(1) Typical values for  $T_A = 25^{\circ}C$  and nominal supply voltage.

# A.C. Characteristics

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$  unless otherwise specified

			LIMITS		
SYMBOL	PARAMETER	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
t <sub>A</sub>	Address to Output Delay Time		400	850	nS
t <sub>CO</sub>	Chip Select to Output Enable Delay Time			300	nS
t <sub>DF</sub>	Chip Deselect to Output Data Float Delay Time	0		300	nS

## CONDITIONS OF TEST FOR A.C. CHARACTERISTICS


Input .															•	1.5V
Output		ŧ		•	•					0.	4	5١	V	tc	5	2.2V

# Capacitance<sup>(2)</sup> $T_A = 25^{\circ}C, f = 1 \text{ MHz}$

		LIM	IITS
SYMBOL	TEST	ТҮР.	MAX.
C <sub>IN</sub>	All Pins Except Pin Under Test Tied to AC Ground	4 pF	10 pF
C <sub>OUT</sub>	All Pins Except Pin Under Test Tied to AC Ground	8 pF	15 pF

(2) This parameter is periodically sampled and is not 100% tested.

# Waveforms



# intel

4702A

# **REPROGRAMMABLE 2K PROM**

- Access Time: 1.7 usec Max.
- Fast Programming: 2 Minutes for all 2048 Bits
- Ultraviolet Erasable and Electronically Reprogrammable
- Fully Decoded, 256 x 8 Organization

- Static MOS: No Clocks Required
- Inputs and Outputs TTL Compatible
- Three-State Output: OR-Tie Capability
- Simple Memory Expansion Chip Select Input Lead


The 4702A is a 256 word by 8 bit electrically programmable ROM ideally suited for microcomputer system development where fast turn-around and pattern experimentation are important. The 4702A undergoes complete programming and functional testing on each bit position prior to shipment, thus insuring 100% programmability.

The 4702A is packaged in a 24 pin dual-in-line package with a transparent quartz lid. The transparent quartz lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. This procedure can be repeated as many times as required.

The circuitry of the 4702A is entirely static; no clocks are required.

A pin-for pin metal mask programmed ROM, the Intel® 1302A, is ideal for large volume production runs of systems initially using the 4702A.

The 4702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



\*THIS PIN IS THE DATA INPUT LEAD DURING PROGRAMMING.

PIN NAMES

A0-A7	ADDRESS INPUTS
CS	CHIP SELECT INPUT
DO1. DO2	DATA OUTPUTS

# **Pin Connections**

The external lead connections to the **4702A** differ, depending on whether the device is being programmed<sup>(1)</sup> or used in read mode. (See following table.)

PIN	12 (V <sub>CC</sub> )	13 (Program)	14 ( <del>CS</del> )	15 (V <sub>BB</sub> )	16 (V <sub>GG</sub> )	22 (V <sub>CC</sub> )	23 (V <sub>CC</sub> )
Read	V <sub>cc</sub>	V <sub>cc</sub>	GND	V <sub>cc</sub>	V <sub>GG</sub>	V <sub>cc</sub>	V <sub>cc</sub>
Programming	GND	Program Pulse	GND	V <sub>BB</sub>	Pulsed V <sub>GG</sub> (V <sub>IL4P</sub> )	GND	GND

# **Absolute Maximum Ratings\***

Ambient Temperature Under Bias
Storage Temperature
Soldering Temperature of Leads (10 sec) +300°C
Power Dissipation
Read Operation: Input Voltages and Supply
Voltages with respect to V <sub>CC</sub> +0.5V to -20V
Program Operation: Input Voltages and Supply
Voltages with respect to V <sub>CC</sub> 48V

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

# READ OPERATION

# **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -10V \pm 5\%$ ,  $V_{GG} = -10V \pm 5\%$ , unless otherwise noted.

SYMBOL	TEST	MIN.	TYP.	(2) MAX.	UNIT	CONDITIONS	
I <sub>LI</sub>	Address and Chip Select Input Load Current			10	μΑ	V <sub>IN</sub> = 0.0V	
ILO	Output Leakage Current			10	μA	$V_{OUT} = 0.0V, \overline{CS} = V_{CC} - 2$	
<sup>I</sup> DDO	Power Supply Current		6	14	mA	$V_{GG} = V_{CC}, \overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{mA}, T_A = 25^{\circ}\text{C}$	
I <sub>DD1</sub>	Power Supply Current		39	54	mA	CS=V <sub>CC</sub> -2 I <sub>OL</sub> =0.0mA , T <sub>A</sub> = 25°C	
I <sub>DD2</sub>	Power Supply Current		36	50	mA	CS=0.0 I <sub>OL</sub> =0.0mA , T <sub>A</sub> = 25°C	0
Родз	Power Supply Current		43	63	mA	ČŠ=V <sub>CC</sub> -2 I <sub>OL</sub> =0.0mA , T <sub>A</sub> = 0°C	Continuous Operation
I <sub>CF1</sub>	Output Clamp Current		8	14	mA	$V_{OUT} = -1.0V, T_{A} = 0^{\circ}C$	
ICF2	Output Clamp Current			13	mA	V <sub>OUT</sub> = -1.0V, T <sub>A</sub> = 25°C	J
I <sub>GG</sub>	Gate Supply Current			10	μA		
VIL1	Input Low Voltage for TTL Interface	-1.0		0.65	V		
VIL2	Input Low Voltage for MOS Interface	V <sub>DD</sub>		V <sub>CC</sub> –6	V		
V <sub>IH</sub>	Address and Chip Select Input High Voltage	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	v		
I <sub>OL</sub>	Output Sink Current	1.6	4		mA	V <sub>OUT</sub> = 0.45V	
V <sub>OL</sub>	Output Low Voltage		7	0.45	V	I <sub>OL</sub> = 1.6mA	
V <sub>OH</sub>	Output High Voltage	3.5			V	I <sub>OH</sub> = —100 µА	

Note 1: In the programming mode, the data inputs 1-8 are pins 4-11 respectively.  $\overline{CS} = GND$ .

Note 2: Typical values are at nominal voltages and  $T_A = 25^{\circ}C$ .

# A.C. Characteristics

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -10V \pm 5\%$ ,  $V_{GG} = -10V \pm 5\%$  unless otherwise noted

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT
Freq.	Repetition Rate		<u> </u>	1	MHz
t <sub>OH</sub>	Previous read data valid			100	ns
t <sub>OH</sub> t <sub>ACC</sub>	Address to output delay			1.7	μs
t <sub>CS</sub>	Chip select delay			800	ns
t <sub>CO</sub>	Output delay from CS			900	ns
t <sub>OD</sub>	Output deselect			300	ns

# **Capacitance**<sup>\*</sup> $T_A = 25 °C$

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT	CONDITIONS	
C <sub>IN</sub>	Input Capacitance	-	8	15	pF	$V_{IN} = V_{CC}$ $\overline{CS} = V_{CC}$	All unused pins
C <sub>OUT</sub>	Output Capacitance		. 10	15	pF	V <sub>OUT</sub> = V <sub>CC</sub> V <sub>GG</sub> = V <sub>CC</sub>	are at A.C. ground


\* This parameter is periodically sampled and is not 100% tested.

# **Switching Characteristics**

**Conditions of Test:** 

Input pulse amplitudes: 0 to 4V;  $t_B$ ,  $t_F \leq 50$  ns.

- a) For output load = 1 TTL gate; measurements made at output of TTL gate (t<sub>PD</sub> ≤15 ns)
- b) For pure capacitive load of 75pf.



MCS 4/40" PROTOTYPE SYSTEMS

Intel distributors are now stocking two MCS-40 systems which may be used to prototype products and will make low volume manufacturing more economical. Additional prototype systems will be offered as newer microcomputer components are developed.

System Number

#### System Composition

MCS-4 System A

Prototype system for 4-bit Microcomputer with C4004 CPU. Each system includes:


Quantity	Device
1	P4002-1
1	P4003
1	C4004
1	P4008
1	P4009
1	C4702A

MCS-40 System A Prototype system for 4-bit Microcomputer with C4040 CPU. Each system includes:

Quantity	Device
1 <b>1</b>	P4002-1
1	P4003
1	C4040
1	P4201
1	P4289
1	C4702A

MCS-40

# MCS-80<sup>™</sup> MICROCOMPUTER SYSTEM



# MCS-80<sup>TM</sup>MICROCOMPUTER SYSTEM

Туре	Group	Description	Page No.
8080A	CPU	Central Processor	8-5
8080A-1	CPU	Central Processor (1.3µs)	8-12
8080A-2	CPU	Central Processor (1.5µs)	8-16
M8080A	CPU	Central Processor (–55° to +125°C)	8-20
8224	CPU	Clock Generator	8-25
8228/8238	CPU	System Controller	8-29
8008, 8008-1	CPU	Eight-Bit Microprocessor	8-33
8702A	ROMs	Erasable PROM (256 x 8)	8-40
8708	ROMs	Erasable 1K x 8 PROM	8-43
8302	ROMs	Mask ROM (256 x 8)	8-46
8308	ROMs	Mask ROM (1K x 8)	8-49
8316A	ROMs	Mask ROM (2K x 8)	8-52
8101-2	RAMs	Static RAM (256 x 4)	8-54
8101A-4	RAMs	Static RAM (256 x 4) 450 ns	8-57
8111-2	RAMs	Static RAM (256 x 4)	8-60
8111A-4	RAMs	Static RAM (256 x 4) 450 ns	8-63
8102A-4	RAMs	Static RAM (1K x 1) 450 ns	8-66
8107B-4	RAMs	Dynamic RAM (4K x 1)	8-69
8222	RAMs	Dynamic RAM Refresh Controller	8-74
8212	I/O	8-Bit I/O Port	8-75
8255	1/0	Programmable Peripheral Interface	8-79
8251	I/O	Programmable Communication Interface	8-85
8205	Peripherals	One of Eight Decoder	8-89
8214	Peripherals	Priority Interrupt Control Unit	8-92
8216/8226	Peripherals	4-Bit Bi-Directional Bus Driver	8-96
8253	Peripherals	Programmable Interval Timer	8-100
8257	Peripherals	Programmable DMA Controller	8-102
8259	Peripherals	Programmable Interrupt Controller	8-104

Ċ

# MCS-80<sup>™</sup> MICROCOMPUTER SYSTEM

MCS-80<sup>™</sup> components form complete systems with many optional configurations. They eliminate the problems of hardwired design by integrating control and processing functions in LSI blocks that interface with one another through a standard system bus.


The systems building blocks include:

• The basic CPU Group, which defines and drives the bus-the 8080A CPU, 8224 Clock Generator and 8228 System Controller.


• Three CPU options for higher speed and extended temperature range applications.

• Twelve I/O and peripherals options, five of which are programmable LSI devices that control and communicate with external equipment in software selectable modes.

 Memory options, including 8K erasable PROMs, 16K ROMs, low power 1K CMOS RAMs, and low cost 4K RAMs—all with industry standard configurations for ease of use and economy.



MCS-80



8080A CHIP PHOTOGRAPH WITH SECTIONAL DIVISIONS


# SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

The 8080A is functionally and electrically compatible with the Intel<sup>®</sup> 8080.

- TTL Drive Capability
- 2 μs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



# 8080A

#### **8080A FUNCTIONAL PIN DEFINITION**

The following describes the function of all of the 8080A I/O pins. Several of the descriptions refer to internal timing periods.

#### A<sub>15</sub>.A<sub>0</sub> (output three-state)

ADDRESS BUS; the address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices.  $A_0$  is the least significant address bit.

### D7-D0 (input/output three-state)

DATA BUS; the data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers. Also, during the first clock cycle of each machine cycle, the 8080A outputs a status word on the data bus that describes the current machine cycle.  $D_0$  is the least significant bit.

#### SYNC (output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

#### DBIN (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080A data bus from memory or I/O.

#### **READY** (input)

READY; the READY signal indicates to the 8080A that valid memory or input data is available on the 8080A data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080A does not receive a READY input, the 8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.

#### WAIT (output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state.

### WR (output)

WRITE; the  $\overline{WR}$  signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the  $\overline{WR}$  signal is active low ( $\overline{WR} = 0$ ).

#### HOLD (input)


HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080A address and data bus as soon as the 8080A has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:

the CPU is in the HALT state.

 the CPU is in the T2 or TW state and the READY signal is active. As a result of entering the HOLD state the CPU ADDRESS BUS (A<sub>15</sub>-A<sub>0</sub>) and DATA BUS (D<sub>7</sub>-D<sub>0</sub>) will be in their high impedance state. The CPU acknowledges its state with the HOLD AC-KNOWLEDGE (HLDA) pin.

#### HLDA (output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus



#### **Pin Configuration**

will go to the high impedance state. The HLDA signal begins at:

- T3 for READ memory or input.
- The Clock Period following T3 for WRITE memory or OUT-PUT operation.

In either case, the HLDA signal appears after the rising edge of  $\phi_1$  and high impedance occurs after the rising edge of  $\phi_2$ .

#### INTE (output)

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

#### INT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

#### RESET (input)[1]

RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.

- Vss Ground Reference.
- VDD +12 ± 5% Volts.
- Vcc +5 ± 5% Volts.
- VBB -5 ±5% Volts (substrate bias).
- $\phi_1, \phi_2$  2 externally supplied clock phases. (non TTL compatible)

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias $\dots \dots 0^{\circ}$ C to +70° C
Storage Temperature
All Input or Output Voltages
With Respect to V <sub>BB</sub>
$V_{CC}$ , $V_{DD}$ and $V_{SS}$ With Respect to $V_{BB}$ -0.3V to +20V
Power Dissipation 1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
VIHC	Clock Input High Voltage	9.0		V <sub>DD</sub> +1	V	1
VIL	Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
VIH	Input High Voltage	3.3		V <sub>CC</sub> +1	V	
VOL	Output Low Voltage			0.45	V	$\left[ 1_{OL} = 1.9 \text{mA on all outputs} \right]$
V <sub>OH</sub>	Output High Voltage	3.7			V	$I_{OH} = -150 \mu A.$
IDD (AV)	Avg. Power Supply Current (V <sub>DD</sub> )		40	70	mA	
ICC (AV)	Avg. Power Supply Current (V <sub>CC</sub> )		60	80	mA	Operation T <sub>CY</sub> = .48 $\mu$ sec
IBB (AV)	Avg. Power Supply Current (V <sub>BB</sub> )		.01	1	mA	
ι <sub>L</sub>	Input Leakage			±10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
I <sub>CL</sub>	Clock Leakage			±10	μA	$V_{SS} \leq V_{CLOCK} \leq V_{DD}$
I <sub>DL</sub> [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \leq V_{IN} \leq V_{SS} + 0.8V$ $V_{SS} + 0.8V \leq V_{IN} \leq V_{CC}$
I <sub>FL</sub>	Address and Data Bus Leakage During HOLD			+10 -100	μA	V <sub>ADDR/DATA</sub> = V <sub>CC</sub> V <sub>ADDR/DATA</sub> = V <sub>SS</sub> + 0.45V

#### CAPACITANCE

 $T_A = 25^{\circ}C$   $V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V$ 

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
Cφ	Clock Capacitance	17	25	pf	f <sub>c</sub> = 1 MHz
C <sub>IN</sub>	Input Capacitance	6	10	pf	Unmeasured Pins
COUT	Output Capacitance	10	20	pf	Returned to V <sub>SS</sub>


NOTES:


1. The RESET signal must be active for a minimum of 3 clock cycles.

2. When DBIN is high and  $V_{IN} > V_{IH}$  an internal active pull up will be switched onto the Data Bus.

3.  $\Delta I$  supply /  $\Delta T_A = -0.45\%/^{\circ}C$ .

# TYPICAL SUPPLY CURRENT VS. TEMPERATURE, NORMALIZED.<sup>[3]</sup>






#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>CY</sub> [3]	Clock Period	0.48	2.0	μsec	
t <sub>r</sub> , t <sub>f</sub>	Clock Rise and Fall Time	0	50	n sec	
t <sub>ø1</sub>	$\phi_1$ Pulse Width	60		n sec	
t <sub>ø2</sub>	$\phi_2$ Pulse Width	220		n sec	
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$	0		n sec	
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$	70		n sec	
t <sub>D3</sub>	Delay $\phi_1$ to $\phi_2$ Leading Edges	80		n sec	
t <sub>DA</sub> [2]	Address Output Delay From $\phi_2$		200	n sec	$-C_1 = 100 \text{pf}$
t <sub>DD</sub> [2]	Data Output Delay From $\phi_2$		220	n sec	
t <sub>DC</sub> [2]	Signal Output Delay From $\phi_1$ , or $\phi_2$ (SYNC, WR, WAIT, HLDA)		120	n sec	
t <sub>DF</sub> [2]	DBIN Delay From $\phi_2$	25	140	n sec	- C <sub>L</sub> = 50pf
t <sub>DI</sub> [1]	Delay for Input Bus to Enter Input Mode		tDF	n sec	
t <sub>DS1</sub>	Data Setup Time During $\phi_1$ and DBIN	30		n sec	

#### TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



MCS-80

#### A.C. CHARACTERISTICS (Continued)


 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted


Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>DS2</sub>	Data Setup Time to $\phi_2$ During DBIN	150		n sec	
t <sub>DH</sub> [1]	Data Hold Time From $\phi_2$ During DBIN	[1]		n sec	
t <sub>IE</sub> [2]	INTE Output Delay From $\phi_2$		200	n sec	C <sub>L</sub> = 50pf
t <sub>RS</sub>	READY Setup Time During $\phi_2$	120		n sec	
t <sub>HS</sub>	HOLD Setup Time to $\phi_2$	140		nsec	
t <sub>IS</sub>	INT Setup Time During $\phi_2$ (During $\phi_1$ in Halt Mode)	120		n sec	
tн	Hold Time From $\phi_2$ (READY, INT, HOLD)	0		n sec	
t <sub>FD</sub>	Delay to Float During Hold (Address and Data Bus)		120	n sec	
t <sub>AW</sub> [2]	Address Stable Prior to WR	[5]		n sec	17
t <sub>DW</sub> [2]	Output Data Stable Prior to WR	[6]		n sec	
t <sub>WD</sub> [2]	Output Data Stable From WR	[7]		n sec	
t <sub>WA</sub> [2]	Address Stable From WR	[7]		n sec	$C_L = 100 \text{ pf: Address, Data}$ $C_I = 50 \text{ pf: } \overline{\text{WR}}, \text{ HLDA, DBIN}$
t <sub>HF</sub> [2]	HLDA to Float Delay	[8]		n sec	
twf [2]	WR to Float Delay	[9]		n sec	
t <sub>AH</sub> [2]	Address Hold Time After DBIN During HLDA	-20		n sec	

NOTES:

1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. tDH = 50 ns or tDF, whichever is less.








3.  $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} > 480$ ns.

TYPICAL & OUTPUT DELAY VS. & CAPACITANCE



- 4. The following are relevant when interfacing the 8080A to devices having VIH = 3.3V: a) Maximum output rise time from .8V to 3.3V = 100ns @ C<sub>L</sub> = SPEC.
  - b) Output delay when measured to 3.0V = SPEC +60ns @ CL = SPEC.
  - c) If CL ≠ SPEC, add .6ns/pF if CL> CSPEC, subtract .3ns/pF (from modified delay) if CL < CSPEC.
- 5. tAW = 2 tCY -tD3 -tro2 -140nsec. 6.
- $t_{DW} = t_{CY} t_{D3} t_{r\phi 2} 170$  nsec. 7. If not HLDA, twp = twA = tp3 + tr $\phi$ 2 +10ns. If HLDA, twp = twA = twF.
- 8.  $t_{HF} = t_{D3} + t_{r\phi 2}$  -50ns.
- 9.  $t_{WF} = t_{D3} + t_{r\phi 2} - 10 ns$
- 10. Data in must be stable for this period during DBIN 'T3. Both tDS1 and tDS2 must be satisfied.
- 11. Ready signal must be stable for this period during T2 or TW. (Must be externally synchronized.)
- Hold signal must be stable for this period during T2 or TW when entering hold mode, and during T3, T4, T5 12. and TWH when in hold mode. (External synchronization is not required.)
- 13. Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.

#### **INSTRUCTION SET**

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.


Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080A. The ability to increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the 8080A instruction set.

The following special instruction group completes the 8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

#### Data and Instruction Formats

Data in the 8080A is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.



The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

**Two Byte Instructions** 

	D7	D <sub>6</sub>	$D_5$	D4	$D_3$	$D_2$	D <sub>1</sub>	D <sub>0</sub>	OP CODE
ſ	D7	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>	OPERAND

Three Byte Instructions

D7	D <sub>6</sub>	D <sub>5</sub>	D4	$D_3$	$D_2$	D.1	D <sub>0</sub>	C
D <sub>7</sub>	D <sub>6</sub>	$D_5$	D4	$D_3$	$D_2$	D	D <sub>0</sub>	ι
D <sub>7</sub>	D <sub>6</sub>	$D_5$	D4	$D_3$	$D_2$	D <sub>1</sub>	D <sub>0</sub>	ŀ

OP CODE

LOW ADDRESS OR OPERAND 1

HIGH ADDRESS OR OPERAND 2

Jump, call or direct load and store instructions

Immediate mode or I/O instructions

TYPICAL INSTRUCTIONS

Interrupt instructions

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable

For the 8080A a logic "1" is defined as a high level and a logic "0" is defined as a low level.

#### INSTRUCTION SET

#### Summary of Processor Instructions

Mnemonic	Description	07	D <sub>6</sub>		truct ; D2				, Do	Clock [2] Cycles	Mnemonic	Description	D7	0 <sub>6</sub>	lns D5	tructi D4				1 <sup>D</sup> 0	Clock (2) Cycles
MOV 11. 12	Move register to register	0	1	D	D	D	s	s	s	5	RZ	Return on zero	1	1	0	0	1	0	0	0	5/11
MOV M, r	Move register to memory	0	1	1	1	0	S	S	S	7	RNZ	Return on no zero	1	1	0	0	0	0	C	0	5/11
MOV r, M	Move memory to register	0	1	D	D	D	1	1	0	7	RP	Return on positive	1	1	1	1	0	0	0	0	5/11
HLT	Halt	0	1	1	1	0	1	1	0	7	RM	Return on minus	1	1	1	1	1	0	0	0	5/11
MVIr	Move immediate register	0	0	D	D	D	1	1	0	7	RPE	Return on parity even	1	1	1	0	1	0	0	0	5/11
MVIM INR r	Move immediate memory	0	0 0	1 D	1 D	0 D	1	1 0	0	10 5	RPO	Return on parity odd	1	1	1	0	0	0	0 1	0	5/11 11
DCRr	Increment register Decrement register	0	0	D	D	D	i	0	1	5	RST	Restart	1	1	A 0	A 1	A 1	1 0	1	1	10
INRM	Increment memory	0	0	1	1	0	i	0	0 0	10	IN OUT	Input Output	i	1	0	i	0	0	i	i	10
DCR M	Decrement memory	ñ	ŏ	i	i	Ö	i	ŏ	1	10	LXIB	Load immediate register	ò	ò	0	0	0	0	ò	1	10
ADD r	Add register to A	ĩ	õ	ò	ò	Ő	s	s	s	4	EXI D	Pair B & C	v	Ů	Ŭ	Ŭ	v	Ŭ	Ű	•	
ADC r	Add register to A with carry	1	ō	ō	ō	1	s	s	ŝ	4	LXID	Load immediate register	0	0	0	1	0	0	0	1	10
SUB r	Subtract register from A	1	0	0	1	0	S	S	S	4		Pair D & E	•	•				•	-	· .	
SBB r	Subtract register from A with borrow	1	0	0	1	1	S	S	S	4	LXIH	Load immediate register Pair H & L	0	0	1	0	0	0	0	۱	10
ANA r	And register with A	1	0	1	0	0	S	S	S	4	L XI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
XRA r	Exclusive Or register with A	1	0	1	0	1	S	S	S	4	PUSH B	Push register Pair B & C on	1	1	0	0	0	1	0	1	11
0 FA r	Or register with A	1	0	1	1	0	S	S	S	4		stack									
CMP r	Compare register with A	1	0	1	1	1	S	S	S	4	PUSH D	Push register Pair D & E on	1	1	0	1	0	1	0	1	11
ADD M	Add memory to A	1	0	0	0	0	1	1	0	7		stack									
ADC M	Add memory to A with carry	1	0	0	0	1	1	1	0	7	PUSH H	Push register Pair H & L on	1	1	1	0	0	1	0	1	11
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7 7		stack							-		
SBB M	Subtract memory from A with borrow	I	0	0		1	1	1	U	'	PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	11
ANA M	And memory with A	1	0	1	0	0	1	1	0	7	POP B	Pop register pair B & C off	1	1	0	0	0	0	0	1	10
XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	7		stack									
ORA M	Or memory with A	1	0	1	1	0	1	1	0	7	POP D	Pop register pair D & E off	1	1	0	1	0	0	0	1	10
CMP M	Compare memory with A	1	0	1	1	1	1	1	0	7		stack									
ADI	Add immediate to A	1	1	0	0	0	1	1	0	7	POP H	Pop register pair H & L off	1	1	1	0	0	0	0	1	10
ACI	Add immediate to A with carry	.1	1	0	0	1	1	1	0	7	POP PSW	stack Pop A and Flags	1	1	1	1	0	0	0	1	10
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	7	FUPPSW	off stack		'	'		0	U	U		10
SBI	Subtract immediate from A	i	i	õ	i	1	i	i	õ	,	STA	Store A direct	0	0	1	1	0	0	1	0	13
	with borrow	·	•	U	•	•	•	•	v	•	LDA	Load A direct	ŏ	ŏ	i	i	1	Ö	i	ŏ	13
ANI	And immediate with A	1	1	1	0	0	1	1	0	7	XCHG	Exchange D & E, H & L	1	1	1	Ó	1	Ō	1	1	4
XRI	Exclusive Or immediate with	1	1	1	0	1	1	1	0	7.		Registers									
	Α .										XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	18
ORI	Or immediate with A	1	1	1	1	0	1	1	0	7	SPHL	H & L to stack pointer	1	1	1	1	1	0	0	1	5
CPI	Compare immediate with A	1	1	1	1	1	1	1	0	7	PCHL	H & L to program counter	1	1	1	0	1	0	0	1	5
RLC	Rotate A left	0	0	0	0	0	1	1	1	4	DAD B	Add B & C to H & L	0	0	0	0	1	0	0	1	10
RRC RAL	Rotate A right Rotate A left through carry	0	0 0	0	0	0	ł	i	1	4	DADD	Add D & E to H & L	0	0	0	1 0	1	0 0	0 0	1	10
RAR	Rotate A right through	0	0	0	1	1	i	1	1	4	DAD H DAD SP	Add H & L to H & L	0	0 0	1	1	1	0	0	1	10 10
nan	Carry	U	0	0	,	'	•	÷.	'	4	STAX B	Add stack pointer to H & L Store A indirect	0	0	0	0	0	0	1	0	7
JMP	Jump unconditional	1	1	0	0	0	0	1	1	10	STAX D	Store A indirect	Ő	Ö	Ő	ĩ	Ő	ŏ	i	õ	7
JC	Jump on carry	1	1	Ō	1	1	Ó	1	0	10	LDAX B	Load A indirect	õ	ŏ	õ	ò	ĩ	Ő	i	Ō	,
JNC	Jump on no carry	1	1	0	1	0	0	1	0	10	LDAX D	Load A indirect	Ō	ō	ō	1	1	Ō	1	Ō	7
JZ	Jump on zero	1	1	0	0	1	0	1	0	10	INX B	Increment B & C registers	0	0	0	0	0	0	1	1	5
JNZ	Jump on no zero	1	1	0	0	0	0	1	0	10	INX D	Increment D & E registers	0	0	0	1	0	0	1	1	5
JP	Jump on positive	1	1	1	1	0	0	1	0	10	INX H	Increment H & L registers	0	0	1	0	0	0	1	1	5
JM	Jump on minus	1	1	1	1	1	0	1	0	10	INX SP	Increment stack pointer	0	0	1	1	0	0	1.	1	5
JPE	Jump on parity even	1	1	1	0	1	0	1	0	10	DCX B	Decrement B & C	0	0	0	0	1	0	1	1	5
JPO	Jump on parity odd	1	1	1	0	0	0	1	0	10	DCX D	Decrement D & E	0	0	0	1	1	0	1	1	5 .
CALL	Call unconditional	1	1	0	0	1	1	0	1	17	DCX H	Decrement H & L	0	0	1	0	1	0	1	1	5
CC CNC	Call on carry Call on no carry	1	1	0	1	1	1	0 0	0 0	11/17 11/17	DCX SP	Decrement stack pointer	0	0	1	1	1	0	1	1	5 4
CZ	Call on zero	-	1	0	0	1	i	0	0	11/17	CMA STC	Complement A	0	0 0	1	0	1 0	1	1	1	4
CNZ	Call on no zero	i	i	0	0	ö	1	0	0	11/17	CMC	Set carry Complement carry	0	0	1	1	1	ł	i	1	4
CP	Call on positive	i	i	1	1	Ö	i	ŏ	õ	11/17	DAA	Decimal adjust A	0	Ö	i	Ö	Ó	i	i	1	4
CM	Call on minus	i	i	i	i	ĩ	i	ŏ	ō	11/17	SHLD	Store H & L direct	Ő	0	i	ŏ	Ö	Ö	1	ò	16
CPE	Call on parity even	1	i	1	Ö	i	i	ŏ	ŏ	11/17	LHLD	Load H & L direct	ŏ	ŏ	i	ŏ	1	õ	1	ŏ	16
CPO	Call on parity odd	1	1	1	Ō	0	1	0	Ō	11/17	EI	Enable Interrupts	ĩ	1	1	1	1	Ō	1	1	4
RET	Return	1	1	0	0	1	0	0	1	10	DI	Disable interrupt	1	1	1	1	0	0	1	1	4
RC	Return on carry	1	1	0	1	1	0	0	0	5/11	NOP	No-operation	0	0	0	0	0	0	0	0	4
RNC	Return on no carry	1	1	0	1	0	0	0	0	5/11											
											1										

NOTES: 1. DDD or SSS - 000 B - 001 C - 010 D - 011 E - 100 H - 101 L - 110 Memory - 111 A.
 2. Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.


# SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

The 8080A is functionally and electrically compatible with the Intel<sup>®</sup> 8080.

- TTL Drive Capability
- **1.3** μs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtving these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	0°C to +70°C
Storage Temperature	65°C to +150°C
All Input or Output Voltages	
With Respect to V <sub>BB</sub>	-0.3V to +20V
$V_{CC}$ , $V_{DD}$ and $V_{SS}$ With Respect to $V_{BB}$	-0.3V to +20V
Power Dissipation	1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D.C. CHARACTERISTICS**

 $T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C, V_{DD} = +12V \pm 5\%, V_{CC} = +5V \pm 5\%, V_{BB} = -5V \pm 5\%, V_{SS} = 0V, \text{ Unless Otherwise Noted.}$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
VIHC	Clock Input High Voltage	9.0		V <sub>DD</sub> +1	V	
V <sub>IL</sub>	Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
VIH	Input High Voltage	3.3		V <sub>CC</sub> +1	V	
V <sub>OL</sub>	Output Low Voltage			0.45	V	$\left[ \right]_{OL} = 1.9 \text{mA on all outputs,}$
V <sub>OH</sub>	Output High Voltage	3.7			V	$\int I_{OH} = 150 \mu A.$
DD (AV)	Avg. Power Supply Current (V <sub>DD</sub> )		40	70	mA	
ICC (AV)	Avg. Power Supply Current (V <sub>CC</sub> )		60	80	mA	Operation $T_{CY} = .32\mu sec$
BB (AV)	Avg. Power Supply Current (V <sub>BB</sub> )		.01	1	mA	
հլ	Input Leakage			±10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
I <sub>CL</sub>	Clock Leakage			±10	μA	$V_{SS} \leq V_{CLOCK} \leq V_{DD}$
I <sub>DL</sub> [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \leq V_{IN} \leq V_{SS} + 0.8V$ $V_{SS} + 0.8V \leq V_{IN} \leq V_{CC}$
FL	Address and Data Bus Leakage During HOLD			+10 -100	μA	V <sub>ADDR/DATA</sub> = V <sub>CC</sub> V <sub>ADDR/DATA</sub> = V <sub>SS</sub> + 0.45V

#### CAPACITANCE

 $T_{\Delta} = 25^{\circ}C$   $V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V$ 

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
$C_{\phi}$	Clock Capacitance	.17	25	pf	f <sub>c</sub> = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
COUT	Output Capacitance	10	20	pf	Returned to V <sub>SS</sub>

NOTES:


1. The RESET signal must be active for a minimum of 3 clock cycles.


2. When DBIN is high and  $V_{IN}$  >  $V_{IH}$  an internal active pull up will

be switched onto the Data Bus.

3.  $\Delta I$  supply /  $\Delta T_A = -0.45\%/^{\circ}C$ .

#### TYPICAL SUPPLY CURRENT VS. TEMPERATURE, NORMALIZED.<sup>[3]</sup>





ACS-80

# 8080A-1

#### A.C. CHARACTERISTICS


CAUTION: When operating the 8080A-1 at or near full speed, care must be taken to assure precise timing compatibility between 8080A-1, 8224 and 8228.

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>CY</sub> [3]	Clock Period	.32	2.0	μsec	
t <sub>r</sub> , t <sub>f</sub>	Clock Rise and Fall Time	0	25	n sec	×
t <sub>ø1</sub>	$\phi_1$ Pulse Width	50		n sec	
t <sub>ø2</sub>	$\phi_2$ Pulse Width	145		n sec	
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$	0		n sec	
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$	60		n sec	
t <sub>D3</sub>	Delay $\phi_1$ to $\phi_2$ Leading Edges	60		n sec	
t <sub>DA</sub> [2]	Address Output Delay From $\phi_2$		150	n sec	– C <sub>L</sub> = 50pf
t <sub>DD</sub> [2]	Data Output Delay From $\phi_2$		180	n sec	
<sup>t</sup> DC <sup>[2]</sup>	Signal Output Delay From $\phi_1$ , or $\phi_2$ (SYNC, WR, WAIT, HLDA)		110	n sec	
t <sub>DF</sub> [2]	DBIN Delay From $\phi_2$	25	130	n sec	C <sub>L</sub> = 50pf
t <sub>DI</sub> [1]	Delay for Input Bus to Enter Input Mode		t <sub>DF</sub>	n sec	
t <sub>DS1</sub>	Data Setup Time During $\phi_1$ and DBIN	10		n sec	

#### TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



8-14

MCS-80

# 8080A-1

#### A.C. CHARACTERISTICS (Continued)

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted


Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>DS2</sub>	Data Setup Time to $\phi_2$ During DBIN	120		n sec	
t <sub>DH</sub> [1]	Data Hold Time From $\phi_2$ During DBIN	[1]		n sec	
t <sub>IE</sub> [2]	INTE Output Delay From $\phi_2$		200	n sec	C <sub>L</sub> = 50pf
t <sub>RS</sub>	READY Setup Time During $\phi_2$	90		n sec	
t <sub>HS</sub>	HOLD Setup Time to $\phi_2$	120		nsec	
t <sub>IS</sub>	INT Setup Time During $\phi_2$ (During $\phi_1$ in Halt Mode)	100		n sec	
t <sub>H</sub>	Hold Time From $\phi_2$ (READY, INT, HOLD)	0		in sec	
t <sub>FD</sub>	Delay to Float During Hold (Address and Data Bus)		120	n sec	
t <sub>AW</sub> [2]	Address Stable Prior to WR	[5]		n sec	<b>1 - - - - - - - - - -</b>
t <sub>DW</sub> [2]	Output Data Stable Prior to WR	[6]		n sec	
t <sub>WD</sub> [2]	Output Data Stable From WR	[7]		n sec	
t <sub>WA</sub> [2]	Address Stable From WR	[7]		n sec	C <sub>L</sub> = 50pf: Address, Data C <sub>L</sub> = 50pf: WR, HLDA, DBIN
t <sub>HF</sub> [2]	HLDA to Float Delay	[8]		n sec	
twF <sup>[2]</sup>	WR to Float Delay	[9]		n sec	
t <sub>AH</sub> [2]	Address Hold Time After DBIN During HLDA	-20		n sec	1

NOTES:

1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. tDH = 50 ns or tDF, whichever is less.


> +5V Ş 2 1K







TYPICAL & OUTPUT DELAY VS. & CAPACITANCE



- 4 The following are relevant when interfacing the 8080A to devices having VIH = 3.3V: a) Maximum output rise time from .8V to 3.3V = 100ns @  $C_L$  = SPEC. b) Output delay when measured to 3.0V = SPEC +60ns @ CL = SPEC.
- c) If CL ≠ SPEC, add .6ns/pF if CL> CSPEC, subtract .3ns/pF (from modified delay) if CL < CSPEC.  $t_{AW} = 2 t_{CY} - t_{D3} - t_{r\phi 2} - 110$  nsec. 5.
- 6.
- $\frac{1}{100} = \frac{1}{100} + \frac{1}{100} = \frac{1}{1000} = \frac{1}{1$ 7.
- 8.  $t_{HF} = t_{D3} + t_{r\phi 2} - 50$ ns.
- 9.  $t_{WF} = t_{D3} + t_{r\phi 2} - 10 n_{s}$
- 10. Data in must be stable for this period during DBIN 'T3. Both tDS1 and tDS2 must be satisfied.
- 11. Ready signal must be stable for this period during T2 or TW. (Must be externally synchronized.)
- 12. Hold signal must be stable for this period during T2 or TW when entering hold mode, and during T3, T4, T5 and TWH when in hold mode. (External synchronization is not required.)
- 13. Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.


# 8080 A-2

# SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

- TTL Drive Capability
- **1.5 μs Instruction Cycle**
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias 0°C to	
Storage Temperature	+150°C
All Input or Output Voltages	
With Respect to V <sub>BB</sub>	io +20V
$V_{CC}$ , $V_{DD}$ and $V_{SS}$ With Respect to $V_{BB}$ -0.3V	to +20V
Power Dissipation	. 1.5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
VIHC	Clock Input High Voltage	9.0		V <sub>DD</sub> +1	V	
VIL	Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
VIH	Input High Voltage	3.3		V <sub>CC</sub> +1	V	
VOL	Output Low Voltage			0.45	V	I <sub>OL</sub> = 1.9mA on all outputs,
V <sub>OH</sub>	Output High Voltage	3.7			V	Γ <sub>OH</sub> = 150μΑ.
DD (AV)	Avg. Power Supply Current (V <sub>DD</sub> )		40	70	mA	
ICC (AV)	Avg. Power Supply Current (V <sub>CC</sub> )		60	80	mA	Operation
IBB (AV)	Avg. Power Supply Current (V <sub>BB</sub> )		.01	1	mA	
Ι <sub>ΙL</sub>	Input Leakage			±10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
I <sub>CL</sub>	Clock Leakage			±10	μA	$V_{SS} \leq V_{CLOCK} \leq V_{DD}$
I <sub>DL</sub> [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \leqslant V_{IN} \leqslant V_{SS} + 0.8V$ $V_{SS} + 0.8V \leqslant V_{IN} \leqslant V_{CC}$
I <sub>FL</sub>	Address and Data Bus Leakage During HOLD			+10 -100	μA	Vaddr/data = V <sub>CC</sub> Vaddr/data = V <sub>SS</sub> + 0.45V

#### CAPACITANCE

 $T_{\Delta} = 25^{\circ}C$   $V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V$ 


Symbol	Parameter	Тур.	Max.	Unit	Test Condition
Cφ	Clock Capacitance	17	25	pf	f <sub>c</sub> = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
COUT	Output Capacitance	10	20	pf	Returned to V <sub>SS</sub>


NOTES:

1. The RESET signal must be active for a minimum of 3 clock cycles. 2. When DBIN is high and  $V_{IN} > V_{IH}$  an internal active pull up will

be switched onto the Data Bus.

3.  $\Delta I$  supply /  $\Delta T_A = -0.45\%/^{\circ}C$ .






#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>CY</sub> [3]	Clock Period	.38	2.0	μsec	
t <sub>r</sub> , t <sub>f</sub>	Clock Rise and Fall Time	0	50	n sec	
t <sub>ø1</sub>	$\phi_1$ Pulse Width	60		n sec	
t <sub>ø2</sub>	$\phi_2$ Pulse Width	175		n sec	
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$	0		n sec	
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$	70		n sec	
t <sub>D3</sub> .	Delay $\phi_1$ to $\phi_2$ Leading Edges	70		n sec	
t <sub>DA</sub> [2]	Address Output Delay From $\phi_2$		175	n sec	$-C_1 = 100 \text{pf}$
t <sub>DD</sub> [2]	Data Output Delay From $\phi_2$		200	n sec	
<sup>t</sup> DC <sup>[2]</sup>	Signal Output Delay From $\phi_1$ , or $\phi_2$ (SYNC, WR, WAIT, HLDA)		120	n sec	
t <sub>DF</sub> [2]	DBIN Delay From $\phi_2$	25	140	n sec	- C <sub>L</sub> = 50pf
t <sub>DI</sub> [1]	Delay for Input Bus to Enter Input Mode		tDF	n sec	
t <sub>DS1</sub>	Data Setup Time During $\phi_1$ and DBIN	20		n sec	· ·

#### TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



8-18

MCS-80

#### A.C. CHARACTERISTICS (Continued)


 $T_A = 0^{\circ}$ C to 70°C,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted


Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>DS2</sub>	Data Setup Time to $\phi_2$ During DBIN	130		n sec	
t <sub>DH</sub> [1]	Data Hold Time From $\phi_2$ During DBIN	[1]		n sec	
t <sub>IE</sub> [2]	INTE Output Delay From $\phi_2$		200	n sec	C <sub>L</sub> = 50pf
t <sub>RS</sub>	READY Setup Time During $\phi_2$	90		n sec	
t <sub>HS</sub>	HOLD Setup Time to $\phi_2$	120		n sec	
t <sub>IS</sub>	INT Setup Time During $\phi_2$ (During $\phi_1$ in Halt Mode)	100		n sec	
t <sub>H</sub>	Hold Time From $\phi_2$ (READY, INT, HOLD)	0		n sec	
t <sub>FD</sub>	Delay to Float During Hold (Address and Data Bus)		120	n sec	
t <sub>AW</sub> [2]	Address Stable Prior to WR	[5]		n sec	17
t <sub>DW</sub> [2]	Output Data Stable Prior to WR	[6]		n sec	
t <sub>WD</sub> [2]	Output Data Stable From WR	[7]		n sec	
t <sub>WA</sub> [2]	Address Stable From WR	[7]		n sec	$C_L = 100 \text{ pf: Address, Data}$ $C_I = 50  pf: WR, HLDA, DBI$
t <sub>HF</sub> [2]	HLDA to Float Delay	[8]		n sec	
twF <sup>[2]</sup>	WR to Float Delay	[9]		n sec	
t <sub>AH</sub> [2]	Address Hold Time After DBIN During HLDA	-20		n sec	

NOTES:

1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured.


tDH = 50 ns or tDF, whichever is less. 2. Load Circuit.





3.  $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} > 380$ ns.

TYPICAL & OUTPUT DELAY VS. & CAPACITANCE



- The following are relevant when interfacing the 8080A to devices having V<sub>IH</sub> = 3.3V:
   a) Maximum output rise time from .8V to 3.3V = 100ns @ CL = SPEC.
   b) Operating the second seco
  - b) Output delay when measured to 3.0V = SPEC +60ns @  $C_L$  = SPEC.
  - c) If CL  $\neq$  SPEC, add .6ns/pF if CL> C<sub>SPEC</sub>, subtract .3ns/pF (from modified delay) if CL < C<sub>SPEC</sub>. t<sub>AW</sub> = 2 t<sub>CY</sub> -t<sub>D3</sub> -t<sub>r02</sub> -130nsec.
- t<sub>DW</sub> = t<sub>CY</sub> -t<sub>D3</sub> -t<sub>rφ2</sub> -170nsec.
- 7. If not HLDA, twp = twA = tp3 + tr $\phi$ 2 +10ns. If HLDA, twp = twA = twF.
- 8.  $t_{HF} = t_{D3} + t_{r\phi 2} 50$  ns.
- 9.  $t_{WF} = t_{D3} + t_{r\phi 2} 10 n_s$

5

- 10. Data in must be stable for this period during DBIN 'T3. Both tDS1 and tDS2 must be satisfied.
- 11. Ready signal must be stable for this period during  $T_2$  or  $T_W$ . (Must be externally synchronized.)
- Hold signal must be stable for this period during T<sub>2</sub> or T<sub>W</sub> when entering hold mode, and during T<sub>3</sub>, T<sub>4</sub>, T<sub>5</sub> and T<sub>WH</sub> when in hold mode. (External synchronization is not required.)
- 13. Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.

# SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR


- Full Military Temperature Range -55°C to +125°C
- ±10% Power Supply Tolerance
- 2 µs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory

- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports
- TTL Drive Capability

The Intel<sup>®</sup> M8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The M8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The M8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the M8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting.

This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the M8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits OR-tying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



# **M8080A**

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias
Storage Temperature
All Input or Output Voltages
With Respect to V <sub>BB</sub>
$V_{CC}$ , $V_{DD}$ and $V_{SS}$ With Respect to $V_{BB}$ -0.3V to +20V
Power Dissipation 1.7W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MILITARY TEMP.

#### D.C. CHARACTERISTICS

 $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{DD} = +12V \pm 10\%$ ,  $V_{CC} = +5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
VILC	Clock Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
V <sub>IHC</sub>	Clock Input High Voltage	8.5		V <sub>DD</sub> +1	V	
VIL	Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
VIH	Input High Voltage	3.0		V <sub>CC</sub> +1	V	
VOL	Output Low Voltage			0.45	V	$I_{OL} = 1.9$ mA on all outputs,
V <sub>OH</sub>	Output High Voltage	3.7			V	I <sub>OH</sub> = 150μA.
IDD (AV)	Avg. Power Supply Current (V <sub>DD</sub> )		50	80	mA	
ICC (AV)	Avg. Power Supply Current (V <sub>CC</sub> )		60	100	mA	Operation T <sub>CY</sub> = .48 $\mu$ sec
IBB (AV)	Avg. Power Supply Current (V <sub>BB</sub> )		.01	1	mA	
կլ	Input Leakage			±10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
I <sub>CL</sub>	Clock Leakage			±10	μA	$V_{SS} \leq V_{CLOCK} \leq V_{DD}$
I <sub>DL</sub> [2]	Data Bus Leakage in Input Mode			-100 -2.0	μA mA	$V_{SS} \leqslant V_{IN} \leqslant V_{SS} + 0.8V$ $V_{SS} + 0.8V \leqslant V_{IN} \leqslant V_{CC}$
IFL	Address and Data Bus Leakage During HOLD			+10 -100	μA	V <sub>ADDR/DATA</sub> = V <sub>CC</sub> V <sub>ADDR/DATA</sub> = V <sub>SS</sub> + 0.45V

#### CAPACITANCE

 $T_{A} = 25^{\circ}C$   $V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V$ 

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
C <sub>φ</sub>	Clock Capacitance	17	25	pf	f <sub>c</sub> = 1 MHz
C <sub>IN</sub>	Ińput Capacitance	6	10	pf	Unmeasured Pins
COUT	Output Capacitance	10	20	pf	Returned to V <sub>SS</sub>


NOTES:

- 1. The RESET signal must be active for a minimum of 3 clock cycles.
- 2. When DBIN is high and  $V_{IN} > V_{IH}$  an internal active pull up will

be switched onto the Data Bus.

3.  $\Delta I \text{ supply } / \Delta T_A = -0.45\% / ^{\circ} C.$ 

# TYPICAL SUPPLY CURRENT VS. TEMPERATURE, NORMALIZED.<sup>[3]</sup>




#### A.C. CHARACTERISTICS

MILITARY TEMP.  $T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C, V_{DD} = +12V \pm 10\%, V_{CC} = +5V \pm 10\%, V_{BB} = -5V \pm 10\%, V_{SS} = 0V, \text{ Unless Otherwise Noted.}$ 

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>CY</sub> [3]	Clock Period	0.48	2.0	μsec	
t <sub>r</sub> , t <sub>f</sub>	Clock Rise and Fall Time	0	50	n sec	
t <sub>ø1</sub>	$\phi_1$ Pulse Width	60		n sec	
t <sub>ø2</sub>	$\phi_2$ Pulse Width	220		n sec	
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$	0		n sec	
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$	80		n sec	
t <sub>D3</sub>	Delay $\phi_1$ to $\phi_2$ Leading Edges	80		n sec	
t <sub>DA</sub> [2]	Address Output Delay From $\phi_2$		200	n sec	
t <sub>DD</sub> [2]	Data Output Delay From $\phi_2$		220	n sec	
<sup>t</sup> DC <sup>[2]</sup>	Signal Output Delay From $\phi_1$ , or $\phi_2$ (SYNC, WR, WAIT, HLDA)		140	n sec	C = 50=6
t <sub>DF</sub> [2]	DBIN Delay From $\phi_2$	25	150	n sec	$-C_{L} = 50 \text{pf}$
<sup>t</sup> DI <sup>[1]</sup>	Delay for Input Bus to Enter Input Mode		tDF	n sec	
t <sub>DS1</sub>	Data Setup Time During $\phi_1$ and DBIN	30		n sec	

#### TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 7.0V, "0" = 1.0V; INPUTS "1" = 3.0V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



MCS-80

# **M8080A**


#### A.C. CHARACTERISTICS (Continued)

MILITARY TEMP.  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{DD} = +12V \pm 10\%$ ,  $V_{CC} = +5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>DS2</sub>	Data Setup Time to $\phi_2$ During DBIN	130		n sec	
t <sub>DH</sub> [1]	Data Hold Time From $\phi_2$ During DBIN	50		n sec	
t <sub>IE</sub> [2]	INTE Output Delay From $\phi_2$		200	n sec	C <sub>L</sub> = 50pf
t <sub>RS</sub>	READY Setup Time During $\phi_2$	120		n sec	
t <sub>HS</sub>	HOLD Setup Time to $\phi_2$	140		nsec	
t <sub>IS</sub>	INT Setup Time During $\phi_2$ (During $\phi_1$ in Halt Mode)	120		n sec	
t <sub>H</sub>	Hold Time From $\phi_2$ (READY, INT, HOLD)	0		n sec	
t <sub>FD</sub>	Delay to Float During Hold (Address and Data Bus)		130	n sec	
t <sub>AW</sub> [2]	Address Stable Prior to WR	[5]		n sec	<u>ו</u> ק (
t <sub>DW</sub> [2]	Output Data Stable Prior to WR	[6]		n sec	
t <sub>WD</sub> [2]	Output Data Stable From WR	[7]		n sec	
t <sub>WA</sub> [2]	Address Stable From WR	[7]		n sec	C_=50pf
t <sub>HF</sub> [2]	HLDA to Float Delay	[8]		n sec	
twF <sup>[2]</sup>	WR to Float Delay	[9]		n sec	
t <sub>AH</sub> [2]	Address Hold Time After DBIN During HLDA	-20		n sec	

NOTES


1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured. tDH = 50 ns or tDF, whichever is less.




- t<sub>IE</sub>

INTE

2. Load Circuit.



TYPICAL & OUTPUT DELAY VS. & CAPACITANCE



- 4. The following are relevant when interfacing the M8080A to devices having VIH = 3.3V: a) Maximum output rise time from .8V to 3.3V = 100ns @ CL = SPEC. b) Output delay when measured to 3.0V = SPEC +60ns @ CL = SPEC.
  - c) If CL ≠ SPEC, add .6ns/pF if CL> CSPEC, subtract .3ns/pF (from modified delay) if CL < CSPEC.
- 5. tAW = 2 tCY -tD3 -trop - 140nsec.
- 6. tDW = tCY -tD3 -tro2 -170nsec.
- 7. If not HLDA, twp = twA = tp3 + tro2 +10ns. If HLDA, twp = twA = twF.
- 8. tHF = tD3 + trop -50ns.
- 9.  $t_{WF} = t_{D3} + t_{r\phi 2} 10 n_s$
- 10. Data in must be stable for this period during DBIN 'T3. Both tDS1 and tDS2 must be satisfied.
- 11. Ready signal must be stable for this period during T2 or TW. (Must be externally synchronized.)
- 12. Hold signal must be stable for this period during T2 or TW when entering hold mode, and during T3, T4, T5 and TWH when in hold mode. (External synchronization is not required.) 13
- Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.


ACS-80

inte

# OTHER INTEL MCS-80 MILITARY TEMP PRODUCTS

AVAILABLE NOW M8080A M8102A-4 M5101 M8216 M8316A

### Coming Soon M8224 M8228 M8212 M8251 M8255 M8214 M8702A M8708



Military Microcomputer System

# intel®

# 8224

### CLOCK GENERATOR AND DRIVER FOR 8080A CPU

- Single Chip Clock Generator/Driver for 8080A CPU
- Power-Up Reset for CPU
- Ready Synchronizing Flip-Flop
- Advanced Status Strobe


- Oscillator Output for External System Timing
- Crystal Controlled for Stable System Operation
- Reduces System Package Count

The 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer, to meet a variety of system speed requirements.


Also included are circuits to provide power-up reset, advance status strobe and synchronization of ready.

The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080A.

#### PIN CONFIGURATION



**BLOCK DIAGRAM** 



#### **PIN NAMES**

RESIN	RESET INPUT
RESET	RESET OUTPUT
RDYIN	READY INPUT
READY	READY OUTPUT
SYNC	SYNC INPUT
STSTB	STATUS STB
	(ACTIVE LOW)
φ1	1 8080
<i>φ</i> <sub>2</sub>	CLOCKS

XTAL 1	( CONNECTIONS
XTAL 2	FOR CRYSTAL
TANK	USED WITH OVERTONE XTAL
OSC	OSCILLATOR OUTPUT
φ2 (TTL)	φ2 CLK (TTL LEVEL)
Vcc	+5V
VDD	+12V
GND	0V

#### Absolute Maximum Ratings\*

Temperature Under Bias	$-0^{\circ}$ C to $70^{\circ}$ C
Storage Temperature	–65°C to 150°C
Supply Voltage, V <sub>CC</sub>	
Supply Voltage, V <sub>DD</sub>	-0.5V to +13.5V
Input Voltage	1.5V to +7V
Output Current	

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D.C. Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = +5.0V \pm 5\%$ ;  $V_{DD} = +12V \pm 5\%$ .

			Limits					
Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions		
١ <sub>F</sub>	Input Current Loading			25	mA	V <sub>F</sub> = .45V		
I <sub>R</sub>	Input Leakage Current			10	μA	V <sub>R</sub> = 5.25V		
Vc	Input Forward Clamp Voltage			1.0	V	I <sub>C</sub> = -5mA		
VIL	Input "Low" Voltage			.8	v	V <sub>CC</sub> = 5.0V		
VIH	Input "High" Voltage	2.6 2.0			v	Reset Input All Other Inputs		
$V_{IH} - V_{IL}$	RESIN Input Hysteresis	.25			V	V <sub>CC</sub> = 5.0V		
VOL	Output "Low" Voltage			.45	v	$(\phi_{1}, \phi_{2})$ , Ready, Reset, STSTE I <sub>OL</sub> = 2.5mA		
				.45	V	All Other Outputs I <sub>OL</sub> = 15mA		
V <sub>OH</sub>	Output "High" Voltage $\phi_1$ , $\phi_2$ READY, RESET All Other Outputs	9.4 3.6 2.4			V V V	I <sub>OH</sub> = -100μA I <sub>OH</sub> = -100μA I <sub>OH</sub> = -1mA		
lsc <sup>[1]</sup>	Output Short Circuit Current (All Low Voltage Outputs Only)	-10	<u></u>	-60	mA	V <sub>O</sub> = 0V V <sub>CC</sub> = 5.0V		
lcc	Power Supply Current			115	mA			
IDD	Power Supply Current			12	mA			

Note: 1. Caution,  $\phi_1$  and  $\phi_2$  output drivers do not have short circuit protection

#### **CRYSTAL REQUIREMENTS**

Tolerance: .005% at 0°C -70°C Resonance: Series (Fundamental)\* Load Capacitance: 20-35pF Equivalent Resistance: 75-20 ohms Power Dissipation (Min): 4mW


\*With tank circuit use 3rd overtone mode.

#### A.C. Characteristics


 $V_{CC}$  = +5.0V ± 5%;  $V_{DD}$  = +12.0V ± 5%;  $T_A$  = 0°C to 70°C

				Test		
Symbol	Parameter	Min.	Units	Conditions		
t <sub>ø1</sub>	$\phi_1$ Pulse Width	2tcy 9 - 20ns				
t <sub>ø2</sub>	$\phi_2$ Pulse Width	<u>5tcy</u> - 35ns				
t <sub>D1</sub>	$\phi_1$ to $\phi_2$ Delay	0			ns	
t <sub>D2</sub>	$\phi_2$ to $\phi_1$ Delay	2tcy 9 - 14ns				C <sub>L</sub> = 20pF to 50pl
t <sub>D3</sub>	$\phi_1$ to $\phi_2$ Delay	2tcy 9		2tcy 9 + 20ns		
t <sub>R</sub>	$\phi_1$ and $\phi_2$ Rise Time			20	1	
tF	$\phi_1$ and $\phi_2$ Fall Time			20	1	
t <sub>Dφ2</sub>	$\phi_2$ to $\phi_2$ (TTL) Delay	-5		+15	ns	φ <sub>2</sub> TTL,CL=30 R <sub>1</sub> =300Ω R <sub>2</sub> =600Ω
t <sub>DSS</sub>	$\phi_2$ to STSTB Delay	<u>6tcy</u> - 30ns		6tcy 9		
t <sub>PW</sub>	STSTB Pulse Width	<u>tcy</u> - 15ns 9				$\overline{\text{STSTB}}, \text{CL}=15\text{pF}$ $\text{R}_1 = 2\text{K}$
t <sub>DRS</sub>	RDYIN Setup Time to Status Strobe	50ns - <u>4tcy</u> 9				R <sub>2</sub> = 4K
tdrh	RDYIN Hold Time After STSTB	4tcy 9				
<sup>t</sup> DR	RDYIN or RESIN to $\phi_2$ Delay.	4tcy 9 - 25ns				Ready & Reset CL=10pF R <sub>1</sub> =2K R <sub>2</sub> =4K
t <sub>CLK</sub>	CLK Period		<u>tcy</u> 9			
f <sub>max</sub>	Maximum Oscillating Frequency	27			MHz	
C <sub>in</sub>	Input Capacitance			8	pF	V <sub>CC</sub> =+5.0V V <sub>DD</sub> =+12V V <sub>BIAS</sub> =2.5V f=1MHz





8-27



VOLTAGE MEASUREMENT POINTS:  $\phi_1, \phi_2$  Logic "0" = 1.0V, Logic "1" = 8.0V. All other signals measured at 1.5V.

#### EXAMPLE:

#### A.C. Characteristics (For t<sub>CY</sub> = 488.28 ns)

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{DD} = +5V \pm 5\%$ ;  $V_{DD} = +12V \pm 5\%$ .

			Limits						
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions			
t <sub>ø1</sub>	$\phi_1$ Pulse Width	89			ns	t <sub>CY</sub> =488.28ns			
t <sub>ø2</sub>	$\phi_2$ Pulse Width	236			ns				
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$	0			ns				
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$	95			ns	$\phi_1 \& \phi_2$ Loaded to			
t <sub>D3</sub>	Delay $\phi_1$ to $\phi_2$ Leading Edges	109		129	ns	C <sub>L</sub> = 20 to 50pF			
t <sub>r</sub>	Output Rise Time			20	ns				
t <sub>f</sub>	Output Fall Time			20	ns				
t <sub>DSS</sub>	$\phi_2$ to STSTB Delay	296		326	ns				
t <sub>Dø2</sub>	$\phi_2$ to $\phi_2$ (TTL) Delay	-5		+15	ns				
t <sub>PW</sub>	Status Strobe Pulse Width	40			ns	Ready & Reset Loaded			
tDRS	RDYIN Setup Time to STSTB	-167			ns	to 2mA/10pF			
tDRH	RDYIN Hold Time after STSTB	217			ns	All measurements			
t <sub>DR</sub>	READY or RESET	·192			ns	referenced to 1.5V unless specified			
	to φ <sub>2</sub> Delaγ					otherwise.			
f <sub>MAX</sub>	Oscillator Frequency			18.432	MHz				

# 8228/8238

### SYSTEM CONTROLLER AND BUS DRIVER FOR 8080A CPU

Single Chip System Control for MCS-80 Systems

inte


- Built-in Bi-Directional Bus Driver for Data Bus Isolation
- Allows the use of Multiple Byte Instructions (e.g. CALL) for Interrupt Acknowledge
- User Selected Single Level Interrupt Vector (RST 7)
- 28 Pin Dual In-Line Package
- Reduces System Package Count
- \*8238 Has Advanced IOW/MEMW For Large System Timing Control

The 8228 is a single chip system controller and bus driver for MCS-80. It generates all signals required to directly interface MCS-80 family RAM, ROM, and I/O components.

A bi-directional bus driver is included to provide high system TTL fan-out. It also provides isolation of the 8080 data bus from memory and I/O. This allows for the optimization of control signals, enabling the systems deisgner to use slower memory and I/O. The isolation of the bus driver also provides for enhanced system noise immunity.

A user selected single level interrupt vector (RST 7) is provided to simplify real time, interrupt driven, small system requirements. The 8228 also generates the correct control signals to allow the use of multiple byte instructions (e.g., CALL) in response to an INTERRUPT ACKNOWLEDGE by the 8080A. This feature permits large, interrupt driven systems to have an unlimited number of interrupt levels.

The 8228 is designed to support a wide variety of system bus structures and also reduce system package count for cost effective, reliable, design of the MCS-80 systems.



#### D7-D0 DATA BUS (8080 SIDE) INTA INTERBUPT ACKNOWLEDGE HLDA (FROM 8080) DB7-DB0 DATA BUS (SYSTEM SIDE) HLDA 1/OB I/O READ WR WR (FROM 8080) BUSEN BUS ENABLE INPUT I/OW **I/O WRITE** MEMP STSTB STATUS STROBE (FROM 8224) MEMORY READ MEMW +5V MEMORY WRITE Vcc 0 VOLTS DBIN **DBIN (FROM 8080)** GND

#### Absolute Maximum Ratings\*

Temperature Under Bias
Storage Temperature
Supply Voltage, V <sub>CC</sub>
Input Voltage
Output Current


\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D.C. Characteristics** $T_A = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC} = 5V \pm 5\%$ .

			Limits			Test Conditions	
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit		
V <sub>C</sub>	Input Clamp Voltage, All Inputs		.75	-1.0	V	V <sub>CC</sub> =4.75V; I <sub>C</sub> =-5mA	
١ <sub>F</sub>	Input Load Current, STSTB	-		500	μA	V <sub>CC</sub> =5.25V	
	D <sub>2</sub> & D <sub>6</sub>			750	μA	V <sub>F</sub> =0.45V	
	D <sub>0</sub> , D <sub>1</sub> , D <sub>4</sub> , D <sub>5</sub> , & D <sub>7</sub>			250	μA		
	All Other Inputs			250	μA		
I <sub>R</sub>	Input Leakage Current STSTB	-		100	μA	V <sub>CC</sub> =5.25V	
	DB <sub>0</sub> -DB <sub>7</sub>			20	μA	V <sub>R</sub> = 5.25V	
	All Other Inputs			100	μA		
V <sub>TH</sub>	Input Threshold Voltage, All Inputs	0.8		2.0	V	V <sub>CC</sub> =5V	
lcc	Power Supply Current		140	190	mA	V <sub>CC</sub> =5.25V	
V <sub>OL</sub>	Output Low Voltage, D <sub>0</sub> -D <sub>7</sub>			.45	v	V <sub>CC</sub> =4.75V; I <sub>OL</sub> =2mA	
	All Other Outputs			.45	V	I <sub>OL</sub> = 10mA	
V <sub>OH</sub>	Output High Voltage, D <sub>0</sub> -D <sub>7</sub>	3.6	3.8		v	V <sub>CC</sub> =4.75V; I <sub>OH</sub> =-10μA	
	All Other Outputs	2.4			V	I <sub>OH</sub> = -1mA	
los	Short Circuit Current, All Outputs	15		90	mA	V <sub>CC</sub> =5V	
I <sub>O (off)</sub>	Off State Output Current, All Control Outputs			100	μA	V <sub>CC</sub> =5.25V; V <sub>O</sub> =5.25	
÷.				-100	μA	V <sub>O</sub> =.45V	
IINT	INTA Current			5	mA	(See Figure below)	

Note 1: Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

# 8228, 8238




VOLTAGE MEASUREMENT POINTS: D<sub>0</sub>-D<sub>7</sub> (when outputs) Logic "0" = 0.8V, Logic "1" = 3.0V. All other signals meas at 1.5V.

\*ADVANCED IOW/MEMW FOR 8238 ONLY.

A.C. Characteristics	$T_A = 0^\circ C$ to $70^\circ C$ ; $V_{CC}$	= 5V ±5%.
----------------------	--	-----------

		Lin	nits							
Symbol	Parameter	Min.	Max.	Units	Condition					
t <sub>PW</sub>	Width of Status Strobe	22	·	ns						
t <sub>SS</sub>	Setup Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>	8		ns						
t <sub>SH</sub>	Hold Time, Status Inputs D <sub>0</sub> -D <sub>7</sub>	5		ns						
t <sub>DC</sub>	Delay from STSTB to any Control Signal	ay from STSTB to any Control Signal 20 6								
t <sub>RR</sub>	Delay from DBIN to Control Outputs		30	ns	C <sub>L</sub> = 100pF					
t <sub>RE</sub>	Delay from DBIN to Enable/Disable 8080 Bus		45	ns	C <sub>L</sub> = 25pF					
t <sub>RD</sub>	Delay from System Bus to 8080 Bus during Read		30	ns	C <sub>L</sub> = 25pF					
twr	Delay from $\overline{WR}$ to Control Outputs	5	45	ns	C <sub>L</sub> = 100pF					
twe	Delay to Enable System Bus DB <sub>0</sub> -DB <sub>7</sub> after STSTB		30	ns	C <sub>L</sub> = 100pF					
twD	Delay from 8080 Bus D <sub>0</sub> -D <sub>7</sub> to System Bus			ns	C <sub>L</sub> = 100pF					
	DB <sub>0</sub> -DB <sub>7</sub> during Write	5	40							
t <sub>E</sub>	Delay from System Bus Enable to System Bus DB <sub>0</sub> -DB <sub>7</sub>		30	ns	C <sub>L</sub> = 100pF					
t <sub>HD</sub>	HLDA to Read Status Outputs		25	ns						
t <sub>DS</sub>	Setup Time, System Bus Inputs to HLDA	10		ns						
<sup>t</sup> DH	Hold Time, System Bus Inputs to HLDA	20		ns	C <sub>L</sub> = 100pF					

# 8228,8238



CPU Standard Interface

# 8008/8008-1 EIGHT-BIT MICROPROCESSOR

- Instruction Cycle Time 12.5 μs with 8008-1 or 20 μs with 8008
- Directly addresses 16K x 8 bits of memory (RAM, ROM, or S.R.)
- Interrupt Capability

- 48 Instructions, Data Oriented
- Address stack contains eight 14-bit registers (including program counter) which permit nesting of subroutines up to seven levels


The 8008 is a single chip MOS 8-bit parallel central processor unit for the MCS-8 microcomputer system.


This CPU contains six 8-bit data registers, an 8-bit accumulator, two 8-bit temporary registers, four flag bits (carry, zero, sign, parity), and an 8-bit parallel binary arithmetic unit which implements addition, subtraction, and logical operations. A memory stack containing a 14-bit program counter and seven 14-bit words is used internally to store program and subroutine addresses. The 14-bit address permits the direct addressing of 16K words of memory (any mix of RAM, ROM or S.R.).

The instruction set of the 8008 consists of 48 instructions including data manipulation, binary arithmetic, and jump to subroutine.

The normal program flow of the 8008 may be interrupted through the use of the INTERRUPT control line. This allows the servicing of slow I/O peripheral devices while also executing the main program.


The READY command line synchronizes the 8008 to the memory cycle allowing any type or speed of semiconductor memory to be used.





**8008 PHOTOMICROGRAPH** 

#### 8008 FUNCTIONAL PIN DESCRIPTION



#### D0-D7

BI-DIRECTIONAL DATA BUS. All address and data communication between the processor and the program memory, data memory, and I/O devices occurs on these 8 lines. Cycle control information is also available.

#### INT

INTERRUPT input. A logic "1" level at this input causes the processor to enter the INTERRUPT mode.

#### READY

READY input. This command line is used to synchronize the 8008 to the memory cycle allowing any speed memory to be used.

#### SYNC

SYNC output. Synchronization signal generated by the processor. It indicates the beginning of a machine cycle.

#### $\phi_1, \phi_2$

Two phase clock inputs.

#### $S_0, S_1, S_2$


MACHINE STATE OUTPUTS. The processor controls the use of the data bus and determines whether it will be sending or receiving data. State signals  $S_0$ ,  $S_1$ , and  $S_2$ , along with SYNC inform the peripheral circuitry of the state of the processor.

V<sub>CC</sub> +5V ±5% V<sub>DD</sub> -9V ±5%

#### **BASIC INSTRUCTION SET**

#### **Data and Instruction Formats**

Data in the 8008 is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.



The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions		TYPICAL INSTRUCTIONS
$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$	OP CODE	Register to register, memory reference, I/O arithmetic or logical, rotate or
Two Byte Instructions		return instructions
D7 D6 D5 D4 D3 D2 D1 D0	OP CODE	
$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$	OPERAND	Immediate mode instructions
Three Byte Instructions		
D7 D6 D5 D4 D3 D2 D1 D0	OP CODE	
D7 D6 D5 D4 D3 D2 D1 D0	LOW ADDRESS	JUMP or CALL instructions
× × D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	HIGH ADDRESS.	*For the third byte of this instruction, $D_6$ and $D_7$ are ''don't care'' bits.

For the MCS-8<sup>TM</sup> a logic "1" is defined as a high level and a logic "0" is defined as a low level.

#### Index Register Instructions

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flipflops except the carry.

	MINIMUM INSTRUCTION CODE									
MNEMONIC	STATES REQUIRED	D	7 <sup>D</sup> 6	Dţ	5 D,	1 <sup>D</sup> 3	D	D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>		DESCRIPTION OF OPERATION
(1) MOV r1, r2	(5)	1	1	D	D	D	S	s	S	Load index register r1 with the content of index register r2.
(2) MOV r, M	(8)	1	1	D	D	D	1	1	1	Load index register r with the content of memory register M.
MOV M, r	(7)	1	1	1	1	1	S	S	S	Load memory register M with the content of index register r.
(3) MVI r	(8)	0	0	D	D	D	1	1	0	Load index register r with data B B.
		В	в	В	в	в	в	в	в	
MVIM	(9)	0	0	1	1	1	1	1	0	Load memory register M with data B B.
		в	в	в	в	в	в	в	в	
INR r	(5)	0	0	D	D	D	0	0	0	Increment the content of index register r (r $\neq$ A).
DCR r	(5)	0	0	D	D	D	0	0	1	Decrement the content of index register r (r # A).

#### Accumulator Group Instructions

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flip-flop.

ADD r	(5)	1	0	0	0	0	S	5	3	S	Add the content of index register r, memory register M, or data
ADD M	(8)	1	0	0	0	0	1	1	I	1	BB to the accumulator. An overflow (carry) sets the carry
ADI	(8)	0	0	0	0	0	1	(	)	0	flip-flop.
		В	в	В	в	B	В	E	3	В.,	
ADC r	(5)	1	0	0	0	1	S	5	5	S	Add the content of index register r, memory register M, or data
ADC M	(8)	1	0	0	0	1	1	1	1	1	BB from the accumulator with carry. An overflow (carry)
ACI	(8)	0	0	0	0	1	1	(	<u>כ</u>	0	sets the carry flip-flop.
		в	в	В	в	Б	В	E	3	в	
SUB r	(5)	1	0	0	1	0	S	ş	5	S	Subtract the content of index register r, memory register M, or
SUB M	(8)	1	0	0	1	0	1	i	1	1	data B B from the accumulator. An underflow (borrow)
SUI	(8)	0	0	0	1	0	1	(	)	0	sets the carry flip-flop.
		в	в	в	В	в	в	E	3	8	
SBB r	(5)	1	0	0	1	1	S	5	5	s	Subtract the content of index register r, memory register M, or data
SBB M	(8)	1	0	0	1.	1	1		1	1	data B B from the accumulator with borrow. An underflow
SBI	(8)	0	0	0	1	1	1	(	D	0	(borrow) sets the carry flip-flop.
		В	в	в	в	в	в	I	в	в	

#### **BASIC INSTRUCTION SET**

	MINIMUM	IN	STRUCTION	CODE	
MNEMONIC	STATES				DESCRIPTION OF OPERATION
MINEMONIC	REQUIRED	D <sub>7</sub> D <sub>6</sub>	$D_5 D_4 D_3$	D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	DESCRIPTION OF OPERATION
ANA r	(5)	1 0	1 0 0	SSS	Compute the logical AND of the sectors of index sectors
ANAM	(8)	1 0	100	1 1 1	Compute the logical AND of the content of index register r, memory register M, or data B B with the accumulator.
ANI	(8)	0 0	100	1 0 0	memory register w, or data B B with the accumulator.
ANI	(6/	вв	ввв	ввв	
XRAr	(5)	1 0	101	SSS	Compute the EXCLUSIVE OR of the content of index register
XRAM	(8)	1 0	1 0 1	1 1 1	r, memory register M, or data B B with the accumulator,
XRI	(8)	0 0	1 0 1	100	
		вв	ввв	ввв	
ORA r	(5)	1 0	1 1 0	SSS	Compute the INCLUSIVE OR of the content of index register
ORAM	(8)	1 0	1 1 0	1 1 1	r, memory register m, or data B B with the accumulator .
ORI	(8)	0 0	1 1 0	100	
		вв	ввв	ввв	
CMP r	(5)	1 0	1 1 1	SSS	Compare the content of index register r, memory register M,
CMP M	(8)	1 0	1 1 1	1 1 1	or data B B with the accumulator. The content of the
CPI	(8)	0 0	1 1 1	1 0 0	accumulator is unchanged.
		вв	BBB	BBB	
RLC	(5)	0 0	0 0 0	0 1 0	Rotate the content of the accumulator left.
RRC	(5)	0 0	0 0 1	0 1 0	Rotate the content of the accumulator right.
RAL	(5)	0 0	0 1 0	0 1 0	Rotate the content of the accumulator left through the carry.
RAR	(5)	00	0 1 1	0 1 0	Rotate the content of the accumulator right through the carry.
Program Count	ter and Stack	Control I	nstructions		
(4) JMP	(11)	0 1	XXX	1 0 0	Unconditionally jump to memory address B3B3B2B2.
	(11)	B <sub>2</sub> B <sub>2</sub>	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	
		xx	B3 B3 B3	B3 B3 B3	
(5) JNC, JNZ,	(9 or 11)	0 1	0 C4 C3	0 0 0	Jump to memory address B <sub>3</sub> B <sub>3</sub> B <sub>2</sub> B <sub>2</sub> if the condition
JP, JPO	10 01 117	B <sub>2</sub> B <sub>2</sub>	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	B2 B2 B2	
		xx	B3 B3 B3	B3 B3 B3	
JC, JZ JM, JPE	(9 or 11)	0 1	1 C4C3	0 0 0	Jump to memory address B3 B3B2 B2 if the condition
JM, JPE	· ·	B2 B2	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	B2 B2 B2	
		XX	B3 B3 B3	B3 B3 B3	
CALL	(11)	0 1	XXX	1 1 0	Unconditionally call the subroutine at memory address B3
		B2 B2	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	B2 B2 B2	$B_{3}B_{2}B_{2}$ . Save the current address (up one level in the stack).
		XX	B3 B3 B3	B3 B3 B3	
CNC, CNZ,	(9 or 11)	0 1	0 C4 C3	0 1 0	Call the subroutine at memory address B3B3B2B2 if the
CP, CPO		B2 B2	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	
		XX	B3 B3 B3	B3 B3 B3	
CC, CZ, CM, CPE	(9 or 11)	0 1	1 C4 C3	0 1 0	Call the subroutine at memory address B3B3B2B2 if the
Civi, CFE		B <sub>2</sub> B <sub>2</sub>	B2 B2 B2 B2 B2 B2	B2 B2 B2	
	/=>	× ×	B3 B3 B3	B3 B3 B3	
RET	(5)	0 0	<u> </u>	1 1 1	Unconditionally return (down one level in the stack).
RNC, RNZ, RP, RPO	(3 or 5)	00.	0 C4C3	0 1 1.	Return (down one level in the stack) if the condition flip-flop is
					false. Otherwise, execute the next instruction in sequence.
RC, RZ	(3 or 5)	0 0	1 C4 C3	0 1 1	Return (down one level in the stack) if the condition flip-flop is
RM, RPE					true. Otherwise, execute the next instruction in sequence.
RST	(5)	0 0	AAA	1 0 1	Call the subroutine at memory address AAA000 (up one level in the stack).
Innut/Outrut		<u> </u>			
Input/Output					Dand the sectors of the released in-the sector (Addata) into the
IN	(8)	0 1	0 0 M	M M 1	Read the content of the selected input port (MMM) into the
	(0)	0.1	0.0.14	NA NA 1	accumulator.
OUT	(6)	וטן	ннм	IVI IVI 1	
1		L			purt (ההואוואוא), הה + עט).
Machine Instru	uction				
HLT	(4)	0 0	0 0 0	0 0 X	Enter the STOPPED state and remain there until interrupted.
	(4)	1 1	1 1 1	1 1 1	
OUT Machine Instru HLT	(4)	1			Write the content of the accumulator into the selected outpup port (RRMMM, RR # 00).

NOTES: (1) SSS = Source Index Register

s: SSS = Source Index Register These registers,  $r_i$ , are designated A(accumulator-000), DDD = Destination Index Register B(001), C(010), D(011), E(100), H(101), L(110). Memory registers are addressed by the contents of registers H & L. Additional bytes of instruction are designated by BBBBBBBB.  $X = (100e^{-1} \text{ Care})^{-1}$ 

(2)

(3)

X = "Don't Care" (4)

(5) Flag flip-flops are defined by  $C_4C_3$ : carry (00-overflow or underflow), zero (01-result is zero), sign (10-MSB of result is "1"), parity (11-parity is even).

#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias	0°C to +70°C
Storage Temperature	-55°C to +150°C
Input Voltages and Supply Voltage With Respect	
to V <sub>CC</sub>	+0.5 to -20V
Power Dissipation	1.0 W @ 25°C

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

#### D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$  unless otherwise specified. Logic "1" is defined as the more positive level ( $V_{IH}$ ,  $V_{OH}$ ). Logic "0" is defined as the more negative level ( $V_{IH}$ ,  $V_{OL}$ ).

SYMBOL	PARAMETER		LIMITS		UNIT	TEST	
STABOL	FANAMETEN	MIN.	TYP.	MAX.		CONDITIONS	
I <sub>DD</sub>	AVERAGE SUPPLY CURRENT- OUTPUTS LOADED*		30	60	mA	T <sub>A</sub> = 25°C	
1	INPUT LEAKAGE CURRENT			10	μA	V <sub>IN</sub> = 0V	
VIL	INPUT LOW VOLTAGE (INCLUDING CLOCKS)	V <sub>DD</sub>		V <sub>cc</sub> -4.2	v		
V <sub>IH</sub>	INPUT HIGH VOLTAGE (INCLUDING CLOCKS)	V <sub>cc</sub> -1.5		V <sub>cc</sub> +0.3	v		
V <sub>OL</sub>	OUTPUT LOW VOLTAGE			0.4	V	I <sub>OL</sub> = 0.44mA C <sub>L</sub> = 200 pF	
V <sub>он</sub>	OUTPUT HIGH VOLTAGE	V <sub>cc</sub> 1.5			v	I <sub>OH</sub> ≈0.2mA	

\*Measurements are made while the 8008 is executing a typical sequence of instructions. The test load is selected such that at  $V_{OL} = 0.4V$ ,  $I_{OL} = 0.44$  mA on each output.

#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to 70°C;  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ . All measurements are referenced to 1.5V levels.


			08	800	)8-1			
SYMBOL	PARAMETER	LIN	IITS	LIMITS		UNIT	TEST CONDITIONS	
		MIN.	MAX.	MIN.	MAX.	ONT		
t <sub>CY</sub>	CLOCK PERIOD	2	3	1.25	3	μs	t <sub>R</sub> ,t <sub>F</sub> = 50ns	
t <sub>R</sub> ,t <sub>F</sub>	CLOCK RISE AND FALL TIMES		50		50	ns		
t <sub>ø1</sub>	PULSE WIDTH OF $\phi_1$	.70		.35		μs		
t <sub>¢2</sub>	PULSE WIDTH OF $\phi_2$	.55		.35		μs		
t <sub>D1</sub>	CLOCK DELAY FROM FALLING EDGE OF $\phi_1$ TO FALLING EDGE OF $\phi_2$	.90	1.1		1.1	μs		
t <sub>D2</sub>	CLOCK DELAY FROM $\phi_2$ TO $\phi_1$	.40		.35		μs		
t <sub>D3</sub>	CLOCK DELAY FROM $\phi_1$ TO $\phi_2$	.20		.20		μs		
t <sub>DD</sub>	DATA OUT DELAY		1.0		1.0	μs	C <sub>L</sub> = 100pF	
t <sub>он</sub>	HOLD TIME FOR DATA BUS OUT	.10		.10		μs		
t <sub>IH</sub>	HOLD TIME FOR DATA IN	[1]		[1]		μs		
t <sub>SD</sub>	SYNC OUT DELAY		.70		.70	μs	C <sub>L</sub> = 100pF	
t <sub>S1</sub>	STATE OUT DELAY (ALL STATES EXCEPT T1 AND T1I) <sup>[2]</sup>		1.1		1.1	μs	C <sub>L</sub> = 100pF	
t <sub>S2</sub>	STATE OUT DELAY (STATES T1 AND T1I)		1.0		1.0	μs	С <sub>L</sub> = 100pF	
t <sub>RW</sub>	PULSE WIDTH OF READY DURING $\phi_{22}$ TO ENTER T3 STATE	.35		.35		μs		
t <sub>RD</sub>	READY DELAY TO ENTER WAIT STATE	.20		.20		μs		

<sup>[1]</sup>t<sub>IH</sub> MIN≥t<sub>SD</sub>

 $^{\lfloor 2 \rfloor}$  If the INTERRUPT is not used, all states have the same output delay,  $t_{S1}$ 


# 8008, 8008-1

#### TIMING DIAGRAM





Notes: 1. READY line must be at "0" prior to  $\phi_{22}$  of T<sub>2</sub> to guarantee entry into the WAIT state. 2. INTERRUPT line must not change levels within 200 ns (max.) of falling edge of  $\phi_1$ .


#### **TYPICAL D. C. CHARACTERISTICS**



#### TYPICAL A.C. CHARACTERISTICS







#### **CAPACITANCE** f = 1MHz; $T_{a} = 25^{\circ}C$ ; Unmeasured Pins Grounded

SYMBOL	TEST	LIMIT (pF)		
STWBUL	1231	TYP.	MAX.	
C <sub>IN</sub>	INPUT CAPACITANCE	5	10	
С <sub>DB</sub>	DATA BUS I/O CAPACITANCE	5	10	
С <sub>оит</sub>	C <sub>OUT</sub> OUTPUT CAPACITANCE		10	

# 8702A

## 2048 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY

- Access Time 1.3 µsec Max.
- Fast Programming 2 Minutes for All 2048 Bits
- Fully Decoded, 256 x 8 Organization
- Static MOS No Clocks Required
- Inputs and Outputs TTL Compatible
- Three-State Output OR-Tie Capability
- Simple Memory Expansion Chip Select Input Lead


The 8702A is a 256 word by 8 bit electrically programmable ROM ideally suited for microcomputer system development where fast turn-around and pattern experimentation are important. The 8702A undergoes complete programming and functional testing on each bit position prior to shipment, thus insuring 100% programmability.

The 8702A is packaged in a 24 pin dual-in line package with a transparent quartz lid. The transparent quartz lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. This procedure can be repeated as many times as required.

The circuitry of the 8702A is entirely static; no clocks are required.

A pin-for-pin metal mask programmed ROM, the Intel 8302, is ideal for large volume production runs of systems initially using the 8702A.

The 8702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



\*THIS PIN IS THE DATA INPUT LEAD DURING PROGRAMMING.

PIN NAMES

A0-A7	ADDRESS INPUTS
ĈŜ	CHIP SELECT INPUT
DO1- DO2	DATA OUTPUTS

#### **PIN CONNECTIONS**

The external lead connections to the 8702A differ, depending on whether the device is being programmed <sup>(1)</sup> or used in read mode. (See following table.)

PIN	12 (V <sub>CC</sub> )	13 (Program)	14 ( <del>CS</del> )	15 (V <sub>BB</sub> )	16 (V <sub>GG</sub> )	22 (V <sub>CC</sub> )	23 (V <sub>CC</sub> )
Read	V <sub>cc</sub>	V <sub>CC</sub>	GND	V <sub>cc</sub>	V <sub>GG</sub>	V <sub>cc</sub>	V <sub>cc</sub>
Programming	GND	Program Pulse	GND	V <sub>BB</sub>	Pulsed V <sub>GG</sub> (V <sub>IL4P</sub> )	GND	GND

#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias $\dots \dots \dots 0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature $-65^{\circ}$ C to $+125^{\circ}$ C
Soldering Temperature of Leads (10 sec) +300°C
Power Dissipation
Read Operation: Input Voltages and Supply
Voltages with respect to V <sub>CC</sub> +0.5V to -20V
Program Operation: Input Voltages and Supply
Voltages with respect to V <sub>CC</sub>

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### **READ OPERATION**

#### D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = +5V\pm5\%$ ,  $V_{DD} = -9V\pm5\%$ ,  $V_{GG}^{(2)} = -9V\pm5\%$ , unless otherwise noted.

SYMBOL	TEST	MIN.	TYP.(	<sup>3)</sup> MAX.	UNIT	CONDITIONS		
I <sub>L1</sub>	Address and Chip Select Input Load Current			10	μA	V <sub>IN</sub> = 0.0V		
ILO	Output Leakage Current			10	μA	$V_{OUT} = 0.0V, \overline{CS} = V_{CC} - 2$		
IDDO	Power Supply Current		5	10	mA	$V_{GG} = V_{CC}, \overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{mA}, T_A = 25^{\circ} \text{C}$		
I <sub>DD1</sub>	Power Supply Current		35	50	mA	CS=V <sub>CC</sub> −2 I <sub>OL</sub> =0.0mA, T <sub>A</sub> = 25°C		
I <sub>DD2</sub>	Power Supply Current		32	46	mA	CS=0.0 I <sub>OL</sub> =0.0mA , T <sub>A</sub> = 25°C	Quit	
I <sub>DD3</sub>	Power Supply Current		38.5	60	mA	$\overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{mA}$ , $T_A = 0^{\circ} \text{C}$	- Continuous	
I <sub>CF1</sub>	Output Clamp Current		8	14	mA	$V_{OUT} = -1.0V, T_{A} = 0^{\circ}C$		
CF2	Output Clamp Current			13	mA	$V_{OUT} = -1.0V, T_A = 25^{\circ}C$	J	
I <sub>GG</sub>	Gate Supply Current			10	μA			
VIL1	Input Low Voltage for TTL Interface	-1.0		0.65	V			
V <sub>IL2</sub>	Input Low Voltage for MOS Interface	V <sub>DD</sub>		V <sub>CC</sub> –6	V		•	
V <sub>IH</sub>	Address and Chip Select Input High Voltage	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V			
I <sub>OL</sub>	Output Sink Current	1.6	4		mA	V <sub>OUT</sub> = 0.45V		
V <sub>OL</sub>	Output Low Voltage		7	0.45	V	I <sub>OL</sub> = 1.6mA		
V <sub>OH</sub>	Output High Voltage	3.5			V	Ι <sub>ΟΗ</sub> = -200 μΑ		

Note 1: In the programming mode, the data inputs 1-8 are pins 4-11 respectively.  $\overline{CS} = GND$ .

Note 2:  $V_{GG}$  may be clocked to reduce power dissipation. In this mode average I<sub>DD</sub> increases in proportion to  $V_{GG}$  duty cycle. (See p. 5) Note 3: Typical values are at nominal voltages and  $T_A = 25^{\circ}$ C.

#### A.C. CHARACTERISTICS

 $T_{A} = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG} = -9V \pm 5\%$  unless otherwise noted

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT
Freq.	Repetition Rate			1	MHz
t <sub>OH</sub>	Previous read data valid			100	ns
t <sub>ACC</sub>	Address to output delay			1.3	μs
t <sub>DVGG</sub>	Clocked V <sub>GG</sub> set up	1.0			μs
t <sub>CS</sub>	Chip select delay			400	ns
t <sub>co</sub>	Output delay from CS			900	ns
t <sub>OD</sub>	Output deselect			400	ns
t <sub>OHC</sub>	Data out hold in clocked V <sub>GG</sub> mode (Note 1)	1		5	μs

Note 1. The output will remain valid for t<sub>OHC</sub> as long as clocked V<sub>GG</sub> is at V<sub>CC</sub>. An address change may occur as soon as the output is sensed (clocked V<sub>GG</sub> may still be at V<sub>CC</sub>). Data becomes invalid for the old address when clocked V<sub>GG</sub> is returned to V<sub>GG</sub>.

#### **CAPACITANCE\*** $T_A = 25^{\circ}C$


SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT	CONDITIONS
CIN	Input Capacitance		.8	15	pF	$\begin{array}{c c} V_{IN} = V_{CC} \\ \hline CS = V_{CC} \end{array} \qquad All \\ unused pins \end{array}$
COUT	Output Capacitance		10	15	pF	
CVGG	V <sub>GG</sub> Capacitance (Clocked V <sub>GG</sub> Mode)			30	pF	$V_{OUT} = V_{CC}$ are at A.C. $V_{GG} = V_{CC}$ ground


\* This parameter is periodically sampled and is not 100% tested.

#### SWITCHING CHARACTERISTICS

#### Conditions of Test:

Input pulse amplitudes: 0 to 4V;  $t_{\rm R}$ ,  $t_{\rm F} \le 50$  ns Output load is 1 TTL gate; measurements made at output of TTL gate ( $t_{\rm PD} \le 15$  ns)





NOTE 1: The output will remain valid for  $t_{OHC}$  as long as clocked  $V_{GG}$  is at  $V_{CC}$ . An address change may occur as soon as the output is sensed clocked  $V_{GG}$  may still be at  $V_{CC}$ . Data becomes invalid for the old address when clocked  $V_{GG}$  is returned to  $V_{GG}$ .

address which docted VGG is tabled to V<sub>I</sub> to V<sub>I</sub> while clocked V<sub>GG</sub> is at V<sub>GG</sub>, then deselection of output occurs at t<sub>OD</sub> as shown in static operation with constant V<sub>GG</sub>.

# 8708

# int 8192/4096 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY

# 8708 1024x8 Organization


- Fast Programming Typ. 100 sec. For All 8K Bits
- Low Power During Programming
- Access Time 450 ns
- Standard Power Supplies—  $+12V, \pm 5V$
- Static No Clocks Required
- Inputs and Outputs TTL **Compatible During Both Read** and Program Modes
- Three-State Output OR-Tie Capability

The Intel<sup>©</sup> 8708 is a high speed 8192 bit erasable and electrically reprogrammable ROM's (EPROM) ideally suited where fast turn around and pattern experimentation are important requirements.

The 8708 is packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the devices.

A pin for pin mask programmed ROM, the Intel<sup>©</sup> 8308, is available for large volume production runs of systems initially using the 8708.

The 8708 is fabricated with the time proven N-channel silicon gate technology.



A <sub>0</sub> ·A <sub>9</sub>	ADDRESS INPUTS	1
01.08	DATA OUTPUTS	١.
CS/WE	CHIP SELECT/WRITE ENABLE INPUT	

**MCS-80** 

Temperature Under Bias
Storage Temperature
All Input or Output Voltages with Respect to V <sub>BB</sub>
(except Program)
Program Input to V <sub>BB</sub>
Supply Voltages V <sub>CC</sub> and V <sub>SS</sub> with Respect to $V_{BB}$ +15V to -0.3V
$V_{DD}$ with Respect to $V_{BB}$
Power Dissipation

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **READ OPERATION**

### **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Conditions
I <sub>LI</sub>	Address and Chip Select Input Load Current			10	μA	V <sub>IN</sub> = 5.25V
LO	Output Leakage Current			10	μA	V <sub>OUT</sub> = 5.25V, CS/WE = 5V
I <sub>DD</sub>	V <sub>DD</sub> Supply Current		50	65	mA	Worst Case Supply Currents:
lcc	V <sub>CC</sub> Supply Current		6	10	mA	All Inputs High
I <sub>BB</sub>	V <sub>BB</sub> Supply Current		30	45	mA	$\overline{\text{CS}}/\text{WE} = 5\text{V}; \text{T}_{\text{A}} = 0^{\circ}\text{C}$
VIL	Input Low Voltage	V <sub>SS</sub>		0.65	V	
VIH	Input High Voltage	3.0		V <sub>CC</sub> +1	V	
Vol	Output Low Voltage			0.45	V	I <sub>OL</sub> = 1.6mA
V <sub>OH1</sub>	Output High Voltage	3.7			V	l <sub>OH</sub> = -100μA
V <sub>OH2</sub>	Output High Voltage	2.4		-	V	I <sub>OH</sub> = -1mA
PD	Power Dissipation			800	mW	T <sub>A</sub> = 70°C

NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

2. The program input (Pin 18) may be tied to  $V_{SS}$  or  $V_{CC}$  during the read mode.

### **A.C. Characteristics**

 $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit
tACC	Address to Output Delay		280	450	ns
tco	Chip Select to Output Delay			120	ns
t <sub>DF</sub>	Chip De-Select to Output Float	0		120	ns
<sup>t</sup> OH	Address to Output Hold	0			ns

#### Capacitance<sup>[1]</sup> T<sub>A</sub> = 25°C, f = 1MHz


Symbol	ol Parameter		Max.	Unit	Conditions
CIN	Input Capacitance	4	6	pF	V <sub>IN</sub> =0V
COUT	Output Capacitance	8	12	pF	V <sub>OUT</sub> =0V

Note 1. This parameter is periodically sampled and not 100% tested.

#### A.C. Test Conditions:

Output Load: 1 TTL gate and C<sub>L</sub> = 100pF Input Rise and Fall Times:  $\leq$ 20ns Timing Measurement Reference Levels: 0.8V and 2.8V for inputs; 0.8V and 2.4V for outputs Input Pulse Levels: 0.65V to 3.0V

#### Waveforms



# 8302

# 2048 BIT MASK PROGRAMMABLE READ ONLY MEMORY


- Access Time 1 µsec Max.
- Fully Decoded, 256 x 8 Organization
- Inputs and Outputs TTL Compatible
- Three-State Output OR-Tie Capability

- Static MOS No Clocks Required
- Simple Memory Expansion Chip Select Input Lead
- 24-Pin Dual-In-Line Hermetically Sealed Ceramic Package

The Intel<sup>®</sup>8302 is a fully decoded 256 word by 8 bit metal mask ROM. It is ideal for large volume production runs of microcomputer systems initially using the 8702A erasable and electrically programmable ROM. The 8302 has the same pinning as the 8702A.

The 8302 is entirely static – no clocks are required. Inputs and outputs of the 8302 are TTL compatible. The output is three-state for OR-tie capability. A separate chip select input allows easy memory expansion. The 8302 is packaged in a 24 pin dual-in-line hermetically sealed ceramic package.

The 8302 is fabricated with p-channel silicon gate technology. This low threshold allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



#### PIN NAMES

A0. A7	ADDRESS INPUTS
CS	CHIP SELECT INPUT
DO1- DO8	DATA OUTPUTS

Ambient Temperature Under Bias	. 0°C to +70°C
Storage Temperature	65°C to +125°C
Soldering Temperature of Leads (10 sec)	+300°C
Power Dissipation	2 Watts
Input Voltages and Supply	
Voltages with respect to V <sub>CC</sub>	.+0.5V to -20V

\*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### **READ OPERATION** D.C. and Operating Characteristics

 $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = +5V\pm5\%$ ,  $V_{DD} = -9V\pm5\%$ ,  $V_{GG}^{(1)} = -9V\pm5\%$ , unless otherwise noted.

SYMBOL	TEST	MIN.	TYP <sup>(2)</sup>	MAX.	UNIT	CONDITIONS	
ا <sub>د</sub> ر	Address and Chip Select Input Load Current			1	μA	V <sub>IN</sub> = 0.0V	
I <sub>LO</sub>	Output Leakage Current			1	μA	$V_{OUT} = 0.0V, \overline{CS} = V_{CC} - 2$	
I <sub>DDO</sub>	Power Supply Current		5	10	mA	$V_{GG} = V_{CC}, \overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{mA}, T_A = 25^{\circ}\text{C}$	
IDD1	Power Supply Current		35	50	mA	$\overline{CS}=V_{CC}-2$ $I_{OL}=0.0mA$ , $T_A=25^{\circ}C$	
I <sub>DD2</sub>	Power Supply Current		32	46	mA	CS=0.0 I <sub>OL</sub> =0.0mA, T <sub>A</sub> = 25°C	Continuous
I <sub>DD3</sub>	Power Supply Current		38.5	60	mA	CS=V <sub>CC</sub> -2 I <sub>OL</sub> =0.0mA , T <sub>A</sub> = 0°C	Operation
I <sub>CF1</sub>	Output Clamp Current		8	14	mA	$V_{OUT} = -1.0V, T_{A} = 0^{\circ}C$	l l
I <sub>CF2</sub>	Output Clamp Current			13	mA	$V_{OUT} = -1.0V, T_A = 25^{\circ}C$	J
I <sub>GG</sub>	Gate Supply Current			1	μA		······
V <sub>IL1</sub>	Input Low Voltage for TTL Interface	-1.0		0.65	. V		
V <sub>IL2</sub>	Input Low Voltage for MOS Interface	V <sub>DD</sub>		V <sub>CC</sub> –6	V		
V <sub>IH</sub>	Address and Chip Select Input High Voltage	V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	V		
I <sub>OL</sub>	Output Sink Current	1.6	4		mA	V <sub>OUT</sub> = 0.45V	
Чон	Output Source Current	-2.0			mA	V <sub>OUT</sub> = 0.0V	
V <sub>OL</sub>	Output Low Voltage		7	0.45	V	I <sub>OL</sub> = 1.6mA	
V <sub>он</sub>	Output High Voltage	3.5	4.5		V	I <sub>OH</sub> = –100 µА	

Note 1.  $V_{GG}$  may be clocked to reduce power dissipation. In this mode average  $I_{DD}$  increases in proportion to  $V_{GG}$  duty cycle. Note 2. Typical values are at nominal voltages and  $T_A = 25^{\circ}$ C.

### A.C. Characteristics

 $T_A = 0^{\circ}$  C to +70° C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG} = -9V \pm 5\%$  unless otherwise noted

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT
Freq.	Repetition Rate			1	MHz
t <sub>OH</sub>	Previous read data valid			100	ns
tACC	Address to output delay		.700	1	μs
t <sub>DVGG</sub>	Clocked V <sub>GG</sub> set up	1			μs
t <sub>CS</sub>	Chip select delay	1		200	ns
t <sub>co</sub>	Output delay from CS			500	ns
t <sub>OD</sub>	Output deselect			300	ns
tohc	Data out hold in clocked V <sub>GG</sub> mode (Note 1)			5	μs

Note 1. The output will remain valid for  $t_{OHC}$  as long as clocked  $V_{GG}$  is at  $V_{CC}$ . An address change may occur as soon as the output is sensed (clocked  $V_{GG}$  may still be at  $V_{CC}$ ). Data becomes invalid for the old address when clocked  $V_{GG}$  is returned to  $V_{GG}$ .

# Capacitance\* T<sub>A</sub> = 25°C

SYMBOL	TEST	MINIMUM	TYPICAL	MAXIMUM	UNIT	CONDITIONS
CIN	Input Capacitance		5	10	pF	$\underline{V_{IN}} = V_{CC}$ All
С <sub>ОИТ</sub>	Output Capacitance		5	10	pF	$\overline{CS} = V_{CC}$ unused pins $V_{OUT} = V_{CC}$ are at A.C.
C <sub>VGG</sub>	V <sub>GG</sub> Capacitance (Clocked V <sub>GG</sub> Mode)			30	pF	$V_{GG} = V_{CC}$ ground


B)

\*This parameter is periodically sampled and is not 100% tested.


### **Switching Characteristics**

Conditions of Test:

Input pulse amplitudes: 0 to 4V;  $t_R$ ,  $t_F \le 50$  ns Output load is 1 TTL gate; measurements made at output of TTL gate ( $t_{PD} \le 15$  ns)



100



Clocked V<sub>GG</sub> Operation

NOTE 2: If CS makes a transition from V<sub>1</sub> to V<sub>1H</sub> while clocked V<sub>GG</sub> is at V<sub>GG</sub>, then deselection of output occurs at t<sub>OD</sub> as shown in static operation with constant V<sub>GG</sub>.

ĒŚ

Y<sub>li</sub>

V<sub>OH</sub>

DATA OUT V<sub>OL</sub>

# 8308

# intel

# 8192 BIT STATIC MOS READ ONLY MEMORY Organization -- 1024 Words x 8 Bits


- Fast Access 450 ns
- Directly Compatible with 8080 CPU at Maximum Processor Speed
- Two Chip Select Inputs for Easy Memory Expansion
- Directly TTL Compatible All Inputs and Outputs
- Three State Output OR-Tie Capability
- Fully Decoded
- Standard Power Supplies +12V DC, ±5V DC

The Intel<sup>®</sup> 8308 is an 8,192 bit static MOS mask programmable Read Only Memory organized as 1024 words by 8 bits. This ROM is designed for 8080 microcomputer system applications where high performance, large bit storage, and simple interfacing are important design objectives. The inputs and outputs are fully TTL compatible.


A pin for pin compatible electrically programmed erasable ROM, the Intel<sup>®</sup> 8708, is available for system development and small quantity production use.

Two Chip Selects are provided  $-\overline{CS}_1$  which is negative true, and  $CS_2/\overline{CS}_2$  which may be programmed either negative or positive true at the mask level.

The 8308 read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits.



#### BLOCK DIAGRAM



#### PIN NAMES

A0- A9	ADDRESS INPUTS
01.08	DATA OUTPUTS
CS <sub>1</sub> , CS <sub>2</sub>	CHIP SELECT INPUTS

Ambient Temperature Under Bias25	°C to +85°C
Storage Temperature	C to +150°C
Voltage On Any Pin With Respect	
	0.3V to 20V

1 <b>- 1 D D</b> - 1 - 1	-	-		-	-	-		-		-							
Power Dissipation	•		•	•			•		•	•	•	•	•	•	• •	÷	1.0 Watt

#### \*COMMENT


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. and Operating Characteristics**

 $T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = 5V \pm 5\%; V_{DD} = 12V \pm 5\%, V_{BB} = -5V \pm 5\%, V_{SS} = 0V \text{ Unless Otherwise Specified.}$ 


Cumbal	D		Limits		11-14	Test Conditions
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	lest Conditions
i <sub>Li</sub>	Input Load Current (All Input Pins Except CS <sub>1</sub> )			10	μA	V <sub>IN</sub> = 0 to 5.25V
LCL	Input Load Current on $\overline{CS}_1$			1.6	mA	V <sub>IN</sub> = 0.45V
ILPC	Input Peak Load Current on $\overline{\text{CS}}_1$			4	mA	V <sub>IN</sub> = 0.8V to 3.3V
ILKC	Input Leakage Current on $\overline{\text{CS}}_1$			10	μA	V <sub>IN</sub> = 3.3V to 5.25V
ILO	Output Leakage Current			10	μA	Chip Deselected
VIL	Input "Low" Voltage	V <sub>SS</sub> -1		0.8V	V	
VIH	Input "High" Voltage	3.3		V <sub>CC</sub> +1.0	V	
VOL	Output "Low" Voltage			0.45	V	I <sub>OL</sub> = 2mA
V <sub>OH1</sub>	Output "High" Voltage	2.4			V	I <sub>OH</sub> = -4mA
V <sub>OH2</sub>	Output "High" Voltage	3.7			V	I <sub>OH</sub> = -1mA .
lcc	Power Supply Current V <sub>CC</sub>		.8	2	mA	
IDD	Power Supply Current V <sub>DD</sub>		32	60	mA	
I <sub>BB</sub>	Power Supply Current V <sub>BB</sub>		10μΑ	1	mA	
PD	Power Dissipation			775	mW	

NOTE 1: Typical values for  $T_A = 25^{\circ}C$  and nominal supply voltage



D.C. OUTPUT CHARACTERISTICS

#### D.C. OUTPUT CHARACTERISTICS



### A.C. Characteristics

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 5\%$ ;  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Specified.


Symbol	Damanakan		Limits <sup>[2]</sup>	11-:-	
	Parameter	Min.	Тур.	Max.	Unit
tACC	Address to Output Delay Time		200	450	ns
t <sub>CO1</sub>	Chip Select 1 to Output Delay Time		85	160	ns
t <sub>CO2</sub>	Chip Select 2 to Output Delay Time		125	220	ns
t <sub>DF</sub>	Chip Deselect to Output Data Float Time		125	220	ns

NOTE 2: Refer to conditions of Test for A.C. Characteristics. Add 50 nanoseconds (worst case) to specified values at V<sub>OH</sub> = 3.7V @ I<sub>OH</sub> = -1mA, C<sub>L</sub> = 100pF.

#### CONDITIONS OF TEST FOR A.C. CHARACTERISTICS

 **CAPACITANCE**  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{BB} = -5V$ ,  $V_{DD}$ ,  $V_{CC}$  and all other pins tied to  $V_{SS}$ .

Symbol	Test	Lir	nits
	Test	Тур.	Max.
CIN	Input Capacitance		6pF
COUT	Output Capacitance		12pF



# intel

# 8316A


# 16,384 BIT STATIC MOS READ ONLY MEMORY Organization—2048 Words x 8 Bits Access Time-850 ns max

- Single + 5 Volts Power Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Low Power Dissipation of 31.4 μW/Bit Maximum
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge

The Intel 8316A is a 16,384-bit static MOS read only memory organized as 2048 words by 8 bits. This ROM is designed for microcomputer memory applications where high performance, large bit storage, and simple interfacing are important design objectives.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitate easy memory expansion.

The 8316A read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. Only a single +5V power supply is needed and all devices are directly TTL compatible.



#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias 0°C to 70°C	
Storage Temperature	2
Voltage On Any Pin With Respect	
To Ground	/
Power Dissipation	t

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified

			LIMITS			
SYMBOL	PARAMETER	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT	TEST CONDITIONS
I <sub>LI</sub>	Input Load Current (All Input Pins)			10	μΑ	V <sub>IN</sub> = 0 to 5.25V
ILOH	Output Leakage Current			10	μA	CS = 2.2V, V <sub>OUT</sub> = 4.0V
LOL	Output Leakage Current			-20	μA	CS = 2.2V, V <sub>OUT</sub> = 0.45V
Icc	Power Supply Current		40	98	mA	All inputs 5.25V Data Out Open
VIL	Input "Low" Voltage	-0.5		0.8	V	
VIH	Input "High" Voltage	2.0		V <sub>CC</sub> +1.0V	V	
VOL	Output "Low" Voltage			0.45	V	t <sub>OL</sub> = 2.0 mA
V <sub>OH</sub>	Output "High" Voltage	2.2			V	l <sub>OH</sub> = –100 μA

(1) Typical values for  $T_A = 25^{\circ}C$  and nominal supply voltage.

#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$  unless otherwise specified

SYMBOL	PARAMETER	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
t <sub>A</sub>	Address to Output Delay Time		400	850	nS
tco	Chip Select to Output Enable Delay Time			300	nS
tDF	Chip Deselect to Output Data Float Delay Time	0		300	nS

#### CONDITIONS OF TEST FOR A.C. CHARACTERISTICS

Input .								•	•						1.5V
Output					•					(	).4	5'	V	to	2.2V

#### CAPACITANCE<sup>(2)</sup> $T_A = 25^{\circ}C, f = 1 \text{ MHz}$

SYMBOL		LIMITS						
	TEST	TYP. MAX.						
CIN	All Pins Except Pin Under Test Tied to AC Ground	4 pF	10 pF					
C <sub>OUT</sub>	All Pins Except Pin Under Test Tied to AC Ground	8 pF	15 pF					

(2) This parameter is periodically sampled and is not 100% tested.

# 8101-2

# 1024 BIT (256 x 4) STATIC MOS RAM WITH SEPARATE I/O

- 256 x 4 Organization to Meet Needs for Small System Memories
- Access Time 850 nsec Max.
- Single + 5V Supply Voltage

int

- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input

- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 22 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems


The Intel<sup>®</sup>8101-2 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 8101-2 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bidirectional logic.

The Intel<sup>®</sup>8101-2 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



Ambient Temperature Under Bias $0^{\circ}$ C to $70^{\circ}$ C
Storage Temperature $\dots \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
Voltage On Any Pin With Respect to Ground
Power Dissipation 1 Watt

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### **D.C. and Operating Characteristics**


 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Тур. <sup>[1]</sup>	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Current			10	μA	V <sub>IN</sub> = 0 to 5.25V
I <sub>LOH</sub>	I/O Leakage Current <sup>[2]</sup>			15	μA	<del>CE</del> = 2.2V, V <sub>OUT</sub> = 4.0V
LOL	I/O Leakage Current <sup>[2]</sup>		· .	-50	μA	<del>CE</del> = 2.2V, V <sub>OUT</sub> = 0.45V
ICC1	Power Supply Current		30	60	mA	V <sub>IN</sub> = 5.25V, I <sub>O</sub> = 0mA T <sub>A</sub> = 25°C
I <sub>CC2</sub>	Power Supply Current			70	mA	$V_{IN} = 5.25V, I_O = 0mA$ $T_A = 0°C$
VIL	Input "Low" Voltage	-0.5		+0.65	v	
VIH	Input "High" Voltage	2.2		V <sub>CC</sub>	v	
V <sub>OL</sub>	Output "Low" Voltage		-	+0.45	V	I <sub>OL</sub> = 2.0mA
V <sub>OH</sub>	Output "High" Voltage	2.2			V	I <sub>OH</sub> = -150 μA

NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

2. Input and Output tied together.





# A.C. Characteristics

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
tRCY	Read Cycle	850			ns	
t <sub>A</sub>	Access Time			850	ns	
tco	Chip Enable To Output			650	ns	(See below)
top	Output Disable To Output			550	ns	
t <sub>DF</sub> [1]	Data Output to High Z State	0		200	ns	
t <sub>OH</sub>	Previous Data Read Valid after change of Address	0			ns	

#### WRITE CYCLE


Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
twcy	Write Cycle	850			ns	<u>, , , , , , , , , , , , , , , , , , , </u>
t <sub>AW</sub>	Write Delay	150			ns	- (See below)
tcw	Chip Enable To Write	750			ns	
t <sub>DW</sub>	Data Setup	500			ns	
<sup>t</sup> DH	Data Hold	100			ns	
t <sub>W P</sub>	Write Pulse	630			ns	
twR	Write Recovery	50			ns	

#### A. C. CONDITIONS OF TEST

Input Pulse Levels:	+0.65 Volt to	2.2 Volt
Input Pulse Rise and F	all Times:	20nsec
Timing Measurement	Reference Level:	1.5 Volt
Output Load:	1 TTL Gate and $C_L$	= 100pF

### **Capacitance** $T_A = 25^{\circ}C$ , f = 1 MHz

		Limits (pF)		
Symbol	Test	Тур.	Max.	
C <sub>IN</sub>	Input Capacitance (AII Input Pins) V <sub>IN</sub> = 0V	4	8	
COUT	Output Capacitance V <sub>OUT</sub> = 0V	8	12	



NOTES: 1. tDF is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first.

- 2. During the write cycle, OD is a logical 1 for common I/O and "don't care" for separate I/O operation.
- 3. OD should be tied low for separate I/O operation.

# intel®

# 8101A-4

Notice: This is not a final specification. Some parametric fimits are subject to change.

# 1024 BIT (256 x 4) STATIC MOS RAM WITH SEPARATE I/O

- 256 x 4 Organization to Meet Needs for Small System Memories
- Access Time 450 nsec Max.
- Single + 5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input

- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 22 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems


The Intel<sup>®</sup> 8101A-4 is a 256 word by 4 bit static random access memory element using normally off Nchannel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 8101A-4 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.


It is directly TTL compatible in all respects: inputs, outputs, and a single+5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bidirectional logic.

The Intel<sup>®</sup> 8101A-4 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



BLOCK DIAGRAM



# 8101A-4



### **Absolute Maximum Ratings\***

Ambient Temperature Under Bias $0^{\circ}$ C to $70^{\circ}$ C
Storage Temperature $\dots \dots \dots \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
Voltage On Any Pin With Respect to Ground
Power Dissipation 1 Watt

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


### **D.C. and Operating Characteristics**


 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

Symbol	Parameter	Min.	Тур.[1]	Max.	Unit	Test Conditions
ILI	Input Current			10	μA	V <sub>IN</sub> = 0 to 5.25V
LOH	I/O Leakage Current <sup>[2]</sup>			5	μA	CE = 2.2V, V <sub>OUT</sub> = 4.0V
LOL	I/O Leakage Current <sup>[2]</sup>		r	-10	μA	CE = 2.2V, V <sub>OUT</sub> = 0.45V
I <sub>CC1</sub>	Power Supply Current		30	55	mA	V <sub>IN</sub> = 5.25V, I <sub>O</sub> = 0mA T <sub>A</sub> = 25°C
I <sub>CC2</sub>	Power Supply Current			60	mA	$V_{IN} = 5.25V, I_O = 0mA$ $T_A = 0^{\circ}C$
VIL	Input "Low" Voltage	-0.5		0.8	V	
VIH	Input "High" Voltage	2.0		V <sub>cc</sub>	V	
VOL	Output "Low" Voltage			+0.45	V	I <sub>OL</sub> = 2.0mA
VOH	Output "High" Voltage	2.4			V	Ι <sub>ΟΗ</sub> = -150 μΑ

NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

2. Input and Output tied together.





8-58

8101A-4

Notice: This is not a final specification. Some parametric limits are subject to change.

## A.C. Characteristics

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
t <sub>RCY</sub>	Read Cycle	450			ns	
t <sub>A</sub>	Access Time			450	ns	
tco	Chip Enable To Output			310	ns	
top	Output Disable To Output			250	ns	(See below)
t <sub>r</sub> = [1]	Data Output to High Z State	0		200	ns	
<sup>t</sup> он	Previous Data Read Valid after change of Address	40			ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
twcy	Write Cycle	270			ns	
t <sub>AW</sub>	Write Delay	20			ns	
tcw	Chip Enable To Write	250			ns	- (See below)
t <sub>DW</sub>	Data Setup	250			ns	
t <sub>DH</sub>	Data Hold	0			ns	
t <sub>V/P</sub>	Write Pulse	250			ns	
t <sub>WR</sub>	Write Recovery	0	1	· · · · · · · · · · · · · · · · · · ·	ns	
t <sub>DS</sub>	Output Disable Setup	20			ns	


#### A. C. CONDITIONS OF TEST

Input Pulse Levels:	o 2.2 Volt	
Input Pulse Rise and	20 nsec	
Timing Measurement	Reference Level:	1.5 Volt
Output Load:	_ = 100pF	

## Capacitance T<sub>A</sub> = 25°C, f = 1 MHz

Course la l	Test	Limits (pF)		
Symbol	Test	Тур.	Max.	
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	- 8	
COUT	Output Capacitance V <sub>OUT</sub> = 0V	8	12	

### Waveforms



NOTES: 1.  $t_{DF}$  is with respect to the trailing edge of  $\overline{CE1}$ , CE2, or OD, whichever occurs first.

- 2. During the write cycle, OD is a logical 1 for common I/O and "don't care" for separate I/O operation.
- 3. OD should be tied low for separate I/O operation.

8-59

MCS-80

# 8111-2

# intel

# 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

- Organization 256 Words by 4 Bits
- Access Time 850 nsec Max.
- Common Data Input and Output
- Single + 5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input

- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 18 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability


The Intel<sup>®</sup>8111-2 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 8111-2 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable  $(\overline{CE})$  leads allow easy selection of an individual package when outputs are OR-tied.

The Intel<sup>®</sup>8111-2 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature $\dots \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
Voltage On Any Pin With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt

#### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
LI	Input Load Current			10	μA	V <sub>IN</sub> = 0 to 5.25V
LOH	I/O Leakage Current			15	μA	$\overline{CE}$ = 2.2V, V <sub>I/O</sub> = 4.0V
LOL	I/O Leakage Current			-50	μA	CE = 2.2V, V <sub>I/O</sub> = 0.45V
Icc1	Power Supply Current		30	60	mA	V <sub>IN</sub> = 5.25V
						I <sub>I/O</sub> = 0mA, T <sub>A</sub> = 25°C
I <sub>CC2</sub>	Power Supply Current			70	mA	V <sub>IN</sub> = 5.25V
						$I_{I/O} = 0mA, T_A = 0°C$
VIL	Input Low Voltage	-0.5		+0.65	v	
VIH	Input High Voltage	2.2		V <sub>cc</sub>	V	
VOL	Output Low Voltage			0.45	V	I <sub>OL</sub> = 2.0mA
Voн	Output High Voltage	2.2			V	l <sub>OH</sub> = -150 μA

NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.





# A.C. Characteristics

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
tRCY	Read Cycle	850		• .	ns	
t <sub>A</sub>	Access Time			850	ns	
tco	Chip Enable To Output			650	ns	(See below)
top	Output Disable To Output			550	nș	· ·
t <sub>DF</sub> [1]	Data Output to High Z State	0		200	ns	
tон	Previous Data Read Valid after change of Address	0			ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
twcy	Write Cycle	850			ns	
t <sub>AW</sub>	Write Delay	150			ns	
tcw	Chip Enable To Write	750			ns	(See below)
tDW	Data Setup	500			ns	
tDH	Data Hold	100			ns	
twp	Write Pulse	630			ns	
twR	Write Recovery	50			ns	


#### A. C. CONDITIONS OF TEST

# Capacitance T<sub>A</sub> = 25°C, f = 1MHz


nput Pulse Levels: +0.65 Volt to 2.2 Volt					
Input Pulse Rise and	Fall Times:	20 nsec			
Timing Measurement	Reference Level:	1.5 Volt			
Output Load:	1 TTL Gate and $C_L$	= 100pF			

	<b>-</b>	Limits (pF)		
Symbol	Test	Тур.	Max.	
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8	
COUT	Output Capacitance V <sub>OUT</sub> = 0V	10	15	

### Waveforms READ CYCLE



#### WRITE CYCLE



NOTE: 1. tDF is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first.



# 8111A-4



# 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

- Organization 256 Words by 4 Bits
- Access Time 450 nsec Max.
- Common Data Input and Output
- Single + 5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or **Refreshing Required**
- Simple Memory Expansion Chip Enable Input

- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have **Protection Against Static Charge**
- Low Cost Packaging 18 Pin Plastic **Dual-In-Line Configuration**
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability


The Intel<sup>®</sup> 8111A-4 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 8111A-4 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is girectly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable  $(\overline{CE})$  leads allow easy selection of an individual package when outputs are OR-tied.

The Intel<sup>®</sup> 8111A-4 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides/a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against communication. This permits the use of low cost silicone packaging.



READ/WRITE INPUT

CHIP ENABLE 1


CHIP ENABLE 2 I/O1 I/O4 DATA INPUT/OUTPUT

R/W

CE1

CE<sub>2</sub>

#### BLOCK DIAGRAM





Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature65°C to +150°C
Voltage On Any Pin With Respect to Ground0.5V to +7V
Power Dissipation 1 Watt

#### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# **D.C. and Operating Characteristics**

 $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm 5\%$  , unless otherwise specified.

Symbol	Parameter	Min.	<b>Typ.</b> [1]	Max.	Unit	Test Conditions
- I <sub>LI</sub>	Input Load Current			10	μA	V <sub>IN</sub> = 0 to 5.25V
ILOH	I/O Leakage Current			5	μA	$\overline{CE}$ = 2.2V, V <sub>I/O</sub> = 4.0V
ILOL	I/O Leakage Current			-10	μA	<u>CE</u> = 2.2V, V <sub>I/O</sub> = 0.45V
I <sub>CC1</sub>	Power Supply Current		30	55	mA	V <sub>IN</sub> = 5.25V
						I <sub>I/O</sub> = 0mA, T <sub>A</sub> = 25°C
I <sub>CC2</sub>	Power Supply Current			60	mA	V <sub>IN</sub> = 5.25V
						I <sub>I/O</sub> = 0mA, T <sub>A</sub> = 0°C
VIL	Input Low Voltage	-0.5		0.8	v	
VIH	Input High Voltage	2.0		Vcc	V	
Vol	Output Low Voltage			0.45	V	I <sub>OL</sub> = 2.0mA
V <sub>OH</sub>	Output High Voltage	2.4	, i		V	I <sub>OH</sub> = -150 μA

NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.





8111A-4

Notice: This is not a final specification. Some parametric limits are subject to change.

### A.C. Characteristics

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
tRCY	Read Cycle	450	1		ns	
t <sub>A</sub>	Access Time		· · · · ·	450	ns	
<sup>t</sup> co	Chip Enable To Output			310	ns	
t <sub>od</sub>	Output Disable To Output			250	ns	(See below)
t <sub>DF</sub> <sup>[1]</sup>	Data Output to High Z State	0		200	ns	
<sup>t</sup> OH	Previous Data Read Valid after change of Address	40			ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
twcy	Write Cycle	270			ns	
t <sub>AW</sub>	Write Delay	20			ns	
tcw	Chip Enable To Write	250			ns	(See below)
t <sub>DW</sub>	Data Setup	250	· ·		ns	
tDH	Data Hold	0			ns	
t <sub>WP</sub>	Write Pulse	250			ns	
twr	Write Recovery	0			ns	
t <sub>DS</sub>	Output Disable Setup	20			ns	

#### A. C. CONDITIONS OF TEST


Input Pulse Levels:	+0.65 Volt to	2.2 Volt	
Input Pulse Rise and F	all Times:	20 nsec	
Timing Measurement Reference Level: 1.5 Volt			
Output Load:	1 TTL Gate and $C_L$	= 100pF	

Capacitance	T <sub>A</sub> = 25°C, f = 1MHz
-------------	---------------------------------


0	T		s (pF)
Symbol	Test	Тур.	Max.
C <sub>IN</sub>	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0V	4	8
COUT	Output Capacitance V <sub>OUT</sub> = 0V	10	15

## Waveforms

READ CYCLE



#### WRITE CYCLE



NOTE: 1. tDF is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first.

MCS-80

# intel

# 8102A-4 1024 BIT STATIC MOS RAM

- Access Time 450 ns Max.
- Single + 5 Volts Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability

- Simple Memory Expansion Chip Enable Input
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 16 Pin Plastic Dual-In-Line Configuration


The Intel<sup>®</sup>8102A-4 is a 1024 word by one bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 8102A-4 is designed for microcomputer memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable ( $\overline{CE}$ ) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel 8102A-4 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under E	Bias 0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin With Respect To Ground	-0.5V to +7V
Power Dissipation	1 Watt

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D.C. AND OPERATING CHARACTERISTICS


 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified

0.44501			LIMITS			
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT	TEST CONDITIONS
I <sub>U</sub>	INPUT LOAD CURRENT (ALL INPUT PINS)			10	μA	V <sub>IN</sub> = 0 to 5.25V
I LOH	OUTPUT LEAKAGE CURRENT	· ·		5	μA	$\overline{CE}$ = 2.0V, V <sub>OUT</sub> = 2.4 to V <sub>OUT</sub>
LOL	OUTPUT LEAKAGE CURRENT			-10	μA	$\overline{CE} = 2.0V, V_{OUT} = 0.4V$
I <sub>CC1</sub>	POWER SUPPLY CURRENT		30	50	mΑ	ALL INPUTS = 5.25V DATA OUT OPEN T <sub>A</sub> = 25°C
I <sub>CC2</sub>	POWER SUPPLY CURRENT			55	mA	ALL INPUTS = 5.25V DATA OUT OPEN T <sub>A</sub> = 0°C
VIL	INPUT "LOW" VOLTAGE	-0.5		0.8	V	
VIH	INPUT "HIGH" VOLTAGE	2.0		Vcc	V	
VOL	OUTPUT "LOW" VOLTAGE			0.4	V	I <sub>OL</sub> = 2.1mA
VOH	OUTPUT "HIGH" VOLTAGE	2.4			V	Ι <sub>OH</sub> = -100μΑ


(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

#### **TYPICAL D.C. CHARACTERISTICS**

POWER SUPPLY CURRENT VS. AMBIENT TEMPERATURE



POWER SUPPLY CURRENT VS. SUPPLY VOLTAGE



			Limits			
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	
READ CYCL	E					
t <sub>RC</sub>	Read Cycle	450			ns	
t <sub>A</sub>	Access Time			450	ns	
t <sub>CO</sub>	Chip Enable to Output Time			230	ns	
t <sub>OH1</sub>	Previous Read Data Valid with Respect to Address	40			ns	
t <sub>OH2</sub>	Previous Read Data Valid with Respect to Chip Enable	0			ns	
WRITE CYC	LE					
twc	Write Cycle	450			ns	
t <sub>AW</sub>	Address to Write Setup Time	20			ns	
t <sub>WP</sub>	Write Pulse Width	300			ns	
twr	Write Recovery Time	0			ns	
t <sub>DW</sub>	Data Setup Time	300			ns	
t <sub>DH</sub>	Data Hold Time	0			ns	
tcw	Chip Enable to Write Setup Time	300			ns	

# A. C. Characteristics $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

#### A.C. CONDITIONS OF TEST

Input Pulse Levels:		0.8 Volt to 2.0 Volt
Input Rise and Fall Tin	nes:	10nsec
Timing Measurement	Inputs:	1.5 Volts
Reference Levels	Output:	0.8 and 2.0 Volts
Output Load:	1 TTL	Gate and C <sub>L</sub> = 100 pF


# **Capacitance**<sup>[2]</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

SYMBOL	TEST	LIMITS (pF	
STIMBUL	1231	TYP.[1]	MAX.
C <sub>IN</sub>	INPUT CAPACITANCE (ALL INPUT PINS) V <sub>IN</sub> = 0V	3	5
COUT	OUTPUT CAPACITANCE V <sub>OUT</sub> = 0V	7	10


NOTE: 2. This parameter is periodically sampled and is not 100% tested.

### Waveforms

READ CYCLE



#### WRITE CYCLE



# intel

# 8107B-4

# FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

\* Access Time -- 270 ns max.
 \* Read, Write Cycle Times -- 470 ns max.
 \* Refresh Period -- 2 ms


- Low Cost Per Bit
- Low Standby Power
- Easy System Interface
- Only One High Voltage
   Input Signal Chip Enable
- TTL Compatible -- All Address, Data, Write Enable, Chip Select Inputs
- Read-Modify-Write Cycle Time -- 590 ns

- Address Registers Incorporated on the Chip
- Simple Memory Expansion Chip Select Input Lead
- Fully Decoded On Chip Address Decode
- Output is Three State and TTL Compatible
- Industry Standard 22-Pin Configuration

The Intel 8107B is a 4096 word by 1 bit dynamic n-channel MOS RAM. It was designed for memory applications where very low cost and large bit storage are important design objectives. The 8107B uses dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is most easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.

The 8107B is fabricated with n-channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than other MOS technologies. The 8107B uses a single transistor cell to achieve high speed and low cost. It is a replacement for the 8107B.



Temperature Under Bias
Storage Temperature
All Input or Output Voltages with Respect to the most Negative Supply Voltage, VBB
Supply Voltages V <sub>DD</sub> , V <sub>CC</sub> , and V <sub>SS</sub> with Respect to V <sub>BB</sub>
Power Dissipation

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D.C. and Operating Characteristics**


 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB}$ <sup>[1]</sup> = -5V ± 5%,  $V_{SS}$  = 0V, unless otherwise noted.

Cumbel			Limits			Conditions	
Symbol	Parameter	Min.	Typ. <sup>[2]</sup>	Max.	Unit		
ILI	Input Load Current (all inputs except CE)		.01	10	μΑ	V <sub>IN</sub> = V <sub>IL MIN</sub> to V <sub>IH MAX</sub>	
ILC	Input Load Current		.01	10	μA	VIN = VIL MIN to VIH MAX	
I <sub>LO</sub>	Output Leakage Current for high impedance state		.01	10	μA	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$ $V_0 = 0V \text{ to } 5.25V$	
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current during CE off <sup>[3]</sup>		110	200	μA	CE = -1V to +.6V	
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current during CE on		80	100	mA	CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C	
DD AV1	Average V <sub>DD</sub> Current		55	80	mA	Cycle time=470ns, $t_{CE} = 300$ ns Cycle time=1000ns, T <sub>A</sub> = 25°C	
DD AV2	Average V <sub>DD</sub> Current		27	40	mA	Cycle time = 1000ns, t <sub>CE</sub> = 300ns	
I <sub>CC1</sub> [4]	V <sub>GC</sub> Supply Current during CE off		.01	10	μA	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$	
IBB	V <sub>BB</sub> Supply Current		5	100	μΑ		
VIL	Input Low Voltage	-1.0		0.6	V	t <sub>T</sub> = 20ns – See Figure 4	
VIH	Input High Voltage	2.4		V <sub>CC</sub> +1	V		
VILC	CE Input Low Voltage	-1.0		+1.0	V		
VIHC	CE Input High Voltage	V <sub>DD</sub> -1		V <sub>DD</sub> +1	V		
VOL	Output Low Voltage	0.0		0.45	V	I <sub>OL</sub> = 2.0mA	
VOH	Output High Voltage	2.4		V <sub>cc</sub>	V	I <sub>OH</sub> = -2.0mA	

NOTES:

- The only requirement for the sequence of applying voltage to the device is that VDD, VCC, and VSS should never be .3V more negative than VBB.
- 2. Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.
- 3. The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.
- 4. During CE on V<sub>CC</sub> supply current is dependent on output loading, V<sub>CC</sub> is connected to output buffer only.

# 8107B-4



Read and Refresh Cycle <sup>[1]</sup> (Numbers in parentheses are for minimum cycle timing in ns)

NOTES: 1. For Refresh cycle row and column addresses must be stable before tAC and remain stable for entire tAH period.

2. VIL MAX is the reference level for measuring timing of the addresses,  $\overline{CS}$ ,  $\overline{WE}$ , and DIN.

3. VIH MIN is the reference level for measuring timing of the addresses,  $\overline{\text{CS}}, \overline{\text{WE}},$  and DIN.

- 4.  $V_{\mbox{SS}}$  +2.0V is the reference level for measuring timing of CE.
- 5. V<sub>DD</sub> -2V is the reference level for measuring timing of CE.

6.  $V_{SS}$  +2.0.V is the reference level for measuring the timing of  $\overline{D_{OUT}}$ .

7. During CE high typically 0.5mA will be drawn from any address pin which is switched from low to high.

# 8107B-4

**A.C. Characteristics**  $T_A = 0^{\circ}C$  to 70  $^{\circ}C$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{BB} = -5V \pm 5\%$ ,

READ, WRITE, AND READ MODIFY/WRITE CYCLE V<sub>SS</sub> = 0V, unless otherwise noted.

Symbol	Parameter	Min.	Max.	Unit	Conditions
tREF	Time Between Refresh		2	ms	
t <sub>AC</sub>	Address to CE Set Up Time	0		ns	$t_{AC}$ is measured from end of address transition
t <sub>AH</sub>	Address Hold Time	100		ns	
tcc	CE Off Time	130		ns	
t <sub>T</sub>	CE Transition Time	10	40	ns	
tCF	CE Off to Output High Impedance State	0		ns	

#### READ CYCLE

Symbol	Parameter	Min.	Max.	Unit	Conditions
ticy	Cycle Time	470		ns	t <sub>T</sub> = 20ns
<sup>t</sup> CE	CE On Time	300	4000	ns	
t <sub>CO</sub>	CE Output Delay		250	ns	C <sub>load</sub> = 50pF, Load = One TTL Gate,
tACC	Address to Output Access		270	ns	Ref = 2.0V.
twL	CE to WE	0		ns	$t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$
twc	WE to CE on	0		ns	

#### WRITE CYCLE

Symbol	Parameter	Min.	Max.	Unit	Conditions
tcy	Cycle Time	470		ns	t <sub>T</sub> = 20ns
t <sub>CE</sub>	CE On Time	300	4000	ns	
tw	WE to CE Off	150		ns	
tcw	CE to WE	150		ns	
t <sub>DW</sub> [2]	D <sub>IN</sub> to WE Set Up	0		ns	
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	0		ns	
twp	WE Pulse Width	50		ns	


# Read Modify Write Cycle

Symbol	Parameter	Min.	Max.	Unit	Conditions
<sup>t</sup> RWC	Read Modify Write(RMW) Cycle Time	590		ns	t <sub>T</sub> = 20ns
tCRW	CE Width During RMW	420	4000	ns	
<sup>t</sup> wc	WE to CE on	0		ns	
tw	WE to CE off	150		ns	C <sub>load</sub> = 50pF, Load = One TTL Gate,
twp	WE Pulse Width	50		ns	Ref = 2.0V
tow	D <sub>IN</sub> to WE Set Up	0		ns	
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	0		ns	
tco	CE to Output Delay		250	ns	
<sup>t</sup> ACC	Access Time		270	ns	$t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$

### **Read Modify Write Cycle**<sup>[1]</sup>

Symbol	Parameter	Min.	Max.	Unit	Conditions
<sup>t</sup> RWC	Read Modify Write(RMW) Cycle Time	590		ns	t <sub>T</sub> = 20ns
tCRW	CE Width During RMW	420	3000	ns	
twc	WE to CE on	0		ns	
tw	WE to CE off	150		ns	C <sub>load</sub> = 50pF, Load = One TTL Gate,
twp	WE Pulse Width	50		ns	Ref = 2.0V
t <sub>DW</sub>	D <sub>IN</sub> to WE Set Up	0		ns	
<sup>t</sup> DH	D <sub>IN</sub> Hold Time	0		ns	
tco	CE to Output Delay		250	ns	
tACC	Access Time		270	ns	$t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$

#### (Numbers in parentheses are for minimum cycle timing in ns.)



#### NOTES:

- 1. A.C. characteristics are guaranteed only if cumulative CE on time during tREF is ≤65% of tREF. For continuous Read-Modify-Write operation, t<sub>CC</sub> and t<sub>RWC</sub> should be increased to at least 185ns and 645ns, respectively.
- 2. VIL MAX is the reference level for measuring timing of the addresses, CS, WE, and DIN.
- 3. VIH MIN is the reference level for measuring timing of the addresses,  $\overline{CS}$ ,  $\overline{WE}$ , and DIN.
- 4. V<sub>SS</sub> +2.0V is the reference level for measuring timing of CE.
- 5. V<sub>DD</sub> -2V is the reference level for measuring timing of CE.
- 6. V<sub>SS</sub> +2.0V is the reference level for measuring the timing of  $\overline{D_{OUT}}$ . 7. WE must be at V<sub>IH</sub> until end of t<sub>CO</sub>.
- 8. During CE high typically 0.5mA will be drawn from any address pin which is switched from low to high.

RELIMI 

# 8222


# DYNAMIC MEMORY REFRESH CONTROLLER

 Adjustable Refresh Request Oscillator

int

- Ideal for 8107A, 8107B
   4K RAM Refresh
- Internal Address
   Multiplexer
- Up to 6 Row Input Addresses (64 x 64 Organization)

The 8222 is a refresh controller for dynamic RAMs requiring row refresh of up to 6 row input addresses (or 4K bits for 64 x 64 organization). The device contains an accurate refresh timer (whose frequency can be set by an external resistor and capacitor) plus all necessary control and I/O circuitry to provide for the refresh requirements of dynamic RAMs. The chip's high performance makes it especially suitable for use with high speed N-channel RAMs like the 8107B. The 8222 is designed for large, asynchronously driven, dynamic memory systems.



# .

# intel

# **EIGHT-BIT INPUT/OUTPUT PORT**


8212

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current .25 mA Max.
- Three State Outputs
- Outputs Sink 15 mA

- 3.65V Output High Voltage for Direct Interface to 8080 CPU or 8008 CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.




Temperature Under Bias Plastic65°C to +75°C
Storage Temperature65°C to +160°C
All Output or Supply Voltages $\ldots -0.5$ to $+7$ Volts
All Input Voltages 1.0 to 5.5 Volts
Output Currents125 mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

### **D.C. Characteristics**

 $T_{A} = 0^{\circ}C \text{ to } + 75^{\circ}C \quad V_{CC} = +5V \pm 5\%$ 

Symbol	Parameter		Limits		Unit	Test Conditions
Symool	- arameter	Min.	Тур.	Max.		rest conditions
I <sub>F</sub>	Input Load Current ACK, DS <sub>2</sub> , CR, DI <sub>1</sub> -DI <sub>8</sub> Inputs			25	mA	$V_F = .45V$
l <sub>F</sub>	Input Load Current MD Input		•	75	mA	$V_F = .45V$
l <sub>F</sub>	Input Load Current DS <sub>1</sub> Input			-1.0	mA	$V_F = .45V$
l <sub>R</sub>	Input Leakage Current ACK, DS, CR, DI,-DI <sub>8</sub> Inputs			10	μΑ	$V_R = 5.25V$
I <sub>R</sub>	Input Leakage Current MO Input	<u></u>		30	μΑ	$V_{R} = 5.25V$
I <sub>R</sub>	Input Leakage Current DS <sub>1</sub> Input			40	μΑ	$V_R = 5.25V$
Vc	Input Forward Voltage Clamp			-1	V	$I_c = -5 \text{ mA}$
ViL	Input "Low" Voltage			.85	V	
VIH	Input "High" Voltage	2.0			• V	
V <sub>OL</sub>	Output "Low" Voltage			.45	V	$I_{OL} = 15 \text{ mA}$
V <sub>OH</sub>	Output "High" Voltage	3.65	4.0	• • •	V	$I_{OH} = -1 \text{ mA}$
lsc	Short Circuit Output Current	-15		-75	mA	$V_{\rm O} = 0 V$
lo	Output Leakage Current High Impedance State	-		20	μΑ	$V_{\odot} = .45V/5.25V$
lcc	Power Supply Current	A	90	130	mA	



MCS-80

### A.C. Characteristics

 $T_{A} = 0^{\circ}C \text{ to } +75^{\circ}C \quad V_{CC} = +5V \pm 5\%$ 

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Тур.	Max.		
t <sub>pw</sub>	Pulse Width	30			ns	
t <sub>pd</sub>	Data To Output Delay			30	ns	
t <sub>we</sub>	Write Enable To Output Delay			40	ns	
t <sub>set</sub>	Data Setup Time	15			ns	· · · · · · · · · · · · · · · · · · ·
t <sub>h</sub>	Data Hold Time	20			ns	
t,	Reset To Output Delay			40	ns	
t,	Set To Output Delay			30	ns	
t.	Output Enable/Disable Time			45	ns	
 t <sub>c</sub>	Clear To Output Delay			55	ns	· · · · · · · · · · · · · · · · · · ·

CAPACITANCE' F = 1 MHz  $V_{BIAS} = 2.5V$   $V_{CC} = +5V$   $T_A = 25^{\circ}C$ 

Symbol	Test	LIMITS	
Cymbol	1691	Тур. Мах.	
CIN	DS, MD Input Capacitance	9 pF	12 pF
C <sub>IN</sub>	DS₂, CK, ACK, DI₁-DI₅ Input Capacitance	5 pF	9 pF
Cout	DO <sub>1</sub> -DO <sub>8</sub> Output Capacitance	8 pF	12 pF


\*This parameter is sampled and not 100% tested.

### **Switching Characteristics**

CONDITIONS OF TEST Input Pulse Amplitude = 2.5 V

Input Rise and Fall Times 5 ns Between 1V and 2V Measurements made at 1.5V with 15 mA & 30 pF Test Load

#### TEST LOAD 15mA & 30pF



\* INCLUDING JIG & PROBE CAPACITANCE

## **PROGRAMMABLE PERIPHERAL INTERFACE**

■ 24 Programmable I/O Pins

intal

PA7-PAC

PB7-PB0

PC7-PC0

Vcc

GND

PORT A (BIT)

PORT B (BIT)

PORT C (BIT)


+5 VOLTS

Ø VOLTS

- Completely TTL Compatible
- Fully Compatible with MCS<sup>™</sup>-8 and MCS<sup>™</sup>-80 Microprocessor Families
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40 Pin Dual In-Line Package
- Reduces System Package Count

The 8255 is a general purpose programmable I/O device designed for use with both the 8008 and 8080 microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode (Mode 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a Bidirectional Bus mode which uses 8 lines for a bidirectional bus, and five lines, borrowing one from the other group, for handshaking.

Other features of the 8255 include bit set and reset capability and the ability to source 1mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.



### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Voltage on Any Pin
With Respect to Ground
Power Dissipation

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D.C. CHARACTERISTICS** $T_A = 0^{\circ}C$ to $70^{\circ}C$ ; $V_{CC} = +5V \pm 5\%$ ; $V_{SS} = 0V$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	-		.8	V	
VIH	Input High Voltage	2.0		÷	V	
VOL	Output Low Voltage			.4	v	I <sub>OL</sub> = 1.6mA
v <sub>он</sub>	Output High Voltage	2.4			v	I <sub>OH</sub> = -50μA (-100μA for D.B. Port)
<sup>юн[1]</sup>	Darlington Drive Current		2.0		mA	V <sub>OH</sub> = 1.5V, R <sub>EXT</sub> = 390Ω
lcc	Power Supply Current		40		mA	

NOTE:


1. Available on 8 pins only.

#### Capacitance

 $T_A = 25^{\circ}C; V_{CC} = V_{SS} = 0V$ 


Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance	-		10	pF	fc = 1MHz
C <sub>I/O</sub>	I/O Capacitance			20	pF	Unmeasured pins returned to $V_{SS}$ .

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
twp	Pulse Width of WR			430	ns	
t <sub>DW</sub>	Time D.B. Stable Before WR	10			ns	
t <sub>WD</sub>	Time D.B. Stable After WR	65	1		ns	
t <sub>AW</sub>	Time Address Stable Before $\overline{WR}$	20			ns	
twa	Time Address Stable After $\overline{WR}$	35			ns	
t <sub>CW</sub>	Time CS Stable Before WR	20	}		ns	
twc	Time CS Stable After WR	35			ns	
<sup>t</sup> wв	Delay From WR To Output			500	ns	
t <sub>RP</sub>	Pulse Width of RD	430			ns	
t <sub>IR</sub>	RD Set-Up Time	50			ns	· ·
t <sub>HR</sub>	Input Hold Time	50			ns	
t <sub>RD</sub>	Delay From $\overline{RD} = 0$ To System Bus	350			ns	
t <sub>OD</sub>	Delay From $\overline{RD}$ = 1 To System Bus	150			ns	
t <sub>AR</sub>	Time Address Stable Before RD	50	}		ns	
tCR	Time $\overline{CS}$ Stable Before $\overline{RD}$	50			ns	
t <sub>AK</sub>	Width Of ACK Pulse	500			ns	
ts⊤	Width Of STB Pulse	350			ns	
t <sub>PS</sub>	Set-Up Time For Peripheral	150			ns	
t <sub>PH</sub>	Hold Time For Peripheral	150			ns	
t <sub>RA</sub>	Hold Time for $A_1$ , $A_0$ After $\overline{RD} = 1$	379			ns	
<sup>t</sup> RC	Hold Time For CS After $\overline{RD}$ = 1	5			ns	
t <sub>AD</sub>	Time From ACK = 0 To Output (Mode 2)			500	ns	
t <sub>KD</sub>	Time From $\overrightarrow{ACK}$ = 1 To Output Floating			300	ns	• 1
two	Time From $\overline{WR}$ = 1 To $\overline{OBF}$ = 0			300	ns	
t <sub>AO</sub>	Time From $\overrightarrow{ACK} = 0$ To $\overrightarrow{OBF} = 1$			500	ns	
t <sub>SI</sub>	Time From $\overline{\text{STB}} = 0$ To IBF			600	ns	
t <sub>RI</sub>	Time From $\overline{RD}$ = 1 To IBF = 0			300	ns	





Mode 0 (Basic Input)


.











#### Mode 2 (Bi-directional)


## PROGRAMMABLE COMMUNICATION INTERFACE

#### Synchronous and Asynchronous Operation

int

- Synchronous: 5-8 Bit Characters Internal or External Character Synchronization Automatic Sync Insertion
- Asynchronous: 5-8 Bit Characters Clock Rate — 1,16 or 64 Times Baud Rate Break Character Generation 1, 1<sup>1</sup>/<sub>2</sub>, or 2 Stop Bits False Start Bit Detection
- Baud Rate DC to 56k Baud (Sync Mode) DC to 9.6k Baud (Async Mode)
- Full Duplex, Double Buffered, Transmitter and Receiver
- Error Detection Parity, Overrun, and Framing
- Fully Compatible with 8080 CPU
- 28-Pin DIP Package
- All Inputs and Outputs Are TTL Compatible
- Single 5 Volt Supply
- Single TTL Clock

The 8251 is a Universal Synchronous/Asynchronous Receiver / Transmitter (USART) Chip designed for data communications in microcomputer systems. The USART is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPT. The chip is constructed using N-channel silicon gate technology.



### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias	
Storage Temperature	.–65°C to +150°C
Voltage On Any Pin	
With Respect to Ground	0.5V to +7V
Power Dissipation	1 Watt

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D.C.** Characteristics:

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5.0V \pm 5\%$ ;  $V_{SS} = 0V$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	V <sub>SS</sub> 5		0.8	V	
VIH	Input High Voltage	2.0		V <sub>CC</sub>	V	
VOL	Output Low Voltage		· .	0.45	v	I <sub>OL</sub> = 1.6mA
Voн	Output High Voltage	2.2			V	$I_{OH} = -100\mu A (DB_{0}-7)$ $I_{OH} = -100\mu A (Others)$
ЪL	Data Bus Leakage			-50 10	μΑ μΑ	V <sub>OUT</sub> = .45V V <sub>OUT</sub> = V <sub>CC</sub>
ILI	Input Load Current			10	μA	@ 5.5V
Icc	Power Supply Current		45	80		

#### Capacitance

 $T_A = 25^{\circ}C; V_{CC} = V_{SS} = 0V$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
GN	Input Capacitance			10	рF	fc = 1MHz	
C <sub>I/O</sub>	I/O Capacitance			20	pF	Unmeasured pins returned to $V_{SS}$ .	

#### A.C. Characteristics:


 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5.0V \pm 5\%$ ;  $V_{SS} = 0V$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
tcy	Clock Period	.420		1.35	μs	
t <sub>φW</sub>	Clock Pulse Width	220		300	ns	i
t <sub>R</sub> ,t <sub>F</sub>	Clock Rise and Fall Time	0		50	ns	
twR	WRITE Pulse Width	430			ns	
t <sub>DS</sub>	Data Set-Up Time for WRITE	200			ns	
t <sub>DH</sub>	Data Hold Time for WRITE	65			ns	
t <sub>AW</sub>	Address Stable before WRITE	20			ns	
t <sub>WA</sub>	Address Hold Time for WRITE	35			ns	
t <sub>RD</sub>	READ Pulse Width	430			ns	
t <sub>DD</sub>	Data Delay from READ			350	ns	C <sub>L</sub> =100pF
t <sub>DF</sub>	READ to Data Floating	25		200	ns	C <sub>L</sub> =100pF
t <sub>AR1</sub>	Address Stable before READ, CE (C/D)	50			ns	
t <sub>RA1</sub>	Address Hold Time for READ, CE	5			ns	
t <sub>RA2</sub>	Address Hold Time for READ, C/D	370			ns	· · · · · · · · · · · · · · · · · · ·
t <sub>DTx</sub>	TxD Delay from Falling Edge of TxC	1			μs	C <sub>L</sub> =100pF
t <sub>SRx</sub>	Rx Data Set-Up Time to Sampling Pulse	2			μs	C <sub>L</sub> =100pF
t <sub>HRx</sub>	Rx Data Hold Time to Sampling Pulse	2			μs	C <sub>L</sub> =100pF
f <sub>Tx</sub>	Transmitter Input Clock Frequency 1X Baud Rate 16X and 64X Baud Rate	DC DC		56 615	KHz KHz	
f <sub>Rx</sub>	Receiver Input Clock Frequency 1X Baud Rate 16X and 64X Baud Rate	DC DC		56 615	KHz KHz	
t <sub>Tx</sub>	TxRDY Delay from Center of Data Bit			16	CLK Period	C <sub>L</sub> =50pF
t <sub>Rx</sub>	RxRDY Delay from Center of Data Bit	15		20	CLK Period	
t <sub>IS</sub>	Internal Syndet Delay from Center of Data Bit	20		25	CLK Period	
t <sub>ES</sub>	External Syndet Set-Up Time before Falling Edge of RxC			15	CLK Period	

Note: The TxC and RxC frequencies have the following limitation with respect to CLK.


For ASYNC Mode,  $t_{Tx}$  or  $t_{Rx} \ge 4.5 t_{CY}$ For SYNC Mode,  $t_{Tx}$  or  $t_{Rx} \ge 30 t_{CY}$ 

READ AND WRITE TIMING




•WRITE AND READ PULSES HAVE NO TIMING LIMITATION WITH RESPECT TO CLK.


#### TRANSMITTER CLOCK AND DATA






















## inte


8205

## HIGH SPEED 1 OUT OF 8 BINARY DECODER

- I/O Port or Memory Selector
- Simple Expansion Enable Inputs
- High Speed Schottky Bipolar Technology — 18ns Max. Delay
- Directly Compatible with TTL Logic Circuits
- Low Input Load Current .25 mA max., 1/6 Standard TTL Input Load
- Minimum Line Reflection Low Voltage Diode Input Clamp
- Outputs Sink 10 mA min.
- 16-Pin Dual-In-Line Ceramic or Plastic Package

The 8205 decoder can be used for expansion of systems which utilize input ports, output ports, and memory components with active low chip select input. When the 8205 is enabled, one of its eight outputs goes "low", thus a single row of a memory system is selected. The 3 chip enable inputs on the 8205 allow easy system expansion. For very large systems, 8205 decoders can be cascaded such that each decoder can drive eight other decoders for arbitrary memory expansions.

The Intel<sup>®</sup>8205 is packaged in a standard 16 pin dual-in-line package; and its performance is specified over the temperature range of 0°C to +75°C, ambient. The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process.



#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias:	Ceramic Plastic	–65°C to +125°C –65°C to +75°C
Storage Temperature		-65°C to +160°C
All Output or Supply Volta	-0.5 to +7 Volts	
All Input Voltages		-1.0 to +5.5 Volts
Output Currents		125 mA


\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D.C. CHARACTERISTICS** $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$


SVMBOI	DADAMETED	LI	міт		TEST CONDITIONS	
SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS	
I <sub>F</sub>	INPUT LOAD CURRENT		-0.25	mA	V <sub>CC</sub> = 5.25V, V <sub>F</sub> = 0.45V	
I <sub>R</sub>	INPUT LEAKAGE CURRENT		10	μA	V <sub>CC</sub> = 5.25V, V <sub>R</sub> = 5.25V	
v <sub>c</sub>	INPUT FORWARD CLAMP VOLTAGE		-1.0	V	$V_{CC} = 4.75V, I_{C} = -5.0 \text{ mA}$	
VOL	OUTPUT "LOW" VOLTAGE		0.45	V	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 10.0 mA	
v <sub>он</sub>	OUTPUT HIGH VOLTAGE	2.4		v	V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = -1.5 mA	
V <sub>IL</sub>	INPUT "LOW" VOLTAGE		0.85	V.	V <sub>CC</sub> = 5.0V	
V <sub>IH</sub>	INPUT "HIGH" VOLTAGE	2.0		v	V <sub>CC</sub> = 5.0V	
<sup>I</sup> sc	OUTPUT HIGH SHORT CIRCUIT CURRENT	-40	-120	mA	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 0V	
v <sub>ox</sub>	OUTPUT "LOW" VOLTAGE @ HIGH CURRENT		0.8	V	V <sub>CC</sub> = 5.0V, I <sub>OX</sub> = 40 mA	
l <sub>cc</sub>	POWER SUPPLY CURRENT		70	mA	V <sub>CC</sub> = 5.25V	

8205

#### **TYPICAL CHARACTERISTICS**



#### 8205 SWITCHING CHARACTERISTICS




#### A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ unless otherwise specified.

SYMBOL	PARAMETER		MAX. LIMIT	UNIT	TEST CONDITIONS
t++	·		18	ns	
t_+	ADDRESS OR ENABLE TO		18	ns	
t <sub>+ _</sub>	OUTPUT DELAY		18	ns	· · · · · · · · · · · · · · · · · · ·
t			18	ns	
C <sub>IN</sub> <sup>(1)</sup>	INPUT CAPACITANCE P8	3205	4(typ.)	pF	f = 1 MHz, VCC = 0V
	C8	3205	5(typ.)	pF	VBIAS = 2.0V, TA = 25°C


1. This parameter is periodically sampled and is not 100% tested.

#### TYPICAL CHARACTERISTICS

#### ADDRESS OR ENABLE TO OUTPUT DELAY VS. LOAD CAPACITANCE



#### ADDRESS OR ENABLE TO OUTPUT DELAY VS. AMBIENT TEMPERATURE



## **PRIORITY INTERRUPT CONTROL UNIT**


- Eight Priority Levels
- Current Status Register
- Priority Comparator
- Fully Expandable
- High Performance (50ns)
- 24-Pin Dual In-Line Package

The 8214 is an eight level priority interrupt control unit designed to simplify interrupt driven microcomputer systems.

The PICU can accept eight requesting levels; determine the highest priority, compare this priority to a software controlled current status register and issue an interrupt to the system along with vector information to identify the service routine.

The 8214 is fully expandable by the use of open collector interrupt output and vector information. Control signals are also provided to simplify this function.

The PICU is designed to support a wide variety of vectored interrupt structures and reduce package count in interrupt driven microcomputer systems.



#### D.C. AND OPERATING CHARACTERISTICS

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias
Storage Temperature
All Output and Supply Voltages
All Input Voltages
Output Currents

\*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specifications is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = 5V \pm 5\%$ .

0	Parameter			Limits		11	0 11.11	
Symbol	Paramet	er	Min.	Typ.[1]	Max.	Unit	Conditions	
V <sub>C</sub>	Input Clamp Voltage (all	inputs)			-1.0	v	I <sub>C</sub> =-5mA	
IF	Input Forward Current:	ETLG input all other inputs		15 08	-0.5 -0.25	mA mA	V <sub>F</sub> =0.45V	
IR	Input Reverse Current:	ETLG input all other inputs			80 40	μΑ μΑ	V <sub>R</sub> =5.25V	
VIL	Input LOW Voltage:	all inputs			0.8	V	V <sub>CC</sub> =5.0V	
VIH	Input HIGH Voltage:	all inputs	2.0			V	V <sub>CC</sub> =5.0V	
Icc	Power Supply Current			90	130	mA	See Note 2.	
VOL	Output LOW Voltage:	all outputs		.3	.45	V	I <sub>OL</sub> =15mA	
VOH	Output HIGH Voltage:	ENLG output	2.4	3.0		V	I <sub>OH</sub> =-1mA	
los	Short Circuit Output Cur	rent: ENLG output	-20	-35	-55	mA	V <sub>OS</sub> =0V, V <sub>CC</sub> =5.0V	
ICEX	Output Leakage Current:	$\overline{\text{INT}}$ and $\overline{\text{A}_0}\text{-}\overline{\text{A}_2}$			100	μA	V <sub>CEX</sub> =5.25V	

NOTES:

1. Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CC} = 5.0$ V. 2. B<sub>0</sub>-B<sub>2</sub>, SGS, CLK, R<sub>0</sub>-R<sub>4</sub> grounded, all other inputs and all outputs open.

A.C. CHARACTERISTICS AND WAVEFORMS	$T_A = 0^{\circ}C$ to +70°C, $V_{CC} = +5V \pm 5\%$
------------------------------------	---

			Limits				
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit		
tCY	CLK Cycle Time	80	50		ns		
tpw	CLK, ECS, INT Pulse Width	25	15		ns		
t <sub>ISS</sub>	INTE Setup Time to CLK	16	12		ns		
t <sub>ISH</sub>	INTE Hold Time after CLK	20	10		ns		
tetcs[2]	ETLG Setup Time to CLK	25	12		ns		
tETCH <sup>[2]</sup>	ETLG Hold Time After CLK	20	10		ns		
t <sub>ECCS</sub> <sup>[2]</sup>	ECS Setup Time to CLK	80	50		ns		
tecch[3]	ECS Hold Time After CLK	0			ns		
tecrs <sup>[3]</sup>	ECS Setup Time to CLK	110	70		ns		
tecrh[3]	ECS Hold Time After CLK	0					
t <sub>ECSS</sub> <sup>[2]</sup>	ECS Setup Time to CLK	75	70		ns		
t <sub>ECSH</sub> <sup>[2]</sup>	ECS Hold Time After CLK	0			ns		
t <sub>DCS</sub> <sup>[2]</sup>	$\overline{SGS}$ and $\overline{B_0} \cdot \overline{B_2}$ Setup Time to $\overline{CLK}$	70	50		ns		
<sup>t</sup> DCH <sup>[2]</sup>	$\overline{SGS}$ and $\overline{B_0}$ , $\overline{B_2}$ Hold Time After $\overline{CLK}$	0			ns		
t <sub>RCS</sub> <sup>[3]</sup>	$\overline{R_0}$ - $\overline{R_7}$ Setup Time to $\overline{CLK}$	90	55		ns		
t <sub>RCH</sub> <sup>[3]</sup>	$\overline{R_0}$ - $\overline{R_7}$ Hold Time After $\overline{CLK}$	0			ns		
t <sub>ICS</sub>	INT Setup Time to CLK	55	35		ns		
t <sub>CI</sub>	CLK to INT Propagation Delay		15	25	ns		
t <sub>RIS</sub> <sup>[4]</sup>	$\overline{R_0}$ - $\overline{R_7}$ Setup Time to $\overline{INT}$	10	0		ns		
tRIH <sup>[4]</sup>	R <sub>0</sub> -R <sub>7</sub> Hold Time After INT	35	20		ns		
t <sub>RA</sub>	$\overline{R_0}$ - $\overline{R_7}$ to $\overline{A_0}$ - $\overline{A_2}$ Propagation Delay		80	100	ns		
tela	ELR to $\overline{A_0}$ - $\overline{A_2}$ Propagation Delay		40	55	ns		
tECA	$\overline{\text{ECS}}$ to $\overline{\text{A}_0}$ - $\overline{\text{A}_2}$ Propagation Delay		100	120	ns		
tETA	ETLG to $\overline{A_0}$ - $\overline{A_2}$ Propagation Delay		35	70	ns		
tDECS <sup>[4]</sup>	$\overline{SGS}$ and $\overline{B_0}$ - $\overline{B_2}$ Setup Time to $\overline{ECS}$	15	10		ns		
tDECH <sup>[4]</sup>	$\overline{SGS}$ and $\overline{B_0}$ - $\overline{B_2}$ Hold Time After $\overline{ECS}$	15	10		ns		
tREN	$\overline{R_0}$ - $\overline{R_7}$ to ENLG Propagation Delay		45	70	ns		
t <sub>eten</sub>	ETLG to ENLG Propagation Delay		20	25	ns		
tECRN	ECS to ENLG Propagation Delay		85	90	ns		
tECSN	ECS to ENLG Propagation Delay		35	55	ns		


#### CAPACITANCE [5]

			Limits		
Symbol	Parameter	Min.	Typ.[1]	Max	Unit
CIN	Input Capacitance		5	10	pF
COUT	Output Capacitance		7	12	pF

**TEST CONDITIONS**:  $V_{BIAS} = 2.5V$ ,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ , f = 1 MHz

NOTE 5. This parameter is periodically sampled and not 100% tested.

WAVEFORMS



#### NOTES:

(1) Typical values are for  $T_A = 25^{\circ}C$  ,  $V_{CC} = 5.0V$ .

(2) Required for proper operation if ISE is enabled during next clock pulse.

(3) These times are not required for proper operation but for desired change in interrupt flip-flop.

(4) Required for new request or status to be properly loaded.


#### TEST CONDITIONS:

Input pulse amplitude: 2.5 volts.

Input rise and fall times: 5 ns between 1 and 2 volts.

Output loading of 15 mA and 30 pf.

Speed measurements taken at the 1.5V levels.




# 4 BIT PARALLEL BIDIRECTIONAL BUS DRIVER

- Data Bus Buffer Driver for 8080 CPU
- Low Input Load Current .25 mA Maximum
- High Output Drive Capability for Driving System Data Bus
- 3.65V Output High Voltage for Direct Interface to 8080 CPU
- Three State Outputs
- Reduces System Package Count

The 8216/8226 is a 4-bit bi-directional bus driver/receiver.

All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high 3.65V  $V_{OH}$ , and for high capacitance terminated bus structures, the DB outputs provide a high 50mA  $I_{OL}$  capability.

A non-inverting (8216) and an inverting (8226) are available to meet a wide variety of applications for buffering in microcomputer systems.



#### D.C. AND OPERATING CHARACTERISTICS

#### ABSOLUTE MAXIMUM RATINGS\*

Temperature Under Bias
Storage Temperature
All Output and Supply Voltages
All Input Voltages
Output Currents


\*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

#### $T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = +5V \pm 5\%$

				Limits		j	
Symbol	Parameter		Min.	Тур.	Max.	Unit	Conditions
I <sub>F1</sub>	Input Load Current DIE	N, CS		-0.15	5	mA	V <sub>F</sub> = 0.45
I <sub>F2</sub>	Input Load Current All	Other Inputs		-0.08	25	mA	V <sub>F</sub> = 0.45
I <sub>R1</sub>	Input Leakage Current Ē	DIEN, CS			20	μA	V <sub>R</sub> = 5.25V
I <sub>R2</sub>	Input Leakage Current [	OI Inputs			10	μA	V <sub>R</sub> = 5.25V
V <sub>C</sub>	Input Forward Voltage	Clamp			-1	V	I <sub>C</sub> = -5mA
VIL	Input "Low" Voltage				.95	V	
VIH	Input "High" Voltage		2.0			V	
I <sub>0</sub>	Output Leakage Current (3-State)	DO DB			20 100	μΑ	V <sub>O</sub> = 0.45V/5.25V
	Describe Constant	8216		95	130	mA	
ICC	Power Supply Current	8226		85	120	mA	
V <sub>OL1</sub>	Output "Low" Voltage			0.3	.45	V	DO Outputs I <sub>OL</sub> =15mA DB Outputs I <sub>OL</sub> =25mA
		8216		0.5	.6	V	DB Outputs I <sub>OL</sub> =55mA
V <sub>OL2</sub>	Output "Low" Voltage	8226		0.5	.6	v	DB Outputs I <sub>OL</sub> =50mA
V <sub>OH1</sub>	Output "High" Voltage		3.65	4.0		V	DO Outputs I <sub>OH</sub> = -1mA
V <sub>OH2</sub>	Output "High" Voltage		2.4	3.0		V	DB Outputs I <sub>OH</sub> = -10mA
los	Output Short Circuit Cu	rrent	-15 -30	-35 -75	-65 -120	mA mA	DO Outputs $V_0 \cong 0V$ , DB Outputs $V_{CC}=5.0V$

NOTE: Typical values are for  $T_A = 25^{\circ}$  C,  $V_{CC} = 5.0$ V.

#### WAVEFORMS




#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 5\%$ 

				Limits			
Symbol	Parameter		Min.	Typ.[1]	Max.	Unit	Conditions
T <sub>PD1</sub>	Input to Output Delay DO	Outputs		15	25	ns	C <sub>L</sub> =30pF, R <sub>1</sub> =300Ω R <sub>2</sub> =600Ω
T <sub>PD2</sub>	Input to Output Delay DB	Outputs					
	821	16		20	30	ns	C <sub>L</sub> =300pF, R <sub>1</sub> =90Ω
	822	26		16	25	ns	R <sub>2</sub> = 180Ω
TE	Output Enable Time						
	821	16		45	65	ns	(Note 2)
	822	26		35	54	ns	(Note 3)
TD	Output Disable Time			20	35	ns	(Note 4)

#### **TEST CONDITIONS:**

Input pulse amplitude of 2.5V. Input rise and fall times of 5 ns between 1 and 2 volts. Output loading is 5 mA and 10 pF. Speed measurements are made at 1.5 volt levels.



#### Capacitance<sup>[5]</sup>

			Limits		
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit
CIN	Input Capacitance		4	8	рF
C <sub>OUT1</sub>	Output Capacitance		6	10	pF
C <sub>OUT2</sub>	Output Capacitance		13	18	pF


**TEST CONDITIONS:**  $V_{BIAS} = 2.5V$ ,  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ , f = 1 MHz.

NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5.0V$ .

- 2. DO Outputs, CL = 30pF, R<sub>1</sub> = 300/10 K $\Omega$ , R<sub>2</sub> = 180/1K $\Omega$ ; DB Outputs, CL = 300pF, R<sub>1</sub> = 90/10 K $\Omega$ , R<sub>2</sub> = 180/1 K $\Omega$ .
- 3. DO Outputs,  $C_L = 30pF$ ,  $R_1 = 300/10 \text{ K}\Omega$ ,  $R_2 = 600/1\text{ K}$ ; DB Outputs,  $C_L = 300pF$ ,  $R_1 = 90/10 \text{ K}\Omega$ ,  $R_2 = 180/1 \text{ K}\Omega$ .
- 4. DO Outputs,  $C_L = 5pF$ ,  $R_1 = 300/10 K\Omega$ ,  $R_2 = 600/1 K\Omega$ ; DB Outputs,  $C_L = 5pF$ ,  $R_1 = 90/10 K\Omega$ ,  $R_2 = 180/1 K\Omega$ .
- 5. This parameter is periodically sampled and not 100% tested.

NEW MCS-80<sup>T.M.</sup> PERIPHERALS

8253 8257 8259








### **PROGRAMMABLE INTERVAL TIMER**

- 3 Independent 16-Bit Counters
- DC to 3 MHz
- Programmable Counter Modes

- Count Binary or BCD
- Single +5V Supply
- 24 Pin Dual-in-line Package

The 8253 is a programmable counter/timer chip designed for use as an 8080 (or 8008) peripheral. It uses nMOS technology with a single +5V supply and is packaged in a 24-pin plastic DIP.

It is organized as three independent 16-bit counters, each with a count rate from 0Hz to 3MHz. All modes of operation are software programmable by the 8080.



#### 8253 PRELIMINARY FUNCTIONAL DESCRIPTION

In Microcomputer-based systems the most common interface is to a mechanical device such as a printer head or stepper motor. All such devices have inherent delays that must be accounted for if accurate and reliable performance is to be achieved. The systems software allows for such delays by programmed timing loops. This type of programming requires significant overhead and maintenance of multiple loops gets extremely complicated.


The 8253 Programmable Interval Timer is a single chip solution to system timing problems. In essence, it is a group of three 16-bit counters that are independent in nature but driven commonly as I/O peripheral ports. Instead of setting up timing loops in the system software, the programmer configures the 8253 to match his requirements. The programmer initializes one of the three counters of the 8253 with the quantity and mode desired then, upon command, the 8253 will count out the delay and interrupt the microcomputer when it has finished its task. It is easy to see that the software overhead is minimal and that multiple delays can be easily maintained by assigned interrupt levels to different counters. Other functions that are non-delay in nature and require counters can also be implemented with the 8253.


- Programmable Baud Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock

#### System Interface

The 8253 is a component of the MCS-80 system and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of I/O ports; three are counters and the fourth is a control register for programming. The OUT lines of each counter would normally be tied to the interrupt request inputs of the 8259.

The 8253 represents a significant improvement for solving one of the most common problems in system design and reducing software overhead.





8253 Block Diagram.

8253 System Interface.




PRELIMINARY Notice: This is not a final specification. Some parametric limits are subject to change.

## PROGRAMMABLE DMA CONTROLLER

- Four Channel DMA Controller
- Priority DMA Request Logic
- Channel Inhibit Logic
- Terminal and Modulo 256/128 Outputs
- Auto Load Mode
- Single TTL Clock (Ø2/TTL)
- Single +5V Supply
- Expandable
- 40 Pin Dual-in-Line Package

The 8257 is a Direct Memory Access (DMA) Chip which has four channels for use in 8080 microcomputer systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to access or deposit data directly from or to memory. It uses the Hold feature of the 8080 to acquire the system bus. It also keeps count of the number of DMA cycles for each channel and notifies the peripheral when a programmable terminal count has been reached. Other features that it has are two mode priority logic to resolve the request among the four channels, programmable channel inhibit logic, an early write pulse option, a modulo 256/128 Mark output for sectored data transfers, an automatic load mode, a terminal count status register, and control signal timing generation during DMA cycles. There are three types of DMA cycles: Read DMA Cycle, Write DMA Cycle and Verify DMA Cycle.

The 8257 is a 40-pin, N-channel MOS chip which uses a single +5V supply and the  $\phi$ 2 (TTL) clock of the 8080 system. It is designed to work in conjunction with a single 8212 8-bit, three-state latch chip. Multiple DMA chips can be used to expand the number of channels with the aid of the 8214 Priority Interrupt Chip.



#### 8257 PRELIMINARY FUNCTIONAL DESCRIPTION


The transfer of data between a mass storage device such as a floppy disk or mag cassette and system RAM memory is often limited by the speed of the microprocessor. Removing the processor during such a transfer and letting an auxillary device manage the transfer in a more efficient manner would greatly improve the speed and make mass storage devices more attractive, even to the small system designer.

The transfer technique is called DMA (Direct Memory Access); in essence the CPU is idled so that it no longer has control of the system bus and a DMA controller takes over to manage the transfer.


The 8257 Programmable DMA Controller is a single chip, four channel device that can efficiently manage DMA activities. Each channel is assigned a priority level so that if multi-DMA activities are required each mass storage device can be serviced, based on its importance in the system. In operation, a request is made from a peripheral device for access to the system bus. After its priority is accepted a HOLD command is ussued to the CPU, the CPU issues a HLDA and that DMA channel has complete control of the system bus. Transfers can be made in blocks, suspending the processors operation during the entire transfer or, the transfer can be made a few bytes at a time, hidden in the execution states of each instruction cycle, (cycle-stealing).

The modes and priority resolving are maintained by the system software as well as initializing each channel as to the starting address and length of transfer.

The system interface is similar to the other peripherals of the MCS-80 but an additional 8212 is necessary to control the entire address bus. A special control signal BUSEN is connected directly to the 8228 so that the data bus and control bus will be released at the proper time.







System Application of 8257.








## PROGRAMMABLE INTERRUPT CONTROLLER

- Eight Level Priority Controller
- Expandable to 64 Levels
- Programmable Interrupt Modes (Algorithms)
- Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- 28 Pin Dual-in-Line Package

The 8259 handles up to eight vectored priority interrupts for the 8080A CPU. It is cascadable for up to 64 vectored priority interrupts, without additional circuitry. It will be packaged in a 28-pin plastic DIP, uses nMOS technology and requires a single +5V supply. Circuitry is static, requiring no clock input.

The 8259 is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.




#### 8259 PRELIMINARY FUNCTIONAL DESCRIPTION


In microcomputer systems, the rate at which a peripheral device or devices can be serviced determines the total amount of system tasks that can be assigned to the control of the microprocessor. The higher the throughput the more jobs the microcomputer can do and the more cost effective it becomes. Interrupts have long been accepted as a key to improving system throughput by servicing a peripheral device only when the device has requested it to do so. Efficient managing of the interrupt requests to the CPU will have a significant effect on the overall cost effectiveness of the microcomputer system.

The 8259 Programmable Interrupt Controller is a single-chip device that can manage eight levels of requests and has builtin features for expandability to other 8259s (up to 64 levels). It is programmed by the systems software as an I/O peripheral. A selection of priority algorithms is available to the programmer so that the manner in which the requests are processed by the 8259 can be configured to match his system requirements. The priority assignments and algorithms can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required, based on the total system environment.

The system interface is the same as other peripheral devices in the MCS-80. A special input is provided ( $\overline{SP}$ ) to program the 8259 as a slave or master device when expanding to more than eight levels. Basically the master accepts INT inputs from the slaves and issues a composite request to the 8080A; when it receives the INTA from the 8228 it puts the first byte on the CALL on the bus. On subsequent INTAs the interrupting slave puts out the address of the vector.




8259 System Interface.




## 8080 SYSTEM DESIGN KIT (SDK-80)

The 8080 System Design Kit (SDK-80) is a complete, single board, microcomputer system in kit form. It contains all necessary components, including resistors, caps, crystal and miscellaneous hardware to complete construction. Included is a preprogrammed ROM that contains the system monitor for general software utilities and system diagnostics. See page 10-29 for the full details.





## SERIES 3000 BIPOLAR MICROCOMPUTER SYSTEM



## SERIES 3000 BIPOLAR MICROCOMPUTER SYSTEM

ТҮРЕ	DESCRIPTION	PAGE NO.
3001	Microprogram Control Unit	9-3
M3001	Microprogram Control Unit, Mil Temp	9-10
3002	Central Processing Element	9-13
M3002	Central Processing Element, Mil Temp	9-18
3003	Look-Ahead Carry Generator	9-21
M3003	Look-Ahead Carry Generator, Mil Temp	9-24
3212	Multi-Mode Latch Buffer	9-26
M3212	Multi-Mode Latch Buffer, Mil Temp	9-31
3214	Interrupt Control Unit	9-34
M3214	Interrupt Control Unit, Mil Temp	9-40
3216/3226	Parallel Bi-Directional Bus Driver	9-44
M3216/M3226	Parallel Bi-Directional Bus Driver, Mil Temp	9-47

Since its introduction, the Series 3000 family of computing elements has found acceptance in a wide range of high performance applications from disk controllers to airborne central processors. The Series 3000 offers the flexibility, performance, and system integration necessary for an effective system solution for both high speed controllers and central processors.

The unique multiple bus structure of the 3002 Central Processing Element (CPE) eliminates the need for input data multiplexers or output latches. It also allows the designer to tailor the CPE's to suit his particular processing requirements. The 3001 Microprogram Control Unit (MCU) addresses up to 512 words of microprogram memory and controls both conditional and unconditional jumps within microprogram memory.

The entire component family has been designed to interconnect directly, minimizing the need for ancillary circuitry. It is available in commercial and military temperature range versions. In addition to the components, Intel has also developed a comprehensive support system to assist the user in writing microprograms, debugging hardware and microcode, and programming PROMs for both prototype and production systems.

Thus, with a complete family of components and a powerful development system, Intel provides a Total System Solution, from development to production.

High Performance - 85 ns Cycle

Time

## MICROPROGRAM CONTROL UNIT

The INTEL<sup>®</sup> 3001 Microprogram Control Unit (MCU) controls the sequence in which microinstructions are fetched from the microprogram memory. Its functions include the following:

أمhtt

Maintenance of the microprogram address register.

Selection of the next microinstruction based on the contents of the micro-program address register.

Decoding and testing of data supplied via several input busses to determine the microinstruction execution sequence.

Saving and testing of carry output data from the central processor (CP) array.

Control of carry/shift input data to the CP array.


Control of microprogram interrupts.

TTL and DTL Compatible Fully Buffered Three-State and Open Collector Outputs
Direct Addressing of Standard Bipolar PROM or ROM
512 Microinstruction Addressability
Advanced Organization 9-Bit Microprogram Address Register and Bus 4-Bit Program Latch Two Flag Registers
Eleven Address Control Functions Three Jump and Test Latch Functions 16-way Jump and Test Instruction Bus Function
Eight Flag Control Functions

Four Flag Control Functions Four Flag Input Functions Four Flag Output Functions 40 Pin DIP

#### PACKAGE CONFIGURATION

$\begin{array}{c} PX_4 \land \circ \circ \circ \circ \circ PX_2 \\ PX_5 \land \circ \circ \circ \circ PX_2 \\ SX_2 & PX_2 \\ SX_2 & PX_3 \\ SX_2 & PX_3 \\ SX_2 & PX_3 \\ SX_2 & PX_3 \\ FC_2 & PC_3 \\ FC_1 & PC_1 \\ FC_1 & PC_1 \\ FC_2 \\ FC_3 \\ FC_1 \\ \mathsf$	3 4 5 6 7	INTEL®	40 39 38 37 36 35 34 32 31 30 29 28 27 26 25 24 23 22 21	- V <sub>CC</sub> - AC <sub>1</sub> - AC <sub>5</sub> - LD - ERA - MA <sub>6</sub> - MA <sub>6</sub> - MA <sub>6</sub> - MA <sub>3</sub> - MA <sub>3</sub> - MA <sub>3</sub> - MA <sub>4</sub> - MA <sub>2</sub> - MA <sub>2</sub> - AC <sub>4</sub> - AC <sub>5</sub>



5, 6, 8, 10 7, 9, 11 12, 13, 15, 16 14 17 18 19 20 21-24 37-39	PX <sub>4</sub> -PX <sub>7</sub> SX <sub>0</sub> -SX <sub>3</sub> PR <sub>0</sub> -PR <sub>2</sub> FC <sub>0</sub> -FC <sub>3</sub> FO FI	<ul> <li>Primary Instruction Bus Inputs</li> <li>Data on the primary instruction bus is tested by the JPX function to determine the next microprogram address.</li> <li>Secondary Instruction Bus Inputs</li> <li>Data on the secondary instruction bus is synchronously loaded into the PR-latch while the data on the PX-bus is being tested (JPX). During a subsequent cycle, the contents of the PR-latch may be tested by the JPR, JLL, or JRL functions to determine the next microprogram address.</li> <li>PR-Latch Outputs</li> <li>The PR-latch outputs are asynchronously enabled by the JCE function. They can be used to modify microinstructions at the outputs of the microprogram memory or to provide additional control lines.</li> <li>Flag Logic Control Inputs</li> <li>The flag logic input (FI) and the flag logic output (FO).</li> <li>Flag Logic Output</li> <li>The outputs of the flags (C and Z) are multiplexed internally to form the common flag logic output. The output may also be forced to a logical 0 or logical 1.</li> <li>Flag Logic Input</li> <li>The flag logic input is demultiplexed internally and applied to the inputs of the flags (C and Z). Note: the flag input data is saved in the F-latch when the clock input (CLK) is low.</li> <li>Interrupt Strobe Enable Output</li> </ul>	active LOW active LOW open collecto active LOW three-state active LOW
7, 9, 11 12, 13, 15, 16 14 17 18 19 20 21-24 37-39	PR <sub>0</sub> -PR <sub>2</sub> FC <sub>0</sub> -FC <sub>3</sub> FO FI	<ul> <li>Data on the secondary instruction bus is synchronously loaded into the PR-latch while the data on the PX-bus is being tested (JPX). During a subsequent cycle, the contents of the PR-latch may be tested by the JPR, JLL, or JRL functions to determine the next microprogram address.</li> <li>PR-Latch Outputs</li> <li>The PR-latch outputs are asynchronously enabled by the JCE function. They can be used to modify microinstructions at the outputs of the microprogram memory or to provide additional control lines.</li> <li>Flag Logic Control Inputs</li> <li>The flag logic control inputs are used to cross-switch the flags (C and Z) with the flag logic input (FI) and the flag logic output (FO).</li> <li>Flag Logic Output</li> <li>The outputs of the flags (C and Z) are multiplexed internally to form the common flag logic output. The output may also be forced to a logical 0 or logical 1.</li> <li>Flag Logic Input</li> <li>The flag logic input is demultiplexed internally and applied to the inputs of the flags (C and Z). Note: the flag input data is saved in the F-latch when the clock input (CLK) is low.</li> <li>Interrupt Strobe Enable Output</li> </ul>	open collecto active LOW three-state
12, 13, 15, 16 14 17 18 19 20 21-24 37-39	FC <sub>0</sub> -FC <sub>3</sub> FO FI	<ul> <li>The PR-latch outputs are asynchronously enabled by the JCE function. They can be used to modify microinstructions at the outputs of the microprogram memory or to provide additional control lines.</li> <li>Flag Logic Control Inputs</li> <li>The flag logic control inputs are used to cross-switch the flags (C and Z) with the flag logic input (FI) and the flag logic output (FO).</li> <li>Flag Logic Output</li> <li>The outputs of the flags (C and Z) are multiplexed internally to form the common flag logic output. The output may also be forced to a logical 0 or logical 1.</li> <li>Flag Logic Input</li> <li>The flag logic input is demultiplexed internally and applied to the inputs of the flags (C and Z). Note: the flag input data is saved in the F-latch when the clock input (CLK) is low.</li> <li>Interrupt Strobe Enable Output</li> </ul>	active LOW three-state
16 14 17 18 19 20 21-24 37-39	FO	The flag logic control inputs are used to cross-switch the flags (C and Z) with the flag logic input (FI) and the flag logic output (FO). Flag Logic Output The outputs of the flags (C and Z) are multiplexed internally to form the common flag logic output. The output may also be forced to a logical 0 or logical 1. Flag Logic Input The flag logic input is demultiplexed internally and applied to the inputs of the flags (C and Z). Note: the flag input data is saved in the F-latch when the clock input (CLK) is low. Interrupt Strobe Enable Output	three-state
17 18 19 20 21-24 37-39	FI	The outputs of the flags (C and Z) are multiplexed internally to form the common flag logic output. The output may also be forced to a logical 0 or logical 1. Flag Logic Input The flag logic input is demultiplexed internally and applied to the inputs of the flags (C and Z). Note: the flag input data is saved in the F-latch when the clock input (CLK) is low. Interrupt Strobe Enable Output	three-state
18 19 20 21-24 37-39		The flag logic input is demultiplexed internally and applied to the inputs of the flags (C and Z). Note: the flag input data is saved in the F-latch when the clock input (CLK) is low. Interrupt Strobe Enable Output	active LOW
19 20 21-24 37-39	ISE		
20 21-24 37-39		The interrupt strobe enable output goes to logical 1 when one of the JZR functions are selected (see Functional Description, page 6). It can be used to provide the strobe signal required by the INTEL 3214 Priority Interrupt Control Unit or other interrupt circuits.	
21-24 37-39	CLK	Clock Input	
37-39	GND	Ground	
05	AC <sub>0</sub> -AC <sub>6</sub>	Next Address Control Function Inputs All jump functions are selected by these control lines.	
25	EN	Enable Input When in the HIGH state, the enable input enables the microprogram address, PR-latch and flag outputs.	
26-29	MA0-MA3	Microprogram Column Address Outputs	three-state
30-34	MA4-MA8	Microprogram Row Address Outputs	three-state
35	ERA	Enable Row Address Input	
		When in the LOW state, the enable row address input independently disables the microprogram row address outputs. It can be used with the INTEL 3214 Priority Interrupt Control Unit or other interrupt circuits to facilitate the implementation of priority interrupt systems.	
36	LD	Microprogram Address Load Input When in the active HIGH state, the microprogram address load input inhibits all jump functions and synchronously loads the data on the instruction busses into the microprogram register. However, it does not inhibit the operation of the PR-latch or the generation of the interrupt strobe enable.	

NOTE:

(1) Active HIGH unless otherwise specified.

#### LOGICAL DESCRIPTION

The MCU performs two major control functions. First, it controls the sequence in which microinstructions are fetched from the microprogram memory. For this purpose, the MCU contains a microprogram address register and the associated logic for selecting the next microinstruction address. The second function of the MCU is the control of the two flag flip-flops that are included for interaction with the carry input and carry output logic of the CP array. The logical organization of the MCU is shown in Figure 2.

#### NEXT ADDRESS LOGIC

The next address logic of the MCU provides a set of conditional and unconditional address control functions. These address control functions are used to implement a jump or jump/test operation as part of every microinstruction. That is to say, each microinstruction typically contains a jump operation field that specifies the address control function, and hence, the next microprogram address. In order to minimize the pin count of the MCU, and reduce the complexity of the next address logic, the microprogram address space is organized as a two dimensional array or matrix. Each microprogram address corresponds to a unit of the matrix at a particular row and column location. Thus, the 9bit microprogram address is treated as specifying not one, but two addresses the row address in the upper five bits and the column address in the lower four bits. The address matrix can therefore contain, at most, 32 row addresses and 16 column addresses for a total of 512 microinstructions.

The next address logic of the MCU makes extensive use of this two component addressing scheme. For example, from a particular row or column address, it is possible to jump unconditionally in one operation anywhere in that row or column. It is not possible, however, to jump anywhere in the address matrix. In fact, for a given location in the matrix, there is a fixed subset of microprogram addresses that may be selected as the next address. These possible jump target addresses are referred to as a jump set. Each type of MCU address control (jump) function has a jump set associated with it. Appendix C illustrates the jump set for each function.

#### FLAG LOGIC

The flag logic of the MCU provides a set of functions for saving the current value of the carry output of the CP array and for controlling the value of the carry input to the CP array. These two distinct flag control functions are called flag input functions and flag output functions.

The flag logic is comprised of two flip-flops, designated the C-flag and the Z-flag, along with a simple latch, called the F-latch, that indicates the current state of the carry output line of the CP array. The flag logic is used in conjunction with the carry and shift logic of the CP array to implement a variety of shift/rotate and arithmetic functions.




Figure 2. 3001 Block Diagram

#### FUNCTIONAL DESCRIPTION

#### ADDRESS CONTROL FUNCTIONS

The address control functions of the MCU are selected by the seven input lines designated AC0-AC6. On the rising edge of the clock, the 9-bit microprogram address generated by the next address logic is loaded into the microprogram address register. The next microprogram address is delivered to the microprogram memory via the nine output lines designated MAn-MAR. The microprogram address outputs are organized into row and column addresses as:

> MA8 MA7 MA6 MA5 MA4 row address

MA3 MA2 MA1 MA0 column address

Each address control function is specified by a unique encoding of the data on the function input lines. From three to five bits of the data specify the particular function while the remaining bits are used to select part of either the row or column address desired. Function code formats are given in Appendix A, "Address Control Function Summary."

The following is a detailed description of each of the eleven address control functions. The symbols shown below are used throughout the description to specify row and column addresses.

Symbol	Meaning
row <sub>n</sub>	5-bit next row address where n is the decimal row address.
coln	4-bit next column address

where n is the decimal column address.

#### UNCONDITIONAL ADDRESS CON-**TROL (JUMP) FUNCTIONS**

The jump functions use the current microprogram address (i.e., the contents of the microprogram address register prior to the rising edge of the clock) and several bits from the address control inputs to generate the next microprogram address.

Mnemonic	Function	Descript
----------	----------	----------

JCC

tion

column, specified by

Jump in current column. AC0-AC4 are used to select 1 of 32 row addresses in the current

MA0-MA3, as the next address

JZR

JCR

JCE

JFL

JCF

- Jump to zero row. AC0-AC3 are used to select 1 of 16 column addresses in row<sub>0</sub>, as the next address.
- Jump in current row.  $AC_0 - AC_3$  are used to select 1 of 16 addresses in the current row, specified by MA<sub>4</sub>-MA<sub>8</sub>, as the next address.
  - Jump in current column/ row group and enable PR-latch outputs. AC0-AC<sub>2</sub> are used to select 1 of 8 row addresses in the current row group, specified by MA7-MA8, as the next row address. The current column is specified by MA0-MA3. The PR-latch outputs are asynchronously enabled.

#### FLAG CONDITIONAL ADDRESS CONTROL (JUMP/TEST) FUNCTIONS

The jump/test flag functions use the current microprogram address, the contents of the selected flag or latch, and several bits from the address control function to generate the next microprogram address.

- Mnemonic Function Description Jump/test F-Latch.  $AC_0 - AC_3$  are used to select 1 of 16 row addresses in the current row group, specified by MA<sub>8</sub>, as the next row address. If the current column group, specified by MA<sub>3</sub>, is col<sub>0</sub>-col<sub>7</sub>, the F-latch is used to select col2 or col3 as the next column address. If MA<sub>3</sub> specifies column group colg-col15, the F-latch is used to select col10 or col11 as the next column address.
  - Jump/test C-flag. AC0-AC2 are used to select 1 of 8 row addresses in the current

row group, specified by MA7 and MA8, as the next row address. If the current column group specified by MA<sub>3</sub> is colo-col7, the C-flag is used to select colo or col2 as the next column address. If MA3 specifies column group cole-col15. the C-flag is used to select col10 or col11 as the next column address.

Jump/test Z-flag, Identical to the JCF function described above, except that the Z-flag, rather than the C-flag, is used to select the next column address.

#### PX-BUS AND PR-LATCH CONDI-TIONAL ADDRESS CONTROL (JUMP/TEST) FUNCTIONS

JZF

The PX-bus jump/test function uses the data on the primary instruction bus  $(PX_4-PX_7)$ , the current mircoprogram address, and several selection bits from the address control function to generate the next microprogram address. The PR-latch jump/test functions use the data held in the PR-latch, the current microprogram address, and several selection bits from the address control function to generate the next microprogram address.

Mnemonic	Function Description
JPR	Jump/test PR-latch. AC <sub>0</sub> -AC <sub>2</sub> are used to select 1 of 8 row ad- dresses in the current row group, specified by $MA_7$ and $MA_8$ , as the next row address. The four PR-latch bits are used to select 1 of 16 possible column ad- dresses as the next column address.
Mnemonic	Function Description
JLL	Jump/test leftmost PR- latch bits. $AC_0-AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by MA <sub>7</sub> and MA <sub>8</sub> , as the next row address. PR <sub>2</sub> and PR <sub>3</sub> are used to

#### FUNCTIONAL DESCRIPTION (con't)

JRL

JPX

select 1 of 4 possible column addresses in col<sub>4</sub> through col<sub>7</sub> as the next column address.

Jump/test rightmost PRlatch bits.  $AC_0$  and  $AC_1$ are used to select 1 of 4 ' high-order row addresses in the current row group, specified by MA<sub>7</sub> and MA<sub>8</sub>, as the next row address. PR<sub>0</sub> and PR<sub>1</sub> are used to select 1 of 4 possible column addresses in col<sub>12</sub> through col<sub>15</sub> as the next column address.

Jump/test PX-bus and load PR-latch.  $AC_0$  and  $AC_1$  are used to select 1 of 4 row addresses in the current row group, specified by  $MA_6$ - $MA_8$ , as the next row address.  $PX_4$ - $PX_7$  are used to select 1 of 16 possible column addresses as the next column address.  $SX_0$ - $SX_3$  data is locked in the PR-latch at the rising edge of the clock.

#### FLAG CONTROL FUNCTIONS

The flag control functions of the MCU are selected by the four input lines designated  $FC_0$ - $FC_3$ . Function code formats are given in Appendix B, "Flag Control Function Summary."

The following is a detailed description of each of the eight flag control functions.

#### FLAG INPUT CONTROL FUNCTIONS

The flag input control functions select which flag or flags will be set to the current value of the flag input (FI) line. Data on FI is stored in the F-latch when the clock is low. The content of the Flatch is loaded into the C and/or Z flag on the rising edge of the clock.

Mnemonic	Function Description
SCZ	Set C-flag and Z-flag to FI. The C-flag and the Z- flag are both set to the value of FI.
STZ	Set Z-flag to FI. The Z- flag is set to the value of FI. The C-flag is unaffected.
STC	Set C-flag to FI. The C- flag is set to the value of FI. The Z flag is unaffected.
HCZ	Hold C-flag and Z-flag.

The values in the C-flag and Z-flag are unaffected.

#### FLAG OUTPUT CONTROL FUNCTIONS

The flag output control functions select the value to which the flag output (FO) line will be forced.

Mnemonic	Function Description
FF0	Force FO to 0. FO is forced to the value of logical 0.
FFC	Force FO to C. FO is forced to the value of the C-flag.
FFZ	Force FO to Z. FO is forced to the value of the Z-flag.
FF1	Force FO to 1. FO is

F1 Force FO to 1. FO is forced to the value of logical 1.

#### LOAD AND INTERRUPT STROBE FUNCTIONS

The load function of the MCU is controlled by the input line designated LD. If the LD line is active HIGH at the rising edge of the clock, the data on the primary and secondary instruction busses, PX4-PX7 and SX0-SX3, is loaded into the microprogram address register. PX4-PX7 are loaded into MA0-MA3 and SX0-SX3 are loaded into MA<sub>4</sub>-MA<sub>7</sub>. The high-order bit of the microprogram address register MA8 is set to a logical 0. The bits from the primary instruction bus select 1 of 16 possible column addresses. Likewise, the bits from the secondary instruction bus select 1 of the first 16 row addresses.

The interrupt strobe enable of the MCU is available on the output line designated ISE. The line is placed in the active high state whenever a JZR to col<sub>15</sub> is selected as the address control function. Customarily, the start of a macroinstruction fetch sequence is situated at rown and col<sub>15</sub> so that the INTEL 3214 Priority Interrupt Control Unit may be enabled at the beginning of the fetch/execute cycle. The priority interrupt control unit may respond to the interrupt by pulling the enable row address (ERA) input line down to override the selected next row address from the MCU. Then by gating an alternative next row address on to the row address lines of the microprogram memory, the microprogram may be forced to enter an interrupt handling routine. The alternative row address placed on the microprogram memory address lines does not alter the contents of the microprogram address register. Therefore, subsequent jump functions will utilize the row address in the register, and not the alternative row address, to determine the next microprogram address.

Note, the load function always overrides the address control function on  $AC_0$ - $AC_6$ . It does not, however, override the latch enable or load sub-functions of the JCE or JPX instruction, respectively. In addition, it does not inhibit the interrupt strobe enable or any of the flag control functions.

#### D.C. AND OPERATING CHARACTERISTICS

**ABSOLUTE MAXIMUM RATINGS\*** 

Temperature Under Bias
Storage Temperature
All Output and Supply Voltages
All Input Voltages
Output Currents

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

 $T_A = 0^{\circ}C$  to  $70^{\circ}C = 5.0V \pm 5\%$ 

SYMBOL	PARAMETER	MIN	TYP <sup>(1)</sup>	MAX	UNIT	CONDITIONS
Vc	Input Clamp Voltage (All Input Pins)		-0.8	-1.0	V	I <sub>C</sub> = −5 mA
I <sub>F</sub>	Input Load Current: CLK Input EN Input All Other Inputs		0.075 0.05 0.025	-0.75 -0.50 -0.25	mA mA mA	V <sub>F</sub> = 0.45V
IR	Input Leakage Current: CLK EN Input All Other Inputs	a.		120 80 40	μΑ μΑ μΑ	V <sub>R</sub> = 5.25V
VIL	Input Low Voltage			0.8	v	V <sub>CC</sub> = 5.0V
VIH	Input High Voltage	2.0			v	
Icc	Power Supply Current (2)		170	240	mA	
V <sub>OL</sub>	Output Low Voltage (All Output Pins)		0.35	0.45	v	I <sub>OL</sub> = 10 mA
V <sub>OH</sub>	Output High Voltage (MA <sub>0</sub> -MA <sub>8</sub> , ISE, FO)	2.4	3.0		V	I <sub>OH</sub> = -1 mA
I <sub>OS</sub>	Output Short Circuit Current (MA <sub>0</sub> -MA <sub>8</sub> , ISE, FO)	-15	28	-60	mA	V <sub>CC</sub> = 5.0V
I <sub>O (off)</sub>	Off-State Output Current: MA <sub>0</sub> —MA <sub>8</sub> , FO MA <sub>0</sub> —MA <sub>8</sub> , FO, PR <sub>0</sub> —PR <sub>2</sub>			-100 100	μΑ μΑ	V <sub>O</sub> = 0.45V V <sub>O</sub> = 5.25V

NOTES:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. (2) EN input grounded, all other inputs and outputs open.

# A.C. CHARACTERISTICS AND WAVEFORMS $T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5.0V \pm 5\%$

SYMBOL	PARAMETER	MIN	ТҮР <sup>(1)</sup>	MAX	UNIT
t <sub>CY</sub>	Cycle Time <sup>(2)</sup>	85	60		ns
t <sub>WP</sub>	Clock Pulse Width	30	20		ns
	Control and Data Input Set-Up Times:				
t <sub>SF</sub>	LD, AC <sub>0</sub> -AC <sub>6</sub>	10	0		ns
t <sub>SK</sub>	FC <sub>0</sub> , FC <sub>1</sub>	0			ns
t <sub>SX</sub>	SX <sub>0</sub> -SX <sub>3</sub> , PX <sub>4</sub> -PX <sub>7</sub>	35	25		ns
t <sub>SI</sub>	FI	15	5		ns
	Control and Data Input Hold Times:				
tHF	LD, AC <sub>0</sub> -AC <sub>6</sub>	5	0		ns
tнк	$FC_0, FC_1$	0			ns
t <sub>HX</sub>	$SX_0-SX_3$ , $PX_4-PX_7$	20	5		ns
t <sub>HI</sub>	FI	20	8		ns
tco	Propagation Delay from Clock Input (CLK) to Outputs (MA <sub>0</sub> -MA <sub>8</sub> , FO)		30	45	ns
<sup>t</sup> ко	Propagation Delay from Control Inputs $FC_2$ and $FC_3$ to Flag Out (FO)		16	30	ns
t <sub>FO</sub>	Propagation Delay from Control Inputs $AC_0-AC_6$ to Latch Outputs (PR_0-PR_2)		26	40	ns
t <sub>EO</sub>	Propagation Delay from Enable Inputs EN and ERA to Outputs (MA <sub>0</sub> -MA <sub>8</sub> , FO, PR <sub>0</sub> -PR <sub>2</sub> )		21	32	ns
t <sub>FI</sub>	Propagation Delay from Control Inputs AC <sub>0</sub> -AC <sub>6</sub> to Interrupt Strobe Enable Output (ISE)		24	40	ns

NOTE:


(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

(2)  $t_{CY} = t_{WP} + t_{SF} + t_{CO}$ 

#### **TEST CONDITIONS:**

Input pulse amplitude of 2.5 volts. Input rise and fall times of 5 ns between 1 volt and 2 volts. Output load of 10 mA and 50 pF. Speed measurements are taken at the 1.5 volt level.

#### **TEST LOAD CIRCUIT:**



# CAPACITANCE<sup>(2)</sup> $T_A = 25^{\circ}C$

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
CIN	Input Capacitance:		······		
	CLK, EN		11	16	pF
	All Other Inputs		5	10	pF
С <sub>ОИТ</sub>	Output Capacitance		6	12	pF

NOTE:

(2) This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz, V<sub>BIAS</sub> = 2.5V, V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

MILITARY TEMP

# D.C. AND OPERATING CHARACTERISTICS

**ABSOLUTE MAXIMUM RATINGS\*** 

Temperature Under Bias
Storage Temperature
All Output and Supply Voltages
All Input Voltages
Output Currents

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

 $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = 5.0V \pm 10\%$ 

SYMBOL	PARAMETER	MIN	ТҮР <sup>(1)</sup>	MAX	UNIT	CONDITIONS
v <sub>c</sub>	Input Clamp Voltage (All Input Pins)		-0.8	-1.2	v	I <sub>C</sub> = -5 mA
IF	Input Load Current: CLK Input EN Input All Other Inputs		-75 -50 -25	-750 -500 -250	μΑ μΑ μΑ	V <sub>F</sub> = 0.45V
I <sub>R</sub>	Input Leakage Current: CLK EN Input All Other Inputs			120 80 40	μΑ μΑ μΑ	V <sub>R</sub> = 5.5V
VIL	Input Low Voltage			0.8	V	V <sub>CC</sub> = 5.0V
VIH	Input High Voltage	2.0			<b>v</b> .	
Icc	Power Supply Current <sup>(2)</sup>		170	250	mA	
V <sub>OL</sub>	Output Low Voltage (All Output Pins)		0.35	0.45		I <sub>OL</sub> = 10 mA
V <sub>OH</sub>	Output High Voltage (MA <sub>O</sub> -MA <sub>8</sub> , ISE, FO)	2.4	3.0		V	I <sub>OH</sub> = -1 mA
l <sub>OS</sub>	Output Short Circuit Current (MA <sub>0</sub> -MA <sub>8</sub> , ISE, FO)	-15	-28	-60	mA	V <sub>CC</sub> = 5.0V
I <sub>O (off)</sub>	Off-State Output Current: MA <sub>0</sub> —MA <sub>8</sub> , FO MA <sub>0</sub> —MA <sub>8</sub> , FO, PR <sub>0</sub> —PR <sub>2</sub>			-100 100	μΑ μΑ	V <sub>O</sub> = 0.45V V <sub>O</sub> = 5.5V

NOTES:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. (2) EN input grounded, all other inputs and outputs open.



# A.C. CHARACTERISTICS AND WAVEFORMS $T_A = -55^{\circ}C$ to $+125^{\circ}C$ , $V_{CC} = 5.0V \pm 10\%$

SYMBOL	PARAMETER	MIN	TYP <sup>(1)</sup>	MAX	UNIT
tCY	Cycle Time <sup>(2)</sup>	95	60		ns
t <sub>WP</sub>	Clock Pulse Width	40	20		ns
	Control and Data Input Set-Up Times:				
t <sub>SF</sub>	LD, AC <sub>0</sub> -AC <sub>6</sub>	10	0		ns
tsĸ	FC <sub>0</sub> , FC <sub>1</sub>	0			ns
t <sub>SX</sub>	SX <sub>0</sub> -SX <sub>3</sub> , PX <sub>4</sub> -PX <sub>7</sub>	35	25		ns
t <sub>SI</sub>	FI	15	5		ns
	Control and Data Input Hold Times:				
tHF	LD, AC <sub>0</sub> -AC <sub>6</sub>	5	0		ns
<sup>t</sup> нк	$FC_0, FC_1$	0			ns
t <sub>HX</sub>	SX0-SX3, PX4-PX7	25	5		ns
tHI	FI	22	8		ns
tco	Propagation Delay from Clock Input (CLK) to Outputs (MA <sub>0</sub> -MA <sub>8</sub> , FO)	10	30	45	ns
<sup>t</sup> ко	Propagation Delay from Control Inputs $FC_2$ and $FC_3$ to Flag Out (FO)		16	50	ns
<sup>t</sup> FO	Propagation Delay from Control Inputs $AC_0-AC_6$ to Latch Outputs (PR_0-PR_2)		26	50	ns
t <sub>EO</sub>	Propagation Delay from Enable Inputs EN and ERA to Outputs (MA <sub>0</sub> -MA <sub>8</sub> , FO, PR <sub>0</sub> -PR <sub>2</sub> )		21	35	ns
tFI	Propagation Delay from Control Inputs AC <sub>0</sub> -AC <sub>6</sub> to Interrupt Strobe Enable Output (ISE)		24	40	ns

NOTE:


(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

(2)  $t_{CY} = t_{WP} + t_{SF} + t_{CO}$ 

#### **TEST CONDITIONS:**

Input pulse amplitude of 2.5 volts. Input rise and fall times of 5 ns between 1 volt and 2 volts. Output load of 10 mA and 50 pF. Speed measurements are taken at the 1.5 volt level.

#### **TEST LOAD CIRCUIT:**




# CAPACITANCE<sup>(2)</sup> $T_A = 25^{\circ}C$

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
CIN	Input Capacitance:	·			
	CLK, EN		11	16	pF
	All Other Inputs		5	10	pF
С <sub>ОUT</sub>	Output Capacitance		6	12	рF

NOTE:

(2) This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{BIAS} = 2.5V$ ,  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ .

3001 WAVEFORMS



SERIES 3000

# intel

# 3002

# **CENTRAL PROCESSING ELEMENT**

The INTEL<sup>®</sup> 3002 Central Processing Element contains all of the circuits that represent a 2-bit wide slice through the data processing section of a digital computer. To construct a complete central processor for a given word width N, it is simply necessary to connect an array of N/2 CPE's together. When wired together in such an array, a set of CPE's provide the following capabilities:

2's complement arithmetic Logical AND, OR, NOT and exclusive-OR Incrementing and decrementing Shifting left or right Bit testing and zero detection Carry look-ahead generation Multiple data and address busses High Performance – 100 ns Cycle Time
TTL and DTL Compatible
N-Bit Word Expandable Multi-Bus
Organization

3 Input Data Busses
2 Three-State Fully Buffered Output
Data Busses


11 General Purpose Registers
Full Function Accumulator
Independent Memory Address Register
Cascade Outputs for Full Carry
Look-Ahead
Versatile Functional Capability
8 Function Groups


Over 40 Useful Functions Zero Detect and Bit Test

#### Single Clock

28 Pin DIP

#### PACKAGE CONFIGURATION





# **PIN DESCRIPTION**

PIN	SYMBOL	NAME AND FUNCTION	TYPE <sup>(1)</sup>
1, 2	I <sub>0</sub> -I <sub>1</sub>	External Bus Inputs The external bus inputs provide a separate input port for external input devices.	Active LOW
3, 4	К <sub>0</sub> -К <sub>1</sub>	Mask Bus Inputs The mask bus inputs provide a separate input port for the microprogram memory, to allow mask or constant entry.	Active LOW
5, 6	Х, Ү	Standard Carry Look-Ahead Cascade Outputs The cascade outputs allow high speed arithmetic operations to be performed when they are used in conjunction with the INTEL 3003 Look-Ahead Carry Generator.	
7	СО	Ripple Carry Output The ripple carry output is only disabled during shift right operations.	Active LOW Three-state
8	RO	Shift Right Output The shift right output is only enabled during shift right operations.	Active LOW Three-state
9	LI	Shift Right Input	Active LOW
10	CI	Carry Input	Active LOW
11	EA	Memory Address Enable Input When in the LOW state, the memory address enable input enables the memory address outputs $(A_0-A_1)$ .	Active LOW
12-13	A <sub>0</sub> -A <sub>1</sub>	Memory Address Bus Outputs The memory address bus outputs are the buffered outputs of the memory address register (MAR).	Active LOW Three-state
14	GND	Ground	
15-17, 24-27,	F <sub>0</sub> -F <sub>6</sub>	Micro-Function Bus Inputs The micro-function bus inputs control ALU function and register selection.	
18	CLK	Clock Input	
19-20	D <sub>0</sub> -D <sub>1</sub>	Memory Data Bus Outputs The memory data bus outputs are the buffered outputs of the full function accumulator register (AC).	Active LOW Three-state
21-22	M <sub>0</sub> -M <sub>1</sub>	Memory Data Bus Inputs The memory data bus inputs provide a separate input port for memory data.	Active LOW
23	ED	Memory Data Enable Input When in the LOW state, the memory data enable input enables the memory data outputs (D <sub>0</sub> -D <sub>1</sub> )	Active LOW
28	V <sub>CC</sub>	+5 Volt Supply	

NOTE:

1. Active HIGH, unless otherwise specified.

# LOGICAL DESCRIPTION

The CPE provides the arithmetic, logic and register functions of a 2-bit wide slice through a microprogrammed central processor. Data from external sources such as main memory, is brought into the CPE on one of the three separate input busses. Data being sent out of the CPE to external devices is carried on either of the two output busses. Within the CPE, data is stored in one of eleven scratchpad registers or in the accumulator. Data from the input busses, the registers, or the accumulator is available to the arithmetic/logic section (ALS) under the control of two internal multiplexers. Additional inputs and outputs are included for carry propagation, shifting, and micro-function selection, The complete logical organization of the CPE is shown below.

# MICRO-FUNCTION BUS AND DECODER

The seven micro-function bus input lines of the CPE, designated  $F_0$ - $F_6$ , are decoded internally to select the ALS function, generate the scratchpad address, and control the A and B multiplexers.

#### **M-BUS AND I-BUS INPUTS**

The M-bus inputs are arranged to bring data from an external main memory into the CPE. Data on the M-bus is multiplexed internally for input to the ALS.

The I-bus inputs are arranged to bring data from an external I/O system into the CPE. Data on the I-bus is also multiplexed internally, although independently of the M-bus, for input to the ALS Separation of the two busses permits a relatively lightly loaded memory bus even though a large number of I/O devices are connected to the I-bus. Alternatively, the I-bus may be wired to perform a multiple bit shift (e.g., a byte exchange) by connecting it to one of the output busses. In this case, I/O device data is gated externally onto the M-bus.

#### SCRATCHPAD

The scratchpad contains eleven registers designated  $R_0$  through  $R_9$  and T. The output of the scratchpad is multiplexed internally for input to ALS. The ALS output is returned for input into the scratchpad.

#### ACCUMULATOR AND D-BUS

An independent register called the accumulator (AC) is available for storing the result of an ALS operation. The output of the accumulator is multiplexed internally for input back to the

ALS and is also available viå a threestate output buffer on the D-bus outputs. Conventional usage of the D-bus is for data being sent to the external main memory or to external I/O devices.

#### A AND B MULTIPLEXERS

The A and B multiplexers select the two inputs to the ALS specified on the micro-function bus. Inputs to the Amultiplexer include the M-bus, the scratchpad, and the accumulator. The B-multiplexer selects either the I-bus, the accumulator, or the K-bus. The selected B-multiplexer input is always logically ANDed with the data on the K-bus (see below) to provide a flexible masking and bit testing capability.

#### ALS AND K-BUS

The ALS is capable of a variety of arithmetic and logic operations, including 2's complement addition, incrementing, and decrementing, plus logical AND, inclusive-OR, exclusive-NOR, and logical complement. The result of an ALS operation may be stored in the accumulator or one of the scratchpad registers. Separate left input and right output lines, designated LI and RO, are available for use in right shift operations. Carry input and carry output lines, designated CI and CO are provided for normal ripple carry propagation. CO and RO data are brought out via two alternately enabled tri-state buffers. In addition, standard look ahead carry outputs, designated X and Y, are available for full carry look ahead across any word length.

The ability of the K-bus to mask inputs to the ALS greatly increases the versatility of the CPE. During non-arithmetic operations in which carry propagation has no meaning, the carry circuits are used to perform a word-wise inclusive-OR of the bits, masked by the K-bus, from the register or bus selected by the function decoder. Thus, the CPE provides a flexible bit testing capability. The K-bus is also used during arithmetic operations to mask portions of the field being operated upon. An additional function of the K-bus is that of supplying constants to the CPE from the microprogram.

#### MEMORY ADDRESS REGISTER AND A-BUS

A separate ALS output is also available to the memory address register (MAR) and to the A-bus via a threestate output buffer. Conventional usage of the MAR and A-bus is for sending addresses to an external main memory. The MAR and A-bus may also be used to select an external device when executing I/O operations.




Figure 2. 3002 Block Diagram

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias
Storage Temperature
All Output and Supply Voltages
All Input Voltages
Output Currents

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

# $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5.0V \pm 5\%$

SYMBOL	PARAMETER	MIN	LIMITS TYP <sup>(1)</sup>	MAX	UNIT	CONDITIONS
Vc	Input Clamp Voltage (All Input Pins)		-0.8	-1.0	v	I <sub>C</sub> = -5 mA
IF	Input Load Current: F <sub>0</sub> -F <sub>6</sub> , CLK, K <sub>0</sub> , K <sub>1</sub> , EA, ED I <sub>0</sub> , I <sub>1</sub> , M <sub>0</sub> , M <sub>1</sub> , LI CI		-0.05 -0.85 -2.3	-0.25 -1.5 -4.0	mA mA mA	V <sub>F</sub> = 0.45V
I <sub>R</sub>	Input Leakage Current: F <sub>0</sub> -F <sub>6</sub> , CLK, K <sub>0</sub> , K <sub>1</sub> , EA, ED I <sub>0</sub> , I <sub>1</sub> , M <sub>0</sub> , M <sub>1</sub> , LI CI			40 60 180	μΑ μΑ μΑ	V <sub>R</sub> = 5.25V
VIL	Input Low Voltage			0.8	v	V <sub>CC</sub> = 5.0V
VIH	Input High Voltage	2.0			v	
Icc	Power Supply Current <sup>(2)</sup>		145	190	mA	
V <sub>OL</sub>	Output Low Voltage (All Output Pins)		0.3	0.45	v	I <sub>OL</sub> = 10 mA
V <sub>OH</sub>	Output High Voltage (All Output Pins)	2.4	3.0		v	I <sub>OH</sub> = -1 mA
I <sub>OS</sub>	Short Circuit Output Current (All Output Pins)	-15	-25	-60	mA	V <sub>CC</sub> = 5.0V
I <sub>O (off)</sub>	Off State Output Current $A_0$ , $A_1$ , $D_0$ , $D_1$ , CO and RO			-100 100	μΑ μΑ	V <sub>O</sub> = 0.45V V <sub>O</sub> = 5.25V

NOTES:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage

(2) CLK input grounded, other inputs open.

# A.C. CHARACTERISTICS AND WAVEFORMS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ 

SYMBOL	PARAMETER	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>CY</sub>	Clock Cycle Time <sup>(2)</sup>	100	70		ns
twp	Clock Pulse Width	33	20		ns
t <sub>FS</sub>	Function Input Set-Up Time ( $F_0$ through $F_6$ )	60	40		ns
t <sub>DS</sub> t <sub>SS</sub>	Data Set-Up Time: I <sub>0</sub> , I <sub>1</sub> , M <sub>0</sub> , M <sub>1</sub> , K <sub>0</sub> , K <sub>1</sub> LI, CI	50 27	30 13		ns ns
t <sub>FH</sub> t <sub>DH</sub> tsH	Data and Function Hold Time: $F_0$ through $F_6$ $I_0$ , $I_1$ , $M_0$ , $M_1$ , $K_0$ , $K_1$ LI, CI	5 5 15	-2 -4 2		ns ns ns
t <sub>XF</sub> t <sub>XD</sub> t <sub>XT</sub> t <sub>XL</sub>	Propagation Delay to X, Y, RO from: Any Function Input Any Data Input Trailing Edge of CLK Leading Edge of CLK	20	37 29 40	52 42 60	ns ns ns ns
tCL tCT tCF tCD tCC	Propagation Delay to CO from: Leading Edge of CLK Trailing Edge of CLK Any Function Input Any Data Input CI (Ripple Carry)	20	48 43 30 14	70 65 55 25	ns ns ns ns
t <sub>DL</sub> t <sub>DE</sub>	Propagation Delay to A <sub>0</sub> , A <sub>1</sub> , D <sub>0</sub> , D <sub>1</sub> from: Leading Edge of CLK Enable Input ED, EA	5	32 12	50 25	ns ns

NOTE:


(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

(2)  $t_{CY} = t_{DS} + t_{DL}$ 

#### **TEST CONDITIONS:**

#### **TEST LOAD CIRCUIT:**

Input pulse amplitude: 2.5 VInput rise and fall times of 5 ns between 1 and 2 volts. Output loading is 10 mA and 30 pF. Speed measurements are made at 1.5 volt levels.



# CAPACITANCE<sup>(2)</sup> $T_A = 25^{\circ}C$

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
CIN	Input Capacitance		5	10	pF
COUT	Output Capacitance		6	12	pF

NOTE:

(2) This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{BIAS} = 2.5V$ ,  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}$ C.

SERIES 3000



#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias
Storage Temperature
All Output and Supply Voltages
All Input Voltages
Output Currents

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

# $T_A = -55^{\circ}C$ to $+125^{\circ}C$ , $V_{CC} = 5.0V \pm 10\%$ .

SYMBOL	PARAMETER	MIN	LIMITS TYP <sup>(1)</sup>	MAX	UNIT	CONDITIONS
STINDUL	FARAMETER	IVITIN	118.		UNIT	CONDITIONS
Vc	Input Clamp Voltage (All Input Pins)		-0.8	-1.2	v	I <sub>C</sub> = -5 mA
I <sub>F</sub>	Input Load Current: F <sub>0</sub> -F <sub>6</sub> , CLK, K <sub>0</sub> , K <sub>1</sub> , EA, ED I <sub>0</sub> , I <sub>1</sub> , M <sub>0</sub> , M <sub>1</sub> , LI CI		-0.05 -0.85 -2.3	0.25 1.5 4.0	mA mA mA	V <sub>F</sub> = 0.45V
I <sub>R</sub>	Input Leakage Current: F <sub>0</sub> -F <sub>6</sub> , CLK, K <sub>0</sub> , K <sub>1</sub> , EA, ED I <sub>0</sub> , I <sub>1</sub> , M <sub>0</sub> , M <sub>1</sub> , LI CI			40 100 250	μΑ μΑ μΑ	V <sub>R</sub> = 5.5V
VIL	Input Low Voltage			0.8	V	V <sub>CC</sub> = 5.0V
VIH	Input High Voltage	2.0			V	
Icc	Power Supply Current		145	210	mA	
VOL	Output Low Voltage (All Output Pins)		0.3	0.45	v	I <sub>OL</sub> = 10 mA
V <sub>OH</sub>	Output High Voltage (All Output Pins)	2.4	3.0		v	I <sub>OH</sub> = -1 mA
I <sub>OS</sub>	Short Circuit Output Current (All Output Pins)	-15	-25	-60	mA	V <sub>CC</sub> = 5.0V
I <sub>O (off)</sub>	Off State Output Current $A_0$ , $A_1$ , $D_0$ , $D_1$ , CO and RO			-100 100	μΑ μΑ	V <sub>O</sub> = 0.45V V <sub>O</sub> = 5.5V

NOTES:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage

(2) CLK input grounded, other inputs open.



### A.C. CHARACTERISTICS AND WAVEFORMS

 $T_A = -55^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = 5.0V \pm 10\%.$ 

SYMBOL	PARAMETER	MIN	ТҮР <sup>(1)</sup>	MAX	UNIT
tCY	Clock Cycle Time <sup>[2]</sup>	120	70		ns
t <sub>WP</sub>	Clock Pulse Width	42	20		ns
t <sub>FS</sub>	Function Input Set-Up Time ( $F_0$ through $F_6$ )	70	40		ns
	Data Set-Up Time:				
t <sub>DS</sub>	I <sub>0</sub> , I <sub>1</sub> , M <sub>0</sub> , M <sub>1</sub> , K <sub>0</sub> , K <sub>1</sub>	60	30	•	ns
t <sub>SS</sub>	LI, CI	30	13		ns
	Data and Function Hold Time:				
t <sub>FH</sub>	F <sub>0</sub> through F <sub>6</sub>	5	-2		ns
t <sub>DH</sub>	I <sub>0</sub> , I <sub>1</sub> , M <sub>0</sub> , M <sub>1</sub> , K <sub>0</sub> , K <sub>1</sub>	5	-4		ns
tsH	LI, CI	15	2		ns
	Propagation Delay to X, Y, RO from:				
txf	Any Function Input		37	65	ns
txD	Any Data Input		29	55	ns
txt	Trailing Edge of CLK		40	75	ns
txL	Leading Edge of CLK	22			ns
	Propagation Delay to CO from:				
t <sub>CL</sub>	Leading Edge of CLK	22			ns
tCT	Trailing Edge of CLK		48	85	ns
t <sub>CF</sub>	Any Function Input		43	75	ns
t <sub>CD</sub>	Any Data Input		30	65	ns
t <sub>CC</sub>	CI (Ripple Carry)		14	30	ns
	Propagation Delay to $A_0$ , $A_1$ , $D_0$ , $D_1$ from:				
tDL	Leading Edge of CLK	5	32	60	ns
tDE	Enable Input ED, EA		12	35	ns

NOTE:


(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

(2)  $t_{CY} = t_{DS} + t_{DL}$ 

#### **TEST CONDITIONS:**

Input pulse amplitude: 2.5 VInput rise and fall times of 5 ns between 1 and 2 volts. Output loading is 10 mA and 30 pF. Speed measurements are made at 1.5 volt levels.

#### **TEST LOAD CIRCUIT:**




# CAPACITANCE<sup>(2)</sup> $T_A = 25^{\circ}C$

SYMBOL	PARAMETER	MIN	түр	MAX	UNIT
CIN	Input Capacitance		5	10	рF
COUT	Output Capacitance		6	12	рF

NOTE:

(2) This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{BIAS}$  = 2.5V,  $V_{CC}$  = 5.0V and  $T_A$  = 25°C.

# 3002 WAVEFORMS



# 3003

# LOOK-AHEAD CARRY GENERATOR

The INTEL<sup>®</sup> 3003 Look-Ahead Carry Generator (LCG) is a high speed circuit capable of anticipating a carry across a full 16-bit 3002 Central Processing Array. When used with a larger 3002 CP Array multiple 3003 carry generators provide high speed carry look-ahead capability for any word length.

أnt

The LCG accepts eight pairs of active high cascade inputs (X,Y) and an active low carry input and generates active low carries for up to eight groups of binary adders.

High Performance – 10 ns typical propagation delay

Compatible with INTEL 3001 MCU and 3002 CPE

DTL and TTL compatible


Full look-ahead across 8 adders


Low voltage diode input clamp

Expandable

28-pin DIP









9-21

# LOGIC DIAGRAM





#### 3003 LOGIC EQUATIONS

The 3003 Look-Ahead Generator is implemented in a compatible form for direct connection to the 3001 MCU and 3002 CPE. Logic equations for the 3003 are:

$$\frac{\overline{C_{n} + 1} = Y_{0}X_{0} + Y_{0}\overline{C}_{n}}{\overline{C_{n} + 2} = Y_{1}X_{1} + Y_{1}Y_{0}X_{0} + Y_{1}Y_{0}\overline{C}_{n}}$$

$$\frac{\overline{C_{n} + 3} = Y_{2}X_{2} + Y_{2}Y_{1}X_{1} + Y_{2}Y_{1}Y_{0}X_{0} + Y_{2}Y_{1}Y_{0}\overline{C}_{n}}{\overline{C_{n} + 4} = Y_{3}X_{3} + Y_{3}Y_{2}X_{2} + Y_{3}Y_{2}Y_{1}X_{1} + Y_{3}Y_{2}Y_{1}Y_{0}X_{0} + Y_{3}Y_{2}Y_{1}Y_{0}\overline{C}_{n}}$$

$$\frac{\overline{C_{n} + 5} = Y_{4}X_{4} + Y_{4}Y_{3}X_{3} + Y_{4}Y_{3}Y_{2}X_{2} + Y_{4}Y_{3}Y_{2}Y_{1}X_{1} + Y_{4}Y_{3}Y_{2}Y_{1}Y_{0}X_{0} + Y_{4}Y_{3}Y_{2}Y_{1}Y_{0}\overline{C}_{n}}$$

$$\frac{\overline{C_{n} + 6} = Y_{5}X_{5} + Y_{5}Y_{4}X_{4} + Y_{5}Y_{4}Y_{3}X_{3} + Y_{5}Y_{4}Y_{3}Y_{2}X_{2} + Y_{5}Y_{4}Y_{3}Y_{2}Y_{1}X_{1} + Y_{5}Y_{4}Y_{3}Y_{2}Y_{1}Y_{0}X_{0} + Y_{5}Y_{4}Y_{3}Y_{2}Y_{1}Y_{0}\overline{C}_{n}}$$

$$\frac{\overline{C_{n} + 7} = Y_{6}X_{6} + Y_{6}Y_{5}X_{5} + Y_{6}Y_{5}Y_{4}X_{4} + Y_{6}Y_{5}Y_{4}Y_{3}X_{3} + Y_{6}Y_{5}Y_{4}Y_{3}Y_{2}X_{2} + Y_{6}Y_{5}Y_{4}Y_{3}Y_{2}Y_{1}X_{1} + Y_{6}Y_{5}Y_{4}Y_{3}Y_{2}Y_{1}Y_{0}\overline{C}_{n}}$$

$$\frac{\overline{C_{n} + 8} = \text{High Impedance State when EC}_{n} + 8 \text{Low}}$$

$$\frac{\overline{C_{n} + 8} = Y_{7}X_{7} + Y_{7}G_{5}K_{6} + Y_{7}G_{5}Y_{5}X_{5} + Y_{7}G_{5}Y_{5}Y_{4}X_{4} + Y_{7}Y_{6}G_{5}Y_{4}Y_{3}X_{3} + Y_{7}G_{7}Y_{5}Y_{4}Y_{3}Y_{2}X_{2} + Y_{7}Y_{6}Y_{5}Y_{4}Y_{3}Y_{2}Y_{1}X_{1} + Y_{7}Y_{6}Y_{5}Y_{4}Y_{3}Y_{2}Y_{1}Y_{0}\overline{C}_{n}, \text{when EC}_{n} + 8 \text{ high}}$$

ABSOLUTE MAXIMUM RATINGS* Temperature Under Bias	-55°C to +125°C
Storage Temperature	$-65^{\circ}$ C to +160 $^{\circ}$ C
All Output and Supply Voltages	-0.5V to +7V
All Input Voltages	1.0V to +5.5V
Output Current	

\*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

 $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = 5.0V \pm 10\%$ .

SYMBOL	PARAMETER	MIN.	түр. <sup>(1)</sup>	MAX.	UNIT	CONDITIONS
v <sub>c</sub>	Input Clamp Voltage (All Input Pins)		-0.8	-1.2	V	I <sub>C</sub> = -5 mA
ŀF	Input Load Current: X6,X7,Cn,EC <sub>n+8</sub> Y <sub>7</sub> ,X0·X5, Yo·Y6		-0.07 - <b>0.200</b> - <b>0.6</b>	-0.25 -0.500 -1.5	mA mA mA	V <sub>F</sub> = 0.45V
R	Input Leakage Current: C <sub>n</sub> and EC <sub>n</sub> + 8 All Other Inputs			40 100	μΑ μΑ	V <sub>CC</sub> = 5.25V, V <sub>R</sub> = 5.5V
VIL	Input Low Voltage			0.8	V	V <sub>CC</sub> = 5.0V
VIH	Input High Voltage	2.1			v	V <sub>CC</sub> = 5.0V
lcc	Power Supply Current		80	130	mA	All Y and EC <sub>n</sub> + 8 high, All X and C <sub>n</sub> low
V <sub>OL</sub>	Output Low Voltage (All Output Pins)		0.35	0.45	V	IOL = 4 mA
v <sub>он</sub>	Output High Voltage (All Output Pins)	2.4	3		V	I <sub>OH</sub> = -1 mA
IOS	Short Circuit Output Current (All Output Pins)	- 15	-40	-65	mA	V <sub>CC</sub> = 5V
lO(off)	Off-State Output Current (C <sub>n</sub> + 8)			- 100 + 100	μΑ μΑ	V <sub>O</sub> = 0.45V V <sub>O</sub> = 5.5V

NOTE:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

### A.C. CHARACTERISTICS

 $T_A = -55^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = +5.0V \pm 10\%$ 

SYMBOL	PARAMETER	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
tXC	X, Y to Outputs	3	10	25	ns
<sup>t</sup> CC	Carry In to Outputs		13	40	ns
<sup>t</sup> EN	Enable Time, C <sub>n</sub> + 8		20	50	ns

NOTE:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

9-23



 ABSOLUTE MAXIMUM RATINGS\*

 Temperature Under Bias
 0°C to 70°C

 Storage Temperature
 -65°C to +160°C

 All Output and Supply Voltages
 -0.5V to +7V

 All Input Voltages
 -1.0V to +5.5V

 Output Current
 100 mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

 $T_{\Delta} = 0^{\circ}C \text{ to } +70^{\circ}C \quad V_{CC} = 5.0V \pm 5\%$ 

SYMBOL	PARAMETER	MIN.	түр. <sup>(1)</sup>	MAX.	UNIT	CONDITIONS
v <sub>c</sub>	Input Clamp Voltage (All Input Pins)		-0.8	-1.0	v	I <sub>C</sub> = -5 mA
ŀF	Input Load Current: X <sub>8</sub> ,X <sub>7</sub> Cn,EC <sub>n</sub> +8 Y <sub>7</sub> ,X <sub>0</sub> -X <sub>5</sub> , Y <sub>0</sub> -Y <sub>6</sub>		-0.07 -0.200 -0.6	-0.25 -0.500 -1.5	mA mA mA	V <sub>F</sub> = 0.45V
I <sub>R</sub>	Input Leakage Current: C <sub>n</sub> and EC <sub>n</sub> + 8 All Other Inputs			40 100	μΑ μΑ	V <sub>R</sub> = 5.25V
VIL	Input Low Voltage			0.8	v	V <sub>CC</sub> = 5.0V
v <sub>IH</sub>	Input High Voltage	2.0			v	V <sub>CC</sub> = 5.0V
lcc	Power Supply Current		80	130	mA	All Y and EC <sub>n</sub> + 8 high, All X and C <sub>n</sub> low
V <sub>OL</sub>	Output Low Voltage (All Output Pins)		0.35	0.45	V	I <sub>OL</sub> = 4 mA
V <sub>OH</sub>	Output High Voltage (All Output Pins)	2.4	3		v	I <sub>OH</sub> = -1 mA
IOS	Short Circuit Output Current (All Output Pins)	- 15	-40	-65	mA	V <sub>CC</sub> = 5V
IO(off)	Off-State Output Current (C <sub>n</sub> + 8)			-100 +100	μΑ μΑ	V <sub>O</sub> = 0.45V V <sub>O</sub> = 5.25V

NOTE:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

### A.C. CHARACTERISTICS


 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = +5V \pm 5\%$ 

SYMBOL	PARAMETER	MIN.	түр.(1)	MAX.	UNIT
<sup>t</sup> XC	X, Y to Outputs	3	10	20	ns
<sup>t</sup> CC	Carry In to Outputs		13	30	ns
tEN	Enable Time, C <sub>n</sub> + 8		20	40	ns

NOTE:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

### WAVEFORMS



# CAPACITANCE<sup>(2)</sup> $T_A = 25^{\circ}C$


SYMBOL		PARAMETER	MIN	түр	MAX	UNIT
CIN	Input Capacitance	All inputs		12	20	pF
COUT	Output Capacitance	C <sub>n</sub> + 8		7	12	pF

NOTE:

(2) This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{BIAS} = 5.0V$ ,  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .

#### **TEST CONDITIONS:**

Input pulse amplitude of 2.5V. Input rise and fall times of 5 ns between 1 and 2 volts. Output loading is 5 mA and 30 pF. Speed measurements are made at 1.5 volt levels.



# 3212

# **MULTI-MODE LATCH BUFFER**


The INTEL® 3212 Multi-Mode Latch Buffer is a versatile 8-bit latch with three-state output buffers and built-in device select logic. It also contains an independent service request flip-flop for the generation of central processor interrupts. Because of its multi-mode capabilities, one or more 3212's can be used to implement many types of interface and support systems for Series 3000 computing elements including:

High Performance – 50 ns Write Cycle Time

Low Input Load Current - 250 µA Maximum Three-State Fully Buffered Outputs **High Output Drive Capability** Independent Service Request Flip-Flop Asynchronous Data Latch Clear

24 Pin DIP

# PACKAGE CONFIGURATION



Simple data latches

Gated data buffers

Multiplexers

int

**Bi-directional bus drivers** 

Interrupting input/output ports




Figure 1. Block Diagram of a Typical System

# **PIN DESCRIPTION**

PIN	SYMBOL	NAME AND FUNCTION	TYPE <sup>(1)</sup>
1	DS <sub>1</sub>	Device Select Input 1	active LOW
2	MD	Mode Input	
		When MD is high (output mode) the output buffers are enabled and the write signal to the data latches is obtained from the device select logic. When MD is low (input mode) the output buffer state is determined by the device select logic and the write signal is obtained from the strobe (STB) input.	
3, 5, 7, 9,	DI <sub>1</sub> -DI <sub>8</sub>	Data Inputs	
16, 18, 20, 22		The data inputs are connected to the D-inputs of the data latches.	
4, 6, 8, 10,	DO <sub>1</sub> -DO <sub>8</sub>	Data Outputs	three-state
15, 17, 19, 21		The data outputs are the buffered outputs of the eight data latches.	
11	STB	Strobe Input	
		When MD is in the LOW state, the STB input provides the clock input to the data latch.	
12	GND	Ground	
13	DS <sub>2</sub>	Device Select Input 2	
		When $DS_1$ is low and $DS_2$ is high, the device is selected.	
14	CLR	Clear	active LOW
23	INT	Interrupt Output	active LOW
		The interrupt output will be active LOW (interrupting state) when either the service request flip-flop is low or the device is selected.	

NOTE:

(1) Active HIGH, unless otherwise specified.

### FUNCTIONAL DESCRIPTION

The 3212 contains eight D-type data latches, eight three-state output buffers, a separate D-type service request flip-flop, and a flexible device select/ mode control section.

#### DATA LATCHES

The Q-output of each data latch will follow the data on its corresponding date input line  $(DI_1-DI_8)$  while its clock input is high. Data will be latched when the internal write line WR is brought low. The output of each data latch is connected to a three-state, non-inverting output buffer. The internal enable line EN is bussed to each buffer. When the EN is high, the buffers are enabled and the data in each latch is available on its corresponding data output line  $(DO_0-DO_8)$ .

#### DEVICE SELECT LOGIC

Two input lines  $DS_1$  and  $DS_2$  are provided for device selection. When  $DS_1$  is low and  $DS_2$  is high, the 3212 is selected.


#### MODE CONTROL SECTION

The 3212 may be operated in two modes. When the mode input line MD is low, the device is in the input mode. In this mode, the output buffers are enabled whenever the 3212 is selected; the internal WR line follows the STB input line.

When MD is high, the device is in the output mode and, as a result, the output buffers are enabled. In this mode, the write signal for the data latch is obtained from the device select logic.

#### SERVICE REQUEST FLIP-FLOP AND STROBE

The service request flip-flop SR is used to generate and control central processor interrupt signals. For system reset, the SR flip-flop is placed in the noninterrupting state (i.e., SR is set) by bringing the CLR line low. This simultaneously clears (resets) the 8-bit data latch. The Q output of the SR flip-flop is logically ORed with the output of device select logic and then inverted to provide the interrupt output INT. The 3212 is considered to be in the interrupting state when the INT output is low. This allows direct connection to the active LOW priority request inputs of the INTEL®3214 Interrupt Control Unit. When operated in the input mode (i.e., MD low) the strobe input STB is used to synchronously write data into the data latch and place the SR flip-flop in the interrupting (reset) state. The interrupt is removed by the central processor when the interrupting 3212 is selected.



M3212 Logic Diagram

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias
Storage Temperature
All Output and Supply Voltages
All Input Voltages
Output Currents

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
۱ <sub>F</sub>	Input Load Current STB, DS <sub>2</sub> , CLR, DI <sub>1</sub> -DI <sub>8</sub> Inputs			25	mA	V <sub>F</sub> = .45V
I <sub>F</sub>	Input Load Current MD Input			75	mA	V <sub>F</sub> = .45V
۱ <sub>F</sub>	Input Load Current DS <sub>1</sub> Input			-1.0	mA	V <sub>F</sub> = .45V
۱ <sub>R</sub>	Input Leakage Current STB, DS, CLR, DI <sub>1</sub> —DI <sub>8</sub> Inputs			10	μΑ	V <sub>R</sub> = 5.25V
I <sub>R</sub>	Input Leakage Current MD Input			30	μΑ	V <sub>R</sub> = 5.25V
I <sub>R</sub>	Input Leakage Current DS <sub>1</sub> Input			40	μA	V <sub>R</sub> = 5.25V
Vc	Input Forward Voltage Clamp			-1	v	$I_{\rm C} = -5  \rm{mA}$
VIL	Input ''Low'' Voltage			.85	v	
VIH	Input "High" Voltage	2.0			v	
V <sub>OL</sub>	Output "Low" Voltage			.45	V	$I_{OL} = 15 \text{ mA}$
V <sub>OH</sub>	Output "High" Voltage	3.65	4.0		v	$I_{OH} = -1 \text{ mA}$
I <sub>SC</sub>	Short Circuit Output Current	-15		-75	mA	V <sub>CC</sub> = 5.0V
10	Output Leakage Current High Impedance State			20	μΑ	$V_0 = .45V/5.25V$
Icc	Power Supply Current		90	130	mA	

# $T_A = 0^{\circ}C \text{ to } +75^{\circ}C \qquad V_{CC} = +5V \pm 5\%$

SERIES 3000

Symbol	Parameter	Min.	Тур.	Max.	Unit	
t <sub>PW</sub>	Pulse Ŵidth	25			ns	
t <sub>PD</sub>	Data To Output Delay			30	ns	
<sup>t</sup> we	Write Enable To Output Delay			40	ns	
t <sub>SET</sub>	Data Setup Time	15			ns	
t <sub>H</sub>	Data Hold Time	20			ns	
t <sub>R</sub>	Reset To Output Delay			40	ns	
t <sub>S</sub>	Set To Output Delay			30	ns	
t <sub>E</sub>	Output Enable Time			45	ns	$C_L = 30 \text{ pf}$
t <sub>C</sub>	Clear To Output Display			45	ns	


# A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to 75°C, $V_{CC} = +5.0V \pm 5\%$

#### **TEST CONDITIONS:**

Input pulse amplitude of 2.5 volts. Input rise and fall times of 5 ns between 1 volt and 2 volts. Output load of 15 mA and 30 pF.

Speed measurements are taken at the 1.5 volt level.

#### TEST LOAD CIRCUIT:



## CAPACITANCE<sup>(1)</sup>

Cumple al	<b>T</b> . 4	LI	MITS							
Symbol	Test	Min.	Тур.	Max.	Units					
C <sub>IN</sub>	DS <sub>1</sub> , MD Input Capacitance		9	12	pf					
C <sub>IN</sub>	DS <sub>2</sub> , CLR, STB, DI <sub>1</sub> —DI <sub>8</sub> Input Capacitance		5	9	pf			. •		
C <sub>OUT</sub>	DO <sub>1</sub> -DO <sub>8</sub> Output Capacitance		8	12	pf					

NOTE:

(1) This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{BIAS} = 2.5V$ ,  $V_{CC} = 5V$  and  $T_A = 25^{\circ}$ C.

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias
Storage Temperature65°C to +160°C
All Output and Supply Voltages
All Input Voltages
Output Currents

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
IF	Input Load Current STB, DS <sub>2</sub> , CLR, DI <sub>1</sub> –DI <sub>8</sub> Inputs			25	mA	V <sub>F</sub> = .45V
١ <sub>F</sub>	Input Load Current MD Input			75	mA	V <sub>F</sub> = .45V
١ <sub>F</sub>	Input Load Current DS <sub>1</sub> Input			-1.0	mA	V <sub>F</sub> = .45V
I <sub>R</sub>	Input Leakage Current STB, DS, CLR, DI <sub>1</sub> –DI <sub>8</sub> Inputs			10	μΑ	V <sub>R</sub> = 5.5V
I <sub>R</sub>	Input Leakage Current MD Input			30	μΑ	V <sub>R</sub> = 5.5V
I <sub>R</sub>	Input Leakage Current DS <sub>1</sub> Input			40	μΑ	V <sub>R</sub> = 5.5V
Vc	Input Forward Voltage Clamp			1.2	v	I <sub>C</sub> = -5 mA
VIL	Input ''Low'' Voltage			.80	v	
VIH	Input "High" Voltage	2.0			v	
Vol	Output "Low" Voltage			.45	v	I <sub>OL</sub> = 10 mA
V <sub>он</sub>	Output ''High'' Voltage	3.5	4.0		v	I <sub>OH</sub> = .5 mA
sc	Short Circuit Output Current	-15		-75	mA	V <sub>CC</sub> = 5.0V
I <sub>0</sub>	Output Leakage Current High Impedance State			20	μΑ	$V_0 = .45V/5.5V$
cc	Power Supply Current		90	145	mA	

# $T_A = -55^{\circ}C \text{ to } + 125^{\circ}C; V_{CC} = 5.0V \pm 10\%$

MILITARY TEMP.

MILITARY TEMP.


# A.C. CHARACTERISTICS $T_A = -55^{\circ}C$ to $+125^{\circ}C$ , $V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	Min.	Тур.	Max.	Unit	
t <sub>PW</sub>	Pulse Width	40			ns	
t <sub>PD</sub>	Data To Output Delay			30	ns	
<sup>t</sup> WE	Write Enable To Output Delay			50	ns	
t <sub>set</sub>	Data Setup Time	20			ns	
t <sub>H</sub>	Data Hold Time	30			ns	
t <sub>R</sub>	Reset To Output Delay			55	ns	
t <sub>S</sub>	Set To Output Delay			35	ns	
t <sub>E</sub>	Output Enable Time			50	ns	C <sub>L</sub> = 30 pf
t <sub>C</sub>	Clear To Output Display			55	ns	

#### **TEST CONDITIONS:**

#### TEST LOAD CIRCUIT:

Input pulse amplitude of 2.5 volts. Input rise and fall times of 5 ns between 1 volt and 2 volts. Output load of 15 mA and 30 pF. Speed measurements are taken at the 1.5 volt level.



SERIES 3000


## CAPACITANCE(1)

Symbol	Test	LI	мітѕ				
Symbol	Test	Min.	Тур.	Max.	Units		
C <sub>IN</sub>	DS <sub>1</sub> , MD Input Capacitance		9	12	pf		
C <sub>IN</sub>	DS <sub>2</sub> , CLR, STB, DI <sub>1</sub> —DI <sub>8</sub> Input Capacitance		5	9	pf		
C <sub>OUT</sub>	DO <sub>1</sub> –DO <sub>8</sub> Output Capacitance		8	12	pf		

NOTE:

(1) This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{BIAS}$  = 2.5V,  $V_{CC}$  = 5V and  $T_A$  = 25°C.

# WAVEFORMS



# 3214

# INTERRUPT CONTROL UNIT

The Intel®3214 Interrupt Control Unit (ICU) implements multi-level interrupt capability for systems designed with Series 3000 computing elements.

int

The ICU accepts an asynchronous interrupt strobe from the 3001 Microprogram Control Unit or a bit in microprogram memory and generates a synchronous interrupt acknowledge and an interrupt vector which may be directed to the MCU or CP Array to uniquely identify the interrupt source.

The ICU is fully expandable in 8-level increments and provides the following system capabilities:

Eight unique priority levels per ICU

Automatic Priority Determination

Programmable Status

N-level expansion capability

Automatic interrupt vector generation High Performance – 80 ns Cycle Time Compatible with Intel 3001 MCU and 3002 CPE

8-Bit Priority Interrupt Request Latch

**4-Bit Priority Status Latch** 

3-Bit Priority Encoder with Open Collector Outputs


**DTL and TTL Compatible** 


**8-Level Priority Comparator** 

Fully Expandable

24-Pin DIP

# PACKAGE CONFIGURATION





SERIES

# PIN DESCRIPTION

PIN	SYMBOL	NAME AND FUNCTION	TYPE <sup>(1)</sup>
1–3	B <sub>0</sub> -B <sub>2</sub>	Current Status Inputs	Active LOW
		The Current Status inputs carry the binary value modulo 8 of the current priority level to the current status latch.	
4	SGS	Status Group Select Input	Active LOW
		The Status Group Select input informs the ICU that the current priority level does belong to the group level assigned to the ICU.	
5	IA	Interrupt Acknowledge	Active LOW
		The Interrupt Acknowledge Output will only be active from the ICU (multi-ICU system) which has received a priority request at a level superior to the current status. It signals the controlled device (usually the processor) and the other ICUs OR-tied on the Interrupt Acknowledge line that an interrupt request has been recognized.	Open-Collector Output
		The IA signal also sets the Interrupt Disable flip-flop (it overrides the clear function of the ECS input).	
6	CLK	Clock Input	
		The Clock input is used to synchronize the interrupt acknowledge with the operation of the device which it controls.	
7	ISE	Interrupt Strobe Enable Input	
		The Interrupt Strobe Enable input informs the ICU that it is authorized to enter the interrupt mode.	
8—10	A <sub>0</sub> -A <sub>2</sub>	Request Level Outputs	Active LOW
		When valid, the Request Level outputs carry the binary value (modulo 8) of the highest priority request present at the priority request inputs or stored in the priority request latch. The request level outputs can become active only with the ICU which has received the highest priority request with a level superior to the current status.	Open-Collector
11	ELR	Enable Level Read Input	Active LOW
		When active, the Enable Level Read input enables the Request Level output buffers $(A_0-A_2)$ .	
12	GND	Ground	
13	ETLG	Enable This Level Group Input	
		The Enable This Level Group input allows a higher priority ICU in multi- ICU systems to inhibit interrupts within the next lower priority ICU (and all the following ICUs).	
14	ENLG	Enable Next Level Group Output	
		The Enable Next Level Group output allows the ICU to inhibit inter- rupts within the lower priority ICU in a multi-ICU system.	
15—22	R <sub>0</sub> -R <sub>7</sub>	Priority Interrupt Request Inputs	Active LOW
		The Priority Interrupt Request inputs are the inputs of the priority Interrupt Request Latch. The lowest priority level interrupt request signal is attached to R <sub>0</sub> and the highest is attached to R <sub>7</sub> .	
23	ECS	Enable Current Status Input	Active LOW
		The Enable Current Status input controls the current status latch and the clear function of the Interrupt Inhibit flip-flop.	
24	V <sub>CC</sub>	+5 Volt Supply	

SERIES 3000

#### FUNCTIONAL AND LOGICAL DESCRIPTION

The ICU adds interrupt capability to suitably microprogrammed processors or controllers. One or more of these units allows external signals called interrupt requests to cause the processor/controller to suspend execution of the active process, save its status, and initiate execution of a new task as requested by the interrupt signal.

It is customary to strobe the ICU at the end of each instruction execution. At that time, if an interrupt request is acknowledged by the ICU, the MCU is forced to follow the interrupt microprogram sequence.

Figure 1 shows the block diagram of the ICU. Interrupt requests pass through the interrupt request latch and priority encoder to the magnitude comparator. The output of the priority encoder is the binary equivalent of the highest active priority request. At the comparator, this value is compared with the Current Status (currently active priority level) contained in the current status latch. A request. if acknowledged at interrupt strobe time, will cause the interrupt flip-flop to enter the "interrupt active" state for one microinstruction cycle. This action causes the interrupt acknowledge (IA) signal to go low and sets the interrupt disable flip-flop.

The IA signal constitutes the interrupt command to the processor. It can directly force entry into the interrupt service routine as demonstrated in the appendix. As part of this routine, the microprogram normally reads the requesting level via the request level output bus. This information which is saved in the request latch can be enabled onto one of the processor input data buses using the enable level read input. Once the interrupt handler has determined the requesting level, it normally writes this level back into the current status register of the ICU. This action resets the interrupt disable flipflop and acts to block any further request at this level or lower levels.

Entry into a macro level interrupt service routine may be vectored using the request level information to generate a subroutine address which corresponds to the level. Exit from such a macroprogram should normally restore the prior status in the current status latch.

The Enable This Level Group (ETLG) input and the Enable Next Level Group (ENLG) output can be used in a daisy chain fashion, as each ICU is capable of inhibiting interrupts from all of the following ICUs in a multiple ICU configuration. The interrupt acknowledge flip-flop is set to the active LOW state on the rising edge of the clock when the following conditions are met:

An active request level  $(R_0-R_7)$  is greater than the current status  $B_0-B_2$ 

The interrupt mode (ISE) is active

ETLG is enabled

The interrupt disable flip-flop is reset

When active, the IA signal asynchronously sets the disable flip-flop and holds the requests in the request latch until new current status information  $(B_0-B_2, SGS)$  is enabled (ECS) into the current status latch. The disable flip-flop is reset at the completion of this load operation.

During this process, ENLG will be enabled only if the following conditions are met:

ETLG is enabled

The current status (SGS) does not belong to this level group

There is no active request at this level

The request level outputs  $A_0-A_2$  and the IA output are open-collector to permit bussing of these lines in multi-ICU configuration.




Figure 1. 3214 Block Diagram.

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias																	
Ceramic		•															. –65°C to +75°C
Plastic																	0°C to +75°C
Storage Temperature .			•								•						–65°C to +160°C
All Output and Supply Vo	ltages						•	•	•		•						0.5V to +7V
All Input Voltages																	1.0V to +5.5V
Output Currents																	100 mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

SYMBOL	PARAMETER		MIN	LIMITS TYP <sup>(1)</sup>	MAX	UNIT	CONDITIONS
v <sub>c</sub>	Input Clamp Voltage (all	inputs)			-1.0	V	I <sub>C</sub> = -5 mA
۱ <sub>F</sub>	Input Forward Current:	ETLG input all other inputs		15 08	-0.5 -0.25	mA mA	V <sub>F</sub> = 0.45V
I <sub>R</sub>	Input Reverse Current:	ETLG input all other inputs			80 40	μΑ μΑ	V <sub>R</sub> = 5.25V
VIL	Input LOW Voltage:	all inputs			0.8	v	V <sub>CC</sub> = 5.0V
$v_{\rm H}$	Input HIGH Voltage:	all inputs	2.0			V	V <sub>CC</sub> = 5.0V
I <sub>CC</sub>	Power Supply Current <sup>(2</sup>	)		90	130	mA	
V <sub>OL</sub>	Output LOW Voltage:	all outputs		.3	.45	V	I <sub>OL</sub> = 15 mA
v <sub>он</sub>	Output HIGH Voltage:	ENLG output	2.4	3.0		v	I <sub>OH</sub> = -1 mA
IOS	Short Circuit Output Cur	rent: ENLG output	-20	-35	-55	mA	V <sub>CC</sub> = 5.0V
ICEX	Output Leakage Current:	IA and Ag—A <sub>2</sub> outputs			100	μA	V <sub>CEX</sub> = 5.25V

# $T_A$ = 0°C to +75°C, $V_{CC}$ = 5.0V $\pm 5\%$

NOTES:

<sup>(1)</sup>Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. <sup>(2)</sup>B<sub>0</sub>-B<sub>2</sub>, SGS, CLK, R<sub>0</sub>-R<sub>4</sub> grounded, all other inputs and all outputs open.

# A.C: CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +75°C,  $V_{CC} = +5V \pm 5\%$ 

SYMBOL	PARAMETER	MIN	LIMITS TYP <sup>(1)</sup>	МАХ	UNIT
<sup>t</sup> CY	CLK Cycle Time	80			ns
<sup>t</sup> PW	CLK, ECS, IA Pulse Width	25	15		ns
	Interrupt Flip-Flop Next State Determination:				
tiss	ISE Set-Up Time to CLK	16	12		ns
tISH	ISE Hold Time After CLK	20	10		ns
tetcs <sup>2</sup>	ETLG Set-Up Time to CLK	25	12		ns
tetch <sup>2</sup>	ETLG Hold Time After CLK	20	10		ns
teccs <sup>3</sup>	ECS Set-Up Time to CLK (to clear interrupt inhibit prior to CLK)	80	25		ns
tecch <sup>3</sup>	ECS Hold Time After CLK (to hold interrupt inhibit)	0			ns
tecrs <sup>3</sup>	ECS Set-Up Time to CLK (to enable new requests through the request latch)	110	70		ns
tecrh <sup>3</sup>	ECS Hold Time After CLK (to hold requests in request latch)	0			
tecss <sup>2</sup>	ECS Set-Up Time to CLK (to enable new status through the status latch)	75	70		ns
tecsh <sup>2</sup>	ECS Hold Time After CLK (to hold status in status latch)	0			ns
tDCS <sup>2</sup>	SGS and $B_{\mbox{0}}\text{-}B_{\mbox{2}}$ Set-Up Time to CLK (current status latch enabled)	70	50		ns
<sup>t</sup> DCH <sup>2</sup>	SGS and $B_{\mbox{0}}\mbox{-B}_2$ Hold Time After CLK (current status latch enabled)	0			ns
<sup>t</sup> RCS <sup>3</sup>	$R_{m{\emptyset}}$ - $R_7$ Set-Up Time to CLK (request latch enabled)	90	55		ns
<sup>t</sup> RCH <sup>3</sup>	$R_{0}$ - $R_{7}$ Hold Time After CLK (request latch enabled)	0			ns
<sup>t</sup> ICS	IA Set-Up Time to CLK (to set interrupt inhibit F.F. before CLK)	55	35		ns
<sup>t</sup> CI	CLK to IA Propagation Delay		15	25	ns
	Contents of Request Latch and Request Level Output Status Determination:				
<sup>t</sup> ris <sup>4</sup>	$R_{0}-R_{7}$ Set-Up Time to IA	10	0		ns
t <sub>RIH</sub> 4	R <sub>Ø</sub> -R <sub>7</sub> Hold Time After IA	35	20		ns
<sup>t</sup> RA	$R_{0}$ - $R_{7}$ to $A_{0}$ - $A_{2}$ Propagation Delay (request latch enabled)		80	100	ns
<sup>t</sup> ELA	ELR to Ag-A <sub>2</sub> Propagation Delay		40	55	ns
<sup>t</sup> ECA	ECS to $A_0$ - $A_2$ Propagation Delay (to enable new requests through request la	tch)	100	120	ns
<sup>t</sup> ETA	ETLG to A <sub>Ø</sub> -A <sub>2</sub> Propagation Delay		35	70	ns

# A.C. CHARACTERISTICS (CON'T)

SYMBOL	PARAMETER	MIN	LIMITS TYP <sup>(1)</sup>	MAX	UNIT
	Contents of Current Priority Status Latch Determination:				
tdecs <sup>4</sup>	SGS and $B_0-B_2$ Set-Up Time to ECS	15	10		ns
<sup>t</sup> dech <sup>4</sup>	SGS and $B_0-B_2$ Hold Time After ECS	15	10		ns
	Enable Next Level Group Determination:				
<sup>t</sup> REN	$R_{0}$ - $R_{7}$ to ENLG Propagation Delay		45	70	ns
<sup>t</sup> ETEN	ETLG to ENLG Propagation Delay		20	25	ns
<sup>t</sup> ECRN	ECS to ENLG Propagation Delay (enabling new request through the request latch)		85	90	ns
<sup>t</sup> ECSN	ECS to ENLG Propagation Delay (enabling new SGS through status latch)		35	55	ns

#### NOTES:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

(2) Required for proper operation if ISE is enabled during next clock pulse.

(3) These times are not required for proper operation but for desired change in interrupt flip-flop.


(4) Required for new request or status to be properly loaded.

(5)  $t_{CY} = t_{ICS} + t_{CI}$ 

#### TEST CONDITIONS:

Input pulse amplitude: 2.5 volts.

Input rise and fall times: 5 ns between 1 and 2 volts. Output loading of 15 mA and 30 pf. Speed measurements taken at the 1.5V levels.



# CAPACITANCE<sup>(5)</sup>

T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	MIN	LIMITS TYP <sup>(1)</sup>	МАХ	UNIT
c <sub>IN</sub>	Input Capacitance		5	10	pf
COUT	Output Capacitance		7	12	pf
TEST CONI V <sub>BIAS</sub> = 2.9	DITIONS: 5V, V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C, f = 1 MHz				



#### ABSOLUTE MAXIMUM RATINGS\*

Temperature Under Bias	
CerDip	55°C to +125°C
Storage Temperature	–65°C to +160°C
All Output and Supply Voltages	0.5V to +7V
All Input Voltages	–1.0V to +5.5V
Output Currents	100 mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## $T_A = -55^{\circ}C$ to $+125^{\circ}C$ ; $V_{CC} = 5.0V \pm 10\%$

SYMBOL	PARAMETER		MIN	LIMITS TYP <sup>(1)</sup>	MAX	UNIT	CONDITIONS
v <sub>c</sub>	Input Clamp Voltage (all inputs)				-1.2	v	$I_{C} = -5 \text{ mA}$
١ <sub>F</sub>	Input Forward Current:	ETLG input all other inputs		15 08	-0.5 -0.25	mA mA	V <sub>F</sub> = 0.45V
I <sub>R</sub>	Input Reverse Current:	ETLG input all other inputs			80 40	μΑ μΑ	V <sub>R</sub> = 5.5V
VIL	Input LOW Voltage:	all inputs			0.8	v	V <sub>CC</sub> = 5.0V
v <sub>IH</sub>	Input HIGH Voltage:	all inputs	2.0			v	V <sub>CC</sub> = 5.0V
lcc	Power Supply Current(2)			90	130	mA	
V <sub>OL</sub>	Output LOW Voltage:	all outputs		.3	.45	V	I <sub>OL</sub> = 10 mA
v <sub>oh</sub>	Output HIGH Voltage:	ENLG output	2.4	3.0		v	I <sub>OH</sub> = -1 mA
IOS	Short Circuit Output Cur	rent: ENLG output	-15	-35	-55	mA	V <sub>CC</sub> = 5.0V
ICEX	Output Leakage Current:	IA and Ag-A <sub>3</sub> outputs			100	μA	V <sub>CEX</sub> = 5.5V

NOTES:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

 $^{(2)}B_{0}-B_{2}$ , SGS, CLK,  $R_{0}-R_{4}$  grounded, all other inputs and all outputs open.




# A.C. CHARACTERISTICS

 $T_A = -55^{\circ}C$  to +125°C;  $V_{CC} = 5.0V \pm 10\%$ 

SYMBOL	PARAMETER	MIN	LIMITS TYP <sup>(1)</sup>	MAX	UNIT
<sup>t</sup> CY	CLK Cycle Time <sup>(5)</sup>	85			ns
<sup>t</sup> PW	CLK, ECS, IA Pulse Width	25	15		ns
	Interrupt Flip-Flop Next State Determination:				
tISS	ISE Set-Up Time to CLK	16	12		ns
<sup>t</sup> ISH	ISE Hold Time After CLK	20	10		ns
tetcs <sup>2</sup>	ETLG Set-Up Time to CLK	25	12		ns
tetch <sup>2</sup>	ETLG Hold Time After CLK	20	10		ns
teccs <sup>3</sup>	ECS Set-Up Time to CLK (to clear interrupt inhibit prior to CLK)	85	25		ns
<sup>t</sup> ECCH <sup>3</sup>	ECS Hold Time After CLK (to hold interrupt inhibit)	0			ns
tecrs <sup>3</sup>	ECS Set-Up Time to CLK (to enable new requests through the request latch)	110	70		ns
tecrh <sup>3</sup>	ECS Hold Time After CLK (to hold requests in request latch)	0			
tecss <sup>2</sup>	ECS Set-Up Time to CLK (to enable new status through the status latch)	85	70		ns
tecsh <sup>2</sup>	ECS Hold Time After CLK (to hold status in status latch)	0			ns
t <sub>DCS</sub> <sup>2</sup>	SGS and $B_{\mbox{0}}\mbox{-B}_2$ Set-Up Time to CLK (current status latch enabled)	90	50		ns
<sup>t</sup> DCH <sup>2</sup>	SGS and $B_{0}$ - $B_{2}$ Hold Time After CLK (current status latch enabled)	0			ns
tRCS <sup>3</sup>	Rg-R7 Set-Up Time to CLK (request latch enabled)	100	55		ns
<sup>t</sup> RCH <sup>3</sup>	$R_{0}$ - $R_{7}$ Hold Time After CLK (request latch enabled)	0			ns
<sup>t</sup> ICS	IA Set-Up Time to CLK (to set interrupt inhibit F.F. before CLK)	55	35		ns
<sup>t</sup> CI	CLK to IA Propagation Delay		15	30	ns
	Contents of Request Latch and Request Level Output Status Determination:				
<sup>t</sup> RIS <sup>4</sup>	Rg-R7 Set-Up Time to IA	10	0		ns
<sup>t</sup> RIH <sup>4</sup>	Rg-R7 Hold Time After IA	35	20		ns
<sup>t</sup> RA	$R_0$ - $R_7$ to $A_0$ - $A_2$ Propagation Delay (request latch enabled)		80	100	ns
<sup>t</sup> ELA	ELR to $A_0-A_2$ Propagation Delay		40	55	ns
<sup>t</sup> ECA	ECS to $A_{m{0}}$ - $A_{m{2}}$ Propagation Delay (to enable new requests through request lat	ch)	100	130	ns
<sup>t</sup> ETA	ETLG to Ag-A <sub>2</sub> Propagation Delay		35	70	ns

9-41



### A.C. CHARACTERISTICS (CON'T)

SYMBOL	PARAMETER	MIN	LIMITS TYP <sup>(1)</sup>	МАХ	UNIT
	Contents of Current Priority Status Latch Determination:				
<sup>t</sup> DECS <sup>4</sup>	SGS and $B_{0}$ - $B_{2}$ Set-Up Time to ECS	20	10		ns
<sup>t</sup> DECH <sup>4</sup>	SGS and $B_{0}$ - $B_{2}$ Hold Time After ECS	20	10		ns
	Enable Next Level Group Determination:				
<sup>t</sup> REN	R <sub>Ø</sub> -R <sub>7</sub> to ENLG Propagation Delay		45	70	ns
<sup>t</sup> ETEN	ETLG to ENLG Propagation Delay		20	30	ns
<sup>t</sup> ECRN	ECS to ENLG Propagation Delay (enabling new request through the request latch)		85	110	ns
<sup>t</sup> ECSN	ECS to ENLG Propagation Delay (enabling new SGS through status latch)		35	55	ns

#### NOTES:

(1) Typical values are for  $T_A \approx 25^{\circ}C$  and nominal supply voltage.

(2) Required for proper operation if ISE is enabled during next clock pulse.

<sup>(3)</sup> These times are not required for proper operation but for desired change in interrupt flip-flop.


<sup>(4)</sup> Required for new request or status to be properly loaded.


(5) tCY = tICS + tCI

#### **TEST CONDITIONS:**

Input pulse amplitude: 2.5 volts.

Input rise and fall times: 5 ns between 1 and 2 volts. Output loading of 15 mA and 30 pf.





#### CAPACITANCE<sup>(5)</sup>


T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	MIN	LIMITS TYP <sup>(1)</sup>	МАХ	UNIT
c <sub>IN</sub>	Input Capacitance		5	10	pf
с <sub>оит</sub>	Output Capacitance		7	12	pf
TEST CON	DITIONS:				

 $V_{BIAS} = 2.5V, V_{CC} = 5V, T_A = 25^{\circ}C, f = 1 \text{ MHz}$ 

<sup>(5)</sup>This parameter is periodically sampled and not 100% tested.

# WAVEFORMS



# 3216/3226

# PARALLEL BIDIRECTIONAL BUS DRIVER

The INTEL<sup>®</sup> 3216 is a high-speed 4-bit Parallel, Bidirectional Bus Driver, Its three-state outputs enable it to isolate and drive external bus structures associated with Series 3000 systems


intہ

The INTEL 3226 is a high-speed 4-bit Parallel, Inverting Bidirectional Bus Driver. Its three-state outputs enable it to isolate and drive external bus structures associated with Series 3000 systems.


The 3216/3226 driver and receiver gates have three state outputs with PNP inputs. When the drivers or receivers are tri-stated the inputs are disabled. presenting a low current load, typically less than 40  $\mu$ amps, to the system bus structure.

High Performance - 25 ns typical propagation delay Low Input Load Current-0.25 mA maximum High Output Drive Capability for **Driving System Data Busses Three-State Outputs** TTL Compatible 16-pin DIP


#### PACKAGE CONFIGURATION








#### LOGIC DIAGRAM 3216



LOGIC DIAGRAM 3226



## D.C. AND OPERATING CHARACTERISTICS

## **ABSOLUTE MAXIMUM RATINGS\***

#### Temperature Under Bias

- Ceramic	
Storage Temperature	C to +160°C
All Output and Supply Voltages	0.5V to +7V
All Input Voltages	0V to +5.5V
Output Currents	. 125 mA

\*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

## $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = +5.0V \pm 5\%$

		<u></u>	Limit			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
lF	Input Load Current DCE, CS Inputs All Other Inputs		-0.15 -0.08	-0.5 -0.25	mA mA	V <sub>F</sub> = 0.45V
I <sub>R</sub>	Input Leakage Current DCE, CS Inputs DI Inputs			80 40	μΑ μΑ	V <sub>R</sub> = 5.25V
Vc	Input Clamp Voltage			-1	V	I <sub>C</sub> = -5mA
VIL	Input Low Voltage			0.95	V	V <sub>CC</sub> = 5.0V
VIH	Input High Voltage	2.0			v	V <sub>CC</sub> = 5.0V
V <sub>OL1</sub>	Output Low Voltage DO, DB Outputs		0.3	0.45	V	DO Outputs I <sub>OL</sub> =15mA DB Outputs I <sub>OL</sub> =25mA
V <sub>OL2</sub>	Output Low Voltage DB Outputs Only		0.5	0.6	V	DB Outputs I <sub>OL</sub> = 50mA
V <sub>OH1</sub>	Output High Voltage <sup>™</sup> DO Outputs Only	3.65	4.0		V	I <sub>OH</sub> =-1mA
V <sub>OH2</sub>	Output High Voltage DB Outputs Only	2.4	3.0		V	I <sub>OH</sub> =-10mA
I <sub>SC</sub>	Output Short Circuit Current DO Outputs DB Outputs	-15 -30	-35 -75	-65 -120	mA mA	V <sub>CC</sub> = 5.0V
'0	Output Leakage Current High Impedance State DO Outputs DB Outputs			20 100	μΑ μΑ	V <sub>O</sub> =0.45V/5.25V
lcc	Power Supply Current 3216 3226		95 85	130 120	mA mA	

NOTE: Typical values are for  $T_A = 25^{\circ}C$ 

# 3216, 3226

## **A.C. CHARACTERISTICS** $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$ , $V_{CC} = +5.0V \pm 5\%$

Symbol	Parameter		Min.	Limit Typ.	Max.	Unit	Condition
T <sub>PD1</sub>	Input to Output Delay	3216		15	25	ns	C <sub>L</sub> =30pF, R <sub>1</sub> =300Ω,
	DO Outputs	3226		14	25		R <sub>2</sub> =600Ω
T <sub>PD2</sub>	Input to Output Delay	3216		19	30	ns	C <sub>L</sub> =300pF, R <sub>1</sub> =90Ω,
	DB Outputs	3226		16	25		R <sub>2</sub> =180Ω
Τ <sub>Ε</sub>	Output Enable Time	3216		42	65	ns(2)	DO Outputs: C <sub>L</sub> =30pF
-	DCE, CS	3226		36	54		R <sub>1</sub> =300Ω/10ΚΩ,
							R <sub>2</sub> =600Ω/1KΩ
							DB Outputs: C <sub>L</sub> =300p
							R <sub>1</sub> =90Ω/10KΩ,
							R <sub>2</sub> =180Ω/1ΚΩ
TD	Output Disable Time			16	35	ns(2)	DO Outputs: CL=5pF
-	DCE, CS						R <sub>1</sub> =300Ω/10KΩ,
							R <sub>2</sub> =600Ω/1KΩ
							DB Outputs: CL=5pF
							R <sub>1</sub> =90Ω/10KΩ,
							R <sub>2</sub> =180Ω/1KΩ

NOTE: (1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

(2) The test load circuit is set for worst case source and sink loading on the outputs. The two resistor values for R1 and R2 correspond to worst case sink and source loading, respectively.


## CAPACITANCE<sup>(2)</sup> $T_A = 25^{\circ}C$

			Limit	1	
Symbol	Parameter	Min.	Typ.	Max.	Unit
CIN	Input Capacitance		4	6	pF
COUT	Output Capacitance				
	DO Outputs		6	10	pF
	DB Outputs		13	18	рF

## Note:

(2) This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1MHz, V<sub>BIAS</sub> = 2.5V, V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C.


## WAVEFORMS



#### TEST CONDITIONS:

Input pulse amplitude of 2.5V. Input rise and fall times of 5 ns between 1 and 2 volts. Output loading is 5 mA and 10 pF. Speed measurements are made at 1.5 volt levels.

vcc



D.C. AND OPERATING CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS\*

## Temperature Under Bias

Ceramic	-65°C to +75°C
Storage Temperature	-65°C to +160°C
All Output and Supply Voltages	0.5V to +7V
All Input Voltages	1.0V to +5.5V
Output Currents	125 mA .

\*COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

## $T_A = -55^{\circ}C$ to $+125^{\circ}C$ , $V_{CC} = +5.0V \pm 10\%$

			Limit			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
IF	Input Load Current DCE, CS Inputs All Other Inputs		-0.15 -0.08	-0.5 -0.25	mA mA	V <sub>F</sub> = 0.45V
I <sub>R</sub>	Input Leakage Current DCE, CS Inputs DI Inputs			80 40	μΑ μΑ	V <sub>R</sub> = 5.5V
Vc	Input Clamp Voltage			-1.2	v	I <sub>C</sub> = -5mA
VIL	Input Low Voltage M3216 M3226			0.95 0.90	v v	V <sub>CC</sub> = 5.0V
VIH	Input High Voltage	2.0			v	V <sub>CC</sub> = 5.0V
V <sub>OL1</sub>	Output Low Voltage DO, DB Outputs		0.3	0.45	V	DO Outputs I <sub>OL</sub> =15mA DB Outputs I <sub>OL</sub> =25mA
V <sub>OL2</sub>	Output Low Voltage DB Outputs Only		0.5	0.6	v	DB Outputs $I_{OL} = 45 \text{mA}$
V <sub>OH1</sub>	Output High Voltage DO Outputs Only	3.4	3.8		V	I <sub>OH</sub> =-0.5mA I <sub>OH</sub> =-2.0mA
V <sub>OH2</sub>	Output High Voltage DB Outputs Only	2.4	3.0		v	I <sub>OH</sub> =-5mA
I <sub>SC</sub>	Output Short Circuit Current DO Outputs DB Outputs	-15 -30	-35 -75	65 120	mA mA	V <sub>CC</sub> = 5.0V
<sup>1</sup> 0	Output Leakage Current High Impedance State DO Outputs DB Outputs			20 100	μΑ μΑ	V <sub>0</sub> =0.45V/5.5V
lcc	Power Supply Current M3216 M3226		95 85	130 120	mA mA	

MILITARY TEMP.

# M3216, M3226



## A.C. CHARACTERISTICS $T_A = -55^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	,	Min.	Limit Typ.	Max.	Unit	Condition
T <sub>PD1</sub>	Input to Output Delay DO Outputs			15	25	ns	C <sub>L</sub> =30pF, R <sub>1</sub> =300Ω, R <sub>2</sub> =600Ω
T <sub>PD2</sub>	Input to Output Delay	M3216		19	33	ns	C <sub>L</sub> =300pF, R <sub>1</sub> =90Ω,
	DB Outputs	M3226		16	25		R <sub>2</sub> =180Ω
TE	Output Enable Time	M3216		42	75	ns(2)	DO Outputs: CL=30pF,
-		M3226		36	62		R <sub>1</sub> =300Ω/10ΚΩ, R <sub>2</sub> =600Ω/1ΚΩ
							DB Outputs: CL=300pF R <sub>1</sub> =90Ω/10KΩ, R <sub>2</sub> =180Ω/1KΩ
т <sub>р</sub>	Output Disable Time	M3216		16	40	ns(2)	DO Outputs: C <sub>L</sub> =5pF,
		M3226		16	38		R <sub>1</sub> =300Ω/10ΚΩ΄, R <sub>2</sub> =600Ω/1ΚΩ
							DB Outputs: C <sub>L</sub> =5pF, R <sub>1</sub> =90Ω/10KΩ, R <sub>2</sub> =180Ω/1KΩ

NOTE: (1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

(2) The test load circuit is set for worst case source and sink loading on the outputs. The two resistor values for R1 and R2 correspond to worst case sink and source loading, respectively.

## CAPACITANCE<sup>(2)</sup> $T_A = 25^{\circ}C$


			Limit	:	
Symbol	Parameter	Min.	Тур.	Max.	Unit
CIN	Input Capacitance		4	6	рF
COUT	Output Capacitance				
	DO Outputs		6	10	рF
	DB Outputs		13	18	рF

Note:


(2) This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1MHz,  $V_{BIAS}$  = 2.5V,  $V_{CC}$  = 5.0V and  $T_A$  = 25°C.

## **TEST CONDITIONS:**


Input pulse amplitude of 2.5V. Input rise and fall times of 5 ns between 1 and 2 volts. Output loading is 5 mA and 10 pF. Speed measurements are made at 1.5 volt levels.







# **DEVELOPMENT SYSTEMS**



# MICROCOMPUTER DEVELOPMENT SYSTEMS

This section contains information necessary to select the appropriate Intel design aids required to facilitate microprocessor hardware and software development. Design aids cover the broad range from the Intellec<sup>®</sup> MDS system with its in-circuit emulator options for both the Intel 8080 (ICE-80) and the Series 3000 Bipolar Microcomputer (ICE-30), to the extensive User's Program Library and a selection of 3 and 4 day Microcomputer Workshops. The purpose of development aids is to shorten the design cycle and thus save time and money in the development and production of microcomputer-based products.

	Туре	Description	Page No.
		Intellec <sup>®</sup> MDS-800	10-3
ទ		Diskette Operating System	10-8
N N		Universal Prom Programmer	10-13
ST	Intellec <sup>®</sup> MDS-800	High Speed Paper Tape Reader	10-14
DEVELOPMENT SYSTEMS		In Circuit Emulator – ICE-80	10-15
5		In Circuit Emulator – ICE-30	10-18
JE V		ROM Simulators	10-21
M	Intellec <sup>®</sup> 8/MOD/8	Intellec 8/MOD 8	10-23
5		High Speed Paper Tape Reader	10-24
ž	Barebones	Barebones 80	10-25
B	Intellec <sup>®</sup> 4/MOD/40	Intellec 4/MOD 40	10-27
		High Speed Paper Tape Reader	10-28
DESIGN KIT	SDK-80	8080 System Design Kit	10-29
	imm 4-42	Central Processor Module	10-31
	imm 4-43	Central Processor Module	10-31
	imm 4-60	Input/Output	10-31
ŝ	imm 4-22	Data Storage Module	10-31
<u> </u>	imm 4-24	Data Storage Module	10-31
3	imm 8-82	Central Processor Module	10-32
e N	imm 8-60	Input/Output Module (8008)	10-32
æ	imm 8-61	Input/Output Module (8080)	10-32
Ë	imm 8-62	Output Module (8008)	10-32
MICROCOMPUTER MODULES	imm 8-63	Output Module (8080)	10-32
N	imm 8-82	Central Processor Module (8008)	10-32
õ	imm 8-83	Central Processor Module (8080)	10-32
E S	imm 6-26	PROM Memory Module	10-33
10	imm 6-28	RAM Memory Module	10-33
	imm 6-70	Universal Prototype Module	10-33
÷	imm 6-72	Module Extender	10-33
	imm 6-76	PROM Programmer Module	10-33
	Conversion Kits	Conversion Kits	10-33
OEM	SBC 80/10	OEM Computer System	10-34
	MAC 40	Microcomputer Software Products	10-36
		MCS-40™ Cross Assembler	10-37
	INTERP 40	4004/4040 Simulator	10-39
ш	MAC 8	MCS-8™ Cross Assembler	10-38
SOFTWARE	INTERP/8	8008 Simulator	10-40
M	MAC 80	MCS-80™ Cross Assembler	10-41
E	INTERP/80	8080 Simulator	10-42
SO	PL/M™	PL/M™ Cross Compilers for MCS-8/MCS-80	10-43
	CROMIS	Series 3000 Cross Microprogramming System	10-45
		User's Program Library	10-46
	User's Library	4-Bit Library Index	10-47
		8-Bit Library Index	10-49
		User's Library Submittal Form	10-57
	Training	Microcomputer Training Program	10-59

# intel

# MDS-800 INTELLEC® MDS MICROCOMPUTER DEVELOPMENT SYSTEM

Modular microcomputer development system for development and implementation of MCS<sup>T.M.</sup>-80 and Series 3000 Microcomputer Systems

Intel 8080 microprocessor, with 2  $\mu$ s cycle time and 78 instructions, controls all Intellec MDS functions.

16K bytes RAM memory expandable to 64K bytes.

2K bytes ROM memory expandable to 14K bytes.

Hardware interfaces and software drivers provided for TTY, CRT, line printer, high speed paper tape reader, high speed paper tape punch, and Universal PROM Programmer.

Universal bus structure with multiprocessor and DMA capabilities.

Eight level nested, maskable, priority interrupt system.

Optional PROM programmer peripheral capable of programming all Intel PROMs.

ICE (In-Circuit Emulator) options extend Intellec MDS diagnostic capabilities into user configured system allowing real time emulation of user processors.


Optional I/O modules expandable in groups of four 8-bit input and output ports to a maximum of 88 ports (all TTL compatible).

ROM resident system monitor includes all necessary functions for program loading, debugging, and execution.

RAM resident macro assembler used to assemble all 8080 machine instructions with full macro and conditional assembly capabilities.

RAM resident text editor with powerful string search, substitution, insertion, and deletion commands.

The Intellec<sup>®</sup> MDS is a modular microcomputer development system containing all necessary hardware and software to develop and implement Intel MCS<sup>T.M.</sup>20 and Series 3000 microcomputer systems. The addition of MDS options and peripherals provides the user with a complete in-circuit microcomputer development system, supporting product design from program development through prototype debug, to production and field test.



## INTELLEC<sup>®</sup> MDS HARDWARE

The standard Intellec<sup>®</sup> MDS consists of four microcomputer modules (CPU, 16K RAM Memory, Front Panel Control, and Monitor), an interconnecting printed circuit motherboard, power supplies, fans, a chassis, and a front panel. Modular expansion capability is provided by 14 additional sockets on the motherboard.

The CPU module uses Intel's powerful NMOS 8-bit 8080 microprocessor. The 8080's 2  $\mu$ s cycle time, 78 instructions, unlimited subroutine nesting, vectored interrupt, and DMA capabilities are fully utilized by the Intellec MDS. Bus control logic resolves bus contention conflicts between the CPU module and other modules capable of acquiring control of the bus. The CPU module interfaces with a sixteen line address bus and a bidirectional eight line data bus. 8080 status signals are decoded and utilized for memory and I/O operations. An eight-level, nested interrupt priority system, complete with an interrupt priority push-down stack, resolves contention for 8080 interrupt servicing.

The RAM memory module contains 16K bytes of Intel 2107 dynamic RAM which operates at full processor speed. All necessary address decoding and refresh logic is contained on the module.

The front panel control module provides system initialization, priority arbitration, and real time clock functions. System initialization routines reside in a 256 byte, PROM resident, bootstrap loader. An eight-level priority arbitration network resolves bus contention requests among potential bus masters. A 1 ms interrupt request generator, which can be disabled under program control, provides real time clock functions. A 10 ms automatic time-out feature is also provided to force an interrupt request if nonexistent memory or I/O is addressed.

The Monitor module contains the Intellec MDS system monitor and all Intellec MDS peripheral interface hardware. The system monitor resides in a 2K byte Intel 8316 ROM. The module contains all necessary control and data transfer circuitry to interface with the following Intellec MDS peripherals:

- Teletype
- CRT
- High Speed Paper Tape Reader
- High Speed Paper Tape Punch
- PROM Programmer
- Line Printer

The Intellec MDS universal bus structure enables several CPU and DMA devices to share the bus by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal which is derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz. The bus structure contains provisions for up to 16-bit address and data transfers and is not limited to any one Intel microcomputer family.

The Intellec MDS front panel is intended to augment the primary user interaction medium, the system console. The simplicity of the front panel coupled with the power of the system monitor provides an efficient user/Intellec interface. The front panel contains eight interrupt request switches with corresponding indicators, CPU RUN and HALT status indicators, a bootstrap loader switch, RESET switch, and a POWER ON switch and indicator.

The basic Intellec MDS capabilities may be significantly enhanced by the addition of the following optional features.

ICE (In-Circuit Emulator) extends Intellec MDS diagnositic capabilities into user configured systems. The Intellec MDS resident ICE processor operates in conjunction with the MDS host CPU and interfaces to the user system via an external cable. The ICE processor replaces the user system processor providing real time emulation capability. MDS resident memory and I/O may be substituted for equivalent user system elements, allowing the hardware designer to sequentially develop his system by integrating MDS and user system hardware. MDS display and debug hardware eliminate the need for specially constructed user system equivalents. Augmenting these capabilities are such powerful ICE debug functions as setting breakpoints, tracing program flow, single stepping, examining and altering CPU registers and memory locations.

The Universal PROM Programmer is an Intellec MDS peripheral capable of programming and verifying the following Intel PROMs: 1702A, 2704, 2708, 3601, 3604, 3624, 8702A, 8704, and 8708. Programming and verification operations are initiated from the Intellec MDS system console and are controlled by programs resident in the Intellec MDS and Universal PROM Programmer.

The addition of a single or dual drive Diskette Operating System significantly reduces program development time. An intelligent controller, constructed around Intel's powerful Series 3000 computing elements, provides diskette interface and control. Intel's software operating system (IDOS) in conjunction with the diskette operating system hardware provides a highly efficient and easy to use method of assembling, editing, and executing programs.

Customized user I/O requirements may be satisfied by adding I/O modules. Each 1/O module contains four 8-bit input ports (latched or unlatched), four 8-bit latched output ports (with adjustable strobe pulses), and eight system interrupt lines. All inputs and outputs are TTL compatible. Optional I/O may be expanded to a maximum of 44 input and 44 output ports.

Memory may be expanded by adding RAM or PROM modules in user defined combinations. Up to 64K bytes of RAM may be added in 16K byte increments. PROM (Intel 8702A) may be added in 256 byte increments by adding PROM modules with socket capacity for 6K bytes and populating each module with the desired number of PROMs. Maximum PROM capacity is 12K bytes. RAM/PROM memory overlap is resolved by giving PROM priority.

DMA (direct memory access) modules work in conjunction with the Intellec MDS universal bus to maximize the efficiency of data transfers between MDS memory and selected I/O devices. Each module contains all the necessary control and data transfer logic to implement a complete DMA channel.

A ROM simulator composed of high speed bipolar RAM emulates Series 3000 bipolar microprogram ROM memory. Each ROM simulator module may be used in  $512 \times 16$  or  $1024 \times 8$  configurations.

## INTELLEC<sup>®</sup> MDS SOFTWARE

Resident software provided with the Intellec<sup>®</sup> MDS includes the system monitor, 8080 macro assembler and text editor. Used together, these three programs simplify program preparation and speed the debugging task.

The system monitor provides complete control over operation of the Intellec MDS. All necessary functions for program loading and execution are provided. Additional commands provide extensive debug facilities and PROM programming functions. System peripherals may be dynamically assigned either via monitor commands or through calls to the system monitor's I/O subroutines.

Programs may be loaded from the reader device in either BNPF or hexadecimal format. Utility commands which aid in the execution and checkout of programs include:

- · initialize memory to a constant
- move a block of memory to another location
- display memory
- modify RAM memory
- examine and modify CPU registers
- set breakpoints
- initiate execution at any given address
- perform hexadecimal arithmetic
- examine and modify the interrupt mask

The Intellec MDS System Monitor contains a powerful and easily expandable input/output system, which is built around four logical device types; console device, reader device, punch device and list device. Associated with each logical device may be any one of four physical devices. The user controls physical device assignment to each logical device through a System command.

Drivers are provided in the system monitor for the Universal PROM Programmer, ASR 33 teletype, high speed paper tape reader, high speed paper tape punch, line printer, and CRT. The user may write his own drivers for other peripheral devices and easily link them to the system monitor.

All system peripherals may be accessed simply by calling I/O subroutines in the system monitor. In addition, the user may dynamically reconfigure his system by monitor commands or by calling system subroutines which can assign a different physical device to each logical device. The user may also determine the current system peripheral configuration, check I/O status and determine the size of available memory.

The monitor is written in 8080 Assembly Language and resides in 2K bytes of ROM memory.

The Intellec MDS Resident Assembler translates symbolic 8080 assembly language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easy to modify programs by adding or deleting instructions. Full macro capability eliminates the need to rewrite similar sections of code repeatedly and simplifies program documentation. Conditional assembly permits the assembler to include or delete sections of code which may vary from system to system, such as the code required to handle optional external devices.

The assembler performs its function in three passes. The first pass builds the symbol table. The second pass produces a source listing and provides error diagnostics. The third pass produces the object code. If the punch and list devices are separate (e.g. a high speed punch or printer is available) passes 2 and 3 may be combined into one pass.

Object code produced by the assembler is in hexadecimal format. It may be loaded directly into the Intellec MDS for execution and debugging or may be converted by the system monitor to BNPF format for ROM programming.

The assembler is written in PL/M<sup>T.M.</sup>80, Intel's high level systems programming language. It occupies 12K bytes of RAM memory including space for over 800 symbols. The symbol table size may be expanded to a maximum of 6500 symbols by adding RAM memory. All I/O in the assembler is done through the system monitor, enabling the assembler to take advantage of the monitor's I/O system. The assembler is shipped in hexadecimal object format on paper tape or diskette and is standard with each Intellec MDS.

The Intellec MDS editor is a comprehensive tool for the entry and correction of assembly language programs for the Intel 8080 microcomputer. Its command set allows manipulation of either entire lines of text or individual characters within a line.

Programs may be entered directly from the console keyboard or from the system reader device. Text is stored internally in the editor's workspace, and may be edited with the following commands:

- string insertion or deletion
- string search
- string substitution

To facilitate the use of these editing commands, utility commands are used to change positions in the workspace. These include:


- move pointer by line or by character
- move pointer to start of workspace
- move pointer to end of workspace

The contents of the workspace may be listed to the system console or written to the system list or punch device for future use.

The text editor is written in PL/M<sup>T.M.</sup>80. It occupies 8K bytes of RAM memory, including over 4500 bytes of work-space. The workspace may be expanded to a maximum of 58K bytes by adding RAM memory. All I/O in the editor is done through the system monitor, enabling the editor to take advantage of the monitor's I/O system. The editor is shipped in hexadecimal object format on paper tape or diskette and is standard with each Intellec MDS.

## DEVELOPMENT SYSTEMS

## **MDS-800**



## HARDWARE SPECIFICATIONS

## WORD SIZE

Host Processor (Intel 8080)

Data: 8 bits

Instruction, 8, 16, or 24 bits

### MEMORY SIZE

- RAM: 16K bytes expandable to 64K bytes using optional modules.
- ROM: 2K bytes expandable to 14K bytes in 256 byte increments using optional PROM modules.
- PROM: 256 bytes expandable to 12K bytes using optional modules.
- RAM, ROM and PROM may be combined in user Total: defined configurations up to a maximum of 64K bytes.

#### MACHINE CYCLE TIME

Host Processor (Intel 8080): 2.0 µS

## **BUS TRANSFER RATE**

Maximum bus transfer rate of 5 MHz.

#### SYSTEM CLOCKS

Host Processor (Intel 8080) Clock: Crystal controlled at 2 MHz ±0.1%.

Bus Clock: Crystal controlled at 9.8304 MHz ±0.1%.

#### **I/O INTERFACES**

## CRT:

Baud Rates:	110/300/600/1200/2400/4800/9600
	(selectable).
Code Format:	7–12 level code (programmable).
Parity:	Odd/even (programmable).
Interface:	TTL/RS232C (selectable).
TY:	

#### Т

Baud Rate:	110
Code Format:	
Input:	10 level or greater.
Output:	11 level.
Parity:	Odd.
Interface:	20 mA current loop.

High Speed Paper Tape Reader: Т

I ransfer Rate:	200 cps.
Control:	2-bit output.
	1-bit input.
Data:	8-bit byte
Interface:	TTL

Punch:

Transfer Rate: 75 cps Control: 2-bit output 1-bit input 8-bit byte Data: TTL Interface:

Printer:

put
p

**PROM Programmer:** 

Control:	3 strobes for multiplexed output data.
Data:	8-bit bidirectional
Interface:	TTL

#### **GENERAL PURPOSE I/O (OPTIONAL)**

Input Ports:	8-bit TTL compatible (latched or unlatched);
	expandable in 4 port increments to 44 input
	ports.
<b>Output Ports:</b>	8-bit TTL compatible (latched); expandable
	in 4 port increments to 44.
1	O TTL

Interrupts: 8 TTL compatible interrupt lines.

## INTERRUPT

8-level, maskable, nested priority interrupt network initiated from front panel or user selected devices.

### DIRECT MEMORY ACCESS

Standard capability on Intellec bus; implemented for user selected DMA devices through optional DMA module maximum transfer rate of 2 MHz.

## MEMORY ACCESS TIME

RAM: 450 ns PROM: 1.3 µs using Intel 8708A PROM.

## PHYSICAL CHARACTERISTICS

Dimensions: 8.5" X 19" X 17" 21.6 cm X 48.3 cm X 43.2 cm Weight: 65 lb (29.5 kg)

## **ELECTRICAL CHARACTERISTICS**

DC POWER SUPPLY (Volts)	POWER SUPPLY CURRENT (Amps)	BASIC SYSTEM CURRENT REQUIREMENTS (Amps)	
		Maximum	Typical
+ 5±5%	35.0	9.0	6.6
+12 ±5%	3.0	0.7	0.4
-10 ±5%	3.0	0.2	0.2
-12 ±5%	0.5		

## AC POWER REQUIREMENTS

50-60 Hz; 115/230 VAC; 150 Watts

#### ENVIRONMENTAL CHARACTERISTICS Operating Temperature: 0 to 55°C

10-6

## SOFTWARE SPECIFICATIONS

## CAPABILITIES

System Monitor:

Devices supported include:

ASR 33 teletype

Intel high speed paper tape reader

Paper tape punch

CRT

Printer

Universal PROM programmer

4 logical devices recognized

16 physical devices maximum allowed

## Macro Assembler:

800 symbols in standard system; automatically expandable with additional RAM memory to 6500 symbols maximum.

Assembles all seventy-eight 8080 machine instructions plus 10 pseudo-operators.

Text Editor:

12K bytes of workspace in standard system; automatically expandable with additional RAM memory to 58K bytes.

## **OPERATIONAL ENVIRONMENTAL**

System Monitor:

Required hardware: Intellec MDS 331 bytes RAM memory 2K bytes ROM memory System console

Macro Assembler:

Required hardware: Intellec MDS 12K bytes RAM memory System console Reader device Punch device List device

Required software: System monitor

Text Editor:

Required hardware: Intellec MDS 8K bytes RAM memory System console Reader device Punch device Required software:

System monitor

Tape Format: Hexadecimal object format.

## MDS OPTIONS

MDS-016 16K Dynamic RAM MDS-406 6K PROM (sockets and logic) MDS-501 DMA Channel Controller MDS-504 General Purpose I/O Module MDS-600 Prototype Module MDS-610 Extender Module MDS-620 Rack Mounting Kit

## MDS EMULATORS/SIMULATOR

MDS-ICE-303001 In-Circuit EmulatorMDS-ICE-808080 In-Circuit EmulatorMDS-SIM-100Bipolar ROM Simulator

#### **MDS PERIPHERALS**

MDS-UPPUniversal PROM ProgrammerMDS-PTRHigh Speed Paper Tape ReaderMDS-DOSDiskette Operating System

## MDS INTERFACE CABLES/CONNECTORS

MDS-900 CRT Interface Cable MDS-910 Line Printer Interface Cable High Speed Reader Interface Cable MDS-915 MDS-920 High Speed Punch Interface Cable MDS-930 Peripheral Extension Cable DMA Cable MDS-940 MDS-950 General Purpose I/O Cable MDS-960 25-pin Connector Pair MDS-970 37-pin Connector Pair MDS-980 60-pin Motherboard Auxiliary Connector MDS-985 86-pin Motherboard Main Connector MDS-990 100-pin Connector Hood

## EQUIPMENT SUPPLIED

Central Processor Module **RAM Memory Module** Monitor Module (System I/O) Front Panel Control Module Chassis with Motherboard **Power Supplies Finished Cabinet** Front Panel **ROM Resident System Monitor RAM Resident Macro Assembler RAM Resident Text Editor** Hardware Reference Manual **Reference Schematics Operator's Manual** 8080 Assembly Language Programming Manual System Monitor Source Listing 8080 Assembly Language Reference Card TTY Cable European AC Adapter AC Cord

# MDS-DOS DISKETTE OPERATING SYSTEM AND MDS-DRV ADDITIONAL DRIVE UNIT

Floppy diskette operating system providing high speed Input/Output and data storage for the Intellec<sup>®</sup> MDS.

Supports all existing standard Intellec<sup>®</sup> peripherals.

Data on flexible diskette addressed using IBM softsectored format which allows 1/4 million byte data capacity per diskette.

Up to 200 files per diskette.

int

Dynamic allocation and deallocation of diskette sectors for variable length files.

Device independence realized by assignment of unique file names to each peripheral device.

Supports optional Intellec MDS ICE-80 (In-circuit Emulator) for Intel<sup>®</sup> 8080 Microprocessor.

Diskette system macro assembler used to assemble all 8080 machine instructions with full macro and conditional assembly capabilities.

Diskette system text editor with string search, substitution, insertion, and deletion commands.

Listing produced by macro assembler can be directed to diskette allowing interrogation from high speed console device.


Diskette operating system software products loaded into Intellec MDS RAM in seconds.

Access to all Intellec MDS Monitor facilities.

Programs created, edited, assembled, executed and debugged without paper tape handling.

Diskette operating system functions callable from user programs.

The Intellec MDS Diskette Operating System is a general purpose, high speed data handler and file manipulation system for use with the Intellec MDS and its peripherals. The use of a single or dual drive Diskette Operating System significantly reduces program development time. The software system known as ISIS (Intel Systems Implementation Supervisor), provides the ability to edit, assemble, execute and debug programs, and performs all file management tasks for the user.




MDS-DOS Diskette Drive and Optional MDS-DRV

## HARDWARE

The INTELLEC<sup>®</sup> MDS diskette system provides direct access bulk storage, intelligent controller, and up to two diskette drives. Each drive provides 1/4 million bytes of storage with a data transfer rate of 250,000 bits/second. The controller is implemented with Intel's powerful Series 3000 Bipolar Microcomputer Set. The controller provides an interface to the INTELLEC MDS bus, as well as supporting the two diskette drives. The MDS diskette system records all data in the IBM-compatible soft sector format.

The MDS diskette controller consists of two boards, the Channel Board and the Interface Board. These two printed circuit boards reside in the INTELLEC MDS chassis and constitute the diskette controller. Each of the systems components is shown in the photograph, and are described in more detail in the following paragraphs.



**DOS Channel and Interface Controller Boards** 

## CHANNEL BOARD

The *Channel Board* is the primary control module within the diskette system. The Channel Board receives, decodes, and responds to channel commands from the 8080 Central Processor Unit (CPU) in the INTELLEC MDS system. The Channel Board can access a block of INTELLEC MDS system memory to determine the particular diskette operations to be performed and fetch the parameters required for the successful completion of the specified operation.

The control functions of the Channel Board have been achieved with an 8-bit microprogrammed processor, designed with Intel's Series 3000 Bipolar Microcomputer Set. This 8-bit processor includes four 3002 Central Processing Elements (2-bit slice per CPE), a 3001 Microprogram Control Unit, and 512  $\times$  32 bits of 3604 programmable-read-only-memory (PROM) which stores the microprogram. It is the execution of the microprogram by the microcomputer set which actually effects the control capability of the Channel Board.

## INTERFACE BOARD

The Interface Board provides the diskette controller with a means of communication with the diskette drives, as well as with the INTELLEC MDS system bus. Under control of the microprogram being executed on the Channel Board, the Interface Board generates those signals which cause the read/write head on the selected drive to be loaded (i.e., to come in contact with the diskette platter), cause the head to move to the proper track and verify successful operation. The Interface Board accepts the data being read off the diskette, interprets synchronizing bit patterns, checks the validity of the data using a cyclic redundancy check (CRC) polynomial, and then transfers the data to the Channel Board.

During write operations, the Interface Board outputs the data and clock bits to the selected drive at the proper times, and generates the CRC characters which are then appended to the data.


When the diskette controller requires access to INTELLEC MDS system memory, the Interface Board requests and maintains DMA master control of the system bus, and generates the appropriate memory command. The Interface Board also acknowledges I/O commands as required by the INTELLEC MDS bus.

The Diskette System is capable of performing seven different operations: recalibrate, seek, format track, write data, write deleted data, read data, and verify CRC.

## DISKETTE DRIVE MODULES

Each diskette drive consists of read/write and control electronics, drive mechanisms, read/write head, track positioning mechanism, and the removable floppy diskette platter. These components interact to perform the following functions:

- Interpret and generate control signals.
- Move read/write head to selected track.
- Read and write data.



Additional Drive Unit MDS-DRV

## SOFTWARE - INTEL SYSTEM IMPLEMENTATION SUPERVISOR (ISIS)

The ISIS programs and subroutines reside on the system diskette and provide a broad range of user-oriented design aid software. Total file management and input editing features greatly reduce software development time. The ISIS 8080 Macro Assembler can be loaded in seconds, from the diskette, and all passes executed without the need for user interaction. Object code and list files may be directed to any output device, or stored as diskette files. A special ISIS utility is provided which converts files from hexadecimal to absolute binary for high-speed retrieval and execution. Powerful system console commands are provided in an easy to use English context. Debugging is initiated by a special prefix to any system command or program call which causes Monitor mode to be entered directly from the program call along with its calling parameters.

A file is a user-defined collection of information of variable length. ISIS also treats each of the standard INTELLEC<sup>®</sup> MDS supported peripherals as files through preassignment of unique file names to each device. In this manner data can be copied from one device to another (i.e., tape reader to tape punch) using the same command required to copy one diskette data file to another. ISIS provides automatic implementation of random access disk files. Each file is identified by a user-chosen name unique on its diskette. Up to 200 files may be stored on each 1/4 million byte diskette.

## SYSTEM COMMANDS

The user is provided with a wide range of system commands that offer powerful file and program manipulation features:

- The DIR command lists the names, sizes and attributes of files resident on the specified disk directory.
- The RENAME command allows users to change the identifying names of files.
- The COPY command allows users to create new copies of existing files or to transfer files from one device to another.
- The ATTRIB command allows the user to set or reset write-protection and other characteristics of a disk file.
- The DELETE command removes a file from a diskette, thereby freeing space for allocation for other files.
- The HEXBIN command coverts an Intel standard hexadecimal format file into absolute binary format for a reduction in load time and space.
- The FORMAT command formats a diskette on a second disk drive so that it may be used by ISIS.
- The DEBUG command loads the name program and parameters, and gives control to the INTELLEC MDS monitor for execution and/or debugging in the event of an error.
- Programs may be loaded and executed by typing the program name as a command. Users may therefore name their own programs with descriptive verbs and extend their command repertoire.

## ISIS 8080 MACRO ASSEMBLER

The ISIS 8080 Macro Assembler translates symbolic 8080 assembly language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easy to modify programs by adding or deleting instructions. Full macro capability eliminates the need to rewrite similar sections of code repeatedly and simplifies program documentation. Conditional assembly permits the assembler to include or delete sections of code which may vary from system to system, such as the code required to handle optional external devices.

The ISIS Assembler accepts diskette file input and produces an object file with corresponding symbol table and assembly listing file with any errors. The list file may then be interrogated from the system console or copied to the appropriate list device. The object file may be kept on diskette in its hexadecimal format for loading under ISIS supported software packages such as the optional 8080 In-Circuit Emulator (ICE-80). For loading directly under control of ISIS, the object file may be converted from hexadecimal to absolute binary format using the HEXBIN command.

The ISIS 8080 Macro Assembler is written in PL/M<sup>TM</sup>-80, Intel's high level systems programming language. It occupies 12K bytes of RAM memory allowing space for over 1000 symbols when used with ISIS in a 32K INTELLEC MDS system. The symbol table size may be expanded by adding additional RAM memory.

## **ISIS TEXT EDITOR**

The ISIS Text Editor is a comprehensive tool for the entry and correction of assembly language programs for the Intel 8080 microcomputer. Its command set allows manipulation of either entire lines of text or individual characters within a line.

Programs may be entered from the console keyboard or may be loaded directly. Text is stored internally in the editor's workspace, and may be edited with the following commands:

- string insertion or deletion
- string search
- string substitution

To facilitate the use of these editing commands, utility commands are used to change positions in the workspace, These include:

- move pointer by line or by character
- move pointer to start of workspace
- move pointer to end of workspace

The contents of the workspace are stored on the diskette and can be immediately accessed by ISIS commands or other programs such as the ISIS 8080 Macro Assembler.

The ISIS Text Editor is written in PL/M<sup>TM</sup>-80. It occupies 8K bytes of RAM memory allowing approximately 12K bytes of workspace in a 32K INTELLEC MDS system.

## SOFTWARE SPECIFICATIONS

## ISIS CAPABILITIES

ISIS commands (User entries at console input device)

## File commands:

List diskette directory.
Make a copy of a file.
Remove a file from diskette.
Change the name of a diskette
file.
Change the attributes of a
diskette file.

## Diskette initialization:

FORMAT Initialize a new diskette.

## Program debug and conversion:

DEBUG	Execute a program in debug
	mode.
HEXBIN	Convert program from hexa-
	decimal format to absolute
	binary.

## Program execution:

executable program in a disk-
file can be executed by ring the file name as a com- d.

# ISIS System Calls (System services called by user programs)

## Input/output operations:

OPEN	Initialize file for input/output operations
READ	Transfer data from file to mem- ory
WRITE	Transfer data from memory to file
SEEK	Position diskette file pointer at any byte in the file
RESCAN	Position pointer to beginning of current line
CLOSE	Terminate input/output operations on file

## Diskette directory maintenance

DELETE	Delete a file from the diskette
	directory
RENAME	Change diskette file name
ATTRIB	Change diskette file attributes

## Console Reassignment and error message output

CONSOLE	Change console device
WHOCON	Determine currently assigned sys-
ERROR	tem console Output error message on system console

DOS	DEVELOPMENT SYSTEMS
Program loading an	d execution
LOAD	Load a file of executable code and transfer control to loaded program
EXIT	Terminate program and return to ISIS control
-	oler: in 32K system; automatically ex- dditional RAM memory.
Assembles all se tions plus 10 pse	venty-eight 8080 machine instruc- eudo-operators.
•	workspace in 32K system; auto- lable with additional RAM memory.
ISIS OPERATIONAL EN	VIRONMENTAL
Required hardware Intellec MDS 32K bytes RAM System console	
Required software: System monitor	
Macro Assembler: Required hardware Intellec MDS MDS-DOS Diske 32K bytes RAM System console	ette Operating System
Text Editor: Required hardware Intellec MDS MDS-DOS Diske 32K bytes RAM System console	ette Operating System
Required software: ISIS System monitor	
Required software: ISIS System monitor	
ICE-80 (Optional)	
Required hardware Intellec MDS MDS-80 ICE 32K bytes RAM MDS-DOS Diske	

Required software: ISIS

System monitor

# **MDS-DOS**

## HARDWARE SPECIFICATIONS

## MEDIA

Flexible Diskette One Recording Surface IBM Soft Sector Format 77 Tracks/Diskette 26 Sectors/Track 128 Bytes/Sector

## PHYSICAL CHARACTERISTICS

(Chassis and Drives)

 Mounting:
 Table-Top or Standard 19" Retma Cabinet

 Height:
 12.08" (30.68 cm)

 Width:
 16.88" (42.88 cm)

 Depth:
 19.0" (48.26 cm)

 Weight:
 1 Drive 51 lb (23 kg)

 2 Drives 64 lb (29 kg)

## **ELECTRICAL CHARACTERISTICS**

## Chassis

**DC** Power Supplies

Voltage Current

- 5V 3A ±5%
- -5V 600 mA ±5%
- 24V 4A ±5%
- AC Power Requirements

3-wire input with center conductor (earth ground) tied to chassis

Single-phase, 115/230 VAC; 50-60 Hz; 160 watts

## INTELLEC<sup>®</sup> MDS-DOS Controller

DC Power Requirements Channel Board: 5V @ 3.75A (typ), 5A (max) Interface Board: 5V @ 1.5A (typ), 2.5A (max)

## DISKETTE DRIVE PERFORMANCE SPECIFICATION

Capacity (Unformatted): Per Disk
Capacity (Formatted):           Per Disk
Data Transfer Rate
Average Random Positioning Time

## **ENVIRONMENTAL CHARACTERISTICS**

## MEDIA

 Temperature:

 Operating
 15.6°C to 51.7°C

 Non-Operating:
 5°C to 55%

 Humidity:
 0perating:

 Operating:
 8 to 80% (Wet bulb 29.4°C)

 Non-Operating:
 8 to 90%

#### **DRIVES AND CHASSIS**

 Temperature:

 Operating:
 10°C to 38°C

 Non-Operating:
 -35°C to 65°C

 Humidity:
 Operating:

 Operating:
 20% to 80% (Wet bulb 26.7°C)

 Non-Operating:
 5% to 95%

## MDS-DOS CONTROLLER BOARDS

Temperature: Operating: 0 to 70°C Non-Operating: -55°C to 85°C Humidity: Operating: Up to 90% relative humidity without condensation. Non-Operating: All conditions without condensation of water or frost.

## EQUIPMENT SUPPLIED

Cabinet, Power Supplies, Line Cord, Single Drive FDC Channel Board FDC Interface Board Dual Auxiliary Board Connector Floppy Disk Controller Cable Floppy Disk Peripheral Cable Hardware Reference Manual Reference Schematics ISIS System Diskette ISIS Operators Manual ISIS/MDS Monitor Bootstrap PROM

## OPTIONAL EQUIPMENT

Rack Mount Kit MDS-DRV Additional Drive Unit Blank Diskettes ISIS System Diskettes



# MDS-UPP UNIVERSAL PROM PROGRAMMER

Intellec<sup>®</sup> MDS peripheral capable of programming the following Intel PROMs: 1702A, 2704, 2708, 3601, 3604, 3624, 8702A, 8704, 8708.

Personality cards used for specific Intel PROM programming requirements.


Zero insertion force sockets for both 16-pin and 24-pin PROMs.

Flexible power source for system logic and programming pulse generation.

PROM programming verification facility.

Stand alone or rack mountable.

The Universal PROM Programmer is an Intellec MDS peripheral capable of programming and verifying the following Intel PROMs: 1702A, 2704, 2708, 3601, 3604, 3624, 8702A, 8704, and 8708. Programming and verification operations are initiated from the Intellec MDS system console and are controlled by programs resident in the Intellec MDS and Universal PROM Programmer.



## **SPECIFICATIONS**

## INTERFACE

Data: Two 8-bit unidirectional buses Commands: 3 Write Commands 2 Read Commands Initiate Command

## AVERAGE PROGRAMMING TIME

1702A/8702A:	40 seconds
2708/8708:	5 minutes
3601:	2 seconds
3604:	10 seconds
3624:	10 seconds
2704/8704:	2.5 minutes

#### PHYSICAL CHARACTERISTICS

Dimensions: 6" X 7" X 17" 14.7 cm X 17.2 cm X 41.7 cm Weight: 18 lb (8.2 kg)

## ENVIRONMENTAL CHARACTERISTICS

Operating Temperature: 0° to 70°C.

## OPTIONS

Personality Cards: MDS-UPP-361:3601 Personality Card MDS-UPP-864:8604/3604/3624 Personality Card MDS-UPP-872:8702A/1702A Personality Card MDS-UPP-878:8708/8704/2708/2704 Personality Card

PROM Programming Sockets: MDS-UPP-501: 16-pin/24-pin pair MDS-UPP-502: 24-pin/24-pin pair

## EQUIPMENT SUPPLIED

الأجيار الجاري الأفر الأقربية والمرا

Cabinet Power Supplies 4040 Intelligent Controller Module Specified Zero Insertion Force Socket Pair Intellec MDS Interface Cable Hardware Reference Manual Reference Schematics

# intel

# **MDS-PTR HIGH SPEED PAPER TAPE READER**

Intellec<sup>®</sup> MDS high speed paper tape reader peripheral


20 times faster than standard ASR-33 Teletype reader

Loads 16K Intellec MDS program memory in less than three minutes.

Data transfer at asynchronous rates in excess of 200 characters per second

Rack mountable or stand-alone

The MDS-PTR high speed paper tape reader is an Intellec MDS peripheral that reads paper tape over twenty times faster than the standard ASR-33 Teletype reader. This translates into a significantly faster development cycle due to a marked reduction in the time required for repetitive program loading, assembly, and editing operations.



## SPECIFICATIONS

## TAPE MOVEMENT

Tape Reader Speed:

0 to 200 characters per second asynchronous

Tape Stopping:

Stops "On Character"

## TAPE CHARACTERISTICS

Tape must be prepared to ANSI  $\times$  3.18 or EMCA 10 Standards for base materials and perforations.

Reads tape of any material with thickness between 0.0027'' and 0.0045'' with transmissivity less than or equal to 57% (oiled buff paper tape).

Tape loading: in line

Tape width: 1 inch

## PHYSICAL CHARACTERISTICS

Height: 7.75 in. (19.69 cm) Width: 19.25 in. (48.90 cm) Depth: 11.62 in. (29.52 cm) Weight: 13 lb (5.9 kg)

## **ELECTRICAL CHARACTERISTICS**

AC Power Requirements: 3-wire input with center conductor (earth ground) tied to chassis. 100, 115, or 127 VAC, single phase at 3.0 amps or 220 or 240 VAC and 1.5 amps; 47 to 63 Hz.

#### ENVIRONMENTAL CHARACTERISTICS

Temperature:

Operating: 0 to 55°C (free air) Non-operating: -55°C to +85°C

Humidity:

- Operating: Up to 90% relative humidity without condensation.
- Storage: All conditions without condensation of water or frost.

## EQUIPMENT SUPPLIED

Paper Tape Reader Reader Cable Fanfold Tape Guide Fanfold Paper Tape Hardware Manual Installation and Operations Guide Fanfold Guide Installation Instructions

# MDS-ICE-80 8080 IN-CIRCUIT EMULATOR

Extends powerful Intellec<sup>®</sup> MDS diagnostic capabilities into user configured system allowing real time (2 MHz) emulation of the user system 8080.

User configured system can share Intellec MDS RAM, ROM, and PROM memory.


I/O translation allows user configured systems to share Intellec MDS input/output facilities.

Capability to display previously executed instructions with corresponding address, data, and 8080 status information.

Capability to examine and alter CPU registers and main memory.

Direct Intellec MDS connection to user configured system via an external cable and 40-pin plug.

ICE-80 is an Intellec MDS resident module that interfaces to any user configured 8080 system and allows the designer to emulate the user 8080 in real time, single step the user system's 8080, substitute Intellec MDS memory and I/O for user system equivalents, and extend powerful debug functions into the user system.



## SPECIFICATIONS

## WORD SIZE

Instruction: 8, 16 or 24 bits Data: 8 bits

#### CENTRAL PROCESSOR

8080 CPU, 2  $\mu$ S cycle time, 8-bit accumulator, six 8-bit registers, subroutine nesting to any level, multiple level. interrupt capability.

## INSTRUCTION SET

78 instructions including conditional branching, binary arithmetic, logical operations, register-to-register transfers. and I/O.

## CONNECTORS

Edge Connector: CDC VPB01E43A00A1

### PHYSICAL CHARACTERISTICS

Width: 12.00 in. Height: 6.75 in. Depth: 0.50 in.

## ELECTRICAL CHARACTERISTICS

DC Power:

- $V_{CC} = +5 \pm 5\%$
- I<sub>CC</sub> = 9.81A max.; 6.90A typ.
- $V_{DD} = +12 \pm 5\%$
- I<sub>DD</sub> = 79 ma max.; 45 ma typ.  $I_{BB} = 1 \text{ ma max.}; 1 \mu \text{ a typ.}$
- $V_{BB} = -9V \pm 5\%$

## SPECIFICATIONS

## MEMORY ADDRESSING

Intellec MDS RAM, ROM and PROM may be combined with user system ROM, PROM, and RAM combinations in 4K segments up to a maximum of 65, 536 bytes.

## **I/O ADDRESSING**

Intellec MDS I/O ports may be combined with user system I/O ports in 16 port groups, up to a maximum of 256 8-bit input and 256 8-bit output ports.

## USER SYSTEM INTERFACE

Cable carrying all 8080 address, data, and control signals terminated in a 40-pin plug.

### SYSTEM CLOCK

Crystal controlled 2 MHz  $\pm 0.01\%$ . Removable by jumper selection when replaced by user clock.

## ENVIRONMENTAL CHARACTERISTICS

Operating Temperature: 0 to 70°C

## EQUIPMENT SUPPLIED

Printed Circuit Modules (2) Interface Cables and Buffer Board Reference Manual Schematic Diagram


ICE-80 allows the user to assign Intellec<sup>®</sup> MDS resident memory and I/O to the user system. Once assigned, the MDS memory or I/O becomes a part of the user system. The user system may operate with all MDS resident memory and I/O, all user provided memory and I/O, or a combination of both.

ICE-80 debug features include the setting of breakpoints in two hardware comparitors which can trap on any memory read, memory write, I/O read or I/O write operation. Breakpoint extensions, which can be logically ANDED with basic breakpoint parameters, include stack operation, M1 fetch state, or a user defined logic signal. When a breakpoint is encountered in the emulation mode, ICE-80 automatically reverts to the interrogation mode. At this time the memory address, data bus contents, and 8080 status byte from the last 44 machine cycles can be displayed along with the actual number of clock cycles which elapsed since program initiation. In the single-step mode, the user may select single-step or multiple single-step operation is executed, and upon completion, all relevant system status may be displayed. In multiple single-step mode, status information is stored at the end of each machine cycle and the next instruction is executed. When multiple single-step operation is terminated upon a software breakpoint or user command, historical information may be retrieved for display or off line analysis.

The heart of ICE-80 is a microcomputer system utilizing Intel's 8080 microprocessor as its nucleus. This system communicates with the Intellec MDS host processor via I/O commands. Host processor commands and ICE-80 status are interchanged through registers on the ICE module. ICE-80 and the MDS also communicate through a control block resident in Intellec MDS main memory which contains detailed configuration and status information.

The ICE-80 microcomputer system consists of an Intel 8080 CPU, control memory and data storage memory. The system may be driven with either an internal 2 MHz clock or a user supplied clock. The basic ICE-80 system is augmented by several peripheral devices. An 8-bit command register receives Intellec MDS commands and an 8-bit status register provides ICE-80 systems status information to the Intellec MDS. Bus control logic allows the ICE-80 processor to assume control of the Intellec MDS bus as a bus master, when required. A comparitor contains two 24-bit hardware breakpoint registers which provide address and control information associated with breakpoint functions. Finally, buffer/driver circuitry, located in circuit board in the ICE-80 cable, insures that data transmission between the ICE-80 and user system meets the capacitive loading and input current requirements for the 8080.

**ICE-80** 



**ICE-80 BLOCK DIAGRAM** 

EVELOPMEN SYSTEMS

# intel

# MDS-ICE-30 3000 SERIES IN-CIRCUIT EMULATOR

Extends the Intellec<sup>®</sup> MDS diagnostic capabilities into user configured systems allowing in-circuit emulation of the user system's 3001 MCU

Direct Intellec MDS connection to the user configured system is achieved via an external cable with 3001 compatible 40-pin connector


Provides for the display of all 3001 address, status, and control lines for the current micro-instruction executed

Allows for single step microprogram execution

Presets the 9-bit 3001 Microprogram Address Register and set two independent breakpoints on micro-instruction addresses generated by 3001

Allows two independent breakpoints to be set on the logical combination of any three TTL compatible signals in the user system via three logic probes

ICE-30 is an Intellec<sup>®</sup> MDS resident module that provides the user with direct in-circuit emulation of the 3001 Microprogram Control Unit (MCU) and complete control over the execution of user developed microprograms. Through in-circuit emulation, the designer is able to set micro-program address breakpoints, single step micro-program execution and monitor all of the address, status, and control lines of the 3001.



ICE-30 Module Board with External Cable and 40 Pin Connector

A.C.	CHAR	ACTERISTICS	$T_A = 0^{\circ}C$ to 55°C, $V_{CC} = 5.0V \pm 5\%$

SYMBOL	PARAMETER	MIN	түр <sup>(1)</sup>	МАХ	UNIT
t <sub>CY</sub> <sup>(2)</sup>	Cycle Time	185	120		ns
twp	Clock Pulse Width	35	20		ns
tcs	Clock Pulse Separation	150			
<sup>t</sup> sғ <sup>t</sup> sқ <sup>t</sup> sх <sup>t</sup> sı	Control and Data Input Set-Up Times: LD, AC <sub>0</sub> –AC <sub>6</sub> FC <sub>0</sub> , FC <sub>1</sub> SX <sub>0</sub> –SX <sub>3</sub> , PX <sub>4</sub> –PX <sub>7</sub> FI	13 13 13 13			ns ns ns ns
<sup>t</sup> нғ <sup>t</sup> нк <sup>t</sup> нх <sup>t</sup> нı	Control and Data Input Hold Times: LD, AC <sub>0</sub> –AC <sub>6</sub> FC <sub>0</sub> , FC <sub>1</sub> SX <sub>0</sub> –SX <sub>3</sub> , PX <sub>4</sub> –PX <sub>7</sub> FI	15 15 15 15			ns ns ns ns
<sup>t</sup> co	Propagation Delay from Clock Input (CLK) to Outputs (MA <sub>0</sub> -MA <sub>8</sub> , FO)		90	137	ns
<sup>t</sup> KO	Propagation Delay from Control Inputs $FC_2$ and $FC_3$ to Flag Out (FO)		78	130	ns
<sup>t</sup> FO	Propagation Delay from Control Inputs AC <sub>0</sub> -AC <sub>6</sub> to Latch Outputs (PR <sub>0</sub> -PR <sub>2</sub> )		98	150	ns
t <sub>EO</sub>	Propagation Delay from Enable Inputs EN and ERA to Outputs ( $MA_0-MA_8$ , FO, $PR_0-PR_2$ )			50	ns
t <sub>FI</sub>	Propagation Delay from Control Inputs AC <sub>0</sub> -AC <sub>6</sub> to Interrupt Strobe Enable Output (ISE)		86	140	ns
<sup>t</sup> мн	Propagation Delay from Clock Input (CLK) to Breakpoint Match MATCH			158	ns

NOTES:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

(2)  $t_{CY} = t_{CO} + t_{SF} + t_{WP}$ 


## **TEST CONDITIONS:**

## TEST LOAD CIRCUIT

Input rise and fall times of 10 ns between 0.8 volt and 2.4 volts.

Output load of 10 mA and 50 pF.

Speed measurements are taken at the 1.5 volt level.





SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
C <sub>IN</sub>	Input Capacitance:			50	pF
С <sub>ОUT</sub>	Output Capacitance			50	pF

## D.C. AND OPERATING CHARACTERISTICS T<sub>A</sub> = 0° to 55°C, V<sub>CC</sub> = 5.0V $\pm 5\%$

**ABSOLUTE MAXIMUM RATINGS\*** 

Temperature Under Bias	5°C
Storage Temperature	′5°C
All Output and Supply Voltages	+7V
All Input Voltages	5.5V

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	MIN	түр <sup>(1)</sup>	МАХ	UNIT	CONDITIONS
v <sub>c</sub>	Input Clamp Voltage (All Input Pins)		-0.8	-1.5	V	I <sub>C</sub> = -12mA
۱ <sub>F</sub>	Input Load Current: CLK Input Logic Probe inputs All other inputs			2.0 3.0 0.4	mA mA mA	V <sub>F</sub> = 0.45V
V <sub>IL</sub>	Input Low Voltage			0.8	V	V <sub>CC</sub> = 5.0V
V <sub>IH</sub>	Input High Voltage	2.0			v	V <sub>CC</sub> = 5.0V
<sup>I</sup> cc	Power Supply Current			0.0	mA	
V <sub>OL</sub>	Output Low Voltage PR <sub>0</sub> -PR <sub>2</sub> All other outputs		0.35 0.35	0.45 0.45	V V	I <sub>OL</sub> = 16mA I <sub>OL</sub> = 40mA
V <sub>он</sub>	Output High Voltage MA <sub>0</sub> –MA <sub>8</sub> , ISE, FO	2.4	3.0		v	I <sub>OH</sub> = -2mA
los	Output Short Circuit Current MA <sub>0</sub> –MA <sub>8</sub> , ISE, FO	-40		-120	mA	$V_{cc} = 5.0V^{(2)}$
I <sub>O (OFF)</sub>	Off-State Output Current MA <sub>0</sub> –MA <sub>8</sub> , FO MA <sub>0</sub> –MA <sub>8</sub> , FO, PR <sub>0</sub> –PR <sub>2</sub>			100 100	μΑ μΑ	V <sub>0</sub> = 0.45V V <sub>0</sub> = 5.25V

NOTES:

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. (2) Not more than one output should be shorted at one time.

# intel

# SIM-101/SIM-102/SIM-104 ROM SIMULATORS

Extends the powerful Intellec<sup>®</sup> MDS diagnostic capabilities into user-configured systems, allowing simulation of the user system's bipolar ROM/ PROM memory

Direct Intellec MDS connection to the userconfigured system via external cables and Intel's ROM/PROM compatible dual-in-line connectors

Simulates Intel's standard bipolar ROMs and PROMs

Modular design allows the user to configure simulation modules to particular memory space requirements Directly load the ROM Simulator modules from the output of the Intel  $\ensuremath{^{^{(0)}}}$  Cross Microassembler, CROMIS


Access the configured memory space from the console keyboard using simulated ROM addresses

Examine an entire word regardless of length; i.e., 8 bits, 10 bits, 32 bits etc.

Modify an entire word in a single operation regardless of length

Read access time is 130 ns, maximum

Each ROM-SIM module consists of a high-speed, 130-nanosecond 8K bit RAM board, buffer assembly, external cables, and an interactive software program. The ROM-SIM software is a PL/M<sup>T.M.</sup>-80 program that operates in the Intellec MDS to provide the user interface for the ROM-SIM hardware. The software loads BNPF or hexadecimal files such as those generated by the Cross Microassembler System, CROMIS. The ROM-SIM software has the capability to compare and verify microcode, load, display and modify simulated control store contents, and output new BNPF or hexadecimal files from the simulated ROM memory for ROM/PROM programming.



## SPECIFICATIONS

## DC CHARACTERISTICS

 $T_A = 0^{\circ}C \text{ to } 55^{\circ}C, V_{CC} = 5.0V \pm 5\%$ 

	· · · · · · · · · · · · · · · · · · ·		LIMITS		·
SYMBOL	PARAMETER	MIN	MAX	UNIT	TEST CONDITION
I <sub>I</sub>	Input Load Current Low Order Addr A0-A8 High Order Addr A9-AB Chip Selects		-1.6 -2.1 -0.75	mA	V <sub>CC</sub> = 5.25V V <sub>IN</sub> = 0.45V
V <sub>OL</sub>	Output Low Voltage		0.45	v	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 16 mA
Icc	User Power Supply Sensing		6	mA	User V <sub>CC</sub> = 5.25V
VIL	Input Low Voltage		0.8	v	V <sub>CC</sub> = 5.0V
VIH	Input High Voltage	2.0		v	V <sub>CC</sub> = 5.0V
V <sub>OH</sub>	Output High Voltage		2.4	v	V <sub>CC</sub> = 4.75V
I <sub>SC</sub>	Output Short Circuit Current at Single Output	-40	-100	mA	V <sub>O</sub> = 0V, V <sub>CC</sub> = 5V
I <sub>CEX</sub>	Output Leakage Current		±50 250	μΑ μΑ	For High Impedance State For Open Collector

## ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias	0°C to 55°C
Storage Temperature	. –20°C to 75°C
All Outputs or Supply	0.5V to 7.0V
All Inputs	1.0V to 5.5V

## CAPACITANCE LOAD

C <sub>IN</sub>	Low Order Address, Chip Selects High Order Address (Coaxial)	45 pF max. 50 pF max.
COUT	Data Outputs	50 pF max.

## INTELLEC® 8 / MOD 8 MICROCOMPUTER DEVELOPMENT SYSTEM

Complete Hardware/Software Development System for the design and implementation of 8008 CPU based microcomputer systems

Front panel designer's console provides complete system control and monitoring functions

8K bytes of random access memory (RAM) expandable to 16K bytes

2K bytes of erasable and field programmable read only memory (PROM) expandable to 16K bytes

Self contained PROM programming facility with zero insertion force PROM socket

Four 8-bit input and four 8-bit output ports

Integral asynchronous serial data communications capability at 110, 1200, or 2400 baud

Discrete teletype interface (20mA) current loop)

Standard system software includes a PROM resident system monitor, RAM resident Macro-Assembler and RAM resident text editor

Expansion capability provided for up to 16 standard or custom designed microcomputer modules

The Intellec<sup>®</sup> 8/MOD 8 (imm 8-80A) is a complete, self-contained microcomputer development system designed specifically to support the development and implementation of 8008 CPU based microcomputer systems. Its modular design facilitates the development of both large and small MCS-8 system.

The basic Intellec 8/MOD 8 consists of seven standard microcomputer modules (CPU, RAM, PROM, I/O, PROM Programmer, Front Panel Control) and power supplies enclosed in a finished table top cabinet. The heart of the system is the imm 8-82 central processor module built around Intel's 8008 p-channel 8-bit CPU on a single chip.


The Intellec Development System directly supports up to 16K of memory, eight input ports, twenty-four output ports, and provides expansion capability for custom designed microcomputer modules within the system chassis.

The front panel designer's console provides an easy means of monitoring and controlling system operation, manually moving data to and from memory and input/output devices, setting hardware breakpoints, and executing or debugging programs.

The Intellec 8/MOD 8 has 10K bytes of memory in its basic configuration which can be expanded to 16K bytes within the system chassis. Of the basic 10K bytes of memory, 8K bytes are random access read/write memory located on two imm 6-28 RAM memory modules. This memory can be used for both data and program storage. The remaining 2K bytes of memory are located on the imm 6-26 PROM memory module and contain the Intellec 8/MOD 8 system monitor in eight Intel<sup>®</sup> 1702A erasable and field programmable read only memory chips. Eight additional sockets (2K bytes) are available on the imm 6-26 programmable read only memory chips.

The PROM and RAM memory modules may be used in any combination to make up the 16K of directly addressable memory housed in the system chassis. Facilities are built into these modules so that combinations of RAM, ROM or PROM may be mixed in 256 byte increments.

The self-contained PROM programming module allows Intel 1602A or 1702A PROMs to be programmed and verified directly from RAM or PROM memory.





# INTELLEC<sup>®</sup>8 HIGH SPEED PAPER TAPE READER

Directly compatible with all Intellec<sup>®</sup> 8 Microcomputer Development Systems

20 times faster than standard ASR-33 teletype reader

Data transfer at asynchronous rates in excess of 200 characters per second


3 teletype reader Rack mo

Loads any 8K Intellec  $^{\circledast}$  8 program memory in less than 90 seconds

Rack mountable or stand-alone

The imm8-90 high speed paper tape reader provides all Intellec 8 Microcomputer Development Systems with a high speed paper tape input that is over twenty times faster than the standard ASR-33 teletype reader. This translates into a significantly faster development cycle due to a marked reduction in the time required for repetitive program loading, assembly, and editing operations.

The Intellec 8 monitor software provides two key capabilities which significantly enhance the systems performance of the imm8-90. A general purpose paper tape reader driver is included in the Intellec 8 Monitor. It enables all systems software to utilize the high speed reader features and is caliable by user written application programs. The monitor also provides dynamic I/O reconfiguration permitting instantaneous reassignment of physical devices to logical devices.



## **SPECIFICATIONS**

## TAPE MOVEMENT:

Tape Reading Speed 0 to 200 characters per second asynchronous Tape Stopping Stops "On Character"

TAPE CHARACTERISTICS:

Tapes must be prepared to ANSI  $\times$  3.18 or EMCA 10 Standards for base materials and perforations.

Reads tape of any material with thickness between 0.0027" and 0.0045" with transmissivity less than or equal to 5% (oiled buff paper tape).

Tape loading: in line

Tape width: 1 inch

3 wire input with center conductor (earth ground) tied to chassis. 100, 115, or 127 VAC, single phase at 3.0 amps or 220 or 240 VAC and 1.5 amps; 47 to 63 Hz.

ELECTRICAL CHARACTERISTICS:

## EQUIPMENT SUPPLIED

Paper Tape Reader Reader Cable Reader Flat Cable Fanfold Tape Guide Fanfold Paper Tape Hardware Manual Installation and Operations Guide Fanfold Guide Installation Instructions

# BAREBONES 80 MICROCOMPUTER SUBSYSTEM

Complete 8080 CPU based microcomputer subsystem composed of Intel microcomputer modules housed in a card cage and interconnected by a printed circuit motherboard containing module sockets

78 instructions including data transfer; decimal, binary, and double precision arithmetic; logical, branch, stack, and I/O  $\!$ 

Vectored interrupt capability

DMA capability

4K 8-bit bytes of RAM expandable to 16K bytes in standard system and 64K bytes in user modified system

Sockets for 4K 8-bit bytes of PROM expandable to 16K bytes in standard system and 64K bytes in user modified system

Four 8-bit input ports expandable to 16 input ports; four 8-bit output ports expandable to 28 output ports. Expansion to 256 input and 256 output ports in user modified system. All ports are TTL compatible

Integral asynchronous serial data communications capability at 110, 1200, or 2400 baud


Discrete teletype interface (20 mA current loop)

Expansion capability provided for additional 12 Intel or custom microcomputer modules

Rack mountable.

The Barebones 80 (imm8-85) is a complete microcomputer system intended for OEM applications. The subsystem is composed of Intel microcomputer modules which are housed in a card cage and interconnected by a printed circuit motherboard. The chassis has space allocated for OEM power supplies, fan, and front panel.

Four modules are supplied with the basic system and expansion capability exists for 12 additional Intel-supplied or custom modules. Control signals, data and address lines are present at the 12 expansion connectors.



## **BAREBONES 80**

## SPECIFICATIONS

## WORD SIZE

Data: 8 bits Instruction: 8, 16, or 24 bits

## MEMORY SIZE

6K bytes expandable to 16K bytes with standard modules, 64K bytes using custom memory modules.

## INSTRUCTION SET

78, including conditional branching, binary arithmetic, logical, register-toregister, input/output, and memory reference.

## MACHINE CYCLE TIME

2.5  $\mu$ s. (Reduction to 2.0  $\mu$ s possible by using faster memory and appropriate bus control signals.)

#### SYSTEM CLOCK

Crystal controlled at 2 MHz ±0.01%.

## **I/O CHANNELS**

Maximum Input/Output configuration available with I/O or Output Modules

	I nput Ports	Output Ports
imm8-61	16	16
imm8-63 (with one imm8-61)	4	28

## INTERRUPT

User-designed multiple level interrupt capability.

DIRECT MEMORY ACCESS User-designed DMA capability.

## MEMORY ACCESS TIME

RAM: 1 µs with standard RAM module. Faster access time available with user-designed memory systems.

PROM: 1.3 μs with 8702A PROMs. Faster access time available with higher speed PROMs.

#### PHYSICAL CHARACTERISTICS

6¾" X 17" X 12" (suitable for mounting in standard RETMA 7" X 19" panel space). Weight: 11 lb (4.9 kg).

#### ELECTRICAL CHARACTERISTICS

 $\begin{array}{l} \text{DC Power Requirement:} \\ V_{CC} = 5V \pm 5\%, \\ I_{CC} = 6A \text{ max., } 3.5A \text{ typ.} \\ V_{DD} = -9V \pm 5\%, \\ I_{DD} = 1.2A \text{ max., } 0.8A \text{ typ.} \\ V_{CC} = +12V \pm 5\%, \\ I_{GG} = 0.06A \text{ max., } 0.04A \text{ typ.} \end{array}$ 

\*Requirement based on basic Barebones 80 system.

#### ENVIRONMENTAL CHARACTER-ISTICS

Operating Temperature: 0°C to 70°C

## **OPTIONAL MODULES**

Available for Barebones 80: imm8-61 I/O Module imm8-63 Output Module imm6-28 RAM Memory Module imm6-70 Universal Prototype Module imm6-72 Module Extender

## EQUIPMENT SUPPLIED

Central Processor Module Input/Output Module PROM Memory Module RAM Memory Module Chassis with Mother Board PROM Resident System Monitor Complete Hardware and Software

Documentation including schematics and assembly drawings Rack Slides

# INTELLEC<sup>®</sup> 4/MOD 40 MICROCOMPUTER DEVELOPMENT SYSTEM

Complete Hardware/Software Development System for the design and implementation of 4040 and 4004 CPU based microcomputer systems

TTY interface, front panel designer's console, and high speed paper tape reader interface, in conjunction with PROM resident system monitor provide complete program loading, punching, monitoring, interrogation, and alteration capabilities

Program RAM (4K 8-bit bytes) provides a program development medium which lends itself to rapid and facile program monitoring and alteration

Data RAM (320 4-bit bytes expandable to 2560 bytes) provides data storage capacity


Program PROM (expandable to 4K 8-bit bytes) in conjunction with the resident PROM programmer provide capability of simulating final ROM resident program PROM resident system monitor, RAM resident assembler with edit feature included in standard systems software

Includes such standard program development features as program single step, address search (and pass count), next instruction indication, program flow verification

I/O expandable to 16 4-bit input ports and 48 4-bit output ports (all TTL compatible) allowing "hands-on" simulation of entire user system (processor and peripheral devices)

RESET, STOP, INTERRUPT control signals available to user via back panel

Modular design with expansion capability provided for up to eleven optional or user designed modules



The Intellec<sup>®</sup> 4/MOD 40 (imm 4-44A) is a complete, self-contained microcomputer development system designed specifically to support the development and implementation of 4040 and 4004 CPU based mirocomputer systems. Its modular design provides the flexibility to adapt to any size user system and the resident software facilitates program development.

The basic Intellec 4/MOD 40 Microcomputer Development System consists of 4 microcomputer modules (CPU, RAM, MEMORY CONTROL, and PROM PROGRAMMER), power supplies, I/O connectors, console, and displays. The heart of the system is the imm 4-43 central processor module built around Intel's high performance 4-bit 4040 CPU. The imm 4-43 is a complete microcomputer system containing the system clock, 1K 8-bit bytes of PROM memory, 320 4-bit bytes of data RAM memory, 3 4-bit input ports and 8 4-bit output ports. The imm 6-28 program RAM memory module contains a 4K x 8 memory array composed of Intel 2102 static random access memory elements. The imm 4-72 control module contains the circuitry required to interface the central processor module to the program RAM module. The imm 6-76 PROM programmer module provides the capability of programming Intel 1702A PROMs in conjunction with the front panel PROM socket and system monitor. All I/O ports are TTL compatible and accessible from the back panel 37-pin connectors. The front panel designer's console provides a means of monitoring and controlling system operation.

The Intellec modular design allows great design system flexibility. Program PROM can be expanded to 4K 8-bit bytes using imm 6-26 or imm 4-22 optional modules. Data RAM can be expanded to 2560 4-bit bytes using imm 4-24 modules. I/O capability can be expanded to 16 4-bit input and 48 4-bit output ports using optional imm 4-60 and 4-24 modules. The universal prototype card (imm 6-70) in conjunction with the eleven optional card sockets (which contain all essential system signals) provide the capability for interfacing custom designed modules.

The user RESET IN/OUT, STOP/STOP ACKNOWLEDGE, and INTERRUPT/INTERRUPT ACKNOWLEDGE control signals are all available at the back panel. Hence, the user can interrupt, halt, and reset the resident CPU via his own interface.

# INTELLEC<sup>®</sup>4 HIGH SPEED PAPER TAPE READER

Directly compatible with all  $Intellec^{®}$  4 Microcomputer Development Systems

Data transfer at asynchronous rates in excess of 200 characters per second


20 times faster than standard ASR-33 teletype reader

Rack mountable or stand-alone

The imm4-90 high speed paper tape reader provides all Intellec<sup>®</sup> 4 Microcomputer Development Systems with a high speed paper tape input that is twenty times faster than the standard ASR-33 teletype reader. This translates into a significantly faster development cycle due to a marked reduction in the time required for repetitive program loading, assembly, and editing operations.

The Intellec 4 monitor provides the capability of assigning the imm4-90 as an input device and contains the reader driver software. Tapes may be read in BNPF or hexadecimal format.

At least one optional imm4-60 Input/Output Module must be included in the Intellec system to provide the required reader input and output ports.



## SPECIFICATIONS

## TAPE MOVEMENT:

Tape Reading Speed 0 to 200 characters per second asynchronous Tape Stopping

Stops "On Character"

## TAPE CHARACTERISTICS:

Tapes must be prepared to ANSI  $\times$  3.18 or EMCA 10 Standards for base materials and perforations.

Reads tape of any material with thickness between 0.0027" and 0.0045" with transmissivity less than or equal to 5% (oiled buff paper tape).

Tape loading: in line Tape width: 1 inch

## AC Power Requirement

3 wire input with center conductor (earth ground) tied to chassis. 100, 115, or 127 VAC, single phase at 3.0 amps or 220 or 240 VAC and 1.5 amps; 47 to 63 Hz.

**ELECTRICAL CHARACTERISTICS:** 

## EQUIPMENT SUPPLIED:

Paper Tape Reader Reader Cable Reader Flat Cable Fanfold Tape Guide Fanfold Paper Tape Hardware Manual Installation and Operations Guide Fanfold Guide Installation Instructions

NOTE: Operation of the imm4-90 in conjunction with the Intellec 4/MOD 4 and Intellec 4/MOD 40 requires Version 2.0 software.

# intel

# 8080 SYSTEM DESIGN KIT SDK-80

Complete single board microcomputer system including CPU, memory and  $\ensuremath{\mathsf{I/O}}$ 

Easy to assemble kit-form

High-performance (2  $\mu$ s instruction cycle)

Interfaces directly with most terminals (75-4800 baud) Large wire-wrap area for custom interfaces Extensive system monitor software in ROM PC board format and power, compatible with Intellec<sup>®</sup>MDS

The 8080 System Design Kit (SDK-80) is a complete, single board, microcomputer system in kit form. It contains all necessary components, including resistors, caps, crystal and miscellaneous hardware to complete construction. Included is a preprogrammed ROM that contains the system monitor for general software utilities and system diagnostics.

All that is required for operation are power supplies and a suitable terminal; TTY, CRT, etc., (level conversions and baud rate generation included on board).

The SDK-80 is an inexpensive, high-performance prototype system that has designed-in flexibility for simple interface to the users application.



## **SDK-80**

## **SPECIFICATIONS**

## CENTRAL PROCESSOR

CPU: 8080A Instruction Cycle: 1.95 microsecond Tcy: 488 ns

## MEMORY

ROM: 2K bytes (expandable to 4K bytes) 8708/8308 RAM: 256 bytes (expandable to 1K bytes) 8111 Addressing: ROM 0000-0FFF RAM 1000-13FF

## INPUT/OUTPUT

**Baud Rates:** 

Parallel: One 8255 for 24 lines (expandable to 48 lines). Serial: One 8251 USART.

On-board baud rate generator (jumper selectable).

75	1200
110	2400
300	4800
600	

#### INTERFACES

Bus: All signals TTL compatible. Parallel I/O: All signals TTL compatible. Serial I/O: RS232C/EIA 20 mA current loop TTY TTL (one TTL load)

## INTERRUPTS

Single level: Generates RST7 vector. TTL compatible input.

#### DMA

Hold Request: Jumper selectable.

## SOFTWARE

System Monitor: Pre-programmed 8708	or 8308 ROM
Addresses; 0000-03FF.	
Features:	
Display Memory Contents	(D)
Move blocks of memory	(M)
Substitute memory locations	(S)
Insert hex code	(1)
Examine Registers	(X)
Program Control	(G)
Break Point Capability	
Power-up start or system reset start.	
I/O: Console Device (serial I/O)	
LITERATURE	

Design Library: 8080 Users Manual 8080 Assembly Language Manual PL/M Programming Manual MDS Brochure Reference Card (Programmers) SDK-80 User's Guide

## CONNECTORS

I/O: 25 pin female (RS232C) PCB: MDS format

PHYSICAL CHARACTERISTICS (MDS **MECHANICAL FORMAT)** Width: 12.0 in. Height: 6.75 in. Depth: 0.50 in. Weight: approx. 12 oz.

## **ELECTRICAL CHARACTERISTICS (DC POWER)**

V<sub>CC</sub> 5V ±5% 1.3 Amps VDD 12V ±5% 0.35 Amps V<sub>BB</sub>-10V ±5% 0.20 Amps or -12V ±5%

# inte

# **MICROCOMPUTER MODULES**

## MCS-4/40<sup>™</sup>

Modules may be ordered individually. All modules are 8'' wide, 6.18'' high and use standard 100-pin connectors.

## imm4-42 Central Processor Module

- This is a complete microcomputer system with the processor, program storage, data storage, and I/O in a single module.
- The heart of this module is Intel's 4004 single chip fourbit parallel processor – p-channel silicon gate MOS.
- Accumulator and sixteen working registers (4-bit).
- Subroutine nesting up to 3 levels.
- For development work, the CPU interfaces to standard semiconductor memory elements (provided by Intel's standard memory and I/O interface set 4008/4009).
- Sockets for 1K bytes of PROM (Intel 1702A PROM) are provided.
- 320 words (4-bit) of data storage (Intel 4002) are provided.
- Four 4-bit input ports and eight 4-bit output ports (includes TTY interface).
- Bus-oriented expansion of memory and I/O.
- Two phase crystal clock.

## imm4-43 Central Processor Module

- Complete microcomputer system with Intel's high performance 4040 4-bit processor, program storage, data storage, I/O and system clock in a single module.
- 60 instructions including decimal arithmetic, registerto-register transfers, conditional branching, logical operations and I/O.
- Interrupt capability.
- Single step capability.
- 24 index registers.
- Subroutine nesting to 7 levels.
- Direct interface capability to all standard memories (i.e., TTL, NMOS, PMOS, CMOS) through Intel's 4289 Standard Memory Interface chip.
- Sockets for 1K x 8 bytes of program memory (Intel 4702A PROM) expandable to 4K x 8 using optional imm6-26 or imm4-24 modules.

- 320 4-bit bytes of data storage (Intel 4002) expandable to 2560 x 4 using optional imm4-22 or imm4-24 modules.
- Four 4-line input ports and eight 4-line output ports expandable to 16 input and 48 output ports using optional imm4-60, imm4-22 or imm4-24 modules.
- Two phase crystal clock.

## imm4-22 Instruction/Data Storage Module

- This microcomputer module has memory capacity identical to the Central Processor Module and is used for expanding memory and I/O.
- Sockets for 1K bytes of PROM program storage are provided.
- 320 words (4-bit) of data storage are provided.
- Four 4-bit input ports and eight 4-bit output ports.

## imm4-24 Data Storage Module

- This microcomputer module has capacity for sixteen Intel 4002 RAMS – 1280 words (4-bit) of data storage.
- 320 words (4-bit) of data storage are provided.
- A maximum Intellec 4 system may contain up to 2560 words of storage – decoding for this expansion is provided.
- A 4-bit output port is associated with each RAM on this microcomputer module providing sixteen 4-bit output ports on each module.
- All output ports are TTL compatible.

## imm4-60 Input/Output Module

- This module provides input and output port expansion without additional memory.
- Eight 4-bit input ports and eight 4-bit output ports are provided.
- Ports on this module are TTL compatible.

## MCS-8<sup>™</sup>

## imm8-82 Central Processor Module


- Intel's 8008 eight-bit parallel single chip CPU p-channel silicon gate MOS.
- Accumulator and six 8-bit working registers.
- Subroutine nesting up to seven levels.
- Interface to 16K 8-bit bytes of PROM, ROM, or RAM via the PROM Memory Module and RAM Memory Module.
- Interface for expansion to eight 8-bit input ports and twenty-four 8-bit output ports, via the I/O and Output Modules.
- Interrupt capability.
- Two phase crystal clock.
- All module interfaces are TTL compatible.

## imm8-60 Input/Output Module

- Four 8-bit input ports (32 lines).
- Four 8-bit data latching output ports (32 lines).
- One pair of ports for TTY communication.
- All input and output ports are TTL compatible.

## imm8-62 Output Module

- Eight 8-bit data latching output ports (64 lines).
- All output ports are TTL compatible.



imm8-82 Central Processor Module

## MCS-80<sup>™</sup>

## imm8-83 CPU Module

- Complete 8-bit parallel central processor module with system clocks, interface and control for memory, I/O ports, and real time interrupt.
- Utilizes Intel's high performance 8080 single chip n-channel microcomputer.
- 2.5 µsecond instruction execution time.
- 78 basic instructions including the entire 8008 instruction set.
- Direct addressing of up to 64K bytes of any speed ROM, PROM, or RAM memory.
- Unlimited subroutine nesting.
- Seven working registers six 8-bit general purpose registers and an 8-bit accumulator.
- Separate 16-bit address bus, 8-bit output bus and 3 multiplexed 8-bit input busses for I/O input, memory input and interrupt data.
- Direct addressing of 256 input and 256 output ports.
- Multiple level real time interrupt capability.
- Direct memory access capability.
- All buses TTL compatible.

## imm8-61 I/O Module

- Four 8-bit input and four 8-bit latching output ports.
- Directly compatible with imm8-83 central processor module.
- Integral asynchronous serial data communications capability and teletype interface.
- Jumper selectable transmission rates of 110, 1200 or 2400 baud.
- Crystal controlled clock.
- Capable of high speed serial communications to 9600 baud.
- TTL compatible.

## imm8-63 Output Module

- Eight 8-bit latching output ports.
- Directly compatible with imm8-83 central processor module.
- Decoding provided for the selection of up to 256 individual output ports.
- TTL compatible.

### COMMON SYSTEM MODULES

### imm6-26 PROM Memory Module

- Provides sockets for up to sixteen 1702A electrically programmable and erasable PROMs for a system's fixed program memory (maximum 4K bytes/module).
- For volume requirements, Intel 2048-bit mask programmed MOS ROMs (1302) may be substituted in the same module.

### imm6-28 RAM Memory Module

- A 4K x 8 n-channel MOS memory system using Intel's 1024-bit Static RAM (2102).
- Address latching, data latching, and module select decoding are provided on the card.
- Provides program storage for up to 4K instructions.

### imm6-70 Universal Prototype Module


- Accommodates 14, 16, 24, or 40 pin wire wrap sockets (maximum of 52 16-pin sockets).
- Provides breadboard capability for developing custom and specialized interface circuits.

### imm6-72 Module Extender

• Extends Intellec modules out of card chassis for ease in test and system debugging.

### imm6-76 PROM Programmer Module

 Provides all timing and level shifting circuitry for programming Intel's programmable and erasable 1702A PROMs.



IMM 6-28 RAM MEMORY MODULE

### **CONVERSION KITS**

### imm4-88

The imm4-88 conversion kit provides an upgrade path for Intellec<sup>®</sup>4/MOD 4 microcomputer development systems. It includes all the hardware and software required to fully support 4040 CPU based microcomputer system development.

The conversion kit contains an imm4-43 CPU module, new memory controller, new front panel, and any software required.

NOTE: Due to necessary wiring changes, these conversions are done at the Intel factory. Contact local Intel salesmen or representatives for instructions.

### imm8-88

The imm8-88 conversion kit provides an upgrade path for Intellec<sup>®</sup>8/MOD 8 microcomputer development systems. It includes all the hardware and software products required to fully support 8080 CPU based microcomputer system development. With the imm8-88 conversion kit installed in an Intellec 8/MOD 8, complete 8080 CPU hardware and software development capability is provided.

The conversion kit is installed by simply plugging in the three new hardware modules in the appropriate Intellec 8/ MOD 8 chassis connectors and installing the new system monitor. The system can be quickly reconfigured to support 8080 CPU chip development by replacing the original boards and system monitor.

### **OEM COMPUTER SYSTEMS**



### SBC 80/10 SINGLE BOARD COMPUTER

8080A Central Processing Unit

1 K bytes of read/write memory

Sockets for 4K bytes of programmable or masked read-only memory

48 Programmable I/O lines with sockets for interchangeable line drivers and terminators

Programmable Synchronous/Asynchronous communications interface with selectable teletype or RS232C compatibility.


Six interrupt request lines.

Bus drivers for memory and I/O expansion

Compatable with optional memory and I/O boards.

The SBC-80/10 is a member of Intel's complete line of OEM computer systems which take full advantage of Intel's LSI technology to provide economical, self-contained computer based solutions for OEM applications. The SBC-80/10 is a complete computer system on a single 6.75-by-12 inch printed circuit card. The CPU, system clock, read/write memory, non-volatile read-only-memory, I/O ports and drivers, serial communications interface, bus control logic and drivers all reside on the board.

Memory and I/O expansion may be achieved using standard Intel boards. Memory may be expanded to 65,536 bytes by adding user specified combinations of SBC-016 16K byte RAM boards, SBC-406 6K byte PROM boards, and SBC-416 16K PROM boards. Input/output capacity may be expanded to 63 8-bit input ports and 63 8-bit output ports using SBC-508 Input/Output boards. Each I/O board contains four 8-bit input ports and four 8-bit output ports. Memory and I/O may be expanded simultaneously (i.e. 4K bytes of RAM, 4K bytes of PROM, and 48 programmable I/O lines, and a USART) by using the SBC-104 Combination board. Expandable backplanes and card-cages are available to support multi-board systems.



## VELOPMEN

SPECIFICATIONS

### WORD SIZE

Instruction: 8, 16, or 24 bits Data: 8 bits

### CYCLE TIME

Basic Instruction Cycle:  $1.95 \ \mu$ sec Note: Basic instruction cycle is defined as the fastest instruction (i.e. four clock cycles)

### MEMORY ADDRESSING

On-Board ROM/PROM: 0-0FFF On-Board RAM: 3C00-3FFF

### I/O CAPACITY

Parallel: 48 programmable lines

Note: Expansion to 504 input and 504 output lines can be accomplished using optional I/O boards.

Serial: (USART)

	Baud Rate (Hz)				
Frequency (KHz) (Jumper Selectable)	Synchronous	Asynchronous (Program Selectable)			
		÷16	÷64		
307.2	_	19200	4800		
153.6	_	9600	2400		
76.8	-	4800	1200		
38.4	38400	2400	600		
19.2	19200	1200	300		
9.6	9600	600	150		
4.8	4800	300	75		
3.49	3490	-	110		

### MEMORY CAPACITY

On-Board ROM/PROM: 4K bytes (sockets only) On-Board RAM: 1K bytes

Off-Board Expansion: Up to 65,536 bytes using user specified combinations of RAM, ROM, and PROM NOTE: ROM/PROM may be added in 1K byte increments.

#### I/O ADDRESSING

On-Board Programmable I/O

Port	1	2	3	4	5	6	8255 #1 Control	8255 #2 Control	USART Data	USART Control
Address	E4	E5	E6	E8	E9	EA	E7	EB	EC	ED

Synchronous:

5-8 bit characters

Internal or external character synchronization Automatic Sync Insertion

Asynchronous:

5-8 bit characters

Break characters generation

1. 1-1/2. or 2 stop bits

False start bit detectors

Full duplex, double buffered transmitter and receiver Parity, overrun, and framing error detection

#### INTERRUPTS

Single-level with on-board logic that automatically vectors processor to location 3816 using RESTART 7 instruction. Interrupt requests may originate from user specified I/O (2) the programmable peripheral interface (2), or USART (2)

### INTERFACES

Bus: All signals TTL compatible

Parallel I/O: All signals TTL compatible

Serial I/O: RS232C or 20 mil current loop TTY interface (jumper selectable)

Interrupt Requests: All TTL compatible

#### LINE DRIVERS AND TERMINATORS

I/O Drivers:


The following line drivers and terminators are all compatible with the I/O driver sockets on the SBC-80/10.

Driver	Characteristic	Sink Current (mA)
7438	I, OC	48
7437		48
7432	NI	16
7426	1, OC	16
7409	NI, OC	16
7408	NI	16
7403	1, OC	16
7400	1 .	16

Note: I = inverting N.I. = non-inverting OC = open collector

I/O Terminators:

Terminators: 220 $\Omega$ /330 $\Omega$  divider or 1 k $\Omega^*$ 



\*Must be ordered separately.

**Bus Drivers:** 

Function	Characteristic	Sink Current (mA)
Data	Tri-State	25
Address	Tri-State	25
Commands	Tri-State	25

### SYSTEM CLOCK

2.048 MHz ± 0.1%

### CONNECTORS

Bus:

86 pin double-sided PC edge connector 0.156 inch centers

Mating Connector: Control Data Corp. VPB01E43A00A1

#### Parallel I/O:

Two 50 pin double-sided PC edge connectors 0.1 inch centers

Mating Connector: 3M 3415-000 or TI H312125 Serial I/O:

26 pin double-sided PC edge connector

0.1 inch centers Mating Connector: 3M 3462-000 or TI H312113

#### PHYSICAL CHARACTERISTICS

Width: 12.00 in. (30.48 cm) Height: 6.75 in. (17.14 cm) Depth: 0.50 in. (1.27 cm) Weight: 14 oz. (0.48 Kg)

### ELECTRICAL CHARACTERISTICS

DC Power:

V <sub>CC</sub> = +5 ± 5%	I <sub>CC</sub> = 2.9 A max
V <sub>DD</sub> = +12 ± 5%	IDD = 150 mA max
$V_{BB} = -5V \pm 5\%$	I <sub>BB</sub> = 2 mA max
V <sub>SS</sub> = -12V ± 5%	ISS = 150 mA max

Note: Does not include power required for options PROM, I/O drivers, and I/O terminators.



### **MICROCOMPUTER SOFTWARE PRODUCTS**

The following section contains information on Intel's Cross Software Products and User's Library. These cross products are all written in FORTRAN IV and are designed to run on a large computer system while generating code for or simulating one of Intel's microcomputers. All these products are also available on several computer timesharing services worldwide.

Included among these products are the PL/M<sup>T.M.</sup> compilers. The PL/M<sup>T.M.</sup> high level programming language was developed by Intel for the 8008 and 8080 microcomputers. Use of this language can significantly reduce programming time and costs.

A partial list of programs in the Intel microcomputer User's Library is also included. New programs are constantly being added to the library in a continuing effort to increase the size of the largest commercially available library of microcomputer programs in the world. You are encouraged to become a member to reap the benefits of the knowledge and experience of hundreds of users. Contributed programs are gratefully accepted.



## intel

### MCS-40 CROSS ASSEMBLER

Accepts all 4004 and 4040 instructions

Conditional assembly capability

Full macro facility

Hexadecimal or BNPF object code formats

Written in ANSI standard FORTRAN IV Comprehensive user documentation Instantly available on worldwide timesharing services

The MCS-40 Cross Assembler, MAC40, is a powerful program development tool for Intel's<sup>®</sup> 4-bit microcomputers, the 4004 and the new 4040. MAC40 provides extensive capabilities which reduce the time and effort involved in program development, debug and documentation. The cross assembler allows usage of the high speed I/O and text editing capability of a large computer system to further shorten the programming task.

MAC40 translates 4004/4040 machine assembly language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easy to modify programs by adding or deleting instructions, or to move the program to another memory location. Full macro capability eliminates the need to rewrite similar sections of code repeatedly and simplifies program documentation. Conditional assembly permits MAC40 to include or delete sections of code which may vary from system to system, such as the code required to handle optional external devices.

Output from MAC40 may be punched to paper tape in hex format for loading into an Intellec<sup>®</sup> 4 Development System or may be punched in BNPF format to program ROMs.

MAC40 is written in ANSI standard FORTRAN IV and is designed to run on most large scale computing systems with a 32-bit or larger integer format (word size). It is also available for immediate use on several major timesharing services throughout the world.

### SPECIFICATIONS

### CAPABILITIES:

Accepts all 66 instruction mnemonics plus 10 pseudo-operators.

Allows up to 499 labels in standard configuration; easily expandable.

Allows a total of up to 9 levels of nested conditional assembly and nested macro-calls.

User definable I/O formats.

Batch or interactive mode.

### OPERATIONAL ENVIRONMENT:

Hardware required 32-bit or larger word size 12–16K words depending on machine

Software required ANSI standard FORTRAN IV compiler

SHIPPING MEDIA: Magnetic tape

### TAPE FORMAT:

9 Track	80 Byte unblocked
EBCDIC	records
800 BP1	Unlabeled

### TAPE CONTENTS:

MCS-40<sup>T.M.</sup> Cross Assembler (FORTRAN IV Source)

MERGE Source File Editing Program (FORTRAN IV Source)

XCNV4 Conversion Program (FORTRAN IV Source)

DOCUMENTATION PACKAGE INCLUDES:

4004/4040 Assembly Language Programming Manual

MAC4 External Reference Specification

Pocket Reference Card

### MCS-8<sup>TM</sup> CROSS ASSEMBLER

Accepts all 8008 instructions

Conditional assembly capability

Full macro facility

Hexadecimal or BNPF object code formats

Written in ANSI standard FORTRAN IV Comprehensive user documentation Instantly available on worldwide timesharing services

The MCS-8<sup>T.M.</sup> Cross Assembler. MAC8. is a powerful program development tool for Intel's<sup>®</sup> 8008 microcomputer. MAC8 provides extensive capabilities which reduce the time and effort involved in program development, debug and documentation. The cross assembler allows usage of the high speed I/O and text editing capability of a large computer system to further shorten the programming task.

MAC8 translates symbolic 8008 assembly language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easy to modify programs by adding or deleting instructions, or to move the program to another memory location. Full macro capability eliminates the need to rewrite similar sections of code repeatedly and simplifies program documentation. Conditional assembly permits MAC8 to include or delete sections of code which may vary from system to system, such as the code required to handle optional external devices.

Output from MAC8 may be loaded directly to the 8008 Simulator (INTERP/8) for interactive, symbolic debugging or may be punched to paper tape in hex format for loading into an Intellec® 8/Mod 8 Development System. It may also be punched in BNPF format to program ROMs.

MAC8 is written in ANSI standard FORTRAN IV and is designed to run on most large scale computing systems with a 32-bit or larger integer format (word size). It is also available for immediate use on several major timesharing services throughout the world.

MCS-8 <sup>TM</sup> ASSEMBLY LANGUAGE PROGRAMMING EXAMPLE:	; UMUL – UNSIGNED INTEGER MULTIPLY ; CALL: ARGUMENTS IN C & D ; EXIT: HI ORDER PRODUCT IN B
	; LO ORDER PRODUCT IN C
	; REGS: A,B,E AND FLAGS EXCEPT CARRY ALTERED
001E	UMUL:
001E 0E00	MVI B.0
0020 2609	MVI E,9
0022	UMULO:
0022 C2	MOV A,C ; ROTATE CARRY INTO
0023 1A	RAR ; PRODUCT – MULTIPLIER
0024 D0	MOV C,A ; SHARED REGUSTER
0025 21	DCR E ; FORCING NEXT LSB
0026 2B	RZ ; INTO CARRY
0027 C1	MOV A,B ; EXIT IF 8TH ITERATION
0028 4020	DO JNC UMUL1 ; IF CARRY SET
002B 83	ADD D ; ADD MULTIPLICAND TO '
002C	UMUL1: ; PRODUCT
002C 1A	RAR
002D C8	MOV B,A ; ROTATE MOST SIGNIFICANT
002E 44220	00 JMP UMULO ; PRODUCT AND REPEAT LOOP

### **SPECIFICATIONS**

### CAPABILITIES:

Accepts all 48 instruction mnemonics plus 10 pseudo-operators.

Allows up to 499 labels in standard configuration; easily expandable.

Allows total of up to 9 levels of nested conditional assembly and nested macro-calls.

User definable I/O formats.

Batch or interactive mode.

### **OPERATIONAL ENVIRONMENT:**

Hardware required

- 32-bit or larger word size 12-16K words depending on machine
- Software required ANSI standard FORTRAN IV compiler

### SHIPPING MEDIA: Magnetic tape

### TAPE FORMAT

9 Track	80 Byte unblocked
EBCDIC	records
800 BPI	Unlabeled

TAPE CONTENTS: MCS-8<sup>T.M.</sup> Cross Assembler (FORTRAN IV Source)

MERGE Source File Editing Program (FORTRAN IV Source)

CONV8 Conversion Program (FORTRAN IV Source)

### DOCUMENTATION PACKAGE INCLUDES:

8008 Assembly Language Programming Manual

### MAC8 External Reference Specification

Pocket Reference Card




### 4004/4040 SIMULATOR

Simulates all 4004/4040 machine instructions Accepts output from MAC40, the Intel<sup>®</sup> 4004/4040 Cross Assembler Contains extensive symbolic debugging capabilities Written in ANSI standard FORTRAN IV Instantly available on worldwide timesharing services COMMAND CAPABILITIES: Set breakpoints Trace program execution Dump and modify memory Examine and modify registers Examine and set I/O ports Simulate the 4040 hardware interrupt Measure program execution time

The 4004/4040 Simulator, INTERP/40, is a complete simulation and debug program for the Intel<sup>®</sup> 4004 and 4040 microcomputers. Programs can be run, displayed, stopped, and altered allowing step by step refinement without continuous reassembly of the source program. INTERP/40 provides powerful commands to control the execution of 4004 and 4040 programs. Extensive debug features are built in to help reduce the time and cost involved in program checkout.

INTERP/40 also provides symbolic reference to storage locations and operation codes as well as numeric reference in various number bases.

INTERP/40 is written in FORTRAN IV and is designed to run on most large scale computer systems with a 32-bit or larger integer format (word size). It is also available for immediate use on major timesharing services throughout the world.



### SPECIFICATIONS

### CAPABILITIES:

Provides total software simulation of the Intel  $^{\tiny (\!\! n)}$  4004 and 4040 CPU's.

Can be run in batch or interactive mode.

### **OPERATIONAL ENVIRONMENT:** Hardware required

32-bit or larger word size 12-15K words of memory, depend-

ing on machine

Software required FORTRAN IV compiler SHIPPING MEDIA: Magnetic tape

TAPE FORMAT:9-track80-byte unblockedEBCDICrecords800BPIUnlabeled

TAPE CONTENTS: 4004/4040 Simulator (FORTRAN IV Source) MERGE Source File Editing Program (FORTRAN IV Source)

DOCUMENTATION PACKAGE: INTERP/40 External Reference Specification



### 8008 SIMULATOR

Simulates all 8008 machine instructions Accepts output from PL/M<sup>T.M.</sup> compiler or MAC8 cross assembler Written in FORTRAN IV

Instantly available on worldwide timesharing services Comprehensive user documentation

#### Comprehensive debug features

The 8008 Simulator, INTERP/8, is a complete simulation and debug program for the Intel<sup>®</sup> 8008 microcomputer. INTERP/8 provides powerful commands to control the execution of 8008 programs. Extensive debug features are built-in to help reduce the time and cost involved in program checkout.

INTERP/8 simulates execution of all 8008 machine instructions. Programs either compiled on the PL/M<sup>T.M.</sup> compiler or assembled on the MAC8 Cross Assembler may be loaded directly into INTERP/8 for simulation and checkout.

INTERP/8 provides commands to:


- Set Breakpoints
- Trace Program Execution
- Dump and Modify Memory
- Examine and Modify Registers

- Measure Program Timing
- Examine and Set I/O Ports
- Perform Interrupts and Stack Manipulations
- Perform Address Arithmetic

INTERP/8 also provides symbolic debugging capability. Memory locations may be referenced by their symbolic names, either through labels or variable names. This eliminates the need to know the specific absolute address of each variable or label.

INTERP/8 is written in FORTRAN IV and is designed to run on most large-scale computer systems with a 32-bit or larger integer format (word size). It is also available for immediate use on several major timesharing services throughout the world.

### MCS-8<sup>T.M.</sup> PROGRAM DEVELOPMENT CYCLE



### SPECIFICATIONS

### CAPABILITIES:

Simulates all 48 machine instructions

Allows full 16K program

Can be run in batch or interactive mode

### **OPERATIONAL ENVIRONMENT:**

Hardware required 32-bit or larger word size 15–20K words of memory, depending on machine Software required FORTRAN IV compiler

#### SHIPPING MEDIA: Magnetic tape

TAPE FURINAT:	
9-track	80-byte unblocked
EBCDIC	records
800 BPI	Unlabeled

### **TAPE CONTENTS:**

8008 Simulator (FORTRAN IV Source) MERGE Source File Editing Program (FORTRAN IV Source)

DOCUMENTATION PACKAGE: INTERP/8 User's Manual INTERP/8 Installation Guide

### MCS-80<sup>™</sup> CROSS ASSEMBLER

Accepts all 8080 instructions Conditional assembly capability Full macro facility Hexadecimal or BNPF object code formats Written in ANSI standard FORTRAN IV Comprehensive user documentation Instantly available on worldwide timesharing services

The MCS-80 Cross Assembler, MAC80, is a powerful program development tool for Intel's<sup>®</sup> 8080 microcomputer. MAC80 provides extensive capabilities which reduce the time and effort involved in program development, debug and documentation. The cross assembler allows usage of the high speed I/O and text editing capability of a large computer system to further shorten the programming task.

MAC80 translates symbolic 8080 assembly language instructions into the appropriate machine operation codes. In addition to eliminating the errors of hand translation, the ability to refer to program addresses with symbolic names makes it easy to modify programs by adding or deleting instructions, or to move the program to another memory location. Full macro capability eliminates the need to rewrite similar sections of code repeatedly and simplifies program documentation. Conditional assembly permits MAC80 to include or delete sections of code which may vary from system to system, such as the code required to handle optional external devices.

Output from MAC80 may be loaded directly to the 8080 Simulator (INTERP/80) for interactive, symbolic debugging or may be punched to paper tape in hex format for loading into an Intellec<sup>®</sup> MDS Microcomputer Development System. It may also be punched in BNPF format to program ROMs.

MAC80 is written in ANSI standard FORTRAN IV and is designed to run on most large scale computing systems with a 32-bit or larger integer format (word size). It is also available for immediate use on several major timesharing services throughout the world.

MCS-80 <sup>T.M.</sup> A	SSEMBL	LANGUAG	E PROG	RAMMING EXA	MPLE:	
	0000		; ; ; ; ; ; ; ; ; ; ; ; ;	FOR 16 DECIMAL MICROCOMPUTER. THE ADDRESS OF D AND E REGISTE SECOND OPERAND REGISTERS. THE FIRST OPERAND. AT A TIME.	PERFORMS DECIMAL ADDITION DIGITS ON THE INTEL 8080 THE FIRST OPERAND IS EXPECTED TO BE IN THE RS AND THE ADDRESS OF THE O SHOULD BE IN THE H AND L RESULT IS STORED OVER THE THE ADDITION IS DONE TWO DIGITS	
	0000	0E08	DECAD:	MVI C,8	; INITIALIZE DIGIT COUNTER (HALF)	
	0002	AF		XRA A	; CLEAR CARRY BIT	
	0003		LOOP:			
	0003 0004	1A 8E		LDAX D ADC M	; LOAD TWO DIGITS FROM FIRST OPERAND : ADD TWO DIGITS FROM SECOND OPERAND WITH CARRY	
	0004	27			: DECIMAL ADJUST RESULT	
	0006	12		STAX D	; STORE TWO DIGITS OF RESULTS OVER FIRST OPERAND	
	0007	23		INX H	; INCREMENT ADDRESS OF SECOND OPERAND	
	0008	13		INX D	; INCREMENT ADDRESS OF FIRST OPERAND	
	0009	0D		DCR C	; DECREMENT DIGIT COUNT	
	000A 000D	C20300 C9		JNZ LOOP RET	; CONTINUE IF MORE DIGITS LEFT	
	0000	03				



### **8080 SIMULATOR**

Simulates all 8080 machine instructions

Accepts output from  $\text{PL/M}^{\text{T.M.}}$  compiler or MAC80 Cross Assembler

### Written in FORTRAN IV

Instantly available on worldwide timesharing services Comprehensive user documentation

### **Comprehensive debug features**

The 8080 Simulator, INTERP/80<sup>T.M.</sup>, is a complete simulation and debug program for the Intel<sup>®</sup> 8080 microcomputer. INTERP/80 provides powerful commands to control the execution of 8080 programs. Extensive debug features are built in to help reduce the time and cost involved in program checkout.

INTERP/80 simulates execution of all 8080 machine instructions. Programs either compiled on the PL/M<sup>T.M.</sup> compiler or assembled on the MAC80 Cross Assembler may be loaded directly into INTERP/80 for simulation and checkout.


INTERP/80 provides commands to:

- Set Breakpoints
- Trace Program Execution
- Dump and Modify Memory
- Examine and Modify Registers

- Measure Program Timing
- Examine and Set I/O Ports
- Perform Interrupts and Stack Manipulations
- Perform Address Arithmetic

INTERP/80 also provides symbolic debugging capability. Memory locations may be referenced by their symbolic names, either through labels or variable names. This eliminates the need to know the specific absolute address of each variable or label.

INTERP/80 is written in FORTRAN IV and is designed to run on most large-scale computer systems with a 32-bit or larger integer format (word size). It is also available for immediate use on several major timesharing services throughout the world.



### SPECIFICATIONS

CAPABILITIES:

Simulates all 78 machine instructions

Allows 16K program, easily expandable

Can be run in batch or interactive mode

### **OPERATIONAL ENVIRONMENT:**

Hardware required 32-bit or larger word size 15–20K words of memory.

depending on machine

Software required

FORTRAN IV compiler

### SHIPPING MEDIA: Magnetic tape

### TAPE FORMAT:

9-track 80-byte unblocked EBCDIC records 800 BPI Unlabeled

### TAPE CONTENTS:

8080 Simulator (FORTRAN IV Source) MERGE Source File Editing Program (FORTRAN IV Source)

DOCUMENTATION PACKAGE: INTERP/80 User's Manual INTERP/80 Installation Guide

## intel®

### PL/M<sup>T.M.</sup> HIGH LEVEL PROGRAMMING LANGUAGE MCS-8<sup>T.M.</sup> AND MCS-80<sup>T.M.</sup> CROSS COMPILERS

Reduces program development time and cost Improves product reliability and eases maintenance Available for 8008 and 8080 Comprehensive user documentation Hexadecimal or BNPF object code formats Written in ANSI standard FORTRAN IV Instantly available on worldwise timesharing services

PL/M is a high-level system programming language, specifically designed to ease the programming task for INTEL's 8-bit microcomputers, the 8008 and the 8080. PL/M is a powerful tool, well suited to the requirements of the microcomputer system designer and implementor. The language has been designed to facilitate the use of modern techniques in structured programming. These techniques can lead to rapid system development and checkout, straightforward maintenance and modification, and high product reliability.

The PL/M compilers convert a free-form symbolic PL/M program into an equivalent 8008 or 8080 object program. The compilers themselves take care of all the details of machine or assembly language programming, which permits the programmer to concentrate entirely on effective software design, and the logical requirements of his system.

Output from the PL/M compiler may be loaded directly into the 8008 or 8080 simulator programs for interactive, symbolic debugging or may be punched to paper tape in hex format for loading into an Intellec<sup>®</sup> Microcomputer Development System. It may also be punched in BNPF format to program ROMs.

The PL/M compilers are written in ANSI standard FORTRAN IV and are designed to run on any large-scale computer system with a minimum 32-bit integer format (word size). They are also available for immediate use on several worldwide timesharing systems.

### PL/M PROGRAMMING EXAMPLE:

```
/* BUBBLE SORT DECLARATION */
SORT: PROCEDURE (N) ADDRESS:
          N = LENGTH OF A
     /*
          COUNT = NR. OF SWITCHES PERFORMED TO-DATE
          SWITCHED = (BOOLEAN) HAVE WE DONE ANY SWITCHING YET ON THIS SCAN? */
     DECLARE (N. I. SWITCHED) BYTE,
          (TEMP, COUNT) ADDRESS;
     SWITCHED = 1;
                           /* SWITCHED = TRUE MEANS NOT DONE YET */
     COUNT = 0;
     DO WHILE SWITCHED;
          SWITCHED = \emptyset:
                           /* BEGIN NEXT SCAN OF A */
          DOI = \emptyset TO N-2;
               IF A(I) > A(I+1) THEN
                                      /*
                                         FOUND A PAIR OUT OF ORDER */
                    DO:
                    COUNT = COUNT + 1;
                    SWITCHED = 1;
                                      /*
                                         SET SWITCHED = TRUE */
                    TEMP = A(I);
                                         SWITCH THEM INTO ORDER */
                                      /*
                    A(1) = A(1+1);
                    A(I+1) = TEMP;
                    END
          END;
          /* HAVE NOW COMPLETED A SCAN */
     END /* WHILE */;
        HAVE NOW COMPLETED A SCAN WITH NO SWITCHING */
     RETURN COUNT;
END SORT
```

10-43

### **SPECIFICATIONS**

### **OPERATING ENVIRONMENT:**

Required hardware 32-bit or larger word size 20-25K words of memory, depending on machine

Required software

ANSI standard FORTRAN IV compiler SHIPPING MEDIA: Magnetic tape

 TAPE FORMAT:

 9-track
 EBCDIC

 800 BPI
 80-byte unblocked records

 Unlabeled
 Vertice

### DOCUMENTATION PACKAGE:

8008 and 8080 PL/M Programming Manual

8008 (or 8080) PL/M Compiler Operator's Manual

### **TAPE CONTENTS:**

PLM Pass 1 (FORTRAN IV Source) PLM Pass 2 (FORTRAN IV Source) MERGE Source File Editing Program (FORTRAN IV Source) Sample Test Program (PL/M Source)

## intel

### SERIES 3000 CROSS MICROPROGRAMMING SYSTEM

Built-in series 3000 fields and mnemonics User definable fields and mnemonics Hierarchical field defaults Free field statement format String macro capability Extended address generation Graphical microprogram memory display Symbolic label reference directory MCU jump address validation RAM/ROM/PROM programming file generation

The Intel<sup>®</sup> Series 3000 Cross Microprogramming System, CROMIS, is an advanced software system that supports the generation of microprograms for custom Series 3000 processor and controller micro-architectures. It provides extensive programming facilities that greatly reduce the time and effort required to develop, debug, and document a microprogram.

CROMIS consists of two major software subsystems, XMAS and XMAP, XMAS is a symbolic microassembler which is dynamically user extensible in the size and structure of the target microinstruction format. XMAP is a complementary subsystem which maps the microinstruction bit patterns produced by XMAS into the desired physical microprogram memory locations.

In addition to providing four built-in microinstruction fields and corresponding mnemonic sets for the basic 3001 MCU and 3002 CPE functions, XMAS accepts user definitions for extended microinstruction fields and their associated mnemonics. Graphic debugging aids, string macro capability, definable defaults, and extended address generation further simplify the microprogramming of Series 3000 computing elements.

XMAP accepts the microinstruction file produced by XMAS and generates under user specifications one or more programming files for use with standard memory components. It enables the user to specify the mapping of the field into the physical bit positions of the microprogram memory components.

CROMIS is designed for use on almost any modern computing system with high speed I/O and on-line file facilities. It is available in ANSI (standard) FORTRAN IV source form for user installation or may be immediately accessed on any of several major timesharing services throughout the world. To insure the long term reliability and maintainability of CROMIS, all component programs are written in a highly modular, structured programming style with extensive operational documentation.

### SPECIFICATIONS

### XMAS CAPABILITIES

Translates all 3001 MCU and 3002 CPE mnemonics.

Dynamically allocates storage for labels, values and strings in a user expandable data area.

Accepts microinstruction format definitions of up to 64 total bits.

Provides extended address generation for up to 16K microinstructions.

Includes a four-level user definable field default mechanism.

### **XMAP CAPABILITIES**

Provides direct or inverted mapping for any bit in any microinstruction field. Permits explicit 1's or 0's to be specified for unused bit locations. Generates standard BNPF or hexadecimal programming files. Accepts memory configuration definitions from 1 X 1 bits to 16K X 16 bits.

#### **OPERATIONAL ENVIRONMENT**

Required hardware:

16-bit or larger word size 5 rewindable data files (disc or tapes)

Required software:

ANSI standard FORTRAN IV compiler

### **TAPE CONTENTS**

TAPE 1

Part 1 of XMAS FORTRAN IV Source

TAPE 2

Part 2 of XMAS FORTRAN IV Source XMAS Sample Program XMAP FORTRAN IV Source XMAP Sample Program MERGE File Editing Program

#### SHIPPING MEDIA

Two 2400' magnetic tapes

### TAPE FORMAT

9-track 800 bpi 80 byte unblocked EBCDIC unlabeled

### DOCUMENTATION

source)

Microprogramming the Series 3000 XMAS/XMAP Message Summary XMAS Installation Guide (preamble to XMAS FORTRAN source) XMAP Installation Guide (preample to XMAP FORTRAN

### MICROCOMPUTER SOFTWARE LIBRARY USER'S PROGRAM LIBRARY

The Intel Microcomputer User's Library is a collection of programs, subroutines, procedures and macros written by users of Intel's 4004, 4040, 8008 or 8080 microcomputers. Thanks to customer contributions to the User's Library, Intel is now able to make these programs available to all users of Intel microcomputers. By taking advantage of the availability of these general purpose routines, the microcomputer design engineer and programmer can save many hours of programming and debugging.

A complete, documented listing of each program, procedure or macro in the user's library is sent to each member. This includes information on the program environment, required hardware and software, subroutine calling sequences and memory requirements. As new programs are submitted to the User's Library, they will be sent to all members. Strict documentation standards will be maintained to assure the usability of each library program by every interested member. Several of the available programs are listed in this brochure.



DEVELOPMEN SYSTEMS There are two user's libraries, one each containing programs for the Intel 4-bit and 8-bit microcomputer systems, respectively. Membership in each user's library is available to any interested person or organization. A yearly membership fee of \$100 is charged, for which the member receives a manual of all programs in that library and all updates during the year. For those prospective members who submit a program to the library, a free one-year membership will be awarded. A submittal form for program donation is included in this catalog. More forms may be obtained from any Intel representative.

### Ordering Information

To become a member, send a program, purchase order, or check to:

User's Library Microcomputer Systems Intel Corporation 3065 Bowers Avenue Santa Clara, California 95051

# intel®

Cartritape to Intel MCS-4

### MICROCOMPUTER SOFTWARE LIBRARY PARTIAL PROGRAM INDEX-4-BIT USERS LIBRARY

TITLE	FUNCTION
Cross Assembler on PDP-8	Performs symbolic assembly for 4004 assembly language programs. The assembler runs on a DEC PDP-8 minicomputer.
Cross Assembler for NOVA Computer	Assemble MCS-4 programs and program PROMs.
BNPF Tape Generator for PDP-8	Produces a BNPF object tape from the output of the PDP-8 assembler modified to assemble MCS-4 programs.
MCS-4 Simulator for PDP-8	Simulates operation of MCS-4 system; allows breakpoints, dumps, modification of RAM or ROM, I/O under user control, provides cycle counter for timing. Accepts output of PAL8 assembler in binary form.
MCS-40 Cross Assembler	Program to perform assembly of 4040 programs on an Intellec 8/Mod 80.
Intel MCS-40 Cross Assembler and Text Editor	Edit and assemble MCS-40 source language using a Computer Automation Alpha- 16/Alpha-LSI producing program listings, error diagnostics, source and object tapes.
All programs listed below will execute on t	he 4004 or 4040 CPU.
A Chebyshev Approximation Package	The package contains approximation routines for sine, cosine, arctangent, natural logrithm ( $\log_{e}$ ), and exponential functions ( $e^{x}$ ). It also contains routines for performing addition, complement, multiplication, and division on 64-bit binary numbers.
Parity Checker/Generator	Routine to check or generate parity for 8-bit byte. Utilizes modulo-2 counting technique.
Parity Generator, ASCII Character	Routine to add even parity bits to 7-bit ASCII character. Utilized modulo-2 count- ing technique.
Code Conversion: ASCII to EBCDIC	Table and routine to perform 7-bit ASCII to 8-bit EBCDIC code conversion. Full table with 128 entries provided.
Delay Subroutines	To conditionally generate a selectable time delay of:
	<ol> <li>1 through 256 ms in one ms increments</li> <li>1 through 256 quarter seconds in one quartersecond increments</li> <li>1 through 15 minutes in one minute increments</li> </ol>
Bit Manipulation Routine	AND, OR, XOR, COMPARE, set unselected bits, clear selected bits, test ones.
Universal Logic Subroutines	Forms logical AND, OR, XOR, $\overline{\text{XOR}}$ functions functions between the contents of Registers 0 and 1.
8-bit Parity Check Annex	Compute parity of 8-bit word without affecting any registers or carry.
Binary to BCD Converter	Converts 16-bit binary value into BCD.
Data Compare	Compares two 8-digit numbers and returns a pointer to the greater value in the carry.
Paper Tape Edit	Add, correct, or delete lines in generating a new paper tape without manually controlling tape reader.
IOMEC SERIES THREE (S-3)	Routines which allow full control of the IOMEC S-3 by the MCS-4.

DEVELOPME SYSTEMS

TITLE	FUNCTION
I/O Test	To exercise all $I/O$ lines to allow for troubleshooting of system design, wiring errors, and chip malfunctions.
Bowmar TP 3100 Printer Routine	This program is to run a Bowmar model 3100 thermal printer.
8-Digit Register Dispaly	Program to display 8 digits of data.
Intellec 4/Mod 40 – Silent 700 Interface	Program to interface Intellec 4/Mod 40 to TI Silent 700 terminal.
PROM Dump Utility Program	This is a program to dump the contents of a PROM in the front panel socket onto the teletype printer. The first address and first word is always printed out in the form "00-00" as address-contents. All subsequent address contents-listings are printed out only if the contents of the respective location are different from the contents of the previous location.
PRO FORMA	This program assists in the compiling of source code tapes by eliminating errors and typing mistakes. In the keyboard mode it will only transmit characters to the paper tape punch that are valid in the context of the system assembly language, and automatically formats individual lines and pages to suit.
Peripheral Interface Routine for a Thermal Strip Printer	This subroutine controls the printing of data (numbers and selected characters) on thermal print paper using a 4x5 dot matrix thermal printhead. The software provides character generation and controls the timing of the print cycle.
MCS-4/40 Dissembler	To convert MCS-4 or MCS-40 machine code programs back into mnemonic or assembly code to assist in the modification of programs.
Right Justified HEX Data Shifter	Shifts HEX digit (four binary bits) into RAM right justified.
Floating Point Arithmetic Subroutine Package	Performs decimal arithmetic on 16-digit floating point operands (hexadecima arithmetic is possible with minor changes). Numbers may range from $10^{-130}$ to $10^{125}$ . Functions include Addition, Subtraction, Multiplication, Division and a normalization routine.
HEXBCD	Convert 2 digit HEX value to decimal range.
Fast Binary Multiply: Selectable Bit Precision and Constant Execute Time	The user loads the input variables to CPU registers and specifies one of five multiply precisions (12x12, 12x8, 8x8, 8x4, 4x4) via a code character in register E.
Fast Decimal Multiplication Routine	This subroutine computes the product (16 digit maximum) of two fixed point decimal numbers (each 8 digits maximum).
Automatic Digital Integration	Program will detect and integrate peaks from an amino acide analyzer and type out the area under the peak on the teletype. Program will detect saddle peaks and do simple baseline correction.
Multiply/Divide 8 Decimal Numbers	The multiply/divide subroutine calculates the product/quotient by repeated shifted additions or subtractions and by incrementing/decrementing the multiplier quotient.
Binary to BCD Converter	Converts an 8-bit binary number to a BCD number.

DEVELOPMENT SYSTEMS

## intel®

### PARTIAL PROGRAM INDEX-8-BIT USERS LIBRARY 8-BIT MICROCOMPUTER SOFTWARE LIBRARY

### TITLE

### FUNCTION

Save/Restore CPU State on an Interrupt Saves the CPU registers and flags to

RAM TEST PROGRAM

**TTY Binary Load Routine** 

**TTY Binary Dump Routine** 

Memory Dump

PROM Programmer for Intellec 8 Microcomputer Development System

Data Transfer Routine

**Move Routine** 

Morse Code

**Binary Search Routine** 

Floating Point Math Package

Floating Point Format Conversion Package

16-Bit Multiply

DECHL

16-Bit Multiply

SIMPY 16

LOG2A

Saves the CPU registers and flags to memory at the start of interrupt processing and restores the CPU registers and flags after the interrupt has been processed.

Performs write and read of all zeros and ones, checkerboard test and unique address test. The RAM to be tested is successively initialized to a value and then tested.

Will load memory from a paper tape which is formatted into blocks of 256 or less binary bytes and tests each block against a checksum frame for any read errors. The tape format requires a rubout to indicate start of blocks followed by the starting page address, the starting byte address, the word count up to 256 bytes of data and a checksum in that order. A block of data may overlap pages but may not exceed 256 bytes in length. The last block of data should be followed by two consecutive rubouts to indicate end of data. Program will then branch to page 000 byte 000.

Program will punch the contents of memory to paper tape which is formatted into blocks of 256 or less binary bytes with checksum. Tape format begins with a rubout to indicate start of block followed by the starting page address, starting byte address, word count, up to 256 bytes of data and checksum in that order. Start and end memory locations are entered from TTY keyboard.

Lists memory in octal: start and stop point user definable.

Changes programmer from fixed timing to PROM dependent timing. Program 50% more than minimum required, ensuring permanency.

Transfer a block of data from any location in memory to another.

Moves a string with a specified length to a specified location in RAM.

Program receives message text typed on an ASR33 teletype and sends morse code equivalent to output port 10 bit 0. It contains a 256 character buffer so that text can be typed in faster than it is sent.

Uses a binary search method to find a character in a table of characters.

Package contains subroutines for Addition, Subtraction, Multiplication, Division, Negate, Absolute Value, and Test of Floating Point Numbers.

Provides subroutines for conversion between floating point format and ASCII or BCD. Functions are:

- 1. Floating point to BCD conversion
- 2. BCD to floating point conversion
- 3. Floating point to fixed point (integer) conversion
- 4. Fixed point to floating point conversion

Multiplication of two 16-bit positive numbers giving a 32-bit result.

Macro for decrementing the 16-bit binary contents of the H and L registers.

Performs 16-bit X 16-bit multiplication giving a 16-bit result.

16-bit 2's complement signed multiply.

To calculate the Base 2 log of a number between 1 and 256.

### SOFTWARE

### 8-BIT

### TITLE

Single Precision (8-bit) Multiply/Divide Subroutine

DIV16

BCD To/From Binary Conversion

**Binary Multiplication** 

8080 I/O System Status Display

**Binary to BCD Routine** 

**BCD to Binary Routine** 

Match Game

**Bit Masking Subroutine** 

**High Speed List** 

**Read and Interrupt Modification** 

MPY16

**Binary to ASCII Digit Converter** 

Gray to Binary Conversion

I/O Simulation Macros

Tape Duplication

CRC GEN

16 Bit CRC for polynomial X16+X12+X5+1 (polynomial for SDLC)

CRC16

CRECH

FUNCTION

Five subroutines are provided:

1. 8-bit by 8-bit multiply for signed integers giving a 16-bit result

2. 8-bit by 8-bit multiply for unsigned integers giving a 16-bit result

- 3. 16-bit by 8-bit divide for signed integers giving an 8-bit result
- 4. 16-bit by 8-bit divide for unsigned integers giving an 8-bit result
- 5. 16-bit negate (2's complement)

Performs a 16-bit X 16-bit division giving a 16-bit quotient and a 16-bit remainder.

Subroutines are provided for:

- 1. BCD to binary conversion
- 2. Binary to BCD conversion

Multiplies two binary numbers:

- 1. Multiplicand: 24-bits
- 2. Multiplier: 1- to 24-bits

Display current I/O assignment information when invoked by the INTELLEC 8/MOD 80 MONITOR (Version 1.0).

Converts binary value (1- to 24-bits) to its BCD value (1 to 8 digits).

Converts BCD value (1 to 8 digits) to binary value (maximum 24 bits).

A game to match a player against the processor in a test of logic.

Subroutines for changing 1 to 16 bits of a command word in RAM.

Permits use of a high speed printer with the Intellec 8 monitor (Version 1.0).

Allows printing of headings or operator instructions at the beginning of a Read Operation.

Performs a 16-bit X 16-bit multiply giving a 16-bit result.

Converts binary numbers to ASCII characters.

Converts up to 16 bits of cyclic Gray into binary data.

I/O simulation macros for INTELLEC 8/MOD 80 systems allows simulation of input and output instruction based on an assembly time variable.

Duplicates a tape read in from the high speed tape reader by punching a copy on the TTY terminal with a leader added at both ends.

Generate a 16 bit cyclic redundancy check (CRC) for a data string of up to 2<sup>16</sup> bytes. The generator polynomial and initial conditions are defined by the user.

Produces a 16 bit CRC with 8 bit input bytes. Care should be taken with Most/ Least bit feeding of the data byte and CRC residue. Does not require a table or contain any loops. Requires 24H memory locations and executes in 72.5  $\mu$ sec.

This macro calculates a CRC16 check word using the generation polynomial  $X^{**16+}X^{**15+}X^{**2+1}$ . It can be used to generate a check word for a record that doesn't include one or to check that a record including a check word is correct.

Computes CRC characters for IBM compatible floppy disk. Also works for Synchronous Data Link Control (SDLC).

### 8-BIT

TITLE	FUNCTION
Legible Paper Tape	The program punches legible characters on paper tape, useful for tape labeling.
Banner Print and Punch	Create, on a listing device or tape perforator, a graphic representation of certain ASCII characters.
Large Character Paper Tape Punch Program	The program will convert an inputted TTY ASCII character to a symbolic repre- sentation of that character on the paper tape. The program can also be called to output the ASCII character in the accumulator so the punch feature can be used by other programs such as monitors to print leaders, etc.
Page Listing Program	Provide facility for listing information in a paginated, numbered format. This is accomplished thru the system software with the console printer.
Source Paper Tape to Magnetic Cassette	Will copy a source paper tape onto a magnetic cassette. End statement must be followed by a carriage return. Program will ignore leading blanks.
I Command	This program loads HEX code into sequential RAM locations beginning at the address specified. It is useful for loading HEX machine code directly into RAM for corrections, debugging, execution, or PROM programming.
8080 RAM Memory Test	Memory test for Intellec 8/Mod 80 system
Memory Diagnostic Program	Writes test bytes in any range of memory and compares the written bit combination with what is read. Upon detection of a defective memory location, an error message is printed specifying the address, reference and actual values.
Compare Object Code Tape with Memory	This program extends the Intellec 8 system monitor's "Compare" command to check the data from a HEX format tape against the current information stored in memory.
K, Program Trap	This program provides tow traps (search/wait) for debugging other programs which use RAM memory. Displays the contents of five registers and the trap address when the trap occurs.
DEBUG	A two PROM debugging package to be used in minimum 8080 systems to inspect, dump, move and find data in memory.
Punch Test or TTY Reader/Punch Test	<ul><li>(1) Tests paper tape (using high speed or TTY reader),</li><li>(2) complete TTY reader/punch test.</li></ul>
Reader Test	Test high speed paper tape reader or TTY reader.
TALLEY R2050 HSPTR Driver	Extension to the Intel 8080 monitor to handle a TALLY model R2050 photo- electric tape reader at 200 cps.
TALLY	Allows Tally 2200 line printer to be used in the assembly stage of programming with Intellec 8/Mod 80.
Model 101 Centronics Printer Handler	Accepts character output for Model 101 Centronics printer from assembler or other source. Buffers print characters in RAM performing TTY compatible operations with control characters. Causes line to be printed upon receipt of line feed. Counts lines and keeps track of pagination. Inserts title at top of each page.
High Speed Paper Tape Reader with Stepper Motor Control	This circuit and program allow paper tape to be read at approximately 150 char- acters per second. The reader is assigned by monitor command "AR=1". The program uses electronic damping, under software control, of a stepper motor to increase stepping speed and precision.
Terminal Editor	Procedure for controlling an ASR733 Texas Instruments terminal equipped with RDC (remote control device) option. Search a line in a file contained in cassette 1 with or without copying on cassette 2. The procedure is linked to the Intellec

monitor.

### SOFTWARE

### 8-BIT

TITLE	FUNCTION
Intellec 8/Mod 80-Silent 700 Interface	Interface TI Silent 700 to Mod 80.
Interrupt Service Routine	Handles multiple-level interrupts, saving all registers and flags and outputting th status of the current interrupt to an external status latch.
Interrupt Handler Re-entrant	On processor receipt of an interrupt instruction (RST 0–7), this program saves the machine state and previous interrupt level on the stack, transmits the new service level to the interrupt control unit (ICU), executes a subroutine corresponding t the level interrupt received, then restores the machine and ICU to their pre- interrupt state before resuming executing the interrupted program.
8008 Disassembler	This program is used to obtain an assembly language listing of a machine code program in memory.
8080 Dis-Assembler	This program inputs a HEX tape and generates a symbolic assembly language program suitable for modifications and/or assembling.
DISASM (8080 Disassembler)	DISASM is intended as a software development and debugging aid. Operating o resident object code, it produces an assembly language equivalent which is printe on a TTY terminal. In its present form, the program starts at a given memor address and steps sequentially through memory until manually halted.
BINLB – 8080 System Loader	Loads HEX format paper tape produced by macro assembler on GE Timesharin into 8080 system. Also provides TTY input and output subroutines. BINLD ca also produce a binary dump of itself for bootstrap loading.
Boot	To allow for bootstrap loading of program and for patching of programs or data i memory via the teletype. The program uses less than 200 bytes of memory and ma be placed in ROM or entered manually.
Octal PROM Programming	This program accepts sets of 3 octal numbers. The fourth character (unless it is rubout) will cause the BYTES to be placed in memory starting at 100H. An invalid octal character input in the first 3 positions will cause a carriage return an line feed to be output to the teletype and the line to be ignored. Any number c sets may be input (up to the practical limit of 100H). Whenever a "bell" is typed the address of the last valid byte on Page 1 will be displayed on the register/fla lights and control will pass to the system monitor. To program the PROM, typ P100, 1NN, 0 where NN is the HEX number displayed on the lights.
3080 IDLE Analyzer for Approximating CPU Utilization	Displays amount of time 8080 would have spent in an idle loop. When RUN time compared with idle time, the percent of CPU utilization can be calculated. Tim display is in memory, in ASCII.
Real Time Executive	Performs processor initialization, period and demand scheduling, routine termin tion, and waits during idle time.
Read/write Routines for Interchange Tapes	Subroutines read and write blocks and characters for any common audio casset recorder. Variable redundancy allows high-speed or highly reliable operation.
Proportional Power Control Image Builder	This program builds an "ON-OFF" image in RAM to allow proportional power control using zero crossing solid state relays.
Flag Processing Routine	A routine for contact closure debounding and processing.
Software Stack Routines for 8008	Subroutines provided for PUSH, POP and EXCHange A with top of stack, and save processor state on stack in case of an interrupt, and to restore it again.
Symbol Table List Routine	This program will print the user's symbols in alphabetical order followed by the address the 8008 Macro Assembler has assigned to each symbol.

10-52

### TITLE

Digital to Analog Conversion for Eight Outputs

**Binary to HEX Routine** 

**Binary to BCD Subroutine** 

HEX to decimal conversion

"VALUE" ASCII to HEX check and convert routine

BCD input and direct conversion to binary routine

BINDECBIN

MATH

**Elementary Function Package** 

8080 Foating Point Package with BCD Conversion Routine

8080 Least Squares Quadratic Fitting Routine

Floating point procedures

PL/M floating point interface

Floating point decimal & HEX format conversion

N-byte Binary Multiplication and leading zero blanking

Subroutine DEMULT

#### FUNCTION

The program processes a list of eight 16 bit values to generate eight pulse width modulated voltages which can be filtered to provide inexpensive digital to analog conversion useful for process control or other low speed requirements.

To read a paper tape in binary (EBCDIC) format from the Intel high speed paper tape reader to the MCS-80 system.

Converts unsigned binary number in D, E to 5 BCD digits.

Converts any HEX number between 0 and FFFFH to the decimal equivalent.

Using routines already available in the Intellec 8/Mod 80 monitor, "VALUE", when called will get an ASCII character from the assigned console device, check it for a valid hex digit and convert it to a four bit memory value which is returned in the ACCumulator.

Fast and efficient BCD to binary conversion code. Presented in pseudo subroutine form for implementation in ROM to allow reading of BCD input value, conversion to binary representation and branching based on loading H & L registers to PC.

Converts hex numbers input on TTY to decimal numbers and vice versa. Decimal numbers must be ended with D, hexadecimals with H. Conversion begins with space. If first character input is CR, control is given back to monitor. Largest number handled is two bytes binary.

Includes routines for fixed and floating point arithmetic together with a demonstration program that performs algebraic evaluation and allows unlimited parentheses nesting. An expression within parentheses can be evaluated and displayed by "=" and is preserved as a subtotal, etc.

Calculates floating point: square root logarithm exponential function sine cosine arc tangent hyperbolic sine hyperbolic cosine

Performs floating addition, subtraction, multiplication, division, fixing, floating, negation, and conversion from floating point to BCD with exponent.

Performs summations and matrix manipulation for fitting up to 256 floating point X-Y pairs to a function of the form:

 $aX^2 + bX + c = Y$ 

Dummy PL/M interface procedures.

Interfaces PL/M conventions with floating point assembler format.

The program converts a number of 27 characters maximum to standard 13 digit decimal format and to floating point accumulator form in HEX format on the teletype.

The program performs binary multiplication on two numbers and returns a result that may be up to 255 bytes in length.

To multiply M decimal digits by N decimal digits and store the product (7 digits x 3 digits as written, but easy to expand as required.)

### SOFTWARE

### 8-BIT

### TITLE

**BCD Multiplication** 

MUL/DIV multi-precision pack for 8080

**Double precision multiply** 

**16 Bit Square Root Routine** 

Floating Point Square Root

SORTF

Subroutine SQRT

Fast Floating Point Square Root Routine

Natural logarithm

Subroutine LOG

Approximating Routine

Sin X, Cos X Subroutines

RMSTF

Binary search

Random Number Generator Subroutine

8-bit Pseudo Random Number Generator

16-bit Random Number Generator

#### FUNCTION

Multiplies up to a 6 digit BCD number by a 4 digit BCD number, providing a 10 digit BCD result. All numbers are unsigned.

Signed fixed-point binary fraction multiply and divide. Double-precision inputs, double-precision output for divide and 4-byte output for multiply.

To multiply two 16-bit numbers, returning the most significant 16 bits (in address form) thru the appropriate registers to the calling program.

Return 16 bit square root (8 bit whole number joined with 8 bit fraction) of a 16 bit argument. The result conforms to standard signed number convention; therefore, its highest order bit will always be zero. The argument must have zeros in its two highest order bits, for its square root to lie in the valid range of the signed result.

Math & numerical Manipulation Programs. Operations performed are: test for negative argument (overflow set and return) computation of the square root for positive arguments

Generates 8 bit root of 16 bit number.

This subroutine takes the square root of a number in floating point notation.

Calculate square root of a floating point number by Heron's method. Execution time less than 50 ms for any number.

Computes the natural logarithm of a number between 1 and 65535.

This subroutine takes the log to any integer base of any positive floating point number.

To solve functions such as the log, the antilog, the sine and the tangent function. The program given is set up to solve the antilog (base 2) function.

Generates sine or cosine accurate to 8 bits of an input angle that is accurate to 8 bits. Uses a Chebyshev Economization of Taylor Series for Cosine X. Sine X is generated by complementing the angle X with respect to  $90^{\circ}$  (x' =  $90^{\circ}$  -X) and then taking Cosine X.

To calculate the integration "T" of any continuous function "F(x)" between two limits "a" and "b".

Program searches a table of up to 128 entries. Each entry is composed of a 1 byte argument (Search Key) and an associated result. The result field may be up to 255 bytes for each argument. Result fields must all be the same length.

Subroutine to generate a random number between 0 and  $177_{8}$  (125<sup>10</sup>).

The program reads data from page 0, address FF and generates a random number. The new number is written back in the same location. All numbers except zero are generated. Zero is a disallowed state and is corrected in the program.

The subroutine implements a linear congruential sequence which generates 16-bit random numbers. The random numbers produced range from 0000 to FFFF with a period less than or equivalent to 2 \*\* 16. An 8-bit random number is available as the upper byte of the 16-bit random number.

 $X(N+1) = (2053 * X(N) + 13849) \mod 2 * * 16$ 

### TITLE FUNCTION PL/M Histogram Procedure and Main program generates an 8-bit shift register sequence by XORing the first and last Random Number Generator bits and shifting the result into the next random numbers bottom bit. 1000 numbers are generated and then histogramed. Histogram procedure sets up an output histogram array and then prints the histogram on the TTY when commanded after printing. The array is not zeroed so that intermediate results may be displayed without effect on the final histogram. RANDOM\$BITS A Non-multiplicative pseudo-random number generator. **Clock Subroutine** Maintains a current time of day, decimal adjusted in BCD, of hours, minutes, and seconds. Must be invoked once each second, usually by an external interrupt. Time is stored in three bytes of memory, in the 24-hour system or optically in the 12-hour system. Interrupt Driven Clock Routine Updating of clock located in RAM based on 100 ms time intervals. Pulses arriving on interrupt line. Four storage locations reserved for 100 ms counter, secs counter, mins counter and hour counter. One location for interval counter one for preset interval and one for flag indicating interval has elapsed. Updating of clock takes about 70 microsecs. Calendar Subroutine Uses three bytes of RAM to store the current date arranged as two BCD digits per byte. The date is adjusted for months with 28, 29, 30 or 31 days and February is adjusted for leap years 1976, 1980 and 1984. PASS Program PASS transfers addresses of parameters between a calling program and subroutine. Address Subroutines for dynamic memory allocation and addressing. Data Array Move A contiguous array of data may be relocated in memory, regardless of the magnitude and direction of the move. The source and destination array locations may overlap. The maximum array size is 2<sup>16</sup> bytes.

Shellsort

Text Storage Program

**Time Sharing Communications** 

A Generalized Stepper Motor Driver Program Sorts arrays in place using Shell's method of diminishing increment.

Allows text to be stored in memory using a letter of the alphabet as a pointer. After the message is stored, it can be retrieved by depressing a single key on the TTY. Up to 32 messages may be stored and retrieved independently.

To communicate with medium to large scale computer systems as an external time-share user.

Operations performed by the program are: using entry variables of number of steps, clockwise or counterclockwise direction and speed of steps — several programs are illustrated for moving a stepper motor in either direction then stopping, moving N steps forward then return N steps, moving motor continuously in either direction until interrupted by a TTY keyboard entry, also programs using an LED-photodetector sensor for absolute motor position.

### 8-BIT

### **CROSS PRODUCTS**

Cross Assembler for HP2100 Cross Assembler for PDP-11 Macro Assembler for PDP-11 Absolute Loader for PDP-11 LDA Tape Format 8008 Macro Definition Set for Assembly on PDP-11 8080 Macro Definition Set for Assembly on PDP-11 8080 Cross Compiler on PDP-11 Cross Assembler for PDP-11 Cross Assembler for Nova 1200 Cross Assembler for Nova 1220, IBM 360/40 and CDC3300

Nova Cross Assembler for Intel 8080

Cross Assembler for Nova

Intel 8008 Cross Inverse Assembler for HP 2100

8080 Cross Assembler for HP 2100 DOS 8008 Cross Assembler for HP 3000 8080 Cross Assembler for HP 3000 PL/M 80 Pass 3

### GAMES

NIM NIM Blackjack The Word Game Gambol Mastermind Maze Game of Life Numbers Kalah An Adaptive Game Program Match Game

intel						
	□ 4004 □ 4040	□ 8008	□ 8080	□ 3000		(use additional sheets if necessary)
Program Title						
Function						
Required Hardware						
Required Software						
Input Parameters						
Output Results						
	Registers Modified:			A	Assembler/Compiler Use	d:
	RAM Required:			P	Programmer:	
	ROM Required:			c	company:	
	Maximum Subrouti	ne Nesting Le	evel:	4	Address:	

### INSTRUCTIONS FOR PROGRAM SUBMITTAL TO MCS USER'S LIBRARY

- 1. Complete Submittal Form as follows: (Please print or type)
  - a. Processor (check appropriate box)
  - b. Program title: Name or brief description of program function

c. Function: Detailed description of operations performed by the program

d. Required hardware:

For example: TTY on port 0 and 1 Interrupt circuitry I/O Interface Machine line and configuration for cross products

e. Required software:

For example: TTY routine

Floating point package

Support software required for cross products

- f. Input parameters: Description of register values, memory areas or values accepted from input ports
- g. Output results: Values to be expected in registers, memory areas or on output ports
- h. Program details (for resident products only)
  - 1. Registers modified
    - 2. RAM required (bytes)
    - 3. ROM required (bytes)
    - 4. Maximum subroutine nesting level
- i. Assembler/Compiler Used: For example: PL/M

Intellec 8 Macro Assembler IBM 370 Fortran IV

- j. Programmer, company and address
- 2. A source listing of the program must be included. This should be the output listing of a compile or assembly, Extra information such as symbol table or code dumps is not necessary.
- 3. A test program which assures the validity of the contributed program must be included. This is for the user's verification after he has transcribed and assembled the program in guestion.
- 4. A source paper tape of the contributed program is required. This insures that a clear, original copy of the program is available to photo-copy for publication in a User's Library update publication.

Send completed documentation to:

Intel Corporation User's Library Microcomputer Systems 3065 Bowers Avenue Santa Clara, California 95051

### MICROCOMPUTER TRAINING MICROCOMPUTER WORKSHOPS

Microcomputers are being used in hundreds of applications from simple controllers to complex data processing systems. To enable users to bring microcomputers into their applications, Intel is offering a selection of 3 and 4 day workshops that are designed to provide you with the "tools" for making optimum use of Intel microcomputers in system development.

PREREQUISITES: To attain benefit from course presentation, some background in logic design and a basic knowledge of programming is necessary.

ATTENDANCE: Attendance is limited to (15) enrollees.

TUITION: The fee for each workshop is \$350, which includes course materials, computer time, and luncheons.

SCHEDULE: These workshops are scheduled to be held at Intel Corporation Training Centers in Santa Clara, CA and Boston, MA.

REGISTRATION: Contact your Intel Sales Office for details.

COURSE OBJECTIVE: This workshop will prepare the student to design and develop a system using the Intel<sup>®</sup> 8080 microprocessor through the use of lecture, demonstration, and laboratory "hands-on" experience with the Intellec MDS development system and ICE-80.

### COURSE OUTLINE:

### DAY 1

#### Introduction

- a. Microprocessor System Fundamentals Function/Organization/ Programming
- b. Introduction to the 8080
  - 1. Basic System
    - a) CPU
    - b) Memory
    - c) Input/Output:
    - (Programmed/Interrupt/DMA)
  - 2. Programming Model
- c. Languages
  - 1. Machine Code
  - 2. Assembly Language
  - 3. PL/M

#### Instructions

- a. Input/Output
- b. Register/Memory Reference
- c. Control/Arithmetic

#### The Intellec MDS

- a. Function/Operation
- b. System Monitor

#### The Text Editor

- a. Structure/Commands
- b. Operation

#### Laboratory

a. Using the System Monitor

### b. Using the Text Editor

### DAY 2

### The Macro Assembler a. Syntax/Pseudo-Instructions b. Operation

### System Timing

- a. Instruction
- b. Clock
- c. Address/Data

### Input/Output Programming Subroutines

- a. Invocation
- b. Stack Memory
- c. Parameter Passing

### Teletype Programming Requirements The Interrupt System

- a. Definition
- b. RST Instruction
- c. Service Subroutines

#### Laboratory

- a. Using the Assembler
- b. Program Assembly and Execution

### DAY 3

Branch Table a. Application b. Construction

### Direct Load/Store Instructions System Monitor Debugging Function System Design Process

- a. Memory and I/O Requirements
- b. Bus Control
- c. Clocks
- d. Hardware/Software Trade-offs

### Additional Development Aids Laboratory

- a. Program Assembly and Execution
- b. PROM Programming

### DAY 4

### What is "In Circuit Emulation" ICE-80 Description

a. Functional Block Diagramb. Theory of Operation

#### **ICE-80** Laboratory

- a. Operating the ICE-80
- b. Emulating an 8080 Based System

COURSE OBJECTIVE: This workshop will prepare the student for writing and debugging PL/M programs using lecture, demonstration, and laboratory "hands-on" experience in operating PL/M interactively from a high-speed, time-shared computer terminal.

### COURSE OUTLINE:

### DAY 1

#### Introduction

- a. Overview of PL/M
- b. Preview of Course

#### Definitions

- a. Symbols e. Data Elements
- b. Identifiers
- f. Expressions ords a. Statements
- c. Reserved Words g. Statements d. Comments h. Declarations
- ar commente

### Data Elements

- a. Variables
- b. Subscripted Variables
- c. Data Type
- d. Constants

### **Operators, Operations and Priorities**

- a. Arithmetic
- b. Boolean

#### **Evaluating Expressions Statements**

- a. Redefine
- b. Basic
- c. Conditional

#### Blocks

- a. Concept and Use
- b. Scope of Declarations
- 1. Global and Local
  - 2. Nested and Parallel Blocks

#### Laboratory

- a. Introduction to Data Terminal and Timesharing
- b. Compiling a PL/M Program

#### Assignment

Sample Problem to Flowchart and Program Outside Class

DAY 2 Review Procedures a. Declaration b. Invocation c. Program Construction

Data References Statement Labels Unconditional Transfers Compile-Time Macro Processing Input/Output Processing Simulating an 8080 System Laboratory a. Compile Programs b. Execute Programs

#### DAY 3

- Review Memory Mapping Assembly Language Interface Interrupt Processing Predeclared Variables and Procedures a. LENGTH and LAST b. Condition Code c. Memory Vector d. TIME Procedure
- e. Type Transfer
- f. Decimal Arithmetic
- g. Shifts and Rotates

#### Laboratory

- a. Compile Programs
- b. Execute Programs

COURSE OBJECTIVE: This workshop will provide the student with an in-depth understanding of the Series 3000 family through the use of lecture and demonstration. Microprogramming and design examples are presented.

### COURSE OUTLINE:

### DAY 1

#### Introduction

a. Introduction to Microprogramming

#### b. The Series 3000 Component Family

c. Series 3000 System Overview

### **CPU Design Example**

- a. CPU System Requirements
- b. Architecture of a CPU
- c. Developing a Macro-instruction Set
- d. Interrupt Handling
- e. Microprogram Mapping

### DAY 2

#### **Design Techniques**

- a. Conditional Clocking
- b. K-Bus
- c. Micro-instruction Field Extension
- d. Micro-subroutines
- e. Pipelining
- f. Timing Analysis

#### **Controller Design Example**

- a. Disc Controller System Requirements
- b. Architecture of a Disc Controller
- c. Microprogram Implementation

### DAY 3

### Development Support

- a. Introduction to CROMIS, the Series 3000 Cross Micro-Assembler
- b. MDS-800 Microcomputer Development System
- c. ICE-30 In-Circuit Emulator
- d. ROM Simulator
- e. Demonstration

### MCS-4/40 WORKSHOP

COURSE OBJECTIVE: This workshop will prepare the student to design and develop systems using the Intel<sup>®</sup> 4040 and 4004 through the use of lecture, demonstration, and laboratory "hands-on" experience with the Intellec 4 MOD 40 development system.

### **COURSE OUTLINE:**

### DAY 1

### Introduction

- a. Basic Microcomputer Block Diagram
  - 1. Function
  - 2. Uses
- b. MCS-40 Block Diagram
  - 1. CPU 4004/4040
  - Memory 4001, 4002, 4308, 4289
  - 3. I/O 4207, 4209, 4211, 4003

### Basic System Timing

### Description of Major Elements of CPU MCS-40 Instructions

- a. Basic Machine Instructions
- b. Accumulator Group Instructions
- c. I/O and RAM Instructions
- d. 4040 Group Instructions

### MCS-40 Assembler

- a. Syntax
- b. I/O Formats
- c. Coding Examples

### Laboratory - Intellec 40 Operation

- a. Control Console Use
- b. TTY Input
- c. High-Speed Reader Operation

Homework Utilizing Assembler Language to Code Sample Programs

### DAY 2

#### Review Sample Programs The Interrupt System

- a. Definition
- b. Instructions
- c. Service Subroutines

#### System Monitor Description System Development Aids

- System Development Alt
- a. Intellec 4 MOD 40
- b. Cross Assemblers
- c. User's Library

#### System Interrelation

- a. Connections
  - 1. Hardware
  - 2. Software
- b. ROM/RAM Configurations
- c. Interface Design
- d. MCS-40 Family Components

### Sample System Design

### Laboratory

- a. Using the Assembler
- b. Debug Using System Monitor and Console


#### DAY 3

Review System Design Hardware/Software Trade-offs Laboratory a. Hands-On Programming Time b. PROM Programming

Summary and Course Review

# 11

## **TIMEKEEPING CIRCUITS**



### 5810A

### SINGLE CHIP LCD TIME/SECONDS/DATE WATCH CIRCUIT

 On Chip Voltage Multiplier Provides 4.5V For Driving 3<sup>1</sup>/<sub>2</sub> Digit Field Effect Display

int

- Only Two Switches Required For Complete Operation Of The Watch
- Operates With 32.768 kHz Quartz Crystal
- Anti-Bounce Protection On Switch Inputs
- AM/PM Indication When Setting Time

The 5810A is a low power timekeeping circuit intended for use with 7 segment, 3-1/2 digit field effect liquid crystal displays. All of the circuitry required in a Time/Seconds/Date watch is contained on this single chip.

An on-chip voltage multiplier is incorporated on the 5810A. The multiplier derives a 4 to 4.8 volt display drive supply from the 1.5 volt battery. This multiplier requires only three external capacitors.


The 5810A, in conjunction with an external quartz crystal and trimmer capacitor, oscillates at 32.768 kHz, divides down and decodes Seconds, Minutes, Hours, and Date of Month.

The 5810A will normally display Hours and Minutes. Closure of the D/C command switch will cause Seconds to be displayed in the Minutes position and the Hours will be blanked. A second closure of the D/C command switch will cause the Date to be displayed in the Minutes position and Hours to be blanked. A third closure of the D/C command switch will cause a return to the normal mode displaying Hours and Minutes. Switch S is used in conjunction with switch D/C for timesetting operations (see page 11-4 for description of operation). Thus only two switches are required for complete operation of the watch.

The colon is flashed at a 1Hz rate in all three display modes.

To facilitate testing and calibration a fast test input, reset and oscillator calibrate output are provided. These functions are described on page 11-4.

The 5810A is manufactured with complementary silicon gate MOS. This extremely low power technology is ideally suited for the manufacture of devices designed to operate on small batteries for long periods of time.



### **Absolute Maximum Ratings\***


Temperature Under Bias	–20°C to +70°C
Storage Temperature	–40°C to +125°C
Supply Voltage V <sub>DD</sub> with respect to GND	
Voltage on all Inputs or Outputs with respect to GND	op -0.3V to +0.3V
Power Dissipation	100mW
*COMMENT·	

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D.C. and Operating Characteristics**


 $T_A = 25^{\circ}C$ ;  $V_{DD} = -1.6V$ ;  $f_{OSC} = 32.768$  kHz, Unless Otherwise Specified.

Symbol	Parameter	Min.	Max.	Unit	Test Condition
loo	Total Average Internal Current		5	μA	No Output Load
			10	μA	1µA Output Load
VTT	Multiplier Output Voltage		-4.8	V	Ι <sub>ΟUT</sub> = 0.0μΑ
		-4.0		V	V <sub>DD</sub> =1.5V, I <sub>OUT</sub> =1.0μA
IIHS	Switch Input High Current (D/C, S)		4	μA	V <sub>IN</sub> = 0V
VIL	Input Low Voltage	V <sub>DD</sub> -0.3	V <sub>DD</sub> +0.4	V	
V <sub>IH</sub>	Input High Voltage	-0.3	0.3	V	
V <sub>DD</sub> START	Minimum Oscillator Start Voltage	-1.4		V	
V <sub>DD</sub> SUST	Minimum Oscillator Sustaining Voltage	-1.3		V	
VOLC	Output Low Voltage Common		V <sub>TT</sub> +0.1	V	V <sub>TT</sub> =-4.0V; I <sub>OLC</sub> =1.0μA
VOHC	Output High Voltage Common	-0.1V		V	V <sub>TT</sub> =-4.0V; I <sub>OHC</sub> =-1.0µ/
VOLS	Output Low Voltage Segment		V <sub>TT</sub> +0.1	V	V <sub>TT</sub> =-4.0V;I <sub>OLS</sub> =50nA
VOHS	Output High Voltage Segment	-0.1V		V	V <sub>TT</sub> =-4.0V; I <sub>OHS</sub> =-50nA




TIMEKEEPIN CIRCILITS

### **Output Waveforms**




### **Time Display**

Switch input D/C controls the time display modes. Each closure of switch D/C (D/C input = high) causes a change in the display mode in the sequence Hours and Minutes  $\rightarrow$  Seconds  $\rightarrow$  Date  $\rightarrow$  Hours and Minutes. The following diagram illustrates this:



### **Time Setting**

Switch input S controls the time setting modes. This switch input is active only when the circuit is in the Hours and Minutes display mode. Each closure of switch S (S input = high) causes a change in the time set modes in the sequence Hours and Minutes—Minutes—Seconds — Hours — Date — Hours and Minutes. *Closure of switch D/C when in the Minutes, Hours, or Date time set modes will cause that mode to be advanced at a 1 Hz rate. Closure of switch D/C in the Seconds synchronize mode will cause the Minutes to be advanced by one and the Seconds to be reset to zero and held until the D/C input is returned high.* The colon is displayed only in the Hours PM state in the time set mode.



### Reset

The reset input may be used to initialize all time counters to the zero state. All time counters are automatically reset to zero when voltage is initially applied to the circuit. The zero state is 12:00 AM, 00 Seconds, 0 Date.


### Fast Test

This input by-passes the oscillator stage and prescaler 1, allowing cycling of the counters at rates faster than real time.

### **Calibration Output**

This output brings out the oscillator frequency divided by 32 and may be used for calibration of the oscillator.







### DIGITS D1, D2 AND D3 TRUTH TABLE

NUMBER	SEGMENTS						
	A	в	С.	D	E	F	G
	1	1	1	1	1	1	0
	0	1	1	0	0	0	0
2	1	1	0	1	1	0	1
Э	1	1	1	1	0	0	1
Ч	0	1	1	0	0	1	1
5	1	0	1	1	0	1	1
6	1	0	1	1	1	1	1
٦	1	1	1	0	0	0	0
8	1	1	1	1	1	1	1
9	1	1	1	1	0	1	1

### **Typical Application**



# **GENERAL INFORMATION**




# GENERAL INFORMATION

Description	Page No.
Ordering Information	12-3
Packaging Information	12-4
Standard Product Processing	12-8
Additional Literature	12-10
Sales Offices	Inside Cover

## **ORDERING INFORMATION**

Semiconductor components are ordered as follows:



**Temperature Range** 

#### Examples


P5101L	CMOS 256 x 4 RAM, low power selection, plastic package, commercial temperature range
C8080A2	8080A Microprocessor with 1.5 µs cycle time, hermetic package Type C, commercial temperature range
MD3601/C	256 x 4 PROM, hermetic package Type D, military temperature range, MIL-STD-883 Level C processing*
MC8080A/B	8080A Microprocessor, hermetic package Type C, military temperature range, MIL-STD-883 Level B processing*


\*On military temperature devices, the /B suffix indicates MIL-STD-883 Level B processing, suffix /C indicates MIL-STD-883 Level C processing.

Systems boards, kits and software are ordered using designated part numbers as shown in this catalog.


The latest Intel price book should be consulted for availability of various options.








# PACKAGING INFORMATION



# PACKAGING INFORMATION



### STANDARD PRODUCT PROCESSING AND 100% SCREENING -



Optical inspection criteria based on MIL-STD-883 Method 2010.1B to insure that all devices are free from internal defects which could lead to failure in normal applications. (Monitored by QA)

Hermeticity Testing to eliminate devices which show insufficient hermeticity. (Monitored by QA) Fine leak C DIPs,CERDIPs, and Metal cans (MIL-STD-883 Method 1014A)\* Gross Leak C DIPs and Cerdips only (Method 1014C; vacuum omitted and 2 hour pressurization).



Die Attach (Monitored by QA)

Lead Bonding (Monitored by QA per MIL-STD-883 Method 2011 Test Condition D.) Metal Can

Pneupactor for constant acceleration and mechanical shock (15,000G for 0.5 msec) to insure that all devices are adequately die attached, bonded and free from package defects. (Not 100% screened. Monitored by QA)



Precap Visual Inspection criteria based on MIL-STD-883 Method 2010.1B to insure that after assembly all devices are free from defects which could lead to failure in normal applications. (Each lot must pass a QA acceptance.)

Temperature Cycling per MIL-STD-88: Method 1010 Test Condition C (10 Cyr -65°C to +150°C) to insure that all dev are free from metalization, bonding or packaging defects. (Monitored by QA)

MIL-STD-883 100% screens for class B devices which are performed on a "Customer Special" basis are:

Stabilization Bake (Method 1008) Burn-in (Method 1015, conditions A, B, or C)


MIL-STD-883 Group A Electrical Tests of Method 5005 at maximum and minimum operating temperatures are performed on a "Customer Special" basis.

MIL-STD-883 Group B and C tests are performed periodically to provide generic data. Reprints of the reports on these tests are available from:

Product Marketing Intel Corporation 3065 Bowers Avenue Santa Clara, California 95051



# **COMPUTER GRADE PRODUCTS\***



Final QA Acceptance per MIL-STD-883 Method 2009 External Visual, and Electrical AC, DC, Functional Tests at 25°C with correlated limits to guarantee performance over full specified temperature range (AQL 1%)

\*Consumer Grade Products receive similar processing as applicable.

Intel provides a variety of brochures, users' manuals, and other literature. The list below includes the most popular publications available at the time of publication. If you wish to receive one of the listed documents or have specific requirements for more detailed information, contact your local distributor, sales office, or write Intel Corporation, 3065 Bowers Avenue, Santa Clara, CA 95051, Attention: Literature Department.

International locations also provide selected literature in Japanese, French or German.

### **Complimentary Information**

#### BROCHURES

MCS-80<sup>™</sup> Brochure MCS-40<sup>™</sup> Brochure Intellec<sup>®</sup> MDS Brochure MCS Users' Library Brochure OEM Single Board Computer Brochure Selection of best approach with 4K RAMs: 16, 18 or 22 pin.

#### **REFERENCE CARDS**

8080 Assembly Language reference card 8008 Assembly Language reference card MCS-40 Assembly Language reference card

#### **RELIABILITY REPORTS**

- RR-6 1702A Silicon Gate MOS 2K PROM
- RR-7 2107A/2107B N-Channel Silicon Gate MOS 4K RAMs
- RR-8 Polysilicon Fuse Bipolar PROMs
- RR-9 Static MOS RAMs

### **Manuals and Handbooks**

(Please enclose check or money order payable to Intel Corporation with your order)

)	r	i	С	e

Memory Design Handbook: The complete source of application information on RAMs, ROMs, Serial Memory and Support Circuits	\$5.00
8080 Microcomputer Systems User's Manual	5.00
MCS-8 User's Manual	2.50
8080 Assembly Language Programming Manual	5.00
8008 Assembly Language Programming Manual	5.00
8008 and 8080 PL/M Programming Manual	5.00
MCS-40 User's Manual	5.00
4004 and 4040 Assembly Language Programming Manual	5.00
Series 3000 Reference Manual	5.00
Series 3000 Microprogramming Manual	5.00



### SALES AND MARKETING OFFICES

ALABAMA Barnhill and Associates 7844 Horseshoe Trail Huntsville 35802 Tel: (205) 883-9394

ARIZONA Sales Engineering, Inc. 7155 E. Thomas Road, No. 6 Scottsdale 85252 Tel: (602) 945-5781 TWX: 910-950-1288

CALFORNIA Intel Corp.\* 3065 Bowers Avenue Santa Clara 96051 Tel: (408) 985-1321 TWX: 910-338-0026 Mac-I P.O. Box 1420 Cupertino 95014 Tel: (408) 257-9880 Erate Associates, Inc. 4433 Convoy Street Earle Associates, Inc. 4433 Convoy Street Tel: (714) 278-5441 TWX: 910-335-1565 Santa Ana 92701 Santa Ana 92701 Santa Ana 92701 Tel: (714) 835-6942

COLORADO

Intel Corp. 12075 East 45th Avenue Suite 310 Denver 80239 Tel: (303) 373-4920 TWX: 910-932-0322

EUROPEAN MARKETING OFFICES

BELGIUM Intel International Rue du Moulin à Papier 51-Boite 1 B-1160 Brussels Tel: (02) 660 30 10 TELEX: 24814

#### ORIENT MARKETING OFFICES JAPAN HONG KONG

JAPAN Intel Japan Corporation\* Flower Hill-Shinmachi East Bldg. 1-23-9, Shinmachi, Setagaya-ku Tokyo 154 Tel: (03) 426-9261 TELEX: 781-28426

#### INTERNATIONAL DISTRIBUTORS

AUSTRALIA A. J. Ferguson (Adelaide) PTY, Ltd. 44 Prospect Rd. Prospect 5082 South Australia Tel: 269-1244 TELEX: 82635

AUSTRIA Bacher Elektronischo Gerate GmbH Meidlinger Hauptstrasse 78 A 1120 Vienna Tel: (0222) 83 63 96 TELEX: (01) 1532

BELGIUM Inelco Belgium S.A. Avenue Val Duchesse, 3 B-1160 Brussels Tel: (02) 660 00 12 TELEX: 25441

#### DENMARK

Scandinavian Semiconductor Supply A/S 20, Nanasgade DK-2200 Copenhagen N Tel: (01) 93 50 90 TELEX: 19037 FLORIDA Intel Corp. 1990 NE 27th Terrace Pompane Beach 33062 Tel: (305) 781-7450 TWX: 510-936-9407 Intel Corp. 5151 Adenson Street, Suite 200-3 Orlando 32804 Tel: (305) 628-2393 TWX: 810-863-9219

ILLINOIS Intel Corp.\* 900 Jorie Boulevard Suite 138 Oakbrook 60521 Tel: (312) 325-9510 TWX: 910-651-5881

KANSAS Technical Representatives, Inc. 801 Clairborne Olathe 66061 Tel (913) 782-1177 TWX: 910-749-6412

MARYLAND Barnhill and Associates 57 West Timonium Road Timonium 21093 Tel: (301) 252-7742

Intel Corp.\* 57 West Timonium Road Suite 307 Timonium 21093 Tel: (301) 252-7742 TWX: 710-232-1807

MASSACHUSETS Datcom

Datcom 55 Moody Street Waltham 02154 Tel: (617) 891-4600 TELEX: 92-3462 Intel Corp.\* 187 Billerica Road, Suite 14A Chelmsford 01824 Tel: (617) 861-1136 TWX: 710-343-6333

#### FRANCE Intel Corporation, S.A.R.L. 74, Rue D'Arcueil

74, Rue D'Arcueil Silic 223 94528 Rungis Cedex Tel: (01) 687 22 21 TELEX: 270475

Q1 (Far East) Ltd.

FINLAND

SF 00520 Helsinki 52 Tel: (90) 73 54 88 TELEX: 123107

FRANCE

GERMANY

Fintronic AB

Karialankatu 2C.

Tekelec Airtronic Cite des Bruyeres Rue Carle Vernet

92310 Sevres Tel: (1) 027 75 35 TELEX: 250997

TELEX: 02-13590

Alfred Neye Enatachnik GmbH Schillerstrasse 14 D-2085 Quickborn-Hamburg Tel: (04106) 6121

HONG KONG ASTEC International Keystone House, 2nd Floor Hankow Road, Kowloon Tel: 3-687760

TELEX: 74899 ASCOM

Tak Yan Commercial Bldg. 6th floor 30-32 D'Aguilar Street, Central Hong Kong Tel: 5-260311 TELEX: 83138 JADE HX MICHIGAN Intel Corp. 725 South Adams Road Suite 288

725 South Adams Hoad Suite 288 Birmingham 48011 Tel: (313) 642-7018 TWX: 910-420-1212 TELEX: 2 31143

MINNESOTA Intel Corp. 675 Southgate Office Plaza 5001 West 80th Street Bloomington 55437 Tel: (612) 835-6722 TWX: 910-576-2867

MISSOURI Technical Representatives, Inc. Trade Center Bidg. 300 Brookes Drive, Suite 108 Hazelwood 63042 Tei: (314) 731-5200 TWX: 910-762-0618

NEW JERSEY Intel Corp. 2 Kilmer Road Edison 08817 Tel: (201) 985-9100 TWX: 710-480-6238

12.

NEW YORK Intel Corp.\* 6901 Jericho Turnpike Syosset 11781 Tel: (516) 384-9860 TWX: 510-2212198 Intel Corp. 474 Thursin Read 474 Thursin Read 476 Jericki 282-7340 Tel: 1716) 282-7340 TWX: 510-253-3841 Ossman Components Sales Corp. 395 Cleveland Drive Buffalo 14215 Tel: (716) 482-421 Ossman Components Sales Corp. 280 Metro Park Rochester 14623 Tel: (716) 442-280

SCANDINAVIA Intel Scandinavia A/S\* Lyngbyvej 32 2nd Floor DK-2100 Copenhagen East Denmark Tel: (01) 18 20 00 TELEX: 19567 Intel Sweden AB\* Box 86 S-16212 Vällingby 1 Sweden Tel: (08) 37 53 70 TELEX: 13164 (ABCENT)

TAIWAN Taiwan Automation Co.\* 8th Floor, 140, Section 1 Chung Hsiao E. Road Taipei Tel: 393-33-34 TELEX: 11942 TAIAUTO

ISRAEL Telsys Ltd. 54, Jabotinsky Road IL-Ramat - Gan 52 464 Tel: (3) 73 98 65 TELEX: 32392

ITALY Eledra 3S.P.A. Viale Elvezia, 18 20154 Milan, Tel: (02) 3493041 TELEX: 39332 Eledra 3S.S.P.A, Via Giuseppe Valmarana, 63 00139 Rome, Italy Tel: (06) 81 27 290 - 61 27 324

JAPAN Pan Electron No. 1 Higashikata-Machi Midori-Ku, Yokohama 226 Tel: (045) 471-8811 TELEX: 781-4773 NEW YORIK (cont.) Ossmann Components Sales Corp. 1911 Vestal 13850 Tet: (607) 785-9949 Ossmann Components Sales Corp. 132 Pickard Building Syracuse 13211 Tet: (315) 454-4477 TWX: 710-541-1522 Ossmann Components Sales Corp. 140 Pine Street Kingston 14201 Tet: (914) 338-5505 TWX: 510-247-1941 Intel Corp. 55 Market Street Poughkeepsie, New York 12601 Tet: (914) 473-2303

NORTH CAROLINA Barnhill and Associates 913 Plateau Lane Raleigh 27609 Tel: (919) 876-5617

OHIO Intel Corp.\* 8312 North Main Street Dayton 45415 Tel: (513) 890-5350 TELEX: 288-004 Intel Corp.\* 27801 Euclid Ave. Suite 450 Euclid 44132 Tel: (216) 289-0101

PENNSYLVANIA Vantage Sales Company 21 Bala Avenue Bala Cynwyd 19004 Tei: (215) 667-0990 TWX: 510-662-5846 Intel Corp.\* 1777 Walton Rd. Suite 328A Blue Bell 19422 Tei: (215) 542-9444 TWX: 510-661-0709

ENGLAND Intel Corporation (U.K.) Ltd.\* Broadfield House 4 Between Towns Road Cowley, Oxford OX4 3NB Tel: (0865) 77 14 31 TELEX: 837203

TAIWAN (cont.) Asionics-Taiwan, Inc. 205 Pa-Teh Road, Section 4 Taipei Tel: 75 55 82 TELEX: 22158 Asionics

NETHERLANDS Inelco Nederland AFD Elektronic Joan Muyskenweg 22 NL-1006 Amsterdam Tel: (020) 934824 TELEX: 14622

NORWAY Nordisk Elektronik (Norge) A/S Mustads Vei 1 N-Oslo 2 Tel: (02) 55 38 93 TELEX: 16963

SOUTH AFRICA Electronic Building Elements P.O. Box 4609 Pretoria Tel: 78 92 21 TELEX: 30181

SPAIN Interface Ronda General Mitre #7 E-Barcelona 17 Tel: (93) 203-53-30 TELEX: 54543

#### TENNESSEE

TENNESSEE Barnhill and Associates 206 Chickasaw Drive Johnson City 37601 Tel: (615) 928-0184 Barnhill and Associates 1806 Cour De Chartres Germantown 38138 Tel: (901) 754-0483

TEXAS Evans & McDowell Associates 13777 N, Central Expressway Suite 405 Dallas 75231 Tel: (214) 238-7157 TWX: 910-867-4763 Evans & McDowell Associates 6610 Harwin Avenue, Suite 125 Houston 77036 Tel: (713) 783-2900 Intel Corp.\* 6350 L.B.J. Freeway Suite 178 Dallas 75240 Tel: (214) 661-8829 TWX: 910-800-5487

VIRGINIA Barnhill and Associates P.O. Box 1104 Lynchburg 24505 Tel: (804) 846-4624

WASHINGTON E.S./Chase Co. P.O. Box 80903 Seattle 98108 Tel: (206) 762-4824 Twx: 910-444-2298

CANADA Multilek, Inc. 4 Barren Street Ottawa, Ontario K2J 1G2 Tel: (613) 825-4695 TELEX: 053-4585

GERMANY Intel Semiconductor GmbH\* Wolfratshauserstrasse 169 D8 Munich 71 Tel: (089) 79 89 23 TELEX: 5-212870 Intel Semiconductor GmbH\* 06272 Neiderhausen Wiesenweg 26 Tei: (06127) 2314

SWEDEN Nordisk Electronik AB Fack S-103 Stockholm 7 Tel: (08) 248340 TELEX: 10547

SWITZERLAND Industrade AG Gemsenstrasse 2 Postcheck 80 - 21190 CH-8021 Zurich Tel: (01) 60 22 30 TELEX: 56788

UNITED KINGDOM Rapid Recall, Ltd. 11-15 Betlerton Street Drury Lane London WC2H 9BS Tel: (01) 379-6741 TELEX: 28752 G.E.C. Semiconductors Ltd. East Lane Wembley HAØ 7PP Middlesex Tel: (01) 904-9303 TELEX: 923429

\*Field Application Location

int<sub>el</sub>°

INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, CA 95051 (408) 246-7501