## inte ${ }^{\circ} \quad$ MCS-51" Family of <br> Single Chip Microcomputers User's Manual

|  |  |  | $\square$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | v |  |  |  |  |  |  |
|  |  |  | , |  |  |  |  |  |  |  |
| - | $\underline{-\infty}$ |  |  | sana | , |  |  |  |  |  |
|  |  | - |  |  |  | 7 |  |  |  |  |
|  |  |  | $0$ |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  | (200 |  |  |  |  |  |  |  |  |  |

## intel

# MCS-51 ${ }^{\circledR}$ FAMILY OF SINGLE CHIP MICROCOMPUTERS USER'S MANUAL 

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9 (a) (9). Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.
No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following trademarks of Intel Corporation and its affiliates may only be used to describe their products:

| BXP | Intelevision | MULTIBUS* |
| :--- | :--- | :--- |
| CREDIT | Intellec | MULTIMODULE |
| i | iSBC | PROMPT |
| ICE | iSBX | Promware |
| ICS | Library Manager | RMX |
| $\mathrm{i}_{\mathrm{m}}$ | MCS | UPI |
| Insite | Megachassis | $\mu$ Scope |
| Intel | Micromap |  |

and the combinations of ICE, iCS, iSBC, MCS or RMX and a numerical suffix.
MDS is an ordering code only and is not used as a product name or trademark. MDS ${ }^{\circledR}$ is a registered trademark of Mohawk Data Sciences Corporation.
*MULTIBUS is a patented Intel bus.
Additional copies of this manual or other Intel literature may be obtained from:

```
Literature Department
Intel Corporation
3065 Bowers Avenue
Santa Clara, CA 95051
```


## Table of Contents

CHAPTER 1
Introduction
Manual Organization ..... 1-1
Product Overview ..... $1-1$
CHAPTER 2
Functional Description
8051 CPU Architecture ..... 2-1
CPU Hardware ..... 2-2
On-Chip Peripherals ..... 2.5
CHAPTER 3
Memory Organization, Addressing Modes and Instruction Set Memory Organization ..... 3-1
Addressing Modes ..... 3-2
Instruction Set Overview ..... 3-5
CHAPTER 4
Expanded 8051 Family ..... 4-1
CHAPTER 5
8051 Software Routines
8051 Programming Techniques ..... 5-1
Peripheral Interfacing Techniques ..... 5-9
CHAPTER 6
Device Specifications ..... 6-1
CHAPTER 7
Component Data Sheets
8048 Family
8021 Single Component 8-Bit Microcomputer ..... 7.1
8021L Single Component 8-Bit Low Power (10mA) Microcomputer ..... 7.4
8022 Single Component 8-Bit Microcomputer with On-chip A/D Converter ..... 7.6
8022H High Performance Single Component 8-Bit Micro- computer with On-chip A/D Converter ..... 7-12
$8048 \mathrm{H} / 8048 \mathrm{H}-1 / 8035 \mathrm{HL} / 8035 \mathrm{HL}-1$ HMOS Single Component 8 -bit Microcomputer ..... 7-13
8048L Special Low Power Consumption Single Component8-Bit Microcomputer7-20
8049H/8039HL HMOS Single Component 8-Bit Microcomputer ..... 7-27
8243 MCS-48 ${ }^{\circledR}$ Input/Output Expander ..... 7-34
CHAPTER 7 (Cont.)
8085 Peripherals
8155/8156/8155-2/8156-2 2048 Bit Static MOS RAM with I/OPorts and Timer7-40
8185/8185-2 $1024 \times 8$-Bit Static RAM for MCS-85 ${ }^{\circ}$ ..... $7-47$
8355/8355-2 16,384-Bit ROM with I/O ..... $7-51$
8755A/8755A-2 16,384-Bit EPROM with I/O ..... 7-56
Standard Peripherals
8041A/8641A/8741A Universal Peripheral Interface 8-Bit Microcomputer ..... 7-65
8205 High Speed 1 out of 8 Binary Decoder ..... 7-74
8251A/S2657 Programmable Communication Interface ..... 7-78
8253/8253-5 Programmable Interval Timer ..... 7.83
8255A/8255A-5 Programmable Peripheral Interface ..... 7-92
8271/8271-6/8271-8 Programmable Floppy Disk Controller ..... 7-100
8273/8273-4/8273-8 Programmable HDLC/SDLC Protocol Controller ..... 7-108
8275 Programmable CRT Controller ..... 7-115
8279/8279-5 Programmable Keyboard/Display Interface. ..... 7-139
8282/8283 Octal Latch ..... 7.148
8286/8287 Octal Bus Transceiver ..... 7-153
8291 GPIB Talker/Listener ..... 7-158
8292 GPIB Controller ..... 7.173
8293 GPIB Transceiver ..... 7.175
8294 Data Encryption Unit ..... 7-188
8295 Dot Matrix Printer Controller ..... 7-189
RAM
2114A $1024 \times 4$-Bit Static RAM ..... 7-198
$21421024 \times 4$-Bit Static RAM ..... 7-202
$21481024 \times 4$-Bit Static RAM ..... 7-206
$2148 \mathrm{H} 1024 \times 4$-Bit Static RAM ..... $7-210$
2118 Family $16,384 \times 1$-Bit Dynamic RAM ..... 7.214
2147 H High Speed $4096 \times 1$-Bit Static RAM ..... 7-225
EPROM
2716 16K ( $2 \mathrm{~K} \times 8$ ) UV Erasable PROM ..... 7.229
2732 32K (4K x 8) UV Erasable PROM ..... 7-234
2732A 32K (4K x 8) UV Erasable PROM ..... 7-238
2758 8K ( $1 \mathrm{~K} \times 8$ ) UV Erasable Low Power PROM ..... $7-239$
CHAPTER 8
Development Support Tools
Intellec ${ }^{\circledR}$ Series II/85 Model 225 ..... 8-2
Intellec ${ }^{\circledR}$ Single/Double Density Flexible Disk System ..... 8-7
8051 Software Development Package ..... 8-11
ICE-51™ 8051 In-Circuit Emulator ..... 8-14
UPP 103 Universal PROM Programmer ..... 8-20
SDK-51 MCS-51 System Design Kit ..... 8-22
APPENDIX A
PL/M-80 Description of 8051 Instruction Set ..... A- 1
APPENDIX B
An Introduction to the Intel MCS-51 Single-Chip Microcomputer
Family ..... B-1
APPENDIX C
Using the Intel MCS-51 Boolean Processing Capabilities ..... C-1
.

Introduction

|  |  |  |  |  |  |  |  | $A$ |  | $\mid$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |

## CHAPTER 1 INTRODUCTION

## MANUAL ORGANIZATION

This publication describes Intel's 8051 family of single chip microcomputers. It is written for engineers, technicians and students who understand basic microcomputer operating principles. The manual provides a comprehensive reference guide for the 8051 family.

The manual organization is by chapters and appendices. Chapter 1 provides a brief introduction to the MCS- $51^{\circledR}$ family, its software tools, and its development support in the most general terms.

The second chapter provides a functional description of the 8051 family hardware.

The third chapter describes the 8051's family memory organization, addressing modes, data types and its instruction set.

The fourth chapter is an expanded 8051 family configured system using peripherals and external program and external data memories.

Chapter 5 lists software routines that handle programming applications such as radix conversions and stack manipulations.

The chapter following, the sixth, is the specification section for the 8051 family. A.C. and D.C. characteristics of the 8051 family are located here.

Chapter 7 provides data sheets on Intel products that can be used in conjunction with the 8051.

The next chapter describes the development support available for the 8051 family.

That's the end of the chapters, but there are two appendices. Appendix A is a PL/M-80 description of the 8051 instruction set. Appendix B is the AP Note section where AP-69 and AP-70 are reproduced in their entirety. AP-69 is titled, "An Introduction to the Intel ${ }^{\text {® }}$ MCS-51 ${ }^{\circledR}$ Single-Chip Microcomputer Family" and AP-70 is titled, "Using the Intel ${ }^{\circledR}$ MCS-51 ${ }^{\circledR}$ Boolean Processing Capabilities."

## PRODUCT OVERVIEW

Introduced in May, 1980, Intel's 8051 family of singlechip microcomputers is the next generation microcomputer for the controller marketplace. With an expandable and flexible architecture the 8051 family provides high performance for the applications of the future.

## 8051 Family

The 8051 family has three members: The 8031, 8051, and 8751 . The 8031 is a CPU-only device, the 8051 has 4 K bytes of factory-masked ROM and the 8751 has 4 K bytes of EPROM. The generic term "8051" is used to refer collectively to the 8031,8051 and 8751 .

Supporting the applications of the ' 80 s is the target of the 8051 family. On a single die the 8051 microcomputer combines CPU; non-volatile $4 \mathrm{~K} \times 8$ read-only program memory ( 8051 and 8751 ); volatile $128 \times 8 \mathrm{read} / \mathrm{write}$ data memory; 32 I/O lines; two 16-bit timer/event counters; a five-source, two-priority-level, nested interrupt structure; serial I/O channel for either multiprocessor communications, I/O expansion, or full duplex UART; and on-chip oscillator and clock circuits.

The CPU is in a 40 -pin package and uses a single 5 V power supply. Intel's HMOS process technology is the driving force behind the 8051's ability to bring many peripheral functions on-board a single-chip microcomputer.

Along with 4 K program memory on-board, the 8051 can address another 60 K of external program memory. If external data memory is needed the 8051 can also address 64 K of external RAM. When an 8031 is used, all program memory execution is external and it, too, can address 64 K of both external program and data memory. The 8051 contains many features for ease of manipulating variables in Internal Data Memory. The stack may be located anywhere within the internal RAM space. There are 4 banks of registers (eight registers in each bank) that facilitate context switching and provide byte efficiency. Also within the Internal Data Memory are the Special Function Registers. These are memorymapped locations for the ports, arithmetic registers, control and status registers and the timer/counters.

Within the Internal Data Memory are 256 individually addressable bits. 128 bits are located in the Internal Data RAM and the second 128 bits are located in the Special Function Register. These 256 addressable bits provide a new dimension in controller applications. The programmer/designer may now manipulate individual bits with specific bit instructions! This new feature is the Boolean Processor, which is actually a bit processor with its own accumulator, I/O and instruction set.

To increase programming ease the 8051 added new addressing modes. Direct Addressing was added to manipulate variables within the 128 -byte Data RAM
and the Special Function Registers. Basc-Register plus Index-Register Indirect Addressing gives the programmer the ability to easily manipulate constants in program memory for table look-ups. Table look-ups are supported over the entire 64 K range by using 16 -bit registers.

A more in-depth explanation of the 8051's memory spaces, addressing modes and instruction set is provided in Chapter 3.

The 8051 hardware and on-chip peripherals have been briefly described a few paragraphs earlier. Let's add a little more detail in the following paragraphs. For complete operational and functional explanation of the following features please read Chapter 2.

MCS-51 family has two independent, 16-bit timer/ counters. Under software control, each timer/counter may be placed in one of four modes:

0 ) An 8-bit timer/counter with a divide-by-32 prescaler

1) A 16-bit timer/counter
2) An auto-reload 8 -bit timer/counter
3) A mode which provides the programmer/designer with two timers and a counter for added flexibility

There is a five-source interrupt system. The user has software control over enabling/disabling the interrupts and assigning priority levels to the interrupt sources. The two external interrupts, under software control, can be either transition or low-level activated.

Two of the three internal interrupt sources generate an interrupt request when the overflow of the timer/ counters occurs. The third interrupt source generates an interrupt request from the serial channel when the receiver register is full or when the transmitter register is empty.

Serial data communication is accomplished by the 8051 's serial channel. Operation is flexible by providing user-programmable baud rates, two choices of frame size and multiprocessor communications. There are four modes of operation:

0 ) An 8-bit frame, synchronous mode which allows I/O expansion using shift registers. A clock output is provided by the 8051 .

1) An 8-bit frame, asynchronous mode handling programmable baud rates from 122 to 31,250 bits per second ( 12 MHz operation).
2) A 9-bit frame, asynchronous mode that has a fixed baud rate of 187.5 K bits per second ( 12 MHz operation)
3) A programmable baud rate from 122 to 31,250 bits per second ( 12 MHz operation) for a 9 -bit frame and asynchronous operation.

Since microcontrollers are real-time oriented, the 8051 has four 8 -bit ports for interfacing to the external world. Three of the four ports, under software control, can have additional capabilities. Port 0 is a time multiplexed bus. It outputs the lower 8 bits of the 16 -bit address and also receives data and instruction during an external RAM read or external program memory operation. Port 0 also outputs the data when a write operation is performed. Port 2 emits the upper 8 -bits of the 16 -bit address when external memories are being accessed. Port 3 contains the special control signals such as the read and write strobes, the two external interrupt inputs, the two counter inputs and the transmit and receive pins of the serial channel. Port 1 is strictly an 8 -bit quasi-bidirectional port.

## Development Support Tools

Intel provides the tools needed for efficient, low risk development of products using the 8051 family. These development tools are based on the Intellec ${ }^{\circledR}$ Series II Microcomputer Development System. The Intellec system runs ISIS-II, a disk-based operating system being used in thousands of customer installations. This same hardware and operating system can also be used to develop systems based on other Intel microprocessor families such as the iAPX 86, iAPX 88, 8085 and 8048.

ASM-51, the 8051 macro assembler provides assembly language programming for the 8051 . Symbolic references (i.e., names) to 8051 hardware features are supported.

The Universal PROM Programmer can program any of Intel's PROM memories. To program and verify the 8751 , an 8751 personality card adapter should be used. Programming and verification operations are initiated from the Intellec development system console and are controlled by the Universal PROM Mapper program.

The SDK-51, System Design Kit, is an 8031-based prototyping and evaluation kit. It includes the CPU, RAM, I/O ports and a breadboard area for interfacing to customer circuits. A ROM-based monitor program, single-line assembler and disassembler are supplied with the kit. Monitor commands may be entered from an onboard keypad or from a terminal. Monitor commands allow programs to be entered, run, stopped and singlestepped; memory contents can be altered as well as displayed.

The ICE-51 ${ }^{\text {TM }}$ In-Circuit Emulator provides real-time
symbolic debugging support for the 8051 microcomputer. A 40 -pin probe replaces the 8051 in the system under test. This probe is connected to a specifically configured 8051 "bond-out" chip which makes internal 8051 hardware available to ICE-51 circuitry. The ICE-51 module emulates the 8051 in the system under test in response to commands entered through the Intellec console. These commands allow the user to debug the system by setting breakpoints, tracing the flow of execution, single-stepping, examining and altering memory and $\mathrm{I} / \mathrm{O}$, etc.

All references to program variables and labels are symbolic (i.e., their ASM-51 names). Software testing can also map "system under test" memory into the full speed ICE-51 memory to permit software testing to begin before prototype hardware has been developed.

Functional Description

|  |  |  |  |  |  | $A$ |  |  |  | $\|l\| l\|l\|$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |

## CHAPTER 2 FUNCTIONAL DESCRIPTION

This chapter explains the functions of the 8051. The first part begins with a brief description of the memory spaces and addressing modes. (For more in-depth information, please see Chapter 3.) The chapter then explains the hardware registers, the ALU, and Boolean Processor.

The second part of Chapter 2 explains in detail the workings of the on-chip peripherals: the interrupt system, the I/O pins, the timer/counters and the serial channel.

## 8051 CPU ARCHITECTURE

The 8051 CPU manipulates operands in four memory spaces. These are the 64 K -byte Program Memory, 64K-byte External Data Memory, 384-byte Internal Data Memory and 16 -bit Program Counter spaces. The Internal Data Memory address space is further divided into the 256 -byte Internal Data RAM and 128 -byte Special Function Register (SFR) address spaces shown in Figure 2-1. Four Register Banks (each bank has eight registers), 128 addressable bits, and the stack reside in the Internal Data RAM. The stack depth is limited only by the available Internal Data RAM. Its location is determined by the 8 -bit Stack Pointer. All registers except the Program Counter and the four 8 -Register Banks reside in the Special Function Register address space. These memory mapped registers include arithmetic registers, pointers, I/O ports, and registers for the interrupt system, timers and serial channel. 128 bit locations in the SFR address space are addressable as bits. The 8051 currently contains 128 bytes of Internal Data RAM and 20 Special Function Registers.

Conditional branches are performed relative to the Program Counter. The register-indirect jump permits branching relative to a 16 -bit base register with an offset provided by an 8 -bit index register. Sixteen-bit jumps and calls permit branching to any location in the contiguous 64 K Program Memory address space.

The 8051 has five methods for addressing source operands: Register, Direct, Register-Indirect, Immediate, and Base-Register-plus Index Register-Indirect Addressing.

The first three methods can be used for addressing destination operands. Most instructions have a "destination, source" field that specifies the data type, addressing methods and operands involved. For operations other than moves, the destination operand is also a source operand.

Registers in the four 8 -Register Banks can be accessed through Register, Direct, or Register-Indirect Addressing; the 128 bytes of Internal Data RAM through Direct or Register-Indirect Addressing; and the Special Function Registers through Direct Addressing. External Data Memory is accessed through Register-Indirect Addressing. Look-up Tables resident in Program memory can be accessed through Base Register-plus Index RegisterIndirect Addressing.

The 8051 is classified as an 8 -bit machine since the internal ROM, RAM, Special Function Registers, Arithmetic/Logic Unit and external data bus are each 8 -bits wide. The 8051 performs operations on bit, nibble, byte and double-byte data types.


Figure 2.1. 8051 Family Memory Organization

The 8051 has extensive facilities for byte transfer, logic, and integer arithmetic operations. It excels at bit handling since data transfer, logic and conditional branch operations can be performed directly on Boolean variables.

The 8051's instruction set is an enhancement of the instruction set familiar to MCS-48 users. It is enhanced to allow expansion of on-chip CPU peripherals and to optimize byte efficiency and execution speed. Op codes were reassigned to add new high-power operations and to permit new addressing modes which make the old operations more orthogonal. Efficient use of program memory results from an instruction set consisting of 49 single-byte, 45 two-byte and 17 three-byte instructions. When using a 12 MHz crystal, 64 instructions execute in $1 \mu \mathrm{~s}$ and 45 instructions execute in $2 \mu \mathrm{~s}$. The remaining instructions (multiply and divide) require only $4 \mu \mathrm{~s}$. The number of bytes in each instruction and the number of oscillator periods required for execution are listed in the Instruction Set in Chapter 3 in Table 3-2.

## CPU HARDWARE

This section describes the hardware architecture of the 8051's CPU in detail. The interrupt system and on-chip functions peripheral to the CPU are described in subsequent sections. A detailed 8051 Functional Block Diagram is displayed in Figure 2-2.

## Instruction Decoder

Each program instruction is decoded by the instruction decoder. This unit generates the internal signals that control the functions of each unit within the CPU section. These signals control the sources and destination of data, as well as the function of the Arithmetic/Logic Unit (ALU).

## Program Counter

The 16-bit Program Counter (PC) controls the sequence in which the instructions stored in program memory are executed. It is manipulated with the Control Transfer instructions listed in Chapter 3.

## Internal Program Memory

The $8051 / 8751$ have 4 K bytes of program memory resident on-chip.

## Internal Data Memory

The 8051 contains a 128-byte Internal Data RAM (which includes registers R7-R0 in each of four Banks), and twenty memory-mapped Special Function Register.

## INTERNAL DATA RAM

The Internal Data RAM provides a convenient 128-byte scratch pad memory.

## Register Banks

There are four Register Banks within the Internal Data RAM. Each Register Bank contains registers R7-R0.

## 128 Addressable Bits

There are 128 addressable software flags in the Internal Data RAM. They are located in the 16 byte locations starting at byte address 32 and ending with byte location 47 of the RAM address space.

## Stack

The stack may be located anywhere within the Internal Data RAM address space. The stack may be as large as 128 bytes on the 8051 .

## SPECIAL FUNCTION REGISTERS

The Special Function Registers include arithmetic registers (A, B, PSW), pointers (SP, DPH, DPL) and registers that provide an interface between the CPU and the on-chip peripheral functions. There are also 128 addressable bits within the Special Function Registers. The memory-mapped locations of these registers and bits are discussed in Chapter 3.

## A Register

The A register is the accumulator.

## B Register

The B register is dedicated during multiply and divide and serves as both a source and a destination. During all other operations the B register is simply another location of the Special Function Register space.

## Program Status Word Register

The carry (CY), auxiliary carry (AC), user flag 0 (F0), register bank select (RS0 and RS1), overflow (OV) and parity ( P ) flags reside in the Program Status Word (PSW) Register. These flags are bit-memory-mapped within the byte-memory-mapped PSW. The PSW flags record processor status information and control the operation of the processor.

The CY, AC, and OV flags generally reflect the status of the latest arithmetic operations. The $P$ flag always reflects the parity of the A register. The carry flag is also the Boolean accumulator for bit operations. Specific details on these flags are provided in the Arithmetic Flags section of Chapter 3. F0 is a general purpose flag which is pushed onto the stack as part of a PSW save. The two Register Bank select bits (RS1 and RS0) determine which one of the four Register Banks is selected.

## Stack Pointer

The 8-bit Stack Pointer (SP) contains the address at which


Figure 2-2. 8051 Family Functional Block Diagram
the last byte was pushed onto the stack. This is also the ad dress of the next byte that will be popped. The SP is incremented during a push. SP can be read or written to under software control.

## Data Pointer (High) and Data Pointer (Low)

The 16-bit Data Pointer (DPTR) register is the concatenation of registers DPH (data pointer's high-order byte) and DPL (data pointer's low-order byte). The DPTR is used in Register-Indirect Addressing to move Program Memory constants, to move External Data Memory variables, and to branch over the 64 K Program Memory address space.

## Port 3, Port 2, Port 1, Port 0

The four ports provide $32 \mathrm{I} / \mathrm{O}$ lines to interface to the external world. All four ports are both byte and bit addressable. The 8051 also allows memory expansion using Port 0 (P0) and Port 2 (P2) while Port 3 (P3) contains special control signals such as the read and write strobes. Port 1 (P1) is used for I/O only.

## Interrupt Priority Register

The Interrupt Priority (IPC) register contains the control bits to set an interrupt to a desired level. A bit set to a one gives the particular interrupt a high priority listing.

## Interrupt Enable Register

The Interrupt Enable (IEC) register stores the enable bits for each of the five interrupt sources. Also included is a global enable/disable bit of the interrupt system.

## Timer/Counter Mode Register

Within the Timer Mode (TMOD) register are the bits that select which operations each timer/counter will do.

## Timer/Counter Control Register

The timer/counters are controlled by the Timer/ Counter Control (TCON) register bits. The start/stop bits for the timer/counters along with the overflow and interrupt request flags are mapped in TCON.

Timer/Counter 1 (High), Timer/Counter 1 (Low),
Timer/Counter 0 (High), Timer/Counter 0 (Low)
There are four register locations for the two 16 -bit timer/ counters. These registers can be read or written to, to give the programmer easy access to the timer/counters. TH1 and TH0 refer to the 8 high-order bits of timer/counter 1 and 0 , respectively. TL1 and TL0 refer to the low-order bits of both timer/counter 1 and 0 .

## Serial Control Register

This control register (SCON) has bits that enable reception of the serial port. Selecting the operating mode of the serial port is accomplished with bits in this register also.

## Serial Data Buffer

The Serial Data Buffer (SBUF) register is used to hold serial port input or output data depending on whether the serial port is receiving or transmitting data.

## ARITHMETIC SECTION

The arithmetic section of the processor performs many data manipulation functions and is comprised of the Arithmetic/Logic Unit (ALU), A register, B register and PSW register. The ALU accepts 8 -bit data words from one or two sources and generates an 8 -bit result under the control of the instruction decoder. The ALU performs the arithmetic operations of add, subtract, multiply, divide, increment, decrement, BCD-decimal-add-adjust and compare, and the logic operations of and, or, exclusiveor, complement and rotate (right, left, or nibble swap (left four).

## PROGRAM CONTROL SECTION

The program control section controls the sequence in which the instructions stored in program memory are executed. The conditional branch logic enables conditions internal and external to the processor to cause a change in the sequence of program execution.

## OSCILLATOR AND TIMING CIRCUITRY

Timing generation for the 8051 is completely selfcontained, except for the frequency reference which can be a crystal or external clock source. The on-board oscillator is a parallel anti-resonant circuit with a frequency range of 1.2 MHz to 12 MHz . There is a divide-by- 12 in ternal timing which gives the 8051 a minimum instruction cycle of $1 \mu \mathrm{sec}$. with a 12 MHz crystal. The XTAL2 pin is the output of a high-gain amplifier, while XTAL1 is its input. A crystal connected between XTAL1 and XTAL2 provides the feedback and phase shift required for oscillation. If XTAL1 is being driven by an external frequency source, XTAL2 should be a no connect. The 1.2 MHz to 12 MHz range is also accommodated when an external clock is applied to XTAL1 as the frequency source.

## BOOLEAN PROCESSOR

The Boolean Processor is an integral part of the 8051's architecture. It is an independent bit processor with its own instruction set, its own accumulator (the carry register) and its own bit-addressable RAM and I/O. The bit manipulation instructions allow the Direct Addressing of 128 bits within the Internal Data RAM and 128 bits within the Special Function Registers as shown in Figures 2-3 and 2-4. The Special Function Registers with an address evenly divisable by eight (P0, TCON, P1, SCON, P2, IEC, P3, IPC, PSW, A, and B) contain Directly Addressable bits.

| a.) RAM Bit Addresses. |
| :--- |
| RAM <br> BYTE <br> (MSB) |
| 7FH |

Figure 2.3. Data RAM Bit Address Space

On any addressable bit, the Boolean processor can perform the bit operations of set, clear, complement, jump-if-set, jump-if-not-set, jump-if-set-then-clear and move to/from carry. Between any addressable bit (or its complement) and the carry flag it can perform the bit operation of logical and/or logical or with the result returned to the carry flag.

## ON-CHIP PERIPHERALS

The second section of Chapter 2 describes the on-chip peripherals and external memory timing. This section begins with the interrupt system.

## Interrupt System

Interrupts result in a transfer of control to a new program location. The program servicing the request begins at this address. In the 8051 there are five hardware resources that can generate an interrupt request. The starting address of the interrupt service program for each interrupt source is shown in Table 2-1.

A resource requests an interrupt by setting its associated interrupt request flag in the TCON or SCON register, as detailed in Table 2-2. The interrupt request will be acknowledged if its interrupt enable bit in the Interrupt Enable register (shown in Table 2-3) is set and if it is the highest priority level as established by the polarity of a bit in the Interrupt Priority register. These bit assignments are shown in Table 2-4. Setting the resource's associated bit to a one (1) programs it to the higher level. The priority of multiple interrupt requests occurring simultaneously and assigned to the same priority level is also shown in Table 2.4.


Figure 2-4. Special Function Register Bit Address Space

The servicing of a resource's interrupt request occurs at the end of the instruction-in-progress. The processor transfers control to the starting address of this resource's interrupt service program and begins execution.

Within the Interrupt Enable register (IE) there are six addressable flags. Five flags enable/disable the five interrupt sources when set/cleared. Setting/clearing the sixth flag permits a global enable/disable of each enabled interrupt request.

Setting/clearing a bit in the Interrupt Priority (IP) register establishes its associated interrupt request as a high/low priority. If a low-priority level interrupt is being serviced, a high-priority level interrupt will interrupt it. However, an interrupt source cannot interrupt a service program of the same or higher level.

The processor records the active priority level(s) by setting internal flip-flop(s). One of these non-addressable flip-flops is set while a low-level interrupt is being serviced. The other flip-flop is set while the high-level interrupt is being serviced. The appropriate flip-flop is set when the processor transfers control to the service program. The flip-flop corresponding to the interrupt level being serviced is reset when the processor executes an RETI Instruction. To summarize, the sequence of events for an interrupt is: A resource provokes an interrupt by setting its associated interrupt request bit to let the processor know an interrupt condition has occurred. The CPU's internal hardware latches the internal request near the falling-edge of ALE in the tenth, twentysecond, thirty-fourth and forty-sixth oscillator period of the instruction-in-progress. The interrupt request is conditioned by bits in the interrupt enable and interrupt priority registers. The processor acknowledges the interrupt by setting one of the two internal "priority-level active" flip-flops and performing a hardware subroutine call. This call pushes the PC (but not the PSW) onto the stack and, for most sources, clears the interrupt request flag. The service program is then executed. Control is returned to the main program when the RETI instruction is executed. The RETI instruction also clears one of the internal "priority-level active" flip-flops. Most inter-

## Table 2-1. Starting Address for Interrupt Service Programs

| Interrupt Source | Starting Address |
| :--- | :---: |
| External Request 0 | $3(0003 \mathrm{H})$ |
| Internal Timer/ Counter 0 | $11(000 \mathrm{~B} \mathrm{H})$ |
| External Request 1 | $19(0013 \mathrm{H})$ |
| Internal Timer/Counter 1 | $27(001 \mathrm{~B} \mathrm{H})$ |
| Internal Serial Port | $35(0023 \mathrm{H})$ |

Table 2-2. Interrupt Request Flags

| Interrupt Source | Request <br> Flag | Bit <br> Location |
| :--- | :---: | :---: |
| External Request 0 | IE0 | TCON.1 |
| Internal Timer/ Counter 0 | TF00 | TCON.5 |
| External Request 1 | IE1 | TCON.3 |
| Internal Timer/Counter 1 | TF1 | TCON.7 |
| Internal Serial Port (xmit) | TI | SCON.1 |
| Internal Serial Port (rcvr) | RI | SCON.0 |

rupt request flags (IE0, IE1, TF0 and TF1) are cleared when the processor transfers control to the first instruction of the interrupt service program. The TI and RI interrupt request flags are the exceptions and must be cleared as part of the serial port's interrupt service program.

Table 2-3. Interrupt Enable Flags

| Interrupt Source | Enable <br> Flag | Bit <br> Location |
| :--- | :---: | :---: |
| External Request 0 | EX0 | IE.0 |
| Internal Timer/Counter 0 | ET0 | IE.1 |
| External Request 1 | EX1 | IE.2 |
| Internal Timer/Counter 1 | ET1 | IE.3 |
| Internal Serial Port | ES | IE.4 |
| Reserved | None | IE.5 |
| Reserved | None | IE.6 |
| All Enabled | EA | IE.7 |

Table 2-4. Interrupt Priority Flags

| Interrupt Source | Priority <br> Flag | Priority <br> Within <br> Level | Bit <br> Location |
| :--- | :---: | :---: | :---: |
| External Request 0 | PX0 | .0 (highest) | IP.0 |
| Internal Timer/ | PT0 | .1 | IP.1 |
| Counter0 | PX1 | .2 | IP. 2 |
| External Request 1 | PXi |  |  |
| Internal Timer/ | PT1 | .3 | IP. 3 |
| Counter 1 | PS | .4 (lowest) | IP. 4 |
| Internal Serial Port | None |  | IP. 5 |
| Reserved | None |  | IP. 6 |
| Reserved | None |  | IP.7 |

The process whereby a high-level interrupt request interrupts a low-level interrupt service program is called nesting. In this case the address of the next instruction in the low-priority service program is pushed onto the stack, the stack pointer is incremented by two (2) and processor control is transferred to the Program Memory location of the first instruction of the high-level service program. The last instruction of the high-priority interrupt service program must be an RETI instruction. This instruction clears the higher "priority-level-active" flip-flop. RETI also returns processor control to the next instruction of the low-level interrupt service program. Since the lower "priority-level-active" flip-flop has remained set, high priority interrupts are re-enabled while further lowpriority interrupts remain disabled.

The highest-priority interrupt request gets serviced at the end of the instruction-in-progress unless the request is
made in the last fourteen oscillator periods of the instruction-in-progress. Under this circumstance, the next instruction will also execute before the interrupt's subroutine call is made. The first instruction of the service program will begin execution twenty-four oscillator periods (the time required for the hardware subroutine call) after the completion of the instruction-in-progress or, under the circumstances mentioned earlier, twentyfour oscillator periods after the next instruction.
Thus, the greatest delay in response to an interrupt request is 86 oscillator periods (approximately $7 \mu \mathrm{sec} @ 12 \mathrm{MHz}$ ). Examples of the best and worst case conditions are illustrated in Table 2-5.

Table 2-5. Best and Worst Case Response to Interrupt Request

| Instruction | Time(Oscillator Periods) |  |
| :---: | :---: | :---: |
|  | Best Case | Worst Case |
| 1) External interrupt request generated immediately before (best)/after (worst) the pin is sampled. (Time until end of bus cycle.) | $2+\epsilon$ | 2- $\epsilon$ |
| 2) Current or next instruction finishes in 12 oscillator periods | 12 | 12 |
| 3) Next instruction is MUL or DIV | don't care | 48 |
| 4) Internal latency for hardware subroutine call | 24 | 24 |
|  | 38 | 86 |

## EXTERNAL INTERRUPTS

The external interrupt request inputs ( $\overline{\mathrm{INT0}}$ and $\overline{\text { INT1 }}$ ) can be programmed for either transition-activated or level-activated operation. Control of the external interrupts is provided by the four low-order bits of TCON as shown in Table 2-6.

## Table 2-6. Function of Bits in TCON (Lower Nibble)

| Function | Flag | Bit <br> Location |
| :--- | :--- | :--- |
| External Interrupt Request Flag 1 | IE1 | TCON.3 |
| Input INT1 Transition-Activated | IT1 | TCON.2 |
| External Interrupt Request Flag 0 | IE0 | TCON.1 |
| Input INT0 Transition Activated | IT0 | TCON.0 |

When IT0 and IT1 are set to one (1), interrupt requests on $\overline{\mathrm{INT} 0}$ and $\overline{\mathrm{INT1}}$ are transition-activated (high-to-low), or else they are low-level activated. IE 0 and IE1 are the interrupt request flags. These flags are set when their corresponding interrupt request inputs at $\overline{\mathrm{INT0}}$ and $\overline{\mathrm{INT1}}$, respectively, are low when sampled by the 8051 and the transition-activated scheme is selected by IT0 and IT1. When IT0 and IT1 are programmed for level-activated interrupts, the IE0 and IE1 flags are not affected by the inputs at $\overline{\text { INT0 }}$ and $\overline{\text { INT1 }}$, respectively.

## Transition-Activated Interrupts

The external interrupt request inputs ( $\overline{\mathrm{INT} 0}$ and $\overline{\text { INT1 }}$ ) can be programmed for high-to-low transition-activated operation. For transition-activated operation, the input must remain low for greater than twelve oscillator periods, but need not be synchronous with the oscillator. It is internally latched by the 8051 near the falling-edge of ALE during an instruction's tenth, twenty-second, thirtyfourth and forty-sixth oscillator periods and, if the input is low, IE0 and IE1 is set. The upward transition of a transition-activated input may occur at any time after the twelve oscillator period latching time, but the input must remain high for twelve oscillator periods before reactivation.

## Level-Activated Interrupts

The external interrupt request inputs ( $\overline{\text { INT0 }}$ and $\overline{\text { INT1 }}$ ) can be programmed for level-activated operation. The input is sampled by the 8051 near the falling-edge of ALE during the instruction's tenth, twenty-second, thirtyfourth and forty-sixth oscillator periods. If the input is low during the sampling that occurs fourteen oscillator periods before the end of the instruction in progress, an interrupt subroutine call is made. The level-activated input need be low only during the sampling that occurs fourteen oscillator periods before the end of the instruction-inprogress and may remain low during the entire execution of the service program. However, the input must be raised before the service program completes to avoid possibly envoking a second interrupt.

## Ports and I/O Pins

There are 32 I/O pins configured as four 8-bit ports. Each pin can be individually and independently programmed as input or output and each can be configured dynamically (i.e., on-the-fly) under software control.

An instruction that uses a port's bit/byte as a source operand reads a value that is the logical and of the last value written to the bit/byte and the polarity being applied to the pin/pins by an external device (this assumes that none of the 8051's electrical specs are being violated). An instruction that reads a bit/byte, operates
on the content, and writes the result back to the bit/byte, reads the last value written to the bit/byte instead of the logic level at the pin/pins. Pins comprising a single port can be made a mixed collection of inputs and outputs by writing a "one" to each pin that is to be an input. Each time an instruction uses a port as the destination, the operation must write "ones" to those bits that correspond to the input pins. An input to a port pin need not be synchronized to the oscillator. Each port pin is sampled near the falling-edge of ALE during the read instruction's tenth or twenty-second oscillator period. If an input is in transition when it is sampled near the falling-edge of ALE it will be read as an indeterminate value.

The instructions that perform a read of, operation on, and write to a port's bit/byte are INC, DEC, CPL, JBC, CJNE, DJNZ, ANL, ORL, and XRL. The source read by these operations is the last value that was written to the port, without regard to the levels being applied at the pins. This insures that bits written to a one (1) for use as inputs are not inadvertently cleared; see Figure 2-5.


Figure 2.5. "Bidirectional" Port Structure

When used as a port, Port 0 has an open-drain output. When used as a bus, it has a standard three-state driver. The Port 0 output driver can sink/source two TTL loads.

Ports 1, 2 and 3 have quasi-bidirectional output drivers which incorporate a pull-up resistor of 10 K -to-20K Ohms as shown in Figure 2-6.


Figure 2-6. "Quasi-Bidirectional" Port Structure

In Ports 1, 2 and 3 the output driver provides source current for two oscillator periods if, and only if, software updates the bit in the output latch from a zero (0) to a one (1). Sourcing current only on "zero to one" transition prevents a pin, programmed as an input, from sourcing current into the external device that is driving the input pin. The output drivers in Ports 1,2 and 3 can sink/source one TTL load.

Secondary functions ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, etc.) can be selected individually and independently for the pins of Port 3. Port 3 generates these secondary control signals automatically as long as the pin corresponding to the appropriate signal is programmed as an input.

## Accessing External Memory

When accessing external memory the 8051 emits the upper address byte from Port 2 and the lower address byte, as well as the data, from Port 0. It uses ALE, $\overline{\text { PSEN }}$ and two pins from Port $3(\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}})$ for memory control. ALE is used for latching the address into the external memory. The $\overline{\text { PSEN }}$ signal enables the external Program Memory to Port 0 , the $\overline{R D}$ signal enables External Data Memory to Port 0 and the $\overline{\mathrm{WR}}$ signal latches the data byte emitted by Port 0 into the External Data Memory. Externally the $\overline{\mathrm{PSEN}}$ and $\overline{\mathrm{RD}}$ signals can be combined logically if a contiguous external program and data memory space (similar to a "von Neuman" machine) is desired. The P3.7 ( $\overline{\mathrm{RD}}$ ) and P3.6 ( $\overline{\mathrm{WR}})$ output latches must be programmed to a one (1) if External Data Memory is to be accessed. When P3.7 and P3.6 are programmed as $\overline{R D}$ and $\overline{W R}$, respectively, the remain-
ing pins of Port 3 may be individually programmed as desired. The 8051 can address 64 K bytes of external Program Memory when the EA pin is tied low. When $\overline{\mathrm{EA}}$ is high, the 8051 fetches instructions from internal Program Memory when the address is between 0 and 4095, and from external Program Memory when the addressed memory location is between 4096 and 64 K . In either case, Ports 2 and 0 are automatically configured as an external bus, based on the value of the PC. Instruction execution times are the same for code fetched from internal or external Program Memory.

Up to 64 K of External Data Memory can be accessed using the MOVX instructions. These instructions automatically configure Port 0 , and often Port 2, as an external bus. The MOVX instructions use the DPTR, R1 or R0 register as a pointer into the External Data Memory. The 16 -bit DPTR register is used when successive accesses cover a wide range of the 64 K space. The 8 -bit R1 and R0 registers provide greatest byte efficiency when successive accesses are constrained to a 256 -byte block of the External Data Memory space. When using R1 and R0, a subsequent block can be accessed by updating the output latch of Port 2. Port 2 is not affected by execution of a MOVX instruction that uses R1 or R0. If, for example, 32 K or less of external data memory is present, only part of Port 2 needs to be used for selecting the desired block; the remaining pins of Port 2 can be used for I/O. When a MOVX using DPTR is executed, the value in Port 2 's output latch is altered only during the external access and then is returned to its prior value. This permits efficient external block moves by interleaving MOVX instructions that use DPTR and R1 and R0.

The ALE signal is generated every sixth oscillator period during reads from either internal or external Program Memory. The PSEN signal is generated every sixth oscillator period when reading from the external Program Memory. When a read or write from External Data Memory is being performed, a single ALE and a $\overline{\mathrm{RD}}$ or a $\overline{\mathrm{WR}}$ signal is generated during a twelve oscillator period interval. The 8051 always fetches an even number of bytes from its Program Memory. If an odd number of bytes are executed prior to a branch or to an External Data Memory access, the nonexecuted byte is ignored by the 8051 . If an instruction requires more oscillator periods for its execution than for its fetch, the first byte of the next instruction is fetched repeatedly while the first instruction completes execution. If the CPU does not address External Data Memory, then ALE is generated every sixth oscillator period and can be used as an external clock. When External Data Memory is present, external logic may be used to combine the occurrence of $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, and ALE to generate an external clock with a period equal to six oscillator periods.

## ACCESSING EXTERNAL MEMORY-OPERATION OF PORTS

The Port 0 bus is time-multiplexed to permit transfer of both addresses and data. This bus is used directly by memory and peripheral devices that incorporate on-chip address latching (MCS-85 memories with peripherals), or it can be de-multiplexed with an address latch to generate a non-multiplexed bus (MCS-80 peripherals and memory). During an external access, the low-order byte of the address and the data (for a write) is emitted by the Port 0 output drivers. Ones (1's) are automatically written to Port 0 at the very end of the bus cycle. Since the Port 0 output latches will contain ones ( 1 's) at the end of the bus cycle, Port 0 will be in its high impedance state when a bus cycle is not in progress. Port 2 emits the upper 8 -bits of the address when a MOVX instruction using DPTR is executed. Port 2's output drivers provide source current for two oscillator periods when emitting the address. Port 2's internal pull-up resistors sustain the high level.

## ACCESSING EXTERNAL MEMORY—BUS CYCLE TIMING

(The following section is a description of the 8051's timings. For design purposes, please refer to the specification section in Chapter 6 for 8051 timing parameters.)

Each Program Memory bus cycle consists of six oscillator periods. These are referred to as T1, T2, T3, T4, T5 and T6 on Figure 2-7. The address is emitted from the processor during T3. Data transfer occurs on the bus during $\mathrm{T} 5, \mathrm{~T} 6$, and the following bus cycle's T 1 . When fetching from external Program Memory, the 8051 will always fetch an even number of bytes. If an odd number of bytes are executed prior to a branch, or an External Data Memory access, the non-executed byte will be ignored by the 8051. An even number of idle bus cycles (each 6 oscillator periods in duration) can occur between external bus cycles when the processor is fetching from internal Program Memory. The read cycle begins during T2, with the assertion of address latch enable signal ALE (1). The falling edge of ALE (2) is used to latch the address information, which is present on the bus at this time (3), into the 8282 latch if a nonmultiplexed bus is required. At T5, the address is removed from the Port 0 bus and the processor's bus drivers go to the high-impedance state (4). The program memory read control signal ( $\overline{\mathrm{PSEN}}$ ) (5) is also asserted during T5. $\overline{\text { PSEN }}$ causes the addressed device to enable its bus drivers to the now-released bus. At some later time, valid instruction data will become available on the bus (6). When the 8051 subsequently returns $\overline{\text { PSEN }}$ to the high level (7), the addressed device will then float its bus drivers, relinquishing the bus again (8).


Figure 2-7. Program Memory Read Cycle Timing


Figure 2.8. Data Memory Read Cycle Timing

For the MOVC instruction, the op-code is fetched in the first six-oscillator period, the first byte of the next instruction is fetched during the second six-oscillator period, the table entry is fetched in a third six-oscillator period and the first byte of the next instruction is again fetched in the fourth six-oscillator period.

Each External Data Memory bus cycle consists of twelve oscillator periods. These are shown as T1 through T12 on Figure 2-8. The twelve-period External Data Memory cycle allows the 8051 to use peripherals that are relatively slower than its program memories. The address is emitted from the processor during T3. Data transfer occurs on the bus during T7 through T12. T5
and T6 is the period during which the direction of the bus is changed for the read operation. The read cycle begins during T2, with the assertion of address latch enable signal ALE (1). The falling edge of ALE (2) is used to latch the address information, which is present on the bus at this time (3) , into the 8282 latch if a nonmultiplexed bus is required. At T 5 , the address is removed from the Port 0 bus and the processor's bus drivers go to the high-impedance state (4). The data memory read control signal $\overline{R D}$ (5), is asserted during T7. $\overline{R D}$ causes the addressed device to enable its bus drivers to the now-released bus. At some later time, valid data will be available on the bus (6). When the 8051 subsequently returns $\overline{\mathrm{RD}}$ to the high level (7), the
addressed device will then float its bus drivers, relinquishing the bus again (8).

The write cycle, like the read cycle, begins with the assertion of ALE (1) and the emission of an address (2) as shown in Figure 2-9. In T6, the processor emits the data to be written into the addressed data memory location (3). This data remains valid on the bus until the end of the following bus cycle's T2 (4). The write signal $\overline{\mathrm{WR}}$ goes low at T6 (5) and remains active through T12 (6).

## Timer/Counters

Two independent 16 -bit timer/counters are on-board the 8051 for use in measuring time intervals, measuring pulse widths, counting events, and causing periodic (repetitious) interrupts.

## TIMER/COUNTER MODE SELECTION

Counter 1 can be configured in one of four modes:
Mode 0 ) Provides an 8 -bit counter with a divide-by- 32 prescaler or an 8 -bit timer with a divide-by-32 prescaler. A read/write of TH1 accesses counter 1's bits 12-5. A read/write of TL1 accesses counter l's bits 7-0. TL1 bits 4-0 are the prescalar (counter 1 's bits $4-0$ ), while bits $7-5$ are indeterminate and should be ignored. The programmer should clear the prescaler (counter 1's bits 4-0) before setting the run flag.

Mode 1) Configures counter 1 as a 16 -bit timer/ counter.

Mode 2) Configures counter 1 as an 8 -bit autoreload timer/counter. TH1 holds the reload value. TL1 is incremented. The value in TH1 is reloaded into TL1 when TL1 overflows from all ones (1's). An 8048 compatible counter is achieved by configuring to mode 2 after zeroing TH1.

Mode 3) When counter l's mode is reprogrammed to mode 3 (from mode 0,1 or 2 ), it disables the incrementing of the counter. This mode is provided as an alternative to using the TR1 bit (TCON.6) to start and stop counter 1.

The serial port receives a pulse each time that counter 1 overflows. The standard UART modes divide this pulse rate to generate the transmission rate.

Counter 0 can also be configured in one of four modes:
Modes 0-2) Modes 0-2 are the same as for counter 1.
Mode 3) In Mode 3, the configuration of TH0 is not affected by the bits in TMOD or TCON (see next section). It is configured solely as an 8 -bit timer that is enabled for incrementing by TCON's TR1 bit. Upon TH0's overflow, the TF1 flag gets set. Thus, neither TR1 nor TF1 is available to counter 1 when counter 0 is in Mode 3. The function of TR1 can be done by placing counter


Figure 2-9. Data Memory Write Cycle Timing

1 in Mode 3, so only the function of TF1 is actually given up by counter 1 . In Mode 3, TL0 is configured as an 8-bit timer/counter and is controlled, as usual, by the Gate (TMOD.3) $\mathrm{C} / \overline{\mathrm{T}}$ (TMOD.2), TRO (TCON.4) and TFO (TCON.5) control bits.

## CONFIGURING THE TIMER/COUNTER INPUT

The use of the timer/counter is determined by two 8-bit registers, TMOD (timer mode) and TCON (timer control). The counter input circuitry is shown in Figures 2-10 and 2-11. The input to the counter circuitry is from an external reference (for use as a counter), or from the on-chip oscillator (for use as a timer), depending on whether TMOD's $\mathrm{C} / \overline{\mathrm{T}}$ bit is set or cleared, respectively. When used as a time base, the on-chip oscillator frequency is divided by twelve (12) before being input to the counter circuitry. When TMOD's Gate bit is set (1), the external reference input ( $\mathrm{T} 1, \mathrm{~T} 0$ ) or the oscillator input is gated to the counter conditional upon a second external input ( $\overline{\mathrm{INT}}$ ), ( $\overline{\mathrm{INT}}$ ) being high. When the Gate bit is zero (0), the external reference, or oscillator input, is unconditionally enabled. In either case, the normal interrupt function of $\overline{\mathrm{INT} 0}$ and $\overline{\mathrm{INT} 1}$ is not affected by the counter's operation. If enabled, an interrupt will occur when the input at $\overline{\mathrm{INT} 0}$ or $\overline{\mathrm{INT} 1}$ is low. The counters are enabled for incrementing when TCON's TR1 and TR0 bits are set. When the counters overflow, the TF1 and TF0 bits in TCON get set, and interrupt requests are generated. The functions of the bits in TCON are shown in Table 2-7.

Table 2.7. Function of Bits in TCON (Upper Nibble)

| Function | Flag | Bit <br> Location |
| :--- | :---: | :---: |
| Counter interrupt request and <br> overflow Flag <br> Counter enable/disable bit <br> Counter interrupt request and <br> overflow Flag <br> Counter enable/disable bit | TF1 | TCON.7 |

The functions of the bits in TMOD are shown in Table 2-8. Recall that the bits in TMOD are not bit addressable.

Table 2-8. Functions of Bits in TMOD

| Function | Flag | Bit Location |
| :---: | :---: | :---: |
| Enable input at T1 using $\overline{\mathrm{INT} 1}$ | Gate | TMOD. 7 |
| Counter 1/Timer 1 select | $\mathrm{C} / \overline{\mathrm{T}}$ | TMOD. 6 |
| C 1/T 1 Mode select MSb | M1 | TMOD. 5 |
| C 1/T 1 Mode select LSb | M0 | TMOD. 4 |
| Enable input to T0 using $\overline{\mathrm{INT}} \mathbf{0}$ | Gate | TMOD. 3 |
| Counter 0/Timer 0 select | C/ $\overline{\mathrm{T}}$ | TMOD. 2 |
| C 0/T 0 Mode select MSb | M1 | TMOD. 1 |
| C 0/T 0 Mode select LSb | M0 | TMOD. 0 |



Figure 2-10. Timer/Event Counter 0 Control and Status Flag Circuitry


Figure 2-11. Timer/Event Counter 1 Control and Status Flag Circuitry

## OPERATION

The counter circuitry counts up to all 1's and then overflows to either 0 's or the reload value. Upon overflow, TF1 or TF0 gets set. When an instruction changes the timer's mode or alters its control bits, the actual change occurs at the end of the instruction's execution.

The T1 and T0 inputs are sampled near the falling-edge of ALE in the tenth, twenty-second, thirty-fourth and forty-sixth oscillator periods of the instruction-inprogress. They are also sampled in the twenty-second oscillator period of MOVX, despite the absence of ALE. Thus, an external reference's high and low times must each be a minimum of twelve oscillator periods in duration. There is a twelve oscillator period delay from
the time when a toggled input (transition from high to low) is sampled to the time when the counter is incremented.

## Serial Channel

The 8051 has a serial channel useful for serially linking UART (universal asynchronous receiver/transmitter) devices and for expanding I/O. This full-duplex serial I/O port can be programmed to function in one of four operating modes:

Mode 0) Synchronous I/O expansion using TTL or CMOS shift registers

Mode 1) UART interface with 10-bit frame and variable transmission rate

A. MULTI-8051 INTERCONNECT-HALF DUPLEX

B. MULTI-8051 INTERCONNECT-FULL DUPLEX

C. 8051.8251 INTERFACE

Figure 2-12. UART Interface Technique

Mode 2) UART interface with 11-bit frame and fixed transmission rate

Mode 3) UART interface with 11-bit frame and variable transmission rate

Modes 2 and 3 also provide automatic wake-up of slave processors through interrupt driven address-frame recognition for multiprocessor communications. Several schemes of UART interfacing are shown in Figure 2-12, and an I/O expansion technique is shown in Figure 2-13.


Figure 2-13. I/O Expansion Technique

## SERIAL CHANNEL CONTROL AND DATA REGISTERS

Data for transmission and from reception reside in the serial port buffer register (SBUF). A write to SBUF updates the transmitter register, while a read from SBUF reads a buffer that is updated by the receiver register if/when flag RI is reset. The receiver is double-buffered to eliminate the overrun that would occur if the CPU failed to respond to the receiver's interrupt before the beginning of the next frame. In general, double buffering of the transmitter is not needed for the high performance 8051 to maintain the serial link at its maximum rate. A minor degradation in data rate can occur in rare events, such as when the servicing of the transmitter has to wait for a lengthy interrupt service program to complete. In asynchronous mode, false start-bit rejection is provided on received frames. A two-out-of-three vote is taken on each received bit for noise rejection. The serial port's control and the monitoring of its status is provided by the serial port control register (SCON). The contents of the 8-bit SCON register are shown in Table 2-9.

Table 2-9. Functions of Bits in SCON

| Function | Flag | Bit <br> Location |
| :--- | :--- | :--- |
| Serial Port Operation <br> Mode (MSb) <br> Serial Port Operation <br> Mode (LSb) <br> Conditional Receiver <br> Enable SM0 | SCON. 7 |  |
| Receiver Enable | SM1 | SCON. 6 |
| Transmitter Data Bit 8 | SM2 | SCON. 5 |
| Received Data Bit 8 | REN | SCON. 4 |
| Transmission Complete | RB8 | SCON. 3 |
| SCON. 2 |  |  |
| Interrupt Flag | TI | SCON. 1 |
| Reception Complete | RI | SCON. 0 |
| Interrupt Flag |  |  |

Mode control bits SM0 and SM1 program the serial port in one of four operating modes. A detailed description of the modes is provided later in the text. The receiverenable bit (REN) resets the receiver's start/stop logic. When software sets REN to one (1), the receiver's transmission-rate generator is initialized and reception is enabled. REN must be set as part of the serial channel's initialization program. When REN is cleared, reception is disabled.

The CPU is informed that the transmitter portion of SBUF is empty, or the receiver portion is full, by TI and RI, respectively. TI and RI must be cleared as part of the interrupt service program so as not to continuously interrupt the CPU. Since TI and RI are "or-ed" together to generate the serial port's interrupt request, they must be polled to determine the source of the interrupt.

## OPERATING MODES

## Operating Mode 0

The I/O expansion mode, Mode 0 , is used to expand the number of input and output pins. In this mode, a clock output is provided for synchronizing the shifting of bits into, or from, an external register. Eight bits will be shifted out each time a data byte is written to the serial channel's data buffer (SBUF), even if TI is set. Each time software clears the RI flag, eight bits are shifted into SBUF before the RI flag is again set. The receiver must be enabled [i.e., REN set to (1)] for reception to occur.

The synchronizing clock is output on pin P3.1 and toggles from high to low near the falling-edge of ALE in the fifteenth oscillator period following execution of the
instruction that updated SBUF or cleared the RI flag. It then toggles near the falling-edge of ALE in each subsequent sixth oscillator period until 8-bits are transferred. The eighth rising-edge of clock (P3.1) sets the RI or TI flag. At this point, shifting is complete and the clock is once again high. The first bit is shifted out of P3.0 at the beginning of the eighteenth oscillator period, following the instruction that updated SBUF. The first bit shifted in from P3.0 is latched by the clock's rising-edge in the twenty-fourth oscillator period, following the instruction that cleared the RI flag. One bit is shifted every twelfth oscillator period, until all eight bits have been shifted.

## Operating Modes 1 through 3

In the UART Modes (i.e., 1 through 3), the transmission rate is subdivided into 16 "ticks." The value of a received bit is determined by taking a majority vote after it has been sampled during the seventh, eighth and ninth "ticks." If two or three ones (1's) are detected, the bit will be given a one (1) value; if two or three zeros ( 0 's) are detected, the bit will be given a zero ( 0 ) value.

Until a start bit arrives, the receiver samples the RXD input pin (P3.0) every "tick." Approximately one-half bit time (eight "ticks") after the start bit is detected (i.e., a low input level was sampled on "tick" one), the serial port checks its validity (majority vote from "ticks" seven, eight and nine) and accepts or rejects it. This provides rejection of false start bits.

The contents of the receiver's input shift register is moved to SBUF and RB8 (Modes 2 and 3), and RI is set when a frame's ninth (Mode 1) or tenth (Modes 2 and 3) bit is received. Upon reception of a second frame's ninth or tenth bit, the data bits in the shift register are again transferred to SBUF and RB8, but only if software has reset the RI flag. If RI has not been reset, then overrun will occur, since the shift register will continue to accept bits. Double buffering the receiver provides the CPU with one frame-time in which to empty the SBUF and RB8 registers. The RI flag is set and bit RB8 is loaded during the ninth "tick" of the received frame's ninth or tenth bit. The serial port begins looking for the next start bit approximately one-half bit time after the center of a stop bit is received.

Data is transmitted from the TXD output pin (P3.1) each time a byte is written to SBUF, even if TI is set. Transmission of the start bit begins at the end of the instruction that updates SBUF. TI is set at the beginning of the transmitted tenth (Mode 1) or eleventh (Mode 2 or 3 ) bit. After TI becomes set, if SBUF is written-to prior to the end of the stop (tenth or eleventh) bit, the transmission of the next frame's start bit will not begin until the end of the stop bit.

In Modes 2 and 3, if SM2 is set, frames are received, but an interrupt request is generated only when the received data bit 8 (RB8) is a one (1). This feature permits interrupt generated wake-up during interprocessor communications when multiple 8051's are connected to a serial bus. Thus, data bit 8 (RB8) awakens all processors on the serial bus only when the master is changing address to a different processor. Each processor not addressed then ignores the subsequent transmission of control information and data. A protocol for multi-8051 serial communications is shown in Figure 2-14. The SM2 bit has no effect in Modes 0 and 1.

1. The hardware in each slave's serial port begins by listening for an address. Receipt of an address frame will force an interrupt if the slave's SM2 bit is set to one (1) to enable "interrupt on address frame only".
2. The master then transmits a frame containing the 8 -bit address of the slave that is to receive the subsequent commands and data. A transmitted address frame has its ninth data bit (TB8) set equal to one (1).
3. When the address frame is received, each slave's serial port interrupts its CPU. The CPU then compares the address sent to its own.
4. The 8051 slave which has been addressed then resets its SM2 bit to zero (0) to receive all subsequent transmissions. All other 8051's leave their SM2 bits at a one (1) to ignore transmissions until a new address arrives.
5. The master device then sends control informa. tion and data, which in turn is accepted by the previously addressed 8051 [i.e., the one that had set its SM2 bit to zero (0)].

Figure 2.14. Protocol for Multi-Processor Communications

## THE SERIAL FRAME

A frame is a string of bits. The frame transmitted and received in Mode 0 is 8 bits in length. The data bits of the frame are transmitted SBUF. 0 first and SBUF. 7 last.

The frame transmitted and received in Mode 1 is ten bits in length. The frame transmitted and received in Modes 2 and 3 is eleven bits in length. These frames consist of one start bit, eight or nine data bits and a stop bit. Data bits $0-7$ are loaded into SBUF.0-SBUF.7, respectively, and data bit 8 into RB8 (receive) or TB8 (transmit). With nominal software overhead, the last data bit can be made a parity bit, as shown in Figure 2-15.

Figure 2-16 shows some typical frame formats for different applications. The data bits of the frame are transmitted least significant bit first (SBUF.0) and TB8 last.

MOV C, P ; Parity moved to carry (byte already in A).<br>MOV TB8, C ; Put carry into Transmitter Bit 8<br>MOV SBUF, A; Load Transmit Register

Figure 2-15. Generating Parity and Transmitting Frame


Figure 2-16. Typical Frame Formats

## TRANSMISSION RATE GENERATION

The proper timing for the serial I/O data is provided by a transmission-rate generator. On-board the 8051, three different methods of transmission rate generation are provided. The transmission-rate achievable is dependent upon the operating mode of the serial port.

In the I/O expansion mode (Mode 0 ) the oscillator frequency is simply divided by 12 to generate the transmission rate. This produces a transmission rate of 1M bits per second at 12 MHz . If Modes 1 or 3 are being used, the transmission rate can be generated from the oscillator frequency or from an external reference frequency. In these modes, either one-twelfth the oscillator frequency, or the T 1 input frequency, is divided by 256 -minus-the-value-in-TH1 (counter 1 must be configured in auto-reload mode by software) and then divided by 32 to generate the transmission rate. When the oscillator frequency input (rather than T 1 ) is selected, this method produces a transmission rate of 122 to 31,250 bits per second (including start and stop bits) at 12 MHz . The T 1 external input is selected by setting the $\mathrm{C} / \overline{\mathrm{T}}$ bit to one (1). When Mode 2 is used, the oscillator frequency is simply divided by 64 to generate the transmission rate. This produces a transmission rate of 187,500 bits per second (including start and stop bits) at 12 MHz .

## UART ERROR CONDITIONS

There are two UART error conditions that should be accounted for when designing systems that use the serial channel.

First, the 8051's serial channel provides no indication that a valid stop bit has been received. However, since a start bit is detected as a high-level to low-level transition, the UART will not receive additional frames if a stop bit is not received. Second, the RI flag is set and SBUF and RB8 are loaded from the receiver's input shift register when the received last data bit (i.e., ninth or tenth received bit) is sampled. As long as RI is set, the loading of SBUF, the updating of RB8, and the generation of further receiver interrupts is inhibited. Thus, overrun will occur if the programmer does not reset RI before reception of the next frame's last data bit, since the receiver's input shift register will shift in a third frame.

## Processor Reset and Initialization

Processor initialization is accomplished with activation of the RST/VPD pin. To reset the processor, this pin should be held high for at least twenty-four oscillator periods. Upon powering up, RST/VPD should be held high for at least 24 oscillator periods, after the power supply stabilizes, to allow the oscillator to stabilize. Crystal operation below 6 MHz will increase the time necessary to hold RST/VPD high. 24 oscillator periods after receipt of RST, the processor ceases instruction execution and remains dormant for the duration of the pulse. The low-going transition then initiates a sequence which requires approximately twelve oscillator periods to execute before ALE is generated and normal operation commences with the instruction at absolute location 0000 H . Program Memory locations 0000 H through 0003 H are reserved for the initialization routine of the microcomputer. This sequence ends with registers initialized as shown in Table 2-10.

Table 2-10. Register Initialization

| Register | Content |
| :--- | :--- |
| PC | 0000 H |
| SP | 07 H |
| PSW, DPH, DPL, A, B, | 00 H |
| IP, IE, SCON, TCON, | 00 H |
| TMOD, TH1, TH0, | 00 H |
| TLl, TL0 | 00 H |
| IP | E0H |
| IE | 60 H |
| SBUF | Indeterminate |
| Port 3-Port 0 | FFH (configures all I/O |
|  | pins as inputs) |
| Internal RAM | Unchanged if VPD |
|  | applied; else |
|  | indeterminate |

In addition, certain of the control pins are driven to a high level during reset. These are ALE/PROG and PSEN. Thus, no ALE or PSEN signals are generated while RST/VPD is high. After the processor is reset, all ports are written with one (l's). Outputs are undefined until the reset period is complete. An external reset circuit, such as that in Figure 2-17, can be used to reset the microcomputer.


Figure 2-17. External Reset

## Power Down (Standby) Operation of Internal RAM

Data can be maintained valid in the Internal Data RAM while the remainder of the 8051 is powered down. When powered down, the 8051 consumes about $10 \%$ of its normal operating power. During normal operation, both the CPU and the internal RAM derive their power from VCC. However, the internal RAM will derive its power from RST/VPD when the voltage of VCC is zero.

When a power-supply failure is imminent, the user's system generates a "power-failure" signal to interrupt the processor via INT0 or INT1. This power-failure signal must be early enough to allow the 8051 to save all data that is relevant for recovery before VCC falls below its operating limit. The program servicing the power-failure interrupt request may save any important data and machine status into the Internal Data RAM. The service program must also enable the backup power
supply to RST/VPD pin. Applying power to the RST/VPD pin resets the 8051 and retains the internal RAM data valid as the VCC power supply falls below limit. Normal operation resumes when RST/VPD is returned low. Figure 2-18 shows the waveforms for the power-down sequence.


Figure 2-18. Power-Down Sequence

## EPROM Programming

The 8751 is programmed, and the 8051 and 8751 are verified, using the UPP-851 programming card. For programming and verification, address is input on Port 1 and Port pins 2.0-2.3. Pins P2.4 and P2.5 are held to a TTL low ( $\mathrm{V}_{\text {IL }}$ ). Data is input and output through Port 0 . RST/VPD is held at a TTL high level $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and PSEN is held at TTL low level ( $\mathrm{V}_{\mathrm{IL}}$ ) during program and verify. To program, ALE/PROG is held at a TTL low level ( $\mathrm{V}_{\mathrm{IL}}$ ). The programming supply voltage is held at 21 V . The EA/VDD pin receives this programming supply voltage. ALE/PROG is held at TTL high level $\left(V_{I H}\right)$ to verify the program. Port pin 2.7 forces the Port 0 output drivers to the high impedance state when held at a TTL high level and is held at a TTL low level for verification. Erasure of an 8751 will leave the EPROM programmed to an all one's (1's) state.

Data is introduced by programming " 0 ' $s$ " into the desired bit locations. Although only " 0 's" will be programmed, both " 1 ' $s$ " and " 0 's" can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultra-violet light erasure.

When $\overline{\mathrm{EA}} / \mathrm{VDD}$ is at 21 V , the 8751 is in the programming mode. It is necessary to put a capacitor between $\overline{\mathrm{EA}} / \mathrm{VDD}$ and ground to block spurious voltage transients. ALE/PROG receives the 50 msec , active low TTL program pulse when the address and data are stable. A program pulse must be applied at each address location to be programmed. You can program any location at any time-either sequentially or at random.

A verify may be performed on the programmed bits to ensure correct programming. Data is output on Port 0 when pin 2.7 is at a TTL low level ( $\mathrm{V}_{\mathrm{IH}}$ ). Pull-up resistors must be provided on Port 0 pins during verification. This verification mode can also be used to check the 8051's ROM pattern.

Table 2-11 describes the levels needed on the pins to program and verify the 8751 .

Table 2-11. Voltage Inputs for EPROM Programming/Verifying

| MODE PINS | VPD/RST | PSEN | PROG/ALE | VDD/EA | P24-26 | P27 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| PROGRAM <br> VERIFY | $\mathrm{V}_{\text {IH1 }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ |
| $\mathrm{V}_{\text {IH1 }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {IL }}$ | VIL (enable) <br> $\mathrm{V}_{\text {IH }}$ (disable) |  |

## Memory Organization, Addressing Modes and Instruction Set

| - | - |  |  | - | , |  | - | - |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | $1$ |  |  |  | $x$ |  |

## CHAPTER 3 MEMORY ORGANIZATION, ADDRESSING MODES AND INSTRUCTION SET

Chapter 3 is divided into these categories:

- Memory Organization
- Addressing Modes
- Instruction Set

The first part, Memory Organization, describes the memory spaces of the 8051 . The Addressing Modes section describes addressing techniques used to reach the memory spaces. The final section explains the instruction set, including functional groupings, opcodes and a software example.

## MEMORY ORGANIZATION

In the 8051 family the memory is organized over three address spaces and the program counter. The memory spaces shown in Figure 3-1 are the:

- 16-bit Program Counter
- 64K-byte Program Memory address space
- 64K-byte External Data Memory address space
- 384-byte Internal Data Memory address space

The 16-bit Program Counter register provides the 8051 with its 64 K addressing capabilities. The Program Counter allows the user to execute calls and branches to any locations within the Program Memory space. There are no instructions that permit program execution to move from the Program Memory space to any of the data memory spaces.

In the 8051 and 8751 , the lower 4 K of the 64 K Program Memory address space is filled by internal ROM and EPROM, respectively. By tying the $\overline{\mathrm{EA}}$ pin high, the processor can be forced to fetch from the internal ROM/EPROM for Program Memory addresses 0 through 4 K . Bus expansion for accessing Program Memory beyond 4 K is automatic, since external instruction fetches occur automatically when the Program Counter increases above 4095. If the EA pin is tied low, all Program Memory fetches are from external memory. The execution speed of the 8051 is the same, regardless of whether fetches are from internal or external Program Memory. If all program storage is on-chip, byte location 4095 should be left vacant to prevent an undesired pre-fetch from external Program Memory address 4096.

Certain locations in Program Memory are reserved for specific programs. Locations 0000 through 0002 are reserved for the initialization program. Following reset, the CPU always begins execution at location 0000. Locations 0003 through 0042 are reserved for the five interrupt-request service programs.

The 64 K -byte External Data Memory address space is automatically accessed when the MOVX instruction is executed.

Functionally, the Internal Data Memory is the most flexible of the address spaces. The Internal Data Memory space is subdivided into a 256 -byte Internal Data RAM address space and a 128 -byte Special Function Register address space. Within these address spaces are 256 individually addressable bits. Figure 3-2 shows the locations of the address spaces.


Figure 3-1. 8051 Family Memory Organization

The Internal Data RAM address space is 0 to 255. Four banks of eight registers occupy locations 0 through 31 . The stack can be located anywhere in the Internal Data RAM address space. In addition, 128 bit locations of the on-chip RAM are accessible through Direct Addressing. (See next section, Addressing Modes.) These bits reside in Internal Data RAM at byte locations 32 through 47, as shown in Figure 3-3. Currently locations 0 through 127 of the Internal Data RAM address space are filled with on-chip RAM. Locations 128 through 255 may be filled on later products without affecting existing software.

The stack depth is limited only by the available Internal Data RAM, thanks to an 8 -bit reloadable Stack Pointer. The stack is used for storing the Program Counter during subroutine calls, and may be used for passing parameters. Any byte of Internal Data RAM or Special Function Register's accessible through Direct Addressing can be pushed/popped.

The Special Function Register address space is 128 to 255. All registers except the Program Counter and the four banks of eight working registers reside here. Memory mapping the Special Function Registers allows


Figure 3-2. Internal Data Memory Address Space
them to he accessed as easily as internal RAM. As such, they can be operated on by most instructions. In addition, 128 bit locations within the Special Function Register address space can be accessed using Direct Addressing as shown in Figure 3-4. These bits reside in the Special Function Register address space and can be accessed using Direct Addressing. The addressable bits are located at byte addresses divisible by eight. An easy way to determine which byte locations are bit addressable are those byte locations ending in zero (0) or eight (8) when represented in hexadecimal notation. The twenty Special Function Registers are listed in Table 3-1. Their mapping in the Special Function Register address space is shown in Figure 3-5.

## ADDRESSING MODES

Since the MCS-51 architecture differentiates between Data Memory and Program Memory, there are different addressing modes for each. These are explained below.


Figure 3-3. RAM Bit Addresses

There are five general addressing modes operating on bytes. One of these five addressing modes, however, operates on both bytes and bits.

## Register Addressing

Register addressing encodes, in the low-order three bits of the instruction opcode, the number of a register in the currently enabled register bank. RS1 (PSW.4) and RS0 (PSW.3) determine which register bank is enabled. In the MCS-51 assembly language, register addressing is indicated by the register symbols R 0 through R 7 , or by a symbolic name defined earlier as a register. The instruction set mnemonic for Register Addressing is "Rn" where n can be any value from 0 to 7 .

## Direct Addressing

## BYTE OPERANDS

Direct Byte addressing specifies an on-chip RAM location or a Special Function Register. An additional byte

Table 3-1. Special Function Registers

| Special Function Register |  | ASM-51 | $\begin{gathered} \text { Byte } \\ \text { Location } \\ \text { in Memory } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| Arithmetic Registers |  | Symbolic Name |  |
|  | Accumulator* | ACC | 224(E0H) |
|  | B register* | B | 240(FOH) |
|  | Program Status Word* | PSW | 208(D0H) |
| Pointers | Stack Pointer | SP | 129(81H) |
|  | Data Pointer (high) | DPH | 131(83H) |
|  | Data Pointer (low) | DPL | $130(82 \mathrm{H})$ |
| Parallel <br> I/O <br> Ports | Port 3* | P3 | 176(B0H) |
|  | Port 2* | P2 | 160(A0H) |
|  | Port 1* | P1 | 144(90H) |
|  | Port 0 * | P0 | $128(80 \mathrm{H})$ |
| Interrupt System | Interrupt Priority | IPC | 184(B8H) |
|  | Control* |  |  |
|  | Interrupt Enable Control* | IEC | 168(A8H) |
| Timers | Timer Mode | TMOD | 137(89H) |
|  | Timer Control* | TCON | 136(88H) |
|  | Timer 1 (high) | TH1 | 141(8DH) |
|  | Timer 1 (low) | TH0 | 139(8BH) |
|  | Timer 0 (high) | TH0 | $140(8 \mathrm{CH})$ |
|  | Timer 0 (low) | TL0 | 138(8AH) |
| Serial I/O <br> Channel | Serial Control* | SCON | 152(98H) |
|  | Serial Data Buffer | SBUF | 153(99H) |

*Bit addressable byte location
is appended to the instruction opcode to provide the memory location address. The highest-order bit of this byte selects one of two groups of addresses: values between 0 and 127 ( $00 \mathrm{H}-7 \mathrm{FH}$ ) access internal RAM locations, while values between 128 and $255(80 \mathrm{H}-0 \mathrm{FFH})$ access one of the Special Function Registers. In the assembly language, direct addresses are specified with the address of the variable or register, or a symbolic name defined earlier as a direct address. The instruction set mnemonic for Direct Byte Addressing is "direct".

## BIT OPERANDS

Direct Bit addressing (bit) lets a number of instructions manipulate or test any of 128 user-defined software flags in internal data RAM, and manipulate or test 128 bits in the Special Functions Registers address space. An additional byte appended to the opcode specifies the flag or bit to be accessed. Values between 0 and 127 $(00 \mathrm{H}-7 \mathrm{FH})$ correspond to software flags in sixteen internal RAM locations, addresses $20 \mathrm{H}-2 \mathrm{FH}$. Bit addresses $00 \mathrm{H}-07 \mathrm{H}$ correspond to bits $0-7$ of RAM location 20 H , respectively; addresses $77 \mathrm{H}-7 \mathrm{FH}$ correspond to bits $0-7$ of RAM location 2 FH . Bit address values between 128


Figure 3.4. Special Function Register Bit Address


Figure 3-5. Special Function Registers Address Space
and 255 ( $80 \mathrm{H}-0 \mathrm{FFH}$ ) select bits in the special function registers; the high-order five-bit field of the address byte is the same as that of the register used, while the low order three bits give the bit position within that register. The assembly language allows three representations for a direct bit address: by the bit's sequential number $(0-255)$, by specifying the register or RAM location which contains the bit, and the bit's position therein (e.g., 32.6), separated by a period (.) or by a symbol previously defined as a direct bit address. The instruction set signifies a bit location by the mnemonic "bit".

## Base-Register-Plus Index RegisterIndirect Addressing

Base-Register-plus Index Register-Indirect Addressing simplifies accessing look-up tables (LUT) resident in Program Memory. A byte may be accessed from an LUT via an indirect move from a location whose address is the sum of a base register (the DPTR or PC) and the index register (A).

## Register-Indirect Addressing

Register-Indirect Addressing (@Ri) accesses a RAM location whose address is determined by the current
contents of R0 or R1, according to bit 0 of the instruction opcode. In the 8051 assembly language, indirect addressing is represented by a commercial "at" sign ("@") preceding R0, R1, or a symbol defined by the user to be equal to R0 or R1. The instruction set mnemonic for Register-Indirect Addressing uses the "at" ("@") also.

## Immediate Addressing

Immediate Addressing (\#data) appends an additional byte to the instruction to hold the source variable. In the 8051 assembly language and the 8051 instruction set, a number sign (\#) precedes the value to be used, which may refer to a constant, an expression, or a symbolic name. Since the value used is fixed at the time of ROM manufacture or EPROM programming, it may not be altered during program execution. (A special case of immediate addressing exists for the instruction MOV DPTR, \#datal6. Two bytes following the opcode hold the 16 bits of data loaded into the data pointer.)
Figure 3-6 illustrates how the addressing modes reach different Internal Data Memory.


Figure 3-6. Internal Data Memory Addressing Modes

## Branch Destination Addressing Modes

Three program memory addressing modes are used by conditional and unconditional branch operations.

## RELATIVE ADDRESSING (rel)

Relative addressing (rel) encodes an 8 -bit signed displacement value in the last instruction byte. During execution, the CPU computes the destination address by extending the sign-bit of this byte to 16 bits and adding this value to the incremented program counter. In the 8051 assembly language, the programmer only needs to specify the address or label assigned to the desired destination instruction. The assembler will compute the signed displacement needed and produce an error message if the destination is "out of range."

## ABSOLUTE ADDRESSING (addr11)

Absolute Addressing (addr11) encodes the low-order 11 bits of the destination address in three bits of the opcode and the second instruction byte. The high-order five bits of the destination address are taken from the high-order five bits of the incremented program counter. Note that this means that an AJMP or ACALL instruction located in addresses 07 FEH , for example, will reach a destination between addresses 0800 H and 0 FFFH.

## LONG ADDRESSING (addr16)

Long Addressing (addr16) uses the second and third byte of the instruction to hold the high-order and loworder bytes of the 16 -bit destination address, respectively. The destination can be anywhere in the full 64 kilobyte program memory address space.

In the MCS-51 assembly language, only the address or label of the destination instruction is given in each case. The assembler computes the address encoding needed by the operation mnemonic and produces an error message if the destination is "out of range."

## Special Addressing Considerations

If an indirect on-chip RAM or stack address is greater than the amount of RAM provided (e.g., greater than $\mathbf{1 2 7}$ on the 8051), or if no special function register corresponds to a direct byte or bit address, then the result of the instruction is undefined.

Note also that the two accumulators, the byte accumulator and the bit accumulator, (the Boolean Processor) can be addressed in two ways using different ASM-51 mnemonics.

When using Register Addressing, the byte accumulator may be reached using the " $A$ " mnemonic, while the bit accumulator may be reached using the " $C$ " mnemonic.

If both accumulators are accessed as memory locations using Direct Addressing, different mnemonics are used. "ACC" is the symbol for the byte accumulator and "CY" is the symbol for the bit accumulator.

Even though there are two different addressing modes and a set of mnemonics for each accumulator, both accumulators have only one physical space on the chip.

When an $1 / 0$ port or pin is the destination of a data move instruction, data is written into a corresponding data latch. When an I/O port or pin is the source for a data transfer, or other two operand instructions, the data present at the input pins is read.

Instructions which use the port as both a source and destination (such as INC P1 or ORL P1, \#20H) read the internal buffer rather than the input pins, so only the desired output latch bits will be affected.

When an I/O pin is the destination of a SETB, CLR, CPL, or MOV instruction, the on-chip data latch corresponding to that pin is affected. When an I/O pin is the source operand for a Boolean move or two-operand instruction, the instruction reads the data present at the input pin. The CPL and JBC instructions read the internal buffer rather than the input pin state.

Since the parity flag (PSW.0) is updated after every instruction cycle, instructions which explicitly alter the PSW or this bit will have no apparent effect on $P$, as if PSW. 0 is a read-only bit. Bits 7, 6 , and 5 of register IPC, and bits 6 and 5 of register IEC are not implemented on the 8051 and are reserved.

## INSTRUCTION SET OVERVIEW

The MCS-51 instruction set includes 51 fundamental operations broken into five functional groupings. Combining them with various addressing modes for Boolean (1-bit), nibble (4-bit), byte (8-bit), and address (16-bit) data types produces the 111 instructions listed in Table 3-2.

Each assembly language instruction consists of an operation mnemonic and (depending on the operation) up to four operands. The mnemonic abbreviates the basic function or operation to be performed, while the operands, separated by commas, clarify which variables are involved, what data to use, or what instruction to execute next. Instructions which need two data operands always specify the destination first, followed by the source variable, except for the move operation between two Directly addressable bytes. In this case the source operand is first and the destination operand is second.

Table 3-2. $\mathbf{0 0 5 1}$ Instruction Set Summary

Interrupt Response Time: To finish execution of current instruction, respond to the interrupt request, push the PC and to vector to the first instruction of the interrupt service program requires 38 to 81 oscillator periods ( 3 to $7 \mu \mathrm{~s} @ 12$ MHz ).

INSTRUCTIONS THAT AFFECT FLAG SETTINGS'

'Note that operations on SFR byte address 208 or bit addresses 209-215 (i.e. the PSW or bits in the PSW) will also affect flag settings.

Notes on instruction set and addressing modes:
Rn -Register R7-R0 of the currently selected Register Bank.
data $\quad-8$-bit internal data location's address. This could be an Internal Data RAM location $(0-127)$ or a SFR [i.e. I/O port, control register, status register, etc. (128-255)].
$@ \mathrm{Ri} \quad-8$-bit internal data RAM location ( $0-255$ ) addressed indirectly through register R1 or R0.
\#data $\quad-8$-bit constant included in instruction.
\#data 16 - 16 -bit constant included in instruction
addr16 - 16-bit destination address. Used by LCALL \& LJMP. A branch can be anywhere within the 64K-byte Program Memory address space.
addr11 - 11-bit destination address. Used by ACALL \& AJMP. The branch will be within the same 2 K -byte page of program memory as the first byte of the following instruction.
rel -Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the following instruction.
bit - Direct Addressed bit in Internal Data RAM or Special Function Register.

- New operation not provided by $8048 / 8049$.


## ARITHMETIC OPERATIONS

|  | Mnemonic | Description | Byte | Oscillator Period |
| :---: | :---: | :---: | :---: | :---: |
| ADD | A, Rn | Add register to Accumulator | 1 | 12 |
| ADD | A,direct | Add direct byte to | 2 | 12 |
| ADD | A,@Ri | Accumulator <br> Add indirect <br> Ram to | 1 | 12 |
| ADD | A,\#data | Accumulator Add immediate data to | 2 | 12 |
| ADDC | A, Rn | Accumulator Add register to Accumulator with Carry | 1 | 12 |
| ADDC | A, direct | Add direct byte to Accumulator with Carry | 2 | 12 |
| ADDC | A,@Ri | Add indirect RAM to Accumulator with Carry | 1 | 12 |
| ADDC | A,\#data | Add immediate data to Acc with Carry | 2 | 12 |
| SUBB | A,Rn | Subtract register from Acc with borrow | 1 | 12 |

ARITHMETIC OPERATIONS Cont.

|  | Mnemonic | Description | Byte | Oscillator Period |
| :---: | :---: | :---: | :---: | :---: |
| SUBB | A, direct | Subtract direct byte from Acc with borrow | 2 | 12 |
| SUBB | A, @Ri | Subtract indirect RAM from Acc with borrow | 1 | 12 |
| SUBB | A,\#data | Subtract immediate data from Acc with borrow | 2 | 12 |
| INC | A | Increment Accumulator | 1 | 12 |
| INC | Rn | Increment register | 1 | 12 |
| INC | direct | Increment direct byte | 2 | 12 |
| INC | @ Ri | Increment indirect RAM | 1 | 12 |
| DEC | A | Decrement Accumulator | 1 | 12 |
| DEC | Rn | Decrement Register | 1 | 12 |
| DEC | direct | Decrement direct byte | 2 | 12 |
| DEC | @ Ri | Decrement indirect RAM | 1 | 12 |

All mnemonics copyrighted "Intel Corporation 1980

Table 3.2. Instruction Set Summary (continued)

| ARITHMETIC OPERATIONS Cont. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INC | Mnemonic | Description | Byte | Oscillator Period |
|  | DPTR | Increment | 1 | 24 |
|  |  | Data Pointer |  |  |
| MUL | AB | Multiply A \& B | 1 | 48 |
| DIV | AB | Divide A by B | 1 | 48 |
| DA | A | Decimal | 1 | 12 |
|  |  | Adjust |  |  |
|  |  | Accumulator |  |  |


| LOGICAL OPERATIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Mnemonic | Description | Byte | Oscillator Period |
| ANL | A, Rn | AND register | I | 12 |
|  |  | Accumulator |  |  |
| ANL | A, direct | AND direct byte to | 2 | 12 |
|  |  | Accumulator |  |  |
| ANL | A,@Ri | AND indirect RAM to | 1 | 12 |
|  |  | Accumulator |  |  |
| ANL | A,\#data | AND <br> immediate data 10 | 2 | 12 |
|  |  | Accumulator |  |  |
| ANL | direct, A | AND | 2 | 12 |
|  |  | Accumulator to direct byte |  |  |
| ANL | direct,\#data | AND | 3 | 24 |
|  |  | immediate data to direct byte |  |  |
| ORL | A,Rn | OR register to | 1 | 12 |
|  |  | Accumulator |  |  |
| ORL | A,direct | OR direct byte | 2 | 12 |
|  |  | 10 |  |  |
|  |  | Accumulator |  |  |
| ORL | A,@Ri | OR indireet | 1 | 12 |
|  |  | RAM to |  |  |
|  |  | Accumulator |  |  |
| ORL | A,\#data | OR immediate | 2 | 12 |
|  |  | data to |  |  |
|  |  | Accumulator |  |  |
| ORL | direct, A | OR | 2 | 12 |
|  |  | Accumulator to direct byte |  |  |
| ORL | direct,\#data | OR immediate | 3 | 24 |
|  |  | data to direct byte |  |  |
| XRL | A,Rn | Exclusive-OR | 1 | 12 |
|  |  | register to |  |  |
|  |  | Accumulator |  |  |
| XRL | A, direct | Exclusive-OR | 2 | 12 |
|  |  | direct byte to |  |  |
|  |  | Accumulator |  |  |
| XRL | A, @Ri | Exclusive-OR | 1 | 12 |
|  |  | indirect RAM |  |  |
|  |  | to |  |  |
|  |  | Accumulator |  |  |
| XRL | A,\#data | Exclusive-OR | 2 | 12 |
|  |  | immediate data |  |  |
|  |  |  |  |  |
|  |  | Accumulator |  |  |


| LOGICAL OPERATIONS Cont. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| XRL | Mnemonic direct, A | Description | Byte | Oscillator Period |
|  |  | Exclusive-OR | 2 | 12 |
|  |  | Accumulator to direct byte |  |  |
| XRL | direct,\#data | Exclusive-OR immediate data to direct byte | 3 | 24 |
| CLR | A | Clear | 1 | 12 |
|  |  | Accumulator |  |  |
| CPL | A | Complement | 1 | 12 |
|  |  | Accumulator |  |  |
| RL | A | Rotate | 1 | 12 |
|  |  | Accumulator |  |  |
|  |  | Left |  |  |
| RLC | A | Rotate | 1 | 12 |
|  |  | Accumulator |  |  |
|  |  | Left through the Carry |  |  |
| RR | A | Rotate | 1 | 12 |
|  |  | Accumulator |  |  |
|  |  | Right |  |  |
| RRC | A | Rotate | 1 | 12 |
|  |  | Accumulator |  |  |
|  |  | Right through the Carry |  |  |
| SWAP | A | Swap nibbles | 1 | 12 |
|  |  | within the |  |  |
|  |  | Accumulator |  |  |

Table 3-2. Instruction Set Summary (continued)

| DATA TRANSFER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Mnemonic | Description | Byte | Oscillator Period |
| MOV | A, Rn | Move register to | 1 | 12 |
| MOV | A, direct | Accumulator Move direct byte to | 2 | 12 |
| MOV | A, @Ri | Move indirect RAM to | 1 | 12 |
| MOV | A,\#data | Accumulator Move | 2 | 12 |
|  |  | immediate data to |  |  |
|  |  | Accumulator |  |  |
| MOV | Rn,A | Move | 1 | 12 |
|  |  | Accumulator to register |  |  |
| MOV | Rn, direct | Move direct | 2 | 24 |
| MOV | Rn,\#data | Move immediate data | 2 | 12 |
|  |  | to register |  |  |
| MOV | direct, A | Move | 2 | 12 |
|  |  | Accumulator to direct byte |  |  |
| MOV | direct, Rn | Move register | 2 | 24 |
|  |  | to direct byte |  |  |
| MOV | direct, direct | Move direct byte to direct | 3 | 24 |
| MOV | direct,@Ri | Move indirect | 2 | 24 |
|  |  | RAM to direct byte |  |  |
| MOV | direct,\#data | Move | 3 | 24 |
|  |  | immediate data to direct byte |  |  |
| MOV | @ Ri, A | Move | 1 | 12 |
|  |  | Accumulator to indirect |  |  |
|  |  | RAM |  |  |
| MOV | @Ri, direct | Move direct | 2 | 24 |
|  |  | byte to indirect |  |  |
|  |  | RAM |  |  |
| MOV | @Ri,\#data | Move | 2 | 12 |
|  |  | immediate data to indirect |  |  |
|  |  | RAM |  |  |
| MOV | DPTR,\#datal6 | Load Data | 3 | 24 |
|  |  | Pointer with a |  |  |
|  |  | 16-bit constant |  |  |
| MOVC | A,@A+DPTR | Move Code | 1 | 24 |
|  |  | byte relative to |  |  |
|  |  | DPTR to Acc |  |  |
| MOVC | A,@A+PC | Move Code byte relative to | 1 | 24 |
|  |  | PC and Acc |  |  |
| MOVX | A,@Ri | Move External | 1 | 24 |
|  |  | RAM (8-bit addr) to Acc |  |  |
| MOVX | A @ @DPTR | Move External | 1 | 24 |
|  | - A,@DPTR | RAM (16-bit addr) to Acc |  |  |

DATA TRANSFER Cont.

|  | Mnemonic | Description | Byte | Oscillator Period |
| :---: | :---: | :---: | :---: | :---: |
| MOVX | @Ri,A | Move Acc to | 1 | 24 |
|  |  | External RAM (8-bit addr) |  |  |
| MOVX | @DPTR,A | Move Acc to | 1 | 24 |
|  |  | External Ram ( 16 -bit addr) |  |  |
| PUSH | direct | Push direct byte onto stack | 2 | 24 |
| POP | direct | Pop direct byte | 2 | 24 |
|  |  | from stack |  |  |
| XCH | A,Rn | Exchange register with | 1 | 12 |
|  |  | Accumulator |  |  |
| XCH | A, direct | Exchange | 2 | 12 |
|  |  | direct byte |  |  |
|  |  | with <br> Accumulator |  |  |
| XCH | A,@Ri | Exchange | 1 | 12 |
|  |  | indirect RAM with |  |  |
|  |  | Accumulator |  |  |
| XCHD | $\mathrm{A}, \ldots \mathrm{Ri}$ | Exchange low- | 1 | 12 |
|  |  | order Digit |  |  |
|  |  | indirect RAM |  |  |
|  |  | with Acc |  |  |

Table 3-2. Instruction Set Summary (continued)

| BOOLEAN VARIABLE MANIPULATION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Mnemonic | Description | Byte | Oscillator Period |
| CLR | C | Clear Carry | 1 | 12 |
| CLR | bit | Clear direct bit | 2 | 12 |
| SETB | C | Set Carry | 1 | 12 |
| SETB | bit | Set direct bit | 2 | 12 |
| CPL | C | Complement | 1 | 12 |
| CPL | bit | Complement direct bit | 2 | 12 |
| ANL | C,bit | AND direct bit to Carry | 2 | 24 |
| ANL | C,/bit | AND complement of direct bit to Carry | 2 | 24 |
| ORL | C,bit | OR direct bit to Carry | 2 | 24 |
| ORL | C,/bit | OR <br> complement of direct bit to Carry | 2 | 24 |
| Mov | C,bit | Move direct bit to Carry | 2 | 12 |
| mov | bit, C | Move Carry to direct bit | 2 | 24 |
| JC | rel | $\begin{aligned} & \text { Jump if Carry } \\ & \text { is set } \end{aligned}$ | 2 | $+$ |
| JNC | rel | Jump if Carry not set | 2 | 24 |
| JB | bit,rel | Jump if direct <br> Bit is set | 3 | 24 |
| JNB | bit,rel | Jump if direct Bit is Not set | 3 | 24 |
| JBC | bit,rel | Jump if direct Bit is set \& clear bit | 3 | 24 |

PROGRAM BRANCHING Cont.

| JNZ | Mnemonic rel |  | Oscillator |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Description | Byte | Period |
|  |  | Jump if | 2 | 24 |
|  |  | Accumulator is |  |  |
| CJNE | A, direct, rel | Compare direct | 3 | 24 |
|  |  | byte to Acc |  |  |
|  |  | and Jump if |  |  |
|  |  | Not Equal |  |  |
| CJNE | A,\#data, rel | Comare | 3 | 24 |
|  |  | immediate to |  |  |
|  |  | Acc and Jump |  |  |
| CJNE | RN,\#data, rel | Compare | 3 | 24 |
|  |  | immediate to |  |  |
|  |  | register and |  |  |
|  |  | Jump if Not |  |  |
|  |  | Equal |  |  |
| CJNE | @ Ri,\#data, rel | Compare | 3 | 24 |
|  |  | immediate to |  |  |
|  |  | indirect and |  |  |
|  |  | Jump if Not |  |  |
|  |  | Equal |  |  |
| DJNZ | Rn, rel | Decrement | 3 | 24 |
|  |  | register and |  |  |
|  |  | Jump if Not |  |  |
|  |  | Zero |  |  |
| DJNZ | direct, rel | Decrement | 3 | 24 |
|  |  | direct byte and |  |  |
|  |  | Jump if Not |  |  |
|  |  | Zero |  |  |
| NOP |  | No Operation | 1 | 12 |


| PROGRAMING BRANCHING |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Oscillator |
| ACALL | Mnemonic | Description | Byte |  |
|  | addr 11 | Subroutine |  | 24 |
|  |  | Call |  |  |
| LCALL | addr 16 | Long | 3 | 24 |
|  |  | Subroutine |  |  |
|  |  | Call |  |  |
| RET |  | Return for | 1 | 24 |
|  |  | Subroutine |  |  |
| RETI |  | Return for | 1 | 24 |
|  |  | interrupt |  |  |
| AJMP | addr11 | Absolute Jump | 2 | 24 |
| LJMP | addr 16 | Long Jump | 3 | 24 |
|  |  | Short Jump | 2 | 24 |
|  |  | (relative addr) |  |  |
| JMP | @A + DPTR | Jump indirect | 1 | 24 |
|  |  | relative to the |  |  |
|  |  | DPTR |  |  |
|  | rel | Jump if | 2 | 24 |
|  |  | Accumulator is |  |  |
|  |  | Zero |  |  |

## Functiona! Groupings

The five functional groupings are as follows:

## ARITHMETIC OPERATIONS

The 8051 implements the arithmetic operations of add, increment, decrement, compare-to-zero, decrement-and-compare-to-zero, decimal-add-adjust, subtract-withborrow, compare, multiply and divide.

Only unsigned binary integer arithmetic is performed in the Arithmetic/Logic Unit. In the two-operand operations of add, add-with-carry and subtract-with-borrow, the A register (the accumulator) is the first operand and receives the result of the operation. The second operand can be animmediate byte, a register in the selected Register Bank, a Register-Indirect Addressed byte or a Direct Addressed byte. These instructions affect the over flow (OV), carry (C), auxiliary-carry (AC), and parity (P) flags in the Program Status Word (PSW). The carry flag facilitates nonsigned integer arithmetic and multi-precision rotations. Handling two's-complement-integer (signed) addition and subtraction can easily be accommodated with software's monitoring of the PSW's overflow flag. The auxiliary-carry flag simplifies BCD arithmetic. An operation that has an arithmetic aspect similar to a subtract is the compare-and-jump-if-not-equal operation. This operation performs a conditional branch if a register in the selected Register Bank, or a Register-Indirect Addressed byte of Internal Data RAM, does not equal an immediate value; or if the A register does not equal a byte in the Direct Addressable Internal Data RAM, or a Special Function Register. While the destination operand is not updated and neither source operand is affected by the compare operation, the carry flag is set if the first operand is less


Figure 3-7. Internal Data Memory Arithmetic Operations
than the second operand; otherwise it is cleared. A summary of the two-operand add/subtract operations is shown in Figure 3-7.

There are three arithmetic operations that operate exclusively on the A register (the accumulator). These are the decimal-adjust for BCD addition and the two-test conditions shown in Figure 3-8. The decimal-adjust operation converts the result from a binary addition of two two-digit $B C D$ values to yield the correct two-digit BCD result. During this operation the auxiliary-carry flag helps effect the proper adjustment. Conditional branches may be taken based on the value in the accumulator being zero or not zero.

The 8051 simplifies the implementation of software counters since the increment and decrement operations can be performed on the accumulator, a register in the selected Register Bank, Register-Indirect Addressed byte in the Internal Data RAM or a byte in the Direct Addressed Internal Data RAM or Special Function Register. The 16 -bit Data Pointer can be incremented. For efficient loop control, the decrement-and-jump-if-not-zero operation is provided. This operation can decrement a register in the selected Register Bank, any Special Function Register or any byte of Internal Data RAM accessible through Direct Addressing, and force a branch if the result is not zero. The increment/decrement operations are summarized in Figure 3-9.

The multiply operation multiplies the one-byte A register by the one-byte $B$ register and returns a double-byte result


Figure 3-8. Internal Data Memory Arithmetic Operations (Register A Specific)


Figure 3-9. Internal Data Memory Arithmetic Operations
(MSB in B, LSB in A). The divide operation divides the one-byte accumulator by the one-byte $B$ register and returns a byte quotient to the A register and a byte remainder to the B register. These are shown in Figure 3-10.


Figure 3-10. Internal Data Memory Arithmetic Operations (Register A with Register B)

## LOGIC OPERATIONS

The 8051 permits the logic operations of and, or, and exclusive-or to be performed on the $A$ register by a second operand which can be an immediate value, a register in the selected Register Bank, a Register-Indirect Addressed byte of Internal Data RAM or a Direct Addressed byte of Internal Data RAM or Special Function Register. In addition, these logic operations can be performed on a Direct Addressed byte of the Internal Data RAM or Special Function Register using the A Register as the second operand. Also, use of Immediate Addressing with Direct Addressing permits these logic operations to set, clear or complement any bit anywhere in the Internal Data RAM or Special Function Registers without affecting the PSW, Register Bank registers or accumulator. When one takes into account that the registers R7-R0 and the accumulator can be Direct Addressed, the two-operand logic operations allow the destination (first operand) to be a byte in the Internal Data RAM, a Special Function Register, Register Bank registers (R7-R0) or the accumulator, while the choice of the second operand can be any of the aforementioned or an immediate value. The 8051 can also perform a logical or, or a logical and, between the Boolean accumulator (i.e., the carry register) and any bit, or its complement, that can be accessed through Direct Addressing. The and, or, and exclusive-or logic operations are summarized in Figure 3-11.

In addition to the logic operations that are performed on Internal Data Memory as shown in Figure 3-11, there are also logic operations that are performed specifically on the accumulator. These are summarized in Figure 3-12.

In addition to the "and" and "or" bit logicals shown in Figure 3-11, there are logicals that can operate exclusively on a Direct Addressed bit. These operations are listed in Figure 3-13. The carry flag is also addressed as a register and can be set, cleared, or complemented with one-byte instructions.


Figure 3-11. Internal Data Memory Logic Operations


Figure 3-12. Internal Data Memory Logic Operations
(Register A Specific)


Figure 3-13. Internal Data Memory Logic Operations (Bit-Specific)

## DATA TRANSFER OPERATIONS

Look-up tables resident in Program Memory can be accessed by indirect moves. A byte constant can be transferred to the A register (i.e., accumulator) from the Program Memory location whose address is the sum of a base register (the PC or DPTR) and the index register (A). This provides a convenient means for programming translation algorithms such as ASCII to seven segment conversions. The Program Memory move operations are shown diagrammatically in Figure 3-14.

A byte location within a 256-byte block of External Data Memory can be accessed using R1 or R0 in RegisterIndirect Addressing. Any location within the full $64 \mathrm{~K} \mathrm{Ex}-$ ternal Data Memory address space can be accessed through Register-Indirect Addressing using a 16-bit base


Figure 3-14. Program Memory Move Operations


Figure 3-15. External Data Memory Move Operations
register (i.e., the Data Pointer). These moves are shown in Figure 3-15.

The byte in-code-constant (immediate) moves and byte variable moves within the 8051 are highly orthogonal as detailed in Figure 3-16. When one considers that the accumulator and the registers in the Register Banks can be Direct Addressed, the two-operand data transfer operations allow a byte to be moved between any two of the Register Bank registers, Internal Data RAM, accumulator and Special Function Registers. Also, immediate operands can be moved to any of these locations. Of particular interest is the Direct Address to Direct Address move which permits the value in a port to be moved to the Internal Data RAM without using any Register Bank registers or the accumulator. The Data Pointer register can be loaded with a double-byte immediate value.

The A Register can be exchanged with a register in the selected Register Bank, with a Register-Indirect Addressed byte in the Internal Data RAM, or with a Direct Addressed byte in the Internal Data RAM, or Special Function Register. The least significant nibble of the A register can also be exchanged with the least significant nibble of a Register-Indirect Addressed byte in the Internal Data RAM. The exchange operation is shown in Figure 3-17.

## BOOLEAN VARIABLE OPERAT!ONS

A powerful set of instructions perform data transfer, conditional and logical operations on Boolean (1-bit) variables. The 8051 's Boolean Processor can move any of 256 bits to or from the carry register (C) using Direct Addressing. Individual instructions will set, clear, or complement these 256 addressable bits or the carry register with Direct Addressing. In conjunction with the bit-test instructions described below, these instructions provide direct 8051 code for logic equations and Boolean expressions.

The carry register is a "Boolean Accumulator" for logical "and" or logical "or" operations on Boolean variables. The carry register acts as a source operand and the destination for the logical operations. The source operand can be one of the 256 addressable bits or its complement.

The 8051 also provides test operations of jump-if-bit-set, jump-if-bit-not-set and jump-if-bit-set-then-clear. These branching instructions are relative to the address of the next instruction (PC +127 to PC - 128). Jumps can also be taken on the status of the Carry register. A jump can be taken if the carry is set or not set.

## CONTROL TRANSFER

The 8051 has a non-paged Program Memory to accommodate relocatable code. The advantage of a non-paged memory is that a minor change to a program that causes a shift of the code's position in memory will not cause page boundary readjustments to be necessary. This also makes relocation possible. Relocation is desirable since it permits several programmers to write relocatable modules in various assembly and high-level languages which can later be linked together to form the machine-object code.

Sixteen-bit jumps and calls are provided to allow branching to any location in the contiguous 64 K Program Memory address space and pre-empt the need for Program Memory bank switching. Eleven-bit jumps and calls are also provided to maintain compatibility with the 8048 and to provide an efficient jump within a 2 K program module. Unlike the 8048, the 8051 's call operations do not push the Program Status Word (PSW) to the stack along with the Program Counter, since many subroutines written for the 8051 do not affect the PSW. Hence the 8051 return operations pop only the Program Counter. The 8051 's branch, call and return operations are shown diagrammatically in Figures 3-18, 3-19, and 3-20, respectively.

The 8051 also provides a method for performing condi-


Figure 3-16. Internal Data Memory Move Operations


Figure 3-17. Internal Data Memory Exchange Operations


Figure 3-18. Unconditional Branch Operations


Figure 3-19. Call Operations


Figure 3.20. Return Operations
tional and unconditional branching, relative to the starting address of the next instruction ( $\mathrm{PC}+127$ to $\mathrm{PC}-$ 128). The accumulator test operations allow a conditional branch based on the accumulator being zero or non-zero. Also provided are compare-and-jump-if-not-equal and decrement-and-jump-if-not-zero. These are shown in Figure 3-21. The register-indirect jump in the 8051 permits branching relative to a base register (DPTR) with an offset provided by the non-signed integer value in the index register (A). This accommodates N -way branching. The indirect jump is shown in Figure 3-22.


Figure 3-21. Unconditional Short Branch and Conditional Branch Operations


Figure 3.22. Unconditional Branch (Indirect) Operation

## Arithmetic Flags

The program status word (PSW) contains eight bits. Four bits are hardware status flags set or cleared by the CPU to show the result of certain calculations. In general, these flags are used for the following purposes:

Carry: The carry flag (CY) is set by an arithmetic instruction if there is a carry-out of the highest order bit (from addition) or if a borrow is needed for the highest-order bit (from subtraction or a comparison); otherwise it is cleared. It is also affected by several rotate operations. The carry flag is also the Boolean accumulator. When treated as a Boolean accumulator, the carry mnemonic is " C "; otherwise it is CY which denotes an address.

Auxiliary Carry: The auxiliary-carry flag (AC) is set if an arithmetic instruction results in a carry-out of bit 3 (from addition) or a borrow into bit 3 (for subtraction); otherwise it is cleared. This flag is useful for BCD arithmetic.

Overflow: The overflow flag (OV) is set if the addition or subtraction of signed variables produces an overflow error (i.e., if the magnitude of the sum or difference is too great for the seven magnitude bits in two's complement representation); otherwise it is cleared. The same flag also indicates when the product resulting from multiplication overflows one byte, and if division by zero was attempted.

Parity: The parity flag ( P ) is updated after every instruction cycle to indicate the parity of the accumulator. It is set if the number of " 1 " bits in the accumulator is odd, otherwise, it is cleared.

The other four PSW bits consist of a general purpose flag, F0, two bits, RS1 and RS0, which select one of four working register banks, and a reserved bit location.

## Instruction Definitions

The rest of this chapter defines all the instructions and operations which the MCS-51 CPU can perform. There is a separate section for each of the 51 basic operations, ordered alphabetically according to the operation mnemonic.

When an operation may apply to more than one data type (generally bit and byte data), the MCS-51 assembly language uses the same mnemonic for each, reducing the number of mnemonics the programmer must remember. The assembler determines which instruction is appropriate from the operands specified. Thus, the mnemonic "CLR" can operate on the eight-bit accumulator ("CLR A"), or on one-bit variables ("CLR F0"). The mnemonics ANL, ORL, CPL, and MOV can relate to more than one data type as well. These operations present each data type in a separate section.

Each section then describes the action taken by the operation, the flags and registers affected, and shows a short example of how an instruction might be used in a program. Next comes the number of bytes and machine cycles required, the corresponding binary machine-language encoding, and a symbolic description or restatement of the function implemented.

Note: Only the carry, auxiliary-carry, and overflow flags are discussed in these instruction descriptions. Since the parity bit (PSW.0) is recomputed after every instruction cycle any instruction that alters the accumulator - either inherently or as a special function register - could affect the parity flag. Similarly, instructions which alter directly addressed registers could affect the other status flags if the
instruction is applied to the PSW. Status flags can also be modified by the generalized bit-manipulation instructions.

Nineteen operations allow more than one addressing mode for the source and/or destination operand. The headings for these sections show the instruction format with such operands enclosed in angle brackets (for example, MOV <dest-byte> , <src-byte> ). The operation description tells what modes (or combinations of modes)
are allowed, and gives the assembly language notation, byte and cycle counts, encoding format, and a symbolic description for each.

The information in this chapter is directed towards defining the capabilities of the MCS-51 architecture and hardware. For details on the assembly language or ASM51 capabilities refer to the MCS-51 Macro Assembler User's Guide, publication number 9800937.

ACALL addr11

| Function: | Absolute Call |
| :---: | :---: |
| Description: | ACALL unconditionally calls a subroutine located at the indicated address. Theinstruction increments the PC twice to obtain the address of the following instruction, then pushes the 16 -bit result onto the stack (low-order byte first) and increments the stack pointer twice. The destination address is obtained by successively concatenating the five high-order bits of the incremented PC, opcode bits 7-5, and the second byte of the instruction. The subroutine called must therefore start within the same 2 K block of the program memory as the first byte of the instruction following ACALL. No flags are affected. |
| Example: | Initially SP equals 07 H . The label "SUBRTN" is at program memory location 0345 H . After executing the instruction, |

## ACALL SUBRTN

at location $0123 \mathrm{H}, \mathrm{SP}$ will contain 09 H , internal RAM locations 08 H and 09 H will contain 25 H and 01 H , respectively, and the PC will contain 0345 H .
Bytes: 2

## Cycles: 2

## Encoding:

| a10 | a9 | a8 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| $a 7$ | a6 | a5 | a4 | a3 | a2 | al | a0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: ACALL
$(\mathrm{PC}) \longleftarrow(\mathrm{PC})+2$
$(\mathrm{SP}) \longleftarrow(\mathrm{SP})+1$
$((S P)) \longleftarrow\left(\mathrm{PC}_{7-0}\right)$
$(\mathrm{SP}) \longleftarrow(\mathrm{SP})+1$
$((\mathrm{SP}))<$ ( $\left.\mathrm{PC}_{15-8}\right)$
$\left(\mathrm{PC}_{10-0}\right) \longleftarrow$ page address

## Function: Add

Description: ADD adds the byte variable indicated to the accumulator, leaving the result in the accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3 , and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred.

OV is set if there is a carry-out of bit 6 but not out of bit 7 , or a carry-out of bit 7 but not bit 6 ; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands, or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.
Example: The accumulator holds $0 \mathrm{C} 3 \mathrm{H}(11000011 \mathrm{~B})$ and register 0 holds 0 AAH (10101010B). The instruction,

$$
\text { ADD } \quad \mathrm{A}, \mathrm{R} 0
$$

will leave $6 \mathrm{DH}(01101101 \mathrm{~B})$ in the accumulator with the AC flag cleared and both the carry flag and OV set to 1 .

ADD A,Rn
Bytes: 1
Cycles: 1


Operation: ADD
$(\mathrm{A}) \longleftarrow(\mathrm{A})+(\mathrm{Rn})$
ADD A,direct
Bytes: 2
Cycles: 1


## ADDC A, <src-byte>

Function: Add with Carry
Description: ADDC simultaneously adds the byte variable indicated, the carry flag and the accumulator contents, leaving the result in the accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred.

OV is set if there is a carry-out of bit 6 but not out of bit 7 , or a carryout of bit 7 but not out of bit 6 ; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.
Example: The accumulator holds 0 C 3 H (11000011B) and register 0 holds 0AAH (10101010B) with the carry flag set. The instruction,
ADDC A,R0
will leave $6 \mathrm{EH}(0110110 \mathrm{~B})$ in the accumulator with AC cleared and both the carry flag and OV set to 1 .
ADDC A,Rn
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 0 | 1 | 1 | 1 | r | r | r |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: ADDC
$(\mathrm{A})<(\mathrm{A})+(\mathrm{C})+\left(\mathrm{R}_{\mathrm{n}}\right)$

## ADDC A,direct

Bytes: 2
Cycles: 1

Encoding: \begin{tabular}{|llll|llll|}
\hline 0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

\hline direct address <br>
\hline
\end{tabular}

Operation: ADDC
$(\mathrm{A}) \longleftarrow(\mathrm{A})+(\mathrm{C})+($ direct $)$
ADDC A,@Ri
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 0 | 1 | 1 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: ADDC
$(\mathrm{A}) \longleftarrow(\mathrm{A})+(\mathrm{C})+\left(\left(\mathrm{R}_{\mathrm{i}}\right)\right)$
ADDC A,\#data
Bytes: 2
Cycles: 1

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 0 \& 0 <br>
\hline

$\quad$

immediate data <br>
\hline
\end{tabular}

Operation: ADDC
$(\mathrm{A}) \longleftarrow(\mathrm{A})+(\mathrm{C})+$ \#data


#### Abstract

Function: Absolute Jump Description: AJMP transfers program execution to the indicated address, which is formed at run-time by concatenating the high-order five bits of the PC (after incrementing the PC twice), opcode bits 7-5, and the second byte of the instruction. The destination must therefore be within the same 2 K block of program memory as the first byte of the instruction following AJMP.


Example: The label "JMPADR" is at program memory location 0123H. The instruction,
AJMP JMPADR
is at location 0345 H and will load the PC with 0123 H .
Bytes: 2
Cycles: 2

Encoding: $\quad$\begin{tabular}{|llll|llll}
a10 \& a9 \& a8 \& 0 \& 0 \& 0 \& 0 \& 1 <br>
\hline

$\quad$

\hline a7 \& a6 \& a5 \& a4 \& a3 \& a2 \& a1 \& a0 <br>
\hline
\end{tabular}

Operation: AJMP
$(\mathrm{PC}) \longleftarrow(\mathrm{PC})+2$
$\left(\mathrm{PC}_{10-0}\right) \longleftarrow$ page address

ANL <dest-byte>, <src-byte>
Function: Logical-AND for byte variables
Description: ANL performs the bitwise logical-AND operation between the variables indicated and stores the results in the destination variable. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.
Example: If the accumulator holds $0 \mathrm{C} 3 \mathrm{H}(11000011 \mathrm{~B})$ and register 0 holds 0 AAH (10101010B) then the instruction,

ANL A,R0
will leave $41 \mathrm{H}(01000001 \mathrm{~B})$ in the accumulator.
When the destination is a directly addressed byte, this instruction will clear combinations of bits in any RAM location or hardware register. The mask byte determining the pattern of bits to be cleared would either be a constant contained in the instruction or a value computed in the accumulator at run-time. The instruction,

ANL P1,\#01110011B
will clear bits 7,3 , and 2 of output port 1 .
ANL A,Rn
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 1 | 0 | 1 | 1 | r | r | r |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: ANL
$(\mathrm{A}) \longleftarrow(\mathrm{A}) \wedge(\mathrm{Rn})$

```
ANL A,direct
    Bytes: 2
    Cycles: 1
    Encoding: \ |llllllllll
    Operation: ANL
        (A)}ఒ(\textrm{A})\wedge (direct
ANL A,@Ri
    Bytes: 1
    Cycles: 1
    Encoding: }\quad\begin{array}{llllllllll}{0}&{1}&{0}&{1}&{0}&{1}&{1}&{\textrm{i}}\\{\hline}
    Operation: ANL
        (A)}\longleftarrow(\textrm{A})\wedge((\textrm{Ri})
ANL A,#data
        Bytes: 2
        Cycles: 1
    Encoding: }\begin{array}{lllllllllll}{0}&{1}&{0}&{1}&{0}&{1}&{0}&{0}\\{\hline}\end{array}\quad\quad\mathrm{ immediate data
    Operation: ANL
        (A)\longleftarrow~(A) ^ #data
ANL direct,A
        Bytes: 2
        Cycles: 1
    Encoding:
        |0
        direct address
    Operation: ANL
        (direct)}<\mathrm{ (direct) ^ (A)
ANL direct,#data
        Bytes: 3
        Cycles: 2
    Encoding: \\quad[\begin{array}{llllllllll}{0}&{1}&{0}&{1}&{0}&{0}&{1}&{1}\\{\hline}\end{array}\quad|\mathrm{ direct address }\quad\mathrm{ immediate data}
    Operation: ANL
        (direct)< (direct) ^ #data
```


## ANL

C, 〈srebit>
Function: Logical-AND for bit variables
Description: If the Boolean value of the source bit is a logical 0 then clear the carry flag; otherwise leave the carry flag in its current state. A slash ("/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected.
Only direct bit addressing is allowed for the source operand.
Example: Set the carry flag if, and only if, P1. $0=1, \mathrm{ACC} 7=$.1 , and $\mathrm{OV}=0$ :

MOV C,P1.0
ANL C,ACC. 7
ANL C,/OV
;LOAD CARRY WITH INPUT PIN STATE ;AND CARRY WITH ACCUM. BIT 7 ;AND WITH INVERSE OF OVERFLOW FLAG

## ANL C,bit

Bytes: 2
Cycles: 2

Encoding: $\quad$| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$ bit address

Operation: ANL
(C) $\leftarrow$ (C) $\wedge$ (bit)

ANL C,/bit
Bytes: 2
Cycles: 2

Encoding: $\quad$\begin{tabular}{|llll|lllll|}
\hline 1 \& 0 \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 <br>
\hline

$\quad$

$\quad$ bit address <br>
\hline
\end{tabular}

## Operation: ANL

(C) $\leftarrow$ 7 (bit)
Function: Compare and Jump if Not Equal.
Description: CJNE compares the magnitudes of the first two operands, and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the last instruction byte to the PC, after incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned integer value of <dest-byte> is less than the unsigned integer value of <srcbyte>; otherwise, the carry is cleared. Neither operand is affected.
The first two operands allow four addressing mode combinations: the accumulator may be compared with any directly addressed byte or immediate data, and any indirect RAM location or working register can be compared with an immediate constant.
Example: The accumulator contains 34 H . Register 7 contains 56 H . The first instruction in the sequence,

|  | CJNE | R7,\#60H, NOT_EQ |  |
| :--- | :--- | :--- | :--- | :--- |
| ; | $\ldots$ | $\ldots \ldots$ | R7 $=60 \mathrm{H}$. |
| NOT__EQ: | JC | REQ_LOW | ; IF R7 $<60 \mathrm{H}$. |
| $;$ | $\ldots$ | $\ldots$. | $;$ R7>60H. |

sets the carry flag and branches to the instruction at label NOT__EQ. By testing the carry flag, this instruction determines whether R7 is greater or less than 60 H .
If the data being presented to port 1 is also 34 H , then the instruction,
WAIT: CJNE A,P1,WAIT
clears the carry flag and continues with the next instruction in sequence, since the accumulator does equal the data read from P1. (If some other value was being input on P1, the program will loop at this point until the P1 data changes to 34 H .)

## CJNE A,direct,rel <br> Bytes: 3 <br> Cycles: 2



## Operation: CJNE

$$
\begin{aligned}
& (\mathrm{PC}) \longleftarrow(\mathrm{PC})+3 \\
& \mathrm{IF}(\text { direct })<(\mathrm{A}) \\
& \mathrm{THEN}(\mathrm{PC}) \longleftarrow(\mathrm{PC})+\text { rel and }(\mathrm{C}) \longleftarrow 0 \\
& \mathrm{OR} \\
& \mathrm{IF}(\text { direct })>(\mathrm{A}) \\
& \text { THEN }(\mathrm{PC}) \longleftarrow(\mathrm{PC})+\text { rel and }(\mathrm{C}) \longleftarrow 1
\end{aligned}
$$

## CJNE A,\#data,rel

Bytes: 3
Cycles: 2

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 1 \& 0 \& 1 \& 1 \& 0 \& 1 \& 0 \& 0 <br>
\hline

$\quad$

immediate data <br>
\hline

$\quad$

rel. address <br>
\hline
\end{tabular}

## Operation: CJNE

$(\mathrm{PC}) \longleftarrow(\mathrm{PC})+3$
IF \#data < (A)
THEN $(\mathrm{PC}) \longleftarrow(\mathrm{PC})+$ rel and $(\mathrm{C}) \longleftarrow 0$
OR
IF \#data > (A)
THEN $(\mathrm{PC}) \longleftarrow-(\mathrm{PC})+$ rel and $(\mathrm{C}) \longleftarrow-1$

```
CINE Rn,#data,re!
    Bytes: 3
    Cycles: 2
```



```
    Operation: CJNE
        (PC)}<<-(PC)+
    IF #data < (Rn)
            THEN (PC) «-(PC) + rel and (C)<-0
                    OR
    IF #data > (Rn)
            THEN (PC) ఒ}(\textrm{PC})+\mathrm{ rel and }(\textrm{C})\longleftarrow<
CJNE @Ri,#data,rel
        Bytes: 3
        Cycles: 2
    Encoding:
            \begin{array} { | l l l l l l l l l l } { \hline 1 } & { 0 } & { 1 } & { 1 } & { 0 } & { 1 } & { 1 } & { \mathrm { i } } \\ { \hline } \end{array}
                immediate data
                        rel. address
Operation: CJNE
    (PC) ఒ-(PC) + 3
    IF #data < ((Ri))
        THEN (PC)<<(PC) + rel and (C) <-1
                OR
    IF #data > ((Ri))
            THEN (PC) ఒ}(\textrm{PC})+\mathrm{ rel and }(\textrm{C})\longleftarrow~
```


## CLR A

```
Function: Clear Accumulator
Description: The accumulator is cleared (all bits set to zero). No flags are affected.
Example: The accumulator contains \(5 \mathrm{CH}(01011100 \mathrm{~B})\). The instruction,
CLR A
will leave the accumulator set to \(00 \mathrm{H}(00000000 \mathrm{~B})\).
Bytes: 1
Cycles: 1
Encoding: \(\quad\)\begin{tabular}{|llll|llll}
1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}
Operation: CLR
\((A) \leftarrow 0\)
```


## CLR bit

Function: Clear bit
Description: The indicated bit is cleared (reset to zero). No other flags are affected. CLR can operate on the carry flag or any directly addressable bit.
Example: Port 1 has previously been written with 5DH (01011101B). The instruction,
CLR P1.2
will leave the port set to $59 \mathrm{H}(01011001 \mathrm{~B})$.
CLR C
Bytes: 1
Cycles: 1
Encoding:

| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: CLR
$(C) \longleftarrow 0$
CLR bit
Bytes: 2
Cycles: 1

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 1 \& 1 \& 0 \& 0 \& 0 \& 0 \& 1 \& 0 <br>
\hline

$\quad$

bit address <br>
\hline
\end{tabular}

Operation: CLR
$($ bit $) \longleftarrow 0$

CPL A
Function: Complement Accumulator
Description: Each bit of the accumulator is logically complemented (one's complement). Bits which previously contained a one are changed to zero and vice-versa. No flags are affected.
Example: The accumulator contains $5 \mathrm{CH}(01011100 \mathrm{~B})$. The instruction,
CPL A
will leave the accumulator set to 0A3H (10100011B).
Bytes: 1
Cycles: 1
Encoding:

| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: CPL
$(\mathrm{A}) \leftarrow \rightarrow(\mathrm{A})$

Function: Complement bit
Description: The bit variable specified is complemented. A bit which had been a one is changed to zero and viceversa. No other flags are affected. CLR can operate on the carry or any directly addressable bit.

Note: When this instruction is used to modify an output pin, the value used as the original data will be read from the output data latch, not the input pin.
Example: Port 1 has previously been written with 5 BH ( 01011101 B ). The instruction sequence,

```
CPL P1.1
CPL P1.2
```

will leave the port set to $5 \mathrm{BH}(01011011 \mathrm{~B})$.

```
CPL C
    Bytes: 1
    Cycles: 1
```

    Encoding: \(\quad\)\begin{tabular}{|llll|llll|}
    \hline 1 \& 0 \& 1 \& 1 \& 0 \& 0 \& 1 \& 1 <br>
\hline
\end{tabular}

## Operation: CPL

$(C) \longleftarrow \neg(C)$
CPL bit
Bytes: 2
Cycles: 1

Encoding: $\quad$\begin{tabular}{llll|llll|}
1 \& 0 \& 1 \& 1 \& 0 \& 0 \& 1 \& 0 <br>
\hline

$\quad$

bit address <br>
\hline
\end{tabular}

Operation: CPL
(bit) $\leftarrow \neg$ (bit)

## DA A

Function:
Description:

Decimal-adjust Accumulator for Addition
DA A adjusts the eight-bit value in the accumulator resulting from the earlier addition of two variables (each in packed-BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used to perform the addition.

If accumulator bits 3-0 are greater than nine (xxxx1010-xxxx1111), or if the AC flag is one, six is added to the accumulator producing the proper BCD digit in the low-order nibble. This internal addition would set the carry flag if a carry-out of the low-order four-bit field propagated through all high-order bits, but it would not clear the carry flag otherwise.

If the carry flag is now set, or if the four high-order bits now exceed nine (1010xxxx-1111xxxx), these high-order bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this would set the carry flag if there was a carry-out of the high-order bits, but wouldn't clear the carry. The carry flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple precision decimal addition. OV is not affected.

All of this occurs during the one instruction cycle. Essentially, this instruction performs the decimal conversion by adding $00 \mathrm{H}, 06 \mathrm{H}, 60 \mathrm{H}$, or 66 H to the accumulator, depending on initial accumulator and PSW conditions.

Note: DA A cannot simply convert a hexadecimal number in the accumulator to BCD notation, nor does DA A apply to decimal subtraction.
Example: The accumulator holds the value $56 \mathrm{H}(01010110 \mathrm{~B})$ representing the packed BCD digits of the decimal number 56 . Register 3 contains the value $67 \mathrm{H}(01100111 \mathrm{~B}$ ) representing the packed BCD digits of the decimal number 67. The carry flag is set. The instruction sequence,

ADDC A,R3
DA A
will first perform a standard twos-complement binary addition, resulting in the value 0 BEH (10111110) in the accumulator. The carry and auxiliary carry flags will be cleared.

The Decimal Adjust instruction will then alter the accumulator to the value $24 \mathrm{H}(00100100 \mathrm{~B})$, indicating the packed BCD digits of the decimal number 24 , the low-order two digits of the decimal sum of 56, 67, and the carry-in. The carry flag will be set by the Decimal Adjust instruction, indicating that a decimal overflow occurred. The true sum 56,67 , and 1 is 124 .

BCD variables can be incremented or decremented by adding 01 H or 99 H . If the accumulator initially holds 30 H (representing the digits of 30 decimal), then the instruction sequence,
ADD
A, \#99H
DA
A
will leave the carry set and 29 H in the accumulator, since $30+99=129$. The low-order byte of the sum can be interpreted to mean $30-1=29$.
Bytes: 1
Cycles: 1

\section*{Encoding: $\quad$| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |}

Operation: DA
-contents of Accumulator are BCD
IF $\quad\left[\left[\left(\mathrm{A}_{3}-0\right)>9\right] \vee[(\mathrm{AC})=1]\right]$
THEN $\left(\mathrm{A}_{3}-0\right) \longleftarrow\left(\mathrm{A}_{3}-0\right)+6$
AND
IF $\quad\left[\left[\left(\mathrm{A}_{7}-4\right)>9\right] \vee[(\mathrm{C})=1]\right]$
THEN $\left(\mathrm{A}_{7}-4\right) \longleftarrow\left(\mathrm{A}_{7-4}\right)+6$

## DEC byte

```
    Function: Decrement
    register = indirect.
        respectively. The instruction sequence,
DEC @R0
DEC R0
DEC @R0
DEC A
Bytes: 1
Cycles: 1
Encoding: \(\quad\)\begin{tabular}{llll|llll}
0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}
Operation: DEC
(A) \(\longleftarrow\) (A) -1
```

Description: The variable indicated is decremented by 1. An original value of 00 H will underflow to 0FFH. No
flags are affected. Four operand addressing modes are allowed: accumulator, register, direct, or
Note: When this instruction is used to modify an output port, the value used as the original port
data will be read from the output data latch, not the input pins.
Example: Register 0 contains 7 FH ( 01111111 B ). Internal RAM locations 7 EH and 7 FH contain 00 H and 40 H ,
will leave register 0 set to 7 EH and internal RAM locations 7EH and 7 FH set to 0 FFH and 3 FH .

DIV AB

\section*{Function: Divide <br> Description: DIV AB divides the unsigned eight-bit integer in the accumulator by the unsigned eight-bit integer in register $B$. The accumulator receives the integer part of the quotient; register B receives the integer remainder. The carry and OV flags will be cleared. <br> Exception: if B had originally contained 00 H , the values returned in the accumulator and B-register will be undefined and the overflow flag will be set. The carry flag is cleared in any case. <br> Example: The accumulator contains 251 ( 0 FBH or 11111011 B ) and B contains 18 ( 12 H or 00010010 B ). The instruction, <br> DIV AB <br> will leave 13 in the accumulator ( 0 DH or 00001101 B ) and the value 17 ( 11 H or 00010001 B ) in B , since $251=(13 \times 18)+17$. Carry and OV will both be cleared. <br> Bytes: 1 <br> Cycles: 4 <br> Encoding: $\quad$| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | <br> Operation: DIV <br> > (A) $15-8$

> (B) $7-0$ <br> <br> (A) 15-8 <br> <br> (A) 15-8 <br> <br> (B) $7-0$ <br> <br> (B) $7-0$ <br> DEC Rn <br> Bytes: 1 <br> Cycles: 1}

```
    Encoding: }\quad\begin{array}{lllll|llll}{0}&{0}&{0}&{1}&{1}&{r}&{r}&{r}\\{\hline}
    Operation: DEC
        (Rn)}\longleftarrow~(Rn)-
DEC direct
        Bytes: 2
        Cycles: 1
    Encoding: }\begin{array}{lllllllllll}{0}&{0}&{0}&{1}&{0}&{1}&{0}&{1}\\{\hline}\end{array}\quad\begin{array}{l}{\mathrm{ direct address}}\\{\hline}
    Operation: DEC
        (direct) «-(direct) - 1
DEC @Ri
        Bytes: 1
        Cycles: 1
    Encoding: }\quad\begin{array}{lllll}{0}&{0}&{0}&{1}&{0}\end{array}
    Operation: DEC
        ((Ri))<<((Ri))-1
```


## DJNZ <byte>;<rel-addr>

Function: Decrement and Jump if Not Zero
Description: DJNZ decrements the location indicated by 1, and branches to the address indicated by the second operand if the resulting value is not zero. An original value of 00 H will underflow to 0 FFH . No flags are affected. The branch destination would be computed by adding the signed relativedisplacement value in the last instruction byte to the PC, after incrementing the PC to the first byte of the following instruction.

The location decremented may be a register or directly addressed byte.
Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.
Example: Internal Ram locations $40 \mathrm{H}, 50 \mathrm{H}$, and 60 H contain the values $01 \mathrm{H}, 70 \mathrm{H}$, and 15 H , respectively. The instruction sequence,

DJNZ 40H,LABEL_1
DJNZ 50H,LABEL_2
DJNZ 60H,LABEL__3
will cause a jump to the instruction at label LABEL_ 2 with the values $00 \mathrm{H}, 6 \mathrm{FH}$, and 15 H in the three RAM locations. The first jump was not taken because the result was zero.

This instruction provides a simple way of executing a program loop a given number of times, or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction. The instruction sequence,

MOV R2,\#8
TOGGLE: CPL P1.7
DJNZ R2,TOGGLE
will toggle P1.7 eight times, causing four output pulses to appear at bit 7 of output port 1 . Each pulse will last three machine cycles; two for DJNZ and one to alter the pin.

## DJNZ Rn,rel

Bytes: 2
Cycles: 2


Operation: DJNZ
$(\mathrm{PC}) \longleftarrow(\mathrm{PC})+2$
$(\mathrm{Rn})<-(\mathrm{Rn})-1$
IF $(R n)>0$ or $(R n)<0$
THEN
$(\mathrm{PC}) \longleftarrow(\mathrm{PC})+$ rel
DJNZ direct,rel
Bytes: 3
Cycles: 2

Encoding: \begin{tabular}{|llll|llll|}
1 \& 1 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

direct address <br>
rel. address
\end{tabular}

Operation: DJNZ

$$
(\mathrm{PC}) \longleftarrow-(\mathrm{PC})+2
$$

(direct) «-(direct) -1
IF $\quad$ direct) $>0$ or $($ direct $)<0$
THEN

$$
(\mathrm{PC}) \longleftarrow(\mathrm{PC})+\text { rel }
$$

Function: Increment
Description: INC increments the indicated variable by 1 . An original value of 0 FFH will overflow to 00 H . No flags are affected. Three addressing modes are allowed: register, direct, or register $=$ indirect.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.
Example: Register 0 contains 7EH ( 011111110 B ). Internal RAM locations 7EH and 7FH contain 0FFH and 40 H , respectively. The instruction sequence,
INC @R0
INC R0
INC @R0
will leave register 0 set to 7 FH and internal RAM locations 7 EH and 7 FH holding (respectively) 00 H and 41 H .

## INC A

Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: INC
(A) $\longleftarrow$ (A) +1

INC $\mathbf{R n}$
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 0 | 0 | 0 | 1 | r | r | r |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: INC

$$
(\mathrm{Rn}) \longleftarrow(\mathrm{Rn})+1
$$

INC direct
Bytes: 2
Cycles: 1
Encoding:


Operation: INC
$($ direct $) \longleftarrow$ (direct) +1
INC @Ri
Bytes: 1
Cycles: 1

Encoding: | 0 | 0 | 0 | 0 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: INC
$(($ Ri) $) \longleftarrow(($ Ri $))+1$

INC DPTR
Function: Increment Data Pointer
Description: Increment the 16 -bit data pointer by 1. A 16 -bit increment (modulo $2^{16}$ ) is performed; an overflow of the low-order byte of the data pointer (DPL) from 0 FFH to 00 H will increment the high-order byte (DPH). No flags are affected.

This is the only 16 -bit register which can be incremented.
Example: Registers DPH and DPL contain 12H and OFEH, respectively. The instruction sequence,

| INC | DPTR |
| :--- | :--- |
| INC | DPTR |
| INC | DPTR |

will change DPH and DPL to 13 H and 01 H .
Bytes: 1
Cycles: 2

Encoding: $\quad$| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: INC
$(\mathrm{DPTR}) \longleftarrow(\mathrm{DPTR})+1$

JB bit,rel
Function: Jump if Bit set
Description: If the indicated bit is a one, jump to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are affected.
Example: The data present at input port 1 is 11001010 B . The accumulator holds 56 ( 01010110 B ). The instruction sequence,
JB P1.2,LABEL1
JB ACC.2,LABEL2
will cause program execution to branch to the instruction at label LABEL2.
Bytes: 3
Cycles: 2

Encoding: \begin{tabular}{|llll|llll|}
\hline 0 \& 0 \& 1 \& 0 \& 0 \& 0 \& 0 \& 0 <br>
\hline

$\quad$

bit address <br>
rel. address <br>
\hline
\end{tabular}

Operation: JB
(PC) $\leftarrow(\mathrm{PC})+3$
IF $\quad$ bit) $=1$
THEN

$$
(\mathrm{PC}) \longleftarrow(\mathrm{PC})+\text { rel }
$$




Function: Jump if Carry not set
Description: If the carry flag is a zero, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice to point to the next instruction. The carry flag is not modified.
Example: The carry flag is set. The instruction sequence,
JNC LABEL1
CPL C
JNC LABEL2
will clear the carry and cause program execution to continue at the instruction identified by the label LABEL2.
Bytes: 2
Cycles: 2
Encoding:

rel. address
Operation: JNC
$(\mathrm{PC}) \longleftarrow(\mathrm{PC})+2$
IF $(\mathrm{C})=0$
THEN (PC) $-(\mathrm{PC})+$ rel

JNZ rel
Function: Jump if accumulator Not Zero
Description: If any bit of the accumulator is a one, branch to the indicated address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The accumulator is not modified. No flags are affected.
Example: The accumulator originally holds 00 H . The instruction sequence,
JNZ LABEL1
INC A
JNZ LABEL2
will set the accumulator to 01 H and continue at label LABEL2.
Bytes: 2
Cycles: 2

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 <br>
\hline

$\quad$

rel. address <br>
\hline
\end{tabular}

Operation: JNZ
$(\mathrm{PC}) \longleftarrow$ ( PC$)+2$
IF $(A) \neq 0$
THEN $(\mathrm{PC}) \longleftarrow(\mathrm{PC})+$ rel

| Function: | Jump if Accumulator Zero |
| :---: | :---: |
| Description: | If all bits of the accumulator are zero, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The accumulator is not modified. No flags are affected. |
| Example: | The accumulator originally contains 01 H . The instruction sequence, |
|  | JZ LABEL1 |
|  | DEC A |
|  | JZ LABEL2 |
|  | will change the accumulator to 00 H and cause program execution to continue at the instruction identified by the label LABEL2. |
| Bytes: | 2 |
| Cycles: | 2 |
| Encoding: | 0 1 1 0 0 0 0 0$\quad$ <br> rel. address |
| Operation: | JZ |
|  | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
|  | IF (A) $=0$ |
|  | THEN ( PC ) $-(\mathrm{PC})+\mathrm{rel}$ |

LCALL addr16

## Function: Long Call

Description: LCALL calls a subroutine located at the indicated address. The instruction adds three to the program counter to generate the address of the next instruction and then pushes the 16 -bit result onto the stack (low byte first), incrementing the stack pointer by two. The high-order and low-order bytes of the PC are then loaded, respectively, with the second and third bytes of the LCALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 64 K -byte program memory address space. No flags are affected.
Example: Initially the stack pointer equals 07 H . The label "SUBRTN" is assigned to program memory location 1234 H . After executing the instruction,
LCALL SUBRTN
at location 0123 H , the stack pointer will contain 09 H , internal RAM locations 08 H and 09 H will contain 26 H and 01 H , and the PC will contain 1235 H .
Bytes: 3
Cycles: 2

Encoding: \begin{tabular}{|llll|llll|}
\hline 0 \& 0 \& 0 \& 1 \& 0 \& 0 \& 1 \& 0 <br>
\hline

$\quad$

addr15 - addr8 <br>
\hline

$\quad$

addr 7 - addr0 <br>
\hline
\end{tabular}

## Operation: LCALL

$$
\begin{aligned}
& (\mathrm{PC}) \longleftarrow(\mathrm{PC})+3 \\
& (\mathrm{SP}) \longleftarrow(\mathrm{SP})+1 \\
& (\mathrm{SP})) \longleftarrow(\mathrm{PC} 7-0) \\
& (\mathrm{SP}) \longleftarrow(\mathrm{SP})+1 \\
& (\mathrm{SP})) \longleftarrow(\mathrm{PC} 15-8) \\
& (\mathrm{PC}) \longleftarrow \mathrm{addr}_{15-0}
\end{aligned}
$$

Function: Long Jump
Description: LJMP causes an unconditional branch to the indicated address, by loading the high-order and loworder bytes of the PC (respectively) with the second and third instruction bytes. The destination may therefore be anywhere in the full 64 K program memory address space. No flags are affected.
Example: The label "JMPADR" is assigned to the instruction at program memory location 1234 H . The instruction,
LJMP JMPADR
at location 0123 H will load the program counter with 1234 H .
Bytes: 3
Cycles: 2


MOV <dest-byte>,<src-byte>
Function: Move byte variable
Description: The byte variable indicated by the second operand is copied into the location specified by the first operand. The source byte is not affected. No other register or flag is affected.

This is by far the most flexible operation. Fifteen combinations of source and destination addressing modes are allowed.
Example: Internal RAM location 30 H holds 40 H . The value of RAM location 40 H is 10 H . The data present at input port 1 is $11001010 \mathrm{~B}(0 \mathrm{CAH})$.

| MOV | R0,\#30H | $; \mathrm{R} 0<=30 \mathrm{H}$ |
| :--- | :--- | :--- |
| MOV | A,@R0 | $; \mathrm{A}<=40 \mathrm{H}$ |
| MOV | R1,A | $; \mathrm{R} 1<=40 \mathrm{H}$ |
| MOV | R,@R1 | $; \mathrm{B}<=10 \mathrm{H}$ |
| MOV | @R1,P1 | $; \mathrm{RAM}(40 \mathrm{H})<=0 \mathrm{CAH}$ |
| MOV | P2,P1 | $; \mathrm{P} 2 \# 0 \mathrm{CAH}$ |

leaves the value 30 H in register $0,40 \mathrm{H}$ in both the accumulator and register $1,10 \mathrm{H}$ in register B , and 0 CAH (11001010B) both in RAM location 40 H and output on port 2.
MOV A,Rn
Bytes: 1
Cycles: 1


## MOV A,direct

Bytes: 2
Cycles: 1
Encoding:

direct address
Operation: MOV
$(\mathrm{A}) \longleftarrow$ (direct)

```
MOV A,*RI
    Bytes: 1
    Cycles: 1
    Encoding: }\begin{array}{|lllllllll}{\hline1}&{1}&{1}&{0}&{0}&{1}&{1}&{\textrm{i}}\\{\hline}
    Operation: MOV
        (A)}\longleftarrow<((Ri)
MOV A,#data
        Bytes: 2
        Cycles: 1
    Encoding: [\begin{array}{lllllllll}{0}&{1}&{1}&{1}&{0}&{1}&{0}&{0}\\{\hline}\end{array}\quad\begin{array}{l}{\mathrm{ immediate data}}\\{\hline}\end{array}\mp@code{|}
    Operation: MOV
        (A)<ఒ#data
MOV Rn,A
        Bytes: 1
        Cycles: 1
```



```
    Operation: MOV
        (Rn)}<<(A
MOV Rn,direct
        Bytes: 2
        Cycles: 2
    Encoding: [\begin{array}{llll:llll}{1}&{0}&{1}&{0}&{1}&{\textrm{r}}&{\textrm{r}}&{\textrm{r}}\\{\hline}\end{array}\quad\begin{array}{l}{\mathrm{ direct addr.}}\\{\hline}\end{array}\quad|
    Operation: MOV
        (Rn) <-(direct)
MOV Rn,#data
        Bytes: 2
        Cycles: 1
    Encoding: [\begin{array}{lllllllll}{00}&{1}&{1}&{1}&{1}&{\textrm{r}}&{\textrm{r}}&{\textrm{r}}\\{\hline}\end{array}\quad\begin{array}{l}{\mathrm{ immediate data}}\\{\hline}\end{array}\quad|
    Operation: MOV
            (Rn)}\longleftarrow#dat
MOV direct,A
    Bytes: 2
        Cycles: 1
    Encoding: \10 1
    Operation: MOV
        (direct)}<<(A
MOV direct,Rn
    Bytes: 2
        Cycles: 2
    Encoding: [\begin{array}{llllllllll}{1}&{0}&{0}&{0}&{1}&{\textrm{r}}&{\textrm{r}}&{\textrm{r}}\\{\hline}\end{array}\quad\begin{array}{l}{\mathrm{ direct address}}\\{\hline}\end{array}\quad|
```

```
    Operation: MOV
        (direct)}\longleftarrow(\mathrm{ (Rn)
MOV direct,direct
    Bytes: 3
    Cycles: 2
    Encoding: \1 [llllllll
    Operation: MOV
        (direct)}\longleftarrow\mathrm{ (direct)
MOV direct,@Ri
        Bytes: 2
        Cycles: 2
    Encoding: }\quad\begin{array}{|llllllllll}{1}&{0}&{0}&{0}&{0}&{1}&{1}&{\textrm{i}}\\{\hline}
    direct addr.
    Operation: MOV
        (direct)\longleftarrow((Ri))
MOV direct,#data
        Bytes: 3
        Cycles: 2
```



```
    Operation: MOV
        (direct)<##data
MOV @Ri,A
        Bytes: 1
        Cycles: 1
    Encoding: }\begin{array}{llllllllll}{1}&{1}&{1}&{1}&{0}&{1}&{1}&{\textrm{i}}\\{\hline}
    Operation: MOV
        ((Ri))<<(A)
MOV @Ri,direct
        Bytes: 2
        Cycles: 2
    Encoding: \1 00 1 0
    Operation: MOV
            ((Ri))\longleftarrow(direct)
MOV @Ri,#data
        Bytes: 2
        Cycles: 1
    Encoding: }\begin{array}{llllllllll}{0}&{1}&{1}&{1}&{0}&{1}&{1}&{\textrm{i}}\\{\hline}\end{array}\quad\begin{array}{l}{\mathrm{ immediate data}}\\{\hline}
    Operation: MOV
        ((RI))<<#data
```



MOV DPTR,\#data16

Function: Load Data Pointer with a 16 -bit constant
Description: The data pointer is loaded with the 16 -bit constant indicated. The 16 -bit constant is loaded into the second and third bytes of the instruction. The second byte (DPH) is the high-order byte, while the third byte (DPL) holds the low-order byte. No flags are affected.

This is the only instruction which moves 16 bits of data at once.
Example: The instruction,
MOV DPTR,\#1234H
will load the value 1234 H into the data pointer: DPH will hold 12 H and DPL will hold 34 H .
Bytes: 3
Cycles: 2

Encoding: | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$ immed. data15-8 $\quad$ immed. data7-0

Operation: MOV
(DPTR) $\_$\#data $15-0$

## MOVC A,@A+<base-reg>

Function: Move Code byte
Description: The MOVC instructions load the accumulator with a code byte, or constant from program memory. The address of the byte fetched is the sum of the original unsigned eight-bit accumulator contents and the contents of a sixteen-bit base register, which may be either the data pointer or the PC. In the latter case, the PC is incremented to the address of the following instruction before being added with the accumulator: otherwise the base register is not altered. Sixteen-bit addition is performed so a carry-out from the low-order eight bits may propagate through higher-order bits. No flags are affected.
Example: A value between 0 and 3 is in the accumulator. The following instructions will translate the value in the accumulator to one of four values defined by the DB (define byte) directive.

$$
\begin{array}{rll}
\text { REL_PC: } & \begin{array}{l}
\text { INC } \\
\\
\text { MOVC }
\end{array} & \text { A } \\
& \text { RET } & \text { A,@ } \\
& \text { DB } & 66 \mathrm{H} \\
& \text { DB } & 77 \mathrm{H} \\
& \text { DB } & 88 \mathrm{H} \\
\text { DB } & 99 \mathrm{H}
\end{array}
$$

If the subroutine is called with the accumulator equal to 01 H , it will return with 77 H in the accumulator. The INC A before the MOVC instruction is needed to "get around" the RET instruction above the table. If several bytes of code separated the MOVC from the table, the corresponding number would be added to the accumulator instead.

```
MOVC A,@A+DPTR
    Bytes: 1
    Cycles: 2
    Encoding: }\begin{array}{|lllllllll}{1}&{0}&{0}&{1}&{0}&{0}&{1}&{1}\\{\hline}
    Operation: MOVC
        (A)}\longleftarrow((A)+(DPTR)
MOVC A,@A+PC
    Bytes: 1
    Cycles: 2
Encoding: }\begin{array}{|lllllllll}{1}&{0}&{0}&{0}&{0}&{0}&{1}&{1}\\{\hline}
Operation: MOVC
    (PC)\longleftarrow(PC) + 1
    (A)}\longleftarrow((\textrm{A})+(\textrm{PC})
```

Function: Move External
Description: The MOVX instructions transfer data between the accumulator and a byte of external data memory, hence the " X " appended to MOV. There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.

In the first type, the contents of R0 or R1 in the current register bank provide an eight-bit address multiplexed with data on P0. Eight bits are sufficient for external I/O expansion decoding or a relatively small RAM array. For somewhat larger arrays, any output port pins can be used to output higher-order address bits. These pins would be controlled by an output instruction preceding the MOVX.

In the second type of MOVX instruction, the data pointer generates a sixteen-bit address. P2 outputs the high-order eight address bits (the contents of DPH) while P0 multiplexes the low-order eight bits (DPL) with data. P2 retains the high-order bits; any data previously on P2 is lost. This form is faster and more efficient when accessing very large data arrays (up to 64 K bytes), since no additional instructions are needed to set up the output ports.

It is possible in some situations to mix the two MOVX types. A large RAM array with its highorder address lines driven by P2 can be addressed via the data pointer, or with code to output highorder address bits to P 2 followed by a MOVX instruction using R0 or R1.
Example: An external 256 byte RAM using multiplexed address/data lines (e.g., an Intel ${ }^{8} 8155$ RAM/I/O/Timer) is connected to the 8051 Port 0 . Port 3 provides tcontrol ones for the external RAM. Ports 1 and 2 are used for normal I/O. Registers 0 and 1 contain 12H and 34H. Location 34 H of the external RAM holds the value 56 H . The instruction sequence,

| MOVX | A,@R1 |
| :--- | :--- |
| MOVX | @R0,A |

copies the value 56 H into both the accumulator and external RAM location 12 H .
MOVX A,@Ri
Bytes: 1
Cycles: 2

Encoding: $\quad$| 1 | 1 | 1 | 0 | 0 | 0 | 1 | $i$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: MOVX
$(\mathrm{A}) \longleftarrow((\mathrm{Ri}))$
MOVX A,@DPTR
Bytes: 1
Cycles: 2

Encoding: $\quad$| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: MOVX
$(\mathrm{A})-$ ( $(\mathrm{DPTR}))$
MOVX @Ri,A
Bytes: 1
Cycles: 2

Encoding: $\quad$| 1 | 1 | 1 | 1 | 0 | 0 | 1 | $i$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: MOVX
$((\mathrm{Ri})) \longleftarrow$ (A)

```
MOVX @DPTR,A
    Bytes: 1
    Cycles: 2
    Encoding: \(\quad\)\begin{tabular}{|llll|llll}
1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\
\hline
\end{tabular}
    Operation: MOVX
    (DPTR)) (A)
```


## MUL A

Function: Multiply
Description: MUL AB multiplies the unsigned eight-bit integers in the accumulator and register B. The low-order byte of the sixteen-bit product is left in the accumulator, and the high-order byte in B. If the product is greater than 255 ( 0 FFH ) the overflow flag is set; otherwise it is cleared. The carry flag is always cleared.
Example: Originally the accumulator holds the value $80(50 \mathrm{H})$. Register B holds the value $160(0 \mathrm{~A} 0 \mathrm{H})$. The instruction,

MUL AB
will give the product $12,800(3200 \mathrm{H})$, so B is changed to $32 \mathrm{H}(00110010 \mathrm{~B})$ and the accumulator is cleared. The overflow flag is set, carry is cleared.
Bytes: 1
Cycles: 4

Encoding: $\quad$| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: MUL
(B) $15-8 \longleftarrow$ (A) X (B)
(A) 7-0

NOP
Function: No Operation
Description: Execution continues at the following instruction. Other than the PC, no registers or flags are affected.
Example: It is desired to produce a low-going output pulse on bit 7 of port 2 lasting exactly 5 cycles. A simple SETB/CLR sequence would generate a one-cycle pulse, so four additional cycles must be inserted. This may be done (assuming no interrupts are enabled) with the instruction sequence,

| CLR | P2.7 |
| :--- | :--- |
| NOP |  |
| NOP |  |
| NOP |  |
| NOP |  |
| SETB | P2.7 |

Bytes: 1
Cycles: 1
Encoding:


Operation: NOP
$(\mathrm{PC}) \longleftarrow(\mathrm{PC})+1$

## ORL

Function: Logical-OR for byte variables
Description: ORL performs the bitwise logical-OR operation between the indicated variables, storing the results in the destination byte. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.
Example: If the accumulator holds $0 \mathrm{C} 3 \mathrm{H}(11000011 \mathrm{~B})$ and R0 holds $55 \mathrm{H}(01010101 \mathrm{~B})$ then the instruction,
ORL A,R0
will leave the accumulator holding the value $0 \mathrm{D} 7 \mathrm{H}(11010111 \mathrm{~B})$.
When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be either a constant data value in the instruction or a variable computed in the accumulator at runtime. The instruction,
ORL P1,\#00110010B
will set bits 5,4 , and 1 of output port 1 .
ORL A,Rn
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 1 | 0 | 0 | 1 | r | r | r |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: ORL
$(\mathrm{A}) \longleftarrow(\mathrm{A}) \vee(\mathrm{Rn})$
ORL A,direct
Bytes: 2
Cycles: 1
Encoding:

direct address
Operation: ORL
$(\mathrm{A}) \longleftarrow(\mathrm{A}) \vee$ (direct)
ORL A,@Ri
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 1 | 0 | 0 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: ORL
$(\mathrm{A}) \longleftarrow(\mathrm{A}) \vee((\mathrm{Ri}))$
ORL A,\#data
Bytes: 2
Cycles: 1

Encoding: $\quad$| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | immediate data

Operation: ORL

$$
(\mathrm{A}) \longleftarrow \text { (A) } \vee \text { \#data }
$$

ORL direct,A
Bytes: 2
Cycles: 1

Encoding: $\quad$| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | direct address

Operation: ORL
(direct) «(direct) $\vee(\mathrm{A})$
ORL direct,\#data
Bytes: 3
Cycles: 2

Encoding: | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | ..... direct addr.

immediate data
Operation:

ORL(direct) $\longleftarrow$ (direct $\vee$ \#data
ORL C, <src-bit>
Function: Logical-OR for bit variables
Description Set the carry flag if the Boolean value is a logicall; leave the carry in its current state otherwise. A slash("/") preceding the operand in the assembly language indicates that the logical complement of the ad-dressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected.
Example: Set the carry flag if and only if $\mathrm{P} 1.0=1, \mathrm{ACC} .7=1$, or $\mathrm{OV}=0$ :
MOV C,P1.0
ORL C,ACC. 7
;LOAD CARRY WITH INPUT PIN P10
ORL C,/OV
ORL C,bitBytes: 2
Cycles: 2

Encoding: | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | ..... bit address

Operation: ORL

$$
(C) \longleftarrow(C) \vee(\text { bit })
$$

ORL C,/bitBytes: 2
Cycles: ..... 2

Encoding: | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | bit address

Operation: ORL
(C) - (C) $\vee /($ bit $)$

| Function:Description: | Pop from stack |  |
| :---: | :---: | :---: |
|  | The contents of the intern pointer is decremented by indicated. No flags are aff | M location add The value rea |
| Example: | The stack pointer originally contains the value 32 H , and internal RAM locations 30 H through 32 H contain the values $20 \mathrm{H}, 23 \mathrm{H}$, and 01 H , respectively. The instruction sequence, |  |
|  | POP DPH |  |
|  | POP DPL |  |
|  | will leave the stack pointer equal to the value 30 H and the data pointer set to 0123 H . At this point the instruction, |  |
|  | POP SP |  |
|  | will leave the stack pointer set to 20 H . Note that in this special case the stack pointer was decremented to 2 FH before being loaded with the value popped ( 20 H ). |  |
| Bytes: | 2 |  |
| Cycles: | 2 |  |
| Encoding: | 1 1 0 1 0 0 0 0 | direct address |
| Operation: | $\begin{aligned} & \text { POP } \\ & \text { (direct) } \longleftarrow((\mathrm{SP})) \\ & (\mathrm{SP}) \longleftarrow(\mathrm{SP})-1 \end{aligned}$ |  |
| PUSH direct |  |  |
| Function: | Push onto stack |  |
| Description: | The stack pointer is incremented by one. The contents of the indicated variable is then copied intotheinternal RAM location addressed by the stack pointer. Otherwise no flags are affected. |  |
| Example: | On entering an interrupt routine the stack pointer contains 09 H . The data pointer holds the value 0123 H . The instruction sequence, |  |
|  | PUSH DPL |  |
|  |  |  |
|  | will leave the stack pointer set to 0 BH and store 23 H and 01 H in internal RAM locations 0 AH and 0 BH , respectively. |  |
| \% Bytes: | 2 |  |
| Cycles: | 2 |  |
| Encoding: | 1 1 0 0 0 0 0 0 | direct address |
| Operation: | $\begin{aligned} & \text { PUSH } \\ & (\text { SP }) \longleftarrow(\text { SP })+1 \\ & ((\mathrm{SP})) \longleftarrow \text { (direct) } \end{aligned}$ |  |

RET

```
    Function: Return from subroutine
Description: RET pops the high- and low-order bytes of the PC successively from the stack, decrementing the stack
        pointer by two. Program execution continues at the resulting address, generally the instruction im-
        mediately following an ACALL or LCALL. No flags are affected.
    Example: The stack pointer originally contains the value 0BH. Internal RAM locations 0AH and 0BH contain
        the values 23H and 01H, respectively. The instruction,
        RET
            will leave the stack pointer equal to the value 09H. Program execution will continue at location 0123H.
        Bytes: 1
        Cycles: 2
    Encoding: }\quad\begin{array}{llllllllll}{0}&{0}&{1}&{0}&{0}&{0}&{1}&{0}\\{\hline}
    Operation: RET
        (PC15-8) ఒ((SP))
        (SP)\longleftarrow(SP) -1
        (PC7-0)<-((SP))
        (SP)<-(SP) - 1
```

RETI

## Function:

## Description:

Return from interrupt
RETI pops the high- and low-order bytes of the PC successively from the stack, and restores the interrupt logic to accept additional interrupts at the same priority level as the one just processed. The stack pointer is left decremented by two. No other registers are affected; the PSW is not automatically restored to its pre-interrupt status. Program execution continues at the resulting address, which is generally the instruction immediately after the point at which the interrupt request was detected. If a lower- or same-level interrupt had been pending when the RETI instruction is executed, that one instruction will be executed before the pending interrupt is processed.
Example: The stack pointer originally contains the value 0 BH . An interrupt was detected during the instruction ending at location 0122 H . Internal RAM locations 0 AH and 0 BH contain the values 23 H and 01 H , respectively. The instruction,

## RETI

will leave the stack pointer equal to 09 H and return program execution to location 0123 H .
Bytes: 1
Cycles: 2
Encoding: $\square$
Operation: RETI
$\left(\mathrm{PC}_{15-8}\right) \longleftarrow((\mathrm{SP}))$
(SP) $-(\mathrm{SP})-\mathrm{i}$
( $\mathrm{PC}_{7}{ }_{7-0}$ ) $\longleftarrow($ (SP))
$(\mathrm{SP}) \longleftarrow$ (SP) -1

## RL A

Function: Rotate accumulator Left
Description: The eight bits in the accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0 position. No flags are affected.
Example: The accumulator holds the value 0C5H (11000101B). The instruction,

## RL A

leaves the accumulator holding the value $8 \mathrm{BH}(10001011 \mathrm{~B})$ with the carry unaffected.
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: RL
$\left(\mathrm{A}_{\mathrm{n}}+1\right) \longleftarrow-(\mathrm{An}) \quad \mathrm{n}=0-6$
$(\mathrm{A} 0) \longleftarrow(\mathrm{A} 7)$

## RLC A

Function: Rotate accumulator Left through the Carry flag
Description: The eight bits in the accumulator and the carry flag are together rotated one bit to the left. Bit 7 moves into the carry flag; the original state of the carry flag moves into the bit 0 position. No other flags are affected.
Example: The accumulator holds the value $0 \mathrm{C} 5 \mathrm{H}(11000101 \mathrm{~B})$, and the carry is zero. The instruction,
RLC A
leaves the accumulator holding the value $8 \mathrm{BH}(10001010 \mathrm{~B})$ with the carry set.
Bytes: 1
Cycles: 1
Encoding:

| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: RLC
$\left(\mathrm{A}_{\mathrm{n}}+1\right) \longleftarrow(\mathrm{An}) \quad \mathrm{n}=0-6$
$(\mathrm{A} 0) \longleftarrow$ (C)
$(\mathrm{C}) \longleftarrow$ (A7)

## RR A

Function: Rotate accumulator Right
Description: The eight bits in the accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7 position. No flags are affected.
Example: The accumulator holds the value 0C5H (11000101B). The instruction,

## RR A

leaves the accumulator holding the value $0 \mathrm{E} 2 \mathrm{H}(11100010 \mathrm{~B})$ with the carry unaffected.
Bytes: 1
Cycles: 1
Encoding: $\square$
Operation: RR
$(\mathrm{An}) \longleftarrow\left(\mathrm{A}_{\mathrm{n}}+1\right) \quad \mathrm{n}=0-6$
$(\mathrm{~A} 7) \longleftarrow(\mathrm{A} 0)$

RRC A
Function: Rotate accumulator Right through Carry flag
Description: The eight bits in the accumulator and the carry flag are together rotated one bit to the right. Bit 0 moves into the carry flag; the original value of the carry flag moves into the bit 7 position. No other flags are affected.
Example: The accumulator holds the value $0 \mathrm{C} 5 \mathrm{H}(11000101 \mathrm{~B})$, the carry is zero. The instruction,
RRC A
leaves the accumulator holding the value $62(01100010 \mathrm{~B})$ with the carry set.
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: RRC


SETB <bit>
Function: Set Bit
Description: SETB sets the indicated bit to one. SETB can operate on the carry flag or any directly addressable bit. No other flags are affected.
Example: The carry flag is cleared. Output port 1 has been written with the value $34 \mathrm{H}(00110100 \mathrm{~B})$. The instructions,
SETB C
SETB P1.0
will leave the carry flag set to 1 and change the data output on port 1 to 35 H ( 00110101 B ).
SETB C
Bytes: 1
Cycles: 1

Encoding: $\quad$| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: SETB
(C) -1

SETB bit
Bytes: 2
Cycles: 1

Encoding: $\quad$| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

bit address
Operation: SETB
(bit) $<-1$

## SJMP

| Function: | Short Jump |  |
| :---: | :---: | :---: |
| Description: | Program control branches puted by adding the signed ting the PC twice. Therefor struction to 127 bytes follo | itionally to th ement in the ange of desti |
| Example: | The label "RELADR" is assigned to an instruction at program memory location 0123H. The instruction, |  |
|  | SJMP RELADR |  |
|  | will assemble into location 0100 H . After the instruction is executed, the PC will contain the value 0123 H . |  |
|  | (Note: Under the above conditions the instruction following SJMP will be at 102 H . Therefore, the displacement byte of the instruction will be the relative offset $(0123 \mathrm{H}-0102 \mathrm{H})=21 \mathrm{H}$. Put another way, an SJMP with a displacement of OFEH would be a one-instruction infinite loop.) |  |
| Bytes: | 2 |  |
| Cycles: | 2 |  |
| Encoding: | 1 0 0 0 0 0 0 0 | rel. address |
| Operation: | $\begin{aligned} & \text { SJMP } \\ & (\mathrm{PC}) \longleftarrow(\mathrm{PC})+2 \\ & (\mathrm{PC}) \longleftarrow(\mathrm{PC})+\text { rel } \end{aligned}$ |  |

## SUBB A, <src-byte>

## Function:

Description:

Subtract with borrow
SUBB subtracts the indicated variable and the carry flag together from the accumulator, leaving the result in the accumulator. SUBB sets the carry (borrow) flag if a borrow is needed for bit 7, and clears C otherwise. (If C was set before executing a SUBB instruction, this indicates that a borrow was needed for the previous step in a multiple precision subtraction, so the carry is subtracted from the accumulator along with the source operand.) AC is set if a borrow is needed for bit 3 , and cleared otherwise. OV is set if a borrow is needed into bit 6 , but not into bit 7 , or into bit 7 , but not bit 6 .

When subtracting signed integers OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number.

The source operand allows four addressing modes: register, direct, register-indirect, or immediate.
Example: The accumulator holds $0 \mathrm{C} 9 \mathrm{H}(11001001 \mathrm{~B})$, register 2 holds $54 \mathrm{H}(01010100 \mathrm{~B})$, and the carry flag is set. The instruction,
SUBB A,R2
will leave the value $74 \mathrm{H}(01110100 \mathrm{~B})$ in the accumulator, with the carry flag and AC cleared but OV set.

Notice that 0 C 9 H minus 54 H is 75 H . The difference between this and the above result is due to the carry (borrow) flag being set before the operation. If the state of the carry is not known before starting a single or multiple-precision subtraction, it should be explicitly cleared by a CLR C instruction.

```
SUBB A,Rn
    Bytes: 1
    Cycles: 1
    Encoding: }\quad\begin{array}{lllll}{1}&{0}&{0}&{1}&{1}
    Operation: SUBB
            (A)<-(A) - (C) - (Rn)
SUBB A,direct
        Bytes: 2
        Cycles: 1
    Encoding: }\begin{array}{llllllllllll}{1}&{0}&{0}&{1}&{0}&{1}&{0}&{1}\\{\hline}\end{array}\quad\begin{array}{l}{\mathrm{ direct address}}\\{\hline}
    Operation: SUBB
        (A)}~(A)-(C) - (direct
SUBB A,@Ri
    Bytes: 1
    Cycles: 1
    Encoding: }\quad\begin{array}{|lllll}{1}&{0}&{0}&{1}&{0}\\{\hline}
    Operation: SUBB
        (A)}<<(A)-(C)-((Ri)
SUBB A,#data
    Bytes: 2
    Cycles: 1
    Encoding: }\quad\begin{array}{lllll}{1}&{0}&{0}&{1}&{0}\\{0}&{1}&{0}&{0}\\{\hline}\end{array}\quad\begin{array}{l}{\mathrm{ immediate data}}\\{\hline}
    Operation: SUBB
        (A)<-(A) - (C) - #data
SWAP A
Function: Swap nibbles within the Accumulator
Description: SWAP A interchanges the low- and high-order nibbles (four-bit fields) of the accumulator (bits 3-0 and bits 7-4). The operation can also be thought of as a four-bit rotate instruction. No flags are affected.
Example: The accumulator holds the value 0 C 5 H (11000101B). The instruction, SWAP A leaves the accumulator holding the value \(5 \mathrm{CH}(01011100 \mathrm{~B})\).
Bytes: 1
Cycles: 1
Encoding: \(\quad\)\begin{tabular}{|llll|llll|}
\hline 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}
Operation: SWAP
\(\left(\mathrm{A}_{3}-0\right) \rightleftarrows\left(\mathrm{A}_{7}-4\right),\left(\mathrm{A}_{7}-4\right) \longleftarrow\left(\mathrm{A}_{3}-0\right)\)
```

XCH A,<byte>


Description: XCH loads the accumulator with the contents of the indicated variable, at the same time writing the original accumulator contents to the indicated variable. The source/destination operand can use

Example: R0 contains the address 20 H . The accumulator holds the value 3 FH ( 00111111 B ). Internal RAM
will leave RAM location 20 H holding the values $3 \mathrm{FH}(00111111 \mathrm{~B})$ and $75 \mathrm{H}(01110101 \mathrm{~B})$ in the ac-

XCHD A,@Ri
Function: Exchange Digit
Description: XCHD exchanges the low-order nibble of the accumulator (bits 3-0), generally representing a hexadecimal or BCD digit) with that of the internal RAM location indirectly addressed by the specified register. The high-order nibbles (bits 7-4) of each register are not affected. No flags are affected.
Example: R0 contains the address 20 H . The accumulator holds the value $36 \mathrm{H}(00110110 \mathrm{~B})$. Internal RAM location 20 H holds the value 75 H ( 01110101 B ). The instruction,
XCHD A, @R0
will leave RAM location 20 H holding the value $76 \mathrm{H}(01110110 \mathrm{~B})$ and $35 \mathrm{H}(00110101 \mathrm{~B})$ in the accumulator.
Bytes: 1
Cycles: 1

Encoding: $\quad$| 1 | 1 | 0 | 1 | 0 | 1 | 1 | $i$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: XCHD
$\left.\left(\mathrm{A}_{3}-0\right) \underset{( }{\boldsymbol{Z}}\left(\mathrm{Ri}_{3}-0\right)\right)$

Function: Logical Exclusive-OR for byte variables
Description: XRL performs the bitwise logical Exclusive-OR operation between the indicated variables, storing the results in the destination. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the accumulator or immediate data.
(Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.)
Example: If the accumulator holds 0 C 3 H (11000011B) and register 0 holds 0AAH (10101010B) then the instruction,
XRL A,R0
will leave the accumulator holding the value $69 \mathrm{H}(01101001 \mathrm{~B})$.
When the destination is a directly addressed byte, this instruction can complement combinations of bits in any RAM location or hardware register. The pattern of bits to be complemented is then determined by a mask byte, either a constant contained in the instruction or a variable computed in the accumulator at run-time. The instruction,
XRL P1,\#00110001B
will complement bits 5,4 , and 0 of output port 1 .

## XRL A,Rn

Bytes: 1
Cycles: 1


Operation: XRL
$(A) \longleftarrow(A) \oplus(R n)$
XRL A,direct
Bytes: 2
Cycles: 1

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 1 \& 0 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

direct address <br>
\hline
\end{tabular}

Operation: XRL
$(\mathrm{A}) \longleftarrow(\mathrm{A}) \oplus($ direct $)$
XRL A,@Ri
Bytes: 1
Cycles: 1

Encoding: | 0 | 1 | 1 | 0 | 0 | 1 | 1 | i |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: XRL
$(\mathrm{A}) \longleftarrow(\mathrm{A}) \oplus((\mathrm{Ri}))$

## XRL A,\#data

Bytes: 2
Cycles: 1

Encoding: | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$ immediate data

```
    Operation: XRL
        (A)}\leftarrow(A)\oplus #dat
XRL direct,A
        Bytes: 2
        Cycles: 1
    Encoding: }\begin{array}{lllllllllll}{0}&{1}&{1}&{0}&{0}&{0}&{1}&{0}\\{\hline}\end{array}\quad\begin{array}{l}{\mathrm{ direct address}}\\{\hline}
    Operation: XRL
        (direct)<-(direct) }\oplus(A
XRL direct,#data
        Bytes: 3
    Cycles: 2
Encoding: \begin{array}{llllllllll}{0}&{1}&{1}&{0}&{0}&{0}&{1}&{1}\\{\hline}\end{array}\quad\begin{array}{l}{\mathrm{ direct address }\quad\mathrm{ immediate data}}\\{\hline}\end{array}\quad
Operation: XRL
    (direct)}<-(direct)\oplus #data
```

Expanded 8051 Family

|  |  |  |  |  |  |  | - |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | $1$ |  |  |  |  |

## Chapter 4 <br> EXPANDED 8051 FAMILY

This chapter shows in very general terms some basic circuits for expanding the 8051 Family. As the product matures and Intel tests specific circuits, the User Manual will be updated. Also application notes will be published to help show actual, tested circuits designed by Intel personnel. The schematics included in this chapter should give the designer an insight into connecting external peripherals and memories to the 8051.


Figure 4-1. The Standalone 8051


Figure 4-2. I/O Expansion Using an 8243


Figure 4-3. Expanding Input Lines via Serial Port


Figure 4-4. Expanding Output Lines via Serial Port


Figure 4-5. External Program Memory Using a 2716


Figure 4-6. External Program Memory Using a 2732


- Both I/O and RAM are addressed as data memory.
- Writing a bit to P2.0 determines whether RAM or I/O is to be accessed.

Figure 4-7. Adding a Data Memory and I/O Expander


Figure 4-8. The Three-Chip System


Figure 4-9. Multiple 8051's Using Half-Duplex Serial Communication


Figure 4-10. Multiple Interrupt Sources

## 8051 Software Routines

|  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## CHAPTER 5 8051 SOFTWARE ROUTINES

Chapter 5 contains two sections:

- 8051 Programming Techniques
- Peripheral Interfacing Techniques

The first section has 8051 software examples for some common routines in controller applications. Some routines included are multiple-precision arithmetic and table look-up techniques.

Peripheral Interfacing Techniques include routines for handling the 8051's I/O ports, serial channel and timer/counters. Discussed in this section is I/O port reconfiguration, software delay timing, and transmitting serial port character strings along with other routines.

## 8051 PROGRAMMING TECHNIQUES

## Radix Conversion Routines

The divide instruction can be used to convert a number from one radix to another. BINBCD is a short subroutine to convert an eight-bit unsigned binary integer in the accumulator (between $0 \& 255$ ) to a threedigit (two byte) BCD representation. The hundred's digit is returned in one variable (HUND) and the ten's and one's digits returned as packed BCD in another (TENONE).

| ;BINBCD | CONVERT 8-BIT BINARY VARIABLE IN ACCUMULATOR TO 3-DIGIT PACKED BCD FORMAT. <br> hUNDREDS' PLACE LEFT IN VARIABLE 'HUND', <br> TENS' AND ONES' PLACES IN ‘TENONE’. |  |  |
| :---: | :---: | :---: | :---: |
| HUND | DATA | 21H |  |
| TENONE | DATA | 22 H |  |
| BINBCD: | MOV | B,\#100 | ;DIVIDED BY 100 TO |
|  | DIV | AB | ;DETERMINE NUMBER OF HUNDREDS |
|  | MOV | HUND,A |  |
|  | MOV | A,\#10 | ;DIVIDE REMAINDER BY TEN TO |
|  | XCH | A,B | ;DETERMINE NUMBER OF TENS LEFT |
|  | DIV | $A B$ | ;TEN'S DIGIT IN ACC, REMAINDER IS ;ONE'S DIGIT |
|  | SWAP |  |  |
|  | ADD | A,B | ;PACK BCD DIGITS IN ACC |
|  | MOV | TENONE,A |  |
|  | RET |  |  |

The divide instruction can also separate data in the accumulator into sub-fields. For example, dividing packed BCD data by 16 will separate the two nibbles, leaving the high-order digit in the accumulator and the loworder digit (remainder) in B. Each is right-justified, so
the digits can be processed individually. This example receives two packed BCD digits in the accumulator, separates the digits, computes their product, and returns the product in packed BCD format in the accumulator.

```
;
;MULBCD UNPACK TWO BCD DIGITS RECEIVED IN ACCUMULATOR,
    FIND THEIR PRODUCT, AND RETURN PRODUCT
    IN PACKED BCD FORMAT IN ACCUMULATOR
```

| MULBCO: | MOV DIV | $\begin{aligned} & \mathrm{B}, \mathrm{H} 10 \mathrm{H} \\ & A B \end{aligned}$ |
| :---: | :---: | :---: |
|  | MUL | AB |
|  | MOV DIV | $\begin{aligned} & \text { B,\#10 } \\ & \text { AB } \end{aligned}$ |
|  | SWAP ORL RET | $\begin{aligned} & \mathrm{A} \\ & \mathbf{A}, \mathbf{B} \end{aligned}$ |

;DIVIDE INPUT BY 16
;A \& B HOLD SEPARATED DIGITS ;(EACH RIGHT JUSTIFIED IN REGISTER). ;A HOLDS PRODUCT IN BINARY FORMAT (0.
;99 (DECIMAL) $=0-63 \mathrm{H}$ )
;DIVIDE PRODUCT BY 10
;A HOLDS NUMBER OF TENS, B HOLDS
;REMAINDER
;PACK DIGITS

## Multiple Precision Arithmetic

The ADDC and SUBB instructions incorporate the previous state of the carry (borrow) flag to allow multiple-precision calculations by repeating the operation with successively higher-order operand bytes. If the input data for a multiple-precision operation is an unsigned string of integers, the carry flag will be set upon
completion if an overflow (for ADDC) or underflow (for SUBB) occurs. With two's complement signed data, the most significant bit of the original input data's most significant byte indicates the sign of the string, so the overflow flag (OV) will indicate if overflow or underflow occurred.

| ;SUBSTR | SUBTRACT STRING INDICATED BY R1 FROM STRING INDICATED BY RO TO PRECISION INDICATED BY R2. <br> CHECK FOR SIGNED UNDERFLOW WHEN DONE. |  |  |
| :---: | :---: | :---: | :---: |
| SUBSTR: SUBS1: | CLR | C | ;BORROW = 0 . |
|  | MOV | A,@R0 | ;LOAD MINUEND BYTE |
|  | SUBB | A,@R1 | ;SUBTRACT SUBTRAHEND BYTE |
|  | MOV | @RO,A | ;STORE DIFFERENCE BYTE |
|  | INC | R0 | ;BUMP POINTERS TO NEXT PLACE |
|  | INC | R1 |  |
|  | DJNZ | R2,SUBS 1 | ;LOOP UNTIL DONE |
|  | WHEN DONE, TEST IF OVERFLOW OCCURRED ON LAST ITERATION OF LOOP. |  |  |
| ; |  |  |  |
|  | JNB | OV,ov__OK |  |
| ; | ÖV.OK: | ....... | (OVERFLOW RECOVERY ROUTINE) ;RETURN |

## Table Look-Up Sequences

The two versions of the MOVC instructions are used as part of a three-step sequence to access look-up tables in ROM. To use the DPTR version, load the Data Pointer with the starting address of a look-up table; load the accumulator with (or compute) the index of the entry desired; and execute MOVC A,@A+DPTR. The data pointer may be loaded with a constant for short tables, or to allow more complicated data structures, and tables with more than 256 entries, the values for DPH and DPL may be computed or modified with the standard arithmetic instruction set.

The PC-based version is used with smaller, "local" tables, and has the advantage of not affecting the data pointer. This makes it useful in interrupt routines or other situations where the DPTR contents might be
significant. Again, a look-up sequence takes three steps: load the accumulator with the index; compensate for the offset from the look-up instruction's address to the start of the table by adding that offset to the accumulator; then execute the MOVC A, @A + PC instruction.

As a non-trivial situation where this instruction would be used, consider applications which store large multidimensional look-up tables of dot matrix patterns, nonlinear calibration parameters, and so on in the linear (one-dimensional) program memory. To retrieve data from the tables, variables representing matrix indices must be converted to the desired entry's memory address. For a matrix of dimensions (MDIMEN $x$ NDIMEN) starting at address BASE and respective indices INDEXI and INDEXJ, the address of element
(INDEXI, INDEXJ) is determined by the formula,

```
Entry Address = [BASE + (NDIMEN x INDEXI ) + INDEXJ]
```

The subroutine MATRX1 can access an entry in any array with less than 255 elements (e.g., an $11 \times 21$ array with 231 elements). The table entries are defined using the Data Byte ("DB") directive, and will be contained in
the assembly object code as part of the accessing subroutine itself.

To handle the more general case, subroutine MATRX2 allows tables to be unlimited in size, by combining the MUL instruction, double-precision addition, and the data pointer-based version of MOVC. The only restriction is that each index be between 0 and 255.

| ;MATRX1 | LOAD CONSTANT READ FROM TWO DIMENSIONAL LOOK.UP TABLE IN PROGRAM MEMORY INTO ACCUMULATOR USING LOCAL TABLE LOOK-UP INSTRUCTION, 'MOVC A,@A+PC'. THE TOTAL NUMBER OF TABLE ENTRIES IS ASSUMED TO BE SMALL, I.E. LESS THAN ABOUT 255 ENTRIES. TABLE USED IN THIS EXAMPLE IS $11 \times 21$. DESIRED ENTRY ADDRESS IS GIVEN BY THE FORMULA, |  |  |
| :---: | :---: | :---: | :---: |
| INDEXI <br> INDEXJ | $\begin{aligned} & \text { EQU } \\ & \text { DATA } \end{aligned}$ | $\begin{aligned} & \text { R6 } \\ & 23 \mathrm{H} \end{aligned}$ | ;FIRST COORDINATE OF ENTRY (0.10). ;SECOND COORDINATE OF ENTRY (0.20). |
| MATRX1: | MOV MOV MUL ADD | $\begin{aligned} & \text { A,INDEXI } \\ & \text { B,\#21 } \\ & \text { AB } \\ & \text { A,INDEXJ } \end{aligned}$ | ;(21 X INDEXI) <br> ;ADD IN OFFSET WITHIN ROW |
| ALLOW FOR INSTRUCTION BYTE BETWEEN "MOVC" AND ENTRY ( 0,0 ). | ALLOW FOR INSTRUCTION BYTE BETWEEN "MOVC" AND ENTRY ( 0,0 ). |  |  |
|  | INC <br> MOVC <br> RET | $\begin{aligned} & \mathbf{A} \\ & \mathbf{A}, @ \mathbf{A}+\mathbf{P C} \end{aligned}$ |  |
| BASE1: | DB | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{gathered} ;(\text { entry } 0,0) \\ \hline \text { (entry } 0,1) \end{gathered}$ |
| ; | DB DB | 21. 21 22 | $\begin{aligned} & \text {;(entry 0,20) } \\ & ;(\text { entry } 1,0) \end{aligned}$ |
| ; | $\ddot{D B}$ | 42 | ;(entry 1,20) |
| ; | - | ...... |  |
| ; | DB | 231 | ;(entry 10,20) |
| MATRX2: | MOV MOV | A,INDEXI B,\#NDIMEN | ;LOAD FIRST COORDINATE |
|  | MUL | AB | :INDEXI X NDIMEN |
|  | ADD MOV | A,\#LOW(BASE2) DPL,A | ;ADD IN 16-BIT BASE ADDRESS |
|  | MOV | A,B |  |
|  | ADDC | A,\#HIGH(BASE2) |  |
|  | MOV | DPH,A | ;DPTR = (BASE ADDR) + (INDEXI + NDIMEN) |
|  | MOV | A,INDEXJ |  |
|  | MOVC RET | A,@A+DPTR | ;ADD INDEXJ AND FETCH BYTE |


| BASE2: | $\begin{aligned} & \text { DB } \\ & \text { DB } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & ; \text { (entry } 0,0) \\ & ; \text { (entry } 0,1 \text { ) } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| ; | DB <br> DB | $\begin{aligned} & \ldots . . . . \\ & 0 \\ & 0 \end{aligned}$ | ;(entry 0, NDIMEN-1) <br> ;(entry 1,0) |
| ; | - ${ }^{\text {B }}$ | $\ldots$ | ;(entry 1, NDIMEN-1) |
| ; | ... | ...... |  |
| , | DB | 0 | ;(entry MDIMEN-1, NDIMEN-1) |

## Saving CPU Status during Interrupts

When the 8051 hardware recognizes an interrupt request, program control branches automatically to the corresponding service routine, by forcing the CPU to process a Long CALL (LCALL) instruction to the appropriate address. The return address is stored on the top of the stack. After completing the service routine, an RETI instruction returns the processor to the background program at the point from which it was interrupted.

Interrupt service routines must not change any variable or hardware registers modified by the main program, or else the program may not resume correctly. (Such a change might look like a spontaneous random error. An example of this will be given later in this section, in the
second method of I/O port reconfiguration.) Resources used or altered by the service routine (Accumulator, PSW, etc.) must be saved and restored to their previous value before returning from the service routine. PUSH and POP provide an efficient and convenient way to save such registers on the stack.

If the SP register held 1 FH when the interrupt was detected, then while the service routine was in progress the stack would hold the registers shown in Figure 5-1; SP would contain 26 H . This is the most general case; if the service routine doesn't alter the B-register and data pointer, for example, the instructions saving and restoring those registers could be omitted.

| LOC_TMP | EQU | \$ | ;REMEMBER LOCATION COUNTER |
| :---: | :---: | :---: | :---: |
|  | ORG LJMP | $\begin{aligned} & \text { 0003H } \\ & \text { SERVER } \end{aligned}$ | ;STARTING ADDRESS FOR INTERRUPT ROUTINE ;JUMP TO ACTUAL SERVICE ROUTINE LOCATE ;ELSEWHERE |
| ; | ORG | LOC_TMP | ;RESTORE LOCATION COUNTER |
| SERVER: | PUSH PUSH | PSW | ;SAVE ACCUMULATOR (NOTE DIRECT ADDRESS ;NOTATION) |
|  | PUSH | B | ;SAVE B REGISTER |
|  | PUSH | DPL | ;SAVE DATA POINTER |
|  | PUSH MOV | DPH <br> PSW,\#00001000B | ;SELECT REGISTER BANK 1 |
| ; | $\cdots$ | ...... |  |
|  | POP <br> POP <br> POP <br> POP | DPH <br> DPL <br> B <br> ACC | ;RESTORE REGISTERS IN REVERSE ORDER |
|  | POP RETI | PSW | ;RESTORE PSW AND RE-SELECT ORIGINAL ;REGISTER BANK <br> ;RETURN TO MAIN PROGRAM AND RESTORE ;INTERRUPT LOGIC |

## Passing Parameters on the Stack

The stack may also pass parameters to and from subroutines. The subroutine can indirectly address the parameters derived from the contents of the stack pointer, or simply pop the stack into registers before processing.

One advantage here is simplicity. Variables need not be allocated for specific parameters, a potentially large number of parameters may be passed, and different calling programs may use different techniques for determining or handling the variables.

For example, the subroutine HEXASC converts a hexadecimal value to ASCII code for its low-order digit. It first reads a parameter stored on the stack by the calling program, then uses the low-order bits to access a local 16-entry look-up table holding ASCII codes, stores the appropriate code back in the stack and then returns. The accumulator contents are left unchanged.


Figure 5-1. Stack contents during interrupt

| HEXASC: | MOV | R0,SP |  |
| :---: | :---: | :---: | :---: |
|  | DEC DEC | R0 | ;ACCESS LOCATION PARAMETER PUSHED INTO |
|  | XCH | A,@R0 | ;READ INPUT PARAMETER AND SAVE ACCUMULATOR |
|  | ANL | A,\#OFH | ;MASK ALL BUT LOW-ORDER 4 BITS |
|  | ADD | A,\#2 | ;ALLOW FOR OFFSET FROM MOVC TO TABLE |
|  | MOVC | A,@A+PC | ;READ LOOK-UP TABLE ENTRY |
|  | XCH | A,@R0 | ;PASS BACK TRANSLATED VALUE AND RESTORE ;ACCUMULATOR |
|  | RET |  | ;RETURN TO BACKGROUND PROGRAM |
| ASCTBL: | DB | '0' | ;ASCII CODE FOR OOH |
|  | DB | '19 | ;ASCII CODE FOR 01H |
|  | DB | '2' | ;ASCII CODE FOR 02H |
|  | DB | '3' | ;ASCII CODE FOR 03H |
|  | DB | '4' | ;ASCII CODE FOR 04H |
|  | DB | '5' | ;ASCII CODE FOR 05H |
|  | DB | '6' | ;ASCII CODE FOR 06H |
|  | DB | '7' | ;ASCII CODE FOR 07H |
|  | DB | ' 8 ' | ;ASCII CODE FOR 08H |
|  | DB | '9' | ;ASCII CODE FOR 09H |
|  | DB | 'A' | ;ASCII CODE FOR OAH |
|  | DB | 'B' | ;ASCII CODE FOR OBH |
|  | DB | ' ${ }^{\text {' }}$ | ;ASCII CODE FOR OCH |
|  | DB | 'D' | ;ASCII CODE FOR ODH |
|  | DB | 'E' | ;ASCII CODE FOR OEH |
|  | DB | 'F' | ;ASCII CODE FOR OFH |

The background program may reach this subroutine with several different calling sequences, all of which PUSH a value before calling the routine and POP the result to any destination register or port later. There is even the option of leaving a value on the stack if it won't
be needed until later. The example below converts the three-digit BCD value computed in the Radix Conversion example above to a three-character string, calling a subroutine SP__OUT to output an eight-bit code in the accumulator.


## N-Way Branching

There are several different means for branching to sections of code determined or selected at run time. (The single destination addresses incorporated into conditional and unconditional jumps are, of course, fixed at assembly time.) Each has advantages for different applications.

In a typical N -way branch situation, the potential destinations are generally known at assembly time. One of a number of small routines is selected according to the value of an index variable determined while the program is running. The most efficient way to solve this problem is with the MOVC and an indirect jump instruction, using a short table of offset values in ROM to indicate the relative starting addresses of the several routines.

JMP @A+DPTR is an instruction which performs an indirect jump to an address determined during program
execution. The instruction adds the eight-bit unsigned accumulator contents with the contents of the sixteenbit data pointer, just like MOVC A,@A+DPTR. The resulting sum is loaded into the program counter and is used as the address for subsequent instruction fetches. Again, a sixteen-bit addition is performed: a carry-out from the low-order eight-bits may propagate through the higher-order bits. In this case, neither the accumulator contents nor the data pointer is altered.

The example subroutine below reads a byte of RAM into the accumulator from one of four alternate address spaces, as selected by the contents of the variable MEMSEL. The address of the byte to be read is determined by the contents of R0 (and optionally R1). It might find use in a printing terminal application, where four different model printers all use the same ROM code but use different types (and sizes) of buffer memory for different speeds and options.

| MEMSEL | EQU | R3 |
| :---: | :---: | :---: |
| 'JUMP__4: | MOV | A,MEMSEL |
|  | MOV | DPTR,\#JMPTBL |
|  | MOVC | A,@A+DPTR |
|  | JMP | $@$ + DPTR |
| JMPTBL: | DB | MEMSPO-JMPTBL |
|  | DB | MEMSP1-JMPTBL |
|  | DB | MEMSP2-JMPTBL |
|  | DB | MEMSP3-JMPTBL |
| MEMSPO: | MOV | A,@R0 |
|  | RET |  |
| MEMSP1: | MOVX | A,@R0 |
|  | RET |  |
| MEMSP2: | MOV | DPL,R0 |
|  | MOV | DPH,R1 |
|  | MOVX | A,@DPTR |
|  | RET |  |

;READ FROM INTERNAL RAM
;READ 256 BYTE EXTERNAL RAM
;READ 64K BYTE EXTERNAL RAM

| MEMSP3: | MOV | A,R1 | ;READ $4 K$ BYTE EXTERNAL RAM |
| :--- | :--- | :--- | :--- |
|  | ANL | A,\#07H |  |
|  | ANL | P1,\#11111000B |  |
|  | ORL | P1,A |  |
|  | MOVX | A,@R0 |  |
|  | RET |  |  |

To use this approach, the size of the jump table plus the length of the alternate routines must be less than 256 bytes. The jump table and routines may be located anywhere in program memory and are independent of 256-byte program memory pages.

For applications where up to 128 destinations must be selected, all residing in the same 2 K page of program memory, the following technique may be used. In the printing terminal example, this sequence could process 128 different codes for ASCII characters arriving via the 8051 serial port.

| OPTION | EQU | R3 |  |
| :---: | :---: | :---: | :---: |
| ; | ... | ...... |  |
| ; ${ }^{\text {M }}$ (128: | MOV | A....OPTION |  |
|  | RL |  | ;MULTIPLY BY 2 FOR 2-BYTE JUMP TABLE |
|  | MOV | DPTR,\#INSTBL | ;FIRST ENTRY IN JUMP TABLE |
|  | JMP | $@$ A + DPTR | ;JUMP INTO JUMP TABLE |
| ; | $\cdots$ | $\cdots$ |  |
| INSTBL: | AJMP | PROC00 | ;128 CONSECUTIVE |
|  | AJMP | PROC01 | ;AJMP INSTRUCTIONS |
|  | AJMP | PROC02 |  |
| ; | ... | ...... |  |
| ; | $\cdots$ | -1.. |  |
|  | AJMP | PROC7E |  |
|  | AJMP | PROC7F |  |

The destinations in the jump table (PROC00-PROC7F) are not all necessarily unique routines. A large number of special control codes could each be processed with their own unique routine, with the remaining printing characters all causing a branch to a common routine for entering the character into the output queue.

## Computing Branch Destinations at Run Time

In some rare situations, 128 options are insufficient, the destination routines may cross a 2 K page boundary, or a branch destination is not known at assembly time (for whatever reason), and therefore cannot be easily included in the assembled code. These situations can all be
handled by computing the destination address at runtime with standard arithmetic or table look-up instructions, then performing an indirect branch to that address. There are two simple ways to execute this last step, assuming the 16 -bit destination address has already been computed. The first is to load the address into the DPH and DPL registers, clear the accumulator and branch using the JMP @A + DPTR instruction; the second is to push the destination address onto the stack, low-order byte first (so as to mimic a call instruction) then pop that address into the PC by performing a return instruction. This also adjusts the stack pointer to its previous value. The code segment below illustrates the latter possibility.

| ; |  |  |  |
| :--- | :--- | :--- | :--- |
| RTEMP | EQU | R7 |  |
| ; JMP256: | MOV | …. | DPTR,\#ADRTBL |
|  | MOV | A,OPTION | ;FIRST ADDRESS TABLE ENTRY |
|  | CLR | C | ;LOAD INDEX INTO TABLE |
|  | RLC | A |  |
|  | JNC | LOW128 | ;MULTIPLY BY 2 FOR 2-BYTE JUMP TABLE |
|  | INC | DPH |  |
|  |  |  | ;FIX BASE IF INDEX $>127$. |



## In-Line-Code Parameter-Passing

Parameters can be passed by loading appropriate registers with values before calling the subroutine. This technique is inefficient if a lot of the parameters are constants, since each would require a separate register to carry it, and a separate instruction to load the register each time the routine is called.

If the routine is called frequently, a more code-efficient way to transfer constants is "in-line-code" parameterpassing. The constants are actually part of the program code, immediately following the call instruction. The subroutine determines where to find them from the return address on the stack, and then reads the parameters it needs from program memory.

For example, assume a utility named ADDBCD adds a 16-bit packed-BCD constant with a two-byte $B C D$
variable in internal RAM and stores the sum in a different two-byte buffer. The utility must be given the constant and both buffer addresses. Rather than using four working registers to carry this information, all four bytes could be inserted into program memory each time the utility is called. Specifically, the calling sequence below invokes the utility to add 1234 (decimal) with the string at internal RAM address 56 H , and store the sum in a buffer at location 78 H .

The $A D D B C D$ subroutine determines at what point the call was made by popping the return address from the stack into the data pointer high- and low-order bytes. A MOVC instruction then reads the parameters from program memory as they are needed. When done, ADD$B C D$ resumes execution by jumping to the instruction following the last parameter.


| ADDBCD: | POP | DPH |
| :--- | :--- | :--- |
|  | POP | DPL |
|  | MOV | A,\#2 |
|  | MOVC | A,@A + DPTR |
|  | MOV | R0,A |
|  | MOV | A,\#3 |
|  | MOVC | A,@A + DPTR |
|  | MOV | R1,A |
|  | MOV | A,\#1 |
|  | MOVC | A,@A+ DPTR |
|  | ADD | A,@R0 |
|  | DA | A |
|  | MOV | $@ R 1, A$ |
|  | INC | R0 |
|  | INC | R1 |
|  | CLR | A |
|  | MOVC | A,@A+ $@$ DPTR |
|  | ADDC | A,@R0 |
|  | DA | A |
|  | MOV | $@ R 1, A$ |
|  | MOV | A,\#4 |
|  | JMP | $@ A+$ DPTR |

## ;POP RETURN ADDRESS INTO DPTR <br> ;INDEX FOR SOURCE STRING PARAMETER ;GET SOURCE STRING LOCATION <br> ;INDEX FOR DESTINATION STRING PARAMETER ;GET DESTINATION ADDRESS

;INDEX FOR 16-BIT CONSTANT LOW BYTE ;GET LOW-ORDER VALUE ;COMPUTE LOW-ORDER BYTE OF SUM ;DECIMAL ADJUST FOR ADDITION ;SAVE IN BUFFER

## ;INDEX FOR HIGH-BYTE $=0$ ;GET HIGH-ORDER CONSTANT

;DECIMAL ADJUST FOR ADDITION
;SAVE IN BUFFER
;INDEX FOR CONTINUATION OF PROGRAM ;JUMP BACK INTO MAIN PROGRAM

This example illustrates several points:

1) The "subroutine" does not end with a normal return statement; instead, an indirect jump relative to the data pointer returns execution to the first instruction following the parameter list. The two initial POP instructions correct the stack pointer contents.
2) Either an ACALL or LCALL works with the subroutine, since each pushes the address of the next instruction or data byte onto the stack. The call may be made from anywhere in the full 8051 address space, since the MOVC instruction accesses all 64 K bytes.
3) The parameters passed to the utility can be listed in whatever order is most convenient, which may not be that in which they're used. The utility has essentially "random access" to the parameter list, by loading the appropriate constant into the accumulator before each MOVC instruction.
4) Other than the data pointer, the whole calling and processing sequence only affects the accumulator, PSW and pointer registers. The utility could have
pushed these registers onto the stack (after popping the parameter list starting address), and popped before returning.

Passing parameters through in-line-code can be used in conjunction with other variable passing techniques.

The utility can also get input variables from working registers or from the stack, and return output variables to registers or to the stack.

## PERIPHERAL INTERFACING TECHNIQUES

## I/O Port Reconfiguration (First Approach)

I/O ports must often transmit or receive parallel data in formats other than as eight-bit bytes. For example, if an application requires three five-bit latched output ports (called X, Y, and Z), these "virtual" ports could be mapped onto the pins of "physical" ports 1 and 2 as shown below:


This pin assignment leaves P 2.7 free for use as a test pin, input data pin, or control output through software.

Notice that the bits of port Z are reversed. The highestorder port Z pin corresponds to pin P2.2, and the lowest-order pin of port Z is P 2.6 , due to $\mathrm{P} . \mathrm{C}$. board layout considerations. When connecting an 8051 to an immediately adjacent keyboard column decoder or another device with weighted inputs, the corresponding pins may not be aligned. The interconnections must be "scrambled" to compensate either with interwoven circuit board traces or through software (as shown below).

Writing to the virtual ports must not affect any other pins. Since the virtual output algorithms are non-trivial, a subroutine is needed for each port: OUT__PX, OUT__PY and OUT__PZ. Each is called with data to output right-justified in the accumulator, and any data in bits ACC.7-ACC. 5 is insignificant. Each subroutine saves the data in a "map" variable for the virtual port, then calls other subroutines which use the data in the various map bytes to compute and output the eight-bit pattern needed for each physical port affected.

| PX_MAP | DATA | 20H |  |
| :---: | :---: | :---: | :---: |
| PY_MAP | DATA | 21H |  |
| PZ_MAP | DATA | 22 H |  |
| ;OUT__PX: | $\cdots{ }^{\text {and }}$ | $\cdots$ |  |
|  | ANL | A,\#00011111B | ;CLEAR BITS ACC. 7 - ACC. 5 |
|  | MOV | PX_MAP,A | ;SAVE DATA IN MAP BYTE |
|  | ACALL | OUT_P1 | ;UPDATE PORT 1 OUTPUT LATCH |
|  | RET |  |  |
| ; ${ }^{\text {OUT_PY: }}$ | MOV | PY_MAP,A | ;SAVE IN MAP BYTE |
|  | ACALL | $\begin{aligned} & \text { PY_MAP,A } \\ & \text { OUT_P1 } \end{aligned}$ | ;UPDATE PORT 1 |
|  | ACALL | OUT_P2 | ;AND PORT 2 OUTPUT LATCHES |
|  | RET |  |  |
| 'OUT__PZ: | MOV | $\cdots$ |  |
|  |  | $\begin{aligned} & \text { PZ_MAP,A } \\ & \text { OUT__P2 } \end{aligned}$ | ;SAVE DATA IN MAP BYTE ;UPDATE PORT 2. |
|  | ACALL RET | OUT__P2 |  |
| ; | .... | .... |  |
| OUT __P1: | $\cdots$ | $\cdots \mathrm{M}$ |  |
|  | MOV | A,PY_MAP | ;OUTPUT ALL P1 BITS |
|  | SWAP |  |  |
|  | RL | A | ;SHIFT PY_MAP LEFT 5 BITS |
|  | ANL | A,\#11100000B | ;MASK OUT GARBAGE |
|  | ORL | A,PX_MAP | ;INCLUDE PX_MAP BITS |
|  | MOV | P1,A |  |
|  | RET |  |  |
| OUT_P2: | $\cdots$ | $\cdots$ |  |
|  | MOV | C,PZ_MAP. 0 | ;LOAD CY WITH P2.6 BIT |
|  | RLC |  | ;AND SHIFT INTO ACC. |
|  | MOV | C,PZ_MAP. 1 | ;LOAD CY WITH P2.5 BIT |
|  | RLC | A | ;AND SHIFT INTO ACC. |
|  | MOV | C,PZ MAP. 2 | ;LOAD CY WITH P2.4 BIT |
|  | RLC | A | ;AND SHIFT INTO ACC. |
|  | MOV | C,PZ_MAP. 3 | ;LOAD CY WITH P2.3 BIT |
|  | RLC |  | ;AND SHIFT INTO ACC. |
|  | MOV | C,PZ_MAP. 4 | ;LOAD CY WITH P2.2 BIT |
|  | RLC | A | ;AND SHIFT INTO ACC. |
|  | MOV | C,PZ_MAP. 4 | ;LOAD CY WITH P2.1 BIT |
|  | RLC | A | ;AND SHIFT INTO ACC. |
|  | MOV | C,PZ_MAP. 3 | ;LOAD CY WITH P2.0 BIT |
|  | RLC |  | ;AND SHIFT INTO ACC. |
|  | SETB | ACC. 7 | ;(ASSUMING INPUT ON P2.7) |
|  | MOV | P2.A |  |
|  | RET |  |  |

The two level structure of the above subroutines can be modified somewhat if code efficiency and execution speed are critical: incorporate the code shown as subroutines OUT__P1 and OUT__P2 directly into the code for OUT__PX and OUT__PZ, in place of the
corresponding ACALL instructions. OUT__PY would not be changed, but now the destinations for its ACALL instructions would be alternate entry points in OUT__PX and OUT__PZ, instead of isolated subroutines.

## I/O Port Reconfiguration (Second Approach)

A trickier situation arises if two sections of code which write to the same port or register, or call virtual output routines like those above, need to be executed at different interrupt levels. For example, suppose the background program wants to rewrite Port X (using the port associations in the previous example), and has computed the bit pattern needed for P1. An interrupt is detected just before the MOV P1, A instruction, and the service routine tries to write Port Y. The service routine would correctly update P1 and P2, but upon returning to the background program P 1 is immediately re-written with the data computed before the interrupt! Now pins P2.1 and P2.0 indicate (correctly) data written to port Y in the interrupt routine, but the earlier data written to P1.7-P1.5 is no longer valid. The same sort of confusion could arise if a high-level interrupt disrupted such an output sequence.

One solution is to disable interrupts around any section of code which must not be interrupted (called a "critical section"), but this would adversely affect interrupt latency. Another is to have interrupt routines set or clear a flag ("semaphore") when a common resource is altered - a rather complex and elaborate system.

An easier way to ensure that any instruction which writes the port X field of Pl does not change the port Y field pins from their state at the beginning of that instruction, is shown next. A number of 8051 operations read, modify, and write the output port latches all in one instruction. These are the arithmetic and logical instructions (INC, DEC, ANL, ORL, etc.), where an addressed byte is both the destination variable and one of the source operands. Using these instructions, instead of data moves, eliminates the critical section problem entirely.

| OUT_PX: | ANL ORL RET | $\begin{aligned} & \text { P1,\#11100000B } \\ & \text { P1,A } \end{aligned}$ | ;CLEAR BITS P1.4 - P1.0 <br> ;SET P1 PIN FOR EACH ACC BIT SET. |
| :---: | :---: | :---: | :---: |
| ; | ... | ...... |  |
| 'OUT__PY: | MOV | B,\#20H |  |
|  | MUL | AB | ;SHIFT < B < A > LEFT 5 BITS. |
|  | ANL | P1,\#00011111B | ;CLEAR PY FIELD OF PORT 1 |
|  | ORL | P1,A | ;SET PY BITS ON PORT 1 |
|  | MOV | A, B | ;LOAD 2 BITS SHIFTED INTO B |
|  | ANL | P2,\#11111100B | ;AND UPDATE P2 |
|  | ORL | P2,A |  |
|  | RET |  |  |
| ; | $\ldots$ | ...... |  |
| 'OUT__PZ: | $\ldots$ | $\ldots$ |  |
|  | RRC MOV | A P2.6.C | ;MOVE ORIGINAL ACC. 0 INTO CY ;AND STORE TO PIN P2.6. |
|  | RRC |  | ;MOVE ORIGINAL ACC. 1 INTO CY |
|  | MOV | P2.5, C | ;AND STORE TO PIN P2.5. |
|  | RCC | A | ;MOVE ORIGINAL ACC. 2 INTO CY |
|  | MOV | P2.4,C | ;AND STORE TO PIN P2.4. |
|  | RRC | A | ;MOVE ORIGINAL ACC. 3 INTO CY |
|  | MOV | P2.3,C | ;AND STORE TO PIN P2.3. |
|  | RRC | A | ;MOVE ORIGINAL ACC. 4 INTO CY |
|  | MOV | P2.2,C | ;AND STORE TO PIN P2.2. |
|  | RET |  |  |

## 8243 Interfacing

The 805l's quasi-bidirectional port structure lets each I/O pin input data, output data, or serve as a test pin or output strobe under software control. An example of these modes operating in conjunction is the hostprocessor interface expected by an 8243 I/O expander.

Even though the 8051 does not include 8048-type instructions for interfacing with an 8243 , the parts can be interconnected and the protocol may be emulated with simple software; see Figure 5.2.

```
;
;IN8243 INPUT DATA FROM AN 8243 I/O EXPANDER
; CONNECTED TO P23-P20.
P25 & P24 MIMIC CS &PROG.
P27.P26 USED AS INPUTS. CODE FOR
PORT TO BE READ IN ACC.1-ACC.0
PROG
iN8243:
BIT P2.4
ORL A,#11010000B
MOV P2,A
CLR PROG
ORL P2,#00001111B
MOV A,P2
ORL P2,#00110000B
```


## ;SYMBOLIC PIN DESCRIPTION

;SET PROG AND PINS USED AS INPUT ;OUTPUT PORT CODE AND OPERATION CODE ;LOWER PROG TO LATCH ADDRESS ;SET LOW ORDER PINS FOR INPUT ;READ IN PORT DATA ;SET PROG AND CS HIGH

## Software Delay Timing

Many 8051 applications involve exact control over output timing. A software-generated output strobe, for instance, might have to be exactly $50 \mu \mathrm{sec}$. wide. The DJNZ operation can insert a one instruction software
delay into a piece of code, adding a moderate time delay of two instruction cycles per iteration. For example, two instructions can add a $49-\mu \mathrm{sec}$. software delay loop to code to generate a pulse on the $\overline{\mathrm{WR}} \mathrm{pin}$.

| CLR | WR |
| :--- | :--- |
| MOV | R2,\#24 |
| DJNZ | $\$ 2, \$$ |
| SETB | WR |

The dollar sign in this example is a special character meaning "the address of this instruction." It can be used to eliminate instruction labels on nearby source lines.

## Serial Port and Timer Mode Configuration

Configuring the 8051's Serial Port for a given data rate and protocol requires essentially three short sections of software. On power-up or hardware reset the serial port and timer control words must be initialized to the appropriate values. Additional software is also needed in the transmit routine to load the serial port data register and in the receive routine to unload the data as it arrives.

To choose one arbitrary example, assume the 8051 should communicate with a standard CRT operating at 2400 baud (bits per second). Each character is transmitted as seven data bits, odd parity, and one stop bit. The resulting character rate is 2400 baud/9bits, approximately 265 characters per second.

For the sake of clarity, the transmit and receive subroutines here are driven by simple-minded software status polling code rather than interrupts. The serial port must be initialized to 8 -bit UART mode (SM0, SM1 $=01$ ), enabled to receive all messages ( $\mathrm{SM} 2=0$, REN=1). The flag indicating that the transmit register is free for more data will be artificially set in order to let


Figure 5-2. Connecting an 8051 with an 8243 I/O Expander
the output software know the output register is available. All this can be set up with instruction at label SPINIT.

Timer 1 will be used in auto-reload mode as a baud rate generator. To achieve a data rate of 2400 baud, the timer must divide the 1 MHz internal clock by

$$
\frac{1 \times 10^{6}}{(32)(2400)}
$$

which equals 13 (actually, 13.02) instruction cycles. The
timer must reload the value -13 , or 0 F 3 H , as shown by the code at label TIINIT. (ASM51 will accept both the signed decimal or hexadecimal representations.)

```
; INITIALIZE SERIAL PORT
; FOR 8-BIT UART MODE
; & SET TRANSMIT READY FLAG.
SPINIT: MOV SCON,#01010010B
; INITIALIZE TIMER 1 FOR
; AUTO-RELOAD AT 32 X 2400HZ
; (TO USED AS GATED 16-BIT COUNTER.)
;TIINIT: MOV TCON,#11010010B
    MOV TH1,#-13
    SETB TR1
; ... .....
```


## Simple Serial I/O Drivers

SP__OUT is a simple subroutine to transmit the character passed to it in the accumulator. First it must compute the parity bit, insert it into the data byte, wait until the transmitter is available, output the character, and then return.

SP__IN is an equally simple routine which waits until a character is received, sets the carry flag if there is an odd-parity error, and returns the masked seven-bit code in the accumulator.

```
;
;SP__OUT ADD ODD PARITY TO ACC AND
; TRANSMIT WHEN SERIAL PORT READY.
SP__OUT: MOV C,P
    CPL C
    MOV ACC.7,C
    JNB TI,$
    CLR TI
    MOV SBUF,A
    RET
;
;SP__IN INPUT NEXT CHARACTER FROM SERIAL PORT.
; SET CARRY IF ODD-PARITY ERROR
SP_IN: JNB RI,$
    CLR RI
    MOV A,SBUF
    MOV C,P
    CPL C
    ANL A,#7FH
    RET
```


## Transmitting Serial Port Character Strings

Any application which transmits characters through a serial port to an ASCII output device will on occasion need to output "canned" messages, including error
messages, diagnostics, or operator instructions. These character strings are most easily defined with in-line data bytes defined with the DB directive.

| CR | EQU | ODH | ;ASCII CARRIAGE RET |
| :---: | :---: | :---: | :---: |
| LF | EQU | OAH | ;ASCII LINE•FEED |
| ESC | EQU | 1BH | ;ASCII ESCAPE CODE |
| ; | $\cdots$ | -.... |  |
|  | CALL | XSTRING |  |
|  | DB | CR,LF | ;NEW LINE |
|  | DB | 'INTEL DELIVERS' | ;MESSAGE |
|  | DB | ESC | ;ESCAPE CHARACTER |
| ; (CONTINUATION OF PROGRAM) | (CONTINUATION OF PROGRAM) |  |  |
| 'XSTRING: | POP |  | ;LOAD DPTR WITH FIRST CHARACTER |
|  |  |  |  |
| XSTR_1: | CLR | A | ;(ZERO OFFSET) |
|  | MOVC | A,@A+DPTR | ;FETCH FIRST CHARACTER OF STRING |
| XSTR_2: | JNB | TI,\$ | ;WAIT UNTIL TRANSMITTER READY |
|  | CLR | TI | ;MARK AS NOT READY |
|  | MOV | SBUF,A | ;OUTPUT NEXT CHARACTER |
|  | INC | DPTR | ;BUMP POINTER |
|  | CLR | A |  |
|  | MOVC | A,@A+DPTR | ;GET NEXT OUTPUT CHARACTER |
|  | CJNE | A,\#ESC,XSTR_2 | ;LOOP UNTIL ESCAPE READ |
|  | MOV | A,\#1 |  |
|  | JMP | @ + DPTR | ;RETURN TO CODE AFTER ESCAPE |

## Recognizing and Processing Special Cases

Before operating on the data it receives, a subroutine might give "special handling" to certain input values. Consider a word processing device which receives ASCII characters through the 8051 serial port and drives a thermal hard-copy printer. A standard routine translates most printing characters to bit patterns, but certain control characters ( $\langle\mathrm{DEL}\rangle,\langle\mathrm{CR}\rangle,\langle\mathrm{LF}\rangle$,
<BEL>,<ESC>, or <SP>) must invoke corresponding special routines. Any other character with an ASCII code less than 20 H should be translated into the <NUL> value, 00 H , and processed with the printing characters. The CJNE operation provides essentially a oneinstruction CASE statement.



## Buffering Serial Port Output Characters

It is not always efficient to transmit characters through the serial port one-at-a-time. Most applications generate a short burst of characters all at once (English words or multi-digit numbers, for instance), with the bursts themselves occurring at longer intervals. Instead of waiting while the UART outputs each character, it would be more efficient if the background program could enter all the characters into a first-in first-out (FIFO) data structure, and continue about its business,
letting an interrupt routine transmit each character as the serial port becomes available.

Assume there is a 16-byte output data buffer starting at 70 H . QHEAD and QTAIL keep track of the head and tail portion of the buffer being used. The subroutine ENTERQ waits until there is space in the queue, then copies a character code from the accumulator to the queue.

| QHEAD | DATA | 6EH | ;LAST BYTE ENTERED INTO QUEUE ;LAST BYTE READ FROM QUEUE. |
| :---: | :---: | :---: | :---: |
|  | DATA | 6FH |  |
| BOTLIM | EQU | 70H |  |
| TOPLIM | EQU | 7FH |  |
| ; |  |  |  |
| ; | QUEUE IS EMPTY WHEN QHEAD = QTAIL AND |  |  |
| ; | FULL WHEN QHEAD + 1 (WITHIN RANGE) = QTAIL. |  |  |
|  | MOVMOV | QHEAD,\#TOPLIM |  |
|  |  | QTAIL,\#TOPLIM |  |
| ; ${ }^{\text {a }}$ |  |  |  |
| ENTERQ: | MOV | R0,A | ;SAVE ACC DATA |
|  | MOV | A,QHEAD | ;LOAD HEAD POINTER |
|  | INC | A | ;PRE-INCREMENT POINTER |
|  | CJNE | A,\#TOPLIM + 1,ENTQ_1 |  |
|  | MOV | A,\#BOTLIM | ;RELOAD ON OVERFLOW |
| ENTQ_1: | CJNE | A,QTAIL,ENTQ_2 | ;TEST IF QUEUE FULL |
|  | SJMP | ENTQ_1 | ;LOOP UNTIL SPACE AVAILABLE |
| ENTQ_2: | XCH | A,R0 | ;STORE POINTER AND RELOAD ACC |
|  | MOV | @RO,A | ;ENTER INTO QUEUE |
|  | MOV | QHEAD,R0 | ;UPDATE HEAD POINTER |
|  | SETB | ES | ;ENABLE SERIAL PORT INTERRUPTS |
|  | RET |  |  |

The interrupt routine DQUEUE is invoked when the transmitter is ready for another character. First it determines if any characters are available for transmission, indicated by QHEAD and QTAIL being not equal. If more data is available, it is written to the transmit buf-
fer (SBUF) and the pointers are updated. If not, DQUEUE disables serial port interrupts and returns to the background program. ENTERQ will re-enable such interrupts as more data is available. (This example does not consider interrupt-driven serial input.)

|  | ORG | O023H |  |
| :--- | :--- | :--- | :--- |
|  | PUSH | ACC | ;SAVE CPU STATUS |
|  | PUSH | PSW |  |
| MOUEUE: | MOV | PSW,\#30Q | ;SELECT BANK 3 |
|  | MOV | A,QTAIL |  |
|  | CJNE | A,QHEAD,DQ_1 | ;TEST IF QUEUE EMPTY |
|  | CLR | ES | ;IF SO, CLEAR ENABLE BIT AND RETURN |


| DQ_1: | CLR | TI |
| :--- | :--- | :--- |
|  | INC | A |
|  | CJNE | A,\#TOPLIM + 1,DQ__2 |
|  | MOV | A,\#BOTLIM |
| DQ__2: | MOV | RO,A |
|  | MOV | SBUF,@RO |
|  | MOV | QTAIL,A |
| TI__RET: | POP | PSW |
|  | POP | A |
|  | RETI |  |

;ELSE ACKNOWLEDGE REQUEST ;COMPUTE NEXT BYTE'S ADDRESS<br>:REVISE ACC IF POINTER OVERFLOWED ;LOAD INDEX REGISTER ;RELOAD TRANSMITTER ;SAVE LAST POINTER USED.<br>;RESTORE STATUS AND RETURN

## Synchronizing Timer Overflows

8051 timer overflows automatically generate an internal interrupt request, which will vector program execution to the appropriate interrupt service routine if interrupts are enabled and no other service routines are in progress at the time. However, it is not predictable exactly how long it will take to reach the service routine. The service routine call takes two instruction cycles, but 1,2 , or 4 additional cycles may be needed to complete the instruction in progress. If the background program ever disables interrupts, the response latency could further increase by a few instruction cycles. (Critical sections generally involve simple instruction sequences - rarely multiplies or divides.) Interrupt response delay is generally negligible, but certain time-critical application must take the exact delay into account. For example, generating interrupts with timer 1 every millisecond ( 1000 instruction cycles) or so would normally call for reloading it with the value $-1000(0 \mathrm{FC} 30 \mathrm{H})$. But if the
interrupt interval (averaged over time) must be accurate to 1 instruction cycle, the 16 -bit value reload into the timer must be computed, taking into account when the timer actually overflowed.

This simply requires reading the appropriate timer, which has been incremented each cycle since the overflow occurred. A sequence like the one below can stop the timer, compute how much time should elapse before the next interrupt, and reload and restart the timer. The double-precision calculation shown here compensates for any amount of timer overrun within the maximum interval. Note that it also takes into account that the timer is stopped for seven instruction cycles in the process. All interrupts are disabled, so a higher priority request will not be able to disrupt the time-critical code section.

| , | CLR <br> CLR <br> MOV <br> ADD <br> MOV <br> MOV <br> ADDC <br> MOV <br> SETB | EA <br> TR1 <br> A,\#LOW(-1000 + 7) <br> A,TL1 <br> TL1,A <br> A, \#HIGH(-1000 + 7) <br> A,TH1 <br> TH1,A <br> TH1 | ;DISABLE ALL INTERRUPTS ;STOP TIMER 1 <br> ;LOAD LOW-ORDER DESIRED COUNT ;CORRECT FOR TIMER OVERRUN ;RELOAD LOW-ORDER BYTE. ;REPEAT FOR HIGH-ORDER BYTE. <br> ;RESTART TIMER |
| :---: | :---: | :---: | :---: |
| ; | ... |  |  |

## Reading a Timer/Counter "On-the-Fly"

The preceding example simply stopped the timer before changing its contents. This is normally done when reloading a timer so that the time at which the timer is started (i.e. the "run" flag is set) can be exactly controlled. There are situations, though, when it is desired to read the current count without disrupting the timing process. The 8051 timer/counter registers can all be read or written while they are running, but a few precautions must be taken.

Suppose the subroutine RDTIME should return in <R1>
$<\mathrm{R} 0>$ a sixteen-bit value indicating the count in timer 0 . The instant at which the count was sampled is not as critical as the fact that the value returned must have been valid at some point while the routine was in progress. There is a potential problem that between reading the two halves, a low-order register overflow might increment the high-order register, and the two data bytes returned would be "out of phase." The solution is to read the high-order byte first, then the low-order byte, and then confirm that the high-order byte has not changed. If it has, repeat the whole process.

| RDTIME: | MOV | A,THO | ;SAMPLE TIMERO (HIGH) |
| :--- | :--- | :--- | :--- |
|  | MOV | R0,TLO | ;SAMPLE TIMERO (LOW) |
|  | CJNE | A,TH0,RDTIME | ;REPEAT IF NECESSARY |
|  | MOV | R1,A | ;STORE VALID READ |

## Device Specifications

| - | - |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | , |  |  |

\author{

- 8031 - Control Oriented CPU With RAM and I/O <br> ■ 8051 - An 8031 With Factory Mask.Programmable ROM <br> - 8751 - An 8031 With User Programmable/'Erasable EPROM
}

\author{

- $4 \mathrm{~K} \times 8$ ROM/EPROM <br> - $128 \times 8$ RAM <br> - Four 8-Bit Ports, 32 I/O Lines <br> - Two 16-Bit Timer/Event Counters <br> - High-Performance Full-Duplex Serial Channel <br> - External Memory Expandable to 128 K <br> - Compatible with MCS-80 ${ }^{\circledR}$ MCS-85 ${ }^{\circledR}$ <br> Peripherals
}

\author{

- Boolean Processor <br> - MCS $48{ }^{\circledR}$ Architecture Enhanced with: <br> - Non-Paged Jumps <br> - Direct Addressing <br> - Four 8-Register Banks <br> - Stack Depth Up to 128-Bytes <br> - Multiply, Divide, Subtract, Compare <br> - Most Instructions Execute in $1 \mu \mathrm{~s}$ <br> - $4 \mu \mathrm{~s}$ Multiply and Divide
}

The Intel ${ }^{\circledR} 8031 / 8051 / 8751$ is a stand-alone, high-performance single-chip computer fabricated with Intel's highly-reliable +5 Volt, depletion-load, N-Channel, silicon-gate HMOS technolgy and packaged in a 40-pin DIP. It provides the hardware features, architectural enhancements and new instructions that are necessary to make it a powerful and cost effective controller for applications requiring up to 64 K bytes of program memory and/or up to 64 K bytes of data storage.
The $8051 / 8751$ contains a non-volatile $4 \mathrm{~K} \times 8$ read only program memory; a volatile $128 \times 8$ read/write data memory; 32 I/O lines; two 16-bit timer/counters; a five-source, two-priority-level, nested interrupt structure; a serial I/O port foreither multiprocessor communications, I/O expansion, or full duplex UART; and on-chip oscillator and clock circuits. The 8031 is indentical, except that it lacks the program memory. For systems that require extra capability, the 8051 can be expanded using standard TTL compatible memories and the byte oriented MCS-80 and MCS-85 peripherals.
The 8051 microcomputer, like its 8048 predecessor, is efficient both as a controller and as an arithmetic processor. The 8051 has extensive facilities for binary and BCD arithmetic and excels in bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of $44 \%$ one-byte, $41 \%$ two-byte, and $15 \%$ three-byte instructions. With a 12 MHz crystal, $58 \%$ of the instructions execute in $1 \mu \mathrm{~s}, 40 \%$ in $2 \mu \mathrm{~s}$ and multiply and divide requireonly $4 \mu \mathrm{~s}$. Among the many instructions added to the standard 8048 instruction set are multiply, divide, subtract and compare.


## 8051 FAMILY PIN DESCRIPTION

## Vss

Circuit ground potential.

## $V_{C C}$

+5 V power supply during operation, programming and verification.

## Port 0

Port 0 is an 8 -bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus when using external memory. It is used for data input and output during programming and verification. Port 0 can sink/source two TTL loads.

## Port 1

Port 1 is an 8 -bit quasi-bidirectional $1 / \mathrm{O}$ port. It is used for the low-order address byte during programming and verification. Port 1 can sink/source one TTL load.

## Port 2

Port 2 is an 8 -bit quasi-bidirectional I/O port. It also emits the high-order 8 bits of address when accessing external memory. It is used for the high-order address and the control signals during programming and verification. Port 2 can sink/source one TTL load.

## Port 3

Port 3 is an 8 -bit quasi-bidirectional I/O port. It also contains the interrupt, timer, serial port and $\overline{\mathrm{RD}}$ and WR pins that are used by various options. The output latch corresponding to a special function must be programmed to a one (1) for that function to operate. Port 3 can sink/source one TTL load. The special functions are assigned to the pins of Port 3 , as follows:
-RXD/data (P3.0). Serial port's receiver data input (asynchronous) or data input/output (synchronous).

- TXD/clock (P3.1). Serial port's transmitter data output (asynchronous) or clock output (synchronous).
$-\overline{\mathrm{INT0} 0}$ (P3.2). Interrupt 0 input or gate control input
for counter 0
- INT1 (P3.3). Interrupt 1 input or gate control input for counter 1.
- T0 (P3.4). Input to counter 0.
- T1 (P3.5). Input to counter 1.
- $\overline{W R}$ (P3.6). The write control signal latches the data byte from Port 0 into the External Data Memory.
- $\overline{\mathrm{RD}}$ (P3.7). The read control signal enables External Data Memory to Port 0.


## RST/VPD

A low to high transition on this pin (at approximately 3 V ) resets the 8051. If $\mathrm{V}_{P D}$ is held within its spec (approximately +5 V ), while $\mathrm{V}_{\mathrm{CC}}$ drops below spec, $V_{P D}$ will provide standby power to the RAM. When $V_{P D}$ is low, the RAM's current is drawn from $V_{C C}$.

## ALE/PROG

Provides Address Latch Enable output used for latching the address into external memory during normal operation. Receives the program pulse input during EPROM programming.

## PSEN

The Program Store Enable output is a control signal that enables the external Program Memory to the bus during normal fetch operations.

## $\overline{E A} / V D D$

When held at a TTL high level, the 8051 executes instructions from the internal ROM/EPROM when the PC is less than 4096. When held at a TTL low level, the 8051 fetches all instuctions from external Program Memory. The pin also receives the 21V EPROM programming supply voltage.

## XTAL1

Input to the oscillator's high gain amplifier. A crystal or external source can be used.

## XTAL2

Output from the oscillator's amplifier. Required when a crystal is used.

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias .......... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage on Any Pin With
Respect to Ground (VSS)
-0.5 V to +7 V
Power Dissipation
2 Watts
D.C. CHARACTERISTICS $\mathbf{T}_{\mathbf{A}}=0^{\circ} \mathrm{C}$ TO $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathbf{C C}}=5 \mathrm{~V} \pm 5 \% ; \mathbf{V}_{\mathbf{S S}}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input Low Voltage (All except XTAL1) | -0.5 |  | 0.8 | V |  |
| $V_{\text {IL. } 1}$ | Input Low Voltage (XTAL1) | -0.5 |  | TBD | V |  |
| $V_{1 H}$ | Input High Voltage <br> (All Except XTAL1, RST/VPD) | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |  |
| $\mathrm{V}_{1 \mathrm{H} 1}$ | Input High Voltage (XTAL1) | TBD |  | $\mathrm{VCC}^{+0.5}$ | V |  |
| $\mathrm{V}_{1 \mathrm{H} 2}$ | Input High Voltage (RST) | 3.0 |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |  |
| ViH3 | Input High Voltage ( $\mathrm{V}_{\mathrm{PD}}$ ) | 4.5 |  | 5.5 | V | Power Down Only $\left(V_{C C}=0\right)$ |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage <br> (All Outputs Except Port 0) |  |  | 0.45 | V | 1.6 mA |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage (Port 0) |  |  | 0.45 | V | 3.2 mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage (All Outputs Except Port 0, ALE and PSEN) | 2.4 |  |  | V | ${ }^{\prime} \mathrm{OH}=-100 \mu \mathrm{~A}$ |
| $\mathrm{VOH}^{\text {O }}$ | Output High Voltage (ALE and PSEN, Port 0 In External Bus Mode) | 2.4 |  |  | V | ${ }^{1} \mathrm{OH}^{=}=-400 \mu \mathrm{~A}$ |
| Lo | Pullup Resistor Current (P1, P2, P3) |  |  | . 500 | $\mu \mathrm{A}$ | $.45 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |
| ${ }^{\text {LOO1 }}$ | Output Leakage Current (P0) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $.45 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current (All Outputs Disconnected) |  |  | 150 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| IPD | Power Down Supply Current |  |  | 20 | mA | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C}, \mathrm{~V}_{P D}=5 \mathrm{~V}, \\ & V_{C C}=0 \mathrm{~V} \end{aligned}$ |
| ClO | Capacitance Of I/O Buffer |  |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} C$ TO $70^{\circ} C ; V_{C C}=5 \mathrm{~V} \pm 5 \%$ Port 0, ALE and PSEN Outputs $-C_{L}=150$ PF; All Other Outputs $-C_{L}=80 P F$

Program Memory Characteristics

| Symbol | Parameter | 12MHz Clock |  |  | Variable Clock 1/TCLCL=1.2 MHz to 12 MHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Units | Min. | Max. | Units |
| TCLCL | Oscillator Period | 83 |  | ns |  |  | ns |
| TCY | Min Instruction Cycle Time | 1.0 |  | $\mu \mathrm{s}$ | 12TCLCL | 12TCLCL | ns |
| TLHLL | ALE Pulse Width | 140 |  | ns | 2TCLCL-30 |  | ns |
| TAVLL | Address Set Up To ALE | 60 |  | ns | TCLCL-25 |  | ns |
| Tllax | Address Hold After ALE | 50 |  | ns | TCLCL-35 |  | ns |
| TPLPH | PSEN Width | 230 |  | ns | 3TCLCL-20 |  | ns |
| TLHLH | $\overline{\text { PSEN, }}$ ALE Cycle Time | 500 |  | ns | 6TCLCL |  | ns |
| TPLIV | $\overline{\text { PSEN To Valid Data in }}$ |  | 150 | ns |  | 3TCLCL-100 | ns |
| TPHDX | Input Data Hold After PSEN | 0 |  | ns | 0 |  | ns |
| TPHDZ | Input Data Float After $\overline{\text { PSEN }}$ |  | 75 | ns |  | TCLCL-10 | ns |
| TAVIV. | Address To Valid Data In |  | 320 | ns |  | 5TCLCL-100 | ns |
| TAZPL | Address Float To $\overline{\text { PSEN }}$ | 0 |  | ns | 0 |  | ns |

## External Data Memory Characteristics

|  | Parameter | 12MHz Clock |  |  | Variable Clock |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min. | Max. | Units | Min. | Max. | Units |
| TRLRH | $\overline{\mathrm{RD}}$ Pulse Width | 400 |  | ns | 6TCLCL-100 |  | ns |
| TWLWH | $\overline{\text { WR Pulse Width }}$ | 400 |  | ns | 6TCLCL-100 |  | ns |
| TRLDV | $\overline{\mathrm{RD}}$ To Valid Data In |  | 250 | ns |  | 5TCLCL-170 | ns |
| TRHDX | Data Hold After $\overline{R D}$ | 0 |  | ns | 0 |  | ns |
| TRHDZ | Data Float After $\overline{\mathrm{RD}}$ |  | 100 | ns |  | 2TCLCL-70 | ns |
| TAVDV | Address To Valid Data In |  | 600 | ns |  | 9TCLCL-150 | ns |
| TAVWL | Address To $\overline{W R}$ or $\overline{R D}$ | 200 |  | ns | 4TCLCL-130 |  | ns |
| TQVWH | Data Setup Before $\overline{\mathrm{WR}}$ | 400 |  | ns | 7TCLCL-180 |  | ns |
| TWHQX | Data Held After $\bar{W}$ | 80 |  | ns | 2TCLCL-90 |  | ns |

NOTE:
There are 2 to 8 ALE cycles per instruction. Clocks and state timing are shown on the timing diagram for reference purposes only. They are not accessible outside the package. TCY is the minimum instruction cycle time which consists of 12 oscillator clocks or two ALE cycles. Address setup and hold time from ALE are the same for data and program memory.


## Serial Port Characteristics

| Symbol | Parameter | 12 MHz Clock |  | Variable Clock |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |
| TDVPL | Data Setup to PROG | $10 \mu \mathrm{~s}$ |  | $3 \mathrm{TCY}+10 \mu \mathrm{~s}$ |  |
| TPHDX | Data Hold from PROG | $10 \mu \mathrm{~s}$ |  | $3 \mathrm{TCY}+10 \mu \mathrm{~s}$ |  |
| TAVQV | Address to Data Valid |  | $10 \mu \mathrm{~s}$ |  | 3 TCY $+10 \mu \mathrm{~s}$ |
| TELQV | Output Enable (P27) to Data Valid |  | $10 \mu \mathrm{~s}$ |  | $3 \mathrm{TCY}+10 \mu \mathrm{~s}$ |
| TEHQZ | Output Enable Off to Data Float | 0 | $10 \mu \mathrm{~s}$ | 0 | 3 TCY $+10 \mu \mathrm{~s}$ |
| TVHPL | VDD Setup to PROG | $10 \mu \mathrm{~s}$ |  | $10 \mu \mathrm{~s}$ |  |
| TPHVL | VDD Hold after PROG | $10 \mu \mathrm{~s}$ |  | $10 \mu \mathrm{~s}$ |  |
| TPLPH | PROG Width | 49 ms | 51 ms | 49 ms | 51 ms |

Input and Output Waveforms for A.C. Tests


PROGRAM VERIFY


NOTES: 1) PSEN = VIL, VPDIRST $=$ VIH1
2) MSB of address is Port 23, LSB is Port 0
3) All levels are VIL, VIH, VOL, VOH except VDD/EA.

## Component Data Sheets

$\left.\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|}\hline \hline & & & & & & & & |l| l|l| l \mid \\ \hline & & & & & & & & & & \\ \hline\end{array}\right)$

## SINGLE COMPONENT 8-BIT MICROCOMPUTER

\author{

- 8-Bit CPU, ROM, RAM, I/O in Single 28-Pin Package <br> - Single 5V Supply ( +4.5 V to 6.5 V ) <br> ■ $8.38 \mu \mathrm{sec}$ Cycle With 3.58 MHz XTAL; All Instructions 1 or 2 Cycles <br> - Instructions-8048 Subset <br> - High Current Drive Capability-2 Pins
}

\author{

- $1 \mathrm{~K} \times 8 \mathrm{ROM}$ <br> $64 \times 8$ RAM <br> 21 I/O Lines <br> - Interval Timer/Event Counter <br> - Clock Generated With Single Inductor or Crystal <br> - Zero-Cross Detection Capability <br> Easily Expandable I/O
}


#### Abstract

The Intel ${ }^{\circledR} 8021$ is a totally self-sufficient 8 -bit parallel computer fabricated on a single silicon chip using Intel's N channel silicon gate MOS process. The features of the 8021 include a subset of the 8048 optimized for low cost, high volume applications, plus additional I/O flexibility and power. The 8021 contains 1K X 8 program memory, a $64 \times 8$ data memory, 21 I/O lines, and an 8 -bit timer/event counter, in addition to on-board oscillator and clock circuits. For systems that require extra $/ / 0$ capability, the 8021 can be expanded using the 8243 or discrete logic.

This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The 8021 has bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over two bytes in length. To minimize the development problems and maximize flexibility, an 8021 system can be easily designed using the 8021 emulation board, the EM-1. The EM-1 contains a 40 -pin socket which can accommodate either the 8748 shipped with the board or an ICE-49 plug. Also, the necessary discrete logic to reproduce the 8021's additional I/O features is included.




Figure 1. Block Diagram

Figure 2. Logic Symbol


Figure 3. Pin Configuration

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on Any Pin with
Respect to Ground -0.5 V to +7 V
Power Dissipation $\qquad$
*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.5 \mathrm{~V} \pm 1 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 |  | 0.8 | V |  |
| VIH | Input High Voltage (All except XTAL 1 \& 2, T1 RESET) | 3.0 |  | VCC | V |  |
| $\mathrm{VIH}_{1}$ | Input High Voitage (XTAL 1 \& 2, <br> T1 RESET) | 3.8 |  | VCC | V |  |
| VIH(10\%) | Input high voltage (All except XTAL 1 \& 2, T1, RESET) | 2.0 |  | V cc | V | $V C C=5.0 \mathrm{~V} \pm 10 \%$ |
| VIH1(10\%) | Input high voltage (XTAL 1 \& 2, T1, RESET) | 3.5 |  | VCC | V | $V C C=5.0 \mathrm{~V} \pm 10 \%$ |
| VOL | Output Low Voltage |  |  | 0.45 | V | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |
| VOL1 | Output Low Voltage (P10, P11) |  |  | 2.5 | $V$ | $1 \mathrm{OL}=7 \mathrm{~mA}$ |
| VOH | Output High Voltage <br> (All unless Open Drain) | 2.4 |  | 4 | V | $1 \mathrm{OH}=40 \mu \mathrm{~A}$ |
| ILO | Output Leakage Current (Open Drain Option-Port 0) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{VSS}+0.45 \leqslant \mathrm{VIN} \leqslant \mathrm{VCC}$ |
| ICC | VCC Supply Current |  | 40 | 75 | mA |  |

T1 ZERO CROSS CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{CL}=80 \mathrm{pF}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VZX | Zero-Cross Detection Input (T1) | 1 | 3 | VPP | AC Coupled, $\mathrm{C}=.2 \mu \mathrm{~F}$ |
| AZX | Zero-Cross Accuracy |  | $\pm 135$ | mV | 60 Hz Sine Wave |
| FZX | Zero-Cross Detection Input Frequency (T1) | 0.05 | 1 | kHZ |  |

Table 1. Pin Description

| Designation | Pin No. | Function | Designation | Pin <br> No. | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VSS | 14 | Circuit GND potential |  |  | CNT instruction. Also allows |
| VCC | 28 | +5V power supply. |  |  | zero-crossover sensing of slowly moving inputs. |
| PROG | 3 | Output strobe for 8243 I/O Expander | RESET | 17 | Input used to initialize the proc- |
| P00-P07 | 4-11 | 8-bit quasi-bidirectional port |  |  | and setting program counters to |
| Port 0 |  |  |  |  | zero. |
| P10-P17 | 18-25 | 8-bit quasi-bidirectional port | ALE | 12 | Address Latch Enable. Signal occurring once every 30 input |
| Port 1 |  |  |  |  | clocks, used as an output clock. |
| P20-P23 | 26-27 | 4-bit quasi-bidirectional port | XTAL1 | 15 | One side of crystal or inductor |
| Port 2 | 1-2 | P20-P23 also serve as a $4-$ bit I/O expander bus for 8243 |  |  | input for internal oscillator. Also input for external source. (Not |
| T1 | 13 | Input pin testable using the JT1 and JNT1 instructions. Can be designated the timer/event | XTAL2 | 16 | TTL compatible.) <br> Other side of timing control element. |

Table 2. Instruction Set Summary


# 8021L <br> SINGLE COMPONENT 8-BIT MICROCOMPUTER LOW POWER 10mA 

- 8-Bit CPU, ROM, RAM, I/O in Single 28-Pin Package
- Single 5V Supply ( +4.5 V to 8 V )

■ 8.38 $\mu \mathrm{sec}$ Cycle With 3.58 MHz XTAL; All instructions 1 or 2 Cycles

## Instructions - 8048 Subset

## High Current Drive Capability - 2 Pins

- 1K x 8 ROM
$64 \times 8$ RAM
21 I/O Lines
Interval Timer/Event Counter
Clock Generated With Single Inductor or Crystal

Zero-Cross Detection Capability
Easily Expandable I/O

The Intel ${ }^{\circledR} 8021 \mathrm{~L}$ is a totally self-sufficient 8 -bit parallel computer fabricated on a single silicon chip using Intel's N-channel silicon gate MOS process. The features of the 8021 L include a subset of the 8048 optimized for low cost, high volume applications, plus additional I/O flexibility and power.

The 8021 L contains $1 \mathrm{~K} \times 8$ program memory, a $64 \times 8$ data memory, $21 \mathrm{I} / \mathrm{O}$ lines, and an 8 -bit timer/event counter, in addition to on-board oscillator and clock circuits. For systems that require extra 1/O capability, the 8021 L can be expanded using the 8243 or discrete logic.

This microprocessor is designed to be an efficient controller as well as an arithmetic processor. The 8021L has bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over two bytes in length.

To minimize the development problems and maximize flexibility, an 8021L system can be easily designed using the 8021 L emulation board, the EM-1. The EM-1 contains a 40-pin socket which can accommodate either the 8748 shipped with the board or an ICE-49 plug. Also, the necessary discrete logic to reproduce the 8021L's additional I/O features is included.


Figure 1.
Block Diagram

Figure 2. Logic Symbol


Figure 3. Pin Configuration

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage on Any Pin with

Respect to Ground . . . . . . . . . . . . . . . -0.5V to +7V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . 1 W
*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS $T A=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=5.5 \mathrm{~V} \pm 1 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 |  | 0.8 | V |  |
| VIH | Input High Voltage (All except XTAL 1 \& 2, T1 RESET) | 3.0 |  | VCC | V |  |
| $\mathrm{V}_{1 \mathrm{H}_{1}}$ | Input High Voltage (XTAL 1 \& 2, T1 RESET) | 3.8 |  | vcc | V |  |
| VIH(10\%) | Input high voltage (All except 1 \& 2, T1, RESET) | 2.0 |  | VCc | V | $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$ |
| VIH1(10\%) | Input high voltage (XTAL $1 \& 2$, T1, RESET) | 3.5 |  | vcc | V | $V C C=5.0 V \pm 10 \%$ |
| VOL | Output Low Voltage |  |  | 0.45 | V | $1 \mathrm{OL}+1.6 \mathrm{~mA}$ |
| VOL 1 | Output Low Voltage (P10, P11) |  |  | 2.5 | V | $1 \mathrm{OL}=7 \mathrm{~mA}$ |
| VOH | Output High Voltage <br> (All unless Open Drain) | 2.4 |  |  | V | $1 \mathrm{OH}=40 \mu \mathrm{~A}$ |
| ILO | Output Leakage Current <br> (Open Drain Option - Port 0) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | VSS $+0.45 \leqslant \mathrm{~V}$ IN $\leqslant \mathrm{VCC}$ |
| ICC | VCC Supply Current |  | 40 | 75 | mA |  |

T1 ZERO CROSS CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VZX | Zero-Cross Detection Input (T1) | 1 | 3 | VPP | AC Coupled, $\mathrm{C}=.2 \mu \mathrm{~F}$ |
| AZX | Zero-Cross Accuracy |  | $\pm 135$ | mV | 60 Hz Sine Wave |
| FZX | Zero-Cross Detection Input <br> Frequency (T1) | 0.05 | 1 | kHZ |  |
| tCY | Cycle Time | 8.38 | 50.0 |  | $3.58 \mathrm{MHz} \mathrm{XTAL}=$ <br> $8.38 \mu \mathrm{~s}$ tCY |

# SINGLE COMPONENT 8-BIT MICROCOMPUTER WITH ON-CHIP A/D CONVERTER 

\author{

- 8-Bit CPU, ROM, RAM, I/O in Single 40-Pin Package
}
- On-Chip 8-Bit A/D Converter; Two Input Channels
- 8 Comparator Inputs (Port 0)
- Zero-Cross Detection Capability
- Single 5V Supply (4.5V to 6.5V)
- High Current Drive Capability-2 Pins
- Two Interrupts-External and Timer
- 2K x 8 ROM, $64 \times 8$ RAM, 28 I/O Lines
- $8.38 \mu \mathrm{sec}$ Cycle; All Instructions 1 or 2 Cycles
- Instructions-8048 Subset
- Interval Timer/Event Counter


## - Clock Generated with Single Inductor or Crystal

- Easily Expanded I/O

The Intel ${ }^{\circledR} 8022$ is the newest member of the MCS-48 ${ }^{\text {TM }}$ family of single chip 8 -bit microcomputers. It is designed to satisfy the requirements of low cost, high volume applications which involve analog signals, capacitive touchpanel keyboards, and/or large ROM space. The 8022 addresses these applications by integrating many new functions onchip, such as A/D conversion, comparator inputs and zero-cross detection.
The features of the 8022 include 2 K bytes of program memory (ROM), 64 bytes of data memory (RAM), $28 \mathrm{I} / \mathrm{O}$ lines, an on-chip A/D converter with two input channels, an 8 -bit port with comparator inputs for interfacing to low voltage capacitive touchpanels or other non-TTL interfaces, external and timer interrupts, and zero-cross detection capability. In addition, it contains the 8 -bit interval timer/event counter, on-board oscillator and clock circuitry, single 5 V power supply requirement, and easily expandable I/O structure common to all members of the MCS-48 family.
The 8022 is designed to be an efficient controller as well as an arithmetic processor. It has bit handling capability plus facilities for both binary and BCD arithmetic. Efficient use of program memory results from using the MCS-48 instruction set which consists mostly of single byte instructions and has extensive conditional jump and direct table lookup capability. Program memory usage is further reduced via the 8022's hardware implementation of the A/D


Table 1. Pin Description

| Designation | Pin <br> No. | Function |
| :---: | :---: | :---: |
| VSS | 20 | Circuit GND potential. |
| VCC | 40 | +5V circuit power supply. |
| PROG | 37 | Output strobe for Intel® 8243 1/O expander. |
| P00-P07 <br> Port 0 | 10-17 | 8-bit open-drain port with comparator inputs. The switching threshold is set externally by VTH. Optional pull-up resistors may be added via ROM mask selection. |
| VTH | 9 | Port 0 threshold reference pin. |
| P10-P17 | 25-32 | 8-bit quasi-bidirectional port. |
| Port 1 |  |  |
| P20-P27 | 33-36 | 8-bit quasi-bidirectional port. |
| Port 2 | $\begin{gathered} 38-39 \\ 1-2 \end{gathered}$ | P20-23 also serve as a 4-bit I/O expander for Intel ${ }^{\circledR} 8243$. |
| T0 | 8 | Interrupt input and input pin testable using the conditional transfer instructions JTO and JNTO. Initiates an interrupt following a low level input if interrupt is enabled. Interrupt is disabled after a reset. |
| T1 | 19 | Input pin testable using the JT1 and JNT1 conditional transfer instructions. Can be designated the timer/event counter input using the STRT CNT instruction. Also serves as the zero-cross detection input to allow zerocrossover sensing of slowly moving AC inputs. Optional puli-up resistor may be added via ROM mask selection. |


| Designation | Pin No. | Function |
| :---: | :---: | :---: |
| RESET | 24 | Input used to initialize the processor by clearing status flipflops and setting the program counter to zero. |
| AVSS | 7 | A/D converter GND Potential. Also establishes the lower limit of the conversion range. |
| AVCC | 3 | A/D + 5 V power supply. |
| SUBST | 21 | Substrate pin used with a bypass capacitor to stabilize the substrate voltage and improve A/D accuracy. |
| VAREF | 4 | A/D converter reference voltage. Establishes the upper limit of the conversion range. |
| AN0, AN1 | 6,5 | Analog inputs to A/D converter. Software selectable on-chip via SEL ANO and SEL AN1 instructions. |
| ALE | 18 | Address Latch Enable. Signal occurring once every 30 input clocks (once every cycle), used as an output clock. |
| XTAL 1 | 22 | One side of crystal or inductor input for internal oscillator. Also input for external frequency source. (Not TTL compatible.) |
| XTAL 2 | 23 | Other side of timing control element. This pin is not connected when an external frequency source is used. |



Figure 3.The Stand Alone 8022
ABSOLUTE MAXIMUM RATINGS*
Ambient Temperature Under Bias ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage on Any Pin withRespect to Ground-0.5 V to +7 V
Power Dissipation ..... 1 Watt
*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.5 \mathrm{~V} \pm 1 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.5 |  | 0.8 | V | VTH Floating |
| VIH1 | Input Low Voltage (Port 0) | -0.5 |  | VTH-0.1 | V |  |
| VIH | High Voltage <br> (All except XTAL 1, RESET) | 2.0 |  | VCC | V | $V C C=5.0 \mathrm{~V} \pm 10 \%$ <br> VTH Floating |
| VIH1 | Input High Voltage (All except XTAL 1, RESET) | 3.0 |  | VCC | V | $\begin{aligned} & \mathrm{VCC}=5.5 \mathrm{~V} \pm 1 \mathrm{~V} \\ & \mathrm{VTH} \text { Floating } \end{aligned}$ |
| VIH2 | Input High Voltage (Port 0) | $\mathrm{VTH}+0.1$ |  | VCC | V |  |
| VIH3 | Input High Voltage (RESET, XTAL 1) | 3.0 |  | VCC | V | $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%$ |
| VTH | Port 0 Threshold Reference Voitage | 0 |  | .4VCC | V |  |
| VOL | Output Low Voltage |  |  | 0.45 | V | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |
| VOL1 | Output Low Voltage (P10, P11) |  |  | 2.5 | V | $1 \mathrm{OL}=7 \mathrm{~mA}$ |
| VOH | Output High Voltage (all unless Open Drain Option - Port 0) | 2.4 |  |  | V | $\mathrm{IOH}=50 \mu \mathrm{~A}$ |
| ILI | Input Current (T1) |  |  | $\pm 200$ | $\mu \mathrm{A}$ | $\mathrm{VCC} \geqslant \mathrm{VIN} \geqslant \mathrm{VSS}+.45 \mathrm{~V}$ |
| ILO | Output Leakage Current <br> (Open Drain Option - Port 0) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | VCC $\geqslant \mathrm{VIN} \geqslant \mathrm{VSS}+0.45 \mathrm{~V}$ |
| ICC | VCC Supply Current |  | 50 | 100 | mA |  |

A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \pm 1 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :--- |
| tCY | Cycle Time | 8.38 | 50.0 | $\mu \mathrm{~S}$ | 3 MHz XTAL $=10 \mu \mathrm{~s} \mathrm{tCY}$ |
| VZX | Zero-Cross Detection Input (T1) | 1 | 3 | VACpp | AC Coupled |
| AZX | Zero-Cross Accuracy |  | $\pm 135$ | mV | 60 Hz Sine Wave |
| FZX | Zero-Cross Detection Input <br> Frequency (T1) | 0.05 | 1 | kHz |  |

A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.5 \mathrm{~V} \pm 1 \mathrm{~V}$, $\mathrm{V}_{S S}=0 \mathrm{~V}$

Test Conditions: $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF} \quad \mathrm{t}_{\mathrm{CY}}=8.38 \mu \mathrm{~s}$


Port 2 Timing


A/D CONVERTER CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5.5 \mathrm{~V} \pm i V, V S S=0 V, A V C C=5.5 \mathrm{~V} \pm 1 \mathrm{~V}$, $A V_{S S}=0 V, A V_{C C} / 2 \leqslant V_{\text {AREF }} \leqslant A V_{C C}$

| Parameter | Min. | Typ. | Max. | Unit | Comments |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Resolution | 8 |  |  | Bits |  |
| Absolute Accuracy |  |  | $.8 \%$ FSR $\pm 1 / 2 \mathrm{LSB}$ | LSB | (Note 1) |
| Sample Setup Before Falling Edge of ALE ( $\mathrm{t}_{\mathrm{SS}}$ ) |  | 0.20 |  | $\mathrm{t}_{\mathrm{CY}}$ |  |
| Sample Hold After Falling Edge of ALE ( $\left.\mathrm{t}_{\mathrm{SH}}\right)$ |  | 0.10 |  | $\mathrm{t}_{\mathrm{CY}}$ |  |
| Input Capacitance (AN0, AN1) |  | 1 |  | pF |  |
| Conversion Time | 4 |  |  | $\mathrm{t}_{\mathrm{CY}}$ |  |

## Analog Input Timing



NOTE:

1. The analog input must be maintained at a constant voltage during the sample time ( $t_{\mathrm{SS}}+\mathrm{t}_{\mathrm{SH}}$ ).

Table 2. Instruction Set Summary

|  | Mnemonic | Description | Bytes | Cycle | Hexadecimal Opcode |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADD A, $\mathrm{R}_{\mathrm{r}}$ | Add register to A | 1 | 1 | 68-6F |
|  | ADD A,@R | Add data memory to A | 1 | 1 | 60-61 |
|  | ADD A.\#data | Add immediate to A | 2 | 2 | 03 |
|  | ADDC A, $\mathrm{R}_{\mathrm{r}}$ | Add register with carry | 1 | 1 | 78.7F |
|  | ADDC A,@R | Add data memory with carry | 1 | 1 | 70.71 |
|  | ADDC A, \# data | Add immediate with carry | 2 | 2 | 13 |
|  | ANL A, $\mathrm{R}_{\mathrm{r}}$ | And register to A | 1 | 1 | 58.5F |
|  | ANL A,@R | And data memory to $A$ | 1 | 1 | 50.51 |
|  | ANL A, \#data | And immediate to A | 2 | 2 | 53 |
|  | ORL A, $\mathrm{R}_{\mathrm{r}}$ | Or register to A | 1 | 1 | 48.4F |
|  | ORL A,@R | Or data memory to $A$ | 1 | 1 | 40.41 |
|  | ORL A, \#data | Or immediate to A | 2 | 2 | 43 |
|  | XRL $A, R_{\text {r }}$ | Exclusive Or register to A | 1 | 1 | D8-DF |
|  | XRL A,@R | Exclusive Or data memory to A | 1 | 1 | DO-D 1 |
|  | XRL A, \# data | Exclusive Or immediate to A | 2 | 2 | D3 |
|  | INC A | Increment A | 1 | 1 | 17 |
|  | DEC A | Decrement A | 1 | 1 | 07 |
|  | CLR A | Clear A | 1 | 1 | 27 |
|  | CPL A | Complement A | 1 | 1 | 37 |
|  | DA A | Decimal adjust A | 1 | 1 | 57 |
|  | SWAP A | Swap nibbles of $A$ | 1 | 1 | 47 |
|  | RL A | Rotate A left | 1 | 1 | E7 |
|  | RLC A | Rotate A left through carry | 1 | 1 | F7 |
|  | RR A | Rotate A right | 1 | 1 | 77 |
|  | RRC A | Rotate $A$ right through carry | 1 | 1 | 67 |
|  | IN A, Pp | Input port to $A$ | 1 | 2 | 08,09,0A |
|  | $\text { OUTL } P_{p}, A$ | Output A to port | 1 | 2 | 90,39,3A |
|  | MOVD A, $P_{p}$ | Input expander port to $A$ | 1 | 2 | OC-OF |
|  | MOVD $P_{p}, A$ | Output A to expander port | 1 | 2 | $3 \mathrm{C}-3 \mathrm{~F}$ |
|  | ANLD $\mathrm{P}_{\mathrm{p}}, \mathrm{A}$ | And A to expander port | 1 | 2 | 9C-9F |
|  | ORLD P P,$A$ | Or A to expander port | 1 | 2 | 8C-8F |
|  | INC R $r_{r}$ INC @ R | Increment register Increment data memory | 1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 18 \cdot 1 F \\ & 10-11 \end{aligned}$ |
| $\begin{aligned} & \text { ᄃ } \\ & \text { ᄃ } \\ & \text { ¢im } \end{aligned}$ | JMP addr | Jump unconditional | 2 | 2 | 04, 24,44,64, <br> 84,A4,C4,E4 |
|  | JMPP @ A | Jump indirect | 1 | 2 | B3 |
|  | DJNZ R,addr | Decrement register and jump on R not zero | 2 | 2 | E8-EF |
|  | JC addr | Jump on carry $=1$ | 2 | 2 | F6 |
|  | JNC addr | Jump on carry $=0$ | 2 | 2 | E6 |
|  | JZ addr | Jump on A zero | 2 | 2 | C6 |
|  | JNZ addr | Jump on A not zero | 2 | 2 | 96 |


|  | Mnemonic | Description | Bytes | Cycle | Hexadecimal Opcode |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | JTO addr | Jump on TO=1 | 2 | 2 | 36 |
|  | JNTO addr | Jump on TO=0 | 2 | 2 | 26 |
|  | JT1 addr | Jump on $\mathrm{T}_{1}=1$ | 2 | 2 | 56 |
|  | JNT 1 addr | Jump on T1=0 | 2 | 2 | 46 |
|  | JTF addr | Jump on timer flag | 2 | 2 | 16 |
|  | CALL addr | Jump to subroutine | 1 | 2 | $\begin{aligned} & 14,34,54,74 \\ & 94, B 4, D 4, F 4 \end{aligned}$ |
|  | RET | Return | 1 | 2 | 83 |
| $\begin{aligned} & \text { 跴 } \\ & \frac{\pi}{4} \end{aligned}$ | CLR C | Clear carry | 1 | 1 | 97 |
|  | CPL C | Complement carry | 1 | 1 | A7 |
|  | MOV $A^{\prime} \mathrm{R}_{\mathbf{r}}$ | Move register to $A$ | 1 | 1 | F8-FF |
|  | MOV A,@R | Move data memory to $A$ | 1 | 1 | FO-F 1 |
|  | MOV A, \#data | Move immediate to A | 2 | 2 | 23 |
|  | MOV $\mathrm{R}_{\mathbf{r}}, \mathrm{A}$ | Move $A$ to register | 1 | 1 | A8-AF |
|  | MOV @ R,A | Move A to data memory | 1 | 1 | AO.A1 |
|  | MOV $\mathrm{R}_{\mathrm{r}}$ \# data | Move immediate to register | 2 | 2 | B8-BF |
|  | MOV@R,\#data | Move immediate to data memory | 2 | 2 | B0-B1 |
|  | $\mathrm{XCH} \mathrm{A}, \mathrm{R}_{\mathrm{r}}$ | Exchange A and register | 1 | 1 | 28-2F |
|  | XCH A.@ R | Exchange $A$ and data memory | 1 | 1 | 20.21 |
|  | XCHD a,@ R | Exchange nibble of $A$ and register | 1 | 1 | 30-31 |
|  | MOVP A,@A | Move to A from current page | 1 | 2 | A3 |
|  | MOV A, $T$ | Read timer/counter | 1 | 1 | 42 |
|  | MOV T,A | Load timer/ counter | 1 | 1 | 62 |
|  | STRT T | Start timer | 1 | 1 | 55 |
|  | STRT CNT | Start counter | 1 | 1 | 45 |
|  | STOP TCNT | Stop timer/counter | 1 | 1 | 65 |
| $\begin{aligned} & \dot{\#} \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \text { a } \end{aligned}$ | Rad | Move conversion resuli register to A | 1 | 2 | 80 |
|  | SEL ANO | Select analog input zero | 1 | 1 | 85 |
|  | SEL AN 1 | Select analog input one | 1 | 1 | 95 |
|  | EN I | Enable external interrupt | 1 | 1 | 05 |
|  | DIS I | Disable external interrupt | 1 | 1 | 15 |
|  | EN TCNTI | Enable timer/counter interrupt | 1 | 1 | 25 |
|  | DIS TCNTI | Disable timer/counter interrupt | 1 | 1 | 35 |
|  | RET I | Return from interrupt | 1 | 2 | 93 |
|  | NOP | No operation | 1 | 1 | 00 |

## SYMBOLS AND ABBREVIATIONS USED

|  |  | $P$ | Mnemonic for "in-page" Operation |
| :--- | :--- | :--- | :--- |
| A | Accumulator | $P_{p}$ | Port Designator $(P=0,1,2$ or 4-7) |
| addr | 11-Bit Program Memory Address | $R_{r}$ | Register Designator $(r=0-7)$ |
| ANO, AN1 | Analog Input 0, Analog Input 1 | T | Timer |
| CNT | Event Counter | T0, T1 | Test 0, Test 1 |
| data | 8-Bit Number or Expression | $\#$ | Immediate Data Prefix |
| I | Interrupt | $@$ | Indirect Address Prefix |

# HIGH PERFORMANCE SINGLE COMPONENT 8-BIT MICROCOMPUTER WITH ON-CHIP A/D CONVERTER 

- 8-Bit CPU, ROM, RAM, I/O in Single 40-Pin Package
- On-Chip 8-Bit A/D Converter; Two Input Channels
- 8 Comparator Inputs (Port 0)
- Zero-Cross Detection Capability
- Single 5V Supply (4.5V to 6.5 V )
- Two Interrupts-External and Timer
- $2 \mathrm{~K} \times 8$ ROM, $64 \times 8$ RAM, 28 I/O Lines
- $5 \mu \mathrm{sec}$ Cycle; All Instructions 1 or 2 Cycles ( 6 MHz Clock)
■ Instructions-8048 Subset
- Interval Time/Event Counter
- Clock Generated with Single Inductor or Crystal
- Easily Expanded 1/O

The Intel* 8022H is designed to satisfy the requirements of low cost, high volume applications which involve analog signals, capacitive touchpanel keyboards, and/or large ROM space. The 8022 H addresses these applications by integrating many new functions on-chip, such as A/D conversion, comparator inputs and zero-cross detection.
The features of the 8022 H include 2 K bytes of program memory (ROM), 64 bytes of data memory (RAM), 28 I/O lines, an on-chip A/D converter with two input channels, an 8-bit port with comparator inputs for interfacing to low voltage capacitive touchpanels or other non-TTL interfaces, external timer interrupts, and zero-cross detection capability. In addition, it contains the 8-bit interval timer/event counter, on-board oscillator and clock circuitry, single 5 V power supply requirement, and easily expandable I/O structure common to all members of the MCS-48 family.

The 8022 H is designed to be an efficient controller as well as an arithmetic processor. It has bit handling capability plus facilities for both binary and BCD arithmetic. Efficient use of program memory results from using the MCS-48 instruction set which consists mostly of single byte instructions and has extensive conditional jump and direct table lookup capability. Program memory usage is further reduced via the 8022H's hardware implementation of the A/D converter which simplifies interfacing to analog signals.


Figure 1.
Block Diagram

# 8048H/8048H-1/8035HL/8035HL-1 HMOS SINGLE COMPONENT 8-BIT MICROCOMPUTER 

\author{

- 8048H/8048H-1 Mask Programmable ROM <br> ■ 8035HL/8035HL-1 CPU Only with Power Down Mode
}

\author{

- 8-BIT CPU, ROM, RAM, I/O in Single Package <br> - High Performance HMOS <br> - Reduced Power Consumption <br> - $1.4 \mu \mathrm{sec}$ and $1.9 \mu \mathrm{sec}$ Cycle Versions All Instructions 1 or 2 Cycles <br> - Over 90 Instructions: 70\% Single Byte
}
- $1 \mathrm{~K} \times 8$ ROM
$64 \times$ RAM
27 I/O Lines
- Interval Timer/Event Counter

■ Easily Expandable Memory and I/O

- Compatible with 8080/8085 Series

Peripherals

- Two Single Level Interrupts

The Intel ${ }^{\oplus}$ 8048H/8048H-1/8035HL/8035HL-1 are totally self-sufficient, 8 -bit parallel computers fabricated on single silicon chips using Intel's advanced N -channel silicon gate HMOS process.
The 8048 H contains a 1 KX 8 program memory, a $64 \times 8$ RAM data memory, $27 \mathrm{I} / \mathrm{O}$ lines, and an 8 -bit timer/counter in addition to on-board oscillator and clock circuits. For systems that require extra capability the 8048 H can be expanded using standard memories and MCS $-80^{\circledR} / \mathrm{MCS}-85^{\circledR}$ peripherals. The 8035 HL is the equivalent of the 8048 H without program memory and can be used with external ROM and RAM.

To reduce development problems to a minimum and provide maximum flexibility, a logically and functionally pin compatible version of the 8048 H with UV-erasable user-programmable EPROM program memory is available. The 8748 willemulate the 8048 H up to 6 MHz clock frequency with minor differences.
The 8048 H is fully compatible with the 8048 when operated at 6 MHz .
These microcomputers are designed to be efficient controllers as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.


Figure 1.
Block Diagram


Figure 2.
Logic Symbol


Figure 3. Pin Configuration (top view)

Table 1. Pin Description

| Symbol | Pin No. | Function | Symbol | Pin No. | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{S S}$ <br> VDD <br> $V_{C C}$ | 2026 | Circuit GND potential Low power standby pin Main power supply; +5V during operation. | $\overline{\mathrm{RD}}$ | 8 | Also testable with conditional jump instruction. (Active low) |
|  |  |  |  |  |  |
|  | 40 |  |  |  | Output strobe activated during a BUS read. Can be used to enable |
| PROG | 25 | Output strobe for 8243 I/O expander. |  |  | data onto the bus from an external device. |
| P10-P17 <br> Port 1 | 27-34 | 8 -bit quasi-bidirectional port. |  |  | Used as a read strobe to external data memory. (Active low) |
| P20-P27 <br> Port 2 | 21-24 | 8-bit quasi-bidirectional port. | $\overline{\text { RESET }}$ | 4 | Input which is used to initialize the processor. (Active low) (Non TTL $V_{I H}$ ) |
|  | 35-38 | P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243. | $\overline{W R}$ | 10 | Output strobe during a bus write. <br> (Active low) <br> Used as write strobe to external data memory. |
| $\begin{aligned} & \text { DB0-DB7 } \\ & \text { BUS } \end{aligned}$ | 12-19 | True bidirectional port which can be written or read synchronously using the $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ strobes. The port can also be statically latched. <br> Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of $\overline{\text { PSEN. Also contains the address }}$ and data during an external RAM data store instruction, under control of ALE, $\overline{R D}$, and $\overline{W R}$. | ALE | 11 | Address latch enable. This signal occurs once during each cycle and is useful as a clock output. <br> The negative edge of ALE strobes address into external data and program memory. |
|  |  |  | $\overline{\text { PSEN }}$ | 9 | Program store enable. This output occurs only during a fetch to external program memory. <br> (Active low) |
|  |  |  | $\overline{S S}$ | 5 | Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active low) |
| T0 | 1 | Input pin testable using the conditional transfer instructions JTO and JNTO. TO can be designated as a clock output using ENTO CLK instruction. | EA | 7 | External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug, and essential for |
| T1 | 39 | Input pin testable using the JT1, and JNT1 instructions. Can be |  |  | testing and program verification. (Active high) |
|  |  | designated the timer/counter input using the STRT CNT instruction. | XTAL1 | 2 | One side of crystal input for internal oscillator. Also input for external source. (Non TTL $V_{I H}$ ) |
| INT | 6 | Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. | XTAL2 | 3 | Other side of crystal input. |

Table 2. Instruction Set

| Accumulator |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| ADD A, R | Add register to A | 1 | 1 |
| ADD A, @R | Add data memory to A | 1 | 1 |
| ADD A, \# data | Add immediate to A | 2 | 2 |
| ADDC A, R | Add register with carry | 1 | 1 |
| ADDC A, @R | Add data memory with carry | 1 | 1 |
| ADDC A, \# data | Add immediate with carry | 2 | 2 |
| ANL A, R | And register to A | 1 | 1 |
| ANL A, @R | And data memory to A | 1 | 1 |
| ANL A, \# data | And immediate to A | 2 | 2 |
| ORL A, R | Or register to A | 1 | 1 |
| ORL A @R | Or data memory to A | 1 | 1 |
| ORL A, \# data | Or immediate to A | 2 | 2 |
| XRL A, R | Exclusive or register to A | 1 | 1 |
| XRL A. @R | Exclusive or data memory to A | 1 | 1 |
| XRL, A, \# data | Exclusive or immediate to A | 2 | 2 |
| INC A | Increment A | 1 | 1 |
| DEC A | Decrement A | 1 | 1 |
| CLR A | Clear A | 1 | 1 |
| CPL A | Complement A | 1 | 1 |
| DA A | Decimal adjust A | 1 | 1 |
| SWAP A | Swap nibbles of A | 1 | 1 |
| RL A | Rotate A left | 1 | 1 |
| RLC A | Rotate A left through carry | 1 | 1 |
| RR A | Rotate A right | 1 | 1 |
| RRC A | Rotate A right through carry | 1 | 1 |


| Input/Output |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| IN A, P | Input port to A | 1 | 2 |
| OUTL P, A | Output A to port | 1 | 2 |
| ANL P, \# data | And immediate to port | 2 | 2 |
| ORL P, \# data | Or immediate to port | 2 | 2 |
| INS A, BUS | Input BUS to A | 1 | 2 |
| OUTL BUS, A | Output A to BUS | 1 | 2 |
| ANL BUS, \# data And immediate to BUS | 2 | 2 |  |
| ORL BUS, \# data Or immediate to BUS | 2 | 2 |  |
| MOVD A,P | Input expander port to A | 1 | 2 |
| MOVD P, A | Output A to expander port | 1 | 2 |
| ANLD P, A | And A to expander port | 1 | 2 |
| ORLD P, A | Or A to expander port | 1 | 2 |


| Registers |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycies |  |
| INC R | Increment register | 1 | 1 |
| INC @R | Increment data memory | 1 | 1 |
| DEC R | Decrement register | 1 | 1 |


| Branch |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes | Cycles |
| JMP addr | Jump unconditional | 2 | 2 |
| JMPP @A | Jump indirect | 1 | 2 |
| DJNZ R, addr | Decrement register and skip | 2 | 2 |
| JC addr | Jump on carry $=1$ | 2 | 2 |
| JNC addr | Jump on carry $=0$ | 2 | 2 |
| JZ addr | Jump on A zero | 2 | 2 |
| JNZ addr | Jump on A not zero | 2 | 2 |
| JTO addr | Jump on TO $=1$ | 2 | 2 |
| JNTO addr | Jump on TO $=0$ | 2 | 2 |
| JT1 addr | Jump on T1 $=1$ | 2 | 2 |
| JNT1 addr | Jump on T1 $=0$ | 2 | 2 |
| JFO addr | Jump on FO $=1$ | 2 | 2 |
| JF1 addr | Jump on F1 $=1$ | 2 | 2 |
| JTF addr | Jump on timer flag | 2 | 2 |
| JN1 addr | Jump on INT $=0$ | 2 | 2 |
| JBb addr | Jump on accumulator bit | 2 | 2 |


| Subroutine |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes | Cycles |
| CALL addr | Jump to subroutine | 2 | 2 |
| RETR | Return | 1 | 2 |
| RETR | Return and restore status | 1 | 2 |


| Flags |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| CLR C | Clear carry | 1 | 1 |
| CPL C | Complement carry | 1 | 1 |
| CLR FO | CLear flag 0 | 1 | 1 |
| CPL F0 | Complement flag 0 | 1 | 1 |
| CLR F1 | Clear flag 1 | 1 | 1 |
| CPL F1 | Complement flag 1 | 1 | 1 |


| Data Moves |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| MOV A, R | Move register to A | 1 | 1 |
| MOV A, @R | Move data memory to A | 1 | 1 |
| MOV A, \# data | Move immediate to A | 2 | 2 |
| MOV R, A | Move A to register | 1 | 1 |
| MOV @R, A | Move A to data memory | 1 | 1 |
| MOV R, \# data | Move immediate to register | 2 | 2 |
| MOV @R, \#data | Move immediate to data memory | 2 | 2 |
| MOV A, PSW | Move PSW to A | 1 | 1 |
| MOV PSW, A | Move A to PSW | 1 | 1 |
| XCH A, R | Exchange A and register | 1 | 1 |
| XCH A, @R | Exchange A and data memory | 1 | 1 |
| XCHD A, @R | Exchange nibble of A and | 1 |  |
|  | register |  |  |
| MOVX A, @R | Move external data memory to A | 1 | 2 |
| MOVX @R, A | Move A to external data memory | 1 | 2 |
| MOVP A, @A | Move to A from current page | 1 | 2 |
| MOVP3 A, @ | Move to A from page 3 | 1 | 2 |


| Timer/Counter |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| MOV A, T | Read timer/counter | 1 | 1 |
| MOV T. A | Load timer/counter | 1 | 1 |
| STRT T | Start timer | 1 | 1 |
| STRT CNT | Start counter | 1 | 1 |
| STOP TCNT | Stop timer/counter | 1 | 1 |
| EN TCNT1 | Enable timer/counter interrupt | 1 | 1 |
| DIS TCNT1 | Disable timer/counter interrupt | 1 | 1 |


| Control    <br> Mnemonic Description Bytes Cycles  <br> EN 1 Enable external interrupt 1 1 <br> DIS 1 Disable external interrupt 1 1 <br> SEL RB0 Select register bank 0 1 1 <br> SEL RB1 Select register bank 1 1 1 <br> SEL MB0 Select memory bank 0 1 1 <br> SEL MB1 Select memory bank 1 1 1 <br> ENT 0 CLK Enable clock output on T0 1 1Mnemonic Description Bytes Cycles <br> NOP No operation 1 |
| :--- |

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ....... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature ................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage On Any Pin With Respect to Ground
-0.5 V to +7 V
Power Dissipation ............................... 1.5 Watt
*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## D.C. CHARACTERISTICS $\left(T A=0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}+10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}\right)$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $V_{\text {IL }}$ | Input Low Voltage <br> (All Except RESET, X1, X2) | -. 5 |  | . 8 | V |  |
| $V_{\text {ILI }}$ | Input Low Voltage (RESET, X1, X2) | -. 5 |  | . 6 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage <br> (All Except XTAL1, XTAL2, $\overline{R E S E T}$ ) | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{1} \mathrm{H}_{1}$ | Input High Voltage ( $\mathrm{X} 1, \mathrm{X} 2, \overline{\mathrm{RESET}}$ ) | 3.8 |  | $V_{C C}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage (BUS) |  |  | . 45 | V | $\mathrm{IOL}=2.0 \mathrm{~mA}$ |
| VOL1 | Output Low Voltage <br> ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{PSEN}}, \mathrm{ALE})$ |  |  | . 45 | v | $\mathrm{I} \mathrm{OL}=1.8 \mathrm{~mA}$ |
| $V_{\text {OL2 }}$ | Output Low Voltage (PROG) |  |  | . 45 | V | $\mathrm{I}^{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL3 }}$ | Output Low Voltage (All Other Outputs) |  |  | . 45 | V | ${ }^{\prime} \mathrm{OL}=1.6 \mathrm{~mA}$ |
| VOH | Output High Voltage (BUS) | 2.4 |  |  | V | $\mathrm{I}^{\text {OH }}=-400 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage ( $\overline{R D}, \overline{W R}, \overline{\text { PSEN }}, \mathrm{ALE})$ | 2.4 |  |  | v | ${ }^{\mathrm{I}} \mathrm{OH}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage (All Other Outputs) | 2.4 |  |  | V | ${ }^{\mathrm{I} O H}=-40 \mu \mathrm{~A}$ |
| ${ }_{\text {L } 11}$ | Input Leakage Current ( $\mathrm{T} 1, \overline{\mathrm{NT}}$ ) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {CC }}$ |
| LLIT | Input Leakage Current (P10-P17, P20-P27, EA, $\overline{S S}$ ) |  |  | -500 | $\mu \mathrm{A}$ | $\mathrm{V}_{S S}+.45 \leqslant \mathrm{~V}_{1 N} \leqslant \mathrm{~V}_{\text {CC }}$ |
| 'Lo | Output Leakage Current (BUS, TO) (High Impedance State) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{S S}+.45 \leqslant \mathrm{~V}_{\text {IN }} \leqslant \mathrm{V}_{\text {CC }}$ |
| IDD | $\mathrm{V}_{\text {DD }}$ Supply Current |  | 4 | 8 | mA |  |
| $\mathrm{IOD}^{+}$ | Total Supply Current |  | 40 | 80 | mA |  |
| VDD | RAM Standby Pin Voltage | 2.2 |  | 5.5 | V | Standby Mode, Reset $\leqslant 0.6 \mathrm{~V}$ |


A.C. CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=\mathrm{OV}$ )

| Symbol | Parameter | $F$ (tCY) | $\begin{gathered} 8048 \mathrm{H} \\ 8035 \mathrm{HL} \end{gathered}$ |  |  |  | $\begin{gathered} 8048 \mathrm{H}-1 \\ 8035 \mathrm{HL}-1 \\ \hline 11 \mathrm{MHz} \\ \hline \end{gathered}$ |  | Unit | Conditions (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 6 MHz |  | 8 MHz |  |  |  |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| tLL | ALE Pulse Width | 7/30 ter -170 | 410 |  | 260 |  | 150 |  |  |  |
| ${ }^{\text {t }} \mathrm{AL}$ | Addr Setup to ALE | 1/5 tcy -110 | 390 |  | 260 |  | 160 |  |  |  |
| tLA | Addr Hold from ALE | 1/15 tCY -40 | 120 |  | 80 |  | 50 |  |  |  |
| tCC1 | Control Pulse Width ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | 1/2 tCy -200 | 1050 |  | 730 |  | 480 |  |  |  |
| ${ }^{\text {t CC2 }}$ | Control Pulse Width ( $\overline{\text { PSEN }}$ ) | $2 / 5 \mathrm{t}_{\mathrm{CY}}-200$ | 800 |  | 550 |  | 350 |  |  |  |
| ${ }^{\text {t }}$ (WW | Data Setup before $\overline{\mathrm{WR}}$ | 13/30 tCY -200 | 880 |  | 610 |  | 390 |  |  |  |
| tWD | Data Hold after WR | $1 / 5 \mathrm{t} \mathrm{CY}-150$ | 350 |  | 220 |  | 120 |  |  | (Note 2) |
| tor | Data Hold ( $\overline{\mathrm{RD}}, \overline{\text { PSEN }}$ ) | $1 / 10$ t $\mathrm{CY}-30$ | 0 | 220 | 0 | 160 | 0 | 110 |  |  |
| tRD1 | $\overline{\mathrm{RD}}$ to Data in | 2/5 t $\mathrm{CY}-200$ |  | 800 |  | 550 |  | 350 |  |  |
| tRD2 | $\overline{\text { PSEN }}$ to Data in | $3 / 10$ t $\mathrm{CY}-200$ |  | 550 |  | 360 |  | 210 |  |  |
| taw | Addr Setup to $\overline{W R}$ | $2 / 5$ t CY -150 | 850 |  | 600 |  | 300 |  |  |  |
| taD1 | Addr Setup to Data ( $\overline{\mathrm{RD}}$ ) | 23/30 t CY -250\| |  | 1670 |  | 1190 |  | 750 |  |  |
| $t_{\text {taD2 }}$ | Addr Setup to Data ( $\overline{\text { PSEN }}$ ) | $3 / 5$ t CY -250 |  | 1250 |  | 880 |  | 480 |  |  |
| ${ }^{\text {taFC1 }}$ | Addr Float to $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | 2/15 t $\mathrm{CY}-40$ | 290 |  | 210 |  | 140 |  |  |  |
| ${ }^{\text {t }}$ AFC2 | Addr Float to $\overline{\text { PSEN }}$ | $1 / 30$ t CY -40 | 40 |  | 20 |  | 10 |  |  |  |
| tLAFC1 | ALE to Control ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | $1 / 5$ t CY 75 | 420 |  | 300 |  | 200 |  |  |  |
| tLAFC2 | ALE to Control ( $\overline{\text { PSEN }}$ ) | 1/10 t $\mathrm{CY}-75$ | 170 |  | 110 |  | 60 |  |  |  |
| tCA1 | Control to ALE ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{PROG}}$ ) | $1 / 15 \mathrm{t}^{\text {CY }}{ }^{-40}$ | 120 |  | 80 |  | 50 |  |  |  |
| tCA2 | Control to ALE ( $\overline{\text { PSEN }}$ ) | 4/15 t $\mathrm{CY}-40$ | 620 |  | 460 |  | 320 |  |  |  |
| ${ }_{t} \mathrm{CP}$ | Port Control Setup to PROG | $1 / 10$ t $\mathrm{CY}-40$ | 210 |  | 140 |  | 100 |  |  |  |
| tpe | Port Control Hold to PROG | 4/15 t CY -200 | 460 |  | 300 |  | 160 |  |  |  |
| tPR | $\overline{\text { PROG }}$ to P2 Input Valid | $\begin{aligned} & 17 / 30 \mathrm{t} \mathrm{CY} \\ & -120 \end{aligned}$ |  | 1300 |  | 940 |  | 650 |  |  |
| tpF | Input Data Hold from PROG | $1 / 10$ t CY |  | 250 | 0 | 190 | 0 | 140 |  |  |
| tDP | Output Data Setup | $2 / 5 \mathrm{t} \mathrm{CY}-150$ | 850 |  | 600 |  | 400 |  |  |  |
| ${ }_{\text {t }}$ | Output Data Hold | 1/10 tey -50 | 200 |  | 130 |  | 90 |  |  |  |
| tpp | $\overline{\text { PROG Pulse Width }}$ | 7/10 tCY -250 | 1500 |  | 1060 |  | 700 |  |  |  |
| ${ }_{\text {t PL }}$ | Port 2 I/O Setup to ALE | 4/15 tCY -200 | 460 |  | 300 |  | 160 |  |  |  |
| tLP | Port 2 I/O Hold to ALE | $1 / 10$ t $\mathrm{CY}-100$ | 150 |  | 80 |  | 40 |  |  |  |
| tPV | Port Output from ALE | 3/10 tCY +100 |  | 850 |  | 660 |  | 510 |  |  |
| tey | Cycle Time |  | 2.5 |  | 1.875 |  | 1.36 |  |  |  |
| topRR | T0 Rep Rate | $3 / 15$ t CY | 500 |  | 370 |  | 270 |  |  |  |

## Notes:

1. Control Outputs $\mathrm{CL}=80 \mathrm{pF}$

BUS Outputs $C L=150 \mathrm{pF}$
2. BUS High Impedance Load 20pF

## WAVEFORMS



PORT 2 TIMING


## I/O PORT TIMING



## Crystal Oscillator Mode



## LC Oscillator Mode



EACH C SHOULD BE APPROXIMATELY 20pF including stray capacitance.

Driving From External Source
 COMPONENT 8-BIT MICROCOMPUTER

- Typical Power Consumption 100 mW
- Typical Standby Power 10mW $\mathrm{V}_{\mathrm{DD}}$ minimum of 2.2V
- 8-Bit CPU, ROM, RAM, I/O in Single Package

■ 4.17 Msec Instruction Cycle. All Instructions 1 or 2 Cycles.

Over 90 Instructions: 70\% Single Byte

1K x 8 ROM<br>$64 \times 8$ RAM<br>27 I/O Lines<br>Interval Timer/Event Counter<br>Easily Expandable Memory and I/O<br>Compatible with 8080/8085 Series<br>Peripherals<br>Two Single Level Interrupts

The Intel ${ }^{*} 8048 \mathrm{~L}$ is a totally self-sufficient 8 -bit parallel computer fabricated on a single silicon chip using Intel's advanced N-channel silicon gate HMOS process, using special techniques to reduce operating and standby power consumption. The 8048 L contains a $1 \mathrm{~K} \times 8$ program memory, a $64 \times 8$ RAM data memory, $27 \mathrm{I} / \mathrm{O}$ lines, and an 8-bit timer/counter in addition to on-board oscillator and clock circuits. For systems that require extra capability the 8048 L can be expanded using standard memories and MCS-80®/MCS-85® peripherals. The 8048L can be used with external ROM and RAM.

To reduce development problems to a minimum and provide maximum flexibility, a logically and functionally pin compatible version of the 8048L with UV-erasable user-programmable EPROM program memory is available. The 8748 will emulate the 8048 L with greater power and other minor differences.

This microcontroller is designed to be an efficient controller as well as an arithmetic processor. The 8048L. has extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over two bytes in length.


Figure 1.
8048L Block Diagram


Figure 2.
8048L Logic Symbol


Figure 3.
8048L Pin Configuration

PIN DESCRIPTION
Designatio
$V_{\text {SS }}$
$V_{\text {DD }}$
$V_{\text {CC }}$
PROG

P10-P17
Port 1
P20-27
Port 2

DBO-DB7
BUS

Pin =
20
26
40

25

27-34 8-bit quasi-bidirectional port.
21-24 8-bit quasi-bidirectional port.
35-38 P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit l/O expander bus for 8243.

12-19 True bidirectional port which can be written or read synchronously using the $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ strobes. The port can also be statically latched.

Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, $\overline{\mathrm{RD}}$, and $\overline{W R}$.

1 Input pin testable using the conditional transfer instructions JTO and JNTO. T0 can be designated as a clock output using ENTO CLK instruction.

Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.

6 Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also

Designation $\operatorname{Pin}=$ Function
testable with conditional jump instruction. (Active low)
$\overline{R D}$
$\overline{\text { RESET }}$
$\overline{W R}$

ALE
$\overline{P S E N}$
$\overline{\mathrm{SS}}$

EA

XTAL1

XTAL2

Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device.

Used as a read strobe to external data memory.
(Active low)
Input which is used to initialize the processor.
(Active low)
(Non TTL VIH)
Output strobe during a bus write. (Active low)
Used as write strobe to external data memory.
Address latch enable. This signal occurs once during each cycle and is useful as a clock output.

The negative edge of ALE strobes address into external data and program memory.
Program store enable. This output occurs only during a fetch to external program memory. (Active low)
Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active low)

External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug, and essential for testing and program verification. (Active high)
One side of crystal input for internal oscillator. Also input for external source. (Non TTL $\mathrm{V}_{1 \mathrm{H}}$ )
Other side of crystal input.

## INSTRUCTION SET

| Accumulator |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| ADD A, R | Add register to A | 1 | 1 |
| ADD A, @R | Add data memory to A | 1 | 1 |
| ADD A, \# data | Add immediate to A | 2 | 2 |
| ADDC A, R | Add register with carry | 1 | 1 |
| ADDC A, @R | Add data memory with carry | 1 | 1 |
| ADDC A, \# data | Add immediate with carry | 2 | 2 |
| ANL A, R | And register to A | 1 | 1 |
| ANL A, @R | And data memory to A | 1 | 1 |
| ANL A, \# data | And immediate to A | 2 | 2 |
| ORL A, R | Or register to A | 1 | 1 |
| ORL A @R | Or data memory to A | 1 | 1 |
| ORL A, \# data | Or immediate to A | 2 | 2 |
| XRL A, R | Exclusive or register to A | 1 | 1 |
| XRL A, @R | Exclusive or data memory to A | 1 | 1 |
| XRL, A, \# data | Exclusive or immediate to A | 2 | 2 |
| INC A | Increment A | 1 | 1 |
| DEC A | Decrement A | 1 | 1 |
| CLR A | Clear A | 1 | 1 |
| CPL A | Complement A | 1 | 1 |
| DA A | Decimal adjust A | 1 | 1 |
| SWAP A | Swap nibbles of A | 1 | 1 |
| RL A | Rotate A left | 1 | 1 |
| RLC A | Rotate A left through carry | 1 | 1 |
| RR A | Rotate A right | 1 | 1 |
| RRC A | Rotate A right through carry | 1 | 1 |


| Input/Output |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description <br> IN A, P | Byput port to A | 1 |
| OUTL P, A | Output A to port | 2 |  |
| ANL P, \# data | And immediate to port | 2 | 2 |
| ORL P, \# data | Or immediate to port | 2 | 2 |
| INS A, BUS | Input BUS to A | 1 | 2 |
| OUTL BUS, A | Output A to BUS | 1 | 2 |
| ANL BUS, \# data And immediate to BUS | 2 | 2 |  |
| ORL BUS, \# data Or immediate to BUS | 2 | 2 |  |
| MOVD A,P | Input expander port to A | 1 | 2 |
| MOVD P, A | Output A to expander port | 1 | 2 |
| ANLD P, A | And A to expander port | 1 | 2 |
| ORLD P, A | Or A to expander port | 1 | 2 |


| Registers |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| INC R | Increment register | 1 | 1 |
| INC @R | Increment data memory | 1 | 1 |
| DEC R | Decrement register | 1 | 1 |


| Branch |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes | Cycles |
| JMP addr | Jump unconditional | 2 | 2 |
| JMPP @A | Jump indirect | 1 | 2 |
| DJNZ R, addr | Decrement register and skip | 2 | 2 |
| JC addr | Jump on carry $=1$ | 2 | 2 |
| JNC addr | Jump on carry $=0$ | 2 | 2 |
| JZ addr | Jump on A zero | 2 | 2 |
| JNZ addr | Jump on A not zero | 2 | 2 |
| JTO addr | Jump on TO $=1$ | 2 | 2 |
| JNTO addr | Jump on TO $=0$ | 2 | 2 |
| JT1 addr | Jump on T1 $=1$ | 2 | 2 |
| JNT1 addr | Jump on T1 $=0$ | 2 | 2 |
| JFO addr | Jump on FO $=1$ | 2 | 2 |
| JF1 addr | Jump on F1 $=1$ | 2 | 2 |
| JTF addr | Jump on timer flag | 2 | 2 |
| JN1 addr | Jump on INT $=0$ | 2 | 2 |
| JBb addr | Jump on accumulator bit | 2 | 2 |


| Subroutine |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| CALL addr | Jump to subroutine | 2 | 2 |
| RET | Return | 1 | 2 |
| RETR | Return and restore status | 1 | 2 |


| Flags |  |  |  |
| :--- | :--- | :--- | :--- |
| Mnemonic | Description | Bytes Cycles |  |
| CLR C | Clear carry | 1 | 1 |
| CPL C | Complement carry | 1 | 1 |
| CLR F0 | CLear flag 0 | 1 | 1 |
| CPL F0 | Complement flag 0 | 1 | 1 |
| CLR F1 | Clear flag 1 | 1 | 1 |
| CPL F1 | Complement flag 1 | 1 | 1 |


| Data Moves |  |  |  |
| :--- | :--- | :--- | :--- |
| Mnemonic | Description | Bytes Cycies |  |
| MOV A, R | Move register to A | 1 | 1 |
| MOV A, @R | Move data memory to A | 1 | 1 |
| MOV A, \# data | Move immediate to A | 2 | 2 |
| MOV R, A | Move A to register | 1 | 1 |
| MOV @R, A | Move A to data memory | 1 | 1 |
| MOV R, \# data | Move immediate to register | 2 | 2 |
| MOV @R, \#data | Move immediate to data memory | 2 | 2 |
| MOV A, PSW | Move PSW to A | 1 | 1 |
| MOV PSW, A | Move A to PSW | 1 | 1 |
| XCH A, R | Exchange A and register | 1 | 1 |
| XCH A, @R | Exchange A and data memory | 1 | 1 |
| XCHD A, @R | Exchange nibble of A and | 1 |  |
|  | register |  |  |
| MOVX A, @R | Move external data memory to A | 1 | 2 |
| MOVX @R, A | Move A to external data memory | 1 | 2 |
| MOVP A, @A | Move to A from current page | 1 | 2 |
| MOVP3 A, @ | Move to A from page 3 | 1 | 2 |


| Timer/Counter |  |  |
| :--- | :--- | :---: |
| Mnemonic | Description | Bytes Cycles |
| MOV A, T | Read timer/counter | 1 |
| MOV T, A | Load timer/counter | 1 |
| STRT T | Start timer | 1 |
| STRT CNT | Start counter | 1 |
| STOP TCNT | Stop timer/counter | 1 |
| EN TCNTI | Enable timer/counter interrupt | 1 |
| DIS TCNTI | Disable timer/counter interrupt | 1 |


| Control |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| EN 1 | Enable external interrupt | 1 | 1 |
| DIS 1 | Disable external interrupt | 1 | 1 |
| SEL RB0 | Select register bank 0 | 1 | 1 |
| SEL RB1 | Select register bank 1 | 1 | 1 |
| SEL MB0 | Select memory bank 0 | 1 | 1 |
| SEL MB1 | Select memory bank 1 | 1 | 1 |
| ENT 0 CLK | Enable clock output on T0 | 1 | 1 |


| Mnemonic | Description | Bytes Cycles |  |
| :--- | :--- | :--- | :--- |
| NOP | No operation | 1 | 1 |

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ........ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature ................ $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Voltage On Any Pin With Respect
to Ground
-0.5 V to +7 V
Power Dissipation .............................. 1.5 Watt

* COMMENT Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of device at these or any other conditions above those indicated in the operational sections of this specification is not implied.


## D.C. AND OPERATING CHARACTERISTICS TA $=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VCC}=\mathrm{VDD}=5 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=\mathrm{OV}$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage <br> (All Except RESET, X1, X2) | -. 5 |  | 8 | v |  |
| $\mathrm{V}_{\text {IL } 1}$ | Input Low Voltage (RESET, X1, X2) | -. 5 |  | . 6 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage (All Except XTAL1, XTAL2, $\overline{\text { RESET }}$ ) | 2.0 |  | $\mathrm{v}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{H} 1}$ | Input High Voltage (X1, X2, $\overline{\text { RESET }}$ ) | 3.8 |  | $\mathrm{v}_{\mathrm{CC}}$ | V |  |
| $\mathrm{v}_{\mathrm{OL}}$ | Output Low Voltage (BUS) |  |  | 45 | V | $\mathrm{V}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{PSEN}}, \mathrm{ALE})$ |  |  | 45 | V | $\mathrm{IOL}=1.8 \mathrm{~mA}$ |
| $\mathrm{v}_{\mathrm{OL2}}$ | Output Low Voltage (PROG) |  |  | 45 | V | $\mathrm{IOL}=1.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL3 }}$ | Output Low Voltage (All Other Outputs) |  |  | 45 | V | $\mathrm{IOL}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage (BUS) | 2.4 |  |  | V | ${ }^{1} \mathrm{OH}=-400 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage ( $\overline{R D}, \overline{W R}$, PSEN, ALE) | 2.4 |  |  | V | ${ }^{\prime} \mathrm{OH}=-100 \mu \mathrm{~A}$ |
| $\mathrm{v}_{\mathrm{OH} 2}$ | Output High Voltage (All Other Outputs) | 2.4 |  |  | v | $\mathrm{I}^{\mathrm{OH}}=-40 \mu \mathrm{~A}$ |
| $\mathrm{L}_{\mathrm{L} 1}$ | Input Leakage Current (T1, INT) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{v}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |
| ${ }_{\text {LII }}$ | Input Leakage Current <br> (P10-P17, P20-P27, EA, $\overline{\mathrm{SS}}$ ) |  |  | -500 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }}+.45 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |
| 'L0 | Output Leakage Current (BUS, TO) (High Impedance State) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{SS}}+.45 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |
| IDD | $V_{\text {DD }}$ Supply Current |  | 2 | 4 | mA |  |
| $\begin{aligned} & \mathrm{I}_{\mathrm{DD}}+ \\ & \mathrm{I}_{\mathrm{CC}} \end{aligned}$ | Total Supply Current |  | 20 | 40 | mA |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Ram Standby Pin Voltage | 2.2 |  | 5.5 | V | Standby Mode, Reset $\leq 0.6 \mathrm{~V}$ |





## A.C. CHARACTERISTICS (PORT 2 TIMING)

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V}+10 \%, V_{S S}-0 \mathrm{~V}$
$T C Y=4.17 \mu \mathrm{~S}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{C P}$ | Port Control Setup Before Falling <br> Edge of PROG | 185 |  | ns |  |
| $t_{P C}$ | Port Control Hold After Falling <br> Edge of PROG | 160 |  | ns |  |
| $t_{P R}$ | PROG to Time P2 Input Must Be Valid |  | 1.35 | $\mu \mathrm{~s}$ |  |
| $t_{P F}$ | Input Data Hold Time | 0 | 250 | ns |  |
| $t_{D P}$ | Output Data Setup Time | 420 |  | ns |  |
| $t_{P D}$ | Output Data Hold Time | 110 |  | ns |  |
| $t_{P P}$ | PROG Pulse Width | 2.0 |  | $\mu \mathrm{~s}$ |  |
| $t_{P L}$ | Port 2 I/O Data Setup | 585 |  | ns |  |
| $t_{L P}$ | Port 2 I/O Data Hold | 250 |  | ns |  |

## PORT 2 TIMING



## BUS TIMING AS A FUNCTION OF TCY *

| SYMBOL | FUNCTION OF TCY |  |  |  | SYMBOL | FUNCTION OF TCY |  |  | $T_{R D}$ (1): $\overline{R D}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TLL | 7/30 | T | MIN |  | $\mathrm{T}_{\text {RD }}$ (1) | 2/5 | $\mathrm{T}_{\mathrm{CY}}$ | MAX |  |  |
| TAL | 2/15 | ${ }^{\text {T }} \mathrm{CY}$ | MIN |  | $\mathrm{T}_{\text {RD }}(2)$ | 3/10 |  | MAX | $T_{R D}(2)$ | PSEN |
| TLA | 1/15 | ${ }_{\text {T }}$ CY | MIN |  | ${ }^{T}$ AW | 1/3 | ${ }_{\text {T }}$ CY | MIN |  |  |
| TCC (1) | 1/2 | ${ }_{\text {T }}$ CY | MIN | TCC (1) : $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ | $\mathrm{T}^{\text {AD }}$ (1) | 11/15 | TCY | MAX | ${ }^{T} A D$ (1) | D |
| TCC (2) | $2 / 5$ | ${ }^{\text {T C Y }}$ | MIN | $\mathrm{T}^{\text {CC }}$ (2) : $\overline{\text { PSEN }}$ | $\mathrm{T}_{\text {AD }}$ (2) | 8/15 | TCY | MAX | ${ }^{T} A D$ (2) | PSEN |
| TDW | 13/30 | TCY | MIN |  | ${ }^{T}$ AFCC (1) | 2/15 | ${ }_{\text {T }}$ CY | MIN | ${ }^{T}$ AFC (1) | ) $\overline{\mathrm{RD}}$ |
| TWD | 1/15 | ${ }^{\text {T }} \mathrm{CY}$ | MIN |  | ${ }^{\text {T AFC }}$ (2) | $1 / 30$ | TCY | MIN | ${ }^{\text {T AFC }}$ (2) | PSEN |
| TDR | 0 |  | MIN |  | TCA (1) | 1/15 | TCY | MIN | TCA (1) | $\overline{\mathrm{RD}, \overline{W R}}$ |
| PPROxIm | valu | OT | UD | gate delays. | TCA (2) | 2/15 | ${ }^{\text {T }} \mathrm{CY}$ | MIN | $\mathrm{T}_{\text {CA }}(2)$ | PSEN |

8048L

## WAVEFORMS


A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}+10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Symbol | Parameter |  |  | Unit | Conditions (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| $t_{\text {LL }}$ | ALE Pulse Width | 600 |  | ns |  |
| $t_{\text {AL }}$ | Address Setup to ALE | 150 |  | ns |  |
| $t_{\text {LA }}$ | Address Hold from ALE | 80 |  | ns |  |
| ${ }^{t} \mathrm{CC}$ | Control Pulse Width (PSEN, RD, WR) | 1500 |  | ns |  |
| $t_{\text {DW }}$ | Data Setup before WR | 640 |  | ns |  |
| $t_{\text {WD }}$ | Data Hold After WR | 120 |  | ns | $C_{L}=20 \mathrm{pF}$ |
| ${ }^{\text {t }} \mathrm{CY}$ | Cycle Time | 4.17 | 15.0 | $\mu \mathrm{s}$ |  |
| $t_{\text {DR }}$ | Data Hold | 0 | 200 | ns |  |
| $\mathrm{t}_{\mathrm{RD}}$ | PSEN, RD to Data In |  | 750 | ns |  |
| $t_{\text {AW }}$ | Address Setup to WR | 260 |  | ns |  |
| $t_{\text {AD }}$ | Address Setup to Data In |  | 1450 | ns |  |
| $t_{\text {AFC }}$ | Address Float to RD, PSEN | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{CA}}$ | Control Pulse to ALE | 20 |  | ns |  |

Note 1: Control outputs: $C_{L}=80 \mathrm{pF}$ BUS Outputs: $\quad C_{L}^{L}=150 \mathrm{pF}$

## CRYSTAL OSCILLATOR MODE


$C 1=5 p F \pm 1 / 2 p F+S T R A Y<5 p F$
C2 $=\mathbf{C R Y S T A L}+$ STRAY $<8 \mathrm{pF}$
C3 = 20pF $\pm 1 p F+S T R A Y<5 p F$

CRYSTAL SERIES RESISTANCE SHOULD BE LESS THAN $75 \Omega$ AT 6 MHz LESS THAN $180 \Omega$ AT 3.6 MHz
LC OSCILLATOR MODE


F- $\frac{1}{2 \pi \sqrt{L C}}$
$\mathrm{C}=\frac{\mathrm{C}+\mathrm{Cpp}}{2}$

Cpp = 5-10 pF PIN TO PIN CAPACITANCE

EACH C SHOULD BE APPROXIAMTELY 20pF. INCLUDING STRAY CAPACITANCE

## DRIVING FROM EXTERNAL SOURCE



XTAL 1 MUST BE HIGH 35-65\% OF THE PERIOD AND XTAL 2 MUST BE HIGH 35-65\% OF THE PERIOD. RISE AND FALL TIMES MUST NOT EXCEED 20ns.

# 8049H/8039HL <br> HMOS SINGLE COMPONENT 8-BIT MICROCOMPUTER 

■ 8049H Mask Programmable ROM

- 8039HL CPU Only with Power Down Mode
- 8-BIT CPU, ROM, RAM, I/O in Single Package

High Performance HMOS
Reduced Power Consumption

- 1.4 usec and $1.9 \mu \mathrm{sec}$ Cycle Versions All Instructions 1 or 2 Cycles.

■ Over 90 instructions: 70\% Single Byte

- $1 \mathrm{~K} \times 8$ ROM
$64 \times 8$ RAM 27 I/O Lines
- Interval Timer/Event Counter
- Easily Expandable Memory and I/O
- Compatible with 8080/8085 Series Peripherals


## Two Single Level Interrupts

The Intel® $8049 \mathrm{H} / 8039 \mathrm{HL}$ are totally self-sufficient, 8-bit parallel computers fabricated on single silicon chips using Intel's advanced N -channel silicon gate HMOS process.

The 8049 H contains a 2 K X 8 program memory, a 128 X 8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to on-board oscillator and clock circuits. For systems that require extra capability the 8049 H can be expanded using standard memories and MCS $-80^{\circledR} / \mathrm{MCS}-85^{\circledR}$ peripherals. The 8039 HL is the equivalent of the 8049 H without program memory and can be used with external ROM and RAM.
To reduce development problems to a minimum and provide maximum flexibility, a logically and functionally pin compatible version of the 8049 H with UV-erasable user-programmable EPROM program memory will soon be available. The 8749 will emulate the 8049 H up to 1 MHz clock frequency with minor differences. The 8049 H is fully compatible with the 8049 .
These microcomputers are designed to be efficient controllers as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.


Figure 1.
Block Diagram
Figure 2.
Logic Symbol


Figure 3.
Pin Configuration

Table 1. Pin Description

\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol \& Pin No. \& Function \& Symbol \& Pin No. \& Function <br>
\hline $V_{S S}$
$V_{D D}$
$V_{C C}$

PROG \& 20
26

40 \& \begin{tabular}{l}
Circuit GND potential <br>
Low power standby pin <br>
Main power supply; +5 V during operation.

 \& $\overline{\mathrm{RD}}$ \& 8 \& 

Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device. <br>
Used as a read strobe to external
\end{tabular} <br>

\hline | PROG |
| :--- |
| P10-P17 |
| Port 1 | \& 25


$27-34$ \& | Output strobe for 8243 I/O expander. |
| :--- |
| 8-bit quasi-bidirectional port. | \& $\overline{\text { RESET }}$ \& 4 \& data memory. (Active low) Input which is used to initialize the processor. (Active low) (Non TTL $V_{I H}$ ) <br>

\hline P20-P27 Port 2 \& 21-24 \& 8-bit quasi-bidirectional port. \& $\overline{W R}$ \& 10 \& Output strobe during a bus write. (Active low) <br>

\hline \& 35-38 \& P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit 1/O expander bus for 8243 . \& ALE \& 11 \& | Used as write strobe to external data memory. |
| :--- |
| Address latch enable. This signal occurs once during each cycle and is useful as a clock output. | <br>

\hline \[
$$
\begin{aligned}
& \text { DB0-DB7 } \\
& \text { BUS }
\end{aligned}
$$

\] \& 12-19 \& True bidirectional port which can be written or read synchronously using the $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ strobes. The port can also be statically latched. \& $\overline{\text { PSEN }}$ \& 9 \& | The negative edge of ALE strobes address into external data and program memory. |
| :--- |
| Program store enable. This out- | <br>


\hline \& \& Contains the 8 low order program counter bits during an external program memory fetch, \& \& \& | put occurs only during a fetch to external program memory. |
| :--- |
| (Active low) | <br>

\hline \& \& and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM \& $\overline{\mathrm{SS}}$ \& 5 \& Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active low) <br>
\hline \& \& data store instruction, under control of ALE, $\overline{R D}$, and $\overline{W R}$. \& EA \& 7 \& External access input which forces all program memory <br>
\hline TO \& 1. \& Input pin testable using the conditional transfer instructions JTO and JNTO. TO can be designated as a clock output using ENTO CLK instruction. \& \& \& fetches to reference external memory. Useful for emulation and debug, and essential for testing and program verification. (Active high) <br>
\hline T1 \& 39 \& Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction. \& XTAL1
XTAL2 \& 2
3 \& One side of crystal input for internal oscillator. Also input for external source. (Non TTL $\mathrm{V}_{\mathrm{IH}}$ ) Other side of crystal input. <br>
\hline $\overline{\text { INT }}$ \& 6 \& Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low) \& \& \& <br>
\hline
\end{tabular}

Table 2. Instruction Set

| Accumulator |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| ADD A, R | Add register to A | 1 | 1 |
| ADD A, @R | Add data memory to A | 1 | 1 |
| ADD A, \# data | Add immediate to A | 2 | 2 |
| ADDC A, R | Add register with carry | 1 | 1 |
| ADDC A, @R | Add data memory with carry | 1 | 1 |
| ADDC A, \# data | Add immediate with carry | 2 | 2 |
| ANL A. R | And register to A | 1 | 1 |
| ANL A, @R | And data memory to A | 1 | 1 |
| ANL A, \# data | And immediate to A | 2 | 2 |
| ORL A, R | Or register to A | 1 | 1 |
| ORL A @R | Or data memory to A | 1 | 1 |
| ORL A, \# data | Orimmediate to A | 2 | 2 |
| XRL A, R | Exclusive or register to A | 1 | 1 |
| XRL A, @R | Exclusive or data memory to A | 1 | 1 |
| XRL. A, \# data | Exclusive or immediate to A | 2 | 2 |
| INC A | Increment A | 1 | 1 |
| DEC A | Decrement A | 1 | 1 |
| CLR A | Clear A | 1 | 1 |
| CPL A | Compiement A | 1 | 1 |
| DA A | Decimal adjust A | 1 | 1 |
| SWAP A | Swap nibbles of A | 1 | 1 |
| RL. A | Rotate A left | 1 | 1 |
| RLC A | Rotate A left through carry | 1 | 1 |
| RR A | Rotate A right | 1 | 1 |
| RRC A | Rotate A right through carry | 1 | 1 |


| Input/Output |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| IN A, P | Input port to A | 1 | 2 |
| OUTL P, A | Output A to port | 1 | 2 |
| ANL P, \# data | And immediate to port | 2 | 2 |
| ORL P, \# data | Or immediate to port | 2 | 2 |
| INS A. BUS | Input BUS to A | 1 | 2 |
| OUTL BUS, A | Output A to BUS | 1 | 2 |
| ANL BUS, \# data And immediate to BUS | 2 | 2 |  |
| ORL BUS, \# data Or immediate to BUS | 2 | 2 |  |
| MOVD A,P | Input expander port to A | 1 | 2 |
| MOVD P, A | Output A to expander port | 1 | 2 |
| ANLD P, A | And A to expander port | 1 | 2 |
| ORLD P, A | Or A to expander port | 1 | 2 |


| Registers |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| INC R | Increment register | 1 | 1 |
| INC @R | Increment data memory | 1 | 1 |
| DEC R | Decrement register | 1 | 1 |


| Branch |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| JMP addr | Jump unconditional | 2 | 2 |
| JMPP @A | Jump indirect | 1 | 2 |
| DJNZ R, addr | Decrement register and skip | 2 | 2 |
| JC addr | Jump on carry $=1$ | 2 | 2 |
| JNC addr | Jump on carry $=0$ | 2 | 2 |
| JZ addr | Jump on A zero | 2 | 2 |
| JNZ addr | Jump on A not zero | 2 | 2 |
| JTO addr | Jump on TO $=1$ | 2 | 2 |
| JNTO addr | Jump on TO $=0$ | 2 | 2 |
| JT1 addr | Jump on T1 $=1$ | 2 | 2 |
| JNT1 addr | Jump on T1 $=0$ | 2 | 2 |
| JF0 addr | Jump on FO $=1$ | 2 | 2 |
| JF1 addr | Jump on F1 $=1$ | 2 | 2 |
| JTF addr | Jump on timer flag | 2 | 2 |
| JN1 addr | Jump on INT $=0$ | 2 | 2 |
| JBb addr | Jump on accumulator bit | 2 | 2 |


| Control |  |  |  |
| :--- | :--- | :---: | :---: |
| Mnemonic | Description | Bytes Cycles |  |
| EN 1 | Enable external interrupt | 1 | 1 |
| DIS 1 | Disable external interrupt | 1 | 1 |
| SEL RB0 | Select register bank 0 | 1 | 1 |
| SEL RB1 | Select register bank 1 | 1 | 1 |
| SEL MB0 | Select memory bank 0 | 1 | 1 |
| SEL MB1 | Select memory bank 1 | 1 | 1 |
| ENT 0 CLK | Enable clock output on T0 | 1 | 1 | | Mnemonic | Description | Bytes Cycles |  |
| :--- | :--- | :--- | :--- |
| NOP | No operation | 1 | 1 |

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ....... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature ................. -65 C to $+150^{\circ} \mathrm{C}$
Voltage On Any Pin With Respect
to Ground
-0.5 V to +7 V
Power Dissipation ............................... 1.5 Watt
*NOTICE:Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functiona! operation of device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
D.C. CHARACTERISTICS (TA $=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ )

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage <br> (All Except RESET, X1, X2) | -. 5 |  | . 8 | V |  |
| VIL1 | Input Low Voltage ( $\overline{\text { RESET }}, \mathrm{X} 1, \mathrm{X} 2$ ) | -. 5 |  | . 6 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage <br> (All Except XTAL1, XTAL2, $\overline{\text { RESET }}$ ) | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{1 \mathrm{H} 1}$ | Input High Voltage (X1, X2, $\overline{\text { RESET }}$ ) | 3.8 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage (BUS) |  |  | . 45 | V | $\mathrm{I}^{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| VOL1 | Output Low Voltage <br> ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{PSEN}}, \mathrm{ALE})$ |  |  | . 45 | V | $\mathrm{I}^{\mathrm{OL}}=1.8 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage (PROG) |  |  | . 45 | V | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL3 }}$ | Output Low Voltage <br> (All Other Outputs) |  |  | . 45 | V | ${ }^{\prime} \mathrm{OL}=1.6 \mathrm{~mA}$ |
| V OH | Output High Voltage (BUS) | 2.4 |  |  | V | ${ }^{\prime} \mathrm{OH}^{=-400 ~} \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \mathrm{PSEN}, \mathrm{ALE})$ | 2.4 |  |  | V | ${ }^{\prime} \mathrm{OH}^{\prime}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage (All Other Outputs) | 2.4 |  |  | V | ${ }^{1} \mathrm{OH}=-40 \mu \mathrm{~A}$ |
| 'L1 | Input Leakage Current ( $\mathrm{T} 1, \overline{\mathrm{INT}}$ ) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |
| ${ }^{\text {LII }}$ | Input Leakage Current (P10-P17, P20-P27, EA, $\overline{\mathrm{SS}}$ ) |  |  | -500 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }}+.45 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |
| 'Lo | Output Leakage Current (BUS, TO) <br> (High Impedance State) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }}+.45 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |
| IDD | $\mathrm{V}_{\text {DD }}$ Supply Current |  | 5 | 10 | mA |  |
| $\begin{array}{\|l} \mathrm{I}^{\mathrm{I}} \mathrm{DD}+ \\ \mathrm{I}^{\mathrm{C}} \end{array}$ | Total Supply Current |  | 50 | 100 | mA |  |



## A.C. CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{V}_{\mathrm{SS}}=\mathrm{OV}$ )

| Symbol | Parameter | $f(\mathrm{tcy})$ <br> (Note 3) | 11 MHz |  | Unit | Conditions (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| ${ }_{t}$ LL | ALE Pulse Width | $7 / 30{ }^{\text {t }} \mathrm{CY}{ }^{-170}$ | 150 |  | ns |  |
| ${ }^{\text {t }}$ AL | Addr Setup to ALE | $1 / 5{ }^{\text {t }} \mathrm{CY}-110$ | 160 |  | ns |  |
| ${ }_{\text {L LA }}$ | Addr Hold from ALE | $1 / 15{ }^{\text {t }} \mathrm{CY}^{-40}$ | 50 |  | ns |  |
| ${ }^{\mathrm{t}} \mathrm{CC} 1$ | Control Pulse Width ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | $1 / 2{ }^{\text {t }}$ CY -200 | 480 |  | ns |  |
| ${ }^{t} \mathrm{CC} 2$ | Control Pulse Width ( $\overline{\text { PSEN }}$ ) | $2 / 5{ }^{\text {t }} \mathrm{CY}{ }^{-200}$ | 350 |  | ns |  |
| ${ }^{\text {t }}$ DW | Data Setup before $\overline{W R}$ | 13/30 ${ }^{\text {C }}$ CY -200 | 390 |  | ns |  |
| ${ }^{\text {t }}$ WD | Data Hold after $\overline{W R}$ | $1 / 5 \mathrm{t}^{\text {CY }}{ }^{-150}$ | 120 |  | ns | (Note 2) |
| ${ }^{\text {t }} \mathrm{DR}$ | Data Hold ( $\overline{\mathrm{RD}}, \overline{\text { PSEN }}$ ) | $1 / 10{ }^{\text {t }} \mathrm{CY}^{-30}$ | 0 | 110 | ns |  |
| ${ }^{\text {t RD1 }}$ | $\overline{\mathrm{RD}}$ to Data in | $2 / 5 \mathrm{t}^{\text {CY }}{ }^{-200}$ |  | 350 | ns |  |
| ${ }^{\text {tr }}$ R2 | $\overline{\text { PSEN }}$ to Data in | $3 / 10{ }^{\text {t }} \mathrm{CY}^{-200}$ |  | 210 | ns |  |
| ${ }^{\text {t }}$ AW | Addr Setup to $\overline{W R}$ | $2 / 5{ }^{ \pm} \mathrm{CY}^{-150}$ | 300 |  | ns |  |
| ${ }^{t} A D 1$ | Addr Setup to Data ( $\overline{\mathrm{RD}}$ ) | $23 / 30{ }^{\text {t }}$ CY -250 |  | 750 | ns |  |
| ${ }^{t} A D 2$ | Addr Setup to Data ( $\overline{\text { PSEN }}$ ) | $3 / 5{ }^{\text {t }} \mathrm{CY}^{-250}$ |  | 480 | ns |  |
| ${ }^{\text {AFCC1 }}$ | Addr Float to $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $2 / 15{ }^{t} \mathrm{CY}^{-40}$ | 140 |  | ns |  |
| ${ }^{\text {t }}$ AFC2 | Addr Float to $\overline{\text { PSEN }}$ | $1 / 30{ }^{\text {t }} \mathrm{CY}^{-40}$ | 10 |  | ns |  |
| $\mathrm{t}_{\text {LAFC1 }}$ | ALE to Control, ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | $1 / 5 \mathrm{t}^{\text {CY }}{ }^{-75}$ | 200 |  | ns |  |
| ${ }^{\text {t LAFC2 }}$ | ALE to Control ( $\overline{\mathrm{PSEN}}$ ) | $1 / 10{ }^{\text {t }} \mathrm{CY}^{-75}$ | 60 |  | ns |  |
| ${ }^{\text {t CA1 }}$ | Control to ALE ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{PROG}}$ ) | ${ }^{1 / 15} \mathrm{t}_{\text {CY }}{ }^{-40}$ | 50 |  | ns |  |
| ${ }^{t} \mathrm{CA} 2$ | Control to ALE ( $\overline{\mathrm{PSEN}}$ ) | $4 / 15 \mathrm{t}^{\text {CY }}$-40 | 320 |  | ns |  |
| ${ }^{t} \mathrm{CP}$ | Port Control Setup to $\overline{\text { PROG }}$ | $1 / 10{ }^{\text {t }} \mathrm{CY}^{-40}$ | 100 |  | ns |  |
| ${ }^{\text {P }}$ PC | Port Control Hold to $\overline{\text { PROG }}$ | $4 / 15{ }^{\text {t }} \mathrm{CY}^{-200}$ | 160 |  | ns |  |
| ${ }^{\text {t }}$ PR | $\overrightarrow{\text { PROG }}$ to P2 Input Valid | $17 / 30 \mathrm{t}^{\text {CY }}{ }^{-120}$ |  | 650 | ns |  |
| ${ }^{t_{P F}}$ | Input Data Hold from $\overline{\text { PROG }}$ | $1 / 10{ }^{\text {t }} \mathrm{CY}$ | 0 | 140 | ns |  |
| ${ }^{t} \mathrm{DP}$ | Output Data Setup | $2 / 5 \mathrm{t}^{\text {CY }}{ }^{-150}$ | 400 |  | ns |  |
| ${ }^{\text {t }}$ PD | Output Data Hold | $1 / 10{ }^{t} \mathrm{CY}^{-50}$ | 90 |  | ns |  |
| ${ }^{t} \mathrm{PP}$ | $\overline{\text { PROG }}$ Pulse Width | $7 / 10{ }^{t} \mathrm{CY}^{-250}$ | 700 |  | ns |  |
| tPL | Port 2 I/O Setup to ALE | $4 / 15{ }^{\mathrm{t}} \mathrm{CY}^{-200}$ | 160 |  | ns |  |
| ${ }_{\text {LP }}$ | Port 2 I/O Hold to ALE | $1 / 10 \mathrm{t}^{\text {CY }}{ }^{-100}$ | 40 |  | ns |  |
| $t_{\text {PV }}$ | Port Output from ALE | $3 / 10{ }^{\text {t }} \mathrm{CY}^{+100}$ |  | 510 | ns |  |
| ${ }^{t} \mathrm{CY}$ | Cycle Time |  | 1.36 |  | $\mu \mathrm{s}$ |  |
| $t_{0 P R R}$ | to Rep Rate | $3 / 15{ }^{\text {t }} \mathrm{CY}$ | 270 |  | ns |  |

## Notes:

[^0]3. Calculated values will be equal to or better than published 8049 values

## WAVEFORMS



## PORT 2 EXPANDER TIMING



## I/O PORT TIMING



## OSCILLATOR MODE


$C 1=5 p F \pm 1 / 2 p F+S T R A Y<5 p F$ C2 $=\mathbf{C R Y S T A L} \pm$ STRAY $<8 \mathrm{pF}$ $C 3=20 \mathrm{pF}+1 \mathrm{pF}+\mathrm{STRAY}<\mathbf{5 p F}$

CRYSTAL SERIES RESISTANCE SHOULD BE LESS THAN $75 \Omega$ AT 6 MHz ; LESS THAN $180 \Omega$ AT 3.6 MHz .

LC OSCILLATOR MODE


EACH C SHOULD BE APPROXIMATELY 20pF, INCLUDING STRAY CAPACITANCE.

## DRIVING FROM EXTERNAL SOURCE



FOR THE 8048, XTAL 1 MUST BE HIGH $35-65 \%$ OF THE PERIOD AND XTAL2 MUST BE HIGH $35-65 \%$ OF THE PERIOD.

RISE AND FALL TIMES MUST NOT EXCEED 20 ns .

## 8243 <br> MCS-48® INPUT/OUTPUT EXPANDER

Low Cost<br>Simple Interface to MCS-48®<br>Microcomputers<br>Four 4-Bit I/O Ports<br>AND and OR Directly to Ports

24-Pin DIP<br>Single 5V Supply<br>- High Output Drive<br>■ Direct Extension of Resident 8048 I/O Ports

The Intel® 8243 is an input/output expander designed specifically to provide a low cost means of $1 / O$ expansion for the MCS-48® family of single chip microcomputers. Fabricated in 5 volts NMOS, the 8243 combines low cost, single supply voltage and high drive current capability.
The 8243 consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the MCS-48 microcomputers. The 4-bit interface requires that only 4 I/O lines of the 8048 be used for I/O expansion, and also allows multiple 8243's to be added to the same bus.
The I/O ports of the 8243 serve as a direct extension of the resident I/O facilities of the MCS-48 microcomputers and are accessed by their own MOV, ANL, and ORL instructions.



Figure 2. 8243
Pin Configuration

Figure 1. 8243
Block Diagram

Table 1. Pin Description

| Symbol | Pin No. | Function |
| :--- | :---: | :--- |
| PROG | 7 | Clock Input. A high to low transi- <br> tion on PROG signifies that ad- <br> dress and control are available on <br> P20-P23, and a low to high transi- <br> tion signifies that data is available <br> on P20-P23. <br> Chip Select Input. A high on CS <br> inhibits any change of output or <br> internal status. |
| $\overline{\text { CS }}$ | 6 | $11-8$ |
| P20-P23 | Four (4) bit bi-directional port con- <br> tains the address and control bits <br> on a high to low transition of <br> PROG. During a low to high tran- <br> sition contains the data for a sel- <br> ected output port if a write opera- <br> tion, or the data from a selected <br> port before the low to high transi- <br> tion if a read operation. |  |
| GND | 12 | 0 volt supply. <br> Four (4) bit bi-directional I/O ports. |
| P40-P43 <br> P50-P53 | $1,23-21$ |  |
| P60-P63 |  |  |
| P70-P73 | $13-16$ | May be programmed to be input <br> (during read), low impedance <br> latched output (after write), or a tri- <br> state (after read). Data on pins <br> P20-P23 may be directly written, <br> ANDed or ORed with previous <br> data. <br> +5 volt supply. |

## FUNCTIONAL DESCRIPTION

## General Operation

The 8243 contains four 4-bit I/O ports which serve as an extension of the on-chip I/O and are addressed as ports 4-7. The following operations may be performed on these ports:

- Transfer Accumulator to Port.
- Transfer Port to Accumulator.
- AND Accumulator to Port.
- OR Accumulator to Port.

All communication between the 8048 and the 8243 occurs over Port 2 (P20-P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles:
The first containing the "op code" and port address and the second containing the actual 4-bits of data. A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional 8243's may be added to the 4-bit bus and chip selected using additional output lines from the 8048/8748/ 8035.

## Power On Initialization

Initial application of power to the device forces input/output ports $4,5,6$, and 7 to the tri-state and port 2 to the input mode. The PROG pin may be either high or low when power is applied. The first high to low transition of PROG causes device to exit power on mode. The power on sequence is initiated if VCC drops below 1 V .

| P21 | P20 | Address <br> Code | P23 | P22 | Instruction <br> Code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Port 4 | 0 | 0 | Read |
| 0 | 1 | Port 5 | 0 | 1 | Write |
| 1 | 0 | Port 6 | 1 | 0 | ORLD |
| 1 | 1 | Port 7 | 1 | 1 | ANLD |

## Write Modes

The device has three write modes. MOVD Pi, A directly writes new data into the selected port and old data is lost. ORLD Pi, A takes new data, OR's it with the old data and then writes it to the port. ANLD Pi, A takes new data, AND's it with the old data and then writes it to the port. Operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. On the low to high transition of PROG data on port 2 is transferred to the logic block of the specified output port.
After the logic manipulation is performed, the data is latched and outputed. The old data remains latched until new valid outputs are entered.

## Read Mode

The device has one read mode. The operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. As soon as the read operation and port address are decoded, the appropriate outputs are tri-stated, and the input buffers switched on. The read operation is terminated by a low to high transition of the PROG pin. The port ( $4,5,6$ or 7 ) that was selected is switched to the tri-stated mode while port 2 is returned to the input mode.
Normally, a port will be in an output (write mode) or input (read mode). If modes are changed during operation, the first read following a write should be ignored; all following reads are valid. This is to allow the external driver on the port to settle after the first read instruction removes the low impedance drive from the 8243 output. A read of any port will leave that port in a high impedance state.

## ABSOLUTE MAXIMUM RATINGS*

| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin |  |
| With Respect to Ground | -0.5 V to + 7 V |
| Power Dissipation | ... 1 Watt |

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V}$

$10 \%$

| Symbol | Parameter | Min. | Typ. | Max. | Units | Test <br> Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| VIL | Input Low Voltage | -0.5 |  | 0.8 | V |  |
| VIH | Input High Voltage | 2.0 |  | VCC +0.5 | V |  |
| VOL1 | Output Low Voltage Ports 4-7 |  |  | 0.45 | V | $\mathrm{IOL}=4.5 \mathrm{~mA} *$ |
| VOL2 | Output Low Voltage Port 7 |  |  | 1 | V | $\mathrm{IOL}=20 \mathrm{~mA}$ |
| VOH1 | Output High Voltage Ports 4-7 | 2.4 |  |  | V | $\mathrm{IOH}=240 \mu \mathrm{~A}$ |
| IIL1 | Input Leakage Ports 4-7 | -10 |  | 20 | $\mu \mathrm{~A}$ | $\mathrm{Vin}=\mathrm{VCC}$ to OV |
| IIL2 | Input Leakage Port 2, CS, PROG | -10 |  | 10 | $\mu \mathrm{~A}$ | Vin $=\mathrm{VCC}$ to OV |
| VOL3 | Output Low Voltage Port 2 |  |  | .45 | V | $\mathrm{IOL}=0.6 \mathrm{~mA}$ |
| ICC | VCC Supply Current |  | 10 | 20 | mA |  |
| VOH2 | Output Voltage Port 2 | 2.4 |  |  |  | $\mathrm{IOH}=100 \mu \mathrm{~A}$ |
| IOL | Sum of all IOL from 16 Outputs |  |  | 72 | mA | 4.5 mA Each Pin |

*See following graph for additional sink current capability

## A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V}$ <br> $10 \%$

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: |
| tA | Code Valid Before PROG | 100 |  | ns | 80 pF Load |
| tB | Code Valid After PROG | 60 |  | ns | 20 pF Load |
| tC | Data Valid Before PROG | 200 |  | ns | 80 pF Load |
| tD | Data Valid After PROG | 20 |  | ns | 20 pF Load |
| tH | Floating After PROG | 0 | 150 | ns | 20 pF Load |
| tK | PROG Negative Pulse Width | 700 |  | ns |  |
| tCS | CS Valid Before/After PROG | 50 |  | ns |  |
| tPO | Ports 4-7 Valid After PROG |  | 700 | ns |  |
| tLP1 | Ports 4-7 Valid Before/After PROG | 100 |  | ns | 100 pF Load |
| tACC | Port 2 Valid After PROG |  | 650 | ns |  |



WAVEFORMS



Figure 3

## Sink Capability

The 8243 can sink $5 \mathrm{~mA} @ .45 \mathrm{~V}$ on each of its $16 \mathrm{I} / \mathrm{O}$ lines simultaneously. If, however, all lines are not sinking simultaneously or all lines are not fully loaded, the drive capability of any individual line increases as is shown by the accompanying curve.

For example, if only 5 of the 16 lines are to sink current at one time, the curve shows that each of those 5 lines is capable of sinking $9 \mathrm{~mA} @ .45 \mathrm{~V}$ (if any lines are to sink 9 mA the total IOL must not exceed 45 mA or five 9 mA loads).

Example: How many pins can drive 5 TTL loads ( 1.6 mA ) assuming remaining pins are unloaded?
$\mathrm{IOL}=5 \times 1.6 \mathrm{~mA}=8 \mathrm{~mA}$
$\epsilon I O L=60 \mathrm{~mA}$ from curve
\# pins $=60 \mathrm{~mA} \div 8 \mathrm{~mA} /$ pin $=7.5=7$
In this case, 7 lines can sink 8 mA for a total of 56 mA . This leaves 4 mA sink current capability which can be divided in any way among the remaining $8 \mathrm{I} / \mathrm{O}$ lines of the 8243.

Example: This example shows how the use of the 20 mA sink capability of Port 7 affects the sinking capability of the other I/O lines.

An 8243 will drive the following loads simultaneously.

2 loads-20 mA @1V (port 7 only)
8 loads-4mA@.45V
6 loads-3.2 mA@.45V
Is this within the specified limits?
$\epsilon \mathrm{IOL}=(2 \times 20)+(8 \times 4)+(6 \times 3.2)=91.2 \mathrm{~mA}$. From the curve: for $1 O L=4 \mathrm{~mA}, \epsilon \mathrm{IOL} \approx 93 \mathrm{~mA}$. since $91.2 \mathrm{~mA}<93 \mathrm{~mA}$ the loads are within specified limits.

Although the $20 \mathrm{~mA} @ 1 \mathrm{~V}$ loads are used in calculating $\epsilon \mathrm{IOL}$, it is the largest current required @.45V which determines the maximum allowable $\epsilon \mathrm{IOL}$.

NOTE: A10 to $50 \mathrm{~K} \boldsymbol{\Omega}$ pullup resistor to +5 V should be added to 8243 outputs when driving to 5 V CMOS directly.


Figure 4. Expander Interface


Figure 5. Output Expander Timing


Figure 6. Using Multiple 8243's

## 8155/8156/8155-2/8156-2 2048 BIT STATIC MOS RAM WITH I/O PORTS AND TIMER

256 Word x 8 Bits<br>Single +5 V Power Supply<br>Completely Static Operation<br>Internal Address Latch<br>2 Programmable 8 Bit I/O Ports

The 8155 and 8156 are RAM and I/O chips to be used in the 8085A and 8088 microprocessor systems. The RAM portion is designed with 2048 static cells organized as $256 \times 8$. They have a maximum access time of 400 ns to permit use with no wait states in 8085A CPU. The 8155-2 and 8156-2 have maximum access times of 330 ns for use with the 8085A-2 and the full speed 5 MHz 8088 CPU .

The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.
A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.

PIN CONFIGURATION


BLOCK DIAGRAM

$\because: 8155 / 8155-2=\overline{\mathrm{CE}}, 8156 / 8156-2=\mathrm{CE}$

## 8155/8156 PIN FUNCTIONS

| Symbol | Function |
| :---: | :---: |
| RESET (input) | Pulse provided by the 8085A to initialize the system (connect to 8085A RESET OUT). Input high on this line resets the chip and initializes the three $1 / O$ ports to input mode. The width of RESET pulse should typically be two 8085A clock cycle times. |
| $A D_{0-7}$ (input/output) | 3-state Address/Data lines that interface with the CPU lower 8-bit Address/Data Bus. The 8-bit address is latched into the address latch inside the $8155 / 56$ on the falling edge of ALE. The address can be either for the memory section or the I/O section depending on the $10 / \bar{M}$ input. The 8 -bit data is either written into the chip or read from the chip, depending on the $\overline{W R}$ or $\overline{R D}$ input signal. |
| CE or $\overline{\mathrm{CE}}$ (input) | Chip Enable: On the 8155, this pin is $\overline{C E}$ and is ACTIVE LOW. On the 8156, this pin is CE and is ACTIVE HIGH. |
| $\overline{R D}$ (input) | Read control: Input low on this line with the Chip Enable active enables and $A D_{0-7}$ buffers. If $10 / \bar{M}$ pin is low, the RAM content will be read out to the $A D$ bus. Otherwise the content of the selected I/O port or command/ status registers will be read to the AD bus. |
| $\overline{W R}$ (input) | Write control: Input low on this line with the Chip Enable active causes the data on the Address/Data bus to be written to the RAM or I/O ports and command/status register depending on $10 / \bar{M}$. |

Symbol
ALE

(input) $\quad$\begin{tabular}{l}
Function <br>
Address Latch Enable: This control <br>
signal latches both the address on the <br>
ADo-7 lines and the state of the Chip <br>
Enable and IO/M into the chip at the <br>
falling edge of ALE. <br>
Selects memory if low and I/O and <br>
command/status registers if high. <br>
IO/ $\bar{M}$ <br>
(input) <br>
PA0-7(8) <br>
(input/output)

$\quad$

These 8 pins are general purpose I/O <br>
pins. The in/out direction is selected <br>
by programming the command <br>
register.
\end{tabular}

## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin |  |
| With Respect to Ground | -0.5V to +7V |
| Power Dissipation | 1.5 W |

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $\quad\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input Low Voitage | -0.5 | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{cc}}+0.5$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  | 0.45 | V | $\mathrm{lOL}=2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| IIL | Input Leakage |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ to 0 V |
| Lo | Output Leakage Current |  | $\pm 10$ | $\mu \mathrm{A}$ | $0.45 \mathrm{~V} \leqslant \mathrm{~V}_{\text {OUT }} \leqslant \mathrm{V}_{\text {CC }}$ |
| Icc | V ${ }_{\text {CC }}$ Supply Current |  | 180 | mA |  |
| IIL (CE) | Chip Enable Leakage 8155 <br> 8156 |  | $\begin{array}{r} +100 \\ -100 \end{array}$ | $\begin{gathered} \mu \mathrm{A} \\ \mu \mathrm{~A} \end{gathered}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{Cc}}$ to 0 V |

A.C. CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%\right)$

|  |  | 8155/8156 |  | $\begin{gathered} \text { 8155-2/8156-2 } \\ \text { (Preliminary) } \\ \hline \end{gathered}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN. | MAX. | MIN. | MAX. | UNITS |
| $t_{\text {AL }}$ | Address to Latch Set Up Time | 50 |  | 30 |  | ns |
| ${ }_{t}$ LA | Address Hold Time after Latch | 80 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{LC}}$ | Latch to READ/WRITE Control | 100 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{RD}}$ | Valid Data Out Delay from READ Control |  | 170 |  | 140 | ns |
| ${ }^{\text {t }}$ AD | Address Stable to Data Out Valid |  | 400 |  | 330 | ns |
| $t_{\text {LL }}$ | Latch Enable Width | 100 |  | 70 |  | ns |
| $\mathrm{t}_{\text {RDF }}$ | Data Bus Float After READ | 0 | 100 | 0 | 80 | ns |
| ${ }^{\text {t }}$ CL | READNRITE Control to Latch Enable | 20 |  | 10 |  | ns |
| ${ }^{\text {t }}$ c | READ/WRITE Control Width | 250 |  | 200 |  | ns |
| $\mathrm{t}_{\text {DW }}$. | Data In to WRITE Set Up Time | 150 |  | 100 |  | ns |
| twD | Data In Hoid Time After WRITE | 0 |  | 0 |  | ns |
| $t_{R V}$ | Recovery Time Between Controls | 300 |  | 200 |  | ns |
| $t_{\text {WP }}$ | WRITE to Port Output |  | 400 |  | 300 | ns |
| $t_{\text {PR }}$ | Port Input Setup Time | 70 |  | 50 |  | ns |
| $t_{\text {R }}$ | Port Input Hold Time. | 50 |  | 10 |  | ns |
| ${ }_{\text {t }}^{\text {SBF }}$ | Strobe to Buffer Full |  | 400 |  | 300 | ns |
| ${ }^{\text {SSS }}$ | Strobe Width | 200 |  | 150 |  | ns |
| $t_{\text {RBE }}$ | READ to Buffer Empty |  | 400 |  | 300 | ns |
| ${ }^{t}{ }_{\text {SI }}$ | Strobe to INTR On |  | 400 |  | 300 | ns |
| $t_{\text {RDI }}$ | READ to INTR Off |  | 400 |  | 300 | ns |
| $\mathrm{t}_{\text {PSS }}$ | Port Setup Time to Strobe Strobe | 50 |  | 0 |  | ns |
| ${ }_{\text {tPHS }}$ | Port Hold Time After Strobe | 120 |  | 100 |  | ns |
| ${ }^{\text {t }}$ SBE | Strobe to Buffer Empty |  | 400 |  | 300 | ns |
| $t_{\text {WBF }}$ | WRITE to Buffer Full |  | 400 |  | 300 | ns |
| $t_{\text {WI }}$ | WRITE to INTR Off |  | 400 |  | 300 | ns |
| ${ }^{\text {T }}$ TL | TIMER-IN to TIMER-OUT Low |  | 400 |  | 300 | ns |
| ${ }_{\text {t }}^{\text {H }}$ | TIMER-IN to $\overline{\text { TIMER }}$ - $\overline{O U T}$ High |  | 400 |  | 300 | ns |
| $\mathrm{t}_{\text {RDE }}$ | Data Bus Enable from READ Control | 10 |  | 10 |  | ns |
| $\mathrm{t}_{1}$ | TIMER-IN Low Time | 80 |  | 40 |  | ns |
| $t_{2}$ | TIMER-IN High Time | 120 |  | 70 |  | ns |

Input Waveform for A.C. Tests:
$0.45 \longrightarrow$

## WAVEFORMS

## a. Read Cycle


b. Write Cycle


Figure 12. 8155/8156 Read/Write Timing Diagrams
a. Strobed Input Mode

b. Strobed Output Mode


Figure 13. Strobed I/O Timing
a. Basic Input Mode

b. Basic Output Mode


## *DATA BUS TIMING IS SHOWN IN FIGURE 7.

Figure 14. Basic I/O Timing Waveform
 RELOAD MODE (M1 MODE BIT = 1)

Figure 15. Timer Output Waveform Countdown from 5 to 1

# 8185/8185-2 <br> $1024 \times 8$-BIT STATIC RAM FOR MCS-85" 

## Multiplexed Address and Data Bus

Directly Compatible with 8085A and 8088 Microprocessors

## Low Operating Power Dissipation

Low Standby Power Dissipation

- Single +5V Supply

■ High Density 18-Pin Package

The Intel ${ }^{(8)} 8185$ is an 8192 -bit static random access memory (RAM) organized as 1024 words by 8 -bits using N -channel Silicon-Gate MOS technology. The multiplexed address and data bus allows the 8185 to interface directly to the 8085A and 8088 microprocessors to provide a maximum level of system integration.
The low standby power dissipation minimizes system power requirements when the 8185 is disabled.
The 8185-2 is a high-speed selected version of the 8185 that is compatible with the $5 \mathrm{MHz} 8085 \mathrm{~A}-2$ and the full speed 5 MHz 8088.

## PIN CONFIGURATION



PIN NAMES

| $\mathrm{AD}_{0} \cdot A D_{7}$ | ADDRESS/DATA LINES |
| :--- | :--- |
| $\mathrm{A}_{8} \cdot \mathrm{~A}_{9}$ | ADDRESS LINES |
| CS | CHIP SELECT |
| $\overline{C E}_{1}$ | CHIP ENABLE (IO/ $\bar{M})$ |
| CE |  |
| $\overline{A L E}$ | CHIP ENABLE |
| $\overline{\mathrm{RD}}$ | ADDRESS LATCH ENABLE |
| $\bar{W} \bar{R}$ | READ ENABLE |

## BLOCK DIAGRAM



## OPERATIONAL DESCRIPTION

The 8185 has been designed to provide for direct interface to the multiplexed bus structure and bus timing of the 8085A microprocessor.
At the beginning of an 8185 memory access cycle, the 8bit address on $\mathrm{AD}_{0-7}, \mathrm{~A}_{8}$ and $\mathrm{A}_{9}$, and the status of $\overline{C E}_{1}$ and $\mathrm{CE}_{2}$ are all latched internally in the 8185 by the falling edge of ALE. If the latched status of both $\overline{\mathrm{CE}}_{1}$ and $C E_{2}$ are active, the 8185 powers itself up, but no action occurs until the $\overline{C S}$ line goes low and the appropriate $\overline{R D}$ or $\overline{W R}$ control signal input is activated.
The $\overline{\mathrm{CS}}$ input is not latched by the 8185 in order to allow the maximum amount of time for address decoding in selecting the 8185 chip. Maximum power consumption savings will occur, however, only when $\overline{\mathrm{CE}} \overline{1}_{1}$ and $\mathrm{CE}_{2}$ are activated selectively to power down the 8185 when it is not in use. A possible connection would be to wire the 8085A's $10 / \bar{M}$ line to the 8185 's $\overline{C E} 1$ input, thereby keeping the 8185 powered down during I/O and interrupt cycles.

TABLE 1.
TRUTH TABLE FOR POWER DOWN AND FUNCTION ENABLE

| $\overline{\mathbf{C E}}_{\mathbf{1}}$ | $\mathbf{C E}_{\mathbf{2}}$ | $\overline{\mathbf{C S}}$ | $\left(\mathbf{C S}^{*}\right)^{[2]}$ | 8185 Status |
| :---: | :---: | :---: | :---: | :--- |
| 1 | X | X | 0 | Power Down and <br> Function Disable $[1]$ <br> Power Down and |
| X | 0 | X | 0 | Pown <br> Function Disable $[1]$ <br> Powered Up and |
| 0 | 1 | 1 | 0 | Pown <br> Function Disable $[1]$ <br> Powered Up and <br> Enabled |

## Notes:

X: Don't Care.
1: Function Disable implies Data Bus in high impedance state and not writing.
2: $C S^{*}=\left(\overline{C E}_{1}=0\right) \cdot\left(C E_{2}=1\right) \cdot(\overline{C S}=0)$
CS* $=1$ signifies all chip enables and chip select active

TABLE 2.
TRUTH TABLE FOR CONTROL AND DATA BUS PIN STATUS

| (CS $\left.^{*}\right)$ | $\overline{R D}$ | $\overline{\text { WR }}$ | AD <br> 0-7 During Data <br> Portion of Cycle | $\mathbf{8 1 8 5}$ Function |
| :---: | :---: | :---: | :--- | :--- |
| 0 | X | X | Hi-Impedance | No Function |
| 1 | 0 | 1 | Data from Memory | Read |
| 1 | 1 | 0 | Data to Memory | Write |
| 1 | 1 | 1 | Hi-Impedance | Reading, but not <br> Driving Data Bus |

## Note:

X: Don't Care.


Figure 1. 8185 in an MCS-85 System.
4 Chips:
2K Bytes ROM
1.25 K Bytes RAM

38 I/O Lines
1 Counter/Timer
2 Serial I/O Lines
5 Interrupt Inputs

## ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature ................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage on Any Pin
with Respect to Ground ............... -0.5 V to +7 V
Power Dissipation .................................. 1.5W
-COMMENT
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS <br> $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%\right)$

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 | Vcc+0.5 | V |  |
| VOL | Output Low Voltage |  | 0.45 | V | $\mathrm{IOL}=2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  |  | $1 \mathrm{OH}=-400 \mu \mathrm{~A}$ |
| IIL | Input Leakage |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {cc }}$ to 0 V |
| lo | Output Leakage Current |  | $\pm 10$ | $\mu \mathrm{A}$ | $0.45 \mathrm{~V} \leq$ V Out $\leq \mathrm{V}_{\text {CC }}$ |
| Icc | VCC Supply Current Powered Up Powered Down |  | 100 | mA |  |
|  |  |  | 35 | mA |  |

## A.C. CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameter ${ }^{[1]}$ | $\begin{gathered} 8185 \\ \text { Preliminary } \end{gathered}$ |  | $8185-2$ <br> Preliminary |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $t_{\text {AL }}$ | Address to Latch Set Up Time | 50 |  | 30 |  | ns |
| tla | Address Hold Time After Latch | 80 |  | 30 |  | ns |
| tLC | Latch to READ/WRITE Control | 100 |  | 40 |  | ns |
| trD | Valid Data Out Delay from READ Control |  | 170 |  | 140 | ns |
| tLD | ALE to Data Out Valid |  | 300 |  | 200 | ns |
| tLL | Latch Enable Width | 100 |  | 70 |  | ns |
| tRDF | Data Bus Float After READ | 0 | 100 | 0 | 80 | ns |
| tcl | READ/WRITE Control to Latch Enable | 20 |  | 10 |  | ns |
| toc | READ/WRITE Control Width | 250 |  | 200 |  | ns |
| tow | Data In to WRITE Set Up Time | 150 |  | 150 |  | ns |
| two | Data In Hold Time After WRITE | 20 |  | 20 |  | ns |
| tsc | Chip Select Set Up to Control Line | 10 |  | 10 |  | ns |
| tcs | Chip Select Hold Time After Control | 10 |  | 10 |  | ns |
| talce | Chip Enable Set Up to ALE Falling | 30 |  | 10 |  | ns |
| tlace | Chip Enable Hold Time After ALE | 50 |  | 30 |  | ns |

Notes:

1. All AC parameters are referenced at
a) 2.4 V and .45 V for inputs
b) 2.0 V and .8 V for outputs.

## Input Waveform for A.C. Tests:




Figure 3. 8185 Timing.

8355/8355-2
16,384-BIT ROM WITH I/O

- 2048 Words $\times 8$ Bits
- Single + 5V Power Supply
- Directly compatible with 8085A and 8088 Microprocessors
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually

Programmable as Input or Output

- Multiplexed Address and Data Bus
- Internal Address Latch
- 40-Pin DIP

The Intel ${ }^{\oplus} 8355$ is a ROM and I/O chip to be used in the 8085 A and 8088 microprocessor systems. The ROM portion is organized as 2048 words by 8 bits. It has a maximum acess time of 400 ns to permit use with no wait states in the 8085A CPU.
The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines and each I/O port line is individually programmable as input or output.

The 8355-2 has a 300ns access time for compatibility with the $8085 \mathrm{~A}-2$ and full speed 5 MHz 8088 microprocessors.

PIN CONFIGURATION


BLOCK DIAGRAM


| Symbol | Function |
| :---: | :---: |
| ALE <br> (Input) | When ALE (Address Latch, Enable is high, $A_{0-7}, 10 / \bar{M}, A_{8-10}, C E$, and $\overline{C E}$ enter address latched. The signals (AD, $10 / \bar{M}, A_{8-10}, C E, \overline{C E}$ ) are latched in at the trailing edge of ALE. |
| AD 0 -7 <br> (Input) | Bidirectional Address/Data bus. The lower 8-bits of the ROM or I/O address are applied to the bus lines when ALE is high. <br> During an I/O cycle, Port A or B are selected based on the latched value of $A D_{0}$. If $\overline{R D}$ or $\overline{I O R}$ is low when the latched chip enables are active, the output buffers present data on the bus. |
| A8-10 (Input) | These are the high order bits of the ROM address. They do not affect I/O operations. |
| $\overline{\mathrm{CE}}{ }_{1}$ $\mathrm{CE}_{2}$ (Input) | Chip Enable Inputs: $\overline{\mathrm{CE}}_{1}$ is active low and $C E_{2}$ is active high. The 8355 can be accessed only when BOTH Chip Enables are active at the time the ALE signal latches them up. If either Chip Enable input is not active, the $\mathrm{AD}_{0-7}$ and READY outputs will be in a high impedance state. |
| $10 / \bar{M}$ (Input) | If the latched $10 / \bar{M}$ is high when $\overline{R D}$ is low, the output data comes from an I/O port. If it is low the output data comes from the ROM. |
| $\overline{R D}$ <br> (Input) | If the latched Chip Enables are active when $\overrightarrow{\mathrm{RD}}$ goes low, the $\mathrm{AD}_{0-7}$ output buffers are enabled and output either the selected ROM location or I/O port. When both $\overline{R D}$ and $\overline{\mathrm{OR}}$ are high, the AD0-7 output buffers are 3-state. |
| $\overline{\text { IOW }}$ (Input) | If the latched Chip Enables are active, a low on $\overline{\mathrm{OW}}$ causes the output port pointed to by the latched value of $A D_{0}$ to be written with the data on $\mathrm{AD}_{0-7}$. The state of $10 / \bar{M}$ is ignored. |


| Symbol | Function |
| :---: | :---: |
| CLK <br> (Input) | The CLK is used to force the READY into its high impedance state after it has been forced low by $\overline{C E}$ low, CE high and ALE high. |
| READY (Output) | Ready is a 3-state output controlled by $\overline{C E}_{1}, \mathrm{CE}_{2}$, ALE and CLK. READY is forced low when the Chip Enables are active during the time ALE is high, and remains low until the rising edge of the next CLK (see Figure 6). |
| PA0-7 (Input/ Output) | These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations when the Chip Enables are active and $\overline{O W}$ is low and a 0 was previously latched from $A D_{0}$. |
|  | Read operation is selected by either $\overline{\mathrm{OR}}$ low and active Chip Enables and $A D_{0}$ low, or $10 / \bar{M}$ high, $\overline{R D}$ low, active chip enables, and $A D_{0}$ low. |
| PB0-7 <br> (Input/ <br> Output) | This general purpose 1/O port is identical to Port A except that it is selected by a 1 latched from ADo. |
| RESET <br> (Input) | An input high on RESET causes all pins in Port $A$ and $B$ to assume input mode. |
| $\overline{\text { IOR }}$ <br> (Input) | When the Chip Enables are active, a low on $\overline{\mathrm{IOR}}$ will output the selected I/O port onto the AD bus. $\overline{I O R}$ low performs the same function as the combination $10 / \bar{M}$ high and $\overline{\mathrm{RD}}$ low. When $\overline{\mathrm{IOR}}$ is not used in a system, $\overline{\text { IOR }}$ should be tied to VCc ("1"). |
| Vcc | +5 volt supply. |
| Vss | Ground Reference. |


D.C. CHARACTERISTICS
$\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C} ; V_{C C}=5 \mathrm{~V} \pm 5 \%$ )

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{I L}$ | Input Low Voltage | -0.5 | 0.8 | V | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.0 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\text {LO }}$ | Output Leakage Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $0.45 \mathrm{~V} \leqslant \mathrm{~V}_{\text {OUT }} \leqslant \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $V_{\text {CC }}$ Supply Current |  | 180 | mA |  |

A.C. CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameter | 8355 |  | 8355-2 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| tcyc | Clock Cycle Time | 320 |  | 200 |  | ns |
| T1 | CLK Pulse Width | 80 |  | 40 |  | ns |
| $\mathrm{T}_{2}$ | CLK Pulse Width | 120 |  | 70 |  | ns |
| $\mathrm{t}_{\mathrm{f}, \mathrm{t}_{\mathrm{r}}}$ | CLK Rise and Fall Time |  | 30 |  | 30 | ns |
| $t_{\text {AL }}$ | Address to Latch Set Up Time | 50 |  | 30 |  | ns |
| tLA | Address Hold Time after Latch | 80 |  | 30 |  | ns |
| tLC | Latch to READ/WRITE Control | 100 |  | 40 |  | ns |
| $t_{\text {R }}$ | Valid Data Out Delay from READ Control |  | 170 |  | 140 | ns |
| $t_{A D}$ | Address Stable to Data Out Valid |  | 400 |  | 330 | ns |
| tLL | Latch Enable Width | 100 |  | 70 |  | ns |
| trdF | Data Bus Float after READ | 0 | 100 | 0 | 85 | ns |
| tcl | READ/WRITE Control to Latch Enable | 20 |  | 10 |  | ns |
| tcc | READ/WRITE Control Width | 250 |  | 200 |  | ns |
| tow | Data In to Write Set Up Time | 150 |  | 150 |  | ns |
| twD | Data In Hold Time After WRITE | 10 |  | 10 |  | ns |
| twp | WRITE to Port Output |  | 400 |  | 400 | ns |
| tPR | Port Input Set Up Time | 50 |  | 50 |  | ns |
| trp | Port Input Hold Time | 50 |  | 50 |  | ns |
| trym | READY HOLD Time | 0 | 160 | 0 | 160 | ns |
| tary | ADDRESS (CE) to READY |  | 160 |  | 160 | ns |
| trv | Recovery Time Between Controls | 300 |  | 200 |  | ns |
| trde | READ Control to Data Bus Enable | 10 |  | 10 |  | ns |

Note: CLOAD $=150$ pF
Input Waveform for A.C. Tests:



Figure 3. Clock Specification for 8355


Figure 4. ROM Read and I/O Read and Write

## a. Input Mode


b. Output Mode


Figure 5. I/O Port Timing


Figure 6. Wait State Timing (Ready $=0$ )

## 8755A /8755A-2 <br> 16,384-BIT EPROM WITH I/O

## 2048 Words $\times 8$ Bits

Single +5V Power Supply ( $\mathrm{V}_{\mathrm{cc}}$ )

- Directly Compatible with 8085A and 8088 Microprocessors
U.V. Erasable and Electrically Reprogrammable
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus

40-Pin DIP

\author{

- Internal Address Latch
}

The Intel ${ }^{\odot} 8755 \mathrm{~A}$ is an erasable and electrically reprogrammable ROM (EPROM) and I/O chip to be used in the 8085A and 8088 microprocessor systems. The EPROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 450 ns to permit use with no wait states in an 8085A CPU.
The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.

The 8755A-2 is a high speed selected version of the 8755A compatible with the $5 \mathrm{MHz} 8085 \mathrm{~A}-2$ and the full speed 5 MHz 8088.


Figure 1. Block Diagram


Figure 2. Pin Configuration

Table 1. Pin Description

| Symbol | Type | Name and Function |
| :---: | :---: | :---: |
| ALE | 1 | Address Latch Enable: When Address Latch Enable goes high, $A D_{0-7}, 10 / \mathrm{M}$, $\mathrm{A}_{8-10}, C E_{2}$, and $\overline{C E}_{1}$ enter the address latches. The signals ( $A D, I O / M, A_{8-10}$, $C E)$ are latched in at the trailing edge of ALE. |
| $\mathrm{AD}_{0-7}$ | I | Bidirectional Address/Data Bus: The lower 8-bits of the PROM or I/O address are applied to the bus lines when ALE is high. <br> During an I/O cycle, Port $A$ or $B$ are selected based on the latched value of $A D_{0}$.IF $\overline{R D}$ or $\overline{I O R}$ is low when the latched Chip Enables are active, the output buffers present data on the bus. |
| $\mathrm{A}_{8-10}$ | 1 | Address: These are the high order bits of the PROM address. They do not affect 1/O operations. |
| $\begin{aligned} & \mathrm{PROG} / \overline{\mathrm{CE}} \\ & 1 \\ & \mathrm{CE}_{2} \end{aligned}$ | I | Chip Enable Inputs: $\overline{\mathrm{CE}_{1}}$ is active low and $\mathrm{CE}_{2}$ is active high. The 8755A can be accessed only when both Chip Enables are active at the time the ALE signal latches them up. If either Clip Enable input is not active, the $A O_{0}$ ? and READY outputs will be in a the mpedance state. $\mathrm{CE}_{1}$ is also used as a programming pin. (See section on programming.) |
| $10 / \bar{M}$ | 1 | I/O Memory: If the latched $10 / \bar{M}$ is high when $\overline{\mathrm{RD}}$ is low, the output data comes from an I/O port. If it is low the output data comes from the PROM. |
| $\overline{\mathrm{R}}$ | 1 | Read: If the latched Chip Enables are active when RD goes low, the $A D_{0-7}$ output buffers are enabled and output either the selected PROM location or I/O port. When both $\overline{\mathrm{RD}}$ and $\overline{\mathrm{IOR}}$ are high, the $A D_{0-7}$ output buffers are 3-stated. |
| 10W | 1 | I/O Write: If the latched Chip Enables are active, a low on IOW causes the output port pointed to by the latched value of $A D_{0}$ to be written with the data on $A D_{0-7}$. The state of $10 / \bar{M}$ is ignored. |
| CLK | 1 | Clock: The CLK is used to force the READY into its high impedance state after it has been forced low by $\overline{C E}_{1}$ low, $C E_{2}$ high, and ALE high. |


| Symbol | Type | Name and Function |
| :---: | :---: | :---: |
| READY | $\bigcirc$ | Ready is a 3-state output controlled by $\mathrm{CE}_{2}, \overline{\mathrm{CE}}_{1}, \mathrm{ALE}$ and CLK. READY is forced low when the Chip Enables are actove during the time ALE is high, and remains low until the rising edge of the next CLK. (See Figure 6.) |
| $\mathrm{PA}_{0-7}$ | 1/0 | Port A: These are general purpose 1/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port $A$ is selected for write operations when the Chip Enables are active and $\overline{O W W}$ is low and a 0 was previously latched from $A D_{0}, A D_{1}$. <br> Read Operation is selected by either $\overline{I O R}$ low and active Chip Enables and $A D_{0}$ and $A D_{1}$ low, or IO $/ \bar{M}$ high, $\overline{R D}$ low, active Chip Enables, and $A D_{0}$ and $A D_{1}$ low. |
| $\mathrm{PB}_{0-7}$ | 1/0 | Port B: This general purpose $/ / O$ port is identical to Port A except that it is selected by a 1 latched from $A D_{0}$ and a 0 from $A D_{1}$. |
| RESET | 1 | Reset: In normal operation, an input high on RESET causes all pins in Ports A and B to assume input mode (clear DDR register). |
| $\overline{\overline{O R}}$ | 1 | I/O Read: When the Chip Enables are active, a low on IOR will output the selected I/O port onto the AD bus. $\overline{\mathrm{IOR}}$ low performs the same function as the combination of $10 / \bar{M}$ high and $\overline{\mathrm{RD}}$ low. When $\overline{\mathrm{OR}}$ is not used in a system, $\overline{\mathrm{IOR}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ ("1"). |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power: +5 volt supply. |
| $\mathrm{V}_{\text {SS }}$ |  | Ground: Reference. |
| $\mathrm{V}_{\mathrm{DD}}$ |  | Power Supply: $V_{D D}$ is a programming voltage, and must be tied to $V_{C c}$ when the 8755A is being read. <br> For programming, a high voltage is supplied with $V_{D D}=25 \mathrm{~V}$, typical. (See section on programming.) |

## FUNCTIONAL DESCRIPTION

## PROM Section

The 8755A contains an 8-bit address latch which allows it to interface directly to MCS-48, MCS-85 and iAPX 88/10 Microcomputers without additional hardware.

The PROM section of the chip is addressed by the 11-bit address and $C E$. The address. $\overline{\mathrm{CE}}_{1}$ and $\mathrm{CE}_{2}$ are latched into the address latches on the falling edge of ALE. If the latched Chip Enables are active and $I O / \bar{M}$ is low when $\overline{R D}$ goes low, the contents of the PROM location addressed by the latched address are put out on the $A D_{0-7}$ lines (provided that $\mathrm{V}_{D D}$ is tied to $\mathrm{V}_{\mathrm{CC}}$.)

## I/O Section

The I/O section of the chip is addressed by the latched value of AD0-1. Two 8-bit Data Direction Registers DDR in 8755A determine the input/output status of each pin in the corresponding ports. A " 0 " in a particular bit position of a DDR signifies that the corresponding I/O port bit is in the input mode. A " 1 " in a particular bit position signifies that the corresponding $/ / O$ port bit is in the output mode. In this manner the I/O ports of the 8755A are bit-bybit programmable as inputs or outputs. The table summarizes port and DDR designation. DDR's cannot be read

| $\mathbf{A D}_{1}$ | $\mathbf{A} \mathbf{D}_{0}$ | Selection |
| :---: | :---: | :--- |
| 0 | 0 | Port A |
| 0 | 1 | Port B |
| $\mathbf{1}$ | 0 | Port A Data Direction Register (DDR A) |
| 1 | 1 | Port B Data Direction Register (DDR B) |

When IOW goes low and the Chip Enables are active, the data on the AD is written into I/O port selected by the latched value of $\mathrm{AD}_{0-1}$. During this operation all I/O bits of the selected port are affected, regardless of their I/O mode and the state of $\mathrm{IO} / \overline{\mathrm{M}}$. The actual output level does not change until $\overline{1 O W}$ returns high. glitch free output
A port can be read out when the latched Chip Enables are active and either $\overline{R D}$ goes low with $1 \mathrm{O} / \overline{\mathrm{M}}$ high, or $\overline{\mathrm{IOR}}$ goes low. Both input and output mode bits of a selected port will appear on lines AD0-7.
To clarify the function of the I/O Ports and Data Directior. Registers, the following diagram shows the configuration of one bit of PORT A and DDR A. The same logic applies to PORT $B$ and DDR $B$.

 WRITE DDR A $=(\overline{1 O W}=0) \cdot($ CHIP ENABLES ACTIVE) • (ODR A ADDRESS SELECTEO) AEAD PA : $[\{(10 / \bar{M}=1) \bullet(\overline{R D}=0) j+(\overline{10 R}=0) \cdot \bullet(C H I P E N A B L E S ~ A C T I V E) \bullet$ (PORT A AODRESS NOTE: WRITE PA IS NOT QUALIFIED BY $10 / \mathrm{M}$.

Note that hardware RESET or writing a zero to the DDR latch will cause the output latch's output buffer to be disabled, preventing the data in the Output Latch from being passed through to the pin. This is equivalent to putting the port in the input mode. Note also that the data can be written to the Output Latch even though the Output Buffer has teen disabled. This enables a port to be initialized with a value prior to enabling the output.
The diagram also shows that the contents of PORT A and PORT B can be read even when the ports are configured as outputs.

TABLE 1. 8755A PROGRAMMING MODULE CROSS REFERENCE

| MODULE NAME | USE WITH |
| :--- | :--- |
| UPP 955 | UPP (4) |
| UPP UP2 (2) | UPP 855 |
| PROMPT 975 | PROMPT 80/85(3) |
| PROMPT 475 | PROMPT 48(1) |
| NOTES: |  |
| 1. Described on p. 13-34 of 1978 Data Catalog. |  |
| 2. Special adaptor socket. |  |
| 3. Described on p. 13-39 of 1978 Data Catalog. |  |
| 4. Described on p. 13-71 of 1978 Data Catalog. |  |
|  |  |

## ERASURE CHARACTERISTICS

The erasure characteristics of the 8755A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000-4000 \AA$ range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8755A in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8755A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8755 window to prevent unintentional erasure.
The recommended erasure procedure for the 8755A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose ii.e., UV intensity $X$ exposure time, for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The 8755A should be placed within one inch from the lamp tubes during erasure. Some lamps have a filter on their tubes and this filter should be removed before erasure.

## PROGRAMMING

Initially, and after each erasure, all bits of the EPROM portions of the 8755A are in the "1" state. Information is introduced by selectively programming " 0 " into the desired bit locations. A programmed " 0 " can only be changed to a " 1 " by UV erasure.
The 8755A can be programmed on the Intel® Universal PROM Programmer IUPP ${ }_{i}$, and the PROMPT ${ }^{\text {m }} 80 / 85$ and PROMPT-48 ${ }^{\text {TM }}$ design aids. The appropriate programming modules and adapters for use in programming both 8755A's and 8755's are shown in Table 1.
The program mode itself consists of programming a single address at a time, giving a single 50 msec pulse for every address. Generally, it is desirable to have a verify cycle after a program cycle for the same address as shown in the attached timing diagram. In the verify cycle (i.e., normal memory read cycle, 'VDD' should be at +5 V .
Preliminary timing diagrams and parameter values pertaining to the 8755A programming operation are contained in Figure 7.

## SYSTEM APPLICATIONS

## System Interface with 8085A and 8088

A system using the 8755A can use either one of the two $1 / \mathrm{O}$ Interface techniques:

- Standard I/O
- Memory Mapped I/O

If a standard I/O technique is used, the system can use the feature of both $\mathrm{CE}_{3}$ and $\overline{\mathrm{CE}}_{1}$. By using a combination of unused address lines $A_{11-15}$ and the Chip Enable inputs, the 8085A system can use up to 5 each 8755A's without requiring a CE decoder. See Figure 2a and $2 b$.
If a memory mapped I/O approach is used the 8755A will be selected by the combination of both the Chip Enables and $10 / \bar{M}$ using the $A D_{8-15}$ address lines. See Figure 1.


Figure 3. 8755A in 8085A System (Memory-Mapped I/O)

## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin |  |
| With Respect to Ground | -0.5 V to +7 V |
| Power Dissipation | 1.5 W |

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$$
\text { D.C. CHARACTERISTICS } \quad\left(T_{A}=0^{\circ} \mathrm{C} \text { to } 70^{\circ}, V_{C C}=V_{D D}=5 \mathrm{~V} \pm 5 \%\right. \text {; }
$$ $V_{C C}=V_{D D}=5 \mathrm{~V} \pm 10 \%$ for $8755 \mathrm{~A}-2$ )

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{I L}$ | Input Low Voltage | -0.5 | 0.8 | V | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{SS}} \leqslant \mathrm{V}_{\mathrm{IN}} \leqslant \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\text {LO }}$ | Output Leakage Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{SS}} \leqslant 0.45 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{OUT}} \leqslant \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  | 180 | mA |  |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DD }}$ Supply Current |  | 30 | mA | $\mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{C}_{\mathrm{IN}}$ | Capacitance of Input Buffer |  | 10 | pF | $\mathrm{f}_{\mathrm{C}}=1 \mu \mathrm{~Hz}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Capacitance of I/O Buffer |  | 15 | pF | $\mathrm{f}_{\mathrm{C}}=1 \mu \mathrm{~Hz}$ |

## D.C. CHARACTERISTICS — PROGRAMMING

$\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ}, V_{C C}=5 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=25 \mathrm{~V} \pm 1 \mathrm{~V}$; $V_{C C}=V_{D D}=5 V \pm 10 \%$ for $8755 \mathrm{~A}-2$ )

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VDD | Programming Voltage (during Write <br> to EPROM) | 24 | 25 | 26 | V |
| IDD | Prog Supply Current |  | 15 | 30 | mA |

A.C. CHARACTERISTICS
( $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$; $V_{C C}=V_{D D}=5 \mathrm{~V} \pm 10 \%$ for $8755 \mathrm{~A}-2$ )

|  | Parameter | 8755A |  | $\begin{aligned} & 8755 A-2 \\ & \text { (Preliminary) } \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min. | Max. | Min. | Max. |  |
| tcyc | Clock Cycle Time | 320 |  | 200 |  | ns |
| T1 | CLK Pulse Width | 80 |  | 40 |  | ns |
| $\mathrm{T}_{2}$ | CLK Pulse Width | 120 |  | 70 |  | ns |
| $\mathrm{t}_{\mathrm{t}, \mathrm{t}_{\mathrm{r}}}$ | CLK Rise and Fall Time |  | 30 |  | 30 | ns |
| $\mathrm{taL}_{\text {a }}$ | Address to Latch Set Up Time | 50 |  | 30 |  | ns |
| tLA | Address Hold Time after Latch | 80 |  | 45 |  | ns |
| tLC | Latch to READ/WRITE Control | 100 |  | 40 |  | ns |
| tro | Valid Data Out Delay from READ Control |  | 170* |  | 140* | ns |
| $t_{\text {AD }}$ | Address Stable to Data Out Valid |  | 450 |  | 330 | ns |
| tLL | Latch Enable Width | 100 |  | 70 |  | ns |
| trif | Data Bus Float after READ | 0 | 100 | 0 | 85 | ns |
| tcl | READ/WRITE Control to Latch Enable | 20 |  | 10 |  | ns |
| tcc | READ/WRITE Control Width | 250 |  | 200 |  | ns |
| tow | Data In to Write Set Up Time | 150 |  | 150 |  | ns |
| twd | Data In Hold Time After WRITE | 30 |  | 10 |  | ns |
| twp | WRITE to Port Output |  | 400 |  | 300 | ns |
| tPR | Port Input Set Up Time | 50 |  | 50 |  | ns |
| trp | Port Input Hold Time to Control | 50 |  | 50 |  | ns |
| trym | READY HOLD Time to Control | 0 | 160 | 0 | 160 | ns |
| tary | ADDRESS (CE) to READY |  | 160 |  | 160 | ns |
| trv | Recovery Time Between Controls | 300 |  | 200 |  | ns |
| trde | READ Control to Data Bus Enable | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {LD }}$ | ALE to Data Out Valid |  | 350 |  | 270 | ns |

## NOTE:

$\mathrm{C}_{\text {LOAD }}=150 \mathrm{pF}$.
*Or $T_{A D}-\left(T_{A L}+T_{L C}\right)$, whichever is greater.

## A.C. CHARACTERISTICS - PROGRAMMING <br> ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=25 \mathrm{~V} \pm 1 \mathrm{~V}$; $V_{C C}=V_{D D}=5 \mathrm{~V} \pm 10 \%$ for $8755 A-2$ )

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| tPS | Data Setup Time | 10 |  |  | ns |
| tPD $^{\text {ts }}$ | Data Hold Time | 0 |  |  | ns |
| $\mathbf{t}_{\mathrm{H}}$ | Prog Pulse Setup Time | 2 |  |  | $\mu \mathrm{~s}$ |
| tPR | Prog Pulse Hold Time | 2 |  |  | $\mu \mathrm{~s}$ |
| tPF | Prog Pulse Rise Time | 0.01 | 2 |  | $\mu \mathrm{~s}$ |
| tPRG | Prog Pulse Fall Time | 0.01 | 2 |  | $\mu \mathrm{~s}$ |

## A.C. TESTING INPUT, OUTPUT WAVEFORM


A.C. TESTING: INPUTS ARE DRIVEN AT $24 V$ FOR ALOGIC 1 AND 045 V FOR A LOGIC 0 TIMING MEASUREMENTS ARE MADE AT 2 OV FOR A LOGIC 1 ANO $08 V$ FOR A LOGIC 0

## A.C. TESTING LOAD CIRCUIT



## WAVEFORMS

## CLOCK SPECIFICATION FOR 8755A



PROM READ, I/O READ AND WRITE


## WAVEFORMS (Continued)

I/O PORT

B. OUTPUT MODE


WAIT STATE (READY = 0)


## WAVEFORMS (Continued)



8041A/8641A/8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER

8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package<br>\section*{■ One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface}<br>- DMA, Interrupt, or Polled Operation Supported

$1024 \times 8$ ROM/EPROM, $64 \times 8$ RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins

# ■ Fully Compatible with MCS-48 ${ }^{\mathrm{TM}}$, MCS-80 ${ }^{\text {TM }}$, MCS-85 ${ }^{\text {TM }}$, and MCS-86 ${ }^{\text {TM }}$ Microprocessor Families 

- Interchangeable ROM and EPROM Versions
- 3.6 MHz 8741A-8 Available
- Expandable I/O

■ RAM Power-Down Capability
■ Over 90 Instructions: 70\% Single Byte

- Single 5V Supply

The Intel ${ }^{\circledR}$ 8041A/8741A is a general purpose, programmable interface device designed for use with a variety of 8 -bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer/counter, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS-48 ${ }^{\text {TM }}$, MCS- $80^{T M}$, MCS $-85^{T M}$, MCS- $86^{\top M}$, and other 8-bit systems.

The UPI-41A ${ }^{\text {TM }}$ has 1 K words of program memory and 64 words of data memory on-chip. To allow full user flexibility the program memory is available as ROM in the 8041A version or as UV-erasable EPROM in the 8741A version. The 8741A and the 8041A are fully pin compatible for easy transition from prototype to production level designs. The 8641A is a one-time programmable (at the factory) 8741A which can be ordered as the first 25 pieces of a new 8041A order. The substitution of 8641A's for 8041A's allows for very fast turnaround for initial code verification and evaluation results.
The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8 -bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5 V supply, low power standby mode (in the 8041A), single-step mode for debug (in the 8741A), and dual working register banks.

Because it's a complete microcomputer, the UPI provides more flexibility for the designer than conventional LSI interface devices. It is designed to be an efficient controller as well as an arithmetic processor. Applications include keyboard scanning, printer control, display multiplexing and similar functions which involve interfacing peripheral devices to microprocessor systems.


## PIN DESCRIPTION

## Signal Description

Three-state, bidirectional DATA BUS BUFFER lines (BUS used to interface the UPI-41A to an 8-bit master system data bus.
$\mathrm{P}_{10}-\mathrm{P}_{17} \quad 8$-bit, PORT 1 quasi-bidirectional I/O lines.
8 -bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits ( $\mathrm{P}_{20}-\mathrm{P}_{23}$ ) interface directly to the $8243 \mathrm{I} / \mathrm{O}$ expander device and contain address and data information during PORT 4-7 access. The upper 4 bits ( $\mathrm{P}_{24}-\mathrm{P}_{27}$ ) can be programmed to provide Interrupt Request and DMA Handshake capability. Software control can configure $\mathrm{P}_{24}$ as OBF (Output Buffer Full), $\mathrm{P}_{25}$ as IBF (Input Buffer Full), $\mathrm{P}_{26}$ as DRQ (DMA Request), and $P_{27}$ as $\overline{\text { DACK }}$ (DMA ACKnowledge).
$\overline{W R} \quad I / O$ write input which enables the master CPU to write data and command words to the UPI-41A IN. PUT DATA BUS BUFFER.
$\overline{\mathrm{RD}} \quad \mathrm{I} / \mathrm{O}$ read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.
$\overline{\mathrm{CS}} \quad$ Chip select input used to select one UPI-41A out of several connected to a common data bus.

A $\quad$ Address input used by the master processor to indicate whether byte transfer is data or command.

TEST 0, Input pins which can be directly tested using condiTEST 1 tional branch instructions.
$T_{1}$ also functions as the event timer input (under software control). $\mathrm{T}_{0}$ is used during PROM program. ming and verification in the 8741A.

XTAL1, Inputs for a crystal, LC or an external timing signal XTAL2 to determine the internal oscillator frequency.

SYNC Output signal which occurs once per UPI-41A instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.

EA External access input which allows emulation, testing and PROM/ROM verification.

PROG Multifunction pin used as the program pulse input during PROM programming.
During I/O expander access the PROG pin acts as an address/data strobe to the 8243 .
Input used to reset status flip-flops and to set the program counter to zero.
$\overline{\text { RESET }}$ is also used during PROM programming and verification.

Single step input used in the 8741A in conjunction with the SYNC output to step the program through each instruction.
$\mathrm{V}_{\mathrm{CC}} \quad+5 \mathrm{~V}$ main power supply pin.
$\mathrm{V}_{\mathrm{DD}} \quad+5 \mathrm{~V}$ during normal operation. +25 V during programming operation. Low power standby pin in ROM version.
$\mathrm{V}_{\mathrm{SS}} \quad$ Circuit ground potential.

## UPITM INSTRUCTION SET

| Mnemonic | Description B | Bytes | Cycles |
| :---: | :---: | :---: | :---: |
| ACCUMULATOR |  |  |  |
| ADD A.Rr | Add register to A | 1 | 1 |
| ADD A,@Rr | Add data memory to $A$ | 1 | 1 |
| ADD A.\#data | Add immediate to $A$ | 2 | 2 |
| ADDC A.Rr | Add register to A with carry | 1 | - 1 |
| ADDC A,@Rr | Add data memory to A with carry | y 1 | 1 |
| ADDC A,Hdata | Add immed. to A with carry | 2 | 2 |
| ANL A, Rr | AND register to A | 1 | 1 |
| ANL A,@Rr | AND data memory to $A$ | 1 | 1 |
| ANL A.\#data | AND immediate to A | 2 | 2 |
| ORL A, Rr | OR register to $A$ | 1 | 1 |
| ORL A.@Rr | OR data memory to $A$ | 1 | 1 |
| ORL A.\#data | OR immediate to A | 2 | 2 |
| XRL A, Rr | Exclusive 0 R register to $A$ | 1 | 1 |
| XRL A.@Rr | Exclusive $O$ R data memory to $A$ | 1 | 1 |
| XRL A.\#data | Exclusive 0 R immediate to $A$ | 2 | 2 |
| INC A | Increment A | 1 | 1 |
| DEC A | Decrement A | 1 | 1 |
| CLR A | Clear A | 1 | 1 |
| CPL A | Complement A | 1 | 1 |
| DA A | Decimal Adjust A | 1 | 1 |
| SWAP A | Swap nibbles of $A$ | 1 | 1 |
| RL A | Rotate A left | 1 | 1 |
| RLC A | Rotate A left through carry | 1 | 1 |
| RR A | Rotate A right | 1 | 1 |
| RRC A | Rotate A right through carry | 1 | 1 |

## INPUT/OUTPUT

| IN A.Pp | Input port to A | 1 | 2 |
| :--- | :--- | :--- | :--- |
| OUTL Pp.A | Output A to port | 1 | 2 |
| ANL Pp.\#data | AND immediate to port | 2 | 2 |
| ORL Pp.\#data | OR immediate to port | 2 | 2 |
| IN A.DBB | Input DBB to A. clear IBF | 1 | 1 |
| OUT DBB.A | Output A to DBB , set OBF | 1 | 1 |
| MOV STS,A | A $_{4}$-A to Bits 4-7 of Status | 1 | 1 |
| MOVD A.Pp | Input Expander port to A | 1 | 2 |
| MOVD Pp.A | Output A to Expander port | 1 | 2 |
| ANLD Pp.A | AND A to Expander port | 1 | 2 |
| ORLD Pp.A | OR A to Expander port | 1 | 2 |

## DATA MOVES

| MOV A.Rr | Move register to A | 1 | 1 |
| :--- | :--- | :--- | :--- |
| MOV A.@Rr | Move data memory to A | 1 | 1 |
| MOV A.\#data | Move immediate to A | 2 | 2 |
| MOV Rr.A | Move A to register | 1 | 1 |
| MOV @Rr.A | Move A to data memory | 1 | 1 |
| MOV Rr.\#data | Move immediate to register | 2 | 2 |
| MOV @Rr.\#data | Move immediate to data memory | 2 | 2 |
| MOV A.PSW | Move PSW to A | 1 | 1 |
| MOV PSW.A | Move A to PSW | 1 | 1 |
| XCH A.Rr | Exchange A and register | 1 | 1 |
| XCH A.@Rr | Exchange A and data memory | 1 | 1 |
| XCHD A,@Rr | Exchange digit of A and register | 1 | 1 |
| MOVP A.@A | Move to A from current page | 1 | 2 |
| MOVP3, A,@A | Move to A from page 3 | 1 | 2 |

## TIMER/COUNTER

| MOV A,T | Read Timer/Counter | 1 | 1 |
| :--- | :--- | :--- | :--- |
| MOV T,A | Load Timer/Counter | 1 | 1 |
| STRT T | Start Timer | 1 | 1 |
| STRT CNT | Start Counter | 1 | 1 |
| STOP TCNT | Stop Timer/Counter | 1 | 1 |
| EN TCNTI | Enable Timer/Counter Interrupt | 1 | 1 |
| DIS TCNTI | Disable Timer/Counter Interrupt | 1 | 1 |


| Mnemonic | Description | Bytes | Cycles | Mnemonic | Description | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONTROL |  |  |  | CPL F0 | Complement Flag 0 | 1 | 1 |
| EN DMA | Enable DMA Handshake Lines | 1 | 1 | CLR F1 | Clear F1 Flag | 1 | 1 |
| EN I | Enable IBF Interrupt | 1 | 1 | CPL F1 | Complement F1 Flag | 1 | 1 |
| DIS I | Disable IBF Interrupt | 1 | 1 |  |  |  |  |
| EN FLAGS | Enable Master Interrupts | 1 | 1 |  |  |  |  |
| SEL RBO | Select register bank 0 | 1 | 1 | BRANCH |  |  |  |
| SEL RB1 | Select register bank 1 | 1 | 1 | JMP addr | Jump unconditional | 2 | 2 |
| NOP | No Operation | 1 | 1 | JMPP @ A | Jump indirect | 1 | 2 |
| REGISTERS |  |  |  | DJNZ Rr, addr | Decrement register and jump | 2 | 2 |
| INC Rr | Increment register | 1 | 1 | JC addr JNC addr | Jump on Carry $=1$ Jump on Carry $=0$ | 2 | 2 |
| INC @ Rr | Increment data memory | 1 | 1 | JZ addr | Jump on A Zero | 2 | 2 |
| DEC Rr | Decrement register | 1 | 1 | JNZ addr | Jump on A not Zero | 2 | 2 |
| SUBROUTINE |  |  |  | JTO addr | Jump on $\mathrm{TO}=1$ | 2 | 2 |
|  |  |  |  | JNTO addr | Jump on T0 $=0$ | 2 | 2 |
| CALL addr | Jump to subroutine | 2 | 2 | JT1 addr | Jump on T1 $=1$ | 2 | 2 |
| RET | Return | 1 | 2 | JNT1 addr | Jump on T1 $=0$ | 2 | 2 |
| RETR | Return and restore status | 1 | 2 | JF0 addr | Jump on F0 Flag $=1$ | 2 | 2 |
|  |  |  |  | JF1 addr | Jump on F1 Flag $=1$ | 2 | 2 |
| FLAGS |  |  |  | JTF addr | Jump on Timer Flag = 1, Clear Flag | 2 | 2 |
| CLR C | Clear Carry | 1 | 1 | JNIBF addr | Jump on IBF Flag $=0$ | 2 | 2 |
| CPL C | Complement Carry | 1 | 1 | JOBF addr | Jump on OBF Flag $=1$ | 2 | 2 |
| CLR FO | Clear Flag 0 | 1 | 1 | JBb addr | Jump on Accumulator Bit | 2 | 2 |

## APPLICATIONS



Figure 1. 8085A-8041A Interface


Figure 3. 8041A-8243 Keyboad Scanner

Figure 2. 8048-8041A Interface


Figure 4. 8041A Matrix Printer Interface

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature $\ldots \ldots \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage on Any Pin With Respect to Ground .0 .5 V to +7 V Power Dissipation............................... . 1.5 Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, 8041 \mathrm{~A}: \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, 8741 \mathrm{~A}: \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage (Except XTAL1, XTAL2, $\overline{\text { RESET }}$ ) | -0.5 | 0.8 | V |  |
| $\mathrm{V}_{\text {ILI }}$ | Input Low Voltage (XTAL1, XTAL2, $\overline{\text { RESET }}$ ) | -0.5 | 0.6 | V |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage (Except XTAL1, XTAL2, $\overline{\text { RESET }}$ ) | 2.2 | $\mathrm{V}_{C C}$ |  |  |
| $\mathrm{V}_{1 \mathrm{H}_{1}}$ | Input High Voltage (XTAL1, XTAL2, $\overline{\text { RESET }}$ ) | 3.8 | $\mathrm{V}_{\text {cc }}$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ) |  | 0.45 | V | $\mathrm{I}^{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage ( $\mathrm{P}_{10} \mathrm{P}_{17}, \mathrm{P}_{20} \mathrm{P}_{27}, \mathrm{Sync}$ ) |  | 0.45 | V | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL} 2}$ | Output Low Voltage (Prog) |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ) | 2.4 |  | V | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage (All Other Outputs) | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ |
| IL | Input Leakage Current ( $\mathrm{T}_{0}, \mathrm{~T}_{1}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \mathrm{A}_{0}, \mathrm{EA}$ ) |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output Leakage Current ( $\mathrm{D}_{0}-\mathrm{D}_{7}$, High Z State) |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }}+0.45 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {CC }}$ |
| $\mathrm{I}_{1}$ | Low Input Load Current ( $\mathrm{P}_{10} \mathrm{P}_{17}, \mathrm{P}_{20} \mathrm{P}_{27}$ ) |  | 0.5 | mA | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ |
| $\mathrm{I}_{\text {L1 }}$ | Low Input Load Current ( $\overline{\mathrm{RESET}}$, $\overline{\mathrm{SS}}$ ) |  | 0.2 | mA | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DD }}$ Supply Current |  | 15 | mA | Typical $=5 \mathrm{~mA}$ |
| $I_{C C}+I_{D D}$ | Total Supply Current |  | 125 | mA | Typical $=60 \mathrm{~mA}$ |

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{S S}=0 \mathrm{~V}, 8041 \mathrm{~A}: \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, 8741 \mathrm{~A}: \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%$ DBB READ

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{A R}$ | $\overline{\mathrm{CS}}, \mathrm{A}_{0}$ Setup to $\overline{\mathrm{RD}}$ I | 0 |  | ns |  |
| $t_{\text {RA }}$ | $\overline{\mathrm{CS}}, \mathrm{A}_{0}$ Hold After $\overline{\mathrm{RD}}$ t | 0 |  | ns |  |
| $t_{\text {RR }}$ | $\overline{\mathrm{RD}}$ Pulse Width | 250 |  | ns |  |
| $t_{A D}$ | $\overline{\mathrm{CS}}, \mathrm{A}_{0}$ to Data Out Delay |  | 225 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |
| $t_{\text {RD }}$ | $\overline{\mathrm{RD}}$ ! to Data Out Delay |  | 225 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |
| $t_{\text {dF }}$ | $\overline{\text { RDt }}$ to Data Float Delay |  | 100 | ns |  |
| ${ }^{t_{C Y}}$ | Cycle Time (Except 8741A-8) | 2.5 | 15 | $\mu \mathrm{S}$ | 6.0 MHz XTAL |
| ${ }_{\text {t }}^{\text {cr }}$ | Cycle Time (8741A-8) | 4.17 | 15 | $\mu \mathrm{S}$ | 3.6 MHz XTAL |

## DBB WRITE

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {AW }}$ | $\overline{\mathrm{CS}}, \mathrm{A}_{0}$ Setup to $\overline{W R}!$ | 0 |  | ns |  |
| $\mathrm{t}_{\text {WA }}$ | $\overline{\mathrm{CS}}, \mathrm{A}_{0}$ Hold After $\overline{W R} \dagger$ | 0 |  | ns |  |
| $\mathrm{t}_{\text {WW }}$ | $\overline{W R}$ Pulse Width | 250 |  | ns |  |
| $\mathrm{t}_{\text {DW }}$ | Data Setup to $\overline{W R} \dagger$ | 150 |  | ns |  |
| $\mathrm{t}_{\text {WD }}$ | Data Hold After $\overline{W R} \dagger$ | 0 |  | ns |  |

## INPUT AND OUTPUT WAVEFORMS FOR A.C. TESTS



## WAVEFORMS

1. READ OPERATION-DATA BUS BUFFER REGISTER.

2. WRITE OPERATION-DATA BUS BUFFER REGISTER.


TYPICAL 8041/8741A CURRENT


## A.C. CHARACTERISTICS—PORT 2

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, 8041 \mathrm{~A}: \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%, 8741 \mathrm{~A}: \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t \mathrm{CP}$ | Port Control Setup Before Falling Edge of PROG | 110 |  | ns |  |
| tpC | Port Control Hold After Falling Edge of PROG | 100 |  | ns |  |
| tPR | PROG to Time P2 Input Must Be Valid |  | 810 | ns |  |
| tPF | Input Data Hold Time | 0 | 150 | ns |  |
| tDP | Output Data Setup Time | 250 |  | ns |  |
| tpo | Output Data Hold Time | 65 |  | ns |  |
| tPP | PROG Pulse Width | 1200 |  | ns |  |

PORT 2 TIMING


## A.C. CHARACTERISTICS—DMA

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{A C C}$ | $\overline{\mathrm{DACK}}$ to $\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}}$ | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{CAC}}$ | $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ to $\overline{\mathrm{DACK}}$ | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{ACD}}$ | $\overline{\mathrm{DACK}}$ to Data Valid |  | 225 | ns | $\mathrm{C}_{L}=150 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{CRQ}}$ | $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ to DRQ Cleared |  | 200 | ns |  |

WAVEFORMS-DMA


CRYSTAL OSCILLATOR MODE


CRYSTAL SERIES RESISTANCE SHOULD BE $<75 \Omega$ AT $6 \mathrm{MHz} ;<180 \Omega$ AT 3.6 MHz .

DRIVING FROM EXTERNAL SOURCE


BOTH XTAL1 AND XTAL2 SHOULD BE DRIVEN. RESISTORS TO $V_{C C}$ ARE NEEDED TO ENSURE $V_{I H}=3.8 \mathrm{~V}$ IF TTL CIRCUITRY IS USED.

## LC OSCILLATOR MODE




EACH C SHOULD BE APPROXIMATELY 20 pF , INCLUDING STRAY CAPACITANCE.

## PROGRAMMING, VERIFYING, AND ERASING THE 8741A EPROM

## Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

| Pin | Function |
| :--- | :--- |
| XTAL 1 | Clock Input (1 to 6MHz) |
| $\overline{\text { Reset }}$ | Initialization and Address Latching |
| Test 0 | Selection of Program or Verify Mode |
| EA | Activation of Program/Verify Modes |
| BUS | Address and Data Input |
|  | Data Output During Verify |
| P20-1 | Address Input |
| VDD $^{\text {PROG }}$ | Programming Power Supply |
|  | Program Pulse Input |

WARNING:
An attempt to program a missocketed 8741 A will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

1. $\mathrm{A}_{0}=0 \mathrm{~V}, \overline{\mathrm{CS}}=5 \mathrm{~V}, \mathrm{EA}=5 \mathrm{~V}, \overline{\mathrm{RESET}}=0 \mathrm{~V}, \mathrm{TESTO}=5 \mathrm{~V}$,
$V_{D D}=5 \mathrm{~V}$, clock applied or internal oscillator operating, BUS and PROG floating.
2. Insert 8741A in programming socket
3. TEST $0=0 v$ (select program mode)
4. $E A=23 V$ (activate program mode)
5. Address applied to BUS and P2O-1
6. $\overline{\operatorname{RESET}}=5 v$ (latch address)
7. Data applied to BUS
8. $V_{D D}=25 v$ (programming power)
9. $P R O G=O v$ followed by one 50 ms pulse to 23 V
10. $V_{D D}=5 v$
11. TEST $0=5 v$ (verify mode)
12. Read and verify data on BUS
13. TEST $0=0 v$
14. $\overline{\operatorname{RESET}}=O \mathrm{v}$ and repeat from step 5
15. Programmer should be at conditions of step 1 when 8741 A is removed from socket.

## 8741A Erasure Characteristics

The erasure characteristics of the 8741A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000-4000 \AA$ range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from intel which
should be placed over the 8741A window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A is exposure to shortwave ultraviolet light which has a wavelength of $2537 \AA$. The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of $15 \mathrm{w}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The 8741A should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

## A.C. TIMING SPECIFICATION FOR PROGRAMMING

$T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=25 \mathrm{~V} \pm 1 \mathrm{~V}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| taw | Address Setup Time to $\overline{\text { RESET }} 1$ | 4 tcy |  |  |  |
| twa | Address Hold Time After RESET 1 | 4tcy |  |  |  |
| tow | Data in Setup Time to PROG 1 | 4tcy |  |  |  |
| two | Data in Hold Time After PROG ! | 4icy |  |  |  |
| tPH | RESET Hold Time to Verify | 4tcy |  |  |  |
| tvodw | $\mathrm{V}_{\text {DD }}$ Setup Time to PROG 1 | 4tcy |  |  |  |
| tVDDH | Vod Hold Time After PROG ! | 0 |  |  |  |
| tew | Program Pulse Width | 50 | 60 | mS |  |
| tiw | Test 0 Setup Time for Program Mode | 4tcy |  |  |  |
| twt | Test 0 Hold Time After Program Mode | 4icy |  |  |  |
| too | Test 0 to Data Out Delay |  | 4tcy |  |  |
| tww | $\overline{\text { RESET }}$ Pulse Width to Latch Address | 4tcy |  |  |  |
| $\mathrm{tr}_{\mathrm{r}}$, $\mathrm{ff}^{\text {f }}$ | VDD and PROG Rise and Fall Times | 0.5 | 2.0 | $\mu \mathrm{s}$ |  |
| tcr | CPU Operation Cycle Time | 5.0 |  | $\mu \mathrm{S}$ |  |
| tre | $\overline{\text { RESET }}$ Setup Time Before EA $\dagger$. | 4 tcy |  |  |  |

Note: If TEST 0 is high, $\mathrm{t}_{\mathrm{DO}}$ can be triggered by $\overline{\text { RESET }} \mathrm{t}$.

## D.C. SPECIFICATION FOR PROGRAMMING

$T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=25 \mathrm{~V} \pm 1 \mathrm{~V}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{D O H}$ | VOD Program Voltage High Level | 24.0 | 26.0 | V |  |
| $V_{D D L}$ | VDD Voltage Low Level | 4.75 | 5.25 | V |  |
| $V_{P H}$ | PROG Program Voltage High Level | 21.5 | 24.5 | V |  |
| $V_{P L}$ | PROG Voltage Low Level |  | 0.2 | V |  |
| $V_{E A H}$ | EA Program or Verify Voltage High Level | 21.5 | 24.5 | V |  |
| $V_{E A L}$ | EA Voltage Low Level |  | 5.25 | V |  |
| IDD | VDD High Voltage Supply Current |  | 30.0 | mA |  |
| IPROG | PROG High Voltage Supply Current |  | 16.0 | mA |  |
| IEA | EA High Voltage Supply Current |  | 1.0 | mA |  |

## WAVEFORMS FOR PROGRAMMING

COMBINATION PROGRAM/VERIFY MODE (EPROM'S ONLY)


VERIFY MODE (ROM/EPROM)


NOTES:

1. PROG MUST FLOAT IF EA IS LOW (i.e., $\neq 23 \mathrm{~V}$ ), OR IF $\mathrm{TO}=5 \mathrm{~V}$ FOR THE 8741A. FOR THE 8041A PROG MUST ALWAYS FLOAT.
2. XTAL1 AND XTAL 2 DRIVEN BY 3.6 MHz CLOCK WILL GIVE $4.17{ }_{\mu}$ sec tcy. THIS IS ACCEPT ABLE FOR 8741A-8 PARTS AS WELL AS STANDARD PARTS.
3. $A O$ MUST BE HELD LOW (I.e., $=0 V$ ) DURING PROGRAMIVERIFY MODES.

The 8741A EPROM can be programmed by either of two Intel products:

1. PROMPT-48 Microcomputer Design Aid, or
2. Universal PROM Programmer (UPP series) peripheral of the Intellec ${ }^{\text {® }}$ Development System with a UPP-848 Personality Card.

# HIGH SPEED 1 OUT OF 8 BINARY DECODER 

- I/O Port or Memory Selector

Simple Expansion - Enable Inputs

- High Speed Schottky Bipolar Technology - 18 ns Max Delay


## Directly Compatible with TTL Logic Circuits

■ Low Input Load Current - 0.25 mA Max, $1 / 6$ Standard TTL Input Load

■ Minimum Line Reflection - Low Voltage Diode Input Clamp

- Outputs Sink 10 mA Min

16-Pin Dual In-Line Ceramic or Plastic Package

The Intel ${ }^{(8)} 8205$ decoder can be used for expansion of systems which utilize input ports, output ports, and memory components with active low chip select input. When the 8205 is enabled, one of its 8 outputs goes "low", thus a single row of a memory system is selected. The 3-chip enable inputs on the 8205 allow easy system expansion. For very large systems, 8205 decoders can be cascaded such that each decoder can drive 8 other decoders for arbitrary memory expansions.

The 8205 is packaged in a standard 16 -pin dual in-line package, and its performance is specified over the temperature range of $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, ambient. The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffussion process.

PIN CONFIGURATION


PIN NAMES

| $A_{0} \cdot A_{2}$ | ADDRESS INPUTS |
| :--- | :--- |
| $\overline{E_{1}} \cdot \overline{E_{3}}$ | ENABLE INPUTS |
| $\overline{O_{0}} \cdot \overline{O_{7}}$ | DECODED OUTPUTS |

LOGIC SYMBOL


| ADDRESS |  |  | ENABLE |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $E_{1}$ | $\mathrm{E}_{2}$ | $E_{3}$ | 0 | 1 | 2 | 3 | 4 | 5 | G | 1 |
| L | L | L | L | L | H | L | H | H | H | H | H | H | H |
| H | L | L | 1 | L | H | H | L | H | H | H | H | H | H |
| L | H | L | L | L | H | H | H | L | H | H | H | M | H |
| H | H | L | L | 1 | H | H | H | H | L | H | H | H | H |
| L | L | H | L | L | H | H | H | H | H | L | H | H | H |
| H | L | H | 1 | L | H | H | H | H | H | H | 1 | H | H |
| L | H | H | L | L | H | H | ${ }^{H}$ | H | H | H | H | 1 | H |
| H | H | H | L | L | H | H | H | H | H | H | H | H | 1 |
| $\times$ | $\times$ | x | L | L | L | H | H | H | H | H | H | H | H |
| $x$ | $x$ | X | H | 1 | L | H | H | H | H | H | H | H | H |
| $x$ | $x$ | $x$ | L | H | L | H | H | H | H | H | H | H | H |
| X | $\times$ | X | H | H | L | H | H | H | H | H | H | H | H |
| $x$ | X | X | H | L | H | H | H | H | H | H | H | H | H |
| $x$ | $x$ | X | L | H | H | H | H | H | H | H | H | H | H |
| X | X | X | H | H | H | H | H | H | H | H | H | H | H |

## FUNCTIONAL DESCRIPTION

## Decoder

The 8205 contains a one out of eight binary decoder. It accepts a three bit binary code and by gating this input, creates an exclusive output that represents the value of the input code.

For example, if a binary code of 101 was present on the A0, A1 and A2 address input lines, and the device was enabled, an active low signal would appear on the $\overline{05}$ output line. Note that all of the other output pins are sitting at a logic high, thus the decoded output is said to be exclusive. The decoders outputs will follow the truth table shown below in the same manner for all other input variations.

## Enable Gate

When using a decoder it is often necessary to gate the outputs with timing or enabling signals so that the exclusive output of the decoded value is synchronous with the overall system.
The 8205 has a built-in function for such gating. The three enable inputs ( $\overline{E 1}, \bar{E} \overline{2}, E 3$ ) are ANDed together and create a single enable signal for the decoder. The combination of both active "high" and active "low" device enable inputs provides the designer with a powerfully flexible gating function to help reduce package count in his system.


Figure 1. Enable Gate

| ADDRESS |  |  | ENABLE |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{E}_{1}$ | $E_{2}$ | $E_{3}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| L | L | L | L | L | H | L | H | H | H | H | H | H | H |
| H | L | L | L | L | H | H | L | H | H | H | H | H | H |
| L | H | L | L | L | H | H | H | L | H | H | H | H | H |
| H | H | L | L | L | H | H | H | H | L | H | H | H | H |
| L | L | H | L | L | H | H | H | H | H | L | H | H | H |
| H | L | H | L | L | H | H | H | H | H | H | L | H | H |
| $L$ | H | H | L | L | H | H | H | H | H | H | H | L | H |
| H | H | H | L | L | H | H | H | H | H | H | H | H | L |
| X | X | X | L | L | L | H | H | H | H | H | H | H | H |
| X | X | X | H | L | L | H | H | H | H | H | H | H | H |
| X | X | X | L | H | L | H | H | H | H | H | H | H | H |
| X | $x$ | X | H | H | L | H | H | H | H | H | H | H | H |
| X | X | X | H | L | H | H | H | H | H | H | H | H | H |
| X | X | X | L | H | H | H | H | H | H | H | H | H | H |
| X | X | X | H | H | H | H | H | H | H | H | H | H | H |

## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias: | Ceramic <br> Plastic | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> $-65^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| :--- | :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |  |
| All Output or Supply Voltages | -0.5 to +7 Volts |  |
| All Input Voltages | -1.0 to +5.5 Volts |  |
| Output Currents | 125 mA |  |

*COMIMENT
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

8205

| SYMBOL | PARAMETER | LIMIT |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |  |
| ${ }_{\text {I }}$ | INPUT LOAD CURRENT |  | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=0.45 \mathrm{~V}$ |
| $I_{R}$ | INPUT LEAKAGE CURRENT |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $V_{C}$ | INPUT FORWARD CLAMP VOLTAGE |  | -1.0 | $\checkmark$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT "LOW" VOLTAGE |  | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=10.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT HIGH VOLTAGE | 2.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{l}_{\mathrm{OH}}=-1.5 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | INPUT "LOW' VOLTAGE |  | 0.85 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | INPUT "HIGH" VOLTAGE | 2.0 |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }_{\text {SC }}$ | OUTPUT HIGH SHORT CIRCUIT CURRENT | -40 | -120 | mA | $\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {Ox }}$ | OUTPUT "LOW" VOLTAGE @ HIGH CURRENT |  | 0.8 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OX}}=40 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | POWER SUPPLY CURRENT |  | 70 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |

## TYPICAL CHARACTERISTICS



## SWITCHING CHARACTERISTICS

## Conditions of Test:

Input pulse amplitudes: 2.5 V
Input rise and fall times: 5 nsec between 1 V and 2 V

Measurements are made at 1.5 V


## Test Waveforms

ADDRESS OR ENABLE INPUT PULSE

OUTPUT


## A.C. CHARACTRISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| SYMBOL | PARAMETER | MAX. LIMIT | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| $t_{++}$ | ADDRESS OR ENABLE TO OUTPUT DELAY | 18 | ns |  |
| $\mathrm{t}_{-+}$ |  | 18 | ns |  |
| $t_{+}$ |  | 18 | ns |  |
| $\mathrm{t}_{-}$ |  | 18 | ns |  |
| $\mathrm{C}_{\text {IN }}{ }^{(1)}$ | INPUT CAPACITANCE P8205 | $\begin{aligned} & \text { 4(typ.) } \\ & 5 \text { (typ.) } \end{aligned}$ | $\frac{\mathrm{pF}}{\mathrm{pF}}$ | $\begin{aligned} & f=1 \mathrm{MHz}, V_{C C}=0 \mathrm{~V} \\ & V_{B I A S}=2.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |

1. This parameter is periodically sampled and is not $100 \%$ tested.

## TYPICAL CHARACTERISTICS

ADDRESS OR ENABLE TO OUTPUT DELAY VS. LOAD CAPACITANCE


ADDRESS OR ENABLE TO OUTPUT DELAY VS. AMBIENT TEMPERATURE


## - Synchronous and Asynćhronous Operation

- Synchronous 5-8 Bit Characters; Internal or External Character Synchronization; Automatic Sync Insertion
- Asynchronous 5-8 Bit Characters; Clock Rate-1, 16 or 64 Times Baud Rate; Break Character Generation; 1, $11 / 2$, or 2 Stop Bits; False Start Bit Detection; Automatic Break Detect and Handling.


## ■ Synchronous Baud Rate - DC to 64K Baud

- Asynchronous Baud Rate - DC to 19.2K Baud


## - Full Duplex, Double Buffered, Transmitter and Receiver

- Error Detection - Parity, Overrun and Framing
- Fully Compatible with 8080/8085 CPU
- 28-Pin DIP Package
- All Inputs and Outputs are TTL Compatible
- Single +5V Supply
- Single TTL Clock

The Intel ${ }^{\circledR}$ 8251A is the enhanced version of the industry standard, Intel ${ }^{\circledR} 8251$ Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with intel's new high performance family of microprocessors such as the 8085. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPTY. The chip is constructed using N -channel silicon gate technology.

PIN CONFIGURATION


PIN NAMES

| $\mathrm{D}_{7}-\mathrm{D}_{0}$ | Data Bus (8 bits) |
| :---: | :---: |
| C/D | Control or Data is to be Written or Read |
| $\overline{\mathrm{RD}}$ | Read Data Corimand |
| $\bar{W} R$ | Write Data or Control Command |
| $\overline{C S}$ | Chip Enable |
| CLK | Clock Pulse (TTL) |
| RESET | Reset |
| TxC | Transmitter Clock |
| T×D | Transmitter Data |
| $\overline{\mathrm{RXC}}$ | Receiver Clock |
| $\mathrm{R} \times \mathrm{O}$ | Recetver Data |
| RxRDVY | Receiver Ready (has character for 8080) |
| TxRDY | Transmitter Ready (ready for char from 8080) |


| $\overline{\text { DSR }}$ | Data Set Ready <br> $\overline{\text { DTR }}$ |
| :--- | :--- |
| Data Terminal Ready <br> SYNDET/BD <br> Sync Detect/ <br> Break Detect |  |
| $\overline{R T S}$ | Request to Send Data |
| $\overline{\text { CTS }}$ | Clear to Send Data |
| TXE | Transmitter Empty |
| $V_{C C}$ | +5 Volt Supply |
| GND | Ground |

BLOCK DIAGRAM


## FEATURES AND ENHANCEMENTS

8251A is an advanced design of the industry standard USART, the Intel ${ }^{\circledR}$ 8251. The 8251A operates with an extended range of Intel microprocessors that includes the new 8085 CPU and maintains compatibility with the 8251 . Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the $A C$ and $D C$ specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined $R x$ initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SBRK is programmed.
- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251 A is not selected, the $\overline{R D}$ and $\overline{W R}$ do not affect the internal operation of the device.
- The 8251 A Status can be read at any time but the status update will be inhibited during status read.
- The 8251 A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Synchronous Baud rate from DC to 64 K .
- Fully compatible with Intel's new industry standard, the MCS-85.


## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias. . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage On Any Pin
$\quad$ With Respect to Ground. . . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operaiion of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% ; G N D=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.2 | $\mathrm{V}_{\mathrm{Cc}}$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  | 0.45 | V | $\mathrm{l}_{\mathrm{OL}}=2.2 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| ${ }^{\text {J OFL }}$ | Output Float Leakage |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ TO 0.45 V |
| $I_{\text {IL }}$ | Input Leakage |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ TO 0.45 V |
| ICC | Power Supply Current |  | 100 | mA | All Outputs $=$ High |

## CAPACITANCE

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance |  | 20 | pF | Unmeasured pins returned to GND |


$C_{\mathrm{L}}=150 \mathrm{pF}$.

Figure 16. Test Load Circult


Figure 17. Typical $\Delta$ Output Delay vs. $\Delta$ Capacitance (pF)

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; V_{C C}=5.0 \mathrm{~V} \pm 5 \% ; G N D=0 \mathrm{~V}$
Bus Parameters (Note 1)

## Read Cycle:

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{A R}$ | Address Stable Before $\overline{\operatorname{READ}}(\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}})$ | 50 |  | ns | Note 2 |
| $\mathrm{t}_{\text {RA }}$ | Address Hold Time for $\overline{\mathrm{READ}}(\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}})$ | 50 |  | ns | Note 2 |
| $\mathrm{t}_{\mathrm{RR}}$ | $\overline{\text { READ Pulse Width }}$ | 250 |  | ns |  |
| $\mathrm{t}_{\text {RD }}$ | Data Delay from $\overline{\text { READ }}$ |  | 250 | ns | $3, C_{\mathrm{L}}=150 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | $\overline{\text { READ }}$ to Data Floating | 10 | 100 | ns |  |

Write Cycle:

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AW }}$ | Address Stable Before $\overline{\text { WRITE }}$ | 50 |  | ns |  |
| $\mathrm{t}_{\text {WA }}$ | Address Hold Time for $\overline{\text { WRITE }}$ | 50 |  | ns |  |
| $\mathrm{t}_{\text {WW }}$ | WRITE Pulse Width | 250 |  | ns |  |
| $\mathrm{t}_{\text {DW }}$ | Data Set Up Time for $\overline{\text { WRITE }}$ | 150 |  | ns |  |
| $\mathrm{t}_{\text {WD }}$ | Data Hold Time for $\overline{\text { WRITE }}$ | 50 |  | ns |  |
| $\mathrm{t}_{\text {RV }}$ | Recovery Time Between WRITES | 6 |  | $\mathrm{t}_{\mathrm{CY}}$ | Note 4 |

NOTES: 1. AC timings measured $\mathrm{VOH}_{\mathrm{OH}}=2.0, \mathrm{~V}_{\mathrm{OL}}=0.8$, and with load circuit of Figure 1.
2. Chip Select ( $\overline{\mathrm{CS}}$ ) and Command/Data (C/D) are considered as Addresses.
3. Assumes that Address is valid before $\overline{R_{D}} \downarrow$.
4. This recovery time is for Mode Initialization only. Write Data is allowed only when TxRDY $=1$. Recovery Time between Writes for Asynchronous Mode is $8 \mathrm{t}_{\mathrm{CY}}$ and for Synchronous Mode is $16 \mathrm{t}_{\mathrm{C}} \mathrm{Y}$.

## Input Waveforms for AC Tests



Other Timings:

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {ter }}$ | Clock Period | 320 | 1350 | ns | Notes 5, 6 |
| $\mathbf{t}_{\phi}$ | Clock High Pulse Width | 140 | $\mathrm{t}_{\mathrm{CY}-90}$ | ns |  |
| ¢ $\overline{\text { ¢ }}$ | Clock Low Pulse Width | 90 |  | ns |  |
| $\mathrm{t}_{\mathrm{R}, \mathrm{t}_{\mathrm{F}}}$ | Clock Rise and Fall Time |  | 20 | ns |  |
| ${ }_{\text {t }{ }_{\text {d }} \text { x }}$ | TxD Delay from Falling Edge of $\overline{\text { TxC }}$ |  | 1 | $\mu \mathrm{s}$ |  |
| $\mathrm{f}_{\mathrm{T} \times}$ | Transmitter Input Clock Frequency <br> 1x Baud Rate <br> 16x Baud Rate <br> 64x Baud Rate | DC <br> DC <br> DC | $\begin{array}{r} 64 \\ 310 \\ 615 \end{array}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |  |
| ${ }_{\text {t }}^{\text {TPW }}$ | Transmitter Input Clock Pulse Width <br> 1x Baud Rate <br> 16x and 64x Baud Rate | $\begin{array}{r} 12 \\ 1 \end{array}$ |  | $\begin{aligned} & \mathrm{t}_{\mathrm{CY}} \\ & \mathrm{t}_{\mathrm{CY}} \end{aligned}$ |  |
| ${ }^{\text {t }}$ PPD | Transmitter Input Clock Pulse Delay <br> 1x Baud Rate <br> $16 x$ and $64 x$ Baud Rate | $\begin{array}{r} 15 \\ 3 \end{array}$ |  | $\begin{aligned} & \mathrm{t}_{\mathrm{Cr}} \\ & \mathrm{t}_{\mathrm{Cr}} \end{aligned}$ |  |
| $\mathrm{f}_{\mathrm{RX}}$ | Receiver Input Clock Frequency <br> 1x Baud Rate <br> 16x Baud Rate <br> 64x Baud Rate | DC <br> DC <br> DC | $\begin{array}{r} 64 \\ 310 \\ 615 \end{array}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |  |
| $t_{\text {RPW }}$ | Receiver Input Clock Pulse Width 1x Baud Rate 16x and 64x Baud Rate | $\begin{array}{r} 12 \\ 1 \end{array}$ |  | $\begin{aligned} & \mathrm{t}_{\mathrm{CY}} \\ & \mathrm{t}_{\mathrm{CY}} \end{aligned}$ |  |
| $\mathrm{t}_{\text {RPD }}$ | Receiver Input Clock Pulse Delay 1x Baud Rate 16x and 64x Baud Rate | $\begin{array}{r} 15 \\ 3 \end{array}$ |  | $\begin{aligned} & \mathrm{t}_{\mathrm{CY}} \\ & \mathrm{t}_{\mathrm{CY}} \\ & \hline \end{aligned}$ |  |
| $\mathrm{t}_{\text {TXRDY }}$ | TxRDY Pin Delay from Center of last Bit |  | 8 | ${ }_{\text {t }}^{\text {c }} \mathrm{Y}$ | Note 7 |
| $\mathrm{t}_{\text {T } \times \text { RDY CLEAR }}$ | TxRDY $\downarrow$ from Leading Edge of WR |  | 6 | ${ }^{\mathrm{t}} \mathrm{CY}$ | Note 7 |
| $t_{\text {RXRDY }}$ | RxRDY Pin Delay from Center of last Bit |  | 24 | ${ }^{\text {t }} \mathrm{C} Y$ | Note 7 |
| $\mathrm{t}_{\text {RX }}$ RDY CLEAR | RxRDY $\downarrow$ from Leading Edge of $\overline{\mathrm{RD}}$ |  | 6 | ${ }^{\text {t }} \mathrm{CY}$ | Note 7 |
| $t_{\text {IS }}$ | Internal SYNDET Delay from Rising Edge of $\overline{\mathrm{RxC}}$ |  | 24 | ${ }_{\text {t }}^{\text {Cr }}$ | Note 7 |
| tes | External SYNDET Set-Up Time Before <br> Falling Edge of $\overline{\mathrm{RxC}}$ | 16 |  | ${ }_{\text {t }}^{\text {Cr }}$ | Note 7 |
| ${ }_{\text {t TXEMPTY }}$ | TxEMPTY Delay from Center of Last Bit | 20 |  | ${ }^{\text {t }} \mathrm{Cr}$ | Note 7 |
| twe | Control Delay from Rising Edge of WRITE (TxEn, DTR, RTS) | 8 |  | ${ }_{\text {t }} \mathrm{CY}$ | Note 7 |
| $\mathrm{t}_{\mathrm{CR}}$ | Control to READ Set-Up Time ( $\overline{\mathrm{DSR}}, \overline{\mathrm{CTS}}$ ) | 20 |  | ${ }_{\text {t }}^{C}$ | Note 7 |

5. The $T \times C$ and $R \times C$ frequencies have the following limitations with respect to CLK.

For $1 \times$ Baud Rate, $\mathrm{f}_{\mathrm{x}}$ or $\mathrm{f}_{\mathrm{R}_{\mathrm{x}}} \leqslant 1 /\left(30 \mathrm{t}_{\mathrm{CY}}\right)$
For $16 x$ and $64 x$ Baud Rate, $f_{T x}$ or $f_{R x} \leqslant 1 /\left(4.5 t_{C Y}\right)$
6. Reset Pulse Width $=6{ }^{t} \mathrm{CY}$ minimum; System Clock must be running during Reset.
7. Status update can have a maximum delay of 28 clock periods from the event affecting the status.

## 8253/8253-5 <br> PROGRAMMABLE INTERVAL TIMER

MCS-85 ${ }^{\text {TM }}$ Compatible 8253-5
■ 3 Independent 16-Bit Counters

- DC to 2 MHz

Programmable Counter Modes

- Count Binary or BCD
- Single +5 V Supply
- 24-Pin Dual In-Line Package

The Intel ${ }^{*} 8253$ is a programmable counter/timer chip designed for use as all Intel microcomputer peripheral. It uses nMOS technology with a single +5 V supply and is packaged in a 24 -pin plastic DIP.
It is organized as 3 independent 16 -bit counters, each with a count rate of up to 2 MHz . All modes of operation are software programmable.

PIN CONFIGURATION


PIN NAMES

| $D_{7} \cdot D_{0}$ | OATA BUS (8 BIT) |
| :--- | :--- |
| CLKN | COUNTER CLOCK INPUTS |
| GATE N | COUNTER GATE INPUTS |
| OUTN | COUNTER OUTPUTS |
| RD | READ COUNTER |
| WR | WRITE COMMAND OR DATA |
| $C S$ | CHIP SELECT |
| $A_{0} A_{1}$ | COUNTER SELECT |
| $V_{C C}$ | +5VOLTS |
| GNO | GROUND |

BLOCK DIAGRAM


## FUNCTIONAL DESCRIPTION

## General

The 8253 is a programmable interval timer/counter specifically designed for use with the Intel ${ }^{\text {rw }}$ Microcomputer systems. Its function is that of a general purpose, multi-timing element that can be treated as an array of I/O ports in the system software.
The 8253 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in systems software, the programmer configures the 8253 to match his requirements, initializes one of the counters of the 8253 with the desired quantity, then upon command the 8253 will count out the delay and interrupt the CPU when it has completed its tasks. It is easy to see that the software overhead is minimal and that multiple delays can easily be maintained by assignment of priority levels.
Other counter/timer functions that are non-delay in nature but also common to most microcomputers can be implemented with the 8253.

- Programmable Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller


## Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8253 to the system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput CPU instructions. The Data Bus Buffer has three basic functions.

1. Programming the MODES of the 8253 .
2. Loading the count registers.
3. Reading the count values.

## Read/Write Logic

The Read/Write Logic accepts inputs from the system bus and in turn generates control signals for overall device operation. It is enabled or disabled by CS so that no operation can occur to change the function unless the device has been selected by the system logic.

## $\overline{\mathrm{RD}}$ (Read)

A "low" on this input informs the 8253 that the CPU is inputting data in the form of a counters value.

## $\overline{W R}$ (Write)

A "low" on this input informs the 8253 that the CPU is outputting data in the form of mode information or loading counters.

## A0, A1

These inputs are normally connected to the address bus. Their function is to select one of the three counters to be operated on and to address the control word register for mode selection.

## $\overline{\text { CS }}$ (Chip Select)

A "low" on this input enables the 8253. No reading or writing will occur unless the device is selected. The $\overline{\mathrm{CS}}$ input has no effect upon the actual operation of the counters.


Figure 1. Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

| $\overline{\mathbf{C S}}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 0 | 0 | 0 | Load Counter No. 0 |
| 0 | 1 | 0 | 0 | 1 | Load Counter No. 1 |
| 0 | 1 | 0 | 1 | 0 | Load Counter No. 2 |
| 0 | 1 | 0 | 1 | 1 | Write Mode Word |
| 0 | 0 | 1 | 0 | 0 | Read Counter No. 0 |
| 0 | 0 | 1 | 0 | 1 | Read Counter No. 1 |
| 0 | 0 | 1 | 1 | 0 | Read Counter No. 2 |
| 0 | 0 | 1 | 1 | 1 | No-Operation 3-State |
| 1 | X | X | X | X | Disable 3-State |
| 0 | 1 | 1 | X | X | No-Operation 3-State |

## Control Word Register

The Control Word Register is selected when A0, A1 are 11. It then accepts information from the data bus buffer and stores it in a register. The information stored in this register controls the operational MODE of each counter, selection of binary or BCD counting and the loading of each count register.
The Control Word Register can only be written into; no read operation of its contents is available.

## Counter \#0, Counter \#1, Counter \#2

These three functional blocks are identical in operation so only a single Counter will be described. Each Counter consists of a single, 16-bit, pre-settable, DOWN counter. The counter can operate in either binary or BCD and its input, gate and output are configured by the selection of MODES stored in the Control Word Register.

The counters are fully independent and each can have separate Mode configuration and counting operation, binary or BCD. Also, there are special features in the control word that handle the loading of the count value so that software overhead can be minimized for these functions.

The reading of the contents of each counter is available to the programmer with simple READ operations for event counting applications and special commands and logic are included in the 8253 so that the contents of each. counter can be read "on the fly" without having to inhibit the clock input.

## 8253 SYSTEM INTERFACE

The 8253 is a component of the intel ${ }^{\text {™ }}$ Microcomputer Systems and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of peripheral I/O ports; three are counters and the fourth is a control register for MODE programming.

Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The $\overline{\mathrm{CS}}$ can be derived directly from the address bus using a linear select method. Or it can be connected to the output of a decoder, such as an Intel ${ }^{\circledR} 8205$ for larger systems.


Figure 2. Block Diagram Showing Control Word Register and Counter Functions


Figure 3. 8253 System Interface

MODE 0: Interrupt on Terminal Count


MODE 1: Programmable One-Shot


MODE 2: Rate Generator


MODE 3: Square Wave Generator


MODE 4: Software Triggered Strobe



MODE 5: Hardware Triggered Strobe


Figure 5. 8253 Timing Diagrams

## 8253 READ/WRITE PROCEDURE

## Write Operations

The systems software must program each counter of the 8253 with the mode and quantity desired. The programmer must write out to the 8253 a MODE control word and the programmed number of count register bytes (1 or 2) prior to actually using the selected counter.

The actual order of the programming is quite flexible. Writing out of the MODE control word can be in any sequence of counter selection, e.g., counter \#0 does not have to be first or counter \#2 last. Each counter's MODE control word register has a separate address so that its loading is completely sequence independent. (SC0, SC1)
The loading of the Count Register with the actual count value, however, must be done in exactly the sequence programmed in the MODE control word (RL0, RL1). This loading of the counter's count register is still sequence independent like the MODE control word loading, but when a selected count register is to be loaded it must be loaded with the number of bytes programmed in the MODE control word (RLO, RL1). The one or two bytes to be loaded in the count register do not have to follow the associated MODE control word. They can be programmed at any time following the MODE control word loading as long as the correct number of bytes is loaded in order.
All counters are down counters. Thus, the value loaded into the count register will actually be decremented. Loading all zeroes into a count register will result in the maximum count ( $2^{16}$ for Binary or $10^{4}$ for BCD). In MODE 0 the new count will not restart until the load has been completed. It will accept one of two bytes depending on how the MODE control words (RLO, RL1) are programmed. Then proceed with the restart operation.

|  | MODE Control Word <br> Counter $n$ |
| :---: | :---: |
| LSB | Count Register byte <br> Counter $n$ |
| MSB | Count Register byte <br> Counter $n$ |

Note: Format shown is a simple example of loading the 8253 and does not imply that it is the only format that can be used.

Figure 6. Programming Format

| No. 1 |  |  | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MODE Control Word Counter 0 | 1 | 1 |
| No. 2 |  | MODE Control Word Counter 1 | 1 | 1 |
| No. 3 |  | MODE Control Word Counter 2 | 1 | 1 |
| No. 4 | LSB | Count Register Byte Counter 1 | 0 | 1 |
| No. 5 | MSB | Count Register Byte Counter 1 | 0 | 1 |
| No. 6 | LSB | Count Register Byte Counter 2 | 1 | 0 |
| No. 7 | MSB | Count Register Byte Counter 2 | 1 | 0 |
| No. 8 | LSB | Count Register Byte Counter 0 | 0 | 0 |
| No. 9 | MSB | Count Register Byte Counter 0 | 0 | 0 |

Note: The exclusive addresses of each counter's count register make the task of programming the 8253 a very simple matter, and maximum effective use of the device will result if this feature is fully utilized.

Figure 7. Alternate Programming Formats

## Read Operations

In most counter applications it becomes necessary to read the value of the count in progress and make a computational decision based on this quantity. Event counters are probably the most common application that uses this function. The 8253 contains logic that will allow the programmer to easily read the contents of any of the three counters without disturbing the actual count in progress.
There are two methods that the programmer can use to read the value of the counters. The first method involves the use of simple I/O read operations of the selected counter. By controlling the AO. A1 inputs to the 8253 the programmer can select the counter to be read (remember that no read operation of the mode register is allowed AO, A1-11). The only requirement with this method is that in order to assure a stable count reading the actual operation of the selected counter must be inhibited either by controlling the Gate input or by external logic that inhibits the clock input. The coritents of the counter selected will be available as follows:
first I/O Read contains the least significant byte (LSB).
second I/O Read contains the most significant byte (MSB)
Due to the internal logic of the 8253 it is absolutely necessary to complete the entire reading procedure. If two bytes are programmed to be read then two bytes must be read before any loading WR command can be sent to the same counter.

Read Operation Chart

| A1 | AO | RD |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Read Counter No. 0 |
| 0. | 1 | 0 | Read Counter No. 1 |
| 1 | 0 | 0 | Read Counter No. 2 |
| 1 | 1 | 0 | Illegal |

## Reading While Counting

In order for the programmer to read the contents of any counter without effecting or disturbing the counting operation the 8253 has special internal logic that can be accessed using. simple WR commands to the MODE register. Basically, when the programmer wishes to read the contents of a selected counter "on the fly" he loads the MODE register with a special code which latches the present count value into a storage register so that its contents contain an accurate, stable quantity. The programmer then issues a normal read command to the selected counter and the contents of the latched register is avaitable.

## MODE Register for Latching Count

$A 0, A 1=11$

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SC1 | SC0 | 0 | 0 | X | X | X | X |

SC1.SC0 - specify counter to be latched.
D5.D4 - 00 designates counter latching operation.
$\mathrm{X} \quad$ - don't care.
The same limitation applies to this mode of reading the counter as the previous method. That is, it is mandatory to complete the entire read operation as programmed. This command has no effect on the counter's mode.


[^1]Figure 8. MCS-85 ${ }^{\text {TM }}$ Clock Interface*

## ABSOLUTE MAXIMUM RATINGS*

| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage On Any Pin |  |
| With Respect to Ground | -0.5 V to +7 V |
| Power Dissipation | 1 Wat |


#### Abstract

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $\left.70^{\circ} \mathrm{C} ; V_{C C}=5 \mathrm{~V} \pm 5 \%\right)$

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{I L}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $V_{I H}$ | Input High Voltage | 2.2 | $V_{C C}+.5 \mathrm{~V}$ | V |  |
| $V_{\mathrm{OL}}$ | Output Low Voltage |  | 0.45 | V | Note 1 |
| $V_{\text {OH }}$ | Output High Voltage | 2.4 |  | V | Note 2 |
| $I_{\text {IL }}$ | Input Load Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $V_{I N}=V_{C C}$ to 0 V |
| $I_{\text {OFL }}$ | Output Float Leakage |  | $\pm 10$ | $\mu \mathrm{~A}$ | $V_{\text {OUT }}=V_{\text {CC }}$ to 0 V |
| $I_{\text {CC }}$ | $V_{\text {CC }}$ Supply Current |  | 140 | mA |  |

Note 1: $8253, \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} ; 8253-5, \mathrm{I}_{\mathrm{OL}}=2.2 \mathrm{~mA}$.
Note 2: 8253 , $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A} ; 8253 \cdot 5, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.

CAPACITANCE $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance |  |  | 20 | pF | Unmeasured pins returned to $\mathrm{V}_{\mathrm{SS}}$ |

## A.C. CHARACTERISTICS <br> $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=5.0 \mathrm{~V} \pm 5 \% ; G N D=0 \mathrm{~V}$

Bus Parameters (Note 1)
Read Cycle:

| SYMBOL | PARAMETER | 8253 |  | 8253-5 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{t}_{\text {AR }}$ | Address Stable Before $\overline{\text { READ }}$ | 50 |  | 30 |  | ns |
| $t_{\text {RA }}$ | Address Hold Time for $\overline{\text { READ }}$ | 5 |  | 5 |  | ns |
| trR | $\overline{\text { READ }}$ Pulse Width | 400 |  | 300 |  | ns |
| $t_{\text {R }}$ | Data Delay From $\overline{R E A D}^{21}$ |  | 300 |  | 200 | ns |
| ${ }^{\text {d }}$ F | $\overline{\mathrm{READ}}$ to Data Floating | 25 | 125 | 25 | 100 | ns |
| $t^{\text {RV }}$ | Recovery Time Between READ and Any Other Control Signal | 1 |  | 1 |  | $\mu \mathrm{s}$ |

Write Cycle:

|  |  | $\mathbf{8 2 5 3}$ |  | $\mathbf{8 2 5 3 - 5}$ |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | MIN. | MAX. | MIN. | MAX. | UNIT |
| $\mathrm{t}_{\text {AW }}$ | Address Stable Before $\overline{\text { WRITE }}$ | 50 |  | 30 |  | ns |
| $\mathrm{t}_{\text {WA }}$ | Address Hold Time for $\overline{\text { WRITE }}$ | 30 |  | 30 |  | ns |
| $\mathrm{t}_{\text {WW }}$ | $\overline{\text { WRITE Pulse Width }}$ | 400 |  | 300 |  | ns |
| $\mathrm{t}_{\text {DW }}$ | Data Set Up Time for $\overline{\text { WRITE }}$ | 300 |  | 250 |  | ns |
| $\mathrm{t}_{\text {WD }}$ | Data Hold Time for $\overline{\text { WRITE }}$ | 40 |  | 30 |  | ns |
| $\mathrm{t}_{\text {RV }}$ | Recovery Time Between $\overline{\text { WRITE }}$ <br> and Any Other Control Signal | 1 |  | 1 |  | $\mu \mathrm{~s}$ |

Notes: 1. AC timings measured at $\mathrm{VOH}_{\mathrm{OH}}=2.2, \mathrm{~V}_{\mathrm{OL}}=0.8$
2. Test Conditions: $8253, C_{L}=100 \mathrm{pF} ; 8253-5: C_{L}=150 \mathrm{pF}$.

## Write Timing:



Read Timing:


## Input Waveforms for A.C. Tests:



## Clock and Gate Timing:

| SYMBOL | PARAMETER | 8253 |  | 8253-5 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| ${ }^{\text {t }}$ CLK | Clock Period | 380 | dc | 380 | dc | ns |
| $\mathrm{t}_{\text {PWH }}$ | High Pulse Width | 230 |  | 230 |  | ns |
| tpWL | Low Pulse Width | 150 |  | 150 |  | ns |
| $\mathrm{t}_{\mathrm{GW}}$ | Gate Width High | 150 |  | 150 |  | ns |
| $\mathrm{t}_{\mathrm{GL}}$ | Gate Width Low | 100 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{GS}}$ | Gate Set Up Time to CLK $\uparrow$ | 100 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{GH}}$ | Gate Hold Time After CLK $\uparrow$ | 50 |  | 50 |  | ns |
| $\mathrm{t}_{\text {OD }}$ | Output Delay From CLK $\downarrow$ [1] |  | 400 |  | 400 | ns |
| todg | Output Delay From Gate $\downarrow$ [1] |  | 300 |  | 300 | ns |

Note 1: Test Conditions: 8253: $C_{L}=100 \mathrm{pF}$; 8253-5: $C_{L}=150 \mathrm{pF}$.


## 8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE

MCS-85 ${ }^{\text {TM }}$ Compatible 8255A-5
24 Programmable I/O Pins

- Completely TTL Compatible

Fully Compatible with Intel ${ }^{\circledR}$ Microprocessor Families

- Improved Timing Characteristics
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40-Pin Dual In-Line Package
- Reduces System Package Count
- Improved DC Driving Capability

The Intel ${ }^{(0)}$ 8255A is a general purpose programmable $1 / O$ device designed for use with Intel ${ }^{(0)}$ microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0 ), each group of $12 / / O$ pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.

PIN CONFIGURATION


PIN NAMES

| $D_{1}-D_{0}$ | DATA BUS (BI DIRECTIONAL |
| :--- | :--- |
| RESET | RESET INPUT |
| CS | CHIP SELECT |
| $\overline{R D}$ | READ INPUT |
| WA | WRITE INPUT |
| AO, A1 | PORT ADDRESS |
| PA7.PAO | PORT A (BIT) |
| PB7-PEO | PORT B (BIT) |
| PC7-PCO | PORT C (BIT) |
| VCC | +5 VOLTS |
| GND | OVOLTS |

8255A BLOCK DIAGRAM


## 8255A FUNCTIONAL DESCRIPTION

## General

The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel microcomputer systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

## Data Bus Buffer

This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

## Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

## ( $\overline{\mathrm{CS}})$

Chip Select. A "low" on this input pin enables the communiction between the 8255A and the CPU.

## (RD)

Read. A "low" on this input pin enables the 8255A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 8255A.

## (WR)

Write. A "low" on this input pin enables the CPU to write data or control words into the 8255A.

## ( $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$ )

Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus ( $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$ ).

8255A BASIC OPERATION

| $A_{1}$ | $A_{0}$ | $\overline{\mathbf{R D}}$ | $\overline{W R}$ | $\overline{\mathbf{C S}}$ | INPUT OPERATION (READ) |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 1 | 0 | PORT $A \Rightarrow$ DATA BUS |
| 0 | 1 | 0 | 1 | 0 | PORT B $\Rightarrow$ DATA BUS |
| 1 | 0 | 0 | 1 | 0 | PORT C $\Rightarrow$ DATA BUS |
|  |  |  |  |  | OUTPUT OPERATION <br> (WRITE) |
| 0 | 0 | 1 | 0 | 0 | DATA BUS $\Rightarrow$ PORT A |
| 0 | 1 | 1 | 0 | 0 | DATA BUS $\Rightarrow$ PORT B |
| 1 | 0 | 1 | 0 | 0 | DATA BUS $\Rightarrow$ PORT $C$ |
| 1 | 1 | 1 | 0 | 0 | DATA BUS $\Rightarrow$ CONTROL |
|  |  |  |  |  | DISABLE FUNCTION |
| X | X | X | X | 1 | DATA BUS $\Rightarrow 3-$ STATE |
| 1 | 1 | 0 | 1 | 0 | ILLEGAL CONDITION |
| X | X | 1 | 1 | 0 | DATA BUS $\Rightarrow 3-$ STATE |



Figure 1. 8255A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions

## (RESET)

Reset. A "high on this input clears the control register and all ports ( $\mathrm{A}, \mathrm{C}, \mathrm{C}$ ) are set to the input mode.

## Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the 8255A. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A - Port A and Port C upper (C7-C4)
Control Group B - Port B and Port C lower (C3-C0)
The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

## Ports A, B, and C

The 8255A contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255A.

Port A. One 8-bit data output latch/buffer and one 8 -bit data input latch.

Port B. One 8-bit data input/output latch/buffer and one 8 -bit data input buffer.

Port C. One 8-bit data output latch/buffer and one 8 -bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B .


PIN CONFIGURATION


PIN NAMES

| $D_{7} D_{0}$ | DATA BUS (BI.DIRECTIONAL) |
| :--- | :--- |
| RESET | RESE Y INPUT |
| CS | CHIP SELECT |
| $\overline{\text { RD }}$ | READ INPUT |
| $\overline{\text { WR }}$ | WRITE INPUT |
| AO. AI | PORT ADDRESS |
| PA7.PAO | PORT A (BIT) |
| PB7.PBO | PORT B IBIT) |
| PC7.PCO | PORT C (BIT) |
| VCC | +5 VOLTS |
| GND | GVOLTS |

Figure 2. 8225A Block Diagram Showing Group A and Group B Control Functions

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias. $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage on Any Pin

With Respect to Ground . . . . . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . 1 Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \% ; G N D=0 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{I L}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}(\mathrm{DB})$ | Output Low Voltage (Data Bus) |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.5 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OL}}(\mathrm{PER})$ | Output Low Voltage (Peripheral Port) |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=1.7 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}(\mathrm{DB})$ | Output High Voltage (Data Bus) | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OH}}(\mathrm{PER})$ | Output High Voltage (Peripheral Port) | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{DAR}}{ }^{11]}$ | Darlington Drive Current | -1.0 | -4.0 | mA | $\mathrm{R}_{\mathrm{EXT}}=750 \Omega ; \mathrm{V}_{\mathrm{EXT}}=1.5 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current |  | 120 | mA |  |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Load Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\mathrm{OFL}}$ | Output Float Leakage |  | $\pm 10$ | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |

Note 1: Available on any 8 pins from Port B and C.

## CAPACITANCE

$T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{I / O}$ | I/O Capacitance |  |  | 20 | pF | Unmeasured pins returned to GND |



[^2]Figure 24. Test Load Circuit (for dB)

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{GND}=0 \mathrm{~V}$

## Bus Parameters

Read:

| SYMBOL | PARAMETER | 8255A |  | 8255A-5 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{t}_{\text {AR }}$ | Address Stable Before READ | 0 |  | 0 |  | ns |
| $t_{\text {RA }}$ | Address Stable After READ | 0 |  | 0 |  | ns |
| $t_{\text {RR }}$ | READ Pulse Width | 300 |  | 300 | $\stackrel{1}{ }$ | ns |
| $\mathrm{t}_{\mathrm{RD}}$ | Data Valid From READ ${ }^{11]}$ |  | 250 |  | 200 | ns |
| t ${ }_{\text {b }}$ | Data Float After READ | 10 | 150 | 10 | 100 | ns |
| tr V | Time Between READs and/or WRITEs | 850 |  | 850 | - | ns |

## Write:

| SYMBOL | PARAMETER | 8255A |  | 8255A. 5 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| $\mathrm{t}_{\text {AW }}$ | Address Stable Before WRITE | 0 |  | 0 |  | ns |
| twA | Address Stable After WRITE | 20 |  | 20 |  | ns |
| ${ }_{\text {tw }}$ w | WRITE Pulse Width | 400 |  | 300 |  | ns |
| ${ }^{\text {t }}$ W | Data Valid to WRITE (T.E.) | 100 |  | 100 |  | ns |
| twD | Data Valid After WRITE | 30 |  | 30 |  | ns |

## Other Timings:

| SYMBOL | PARAMETER | 8255A |  | 8255A-5 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| ${ }^{\text {twb }}$ | WR = 1 to Output ${ }^{11]}$ |  | 350 |  | 350 | ns |
| $\mathrm{t}_{\mathrm{IR}}$ | Peripheral Data Before RD | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HR}}$ | Peripheral Data After RD | 0 |  | 0 | - | ns |
| $\mathrm{t}_{\text {AK }}$ | ACK Pulse Width | 300 |  | 300 |  | ns |
| $\mathrm{t}_{\text {ST }}$ | STB Pulse Width | 500 |  | 500 |  | ns |
| $t_{\text {PS }}$ | Per. Data Before T.E. of STB | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PH}}$ | Per. Data After T.E. of STB | 180 |  | 180 |  | ns |
| tad | ACK $=0$ to Output ${ }^{11]}$ |  | 300 |  | 300 | ns |
| $t_{\text {KD }}$ | ACK $=1$ to Output Float | 20 | 250 | 20 | 250 | ns |
| $t_{\text {wob }}$ | $W \mathrm{R}=1$ to OBF $=0{ }^{[1]}$ |  | 650 |  | 650 | ns |
| $\mathrm{t}_{\mathrm{AOB}}$ | $\mathrm{ACK}=0$ to $\mathrm{OBF}=1^{[1]}$ |  | 350 |  | 350 | ns |
| ${ }_{\text {t }}^{\text {SIB }}$ | STB $=0$ to $\ B F=1[1]$ |  | 300 |  | 300 | ns |
| $t_{\text {RIB }}$ | $R D=1$ to $I B F=0^{[1]}$ |  | 300 |  | 300 | ns |
| $t_{\text {RIT }}$ | $\mathrm{RD}=0$ to $\mathrm{INTR}=0^{[1]}$ |  | 400 |  | 400 | ns |
| ${ }_{\text {t }}^{\text {SIT }}$ | STB $=1$ to $\mathrm{INTR}=1^{[1]}$ |  | 300 |  | 300 | ns |
| $\mathrm{t}_{\text {AIT }}$ | ACK $=1$ to INTR $=1^{[1]}$ |  | 350 |  | 350 | ns |
| ${ }_{\text {t WIT }}$ | WR $=0$ to INTR $=00^{[1]}$ |  | 850 |  | 850 | ns |

Notes: 1. Test Conditions: 8255A: $C_{L}=100 \mathrm{pF}$ : 8255A-5: $C_{L}=150 \mathrm{pF}$.
2. Period of Reset pulse must be at least $50 \mu$ s during or after power on. Subsequent Reset pulse can be 500 ns min.


Figure 25. Input Waveforms for A.C. Tests


Figure 26. MODE 0 (Basic Input)


Figure 27. MODE 0 (Basic Output)


Figure 28. MODE 1 (Strobed Inut)


Figure 29. MODE 1 (Strobed Output)


Figure 30. MODE 2 (Bidirectional)

NOTE: Any sequence where $\overline{W R}$ occurs before $\overline{A C K}$ and $\overline{S T B}$ occurs before $\overline{R D}$ is permissible. $(I N T R=I B F \cdot \overline{M A S K} \cdot \overline{S T B} \cdot \overline{R D}+\overline{O B F} \cdot \overline{M A S K} \cdot \overline{A C K} \cdot \overline{W R})$

## 8271/8271-6/8271-8 <br> PROGRAMMABLE FLOPPY DISK CONTROLLER

\author{

- IBM 3740 Soft Sectored Format Compatible <br> - Programmable Record Lengths <br> - Multi-Sector Capability <br> - Maintain Dual Drives with Minimum Software Overhead Expandable to 4 Drives <br> \section*{- Automatic Read/Write Head Positioning and Verification}
}

\author{

- Internal CRC Generation and Checking <br> - Programmable Step Rate, Settle-Time, Head Load Time, Head Unload Index Count <br> - Fully MCS-80 ${ }^{\text {TM }}$ and MCS-85 ${ }^{\text {TM }}$ Compatible <br> - Single +5V Supply <br> 40-Pin Package
}

The Intel ${ }^{\top} 8271$ Programmable Floppy Disk Controller (FDC) is an LSI component designed to interface one to 4 floppy disk drives to an 8 -bit microcomputer system. Its powerful control functions minimize both hardware and software overhead normally associated with floppy disk controllers.

PIN CONFIGURATION
BLOCK DIAGRAM


## 8271 BASIC FUNCTIONAL DESCRIPTION

## General

The 8271 Floppy Disk Controller (FDC) interfaces either two single or one dual floppy drive to an eight bit microprocessor and is fully compatible with Intel's new high performance MCS-85 microcomputer system. With minimum external circuitry, this innovative controller supports most standard, commonly-available flexible disk drives including the mini-floppy.
The 8271 FDC supports a comprehensive soft sectored format which is IBM 3740 compatible and includes provision for the designating and handling of bad tracks. It is a high level controller that relieves the CPU (and user) of many of the control tasks associated with implementing a floppy disk interface. The FDC supports a variety of high level instructions which allow the user to store and retrieve data on a floppy disk without dealing with the low level details of disk operation.
In addition to the standard read/write commands, a scan command is supported. The scan command allows the user program to specify a data pattern and instructs the FDC to search for that pattern on a track. Any application that is required to search the disk for information (such as point of sale price lookup, disk directory search, etc.), may use the scan command to reduce the CPU overhead. Once the scan operation is initiated, no CPU intervention is required.

## Hardware Description

The 8271 is packaged in a 40 pin DIP. The following is a functional description of each pin.

| Pin Name | Pin No. | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | (40) |  | +5 V supply |
| GND | (20) |  | Ground |
| Clock | (3) | 1 | A square wave clock |
| Reset | (4) | 1 | A high signal on the reset input forces the 8271 to an idle state. The 8271 remains ide until a command is issued by the CPU. The output signals of the drive interface are forced inactive (LOW). Reset must be active for 10 or more clock cycles. |
| $\overline{\text { CS }}$ | (24) | 1 | The I/O Read and I/O Write inputs are enabled by the chip select signal. |
| $\mathrm{DB}_{7}-\mathrm{DB}_{0}$ | (19-12) | 1/O | The Data Bus lines are bidirectional, three-state lines ( 8080 data bus compatible). |
| $\overline{W R}$ | (10) | 1 | The Write signal is used to signal the control logic that a transfer of data from the data bus to the 8271 is required. |
| $\overline{\mathrm{RD}}$ | (9) | 1 | The Read signal is used to signal the control logic that a transfer of data from the 8271 to the data bus is required. |
| INT | (11) | 0 | The interrupt signal indicates that the 8271 requires service. |


| Pin Name | Pin No. | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{A}_{1}-\mathrm{A}_{0}$ | (22-21) | 1 | These two lines are CPU Interface Register select lines. |
| DRQ | (8) | 0 | The DMA request signal is used to request a transfer of data between the 8271 and memory. |
| $\overline{\text { DACK }}$ | (7) | 1 | The DMA acknowledge signal notifies the 8271 that a DMA cycle has been granted. For non-DMA transfers, this signal should be driven in the manner of a "Chip Select". |
| Select 1- <br> Select 0 | (6) <br> (2) | 0 | These lines are used to specify the selected drive. These lines are set by the command byte. |
| Fault Reset/ OPO | (1) | 0 | The optional fault reset output line is used to reset an error condition which is latched by the drive. If this line is not used for a fault reset it can be used as an optional output line. This line is set with the write special register command. |
| Write Enable | (35) | 0. | This signal enables the drive write logic. |
| Seek/Step | (36) | 0 | This multi-function line is used during drive seeks. |
| Direction | (37) | 0 | The direction line specifies the seek direction. A high level on this pin steps the R/W head toward the spindle (step-in), a low level steps the head away from the spindle (step-out). |
| Load Head | (38) | 0 | The load head line causes the drive to load the Read/Write head against the diskette. |
| Low Current | (39) | 0 | This line notifies the drive that track 43 or greater is selected. |
| $\overline{\text { Ready } 1},$ | $\begin{aligned} & \text { (5) } \\ & (32) \end{aligned}$ | 1 | These two lines indicate that the specified drive is ready. |
| $\overline{\text { Fault }}$ | (28) | 1 | This line is used by the drive to specify a file unsafe condition. |
| Count/OPI | (30) | 1 | If the optional seek/direction/ count seek mode is selected, the count pin receives pulses to step the R/W head to the desired track. Otherwise, this line can be used as an optional input. |
| $\overline{\text { Write Protect }}$ | (33) | 1 | This signal specifies that the diskette inserted is write protected. |
| $\overline{\text { TRKO }}$ | (31) | 1 | This signal indicates when the R/W head is positioned over track zero. |
| $\overline{\text { Index }}$ | (34) | 1 | The index signal gives an indication of the relative position of the diskette. |
| PLO/SS | (25) | 1 | This pin is used to specify the type of data separator used. PhaseLocked Oscillator/Single Shot. |
| Write Data | (29) | 0 | omposite write data. |


| Pin Name | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \overline{\text { Unseparated }} \\ & \overline{\text { Data }} \end{aligned}$ | (27) | 1 | This input is the unseparated data and clocks. |
| Data Window | (26) | 1 | This is a data window established by a single-shot or phase-locked oscillator data separator. |
| INSYNC | (23) | O | This line is high when 8271 has attained input data synchronization, by detecting 2 bytes of zeros followed by an expected Address Mark. It will stay high until the end of the ID or data field. |

## CPU Interface Description

This interface minimizes CPU involvement by supporting a set of high level commands and both DMA and non-DMA type data transfers and by providing hierarchical status information regarding the result of command execution.

The CPU utilizes the control interface (see the Block diagram) to specify the FDC commands and to determine the result of an executed command. This interface is supported by five Registers which are addressed by the CPU via the $A_{1}, A_{0}, \overline{R D}$ and $\overline{W R}$ signals. If an 8080 based system is used, the $\overline{R D}$ and $\overline{W R}$ signals can be driven by the 8228's $\overline{\mathrm{I} O R}$ and $\overline{\mathrm{I} O W}$ signals. The registers are defined as follows:

## Command Register

The CPU loads an appropriate command into the Command Register which has the following format:


## Parameter Register

Accepts parameters of commands that require further description; up to five parameters may be required, example:


## Result Register

The Result Register is used to supply the outcome of FDC command execution (such as a good/bad completion) to the CPU. The standard Result byte format is:


Figure 1. 8271 Block Diagram Showing CPU Interface Functions

## Status Register

Reflects the state of the FDC.


## Reset Register

Allows the 8271 to be reset by the program. Reset must be active for 11 or more chip clocks.

## INT (Interrupt Line)

Another element of the control interface is the Interrupt line (INT). This line is used to signal the CPU that an FDC operation has been completed. It remains active until the result register is read.

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}^{1}$
Storage Temperature. . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on Any Pin with
Respect to Ground. . . . . . . . . . . . . . . . . -0.5 V to +7 V
Power Dissipation. . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

$V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$
8721 and 8271-8: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; 8271-6: \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\left(\mathrm{~V}_{\mathrm{CC}}+0.5\right)$ | V |  |
| $\mathrm{V}_{\mathrm{OLD}}$ | Output Low Voltage (Data Bus) |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OLI}}$ | Output Low Voltage (Interface Pins) |  | 0.5 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-220 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Load Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\mathrm{OZ}}$ | Off-State Output Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  | 180 | mA |  |

## CAPACITANCE

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 10 | pF | $\mathrm{t}_{\mathrm{c}}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance |  |  | 20 | pF | Unmeasured Pins Returned to GND |

NOTE: 1. Ambient temperature under bias for $8271-6$ is $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$.

## A.C. CHARACTERISTICS

$V_{C C}=+5.0 \mathrm{~V} \pm 5 \%$
8271 and $8271 \cdot 8: T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; 8271-6: \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$
Read Cycle

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{A C}$ | Select Setup to $\overrightarrow{\mathrm{RD}}$ | 0 |  | ns | Note 2 |
| ${ }^{\text {t }}$ CA | Select Hold from $\overline{R D}$ | 0 |  | ns | Note 2 |
| $t_{\text {RR }}$ | $\overline{\mathrm{RD}}$ Pulse Width | 250 |  | ns |  |
| $t_{A D}$ | Data Delay from Address |  | 250 | ns | Note 2 |
| $t_{\text {RD }}$ | Data Delay from $\overline{\mathrm{RD}}$ |  | 150 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$, Note 2 |
| $t_{\text {DF }}$ | Output Float Delay | 20 | 100 | ns | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ for Minimum; 150 pF for Maximum |
| $t_{\text {DC }}$ | DACK Setup to $\overline{\mathrm{RD}}$ | 25 |  | ns |  |
| ${ }^{t}{ }_{\text {CD }}$ | DACK Hold from $\overline{\mathrm{RD}}$ | 25 |  | ns |  |
| $\mathrm{t}_{\mathrm{KD}}$ | Data Delay from DACK |  | 250 | ns |  |

Write Cycle

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{A C}$ | Select Setup to $\overline{W R}$ | 0 |  | ns |  |
| $t_{C A}$ | Select Hold from $\overline{W R}$ | 0 |  | ns |  |
| $t_{W W}$ | $\overline{W R}$ Pulse Width | 250 |  | ns |  |
| $t_{D W}$ | Data Setup to $\overline{W R}$ | 150 |  | ns |  |
| $t_{W D}$ | Data Hold from $\overline{W R}$ | 0 |  | ns |  |
| $t_{D C}$ | DACK Setup to $\overline{W R}$ | 25 |  | ns |  |
| $t_{C D}$ | DACK Hold from $\overline{W R}$ | 25 |  | ns |  |

DMA

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $t_{C Q}$ | Request Hold from $\overline{W R}$ or $\overline{\mathrm{RD}}$ (for Non-Burst Mode) |  | 150 | ns |  |

Other Timing

| Symbol | Parameter | 8271/8271-6 |  | 8271.8 |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\text {RSTW }}$ | Reset Pulse Width | 10 |  | 10 |  | $\mathrm{t}_{\mathrm{CY}}$ |  |
| $t_{r}$ | Input Signal Rise Time |  | 20 |  | 20 | ns |  |
| $t_{f}$ | Input Signal Fall Time |  | 20 |  | 20 | ns |  |
| $\mathrm{t}_{\text {RSTS }}$ | Reset to First IOWR | 2 |  | 2 |  | $\mathrm{t}_{\mathrm{CY}}$ |  |
| $\mathrm{t}_{\mathrm{CY}}$ | Clock Period | 250 |  | 500 |  |  | Note 3 |
| ${ }^{\text {t }}$ CL | Clock Low Period | 110 |  | 215 |  | ns |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock High Period | 125 |  | 250 |  | ns |  |
| $t_{\text {DS }}$ | Data Window Setup to Unseparated Clock and Data | 50 |  | 50 |  | ns |  |
| $t_{\text {DH }}$ | Data Window Hold from Unseparated Clock and Data | 0 |  | 0 |  | ns |  |

## NOTES:

1. All timing measurements are made at the reference voltages unless otherwise specified: input " 1 " at $2.0 \mathrm{~V}, " 0$ " at 0.8 V Output " 1 " at $2.0 \mathrm{~V}, " 0$ " at 0.8 V
2. $t_{A D}, t_{R D}, t_{A C}$, and $t_{C A}$ are not concurrent specs.
3. Standard Floppy: ${ }^{\mathrm{C}} \mathrm{CY}=250 \mathrm{~ns} \pm 0.4 \% \quad$ Mini-Floppy: $\mathrm{t}_{\mathrm{C}}=500 \mathrm{~ns} \pm 0.4 \%$

## WAVEFORMS

## Read Waveforms



## Write Waveforms



DMA Waveforms


CHIP CLOCK



$$
\begin{aligned}
& \text { PULSE WIDTH PW = tcy } \pm 30 \mathrm{~ns} \\
& \text { H (HALF BIT CELL) }=8 \text { tcy } \\
& \text { F (FULL BIT CELL) }=16 \text { tcy } \\
& { }^{*}{ }^{\text {t }} \text { CY }=250 \mathrm{~ns} \pm 0.4 \% \\
& 250 \mathrm{~ns} \pm 30 \mathrm{~ns} \\
& 2.0 \mu \mathrm{~s} \pm 8 \mathrm{~ns} \\
& 4.0 \mu \mathrm{~s} \pm 16 \mathrm{~ns} \\
& \text { **tCY = } \begin{aligned}
& 500 \mathrm{~ns} \pm 0.4 \% \\
& 500 \mathrm{~ns} \pm 30 \mathrm{~ns} \\
& 4.0 \mu \mathrm{~s} \pm 16 \mathrm{~ns} \\
& 8.0 \mu \mathrm{~s} \pm 32 \mathrm{~ns}
\end{aligned}
\end{aligned}
$$

Figure 24. Write Data


Figure 25. Read Data
*STANDARD FLEXIBLE DISK DRIVE TIMING
**MINI-FLOPPY TIMING


Figure 26. Single-Shot Data Separator

*DATA WINDOW MAY BE $180^{\circ}$ OUT OF PHASE IN PLO DATA SEPARATION MODE.

Figure 27. PLO Data Separator

# 8273, 8273-4, 8273-8 <br> PROGRAMMABLE HDLCISDLC PROTOCOL CONTROLLER 

- CCITT X. 25 Compatible
- HDLC/SDLC Compatible
- Full Duplex, Half Duplex, or Loop SDLC Operation
- Up to 64K Baud Synchronous Transfers
- Automatic FCS (CRC) Generation and Checking


## - Up to 9.6K Baud with On-Board Phase Locked Loop

- Programmable NRZI Encode/Decode
- Two User Programmable Modem Control Ports
- Digital Phase Locked Loop Clock Recovery
- Minimum CPU Overhead
- Fully Compatible with 8048/8080/8085/ 8088/8086 CPUs
- Single +5V Supply

The Intel ${ }^{\oplus} 8273$ Programmable HDLC/SDLC Protocol Controller is a dedicated device designed to support the ISO/ CCITT's HDLC and IBM's SDLC communication line protocols. It is fully compatible with Intel's new high performance microcomputer systems such as the MCS-88/86 ${ }^{\text {TM }}$. A frame level command set is achieved by a unique microprogrammed dual processor chip architecture. The processing capability supported by the 8273 relieves the system CPU of the low level real-time tasks normally associated with controllers.


PIN NAMES

|  | CHIP SELECT <br> 32 TIMES CLOCK <br> RECEIVER DATA <br> RECEIVER CLOCK <br> TRANSMITTER CLOCK <br> TRANSMITTER DATA <br> CLEAR TO SEND <br> CARRIER DETECT <br> GP INPUT PORTS <br> GP OUTPUT PORTS <br> REQUEST TO SEND <br> +5 VOLT SUPPLY <br> GROUND |
| :---: | :---: |



## A BRIEF DESCRIPTION OF HDLC/SDLC PROTOCOLS

## General

The High Level Data Link Control (HDLC) is a standard communication link protocol established by International Standards Organization (ISO). HDLC is the discipline used to implement ISO X. 25 packet switching systems.
The Synchronous Data Link Control (SDLC) is an IBM communication link protocol used to implement the System Network Architecture (SNA). Both the protocols are bit oriented, code independent, and ideal for full duplex communication. Some common applications include terminal to terminal, terminal to CPU, CPU to CPU, satellite communication, packet switching and other high speed data links. In systems which require expensive cabling and interconnect hardware, any of the two protocols could be used to simplify interfacing (by going serial), thereby reducing interconnect hardware costs. Since both the protocols are speed independent, reducing interconnect hardware could become an important application.

## Network

In both the HDLC and SDLC line protocols, according to a pre-assigned hierarchy, a PRIMARY (Control) STATION controls the overall network (data link) and issues commands to the SECONDARY (Slave) STATIONS. The latter comply with instructions and respond by sending appropriate RESPONSES. Whenever a transmitting station must end transmission prematurely it sends an ABORT character. Upon detecting an abort character, a receiving station ignores the transmission block called a FRAME. Time fill between frames can be accomplished by transmitting either continuous frame preambles called FLAGS or an abort character. A time fill within a frame is not permitted. Whenever a station receives a string of more that fifteen consecutive ones, the station goes into an IDLE state.

## Frames

A single communication element is called a FRAME which can be used for both Link Control and data transfer purposes. The elements of a frame are the beginning eight bit FLAG (F) consisting of one zero, six ones, and a zero, an eight bit ADDRESS FIELD (A), an eight bit CONTROL FIELD (C), a variable ( N -bit) INFORMATION FIELD ( 1 ), a sixteen bit FRAME CHECK SEQUENCE (FCS), and an eight bit end FLAG ( $F$ ), having the same bit pattern as the beginning flag. In HDLC the Address ( A ) and Control (C) bytes are extendable. The HDLC and the SDLC use three
types of frames; an Information Frame is used to transfer data, a Supervisory Frame is used for control purposes, and a Non-sequenced Frame is used for initialization and control of the secondary stations.

## Frame Characteristics

An important characteristic of a frame is that its contents are made code transparent by use of a zero bit insertion and deletion technique. Thus, the user can adopt any format or code suitable for his system - it may even be a computer word length or a "memory dump". The frame is bit oriented that is, bits, not characters in each field, have specific meanings. The Frame Check Sequence (FCS) is an error detection scheme similar to the Cyclic Redundancy Checkword (CRC) widely used in magnetic disk storage devices. The Command and Response information frames contain sequence numbers in the control fields identifying the sent and received frames. The sequence numbers are used in Error Recovery Procedures (ERP) and as implicit acknowledgement of frame communication, enhancing the true fullduplex nature of the HDLC/SDLC protocols.
In contrast, BISYNC is basically half-duplex (two way alternate) because of necessity to transmit immediate acknowledgement frames. HDLC/SDLC therefore saves propagation delay times and have a potential of twice the throughput rate of BISYNC.
It is possible to use HDLC or SDLC over half duplex lines but there is a corresponding loss in throughput because both are primarily designed for full-duplex communication. As in any synchronous system, the bit rate is determined by the clock bits supplied by the modem, protocols themselves are speed independent.
A byproduct of the use of zero-bit insertion-deletion technique is the non-return-to-zero invert (NRZI) data transmission/reception compatibility. The latter allows HDLC/SDLC protocols to be used with asynchronous data communication hardware in which the clocks are derived from the NRZI encoded data.

## References

IBM Synchronous Data Link Control General Information. IBM, GA 27 -3093-1.
Standard Network Access Protocol Specification, DATAPAC, TransCanada Telephone System CCG111
Recommendation X.25, ISO/CCITT March 2, 1976.
IBM 3650 Retail Store System Loop Interface OEM Information, IBM, GA 27-3098-0
Guidebook to Data Communications, Training Manual, Hewlett-Packard 5955-1715
IBM Introduction to Teleprocessing, IBM, GC 20-8095-02
System Network Architecture, Technical Overview, IBM, GA 27-3102
System Network Architecture Format and Protocol, IBM GF. 27-3112

| OPENING <br> FLAG (F) | ADDRESS <br> FIELD (A) | CONTROL FIELD (C) | INFORMATION FIELD (I) | frame check SEQUENCE (FCS) | Closing FLAG (F) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 01111110 | 8 BITS | 8 BITS | VARIABLE LENGTH (ONLY IN I FRAMES) | 16 BITS | 01111110 |

Figure 1. Frame Format

## FUNCTIONAL DESCRIPTION

## General

The Intel ${ }^{(8273} 82$ HDLC/SDLC controller is a microcomputer peripheral device which supports the International Standards Organization (ISO) High Level Data Link Control (HDLC), and IBM Synchronous Data Link Control (SDLC) communications protocols. This controller minimizes CPU software by supporting a comprehensive frame-level instruction set and by hardware implementation of the low level tasks associated with frame assembly/disassembly and data integrity. The 8273 can be used in either synchronous or asynchronous applications. In asynchronous applications the data can be programmed to be encoded/decoded in NRZI code. The clock is derived from the NRZI data using a digital phase locked loop. The data transparency is achieved by using a zerobit insertion/deletion technique. The frames are automatically checked for errors during reception by verifying the Frame Check Sequence (FCS); the FCS is automatically generated and appended before the final flag in transmit.
The 8273 recognizes and can generate flags (01111110), Abort, Idle, and GA (EOP) characters.

The 8273 can assume either a primary (control) or a secondary (slave) role. It can therefore be readily implemented in an SDLC loop configuration as typified by the IBM 3650 Retail Store System by programming the 8273 into a one-bit delay mode. In such a configuration, a two wire pair can be effectively used for data transfer between controllers and loop stations. The digital phase locked loop output pin can be used by the loop station without the presence of an accurate Tx clock.

## Hardware Description

The 8273 is packaged in a 40 pin DIP. The following is a functional description of each pin.

| Pin Name (No.) | I/O | Description |
| :---: | :---: | :---: |
| Vcc (40) |  | +5V Supply |
| GND (20) |  | Ground |
| RESET (4) | 1 | A high signal on this pin will force the 8273 to an idle state. The 8273 will remain idle until a command is issued by the CPU. The modem interface output signals are forced high. Reset must be true for a minimum of 10 TCY. |
| $\overline{\text { CS }}$ (24) | 1 | The $\overline{R D}$ and $\overline{W R}$ inputs are enabled by the chip select input. |
| $\mathrm{DB}_{7}-\mathrm{DB}_{0}(19-12)$ | 1/O | The Data Bus lines are bidirectional three-state lines which interface with the system Data Bus. |
| WR (10) | 1 | The Write signal is used to control the transfer of either a command or data from CPU to the 8273. |
| $\overline{\mathrm{RD}}$ (9) | 1 | The Read signal is used to control the transfer of either a data byte or a status word from the 8273 to the CPU. |
| TXINT (2) | 0 | The Transmitter interrupt signal indicates that the transmitter logic requires service. |
| RxINT (11) | 0 | The Receiver interrupt signal indicates that the Receiver logic requires service. |

TxDRQ (6)

RxRDQ (8)
$\overline{\text { TxDACK }}$ (5)
$\overline{\mathrm{RXDACK}}(7)$
$\mathrm{A}_{1}-\mathrm{A}_{0}(22-21)$

TxD (29)
$\overline{T \times C}(28)$

RxD (26)
$\overline{\mathrm{RxC}}(27)$

32X CLK (25)
$\overline{\mathrm{DPLL}}$ (23)
$\overline{\text { FLAG DET }}$ (1)
$\overline{\mathrm{RTS}}$ (35)
$\overline{\mathrm{CTS}}(30)$
$\overline{C D}(31)$
$\overline{\mathrm{PA}}_{2-4}(32-34)$
$\overline{\mathrm{PB}}_{1-4}(36-39)$
A2-4

CLK (3)

O Requests a transfer of data between memory and the 8273 for a transmit operation.

O Requests a transfer of data between the 8273 and memory for a receive operation.

1 The Transmitter DMA acknowledge signal notifies the 8273 that the TxDMA cycle has been granted.

1 The Receiver DMA acknowledge signal notifies the 8273 that the RxDMA cycle has been granted.

I These two lines are CPU Interface Register Select lines.

O This line transmits the serial data to the communication channel.

1 The transmitter clock is used to synchronize the transmit data.

I This line receives serial data from the communication channel.

I The Receiver Clock is used to synchronize the receive data.

1 The 32X clock is used to provide clock recovery when an asynchronous modem is used. In loop configuration the loop station can run without an accurate 1X clock by using the 32X CLK in conjunction with the DPLL output. (This pin must be grounded when not used).

O Digital Phase Locked Loop output can be tied to RxC and/or TxC when 1 X clock is not available. DPLL is used with $32 \times$ CLK.

O Flag Detect signals that a flag ( 01111110 ) has been received by an active receiver.

O Request to Send signals that the 8273 is ready to transmit data.
I Clear to Send signals that the modem is ready to accept data from the 8273.

1 Carrier Detect signals that the line transmission has started and the 8273 may begin to sample data on RxD line.

General purpose input ports. The logic levels on these lines can be Read by the CPU through the Data Bus Buffer.

O General purpose output ports. The CPU can write these output lines through Data Bus Buffer.

I A square wave TTL clock.

## ABSOLUTE MAXIMUM RATINGS*


*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS (8273, 8273-4, 8273-8)

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ for Data Bus Pins <br> $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ for Output Port Pins <br> $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ for All Other Pins |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ for Data Bus Pins <br> $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ for All Other Pins |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Load Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\mathrm{OZ}}$ | Off-State Output Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  | 180 | mA |  |

CAPACITANCE (8273, 8273-4, 8273-8)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 10 | pF | $\mathrm{t}_{\mathrm{c}}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | I/O Capacitance |  |  | 20 | pF | Unmeasured Pins <br> Returned to GND |

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$

## Clock Timing (8273)

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\mathrm{CY}}$ | Clock | 250 |  |  | ns | 64K Baud Max <br> Operating Rate |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock Low | 120 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock High | 120 |  |  | ns |  |

## Clock Timing (8273-4)

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CY}}$ | Clock | 286 |  |  | ns | 56K Baud Max |
| OL | Clock Low | 135 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock High | 135 |  |  | ns |  |

## Clock Timing (8273-8)

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\mathrm{CY}}$ | Clock | 330 |  |  | ns | 48K Baud Max <br> Operating Rate |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock Low | 150 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock High | 150 |  |  | ns |  |

A.C. CHARACTERISTICS (8273, 8273-4, 8273-8) $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%$

Read Cycle

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $t_{A C}$ | Select Setup to $\overline{\mathrm{RD}}$ | 0 |  | ns | Note 3 |
| $\mathrm{t}_{\mathrm{CA}}$ | Select Hold from $\overline{\mathrm{RD}}$ | 0 |  | ns | Note 3 |
| $\mathrm{t}_{\mathrm{RR}}$ | $\overline{\mathrm{RD}}$ Pulse Width | 250 |  | ns |  |
| $\mathrm{t}_{\mathrm{AD}}$ | Data Delay from Address |  | 300 | ns | Note 3 |
| $\mathrm{t}_{\mathrm{RD}}$ | Data Delay from $\overline{\mathrm{RD}}$ |  | 200 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$, Note 3 |
| $\mathrm{t}_{\mathrm{DF}}$ | Output Float Delay |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ for Minimum; <br> 150 pF for Maximum |
| $\mathrm{t}_{\mathrm{DC}}$ | DACK Setup to $\overline{\mathrm{RD}}$ | 20 |  | ns |  |
| $\mathrm{t}_{\mathrm{CD}}$ | DACK Hold from $\overline{\mathrm{RD}}$ | 25 |  | ns |  |
| $\mathrm{t}_{\mathrm{KD}}$ | Data Delay from DACK | 25 |  | ns |  |

## Write Cycle

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $t_{A C}$ | Select Setup to $\overline{W R}$ | 0 |  | ns |  |
| $t_{C A}$ | Select Hold from $\overline{W R}$ | 0 |  | ns |  |
| $t_{W W}$ | $\overline{W R}$ Pulse Width | 250 |  | ns |  |
| $t_{\mathrm{DW}}$ | Data Setup to $\overline{W R}$ | 150 |  | ns |  |
| $\mathrm{t}_{\mathrm{WD}}$ | Data Hold from $\overline{W R}$ | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{DC}}$ | DACK Setup to $\overline{W R}$ | 25 |  | ns |  |
| $\mathrm{t}_{\mathrm{CD}}$ | DACK Hold from $\overline{W R}$ | 25 |  | ns |  |

DMA

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CO}}$ | Request Hold from $\overline{W R}$ or $\overline{\mathrm{RD}}$ <br> (for Non-Burst Mode) |  | ns |  |  |

Other Timing

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RSTW }}$ | Reset Pulse Width | 10 |  | $\mathrm{t}_{\mathrm{CY}}$ |  |
| $\mathrm{t}_{\mathrm{r}}$ | Input Signal Rise Time |  | 20 | ns |  |
| $t_{f}$ | Input Signal Fall Time |  | 20 | ns |  |
| $t_{\text {RSTS }}$ | Reset to First $\overline{\text { OWR }}$ | 2 |  | $\mathrm{t}_{\mathrm{CY}}$ |  |
| $\mathrm{t}_{\mathrm{CY} 32}$ | 32X Clock Cycle Time | $9.7 \cdot t_{C Y}$ |  | ns |  |
| $\mathrm{t}_{\mathrm{CL} 32}$ | 32X Clock Low Time | $4 \cdot t_{C Y}$ |  | ns |  |
| $\mathrm{t}_{\mathrm{CH} 32}$ | 32X Clock High Time | $4 \cdot \mathrm{t}_{\text {CY }}$ |  | ns |  |
| $\mathrm{t}_{\text {DPLL }}$ | DPLL Output Low | $1 \cdot t_{C r}-50$ |  | ns |  |
| $t_{\text {DCL }}$ | Data Clock Low | $1 \cdot t_{C Y}-50$ |  | ns |  |
| $\mathrm{t}_{\mathrm{DCH}}$ | Data Clock High | $2 \cdot t_{C Y}$ | . | ns |  |
| $\mathrm{t}_{\mathrm{DCY}}$ | Data Clock | $62.5 \cdot \mathrm{t}_{\mathrm{CY}}$ |  | ns |  |
| $t_{\text {TD }}$ | Transmit Data Delay |  | 200 | ns | - |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 200 |  | ns |  |
| $t_{\text {DH }}$ | Data Hold Time | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{FLD}}$ | FLAG DET Output Low | $8 \cdot t_{C Y} \pm 50$ |  | ns |  |

## NOTES:

1. All timing measurements are made at the reference voltages unless otherwise specified: Input " 1 " at 2.0 V , " 0 " at 0.8 V ; Output " 1 " at 2.0 V , " 0 " at 0.8 V .
2. $t_{A D}, t_{R D}, t_{A C}$, and $t_{C A}$ are not concurrent specs.

## WAVEFORMS

Read Waveforms


## Write Waveforms



DMA Waveforms


## Transmit Data Waveiorms



Receive Data Waveforms


## DPLL Output Waveform

$\overline{\text { DPLL }}$


Flag Detect Output Waveform

$\stackrel{8275}{ }$ PROGRAMMABLE CRT CONTROLLER

\author{

- Fully MCS-80 ${ }^{\text {TM }}$ and MCS-85 ${ }^{\text {TM }}$ Compatible <br> - Dual Row Buffers <br> - Programmable DMA Burst Mode <br> - Single +5V Supply <br> 40-Pin Package
}


# - Programmable Screen and Character Format 

6 Independent Visual Field Attributes

- 11 Visual Character Attributes (Graphic Capability)
- Cursor Control (4 Types)
- Light Pen Detection and Registers

The Intel ${ }^{-1} 8275$ Programmable CRT Controller is a single chip device to interface CRT raster scan displays with Intel ${ }^{\star}$ microcomputer systems. Its primary function is to refresh the display by buffering the information from main memory and keeping track of the display position of the screen. The flexibility designed into the 8275 will allow simple interface to almost any raster scan CRT display with a minimum of external hardware and software overhead.

PIN CONFIGURATION


PIN NAMES

| $\mathrm{DBO}_{-1}$ | B1-DIRECTIONAL DATA BUS | $L^{2} \mathrm{CO}-3$ | LINE COUNTER OUTPUTS |
| :---: | :---: | :---: | :---: |
| DRO | DMA REOUEST OUTPUT | LAO-1 | LINE ATTAIBUTE OUTPUTS |
| DACK | DMA ACKNOWLEDGE INPUT | HRTC | HORIZONTAL RETRACE OUTPUT |
| IRO | INTERRUPT REOUEST OUTPUT | VRTC | VERTICAL REYRACE OUTPUT |
| HD | READ STROBE INPUT | HLGT | HIGHLIGHT OUTPUT |
| Wi | WRITE STROBE INPUT | RVV | REVERSE VIDEO OUTPUT |
| $\mathrm{A}_{0}$ | REGISTER ADDRESS INPUT | LTEN | LIGHT ENABLE OUTPUT |
| CS | CHIP SELECT INPUT | VSP | VIDEO SUPPRESS OUTPUT |
| CCLK | CHARACTER CLOCK INPUT | GPA0-1 | GENERAL PUAPOSE ATTRIBUTE OUTPUTS |
| $\mathrm{CCO}_{0} 6$ | CHARACTER CODE OUTPUTS | LPEN | LIGHT PEN INPUT |

BLOCK DIAGRAM


## PIN DESCRIPTIONS

| Pin \# | Pin Name | 110 | Pin Description |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{LC}_{3}$ | 0 | Line count. Output from the line count- |
| 2 | $L^{2}$ |  | er which is used to address the character |
| 3 | $L^{\text {LC }}$ |  | generator for the line positions on the |
| 4 | $L_{0}$ |  | screen. |
| 5 | DRO | 0 | DMA request. Output signal to the 8257 DMA controller requesting a DMA cycle. |
| 6 | $\overline{\text { DACK }}$ | 1 | DMA acknowledge. Input signal from the 8257 DMA controller acknowledging that the requested DMA cycle has been granted. |
| 7 | HRTC | 0 | Horizontal retrace. Output signal which is active during the programmed horizontal retrace interval. During this period the VSP output is high and the LTEN output is low. |
| 8 | VRTC | 0 | Vertical retrace. Output signal which is active during the programmed vertical retrace interval. During this period the VSP output is high and the LTEN output is low. |
| 9 | $\overline{R D}$ | 1 | Read input. A control signal to read registers. |
| 10 | $\overline{W R}$ | 1 | Write input. A control signal to write commands into the control registers or write data into the row buffers during a DMA cycle. |
| 11 | LPEN | 1 | Light pen. Input signal from the CRT system signifying that a light pen signal has been detected. |
| 12 | $\mathrm{DB}_{0}$ | 1/0 | Bi-directional three-state data bus lines. |
| 13 | DB1 |  | The outputs are enabled during a read of |
| 14 | $\mathrm{DB}_{2}$ |  | the C or P ports. |
| 15 | $\mathrm{DB}_{3}$ |  |  |
| 16 | $\mathrm{DB}_{4}$ |  |  |
| 17 | $\mathrm{DB}_{5}$ |  |  |
| 18 | $\mathrm{DB}_{6}$ |  |  |
| 19 | $\mathrm{DB}_{7}$ |  |  |
| 20 | Ground |  | Ground |



## FUNCTIONAL DESCRIPTION

## Data Bus Buffer

This 3 -state, bidirectional, 8 -bit buffer is used to interface the 8275 to the system Data Bus.

This functional block accepts inputs from the System Control Bus and generates control signals for overall device operation. It contains the Command, Parameter, and Status Registers that store the various control formats for the device functional definition.

| $A_{0}$ | OPERATION | REGISTER |
| :---: | :---: | :---: |
| 0 | Read | PREG |
| 0 | Write | PREG |
| 1 | Read | SREG |
| 1 | Write | CREG |

## $\overline{R D}$ (Read)

A "low" on this input informs the 8275 that the CPU is reading data or status information from the 8275 .

## WR (Write)

A "low" on this input informs the 8275 that the CPU is writing data or control words to the 8275 .

## CS (Chip Select)

A "low" on this input selects the 8275 . No reading or writing will occur unless the device is selected. When $\overline{\mathrm{CS}}$ is high, the Data Bus in the float state and $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ will have no effect on the chip.

## DRQ (DMA Request)

A "high" on this output informs the DMA Controller that the 8275 desires a DMA transfer.

## DACK (DMA Acknowledge)

A "low" on this input informs the 8275 that a DMA cycle is in progress.

## IRQ (Interrupt Request)

A "high" on this output informs the CPU that the 8275 desires interrupt service.


Figure 1. 8275 Block Diagram Showing Data Bus Buffer and Read/Write Functions

| $\mathrm{A}_{\mathbf{0}}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\overline{\mathbf{C S}}$ |  |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | 0 | Write 8275 Parameter |
| 0 | 1 | 0 | 0 | Read 8275 Parameter |
| 1 | 0 | 1 | 0 | Write 8275 Command |
| 1 | 1 | 0 | 0 | Read 8275 Status |
| X | 1 | 1 | 0 | Three-State |
| X | X | X | 1 | Three-state |

## Character Counter

The Character Counter is a programmable counter that is used to determine the number of characters to be displayed per row and the length of the horizontal retrace interval. It is driven by the CCLK (Character Clock) input, which should be a derivative of the external dot clock.

## Line Counter

The Line Counter is a programmable counter that is used to determine the number of horizontal lines (Sweeps) per character row. Its outputs are used to address the external character generator ROM.

## Row Counter

The Row Counter is a programmable counter that is used to determine the number of character rows to be displayed per frame and length of the vertical retrace interval.

## Light Pen Registers

The Light Pen Registers are two registers that store the contents of the character counter and the row counter whenever there is a rising edge on the LPEN (Light Pen) input.

Note: Software correction is required.

## Raster Timing and Video Controls

The Raster Timing circuitry controls the timing of the HRTC (Horizontal Retrace) and VRTC (Vertical Retrace) outputs. The Video Control circuitry controls the generation of LA ${ }_{0-1}$ (Line Attribute), HGLT (Highlight), RVV (Reverse Video), LTEN (Light Enable), VSP (Video Suppress), and GPA O-1 $_{1}$ (General Purpose Attribute) outputs.

## Row Buffers

The Row Buffers are two 80 character buffers. They are filled from the microcomputer system memory with the character codes to be displayed. While one row buffer is displaying a row of characters, the other is being filled with the next row of characters.


Figure 2. 8275 Block Diagram Showing Counter and Register Functions

## FIFOs

There are two 16 character FIFOs in the 8275 . They are used to provide extra row buffer length in the Transparent Attribute Mode (see Detailed Operation section).

## Buffer Input/Output Controllers

The Buffer Input/Output Controllers decode the characters being placed in the row buffers. If the character is a character attribute, field attribute or special code, these controllers control the appropriate action. (Examples: An "End of Screen-Stop DMA" special code will cause the Buffer Input Controller to stop further DMA requests. A "Highlight" field attribute will cause the Buffer Output Controller to activate the HGLTT output.)

## 8275

## SYSTEM OPERATION

The 8275 is programmable to a large number of different display formats. It provides raster timing, display row buffering, visual attribute decoding, cursor timing, and light pen detection.

It is designed to interface with the 8257 DMA Controller and standard character generator ROMs for dot matrix decoding. Dot level timing must be provided by external circuitry.


Figure 3. 8275 Systems Block Diagram Showing Systems Operation

## General Systems Operational Description

The 8275 provides a＂window＂into the microcomputer system memory．

Display characters are retrieved from memory and dis－ played on a row by row basis．The 8275 has two row buf－ fers．While one row buffer is being used for display，the other is being filled with the next row of characters to be displayed．The number of display characters per row and the number of character rows per frame are software pro－ grammable，providing easy interface to most CRT displays． （See Programming Section．）

The 8275 requests DMA to fill the row buffer that is not being used for display．DMA burst length and spacing is programmable．（See Programming Section．）

The 8275 displays character rows one line at a time．

The number of lines per character row，the underline posi－ tion，and blanking of top and bottom lines are program－ mable．（See Programming Section．）
The 8275 provides special Control Codes which can be used to minimize DMA or software overhead．It also provides Visual Attribute Codes to cause special action or symbols on the screen without the use of the character generator （see Visual Attributes Section）．
The 8275 also controls raster timing．This is done by gen－ erating Horizontal Retrace（HRTC）and Vertical Retrace （VRTC）signals．The timing of these signals is program－ mable．
The 8275 can generate a cursor．Cursor location and format are programmable．（See Programming Section．）
The 8275 has a light pen input and registers．The light pen input is used to load the registers．Light pen registers can be read on command．（See Programming Section．）

| 1st <br> Character | 2nd Character | 3rd <br> Character | 4th <br> Character | 5th Character | 6th Character | $714$ <br> Character |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| First Line of a Character Row |  |  |  |  |  |  |
| 1st Character | 2nd <br> Character | 3rd Character | 4th Character | 5th Character | 6th Character | 7th Character |

Second Line of a Character Row

| 1st Character | 2nd <br> Character | 3rd Character | 4th Character | 5th Character | 6th Character | 7th <br> Character |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| inconain | －ロロロ |  |  |  |  | םロ |

Third Line of a Character Row


Figure 4．Display of a Character Row

## Display Row Buffering

Before the start of a frame, the 8275 requests DMA and one row buffer is filled with characters.


Figure 5. First Row Buffer Filled
When the first horizontal sweep is started, character codes are output to the character generator from the row buffer just filled. Simultaneously, DMA begins filling the other row buffer with the next row of characters.


Figure 6. Second Buffer Filled, First Row Displayed

After all the lines of the character row are scanned, the roles of the two row buffers are reversed and the same procedure is followed for the next row.


Figure 7. First Buffer Filled with Third Row, Second Row Displayed

This is repeated until all of the character rows are displayed.

## Display Format

## Screen Format

The 8275 can be programmed to generate from 1 to 80 characters per row, and from 1 to 64 rows per frame.


Figure 8. Screen Format

The 8275 can also be programmed to blank alternate rows. In this mode, the first row is displayed, the second blanked, the third displayed, etc. DMA is not requested for the blanked rows.


Figure 9. Blank Alternate Rows Mode

## Row Format

The 8275 is designed to hold the line count stable while outputting the appropriate character codes during each horizontal sweep. The line count is incremented during horizontal retrace and the whole row of character codes are output again during the next sweep. This is continued until the whole character row is displayed.

The number of lines (horizontal sweeps) per character row is programmable from 1 to 16.
The output of the line counter can be programmed to be in one of two modes.
In mode 0 , the output of the line counter is the same as the line number.
In mode 1, the line counter is offset by one from the line number.
Note: In mode 1, while the first line (line number 0 ) is being displayed, the last count is output by the line counter (see examples).

| Line Number |  |  |  |  |  |  |  |  |  | Line Counter Mode 0 | Line Counter Mode 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | - | 0000 | 1111 |
| 1 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | - | 0001 | 0000 |
| 2 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | 0010 | 0001 |
| 3 | $\square$ | $\square$ | - | $\square$ | $\square$ | $\square$ | - | $\square$ | $\square$ | 0011 | 0010 |
| 4 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | - | $\square$ | 0100 | 0011 |
| 5 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | - | $\square$ | 0101 | 0100 |
| 6 | $\square$ | $\bullet$ | $\square$ | - | - | - | $\square$ | - | $\square$ | 0110 | 0101 |
| 7 | $\square$ | - | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | - | $\square$ | 0111 | 0110 |
| 8 | $\square$ | - | [ | $\square$ | $\square$ | $\square$ | $\square$ | - | $\square$ | 1000 | 0111 |
| 9 | $\square$ | - | $\square$ | $\square$ | - | $\square$ | $\square$ | - | $\square$ | 1001 | 1000 |
| 10 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | 1010 | 1001 |
| 11 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | 1011 | 1010 |
| 12 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | 1100 | 1011 |
| 13 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | 1101 | 1100 |
| 14 | $\square$ | - | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | 1110 | 1101 |
| 15 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | 1111 | 1110 |

Figure 10. Example of a 16-Line Format
$\left.\begin{array}{ccccccccccc}\hline \begin{array}{c}\text { Line } \\ \text { Number }\end{array} & \square & \square & \square & \square & \square & 0 & 0000 & 1001 \\ \text { Counter } \\ \text { Mode 0 }\end{array} \begin{array}{c}\text { Line } \\ \text { Counter } \\ \text { Mode 1 }\end{array}\right]$

Figure 11. Example of a $\mathbf{1 0}$-Line Format

Mode 0 is useful for character generators that leave address zero blank and start at address 1 . Mode 1 is useful for character generators which start at address zero.

Underline placement is also programmable（from line num－ ber 0 to 15 ）．This is independent of the line counter mode．

If the line number of the underline is greater than 7 （line number MSB $=1$ ），then the top and bottom lines will be blanked．

| Line Number |  |  |  |  |  |  |  |  |  | Line Counter Mode 0 | Line Counter Mode 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | ［］ | $\square$ | $\square$ | $\square$ | 0000 | 1011 |
| 1 | $\square$ | $\square$ | － | 口 | $\square$ | $\square$ | 口 | $\square$ | － | 0001 | 0000 |
| 2 | $\square$ | $\square$ | － | － | $\square$ | $\square$ | $\square$ | $\square$ | 口 | 0010 | 0001 |
| 3 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | 1 | E | $\square$ | $\square$ | 0011 | 0010 |
| 4 | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | ＊ | － | 0100 | 0011 |
| 5 | $\square$ | － | $\square$ | － | $\square$ | $\square$ | $\square$ | － | $\square$ | 0101 | 0100 |
| 6 | $\square$ | $\square$ | $\square$ | － | $\square$ | － | $\square$ | $\square$ | $\square$ | 0110 | 0101 |
| 7 | $\square$ | － | $\square$ | 口 | $\square$ | $\square$ | $\square$ | － | $\square$ | 0111 | 0110 |
| 8 | $\square$ | － | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | － | $\square$ | 1000 | 0111 |
| 9 | $\square$ | $\square$ | ㅁ | $\square$ | $\square$ | $\square$ | $\square$ | － | － | 1001 | 1000 |
| 10 | $\square$ | － | － | $\square$ | $\square$ | － | － | $\square$ | $\square$ | 1010 | 1001 |
| 11 | $\square$ | $\square$ | － | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | 1011 | 1010 |
| Top and Bottom Lines are Blanked |  |  |  |  |  |  |  |  |  |  |  |

Figure 12．Underline in Line Number 10

If the line number of the underline is less than or equal to 7 （line number MSB $=0$ ），then the top and bottom lines will not be blanked．

| Line Number |  | Line Counter Mode 0 | Line Counter Mode 1 |
| :---: | :---: | :---: | :---: |
| 0 | ロ ロ ■ ロ 口 口 | 0000 | 0111 |
| 1 | ロロロロロロロ | 0001 | 0000 |
| 2 | ロ ロロロロロ | 0010 | 0001 |
| 3 | ロ■ロロロロロ | 0011 | 0010 |
| 4 | 口■！■■！口 | 0100 | 0011 |
| 5 | 口 $\quad$ ロロロ吅 | 0101 | 0100 |
| 6 | ロ■ロロロロロ | 0110 | 0101 |
| 7 | －m■■■■ | 0111 | 0110 |

Top and Bottom
Lines are not Blanked

Figure 13．Underline in Line Number 7

If the line number of the underline is greater than the maxi－ mum number of lines，the underline will not appear．
Blanking is accomplished by the VSP（Video Suppression） signal．Underline is accomplished by the LTEN（Light Enable）signal．

## Dot Format

Dot width and character width are dependent upon the external timing and control circuitry．

Dot level timing circuitry should be designed to accept the parallel output of the character generator and shift it out serially at the rate required by the CRT display．


Figure 14．Typical Dot Level Block Diagram

Dot width is a function of dot clock frequency．
Character width is a function of the character generator width．
Horizontal character spacing is a function of the shift register length．
Note：Video control and timing signals must be synchronized with the video signal due to the character generator access delay．

## Rastor Timing

The character counter is driven by the character clock input (CCLK). It counts out the characters being displayed (programmable from 1 to 80 ). It then causes the line counter to increment, and it starts counting out the horizontal retrace interval (programmable from 2 to 32 ). This is constantly repeated.


Figure 15. Line Timing

The line counter is driven by the character counter. It is used to generate the line address outputs (LC $0_{0-3}$ ) for the character generator. After it counts all of the lines in a character row (programmable from 1 to 16), it increments the row counter, and starts over again. (See Character Format Section for detailed description of Line Counter functions.)

The row counter is an internal counter driven by the line counter. It controls the functions of the row buffers and counts the number of character rows displayed.


Figure 16. Row Timing

After the row counter counts all of the rows in a frame (programmable from 1 to 64), it starts counting out the vertical retrace interval (programmable from 1 to 4).


Figure 17. Frame Timing

The Video Suppression Output (VSP) is active during horizontal and vertical retrace intervals.
Dot level timing circuitry must synchronize these outputs with the video signal to the CRT Display.

## DMA Timing

The 8275 can be programmed to request burst DMA transfers of 1 to 8 characters. The interval between bursts is also programmable (from 0 to 55 character clock periods $\pm 1$ ). This allows the user to tailor his DMA overhead to fit his system needs.

The first DMA request of the frame occurs one row time before the end of vertical retrace. DMA requests continue as programmed, until the row buffer is filled. If the row buffer is filled in the middle of a burst, the 8275 terminates the burst and resets the burst counter. No more DMA requests will occur until the beginning of the next row. At that time, DMA requests are activated as programmed until the other buffer is filled.

The first DMA request for a row will start at the first character clock of the preceding row. If the burst mode is used, the first DMA request may occur a number of character clocks later. This number is equal to the programmed burst space.

If, for any reason, there is a DMA underrun, a flag in the status word will be set.


Figure 18. DMA Timing

The DMA controller is typically initialized for the next frame at the end of the current frame.

## Interrupt Timing

The 8275 can be programmed to generate an interrupt request at the end of each frame. This can be used to reinitialize the DMA controller. If the 8275 interrupt enable flag is set, an interrupt request will occur at the beginning of the last display row.


Figure 19. Beginning of Interrupt Request

IRQ will go inactive after the status register is read.


Figure 20. End of Interrupt Request

A reset command will also cause IRQ to go inactive, but this is not recommended during normal service.
Another method of reinitializing the DMA controller is to have the DMA controller itself interrupt on terminal count. With this method, the 8275 interrupt enable flag should not be set.

Note: Upon power-up, the 8275 Interrupt Enable Flag may be set. As a result, the user's cold start routine should write a reset command to the $\mathbf{8 2 7 5}$ before system interrupts are enabled.

## VISUAL ATTRIBUTES AND SPECIAL CODES

The characters processed by the 8275 are 8 -bit quantities. The character code outputs provide the character generator with 7 bits of address. The Most Significant Bit is the extra bit and it is used to determine if it is a normal display character ( $M S B=0$ ), or if it is a Visual Attribute or Special Code (MSB = 1).
There are two types of Visual Attribute Codes. They are Character Attributes and Field Attributes.

## Character Attribute Codes

Character attribute codes are codes that can be used to generate graphics symbols without the use of a character generator. This is accomplished by selectively activating the Line Attribute outputs ( $L A_{0-1}$ ), the Video Suppression output (VSP), and the Light Enable output. The dot level timing circuitry can use these signals to generate the proper symbols.
Character attributes can be programmed to blink or be highlighted individually. Blinking is accomplished with the Video Suppression output (VSP). Blink frequency is equal to the screen refresh frequency divided by 32. Highlighting is accomplished by activating the Highlight output (HGLT).

Character Attributes



Figure 21. Typical Character Attribute Logic

Character attributes were designed to produce the following graphics:

| CHARACTER ATTRIBUTE CODE "CCCC" |  | OUTPUTS |  |  |  | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LA ${ }_{1}$ | LA ${ }_{0}$ | VSP | LTEN |  |  |
| 0000 | Above Underline | 0 | 0 | 1 | 0 |  | Top Left Corner |
|  | Underline | 1 | 0 | 0 | 0 |  |  |
|  | Below Underline | 0 | 1 | 0 | 0 |  |  |
| 0001 | Above Underline | 0 | 0 | 1 | 0 |  | Top Right Corner |
|  | Underline | 1 | 1 | 0 | 0 |  |  |
|  | Below Underline | 0 | 1 | 0 | 0 |  |  |
| 0010 | Above Underline | 0 | 1 | 0 | 0 |  | Bottom Left Corner |
|  | Underline | 1 | 0 | 0 | 0 |  |  |
|  | Below Underline | 0 | 0 | 1 | 0 |  |  |
| 0011 | Above Underline | 0 | 1 | 0 | 0 |  | Bottom Right Corner |
|  | Underline | 1 | 1 | 0 | 0 |  |  |
|  | Below Underline | 0 | 0 | 1 | 0 |  |  |
| 0100 | Above Underline | 0 | 0 | 1 | 0 | $\frac{1}{4 x}$ | Top Intersect |
|  | Underline | 0 | 0 | 0 | 1 |  |  |
|  | Below Underline | 0 | 1 | 0 | 0 |  |  |
| 0101 | Above Underline | 0 | 1 | 0 | 0 |  | Right Intersect |
|  | Underline | 1 | 1 | 0 | 0 |  |  |
|  | Below Underline | 0 | 1 | 0 | 0 |  |  |
| 0110 | Above Underline | 0 | 1 | 0 | 0 |  | Left Intersect |
|  | Underline | 1 | 0 | 0 | 0 |  |  |
|  | Below Underline | 0 | 1 | 0 | 0 |  |  |
| 0111 | Above Underline | 0 | 1 | 0 | 0 |  | Bottom Intersect |
|  | Underline | 0 | 0 | 0 | 1 |  |  |
|  | Below Underline | 0 | 0 | 1 | 0 |  |  |
| 1000 | Above Underline | 0 | 0 | 1 | 0 |  | Horizontal Line |
|  | Underline | 0 | 0 | 0 | 1 |  |  |
|  | Below Underline | 0 | 0 | 1 | 0 |  |  |
| 1001 | Above Underline | 0 | 1 | 0 | 0 |  | Vertical Line |
|  | Underline | 0 | 1 | 0 | 0 |  |  |
|  | Below Underline | 0 | 1 | 0 | 0 |  |  |
| 1010 | Above Underline | 0 | 1 | 0 | 0 |  | Crossed Lines |
|  | Underline | 0 | 0 | 0 | 1 |  |  |
|  | Below Underline | 0 | 1 | 0 | 0 |  |  |
| 1011 | Above Underline | 0 | 0 | 0 | 0 |  | Not Recommended * |
|  | Underline | 0 | 0 | 0 | 0 |  |  |
|  | Below Underline | 0 | 0 | 0 | 0 |  |  |
| 1100 | Above Underline | 0 | 0 | 1 | 0 |  | Special Codes |
|  | Underline | 0 | 0 | 1 | 0 |  |  |
|  | Below Underline | 0 | 0 | 1 | 0 |  |  |
| 1101 | Above Underline |  | Undefined |  |  |  | Illegal |
|  | Underline |  |  |  |  |  |  |
|  | Below Underline |  |  |  |  |  |  |
| 1110 | Above Underline |  | Undefined |  |  |  | Illegal |
|  | Underline |  |  |  |  |  |  |
|  | Below Underline |  |  |  |  |  |  |
| 1111 | Above Underline |  | Undefined |  |  |  | Illegal |
|  | Underline |  |  |  |  |  |  |
|  | Below Underline |  |  |  |  |  |  |

*Character Attribute Code 1011 is not recommended for normal operation. Since none of the attribute outputs are active, the character Generator will not be disabled, and an indeterminate character will be generated.

Character Attribute Codes 1101, 1110, and 1111 are illegal.
Blinking is active when $\mathrm{B}=1$.
Highlight is active when $\mathrm{H}=1$.

## Special Codes

Four special codes are available to help reduce memory, software, or DMA overhead.

## Special Control Character



| $S$ | $S$ | FUNCTION |
| :--- | :--- | :--- |
| 0 | 0 | End of Row |
| 0 | 1 | End of Row-Stop DMA |
| 1 | 0 | End of Screen |
| 1 | 1 | End of Screen-Stop DMA |

The End of Row Code (00) activates VSP and holds it to the end of the line.
The End of Row-Stop DMA Code (01) causes the DMA Control Logic to stop DMA for the rest of the row when it is written into the Row Buffer. It affects the display in the same way as the End of Row Code (00).
The End of Screen Code (10) activates VSP and holds it to the end of the frame.

The End of Screen-Stop DMA Code (11) causes the DMA Control Logic to stop DMA for the rest of the frame when it is written into the Row Buffer. It affects the display in the same way as the End of Screen Code (10).
If the Stop DMA feature is not used, all characters after an End of Row character are ignored, except for the End of Screen character, which operates normally. All characters after an End of Screen character are ignored.

Note: If a Stop DMA character is not the last character in a burst or row, DMA is not stopped until after the next character is read. In this situation, a dummy character must be placed in memory after the Stop DMA character.

## Field Attributes

The field attributes are control codes which affect the visual characteristics for a field of characters, starting at the
character following the code up to, and including, the character which precedes the next field attribute code, or up to the end of the frame. The field attributes are reset during the vertical retrace interval.

There are six field attributes:

1. Blink - Characters following the code are caused to blink by activating the Video Suppression output (VSP). The blink frequency is equal to the screen refresh frequency divided by 32.
2. Highlight - Characters following the code are caused to be highlighted by activating the Highlight output (HGLT).
3. Reverse Video - Characters following the code are caused to appear with reverse video by activating the Reverse Video output (RVV).
4. Underline - Characters following the code are caused to be underlined by activating the Light Enable output (LTEN).
5,6. General Purpose - There are two additional 8275 outputs which act as general purpose, independently programmable field attributes. GPA $0_{0-1}$ are active high outputs.

## Field Attribute Code



H = 1 FOR HIGHLIGHTING
B=1 FOR BLINKING
R $=1$ FOR REVERSE VIDEO
$U=1$ FOR UNDERLINE
$\mathbf{G G}=\mathbf{G P A}_{1}, \mathbf{G P A}_{0}$
*More than one attribute can be enabled at the same time. If the blinking and reverse video attributes are enabled simultaneously, only the reversed characters will blink.

The 8275 can be programmed to provide visible or invisible field attribute characters.

If the 8275 is programmed in the visible field attribute mode, all field attributes will occupy a position on the screen. They will appear as blanks caused by activation of the Video Suppression output (VSP). The chosen visual attributes are activated after this blanked character.


Figure 22. Example of the Visible Field Attribute Mode (Underline Attribute)

If the 8275 is programmed in the invisible field attribute mode, the 8275 FIFO is activated.


Figure 23. Block Diagram Showing FIFO Activation

Each row buffer has a corresponding FIFO. These FIFOs are 16 characters by 7 bits in size.
When a field attribute is placed in the row buffer during DMA, the buffer input controller recognizes it and places the next character in the proper FIFO.

When a field attribute is placed in the Buffer Output Controller during display, it causes the controller to immediately put a character from the FIFO on the Character Code outputs ( $\mathrm{CC}_{0-6}$ ). The chosen Visual Attributes are also activated.
Since the FIFO is 16 characters long, no more than 16 field attribute characters may be used per line in this mode. If more are used, a bit in the status word is set and the first characters in the FIFO are written over and lost.

Note: Since the FIFO is 7 bits wide, the MSB of any characters put in it are stripped off. Therefore, a Visual Attribute or Special Code must not immediately follow a field attribute code. If this situation does occur, the Visual Attribute or Special Code will be treated as a normal display character.


Figure 24. Example of the Invisible Field Attribute Mode (Underline Attribute)

## Field and Character Attribute Interaction

Character Attribute Symbols are affected by the Reverse Video (RVV) and General Purpose (GPA $\mathrm{O}_{0-1}$ ) field attributes. They are not affected by Underline, Blink or Highlight field attributes; however, these characteristics can be programmed individually for Character Attribute Symbols.

## Cursor Timing

The cursor location is determined by a cursor row register and a character position register which are loaded by command to the controller. The cursor can be programmed to appear on the display as:

1. a blinking underline
2. a blinking reverse video block
3. a non-blinking underline
4. a non-blinking reverse video block

The cursor blinking frequency is equal to the screen refresh frequency divided by 16.
If a non-blinking reverse video cursor appears in a nonblinking reverse video field, the cursor will appear as a normal video block.
If a non-blinking underline cursor appears in a non-blinking underline field, the cursor will not be visible.

## Light Pen Detection

A light pen consists of a micro switch and a tiny light sensor. When the light pen is pressed against the CRT screen, the micro switch enables the light sensor. When the raster sweep reaches the light sensor, it triggers the light pen output.
If the output of the light pen is presented to the 8275 LPEN input, the row and character position coordinates are stored in a pair of registers. These registers can be read on command. A bit in the status word is set, indicating that the light pen signal was detected. The LPEN input must be a 0 to 1 transition for proper operation.

Note: Due to internal and external delays, the character position coordinate will be off by at least three character positions. This has to be corrected in software.

## Device Programming

The 8275 has two programming registers, the Command Register (CREG) and the Parameter Register (PREG). it also has a Status Register (SREG). The Command Register can only be written into and the Status Registers can only be read from. They are addressed as follows:

| $A_{0}$ | OPERATION | REGISTER |
| :---: | :---: | :---: |
| 0 | Read | PREG |
| 0 | Write | PREG |
| 1 | Read | SREG |
| 1 | Write | CREG |

The 8275 expects to receive a command and a sequence of 0 to 4 parameters, depending on the command. If the proper number of parameter bytes are not received before another command is given, a status flag is set, indicating an improper command.

## Instruction Set

The 8275 instruction set consists of $\mathbf{8}$ commands.

| COMMAND | NO. OF PARAMETER BYTES |
| :--- | :---: |
| Reset | 4 |
| Start Display | 0 |
| Stop Display | 0 |
| Read Light Pen | 2 |
| Load Cursor | 2 |
| Enable Interrupt | 0 |
| Disable Interrupt | 0 |
| Preset Counters | 0 |

In addition, the status of the 8275 (SREG) can be read by the CPU at any time.

1. Reset Command:

|  | OPERATION | $A_{0}$ | DESCRIPTION |  |  |  |  | BU |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Command | Write | 1 | Reset Command | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Parameters | Write | 0 | Screen Comp Byte 1 |  | H | H | H | H | H |  | H |
|  | Write | 0 | Screen Comp Byte 2 |  | V | R | $R$ | R | R |  | R |
|  | Write | 0 | Screen Comp Byte 3 | U | U | U | U | L | L |  | L |
|  | Write | 0 | Screen Comp Byte 4 | M | $F$ | C | C | Z | 2 | $z$ | Z |

Action - After the reset command is written, DMA requests stop, 8275 interrupts are disabled, and the VSP output is used to blank the screen. HRTC and VRTC continue to run. HRTC and VRTC timing are random on power-up.
As parameters are written, the screen composition is defined.


Parameter - VV Vertical Retrace Row Count

| $\mathbf{V}$ | $\mathbf{V}$ | NO. OF ROW COUNTS PER VRTC |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 2 |
| 1 | 0 | 3 |
| 1 | 1 | 4 |


| Parameter - RRRRRR |  |  |  |  |  | Vertical Rows/Frame |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R | R |  | NO. OF ROWS/FRAME |
| 0 | 0 | 0 | 0 | 0 | 0 |  | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 |  | 2 |
| 0 | 0 | 0 | 0 | 1 | 0 |  | 3 |
|  |  |  |  |  |  | 1 | . |
|  |  |  |  |  |  | 1 | . |
|  |  |  |  |  |  | 1 | . |
| 1 | 1 | 1 | 1 | 1 | 1 |  | 64 |



Parameter - LLLL Number of Lines per Character Row

| $L$ | $L$ | $L$ | $L$ | NO. OF LINES/ROW |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 2 |
| 0 | 0 | 1 | 0 | 3 |
|  |  |  |  | . |
|  |  |  |  | . |
| 1 | 1 | 1 | 1 | 16 |

Parameter - M Line Counter Mode

| $\mathbf{M}$ | LINE COUNTER MODE |
| :--- | :--- |
| 0 | Mode 0 (Non-Offset) |
| 1 | Mode 1 (Offset by 1 Count) |


| Parameter - F | Field Attribute Mode |
| ---: | :---: |
| F | FIELD ATTRIBUTE MODE |
| 0 | Transparent |
| 1 | Non-Transparent |

Parameter - CC Cursor Format

| c | c | CURSOR FORMAT |
| :--- | :--- | :--- |
| 0 | 0 | Blinking reverse video block |
| 0 | 1 | Blinking underline |
| 1 | 0 | Nonblinking reverse video block |
| 1 | 1 | Nonblinking underling |

Parameter - ZZZZ Horizontal Retrace Count

| z | $z$ | $z$ | $z$ | NO. OF CHARACTER <br> COUNTS PER HRTC |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 2 |
| 0 | 0 | 0 | 1 | 4 |
| 0 | 0 | 1 | 0 | 6 |
|  | . |  | . |  |
|  | . |  | . |  |
| 1 | 1 | 1 | 1 | . |

Note: uuuu MSB determines blanking of top and bottom lines (1 = blanked, $0=$ not blanked) .

## 2. Start Display Command:

|  | OPERATION | $A_{0}$ | DESCRIPTION | MSB |  |  |  | LSB |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Command | Write | 1 | Start Display | 0 | 0 | 1 | S | S | S | B | B |
| No parameters |  |  |  |  |  |  |  |  |  |  |  |


| SSS BURST SPACE CODE |  |  |  |
| :---: | :---: | :---: | :---: |
| S | S | S | NO. OF CHARACTER CLOCKS BETWEEN DMA REQUESTS |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 7 |
| 0 | 1 | 0 | 15 |
| 0 | 1 | 1 | 23 |
| 1 | 0 | 0 | 31 |
| 1 | 0 | 1 | 39 |
| 1 | 1 | 0 | 47 |
| 1 | 1 | 1 | 55 |


|  |  | B B |
| :---: | :---: | :---: |
|  |  | BURST COUNT CODE |
| B | B | NO. OF DMA CYCLES PER |
| BURST |  |  |

Action - 8275 interrupts are enabled, DMA requests begin, video is enabled, Interrupt Enable and Video Enable status flags are set.

## 3. Stop Display Command:

|  | OPERATION | $A_{0}$ | DESCRIPTION | MSB |  |  |  | LSB |  |  |
| :---: | :---: | :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Command | Write | 1 | Stop Display | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0

Action - Disables video, interrupts remain enabled, HRTC and VRTC continue to run, Video Enable status flag is reset, and the "Start Display" command must be given to re-enable the display.

## 4. Read Light Pen Command

|  | OPERATION | $A_{0}$ | DESCRIPTION | MSB |  |  |  | LSB |
| :--- | :---: | :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| Command | Write | 1 | Read Light Pen | 0 | 1 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 |  |  |  |  |  |
| Parameters | Read <br> Read | 0 | Char. Number <br> Row Number | (Char. Position in Row) <br> (Row Number) |  |  |  |  |

Action - The 8275 is conditioned to supply the contents of the light pen position registers in the next two read cycles of the parameter register. Status flags are not affected.

Note: Software correction of light pen position is required.
5. Load Cursor Position:


Action - The 8275 is conditioned to place the next two parameter bytes into the cursor position registers. Status flags not affected.
6. Enable Interrupt Command:

|  | OPERATION | $A_{0}$ | DESCRIPTION | MSB |  |  |  | LSB |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Command | Write | 1 | Enable Interrupt | 1 | 0 | 1 | 0 | 0 | 0 | 0 |

Action - The interrupt enable status flag is set and interrupts are enabled.
7. Disable Interrupt Command:

|  | OPERATION | $A_{0}$ | DESCRIPTION | MSB |  |  |  | LSB |  |  |  |
| ---: | :---: | :---: | :---: | :---: | ---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Command | Write | 1 | Disable Interrupt | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| No parameters |  |  |  |  |  |  |  |  |  |  |  |

Action - Interrupts are disabled and the interrupt enable status flag is reset.

## 8. Preset Counters Command:

|  | OPERATION | $A_{0}$ | DESCRIPTION | MSB |  |  |  | LSB |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Command | Write | 1 | Preset Counters | 1 | 1 | 1 | 0 | 0 | 0 |

Action - The internal timing counters are preset, corresponding to a screen display position at the top left corner. Two character clocks are required for this operation. The counters will remain in this state until any other command is given.
This command is useful for system debug and synchronization of clustered CRT displays on a single CPU.

## Status Flags

|  | OPERATION | $A_{0}$ | DESCRIPTION | MSB | DATA BUS |  |
| :---: | :---: | :---: | :---: | :--- | ---: | :---: |
| Command | Read | 1 | Status Word | 0 IE IR LP IC VE OU FO |  |  |

IE - (Interrupt Enable) Set or reset by command. It enables vertical retrace interrupt. It is automatically set by a "Start Display" command and reset with the "Reset" command.
IR - (Interrupt Request) This flag is set at the beginning of display of the last row of the frame if the interrupt enable flag is set. It is reset after a status read operation.
LP - This flag is set when the light pen input (LPEN) is activated and the light pen registers have been loaded. This flag is automatically reset after a status read.

IC - (Improper Command) This flag is set when a command parameter string is too long or too short. The flag is automatically reset after a status read.

VE - (Video Enable) This flag indicates that video operation of the CRT is enabled. This flag is set on a "Start Display" command, and reset on a "Stop Display" or "Reset" command.
DU - (DMA Underrun) This flag is set whenever a data underrun occurs during DMA transfers. Upon detection of DU, the DMA operation is stopped and the screen is blanked until after the vertical retrace interval. This flag is reset after a status read.
FO - (FIFO Overrun) This flag is set whenever the FIFO is overrun. It is reset on a status read.

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias. . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage On Any Pin
With Respect to Ground . . . . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . 1 Watt
"COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## D.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.0 | $\mathrm{~V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | V |  |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.2 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Load Current |  | $\pm 10$ | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\mathrm{OFL}}$ | Output Float Leakage |  | $\pm 10$ | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ to 0 V |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  | 160 | mA |  |

## CAPACITANCE

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{GND}=0 \mathrm{~V}$

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 10 | pF | $\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{1 / \mathrm{O}}$ | I/O Capacitance |  | 20 | pF | Unmeasured pins returned to $\mathrm{V}_{\text {SS }}$. |

## Other Timing:

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{CC}$ | Character Code Output Delay |  | 150 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{HR}}$ | Horizontal Retrace Output Delay |  | 200 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| tic | Line Count Output Delay |  | 400 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $t_{\text {AT }}$ | Control/Attribute Output Delay |  | 275 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $t_{\text {VR }}$ | Vertical Retrace Output Delay |  | 275 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{RI}}$ | IRQ $\downarrow$ from RD $\uparrow$ |  | 250 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| two | DRQ $\uparrow$ from WR $\uparrow$ |  | 250 | ns | $C_{L}=50 \mathrm{pF}$ |
| $t_{\text {to }}$ | DRQ $\downarrow$ from WR $\downarrow$ |  | 200 | ns | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |
| tiR | DACK $\downarrow$ to WR $\downarrow$ | 0 |  | ns |  |
| $t_{\text {RL }}$ | WR $\uparrow$ to DACK $\uparrow$ | 0 |  | ns |  |
| $t_{\text {PR }}$ | LPEN Rise |  | 50 | ns |  |
| ${ }_{\text {PPH }}$ | LPEN Hold | 100 |  | ns |  |

Note: Timing measurements are made at the following reference voltages: Output " 1 " $=2.0 \mathrm{~V}$, " 0 " $=0.8 \mathrm{~V}$.
Input " 1 " $=2.4 \mathrm{~V},{ }^{\prime} 0$ " $=0.45 \mathrm{~V}$

## WAVEFORMS


-CCLK is a multiple of the dot clock and an input to the 8275.
Figure 25. Typical Dot Level Timing


Figure 26. Line Timing


Figure 27. Row Timing


Figure 28. Frame Timing


Figure 29. Interrupt Timing


LPEN


Figure 30. DMA Timing

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \% ; \mathrm{GND}=0 \mathrm{~V}$
Bus Parameters (Note 1)
Read Cycle:

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {AR }}$ | Address Stable Before READ | 0 |  | ns |  |
| $t_{\text {RA }}$ | Address Hold Time for READ | 0 |  | ns |  |
| $t_{\text {RR }}$ | READ Pulse Width | 250 |  | ns |  |
| $\mathrm{t}_{\text {RD }}$ | Data Delay from READ |  | 200 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | READ to Data Floating | 20 | 100 | ns |  |

## Write Cycle:

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {AW }}$ | Address Stable Before WRITE | 0 |  | ns |  |
| $\mathrm{t}_{\text {WA }}$ | Address Hold Time for WRITE | 0 |  | ns |  |
| $\mathrm{t}_{W W}$ | WRITE Pulse Width | 250 |  | ns |  |
| $\mathrm{t}_{\text {DW }}$ | Data Setup Time for WRITE | 150 |  | ns |  |
| $\mathrm{t}_{\text {WD }}$ | Data Hold Time for WRITE | 0 |  | ns |  |

Clock Timing:

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {CLK }}$ | Clock Period | 480 |  | ns |  |
| $\mathrm{t}_{\mathrm{KH}}$ | Clock High | 240 |  | ns |  |
| $\mathrm{t}_{\mathrm{KL}}$ | Clock Low | 160 |  | ns |  |
| $\mathrm{t}_{\mathrm{KR}}$ | Clock Rise | 5 | 30 | ns |  |
| $\mathrm{t}_{\mathrm{KF}}$ | Clock Fall | 5 | 30 | ns |  |

Note 1: AC timings measured at $V_{O H}=2.0, V_{O L}=0.8 \quad V_{1 H}=2.4, V_{1 L}=0.45$

Write Timing


## Clock Timing



Read Timing


Input Waveforms (For A.C. Tests)


# 8279/8279.5 <br> PROGRAMMABLE KEYBOARDIDISPLAY INTERFACE 

- MCS-85 ${ }^{\text {TM }}$ Compatible 8279-5
- Simultaneous Keyboard Display Operations

\author{

- Scanned Keyboard Mode
}
- Scanned Sensor Mode
- Strobed Input Entry Mode
- 8-Character Keyboard FIFO
- 2-Key Lockout or N-Key Rollover with Contact Debounce

■ Dual 8- or 16.Numerical Display<br>- Single 16-Character Display<br>■ Right or Left Entry 16-Byte Display RAM<br>- Mode Programmable from CPU<br>- Programmable Scan Timing<br>- Interrupt Output on Key Entry

The Intel ${ }^{\oplus} 8279$ is a general purpose programmable keyboard and display I/O interface device designed for use with Inte $\left.\right|^{\circledR}$ microprocessors. The keyboard portion can provide a scanned interface to a 64 -contact key matrix. The keyboard portion will also interface to an array of sensors or a strobed interface keyboard, such as the hall effect and ferrite variety. Key depressions can be 2-key lockout or N-key rollover. Keyboard entries are debounced and strobed in an 8 -character FIFO. If more than 8 characters are entered, overrun status is set. Key entries set the interrupt output line to the CPU.
The display portion provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric and alphanumeric segment displays may be used as well as simple indicators. The 8279 has $16 \times 8$ display RAM which can be organized into dual $16 \times 4$. The RAM can be loaded or interrogated by the CPU. Both right entry, calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM address.

PIN CONFIGURATION


PIN NAMES

| $\mathrm{DB}_{0,1}$ | 4.0 | DATA BUS (BI DIRECTIONAL) |
| :---: | :---: | :---: |
| CLK | 1 | Clock input |
| RESET | 1 | RESET INPUT |
| CS | 1 | CHIP SELECT |
| 砬 | 1 | READ INPUT |
| Wif | 1 | WGITE INPUT |
| $\mathrm{A}_{0}$ | 1 | BUFFER AODRESS |
| LRQ | 0 | INTERRUPT REQUEST OUTPUİ |
| SL0.3 | 0 | SCANIINES |
| RL-9 | 1 | RETUAN LINES |
| Shift | 1 | SHIF T INPUT |
| CNTL/STB | 1 | CONTROLSTROBE INPUT |
| OUT A03 | 0 | DISPLAY IA) OUTPUTS |
| OUT $\mathrm{B}_{03}$ | $\bigcirc$ | DISPLAY (B) OUTPUTS |
| BD | 0 | BLANK DISPLAY OUTPUT |



## HARDWARE DESCRIPTION

The 8279 is packaged in a 40 pin DIP. The following is a functional description of each pin.

| No. Of <br> Pins | Designation |
| :---: | :--- |
| 8 | $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ |
| Function |  |$\quad$| Bi-directional data bus. All data |
| :--- |
| and commands between the |
| CPU and the 8279 are trans- |
| mitted on these lines. |
| Clock from system used to gen- |
| erate internal timing. |
| A high signal on this pin resets |
| the 8279. After being reset the |
| 8279 is placed in the following |
| mode: |

1 SHIFT

No. Of
Pins

The shift input status is stored along with the key position on key closure in the Scanned

Designation Function
Keyboard modes. It has an active internal pullup to keep it high until a switch closure pulls it low.

1 CNTL/STB For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in the Strobed Input mode.
(Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low.

4 OUT Ao-OUT A3 These two ports are the outputs
4 OUT Bo-OUT $\mathrm{B}_{3}$ for the $16 \times 4$ display refresh registers. The data from these outputs is synchronized to the scan lines ( $\mathrm{SLo}_{0}-\mathrm{SL}_{3}$ ) for multiplexed digit displays. The two 4 bit ports may be blanked independently. These two ports may also be considered as one 8 bit port.

Blank Display. This output is used to blank the display during digit switching or by a display blanking command.

## PRINCIPLES OF OPERATION

The following is a description of the major elements of the 8279 Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 1.

## I/O Control and Data Buffers

The I/O control section uses the $\overline{\mathrm{CS}}, \mathrm{A}_{0}, \overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ lines to control data flow to and from the various internal registers and buffers. All data flow to and from the 8279 is enabled by $\overline{\mathrm{CS}}$. The character of the information, given or desired by the CPU, is identified by Ao. A logic one means the information is a command or status. A logic zero means the information is data. $\overline{\mathrm{RD}}$ and $\overline{W R}$ determine the direction of data flow through the Data Buffers. The Data Buffers are bi-directional buffers that connect the internal bus to the external bus. When the chip is not selected ( $\overline{\mathrm{CS}}=1$ ), the devices are in a high impedance state. The drivers input during $\overline{W R} \cdot \overline{\mathrm{CS}}$ and output during $\overline{\mathrm{RD}} \cdot \overline{\mathrm{CS}}$.

## Control and Timing Registers and Timing Control

These registers store the keyboard and display modes and other operating conditions programmed by the CPU. The modes are programmed by presenting the proper command on the data lines with $A_{0}=1$ and then sending a $\overline{W R}$. The command is latched on the rising edge of $\overline{W R}$.

## FUNCTIONAL DESCRIPTION

Since data input and display are an integral part of many microprocessor designs, the system designer needs an interface that can control these functions without placing a iarge load on the CPU. The 8279 provides this function for 8-bit microprocessors.
The 8279 has two sections: keyboard and display. The keyboard section can interface to regular typewriter style keyboards or random toggle or thumb switches. The display section drives alphanumeric displays or a bank of indicator lights. Thus the CPU is relieved from scanning the keyboard or refreshing the display.
The 8279 is designed to directly connect to the microprocessor bus. The CPU can program all operating modes for the 8279. These modes include:

## Input Modes

- Scanned Keyboard - with encoded (8 x 8 key keyboard) or decoded ( $4 \times 8$ key keyboard) scan lines. A key depression generates a 6 -bit encoding of key position. Position and shift and control status are stored in the FIFO. Keys are automatically debounced with 2-key lockout or N-key rollover.
- Scanned Sensor Matrix - with encoded (8x8 matrix switches) or decoded ( $4 \times 8$ matrix switches) scan lines. Key status (open or closed) stored in RAM addressable by CPU.
- Strobed input -- Data on return lines during control line strobe is transferred to FIFO.


## Output Modes

- 8 or 16 character multiplexed displays that can be organized as dual 4-bit or single 8 -bit ( $B_{0}=D_{0}, A_{3}=D_{7}$ ).
- Right entry or left entry display formats

Other features of the 8279 include:

- Mode programming from the CPU.
- Clock Prescaler
- Interrupt output to signal CPU when there is keyboard or sensor data available.
- An 8 byte FIFO to store keyboard information
- 16 byte internal Display RAM for display refresh. This RAM can also be read by the CPU.


The command is then decoded and the appropriate function is set. The timing control contains the basic timing counter chain. The first counter is a $\div \mathrm{N}$ prescaler that can be programmed to yied an internai frequency of 100 kHz which gives a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The other counters divide down the basic internal frequency to provide the proper key scan, row scan, keyboard matrix scan, and display scan times.

## Scan Counter

The scan counter has two modes. In the encoded mode, the counter provides a binary count that must be externally decoded to provide the scan lines for the keyboard and display. In the decoded mode, the scan counter decodes the least significant 2 bits and provides a decoded 1 of 4 scan. Note than when the keyboard is in decoded scan, so is the display. This means that only the first 4 characters in the Display RAM are displayed.
In the encoded mode, the scan lines are active high outputs. In the decoded mode, the scan lines are active low outputs.

## Return Buffers and Keyboard Debounce and Control

The 8 return lines are buffered and latched by the Return Buffers. In the keyboard mode, these lines are scanned, looking for key closures in that row. If the debounce circuit detects a closed switch, it waits about 10 msec to check if the switch remains closed. If it does, the address of the switch in the matrix plus the status of SHIFT and CONTROL are transferred to the FIFO. In the scanned Sensor Matrix modes, the contents of the return lines is directly transferred to the corresponding row of the Sensor RAM (FIFO) each key scan time. In Strobed Input mode, the contents of the return lines are transferred to the FIFO on the rising edge of the CNTL/STB line pulse.

## FIFO/Sensor RAM and Status

This block is a dual function $8 \times 8$ RAM. In Keyboard or Strobed input modes, it is a FIFO. Each new entry is written into successive RAM positions and each is then read in order of entry. FIFO status keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or writes will be recognized as an error. The status can be read by an $\overline{\mathrm{RD}}$ with $\overline{\mathrm{CS}}$ low and Ao high. The status logic also provides an IRQ signal when the FIFO is not empty. In Scanned Sensor Matrix mode, the memory is a Sensor RAM. Each row of the Sensor RAM is loaded with the status of the corresponding row of sensor in the sensor matrix. In this mode, IRQ is high if a change in a sensor is detected.

## Display Address Registers and Display RAM

The Display Address Registers hold the address of the word currently being written or read by the CPU and the two 4 -bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The Display RAM can be directly read by the CPU after the correct mode and address is set. The addresses for the A and $B$ nibbles are automatically updated by the 8279 to match data entry by the CPU. The A and B nibbles can be entered independently or as one word, according to the mode that is set by the CPU. Data entry to the display can be set to either left or right entry. See Interface Considerations for details.

## SOFTWARE OPERATION

## 8279 commands

The following commands program the 8279 operating modes. The commands are sent on the Data Bus with CS low and $A_{0}$ high and are loaded to the 8279 on the rising edge of $\overline{W R}$.

## Keyboard/Display Mode Set



Where DD is the Display Mode and KKK is the Keyboard Mode.

## DD

| 0 | 0 | 8 8-bit character display - Left entry |
| :--- | :--- | :--- |
| 0 | 1 | 168 -bit character display - Left entry* |
| 1 | 0 | 8 -bit character display - Right entry |
| 1 | 1 | 16 8-bit character display - Right entry |

For description of right and left entry, see Interface Considerations. Note that when decoded scan is set in keyboard mode, the display is reduced to 4 characters independent of display mode set.

## KKK

| 0 | 0 | 0 | Encoded Scan Keyboard - 2 Key Lockout* |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | Decoded Scan Keyboard - 2-Key Lockout |
| 0 | 1 | 0 | Encoded Scan Keyboard - N-Key Rollover |
| 0 | 1 | 1 | Decoded Scan Keyboard - N-Key Rollover |
| 1 | 0 | 0 | Encoded Scan Sensor Matrix |
| 1 | 0 | 1 | Decoded Scan Sensor Matrix |
| 1 | 1 | 0 | Strobed Input, Encoded Display Scan |
| 1 | 1 | 1 | Strobed Input, Decoded Display Scan |

## Program Clock

Code:


All timing and multiplexing signals for the 8279 are generated by an internal prescaler. This prescaler divides the external clock (pin 3) by a programmable integer. Bits PPPPP determine the value of this integer which ranges from 2 to 31 . Choosing a divisor that yields 100 kHz will give the specified scan and debounce times. For instance, if Pin 3 of the 8279 is being clocked by a 2 MHz signal, PPPPP should be set to 10100 to divide the clock by 20 to yield the proper 100 kHz operating frequency.

## Read FIFO/Sensor RAM

Code:


The CPU sets up the 8279 for a read of the FIFO/Sensor RAM by first writing this command. In the Scan Key-
"Default after reset.
board Mode, the Auto-Increment flag (AI) and the RAM address bits (AAA) are irrelevant. The 8279 will automatically drive the data bus for each subsequent read ( $A_{0}=0$ ) in the same sequence in which the data first entered the FIFO. All subsequent reads will be from the FIFO until another command is issued.

In the Sensor Matrix Mode, the RAM address bits AAA select one of the 8 rows of the Sensor RAM. If the AI flag is set ( $\mathrm{Al}=1$ ), each successive read will be from the subsequent row of the sensor RAM.

## Read Display RAM

Code: | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{A I}$ | $\mathbf{A}$ | $\mathbf{A}$ | $\mathbf{A}$ | $\mathbf{A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The CPU sets up the 8279 for a read of the Display RAM by first writing this command. The address bits AAAA select one of the 16 rows of the Display RAM. If the AI flag is set ( $\mathrm{Al}=1$ ), this row address will be incremented after each following read or write to the Display RAM. Since the same counter is used for both reading and writing, this command sets the next read or write address and the sense of the Auto-Increment mode for both operations.

## Write Display RAM

Code: | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{A}$ | $\mathbf{A}$ | $\mathbf{A}$ | $\mathbf{A}$ | $\mathbf{A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The CPU sets up the 8279 for a write to the Display RAM by first writing this command. After writing the command with $A_{0}=1$, all subsequent writes with $A_{0}=0$ will be to the Display RAM. The addressing and AutoIncrement functions are identical to those for the Read Display RAM. However, this command does not affect the source of subsequent Data Reads; the CPU will read from whichever RAM (Display or FIFO/Sensor) which was last specified. If, indeed, the Display RAM was last specified, the Write Display RAM will, nevertheless, change the next Read location.

## Display Write Inhibit/Blanking

The IW Bits can be used to mask nibble A and nibble B in applications requiring separate 4 -bit display ports. By setting the IW flag (IW=1) for one of the ports, the port becomes marked so that entries to the Display RAM from the CPU do not affect that port. Thus, if each nibble is input to a BCD decoder, the CPU may write a digit to the Display RAM without affecting the other digit being displayed. It is important to note that bit $\mathrm{B}_{0}$ corresponds to bit $\mathrm{D}_{0}$ on the CPU bus, and that bit $\mathrm{A}_{3}$ corresponds to bit $D_{7}$.

If the user wishes to blank the display, the BL flags are available for each nibble. The last Clear command issued determines the code to be used as a "blank." This code defaults to all zeros after a reset. Note that both BL flags must be set to blank a display formatted with a single 8-bit port.

## Clear

The $C_{D}$ bits are available in this command to clear all rows of the Display RAM to a selectable blanking code as follows:

$$
\left[\begin{array}{ll}
C_{D} \\
1 & 0
\end{array} \quad \text { All Zeros }(X=\text { Don't Care })\right.
$$

During the time the Display RAM is being cleared ( $\sim 160 \mu \mathrm{~s}$ ), it may not be written to. The most significant bit of the FIFO status word is set during this time. When the Display RAM becomes available again, it automatically resets.

If the $C_{F}$ bit is asserted ( $C_{F}=1$ ), the FIFO status is cleared and the interrupt output line is reset. Also, the Sensor RAM pointer is set to row 0.
$C_{A}$, the Clear All bit, has the combined effect of $C_{D}$ and $C_{F}$; it uses the $C_{D}$ clearing code on the Display RAM and also clears FIFO status. Furthermore, it resynchronizes the internal timing chain.

## End Interrupt/Error Mode Set

Code: $\quad$| 1 | 1 | 1 | $E$ | $X$ | $X$ | $X$ | $X$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad X=$ Don't care.

For the sensor matrix modes this command lowers the IRQ line and enables further writing into RAM. (The IRQ line would have been raised upon the detection of a change in a sensor value. This would have also inhibited further writing into the RAM until reset).

For the $N$-key rollover mode - if the $E$ bit is programmed to " 1 " the chip will operate in the special Error mode. (For further details, see Interface Considerations Section.)

## Status Word

The status word contains the FIFO status, error, and display unavailable signals. This word is read by the CPU when $\mathrm{A}_{0}$ is high and $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are low. See Interface Considerations for more detail on status word.

## Data Read

Data is read when $A 0, \overline{C S}$ and $\overline{R D}$ are all low. The source of the data is specified by the Read FIFO or Read Display commands. The trailing edge of $\overline{R D}$ will cause the address of the RAM being read to be incremented if the AutoIncrement flag is set. FIFO reads always increment (if no error occurs) independent of AI.

## Data Write

Data that is written with $A_{0}, \overline{C S}$ and $\overline{W R}$ low is always written to the Display RAM. The address is specified by the latest Read Display or Write Display command. AutoIncrementing on the rising edge of $\overline{W R}$ occurs if Al set by the latest display command.

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Voltage on any Pin with
Respect to Ground . . . . . . . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . 1 Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functionat operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, $\mathrm{V}_{S S}=0 \mathrm{~V}$, Note 1

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL1 | Input Low Voltage for Shift Control and Return Lines | -0.5 | 1.4 | V |  |
| $V_{\text {IL2 }}$ | Input Low Voltage for All Others | -0.5 | 0.8 | V |  |
| $\mathrm{V}_{1+1}$ | Input High Voltage for Shift, Control and Return Lines | 2.2 |  | V |  |
| $\mathrm{V}_{\mathrm{H} 2}$ | Input High Voltage for All Others | 2.0 |  | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.45 | - V | Note 2 |
| VOH | Output High Voltage on Interrupt Line | 3.5 |  | V | Note 3 |
| IIL1 | Input Current on Shift, Control and Return Lines |  | $\begin{array}{r} +10 \\ -100 \\ \hline \end{array}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{C C} \\ & V_{I N}=O V \end{aligned}$ |
| IIL2 | Input Leakage Current on All Others |  | $\pm 10$ | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {CC }}$ to $0 V$ |
| IOFL | Output Float Leakage |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ to 0 V |
| ICC | Power Supply Current |  | 120 | mA |  |

Notes:

1. $8279, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \% ; 8279-5, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$.
2. $8279, \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA} ; 8279-5, \mathrm{I}_{\mathrm{OL}}=2.2 \mathrm{~mA}$.
3. $8279, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} ; 8279-5, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$.

## CAPACITANCE

| SYMBOL | TEST | TYP. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $C_{\text {in }}$ | Input Capacitance | 5 | 10 | pF | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {CC }}$ |
| $\mathrm{C}_{\text {out }}$ | Output Capacitance | 10 | 20 | pF | $\mathrm{V}_{\text {out }}=\mathrm{V}_{\text {CC }}$ |

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, (Note 1$)$

## BUS PARAMETERS

READ CYCLE:

| Symbol | Parameter | 8279 |  | 8279-5 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ${ }_{t}$ AR | Address Stable Before $\overline{\text { READ }}$ | 50 |  | 0 |  | ns |
| $t_{\text {RA }}$ | Address Hold Time for $\overline{\text { READ }}$ | 5 |  | 0 |  | ns |
| $t_{\text {RR }}$ | $\widehat{\text { READ Pulse Width }}$ | 420 |  | 250 |  | ns |
| $\mathrm{t}_{\mathrm{RD}}{ }^{[2]}$ | Data Delay from $\overline{\text { READ }}$ |  | 300 |  | 150 | ns |
| $t_{A D}{ }^{[2]}$ | Address to Data Valid |  | 450 |  | 250 | ns |
| ${ }^{\text {d }}$ D | $\overline{\text { READ }}$ to Data Floating | 10 | 100 | 10 | 100 | ns |
| $\mathrm{t}_{\mathrm{RCY}}$ | Read Cycle Time | 1 |  | 1 |  | $\mu \mathrm{s}$ |

WRITE CYCLE:

| Symbol | Parameter | 8279 |  | 8279-5 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| ${ }_{\text {taw }}$ | Address Stable Before WRITE | 50 |  | 0 |  | ns |
| $t_{\text {WA }}$ | Address Hold Time for $\overline{\text { WRITE }}$ | 20 |  | 0 |  | ns |
| ${ }_{\text {t }}$ W ${ }^{\text {w }}$ | WRITE Pulse Width | 400 |  | 250 |  | ns |
| ${ }^{\text {t }}$ W | Data Set Up Time for $\overline{\text { WRITE }}$ | 300 |  | 150 |  | ns |
| ${ }^{\text {w }}$ W | Data Hold Time for WRITE | 40 |  | 0 |  | ns |

Notes:

1. $8279, V_{C C}=+5 \mathrm{~V} \pm 5 \% ; 8279-5, V_{C C}=+5 \mathrm{~V} \pm 10 \%$.
2. $8279, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} ; 8279-5, \mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$.

## OTHER TIMINGS:

|  |  | 8279 |  | $8279-5$ |  |
| :---: | :--- | :--- | :--- | :--- | :---: |
| Symbol | Parameter | Min. Max. | Min. $\quad$ Max. | Unit |  |
| $\mathrm{t}_{\phi \mathrm{W}}$ | Clock Pulse Width | 230 | 120 | nsec |  |
| ${ }^{\mathrm{t}} \mathrm{CY}$ | Clock Period | 500 | 320 | nsec |  |


| Keyboard Scan Time: | 5.1 msec | Digit-on Time: | $480 \mu \mathrm{sec}$ |
| :--- | :--- | :--- | :--- |
| Keyboard Debounce Time: | 10.3 msec | Blanking Time: | $160 \mu \mathrm{sec}$ |
| Key Scan Time: | $80 \mu \mathrm{sec}$ | Internal Clock Cycle: | $10 \mu \mathrm{sec}$ |
| Display Scan Time: | 10.3 msec |  |  |

## INPUT WAVEFORMS FOR A.C. TESTS:



## WAVEFORMS

## 1. Read Operation



## 2. Write Operation



## 3. Clock Input



## SCAN WAVEFORMS



## DISPLAY WAVEFORMS



NOTE: SHOWN IS ENCODED SCAN LEFT ENTRY
$\mathbf{S}_{2} \cdot \mathbf{S}_{3}$ ARE NOT SHOWN BUT THEY ARE SIMPLY $\mathbf{S}_{1}$ divided By 2 AND 4

# 8282/8283 <br> OCTAL LATCH 

## ■ Address Latch for iAPX 86,88, MCS-80 ${ }^{\text {TM }}$, MCS-85 ${ }^{\text {TM }}$, MCS-48 ${ }^{\text {TM }}$ Families

## - High Output Drive Capability for Driving System Data Bus

- Fully Parallel 8-Bit Data Register and Buffer
- Transparent during Active Strobe


## 3-State Outputs

- 20-Pin Package with 0.3" Center


## - No Output Low Noise when Entering or Leaving High Impedance State

The 8282 and 8283 are 8 -bit bipolar latches with 3 -state output buffers. They can be used to implement latches, buffers, or multiplexers. The 8283 inverts the input data at its outputs while the 8282 does not. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with these devices.


Figure 1. 8282 Pin Configuration


Figure 2. 8283 Pin Configuration


Figure 3. Logic Diagrams

## PIN DEFINITIONS

| Pin | Description |
| :--- | :--- |
| STB | STROBE (Input). STB is an input control <br> pulse used to strobe data at the data input <br> pins (A, $\left.-A_{7}\right)$ into the data latches. This <br> signal is active HIGH to admit input data. <br> The data is latched at the HIGH to LOW <br> transition of STB. <br> OUTPUT ENABLE (Input). $\overline{\text { OE is an input }}$ <br> control signal which when active LOW <br> enables the contents of the data latches <br> onto the data output pin ( $\mathrm{B}_{0}-\mathrm{B}_{7}$ ). OE being <br> inactive HIGH forces the output buffers to <br> their high impedance state. |
| $\overline{\mathrm{OE}}$ | DATA INPUT PINS (Input). Data presented <br> at these pins satisfying setup time re- <br> quirements when STB is strobed and <br> latched into the data input latches. |
| $\mathrm{DI}_{0}-\mathrm{DI}_{7}$ |  |

## OPERATIONAL DESCRIPTION

The 8282 and 8283 octal latches are 8 -bit latches with 3 -state output buffers. Data having satisfied the setup time requirements is latched into the data latches by strobing the STB line HIGH to LOW. Holding the STB line in its active HIGH state makes the latches appear transparent. Data is presented to the data output pins by activating the $\overline{\mathrm{OE}}$ input line. When $\overline{\mathrm{OE}}$ is inactive HIGH the output buffers are in their high impedance state. Enabling or disabling the output buffers will not cause negative-going transients to appear on the data output bus.

## ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Output and Supply Voltages . . . . . . . . -0.5 V to +7 V
All Input Voltages. . . . . . . . . . . . . . . . . . -1.0 V to +5.5 V
Power Dissipation. . . . . . . . . . . . . . . . . . . . . . . . . . 1 Watt
*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS

Conditions: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Max | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{C}}$ | Input Clamp Voltage |  | -1 | V | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current |  | 160 | mA |  |
| $\mathrm{I}_{\mathrm{F}}$ | Forward Input Current |  | -0.2 | mA | $\mathrm{~V}_{\mathrm{F}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{R}}$ | Reverse Input Current |  | 50 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | .45 | V | $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{OFF}}$ | Output Off Current |  | $\pm 50$ | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{OFF}}=0.45$ to 5.25 V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  | 0.8 | V | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \quad$ See Note 1 |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  | V | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \quad$ See Note 1 |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 12 | pF | $\mathrm{F}=1 \mathrm{MHz}$ <br> $\mathrm{V}_{\mathrm{BIAS}}=2.5 \mathrm{~V}, \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |

NOTE: 1. Output Loading $\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}$.

## A.C. CHARACTERISTICS

Conditions: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Loading: Outputs $-\mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}$

| Symbol | Parameter | Min | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TIVOV | Input to Output Delay <br> - Inverting <br> -Non-Inverting | 5 | 22 | ns | (See Note 1) |
| TSHOV | STB to Output Delay <br> - Inverting <br> -Non-Inverting | 5 | 30 | ns |  |

NOTE: 1. See waveforms and test load circuit on following page.

WAVEFORMS


Figure 4. Timing Diagram


Figure 5. Output Test Load Circuits


Figure 6. Output Delay vs. Capacitance

# 8286/8287 <br> OCTAL BUS TRANSCEIVER 

## - Data Bus Buffer Driver for iAPX 86,88, MCS-80 ${ }^{\text {TM }}$, MCS-85 ${ }^{\text {TM }}$, and MCS-48 ${ }^{\text {TM }}$ Families

## - High Output Drive Capability for Driving System Data Bus

- Fully Parallel 8-Bit Transceivers
- 3-State Outputs
- 20.Pin Package with 0.3 " Center
- No Output Low Noise when Entering or Leaving High Impedance State

[^3]

Figure 1. 8286 Pin Configuration


Figure 2. $\mathbf{8 2 8 7}$ Pin Configuration


Figure 3. Logic Diagrams

Table 1. Pin Description

| Pin | Description |
| :---: | :---: |
| T | TRANSMIT (Input). T is an input control signal used to control the direction of the transceivers. When HIGH, it configures the transceiver's $B_{0}-B_{7}$ as outputs with $A_{0}-A_{7}$ as inputs. T LOW configures $A_{0}-A_{7}$ as the outputs with $B_{0}-B_{7}$ serving as the inputs. |
| $\overline{O E}$ | OUTPUT ENABLE (Input). $\overline{O E}$ is an input control signal used to enable the appropriate output driver (as selected by T) onto its respective bus. This signal is active LOW. |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | LOCAL BUS DATA PINS (Input/Output). These pins serve to either present data to or accept data from the processor's local bus depending upon the state of the $T$ pin. |
| $\frac{\mathrm{B}_{0}-\mathrm{B}_{7}(8286)}{\mathrm{B}_{0}-\mathrm{B}_{7}(8287)}$ | SYSTEM BUS DATA PINS (Input/Output). These pins serve to either present data to or accept data from the system bus depending upon the state of the $T$ pin. |

## FUNCTIONAL DESCRIPTION

The 8286 and 8287 transceivers are 8 -bit transceivers with high impedance outputs. With T active HIGH and $\overline{\mathrm{OE}}$ active LOW, data at the $A_{0}-A_{7}$ pins is driven onto the $B_{0}-B_{7}$ pins. With $T$ inactive LOW and $\overline{O E}$ active LOW, data at the $B_{0}-B_{7}$ pins is driven onto the $A_{0}-A_{7}$ pins. No output low glitching will occur whenever the transceivers are entering or leaving the high impedance state.

## ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature. . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Output and Supply Voltages . . . . . -0.5 V to +7 V
All Input Voltages.................... V to +5.5 V
Power Dissipation. . . . . . . . . . . . . . . . . . . . . 1 Watt
*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS FOR 8286/8287

Conditions: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Max | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C}$ | Input Clamp Voltage |  | -1 | V | $\mathrm{I}_{\mathrm{C}}=-5 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current-8287 -8286 |  | $\begin{aligned} & 130 \\ & 160 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |  |
| $I_{F}$ | Forward Input Current |  | -0.2 | mA | $V_{F}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{R}}$ | Reverse Input Current |  | 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage -B Outputs -A Outputs |  | $\begin{aligned} & .45 \\ & .45 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=32 \mathrm{~mA} \\ & \mathrm{IOL}=16 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \end{aligned}$ |
| IOFF <br> loff | Output Off Current Output Off Current |  | $\begin{aligned} & I_{F} \\ & I_{R} \end{aligned}$ |  | $\begin{aligned} & V_{\text {OFF }}=0.45 \mathrm{~V} \\ & V_{\text {OFF }}=5.25 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage $\begin{array}{r}\text { —A Side } \\ \text { —B Side }\end{array}$ |  | $\begin{aligned} & 0.8 \\ & 0.9 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $V_{C C}=5.0 \mathrm{~V}$, See Note 1 <br> $V_{C C}=5.0 \mathrm{~V}$, See Note 1 |
| $V_{\text {IH }}$ | Input High Voltage | 2.0 |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, See Note 1 |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 12 | pF | $\begin{aligned} & \mathrm{F}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{BIAS}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |

NOTE: 1. B Outputs $-I_{O L}=32 \mathrm{~mA}, I_{O H}=-5 \mathrm{~mA}, C_{L}=300 \mathrm{pF} ; A$ Outputs $-I_{\mathrm{OL}}=16 \mathrm{~mA}, \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$.

## A.C. CHARACTERISTICS FOR 8286/8287

Conditions: $V_{C C}=5 \mathrm{~V} \pm 10 \%, T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Loading: B Outputs $-\mathrm{IOL}_{\mathrm{OL}}=32 \mathrm{~mA}, \mathrm{IOH}_{\mathrm{OH}}=-5 \mathrm{~mA}, \mathrm{C}_{\mathrm{L}}=300 \mathrm{pF}$
A Outputs - $\mathrm{lOL}_{\mathrm{L}}=16 \mathrm{~mA}, \mathrm{IOH}_{\mathrm{O}}=-1 \mathrm{~mA}, \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}$

| Symbol | Parameter | Min | Max | Units | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| TIVOV | Input to Output Delay <br> Inverting <br> Non-Inverting | 5 | 22 | ns | (See Note 1) |
|  | Transmit/Receive Hold Time | 5 | 30 | ns |  |
| TEHTV | Transmit/Receive Setup | 10 |  | ns |  |
| TTVEL | Output Disable Time | 5 | 18 | ns |  |
| TEHOZ | Output Enable Time | 10 | 30 | ns |  |

NOTE: 1 . See waveforms and test load circuit on following page.

## WAVEFORMS



NOTE: 1. All timing measurements are made at 1.5 V unless otherwise noted.

Figure 4. 8286/8287 Timing


Figure 5. Output Delay vs. Capacitance


Figure 5. Test Load Circuits

## 8291 <br> GPIB TALKER/LISTENER

Designed to Interface Microprocessors (e.g., 8080, 8085, 8086, 8048) to an IEEE Standard 488 Digital Interface Bus
Programmable Data Transfer Rate
Complete Source and Acceptor Handshake

- Complete Talker and Listener Functions with Extended Addressing
- Service Request, Parallel Poll, Device Clear, Device Trigger, Remote/Local Functions
Selectable Interrupts
- On-Chip Primary and Secondary Address Recognition
- Automatic Handling of Addressing and Handshake Protocol
- Provision for Software Implementation of Additional Features
- 1-8 MHz Clock Range
- 16 Registers ( 8 Read, 8 Write), 2 for Data Transfer, the Rest for Interface Function Control, Status, etc.
- Directly Interfaces to External NonInverting Transceivers for Connection to the GPIB
- Provides Three Addressing Modes, Allowing the Chip to be Addressed Either as a Major or a Minor Talker/ Listener with Primary or Secondary Addressing
- DMA Handshake Provision Allows for Bus Transfers without CPU Intervention
- Trigger Output Pin
- On-Chip EOS (End of Sequence) Message Recognition Facilitates Handling of Multi-Byte Transfers

The 8291 GPIB Talker/Listener is a microprocessor-controlled chip designed to interface microprocessors (e.g., 8048, 8080, 8085, 8086) to an IEEE Standard 488 Instrumentation Interface Bus. It implements all of the Standard's interface functions except for the controller.

PIN CONFIGURATION
BLOCK DIAGRAM


PIN DESCRIPTION

| Symbol | 1/0 | Pin No. | Function |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | 1/0 | 12-19 | Data bus port, to be connected to microprocessor data bus. |
| $\mathrm{RS}_{0}-\mathrm{RS}_{2}$ | 1 | 21-23 | Register select inputs, to be connected to three non-multiplexed microprocessor address bus lines. Select which of the 8 internal read (write) registers will be read from (written into) with the execution of $\overline{R D}(\overline{W R})$. |
| $\overline{C S}$ | 1 | 8 | Chip select. When low, enables reading from or writing into the register selected by $\mathrm{RS}_{0}-\mathrm{RS}_{2}$. |
| $\overline{\mathrm{RD}}$ | 1 | 9 | Read strobe. When low, selected register contents are read by the CPU. |
| $\overline{W R}$ | 1 | 10 | Write strobe. When low, data is written into the selected register |
| INT ( $\overline{\text { INT }}$ ) | O | 11 | Interrupt request to the microprocessor, set high for request and cleared when the appropriate register is accessed by the CPU. May be software configured to be active low. |
| DREQ | 0 | 6 | DMA request, normally low, set high to indicate byte output or byte input, in DMA mode; reset by DACK. |
| $\overline{\text { DACK }}$ | 1 | 7 | DMA acknowledge. When low, resets DREQ and selects data in/data out register for DMA data transfer (actual transfer done by $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ pulse). <br> Must be high if DMA is not used. |
| TRIG | 0 | 5 | Trigger output, normally low; generates a triggering puise with $1 \mu \mathrm{sec} \mathrm{min}$. width in response to the GET bus command or Trigger auxiliary command. |
| CLOCK | 1 | 3 | External clock input, used only for $T_{1}$ delay generator. May be any speed in $1-8 \mathrm{MHz}$ range. |
| RESET | 1 | 4 | Reset input. When high, forces the device into an "Idle" (initialization) mode. The device will remain at "Idle" until released by the microprocessor. |
| $\overline{\mathrm{DIO}} 1-\overline{\mathrm{DIO}}_{8}$ | 1/O | 28-35 | 8 -bit GPIB data port, used for bidirectional data byte transfer between 8291 and GPIB via noninverting external line transceivers. |
| $\overline{\text { DAV }}$ | 1/O | 36 | Data valid; GPIB handshake control line. Indicates the availability and validity of information on the DIO lines. |


| Symbol | 1/0 | Pin No. | Function |
| :---: | :---: | :---: | :---: |
| $\overline{\overline{N R F D}}$ | 1/0 | 37 | Not ready for data; GPIB handshake control line. Indicates the condition of readiness of device(s) connected to the bus to accept data. |
| $\overline{\text { NDAC }}$ | $1 / 0$ | 38 | Not data accepted; GPIB handshake control line. Indicates the condition of acceptance of data by the device(s) connected to the bus. |
| $\overline{\text { ATN }}$ | 1 | 26 | Attention; GPIB command line. Specifies how data on DIO lines are to be interpreted. |
| $\overline{\text { IFC }}$ | 1 | 24 | Interface clear; GPIB command line. Places the interface functions in a known quiescent state. |
| $\overline{S R Q}$ | 0 | 27 | Service request; GPIB command line. Indicates the need for attention and requests an interruption of the current sequence of events on the GPIB. |
| $\overline{\text { REN }}$ | 1 | 25 | Remote enable; GPIB command line. Selects (in conjunction with other messages ) remote or local control of the device. |
| $\overline{\mathrm{EOI}}$ | 1/0 | 39 | End or identify; GPIB command line. Indicates the end of a multiple byte transfer sequence or, in conjunction with ATN, addresses the device during a polling sequence. |
| T/R1 | 0 | 1 | External transceivers control line. Set high to indicate output data/signals on the $\mathrm{DIO}_{1}-\mathrm{DIO}_{8}$ and DAV lines and input signals on the NRFD and NDAC lines (active source handshake). Set low to indicate input data/ signals on the $\mathrm{DIO}_{1}-\mathrm{DIO}_{8}$ and DAV lines and output signals on the NRFD and NDAC lines (active acceptor handshake). |
| T/R2 | 0 | 2 | External transceivers control line. Set high to indicate output signals on the EOI line. Set low to indicate expected input signal on the EOI line during parallel poll. |
| Vcc | P.S. | 40 | Positive power supply ( $5 \mathrm{~V} \pm$ $10 \%$ ). |
| GND | P.S. | 20 | Potential ground circuit. |

Note: All signals on the 8291 pins are specified with positive logic. However. IEEE 488 specifies negative logic on its 16 signal lines. Thus, the data is inverted once from $\mathrm{D}_{0}-\mathrm{D}_{7}$ to $\mathrm{DIO}_{1}-\mathrm{DHO}_{8}$ and non-inverting bus transcelvers should be used.

## 8291 SYSTEM DIAGRAM



## THE GENERAL PURPOSE INTERFACE BUS (GPIB)

The General Purpose Interface Bus (GPIB) is defined in the IEEE Standard 488-1978 "Digital Interface for Programmable Instrumentation." Although a knowledge of this standard is assumed, Figure 1 provides the bus structure for quick reference. Also, Tables 1 and 2 reference the interface state mriemonics and the interface messages respectively. Modified state diagrams for the 8291 are presented in Appendix A.

## GENERAL DESCRIPTION

The 8291 is a microprocessor controlled device designed to interface microprocessors e.g., 8048, 8080, 8085,8086 to the GPIB. It implements all of the interface functions defined in the IEEE 488 Standard. If an implementation of the Standard's Controller function is desired, it can be connected with an Intel ${ }^{\circledR} 8292$ to form a complete interface.

The 8291 handles communication between a microprocessor controlled device and the GPIB. Its capabilities include data transfer, handshake protocol, talker/listener addressing procedures, device clearing and triggering, service request, and both serial and parallel polling schemes. In most procedures, it does not disturb the microprocessor unless a byte is waiting on input or a byte sent on output (output buffer empty).

The 8291 architecture includes 16 registers. Eight of these registers may be written into by the microprocessor. The other eight registers may be read by the microprocessor. One each of these read and write registers is for direct data transfers. The rest of the write registers control the various features of the chip, while the rest of the read registers provide the microprocessor with a monitor of GPIB states, various bus conditions, and device conditions.


Figure 1. Interface Capabilities and Bus Structure.

## GPIB Addressing

Each device connected to the GPIB must have at least one address whereby the controller device in charge of the bus can configure it to talk, listen, or send status. An 8291 implementation of the GPIB offers the user three addressing modes from which the device can be initialized for each application. The first of these modes allows for the device to have two separate primary addresses. The
second mode allows the user to implement a single talker/listener with a two byte address (primary address + secondary address). The third mode again allows for two distinct addresses but in this instance, they can each have a two-byte address. However, this mode requires that the secondary addresses be passed to the microprocessor for verification. These three addressing schemes are described in more detail in the discussion of the Address registers.

TABLE 1.
IEEE 488 INTERFACE STATE MNEMONICS

| Mnemonic | State Represented |
| :---: | :---: |
| ACDS | Accept Data State |
| ACRS | Acceptor Ready State |
| AIDS | Acceptor Idle State |
| ANRS | Acceptor Not Ready State |
| APRS | Affirmative Poll Response State |
| AWNS | Acceptor Wait for New Cycle State |
| CACS | Controller Active State |
| CADS | Controller Addressed State |
| CAWS | Controller Active Wait State |
| CIDS | Controller Idie State |
| CPPS | Controller Parallel Poll State |
| CPWS | Controller Parallel Poll Wait State |
| CSBS | Controller Standby State |
| CSNS | Controller Service Not Requested State |
| CSRS | Controller Service Requested State I |
| CSWS | Controller Synchronous Wait State |
| CTRS | Controller Transfer State |
| DCAS | Device Clear Active State |
| DCIS | Device Clear Idle State |
| DTAS | Device Trigger Active State |
| DTIS | Device Trigger Idle State |
| LACS | Listener Active State |
| LADS | Listener Addressed State |
| LIDS | Listener Idle State |
| LOCS | Local State |
| LPAS | Listener Primary Addressed State |
| LPIS | Listener Primary Idle State |
| LWLS | Local With Lockout State |
| NPRS | Negative Poll Response State |


| Mnemonic | State Represented |
| :--- | :--- |
| PACS | Parallel Poll Addressed to Configure State |
| PPAS | Parallel Poll Active State |
| PPIS | Parallel Poll Idle State |
| PPSS | Parallel Poll Standby State |
| PUCS | Parallel Poll Unaddressed to Configure State |
| REMS | Remote State |
| RWLS | Remote With Lockout State |
| SACS | System Control Active State |
| SDYS | Source Delay State |
| SGNS | Source Generate State |
| SIAS | System Control Interface Clear Active State |
| SIDS | Source Idle State |
| SIIS | System Control Interface Clear Idle State |
| SINS | System Control Interface Clear Not Active State |
| SIWS | Source Idle Wait State |
| SNAS | System Control Not Active State |
| SPAS | Serial Poll Active State |
| SPIS | Serial Poll Idle State |
| SPMS | Serial Poll Mode State |
| SRAS | System Control Remote Enable Active State |
| SRIS | System Control Remote Enable Idle State |
| SRNS | System Control Remote Enable Not Active State |
| SRQS | Service Request State |
| STRS | Source Transfer State |
| SWNS | Source Wait for New Cycle State |
| TACS | Talker Active State |
| TADS | Talker Addressed State |
| TIDS | Talker Idle State |
| TPIS | Talker Primary Idle State |

[^4]TABLE 2.
IEEE 488 INTERFACE MESSAGE REFERENCE LIST

| Mnemonic | Message | Interface Function(s) |
| :---: | :---: | :---: |
| LOCAL MESSAGES RECEIVED (By Interface Functions) |  |  |
| *gts | go to standby | C |
| ist | individual status | PP |
| Ion | listen only | L, LE |
| Ipe | local poll enable | PP |
| nba | new byte available | SH |
| pon | power on | SH,AH,T,TE,L,LE,SR,RL,PP,C |
| rdy | ready | AH |
| * rpp | request parallel poll | C |
| * rsc | request system control | C |
| rsv | request service | SR |
| rtl | return to local | RL |
| * sic | send interface clear | C |
| * sre | send remote enable | C |
| *tca | take control asynchronously | C |
| *tcs | take control synchronously | AH, C |
| ton | talk only | T, TE |
| REMOTE MESSAGES RECEIVED |  |  |
| ATN | Attention | SH,AH,T,TE,L,LE,PP, C |
| DAB | Data Byte | (Via L, LE) |
| DAC | Data Accepted | SH |
| DAV | Data Valid | AH |
| DCL | Device Clear | DC |
| END | End | (via L, LE) |
| GET | Group Execute Trigger | DT |
| GTL | Go to Local | RL |
| IDY | Identify | L,LE,PP |
| IFC | Interface Clear | T,TE,L,LE, C |
| LLO | Local Lockout | RL |
| MLA | My Listen Address | L,LE,RL,T,TE |
| MSA | My Secondary Address | TE,LE,RL |
| MTA | My Talk Address | T,TE,L,LE |
| OSA | Other Secondary Address | TE |
| OTA | Other Talk Address | T, TE |
| PCG | Primary Command Group | TE,LE,PP |
| $\dagger$ PPC | Parallel Poll Configure | PP |
| $\dagger$ (PPD) | Parallel Poll Disable | PP |
| $\dagger$ [PPE] | Parallel Poll Enable | PP |
| * PPRN | Parallel Poll Response N | (via C) |
| $\dagger$ PPU | Parallel Poll Unconfigure | PP |
| REN | Remote Enable | RL |
| RFD | Ready for Data | SH |
| RQS | Request Service | (via L, LE) |
| [SDC] | Select Device Clear | DC |
| SPD | Serial Poll Disable | T, TE |
| SPE | Serial Poll Enable | T, TE |
| * SQR | Service Request | (via C) |
| STB | Status Byte | (via L, LE) |
| *TCT or [TCT] | Take Control | C |
| UNL | Unlisten | L, LE |

[^5]TABLE 2. (Cont'd)
IEEE 488 INTERFACE MESSAGE REFERENCE LIST

| Mnemonic | Message | ** Interface Function(s) |
| :---: | :---: | :---: |
| REMOTE MESSAGES SENT |  |  |
| ATN | Attention | C |
| DAB | Data Byte | (via T, TE) |
| DAC | Data Accepted | AH |
| DAV | Data Valid | SH |
| DCL | Device Clear | (via C) |
| END | End | (via T) |
| GET | Group Execute Trigger | (via C) |
| GTL | Go to Local | (via C) |
| IDY | Identify | C |
| IFC | Interface Clear | C |
| LLO | Local Lockout | (via C) |
| MLA or [MLA] | My Listen Address | (via C) |
| MSA or [MSA] | My Secondary Address | (via C) |
| MTA or [MTA] | My Talk Address | (via C) |
| OSA | Other Secondary Address | (via C) |
| OTA | Other Talk Address | (via C) |
| PCG | Primary Command Group | (via C) |
| PPC | Parallel Poll Configure | (via C) |
| [PPD] | Parallel Poll Disable | (via C) |
| [PPE] | Parallel Poll Enable | (via C) |
| PPRN | Parallel Poll Response N | PP |
| PPU | Parallel Poll Unconfigure | (via C) |
| REN | Remote Enable | C |
| RFD | Ready for Data | AH |
| RQS | Request Service | T, TE |
| [SDC] | Selected Device Clear | (via C) |
| SPD | Serial Poll Disable | (via C) |
| SPE | Serial Poll Enable | (via C) |
| SRQ | Service Request | SR |
| STB | Status Byte | (via T, TE) |
| TCT | Take Control | (via C) |
| UNL | Unlisten | (via C) |

**All Controller messages must be sent via Intel's 8292 .

## DEVICE ELECTRICAL CHARACTERISTICS

## D.C. CHARACTERISTICS

## $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input Low Voltage | -0.5 | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2 | $\mathrm{Vcc}+0.5$ | V |  |
| Vol | Output Low Voltage |  | 0.45 | V | $\mathrm{IOL}=2 \mathrm{~mA}$ ( 4 mA for TR1 pin) |
| VOH | Output High Voltage | 2.4 |  | V | $I_{\text {OH }}=-400 \mu \mathrm{~A}(-150 \mu \mathrm{~A}$ for SRQ pin $)$ |
| VOH-INT | Interrupt Output High Voltage | $\begin{aligned} & 2.4 \\ & 3.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-400 \mu \mathrm{~A} \\ & \mathrm{IOH}=-50 \mu \mathrm{~A} \end{aligned}$ |
| ILL | Input Leakage |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cC }}$ |
| ILOL | Output Leakage Current |  | -10 | $\mu \mathrm{A}$ | Vout $=0.45 \mathrm{~V}$ |
| ILOH | Output Leakage Current |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |
| Icc | Vcc Supply Current |  | 180 | mA | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |

## A.C. CHARACTERISTICS

VCC $=5 \mathrm{~V} \pm 10 \%$, Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AR }}$ | Address Stable Before $\overline{\text { READ }}$ | 0 |  | nsec [1] |
| tra | Address Hold After READ | 0 |  | nsec ${ }^{11]}$ |
| $t_{\text {RR }}$ | $\overline{\text { READ }}$ width | 140 |  | nsec ${ }^{[2]}$ |
| $t_{\text {AD }}$ | Address Stable to Data Valid |  | 250 | nsec ${ }^{[1]}$ |
| trd | $\overline{\mathrm{READ}}$ to Data Valid |  | 100 | nsec ${ }^{[2]}$ |
| trdF | Data Float After $\overline{\text { READ }}$ | 0 | $60^{[2]}$ | nsec |
| taw | Address Stable Before WRITE | 0 |  | nsec ${ }^{[1]}$ |
| twa | Address Hold After WRITE | 0 |  |  |
| tww | WRITE Width | 170 |  | nsec ${ }^{[1]}$ |
| tow | Data Set Up Time to the Trailing Edge of WRITE | 150 |  | nsec ${ }^{[1]}$ |
| two | Data Hold Time After WRITE | 0 |  | nsec ${ }^{[1]}$ |
| takra | $\overline{\text { DACK }}$ ! to DREQ! |  | 130 | nsec |
| tDKDA6 | $\overline{\text { DACK }}$ t to Up Data Valid |  | 200 | nsec |

Notes:

1. 8080 System CLmax $=100 \mathrm{pF} ; \mathrm{CLmin}^{=}=15 \mathrm{pF} ; 3 \mathrm{MHz}$ clock .
2. 8085 System $C_{L}=150 p F ; 4 \mathrm{MHz}$ clock.

TIMING WAVEFORMS

## READ



WRITE


DMA


GPIB TIMINGS ${ }^{|1|}$

| Symbol | Parameter | Мах. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: |
| TEOT13 | $\overline{\text { EOI! }}$ to TR1t | 135 | nsec | PPSS, $\overline{\text { ATN }}=0.45 \mathrm{~V}$ |
| TEODI6 | $\overline{\text { EOI, }}$ to $\overline{\text { DIO }}$ Valid | 155 | nsec | PPSS, $\overline{\text { ATN }}=0.45 \mathrm{~V}$ |
| TEOT12 | $\overline{\text { EOI! }}$ to TR1! | 155 | nsec | PPSS, $\overline{\text { ATN }}=0.45 \mathrm{~V}$ |
| TATND4 | $\overline{\text { ATN } 1 \text { to } \overline{\text { NDAC }} \text { ! }}$ | 155 | nsec | TACS, AIDS |
| TATT14 | $\overline{\text { ATN } 1 ~ t o ~ T R 1!~}$ | 155 | nsec | TACS, AIDS |
| TATT24 | $\overline{\text { ATN } 1 ~ t o ~ T R 2!~}$ | 155 | nsec | TACS, AIDS |
| TDVND3-C | $\overline{\text { DAV }}$ to $\overline{\text { NDAC }} 1$ | 650 | nsec | AH, CACS |
| TNDDV1 | $\overline{\text { NDAC }}$ to $\overline{\mathrm{DAV}} \uparrow$ | 350 | nsec | SH, STRS |
| TNRDV2 | $\overline{\text { NRFD }}$ to $\overline{\text { DAVI }}$ | 350 | nsec | SH, T1 True |
| TNDDR1 | $\overline{\text { NDAC }}$ t to DREQ 1 | 400 | nsec | SH |
| TDVDR3 | $\overline{\text { DAV } 1 \text { to DREQ } 1.010}$ | 600 | nsec | AH, LACS, $\overline{\mathrm{ATN}}=2.4 \mathrm{~V}$ |
| TDVND2-C | $\overline{\text { DAV }}$ to $\overline{\text { NDAC }}$ ! | 350 | nsec | AH,LACS |
| TDVNR1-C |  | 350 | nsec | AH, LACS, rdy=True |
| TRDNR3 | $\overline{\mathrm{RD}} \downarrow$ to $\overline{\mathrm{NRFD}} \uparrow$ | 500 | nsec | AH, LACS |
| TWRDI5 | $\overline{\text { WR }}$ to $\overline{\text { DIO }}$ Valid | 250 | nsec | SH, TACS, RS $=0.4 \mathrm{~V}$ |
| TWRDV2 | $\overline{W R} \uparrow$ to $\overline{\text { DAV }} \downarrow$ | $830+\mathrm{t}_{\text {SYNC }}$ | nsec | High Speed Transfers Enabled, $N_{F}=f_{C}, t_{S Y N C}=1 / 2 \cdot f_{C}$ |

Notes:

1. All GPIB timings are at the pins of the 8291.

## Appendix A

## MODIFIED STATE DIAGRAMS

Figure A. 1 presents the interface function state diagrams. It is derived from IEEE Std. state diagrams, with the following changes:
A. The 8291 supports the complete set of IEEE-488 interface functions except for the controller. These include: SH1, AH1, T5, TE5, L3, LE3, SR1, RL1, PP1, DC1, DT1, and C0.
B. Addressing modes included in T,L state diagrams.

Note that in Mode 3, MSA, OSA are generated only after secondary address validity check by the microprocessor (APT interrupt).
C. In these modified state diagrams, the IEEE-488 convention of low true logic is followed. Thus, DAV is log-
ically true at $<0.8 \mathrm{~V}$ and is equivalent to pin 36 on the 8291.
D. All remote multiline messages decoded are conditioned by ACDS. The multiplication by ACDS is not drawn to simplify the diagrams.
E. The symbol

indicates:

1. When event $X$ occurs, the function will return to state S .
2. X overrides any other transition condition in the function.

Statement 2 simplifies the diagram, avoiding the explicit use of $\bar{X}$ to condition all transitions from $S$ to other states.


Figure A.1. 8291 State Diagrams (Continued next page)


Figure A.1. 8291 State Diagrams (Continued next page)


Figure A.1. 8291 State Diagrams

## Appendix B

## IEEE 488 TIME VALUES

| Time Value <br> Identifier | Function (Applies to) | Description | Value |
| :---: | :---: | :--- | :--- |
| $\mathrm{T}_{1}$ | SH | Settling Time for Multiline Messages | $\geq 2 \mu \mathrm{~s} \dagger$ |
| $\mathrm{t}_{2}$ | $\mathrm{LC}, \overline{\mathrm{IC}, \mathrm{SH}, \mathrm{AH}, \mathrm{T}, \mathrm{L}}$ | Response to ATN | $\leq 200 \mathrm{~ns}$ |
| $\mathrm{~T}_{3}$ | AH | Interface Message Accept Time + |  |
| $\mathrm{t}_{4}$ | $\mathrm{~T}, \mathrm{TE}, \mathrm{L}, \mathrm{LE}, \mathrm{C}, \mathrm{CE}$ | Response to IFC or REN False | $>0 \delta$ |
| $\mathrm{t}_{5}$ | PP | Response to ATN+EOI | $<100 \mu \mathrm{~s}$ |
| $\mathrm{~T}_{6}$ | C | Parallel Poll Execution Time | $\leq 200 \mathrm{~ns}$ |
| $\mathrm{~T}_{7}$ | C | Controller Delay to Allow Current Talker | $\geq 2 \mu \mathrm{~s}$ |
| $\mathrm{~T}_{8}$ | C | tosee ATN Message | $\geq 500 \mathrm{~ns}$ |
| $\mathrm{~T}_{9}$ | C | Length of IFC or REN False | $>100 \mu \mathrm{~s}$ |

[^6]
## Appendix C

THE THREE WIRE HANDSHAKE


Figure C-1. 3-Wire Handshake Timing at 8291.


FLOW DIAGRAM OUTLINES SEQUENCE OF EVENTS DURING TRANSFER OF DATA BYTE. MORE THAN ONE LISTENER AT A TIME CAN ACCEPT DATA beCAuse of logical and connection of nrfd and ndac lines.

Figure C.2. Handshake Flowchart.

## Appendix D

FUNCTIONAL PARTITIONS


Figure D.1. Functional Partition Within a Device.

## 8292 <br> GPIB CONTROLLER



The 8292 GPIB Controller is a microprocessor-controlled chip designed to function with the 8291 GPIB Talker/Listener to implement the full IEEE Standard 488 controller function, including transfer control protocol. The 8292 is a preprogrammed Intel ${ }^{(8)}$ 8041A.

PIN CONFIGURATION


8291, 8292 SYSTEM DIAGRAM


## PIN DESCRIPTION

| Symbol | I/O | Pin No. | Function |
| :---: | :---: | :---: | :---: |
| IFCL | i | 1 | iFC Received (laiched) - The 6292 monitors the IFC Line (when not system controller) through this pin. |
| $\mathrm{x}_{1}, \mathrm{X}_{2}$ | 1 | 2, 3 | Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency. |
| RESET | 1 | 4 | Used to initialize the chip to a known state during power on. |
| $\overline{\mathrm{CS}}$ | 1 | 6 | Chip Select Input - Used to select the 8292 from other devices on the common data bus. |
| $\overline{\mathrm{RD}}$ | 1 | 8 | I/O write input which allows the master CPU to read from the 8292. |
| $\mathrm{A}_{0}$ | 1 | 9 | Address Line - Used to select between the data bus and the status register during read operations and to distinguish between data and commands written into the 8292 during write operations. |
| $\overline{\mathrm{WR}}$ | 1 | 10 | I/O read input which allows the master CPU to write to the 8292. |
| SYNC | 0 | 11 | 8041A instruction cycle synchronization signal; it is an output clock with a frequency of XTAL $\div 15$. |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | I/O | 12-19 | 8 bidirectional lines used for communication between the central processor and the 8292's data bus buffers and status register. |
| $\mathrm{V}_{\text {SS }}$ | P.S. | 7, 20 | Circuit ground potential. |
| $\overline{\overline{S R Q}}$ | 1 | 21 | Service Request - One of the IEEE control lines. Sampled by the 8292 when it is controller in charge. If true, SPI interrupt to the master will be generated. |
| $\overline{\text { ATNI }}$ | 1 | 22 | Attention In - Used by the 8292 to monitor the GPIB ATN control line. It is used during the transfer control procedure. |
| $\overline{\overline{1 F C}}$ | I/O | 23 | Interface Clear - One of the GPIB management lines, as defined by IEEE Std. 488-1978, places all devices in a known quiescent state. |
| SYC | I | 24 | System Controlier - Monitors the system controller switch. |
| CLTH | 0 | 27 | CLEAR LATCH Output - Used to clear the $\overline{\mathrm{FCR}}$ latch after being recognized by the 8292. Usually low (except after hardware Reset), it will be pulsed high when $\overline{\mathrm{FCR}}$ is recognized by the 8292. |
| ATTNO | 0 | 29 | Attention Out - Controls the ATN control line of the bus through external logic for tes and tea procedures. (ATN is a GPIB control line, as defined by IEEE Std. 488-1978.) |


| Symbol | $1 / 0$ | Pin No. | Function |
| :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{CC}}$ | P.S. | 5, 26, 40 | +5V suppiy input. $\pm 10 \%$. |
| COUNT. | 1 | 39 | Count Input - When enabled by the proper command the internal counter will count external events through this pin. High to low transition will increment the internal counter by one. The pin is sampled once per three internal instruction cycles $(7.5 \mu \mathrm{sec}$ sample period when using 6 MHz XTAL). It can be used for byte counting when connected to NDAC, or for block counting when connected to the EOI. |
| $\overline{\text { REN }}$ | 0 | 38 | The Remote Enable bus signal selects remote or local control of the device on the bus. A GPIB bus management line, as defined by IEEE Std. 488-1978. |
| $\overline{\overline{D A V}}$ | I/O | 37 | DAV Handshake Line - Used during parallel poll to force the 8291 to accept the parallel poll status bits. It is also used during the tos procedure. |
| $\overline{\text { IBFI }}$ | 0 | 36 | Input Buffer Not Full - Used to interrupt the central processor while the input buffer of the 8292 is empty. This feature is enabled and disabled by the interrupt mask register. |
| OBFI | 0 | 35 | Output Buffer Full - Used as an interrupt to the central processor while the output buffer of the 8292 is full. The feature can be enabled and disabled by the interrupt mask register. |
| $\overline{\text { EOI2 }}$ | I/O | 34 | End Or Identify - One of the GPIB management lines, as defined by IEEE Std. 488-1978. Used with ATN as Identify Message during parallel poll. |
| SPI | 0 | 33 | Special Interrupt - Used as an interrupt on events not initiated by the central processor. |
| TCI | 0 | 32 | Task Complete Interrupt - Interrupt to the control processor used to indicate that the task requested was completed by the 8292 and the information requested is ready in the data bus buffer. |
| $\overline{\text { CIC }}$ | 0 | 31 | Controller In Charge - Controls the S/R input of the SRQ bus transceiver. It can also be used to indicate that the 8292 is in charge of the GPIB bus. |

## 8293 <br> GPIB TRANSCEIVER

\author{

- Nine Open-collector or Three-state Line Drivers <br> - 48 mA Sink Current Capability on Each Line Driver <br> - Nine Schmitt-type Line Receivers <br> - High Capacitance Load Drive Capability <br> - Single 5V Power Supply <br> - 28-Pin Package <br> - Low Power HMOS Design
}
- On-chip Decoder for Mode Configuration
- Power Up/Power Down Protection to Prevent Disrupting the IEEE Bus
- Connects with the 8291 and 8292 to Form an IEEE Standard 488 Interface Talker/Listener/Controller with no Additional Components
- Only Two 8293's Required per GPIB Interface
- On-Chip IEEE-488 Bus Terminations

The Intel ${ }^{\circledR} 8293$ GPIB Transceiver is a high current, non-inverting buffer chip designed to interface the 8291 GPIB Talker/Listener or the 8292 GPIB Controller with the 8291 to the IEEE Standard 488-1978 Instrumentation Interface Bus. Each GPIB interface woulid contain two 8293 Bus Transceivers. In addition, the 8293 can also be used as a general purpose bus driver.


## PIN DESCRIPTION

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Symbol \& I/O \& Pin No. \& Function \& EOI \& 1/O \& 3 \& End or Identify; this pin indi- <br>
\hline BUSiBUS9 \& I/O \& $$
\begin{aligned}
& 12,13, \\
& 15-19, \\
& 21,22
\end{aligned}
$$ \& These are the IEEE-488 bus interface driver/receivers. Using the mode select pins, they can be configured differently to allow direct connections between the 8291 GPIB Talker/Listener and the 8292 GPIB Controller. \& \& \& \& cates the end of a muitipie byte transfer or, in conjunction with ATN, addresses the device during a polling sequence. It connects to the 8291 and is switched between transmit and receive by $T / \bar{R} 2$. This pin is TTL compatible. <br>
\hline DATA1DATA10 \& I/O \& $$
\begin{aligned}
& \text { 5-11, } \\
& \text { 23-25 }
\end{aligned}
$$ \& These are the pins to be connected to the 8291 and 8292 to interface with the GPIB bus. Their use is programmed by the two mode select pins, OPTA and OPTB. All these pins are TTL compatible. \& $\overline{\text { ATN }}$ \& 0

1 \& 4

27 \& | Attention; this pin is used by the 8291 to monitor the GPIB ATN control line. It specifies how data on the DIO lines is to be interpreted. This output is TTL compatible. |
| :--- |
| These two pins are to control | <br>

\hline T/R1 \& 1 \& 1 \& Transmit receive 1 ; this pin controls the direction for NDAC, NRFD, DAV, and DIO1DIO8. Input is TTL compatible. \& OPTB \& 1 \& 26 \& the function of the 8293. A truth table of how this programs the various modes is in Table 1. <br>
\hline T/R2 \& 1 \& 2 \& Transmit receive 2; this pin controls the direction for EOI. Input is TTL compatible. \& $\mathrm{V}_{\mathrm{CC}}$
GND \& P.S.
P.S. \& 28

14,20 \& | Positive power supply ( 5 V $\pm 10 \%$ ). |
| :--- |
| Circuit ground potential. | <br>

\hline
\end{tabular}

Table 1. 8293 Mode Selection Pin Mapping

| Pin Name | Pin No. | IEEE Implementation Name |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Mode 0 | Mode 1 | Mode 2 | Mode 3 |
| OPTA | 27 | 0 | 1 | 0 | 1 |
| OPTB | 26 | 0 | 0 | 1 | 1 |
| DATA1 | 5 | IFC | $\overline{\text { DIO8 }}$ | IFC | $\overline{\mathrm{DIO}}$ |
| BUS1 | 12 | IFC* | DIO8* | IFC* | DIO8* |
| DATA2 | 6 | REN | DIO7 | REN | DIO7 |
| BUS2 | 13 | REN* | DIO7* | REN* | DIO7* |
| DATA3 | 7 | NC | DIO6 | EOI2 | DIO6 |
| BUS3 | 15 | EOI* | DIO6* | EOI* | DIO6* |
| DATA4 | 8 | $\overline{\text { SRQ }}$ | DIO5 | $\overline{\text { SRQ }}$ | DIO5 |
| BUS4 | 16 | SRQ* | DIO5* | SRQ* | DIO5* |
| DATA5 | 9 | $\overline{\text { NRFD }}$ | D1O4 | $\overline{\text { NRFD }}$ | $\overline{\mathrm{DIO4}}$ |
| BUS5 | 17 | NRFD* | DIO4* | NRFD* | DIO4* |
| DATA6 | 10 | NDAC | $\overline{\mathrm{DIO}}$ | $\overline{\text { NDAC }}$ | $\overline{\text { DIO3 }}$ |
| BUS6 | 18 | NDAC* | DIO3* | NDAC* | DIO3* |
| DATA7 | 11 | T/RIO1 | NC | ATNI | ATNO |
| DATA8 | 23 | T/R̄102 | $\overline{\mathrm{DIO}}$ | $\overline{\text { ATNO }}$ | $\overline{\mathrm{DIO}}$ |
| BUS7 | 19 | ATN* | DIO2* | ATN* | DIO2* |
| DATA9 | 24 | GIO1 | $\overline{\text { DAV }}$ | $\overline{\text { CIC }}$ | $\overline{\text { DAV }}$ |
| BUS8 | 21 | GIO1* | DAV* | CLTH | DAV* |
| DATA10 | 25 | GIO2 | DIO1 | $\overline{\text { IFCL }}$ | $\overline{\text { DIO1 }}$ |
| BUS9 | 22 | G102* | DIO1* | SYC | DIO1* |
| T/R1 | 1 | T/R1 | T/R1 |  |  |
| T/R2 | 2 | T/R2 | NC | T/R2 | $\overline{\text { IFCL }}$ |
| EOI | 3 | EOI | EOI | EOI | EOI |
| $\overline{\text { ATN }}$ | 4 | $\overline{\text { ATN }}$ | $\overline{\text { ATN }}$ | $\overline{\text { ATN }}$ | $\overline{\text { ATN }}$ |

[^7]
## GENERAL DESCRIPTION

The 8293 is a bidirectional transceiver. It was designed to interface the Intel 8291 GPIB Talker/Listener and the Intel ${ }^{(0)} 8292$ GPIB Controller to the IEEE Standard 488-1978. Instrumentation Bus (also referred to as the GPIB Bus). The Intel GPIB Bus Transceiver meets or exceeds all of the electrical specifications defined in the IEEE Standard 488-1978, Section 3.3-3.5, including the required bus termination specifications.

The 8293 can be hardware programmed to one of four modes of operation. These modes allow the 8293 to be configured to support both a Talker/Listener/Controller environment and Talker/Listener environment. In addition, the 8293 can be used as a general purpose threestate (push-pull) or open-collector bus transceiver with nine receiver/drivers. Two modes are used to support a Talker/Listener environment (see Figure 1), and to support a Talker/Listener/Controller environment (see Figure 2). Mode 1 is the general purpose mode.


Figure 1. Talker/Listener Configuration


Figure 2. Talker/Listener/Controller Configuration


Figure 3. Talker/Listener Control Configuration
MODE 0 PIN DESCRIPTION

| Symbol | I/O | Pin No. | Function |  |
| :--- | :---: | :--- | :--- | :--- |
| $\mathrm{T} / \overline{\mathrm{R} 1}$ | 1 | 1 | Transmit | receive $1 ;$ direction |

Transmit receive 1; direction control for NDAC and NRFD. If $T / \bar{R} 1$ is high, then NDAC* and NRFD* are receiving. Input is TTL compatible.
Not Data Accepted; processor GPIB bus handshake control line; used to indicate the condition of acceptance of data by device(s). It is TTL compatible.

Not Data Accepted; IEEE GPIB bus handshake control line. When an input, it is a TTL compatible Schmitt-trigger. When an output, it is an opencollector driver with 48 mA sinking capability.
$\overline{\text { NRFD }} \quad$ I/O $9 \quad$ Not Ready For Data; processor GPIB handshake control line; used to indicate the condition of readiness of device(s) to accept data. This pin is TTL compatible.

$\overline{\mathrm{SRQ}} \quad 18$

SRQ* 016 Service Request; IEEE GPIB bus control line; it is an open collector driver capable of sinking 48 mA .
$\overline{R E N} \quad 0 \quad 6 \quad$ Remote Enable; processor GPIB bus control line; used by a controller (in conjunction with other messages) to select between two alternate sources of device programming data (remote or local control). This output is TTL compatible.
REN* I 13 Remote Enable; IEEE GPIB bus control line. This input is a TTL compatible Schmitttrigger.
$\overline{\text { ATN }} \quad 0 \quad 4$
Attention; processor GPIB bus control line; used by the 8291 to determine how data on the DIO signal lines are to be interpreted. This is a TTL compatible output.
Attention; IEEE GPIB bus con- trol line; this input is a TTL compatible Schmitt-trigger.


Figure 4. Talker/Listener Data Configuration

## MODE 1 PIN DESCRIPTION

| Symbol | 1/0 |
| :---: | :---: |
| T/R1 | 1 |

$\overline{\text { DAV }}$ I/O 24 Data Valid; processor GPIB bus handshake control line; used to indicate the condition (availability and validity) of information on the DIO signals. It is TTL compatible.
DAV* I/O 21

DIO1- $\quad 1 / O$ 25, 23, Data Input/Output; processor 10, 9, GPIB bus data lines; used to 8,7 , carry message and data bytes 6,5 in a bit-parallel byte-serial form controlled by the three handshake signals. These lines are TTL compatible.



Figure 5. Talker/Listener/Controller Control Configuration

## MODE 2 PIN DESCRIPTION

| Symbol | I/O | Pin No. | Function |
| :--- | :---: | :---: | :---: | :---: |
| T/R1 | I | 1 | Transmit receive 1; direction <br> control for NDAC and NRFD. <br> If T/R1 is high, then NDAC and <br> NRFD are receiving. Input is |
| $\overline{\text { NDAC }}$ | I/O 10 | TTL compatible. |  |
| Not Data Accepted; processor |  |  |  |
| GPIB bus handshake control |  |  |  |
| line; used to indicate the con- |  |  |  |
| dition of acceptance of data |  |  |  |
| by device(s). This pin is TTL |  |  |  |
| compatible. |  |  |  |


| Symbol | I/O | Pin No. | Function |
| :---: | :---: | :---: | :---: |
| $\overline{\text { NRFD }}$ | $1 / 0$ | 9 | Not Ready For Data; processor GPIB bus handshake control line; used to indicate the condition of readiness of device(s) to accept data. This pin is TTL compatible. |
| NRFD* | 1/O | 17 | Not Ready For Data; IEEE GPIB bus handshake control line. It is a TTL compatible Schmitt-trigger when used for input and an open-collector driver with a 48 mA current sink capability when used for output. |
| SYC | 1 | 22 | System Controlier; used to monitor the system controller switch and control the direction for IFC and REN. This pin is a TTL compatible input. |
| $\overline{R E N}$ | 1/0 | 6 | Remote Enable; processor GPIB control line; used by the active controller (in conjunction with other messages) to select between two alternate sources of device programming data (remote or local control). This pin is TTL compatible. |
| REN * | $1 / \mathrm{O}$ | 13 | Remote Enable; IEEE GPIB bus control line. When used as an input, this is a TTL compatible Schmitt-trigger. When an output, it is a three-state driver with a 48 mA current sinking capability. |
| $\overline{\text { IFC }}$ | 1/O | 5 | Interface Clear; processor GPIB bus control line; used by the active controller to place the interface system into a known quiescent state. This pin is TTL compatible. |
| IFC* | 1/0 | 12 | Interface Clear; IEEE GPIB bus control line. This is a TTL compatible Schmitt-trigger when used for input and a threestate driver capable of sinking 48 mA current when used for output. |
| $\overline{C I C}$ | 1 | 24 | Controller in Charge; used to control the direction of the SRQ and to indicate that the 8292 is in charge of the bus. CIC is a TTL compatible input. |
| CLTH | 1 | 21 | Clear Latch; used to clear the IFC Received latch after it has been recognized by the 8292. Normally low (except after a hardware reset), it will be pulsed low when IFC Received |


| Symbol | I/O | Pin No. | Function |
| :---: | :---: | :---: | :---: |
|  |  |  | is recognized by the 8292. This input is TTL compatible. |
| $\overline{\text { IFCL }}$ | 0 | 25 | IFC Received Latched; the 8292 monitors the IFC line when it is not the active controller through this pin. |
| $\overline{\text { SRQ }}$ | I/O | 8 | Service Request; processor GPIB control line; indicates the need for attention and requests the active controller to interrupt the current sequence of events on the GPIB bus. This pin is TTL compatible. |
| SRQ* | I/O | 16 | Service Request; IEEE GPIB bus control line. When used as an input, this pin is a TTL compatible Schmitt-trigger. When used as an output, it is an open-collector driver with a 48 mA current sinking capability. |
| T/R2 | 1 | 2 | Transmit receive 2; controls the direction for EOI. This input is TTL compatible. |
| $\overline{\text { ATNO }}$ | 1 | 23 | Attention Out; processor GPIB bus control line; used by the 8292 for ATN control of the IEEE bus during "take control synchronously" operations. A low on this input causes ATN to be asserted if $\overline{\mathrm{CIC}}$ indicates that this 8292 is in charge. $\overline{\text { ATNO }}$ is a TTL compatible input. |
| $\overline{\text { ATN }}$ | 0 | 11 | Attention In; processor GPIB bus control line; used by the 8292 to monitor the ATN line. This output is TTL compatible. |
| $\overline{\text { ATN }}$ | 0 | 4 | Attention; processor GPIB bus control live; used by the 8292 to monitor the ATN line. This output is TTL compatible. |
| ATN* | I/O | 19 | Attention; IEEE GPIB bus control line; used by a controller to specify how data on the DIO signal lines are to be interpreted and which devices must respond to data. When used as an output, this pin is a three-state driver capable of sinking 48 mA current. As an input, it is a TTL compatible Schmitt-trigger. |
| EOI2 | I/O | 7 | End or Identify 2; processor GPIB bus control line; used in conjunction with ATN by the active controller (the 8292) to execute a polling sequence. This pin is TTL compatible. |


| Symbol | I/O | Pin No. | Function |
| :--- | :--- | :--- | :--- |
| EOI | I/O | 3 | End or Identify; processor <br> GPIB bus control line; used by <br> a talker to indicate the end of <br> a multiple byte transfer se- <br> quence. This pin is TTL com- <br> patible. |
| EOI* | $1 / O \quad 15 \quad$End or Identify; IEEE GPIB bus <br> control line; used by a talker <br> to indicate the end of a multi- <br> ple byte transfer sequence or, <br> by a controller in conjunction <br> with ATN, to execute a polling <br> sequence. When an output, <br> this pin can sink 48 mA cur- <br> rent. When an input, it is a TTL <br> compatible Schmitt-trigger. |  |  |



## MODE 3 PIN DESCRIPTION

| Symbol | $1 / 0$ | Pin No. | Function |
| :---: | :---: | :---: | :---: |
| T/R1 | 1 | 1 | Transmit receive 1; controls the direction for DAV and the DIO lines. If T/R1 is high, then all these lines are sending information to the IEEE GPIB lines. This input is TTL compatible. |
| $\frac{\overline{\mathrm{EOI}}}{\overline{A T N}}$ | $1$ | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | End of Sequence and Attention; processor GPIB control lines. These two control lines are ANDed together to determine whether all the transceivers in the 8293 are pushpull or open-collector. When both signals are low (true), then the controller is performing a parallel poll and the transceivers are all opencollector. These inputs are TTL compatible. |
| $\overline{\text { ATNO }}$ | 1 | 23 | Attention Out; processor GPIB control line; used by the 8292 during "take control synchronously" operations. This pin is TTL compatible. |
| $\overline{\text { IFCL }}$ | 1 | 2 | Interface Clean Latched; used to make DAV received after the system controller asserts IFC. This input is TTL compatible. |
| $\overline{\text { DAV }}$ | 1/0 | 24 | Data Valid; processor GPIB handshake control line; used to indicate the condition (availability and validity) of information on the DIO signals. This pin is TTL compatible. |
| DAV* | 1/O | 21 | Data Valid; IEEE GPIB handshake control line. When an input, this pin is a TTL compatible Schmitt-trigger. When DAV* is an output, it can sink 48 mA . |
| $\frac{\overline{\mathrm{DIO1}}-}{\overline{\mathrm{DIO}}}$ | 1/O | $\begin{aligned} & 25,23, \\ & 10,9, \\ & 8,7, \\ & 6,5 \end{aligned}$ | Data Input/Output; processor GPIB bus data lines; used to carry message and data bytes in a bit-parallel byte-serial form controlled by the three handshake signals. These lines are TTL compatible. |
| $\begin{aligned} & \text { DIO1*- } \\ & \text { DIO8* } \end{aligned}$ | 1/0 | $\begin{aligned} & 22,19, \\ & 18,17, \\ & 16,15, \\ & 13,12 \end{aligned}$ | Data Input/Output; IEEE GPIB bus data lines. They are TTL compatible Schmitt-triggers when used for input and can sink 48 mA when used for output. |

Figure 6. Talker/Listener/Controller Data Configuration


Figure 7. 8291 and 8293 System Configuration


Figure 8. 8291, 8292, and 8293 System Configuration
Absolute Maximum Ratings*
Ambient Temperature Under Bias. . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature ..... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Respect to Ground ..... -1.0 V to +7 V
Power Dissipation ..... 1 Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functiona! operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% ; \mathrm{GND}=0 \mathrm{~V}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |  |
| $\mathrm{V}_{\text {IL } 1}$ | Input Low Voltage (GPIB Bus Pins) |  |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IL2 }}$ | Input Low Voltage (Option Pins) | -0.1 |  | 0.1 | V |  |
| $\mathrm{V}_{\text {IL3 }}$ | Input Low Voltage (All Others) |  |  | 0.8 | V |  |
| $\mathrm{V}_{1 \mathrm{H} 1}$ | Input High Voltage (GPIB Bus Pins) | 2.0 |  |  | V |  |
| $\mathrm{V}_{\text {IH2 }}$ | Input High Voltage (Option Pins) | 4.5 |  | 5.5 | V |  |
| $\mathrm{V}_{1+3}$ | Input High Voltage (All Others) | 2.0 |  |  | V |  |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage (GPIB Bus Pins) |  |  | 0.5 | V | $\mathrm{IOL}=48 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL2 }}$ | Output Low Voltage (All Others) |  |  | 0.5 | V | $\mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage (GPIB Bus Pins) | 2.4 |  |  | V | $\mathrm{l}_{\mathrm{OH}}=-5.2 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage (All Others) | 2.4 |  |  | V | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {IH4 }}$ | Receiver Input Hysteresis | 400 | 600 |  | mV |  |
| $V_{\text {IT }}$ | High to Low <br> Receiver Input Threshold Low to High | 0.8 | $\begin{aligned} & 1.0 \\ & \hline 1.6 \\ & \hline \end{aligned}$ | 2.0 | V |  |
| $\mathrm{I}_{\mathrm{LI} 1}$ | Low Input Load Current (GPIB Bus Pins) | -3.2 |  | 0.0 | mA | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |
| $\mathrm{I}_{\text {LI2 }}$ | Low Input Load Current (All Others) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ |
| $\mathrm{I}_{\text {PD }}$ | Bus Power Down Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current |  |  | 100 | mA |  |

## Capacitance

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | 10 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 10 | 20 | pF | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}}$ |

## A.C. Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% ; \mathrm{GND}=0 \mathrm{~V}$

| SYMBOL | PARAMETER | TYP.* | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH1 }}$ | Driver Propagation Delay (Low to High) | 20 | 35 | ns |
| $\mathrm{t}_{\text {PHL1 }}$ | Driver Propagation Delay (High to Low) | 17 | 30 | ns |
| $\mathrm{t}_{\text {PLH2 }}$ | Receiver Propagation Delay (Low to High) | 22 | 35 | ns |
| ${ }^{\text {t }}{ }_{\text {HL2 }}$ | Receiver Propagation Delay (High to Low) | 18 | 30 | ns |
| $\mathrm{t}_{\mathrm{PHZ1}}$ | Driver Enable Delay (High to 3-State) | 20 | 35 | ns |
| $t_{\text {PZH1 }}$ | Driver Enable Delay (3-State to High) | 15 | 30 | ns |
| $t_{\text {PLZ1 }}$ | Driver Enable Delay (Low to 3-State) | 20 | 35 | ns |
| $t_{\text {PZL1 }}$ | Driver Enable Delay (3-State to Low) | 15 | 30 | ns |
| $\mathrm{t}_{\mathrm{PHZ2}}$ | Receiver Enable Delay (High to 3-State) | 25 | 40 | ns |
| $\mathrm{t}_{\text {PZH2 }}$ | Receiver Enable Delay (3-State to High) | 20 | 35 | ns |
| $\mathrm{t}_{\text {PLZ2 }}$ | Receiver Enable Delay (Low to 3-State) | 25 | 40 | ns |
| $\mathrm{t}_{\text {PZL2 }}$ | Receiver Enable Delay (3-State to Low) | 20 | 35 | ns |

*Typical @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 9. Typical Bus Load Line


Figure 10. Typical Receiver Hysteresis Characteristics

## OUTPUT LOADING TEST CIRCUITS



CL INCLUDES JIG AND PROBE CAPACITANCE


CL INCLUDES JIG AND PROBE CAPACITANCE


CL INCLUDES JIG AND PROBE CAPACITANCE

Figure 13. Send/Receive Input to Bus Output (Driver)

## 8293 WAVEFORMS



## - Certified by National Bureau of Standards

## - 80 Byte/Sec Data Conversion Rate

- 64-Bit Data Encryption Using 56-Bit Key

\author{

- DMA Interface
}
- 3 Interrupt Outputs to Aid in Loading and Unloading Data


# - 7-Bit User Output Port <br> - Single 5V $\pm 10 \%$ Power Supply 

- Peripheral to MCS-86TM, MCS-85™, MCS-80 ${ }^{\text {TM }}$ and MCS-48 ${ }^{\text {TM }}$ Processors


# - Implements Federal Information Processing Data Encryption Standard 

Encrypt and Decrypt Modes Available

## DESCRIPTION

The Intel 8294 Data Encryption Unit (DEU) is a microprocessor peripheral device designed to encrypt and decrypt 64 -bit blocks of data using the algorithm specified in the Federal Information Processing Data Encryption Standard. The DEU operates on 64 -bit text words using a 56 -bit user-specified key to produce 64 -bit cipher words. The operation is reversible: if the cipher word is operated upon, the original text word is produced. The algorithm itself is permanently contained in the 8294; however, the 56 -bit key is user-defined and may be changed at any time.
The 56 -bit key and 64-bit message data are transferred to and from the 8294 in 8 -bit bytes by way of the system data bus. A DMA interface and three interrupt outputs are available to minimize software overhead associated with data transfer. Also, by using the DMA interface two or more DEUs may be operated in parallel to achieve effective system conversion rates which are virtually any multiple of 80 bytes/second. The 8294 also has a 7 -bit TTL compatible output port for user-specified functions.
Because the 8294 implements the NBS encryption algorithm it can be used in a variety of Electronic Funds Transfer applications as well as other electronic banking and data handling applications where data must be encrypted.

BLOCK DIAGRAM


# 8295 <br> DOT MATRIX PRINTER CONTROLLER 

\author{

- Interfaces Dot Matrix Printers to MCS-48 ${ }^{\text {TM }}$, MCS-80/85 ${ }^{\text {TM }}$, MCS-86 ${ }^{\text {TM }}$ Systems
}
- 40 Character Buffer On Chip
- Serial or Parallel Communication with Host
- DMA Transfer Capability
- Programmable Character Density (10 or 12 Chararcters/Inch)

Programmable Print Intensity

Single or Double Width Printing

Programmable Multiple Line Feeds

- 3 Tabulations
- 2 General Purpose Outputs

The Intel ${ }^{\circledR} 8295$ Dot Matrix Printer Controller provides an interface for microprocessors to the LRC 7040 Series dot matrix impact printers. It may also be used as an interface to other similar printers.
The chip may be used in a serial or parallel communication mode with the host processor. In parallel mode, data transfers are based on polling, interrupts, or DMA. Furthermore, it provides internal buffering of up to 40 characters and contains a $7 \times 7$ matrix character generator accommodating 64 ASCII characters.

PIN
CONFIGURATION

| PFEED | 1 | 40 | prcc |
| :---: | :---: | :---: | :---: |
| xtall | 2 | 39 | Пноме |
| xtal2 | 3 | 38 | TDACRISIN |
| RESET | 4 | 37 | Doraicts |
| nc- | 5 | 36 | Tinoisem |
| cs | ${ }^{6}$ | 35 | OMOT |
| anoC | 7 | 34 | Пstb |
| तо- | 8 | 33 | $\square^{57}$ |
| $\checkmark \mathrm{cc}$ [ | 9 | 32 | $\square 5_{6}$ |
| WFD | 10 8295 | 31 | $3_{5}$ |
| Srnc- | ${ }_{11} 8295$ | 30 | $\square^{54}$ |
| $\mathrm{D}_{0}$ - | 12 | 29 | $\mathrm{P}^{5}$ |
| $\mathrm{D}_{1} \square$ | 13 | 28 | $\mathrm{S}_{2}$ |
| $\mathrm{D}_{2}$ - | 14 | 27 | $\square^{5}$ |
| $\mathrm{D}_{3}$ | 15 | 26 | $\mathrm{J}_{\mathrm{DD}}$ |
| $\mathrm{O}_{4} \mathrm{C}$ | 16 | 25 | Jnc |
| $\mathrm{D}_{5}$ - | 17 | 24 | -gisp |
| $\mathrm{D}_{6} \square$ | 18 | 23 | $\mathrm{DGP}^{\text {a }}$ |
| ${ }^{5} 7$ | 19 | 22 | PToF |
| GND | 20 | 21 | DPFM |

BLOCK DIAGRAM


## PIN DESCRIPTION

| Name | I/O Pin\# | Description |  |  |
| :--- | :---: | :---: | :---: | :--- |
| PFEED | 1 | 1 | Paper feed input switch. <br> XTAL1 | 1 |


| Name | iiO Pin | Description |  |
| :--- | :---: | :---: | :---: |
| HOME | I | 39 | $\begin{array}{l}\text { Home input switch, used by the } \\ \text { 8295 to detect that the print head }\end{array}$ |
| is in the home position. |  |  |  |\(\left.] \begin{array}{llll}In the parallel mode used as DMA <br>

acknowledgement; in the serial <br>
mode, used as input for data.\end{array}\right\}\)

## FUNCTIONAL DESCRIPTION

The 8295 interfaces microcomputers to the LRC 7040 Series dot matrix impact printers, and to other similar printers. It provides internal buffering of up to 40 characters. Printing begins automatically when the buffer is full or when a carriage return character is received. It provides a modified $7 \times 7$ matrix character generator. The character set includes 64 ASCII characters.

Communication between the 8295 and the host processor can be implemented in either a serial or parallel mode. The parallel mode allows for character transfers into the buffer via DMA cycles. The serial mode features selectable data rates from 110 to 4800 baud.
The 8295 also offers two general purpose output pins which can be set or cleared by the host processor. They can be used with various printers to implement such functions as ribbon color selection, enabling form release solenoid, and reverse document feed.

## COMMAND SUMMARY

Hex Code Description

00 Set GP1. This command brings the GP1 pin to a logic high state. After power on it is automatically set high.
01 Set GP2. Same as the above but for GP2.
02 Clear GP1. Sets GP1 pin to logic low state, inverse of command 00 .
03 Clear GP2. Same as above but for GP2. Inverse command 01.
04 Software Reset. This is a pacify command. This command is not effective immediately after commands requiring a parameter, as the Reset command will be interpreted as a parameter.
05 Print 10 characters/in. density.
06 Print 12 characters/in. density.
07 Print double width characters. This command prints characters at twice the normal width, that is, at either 17 or 20 characters per line.
08 Enable DMA mode; must be followed by two bytes specifying the number of data characters to be fetched. Least significant byte accepted first.

| Hex Code | Description |
| :---: | :---: |
| 09 | Tab character. |
| OA | Line feed. |
| OB | Multiple Line Feed; must be followed by a byte specifying the number of line feeds. |
| OC | Top of Form. Enables the line feed output until the Top of Form input is activated. |
| OD | Carriage Return. Signifies end of a line and enables the printer to start printing. |
| OE | Set Tab \#1, followed by tab position byte. |
| OF | Set Tab \#2, followed by tab position byte. Should be greater than Tab \#1. |
| 10 | Set Tab \#3, followed by tab position byte. Should be greater than Tab \#2. |
| 11 | Print Head Home on Right. On some printers the print head home position is on the right. This command would enable normal left to right printing with such printers. |
| 12 | Set Strobe Width; must be followed by strobe width selection byte. This command adjusts the duration of the strobe activation. |

## PROGRAMMABLE PRINTING OPTIONS

## CHARACTER DENSITY

The character density is programmable at 10 or 12 characters/inch ( 32 or 40 characters/line). The 8295 is automatically set to 12 characters/inch at power-up. Invoking the Print Double-Width command halves the character density ( 5 or 6 characters/inch). The 10 char/in or 12 char/in command must be re-issued to cancel the Double-Width mode. Different character density modes may not be mixed within a single line of printing.

## PRINT INTENSITY

The intensity of the printed characters is determined by the amount of time during which the solenoid is on. This on-time is programmable via the Set Strobe-Width command. A byte following this command sets the solenoid on-time according to Table 1. Note that only the three least significant bits of this byte are important.

| D7-D3 | D2 | D1 | D0 | Solenoid On <br> (microsec) |
| :---: | :---: | :---: | :---: | :---: |
| x | 0 | 0 | 0 | 200 |
| x | 0 | 0 | 1 | 240 |
| x | 0 | 1 | 0 | 280 |
| x | 0 | 1 | 1 | 320 |
| x | 1 | 0 | 0 | 360 |
| x | 1 | 0 | 1 | 400 |
| x | 1 | 1 | 0 | 440 |
| x | 1 | 1 | 1 | 480 |

Table 1.

## TABULATIONS

Up to three tabulation positions may be specified with the 8295. The column position of each tabulation is selected by issuing the Set Tab commands, each fol-
lowed by a byte specifying the column. The tab positions will then remain valid until new Set Tab commands are issued.
Sending a tab character ( 09 Hi ) wiii automaticaiiy fiii the character buffer with blanks up to the next tab position. The character sent immediately after the tab character will thus be stored and printed at that position.

## CPU TO 8295 INTERFACE

Communication between the CPU and the 8295 may take place in either a serial or parallel mode. However, the selection of modes is inherent in the system hardware; it is not software programmable. Thus, the two modes cannot be mixed in a single 8295 application.

## PARALLEL INTERFACE

Two internal registers on the 8295 are addressable by the CPU: one for input, one for output. The following table describes how these registers are accessed.

| $\overline{\text { RD }}$ | $\overline{\mathbf{W R}}$ | $\overline{\mathbf{C S}}$ | Register |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | Input Data Register |
| 0 | 1 | 0 | Output Status Register |

Input Data Register-Data written to this register is interpreted in one of two ways, depending on how the data is coded.

1. A command to be executed ( $0 \times \mathrm{H}$ or 1 XH ).
2. A character to be stored in the character buffer for printing $(2 \times H, 3 X H, 4 X H$, or $5 \times H)$. See the character set, Table 2.
Output Status Register-8295 status is available in this register at all times.

STATUS BIT:
FUNCTION:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x$ | $x$ | $P A$ | $D E$ | $x$ | $x$ | $18 F$ | $x$ |

PA-Parameter Required; PA = 1 indicates that a command requiring a parameter has been received. After the necessary parameters have been received by the 8295 , the PA flag is cleared.
DE-DMA Enabled; DE $=1$ whenever the 8295 is in DMA mode. Upon completion of the required DMA transfers, the DE flag is cleared.
IBF-Input Buffer Full; IBF = 1 whenever data is written to the Input Data Register. No data should be written to the 8295 when $I B F=1$.
A flow chart describing communication with the 8295 is shown in Figure 1.

The interrupt request output (IRQ, Pin 36) is available on the 8295 for interrupt driven systems. This output is asserted true whenever the 8295 is ready to receive data.
To improve bus efficiency and CPU overhead, data may be transferred from main memory to the 8295 via DMA cycles. Sending the Enable DMA command (08H) activates the DMA channel of the 8295 . This command must be followed by two bytes specifying the length of the data string to be transferred (least significant byte first). The 8295 will then assert the required DMA requests to
the 8257 DMA controller without further CPU intervention. Figure 2 shows a block diagram of the 8295 in DMA mode.


Figure 1. Host to 8295 Protocol Flowchart


Figure 2. Parallel System Interface
Data transferred in the DMA mode may be either commands or characters or a mixture of both. The procedure is as follows:

1. Set up the 8257 DMA controller channel by sending a starting address and a block length.
2. Set up the 8295 by issuing the "Enable DMA" command $(08 \mathrm{H})$ followed by two bytes specifying the block length (least significant byte first).
The DMA enabled flag (DE) will be true until the assigned data transfer is completed. Upon completion of the transfer, the flag is cleared and the interrupt request (IRQ) signal is asserted. The 8295 then returns to the non-DMA mode of operation.

## SERIAL INTERFACE

The 8295 may be hardware programmed to operate in a serial mode of communication. By connecting the IRQ/EER pin (pin 36) to logic zero, the serial mode is enabled immediately upon power-up. The serial Baud rate is also hardware programmable; by strapping pins 14, 13 , and 12 according to Table 2, the rate is selected. $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ must be strapped as shown in Figure 3.

| Pin 14 | Pin 13 | Pin 12 | Baud Rate |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 110 |
| 0 | 0 | 1 | 150 |
| 0 | 1 | 0 | 300 |
| 0 | 1 | 1 | 600 |
| 1 | 0 | 0 | 1200 |
| 1 | 0 | 1 | 2400 |
| 1 | 1 | 0 | 4800 |
| 1 | 1 | 1 | 4800 |

Table 2.
The serial data format is shown in Figure 3. The CPU should wait for a clear to send signal ( $\overline{\mathrm{CTS}}$ ) from the 8295 before sending data.


Figure 3. Serial Interface to UART (8251A)

## 8295 TO PRINTER INTERFACE

The strobe output signal of the 8295 determines the duration of the solenoid outputs, which hold the data to the printer. These solenoid outputs cannot drive the printer solenoids directly. They should be buffered through solenoid drivers as shown in Figure 4. Recommended solenoid and motor driver circuits may be found in the printer manufacturer's interface guide.


Figure 4. 8295 To Printer Solenoid Interface

## OSCILLATOR AND TIMING CIRCUITS

The 8295's internal timing generation is controlled by a self-contained oscillator and timing circuit. A 6 MHz crystal is used to derive the basic oscillator frequency. The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 5. The recommended crystal connection is shown in Figure 6.


Figure 5. Oscillator Configuration


Figure 6. Recommended Crystal Connection

## 8295 CHARACTER SET

| Hex Code | Print Char. | Hex Code | Print Char. | Hex Code | Print Char. | Hex Code | Print Char. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | space | 30 | 0 | 40 | @ | 50 | $P$ |
| 21 | ! | 31 | 1 | 41 | A | 51 | Q |
| 22 | " | 32 | 2 | 42 | B | 52 | R |
| 23 | \# | 33 | 3 | 43 | C | 53 | S |
| 24 | \$ | 34 | 4 | 44 | D | 54 | T |
| 25 | \% | 35 | 5 | 45 | $E$ | 55 | U |
| 26 | \& | 36 | 6 | 46 | $F$ | 56 | V |
| 27 | , | 37 | 7 | 47 | G | 57 | W |
| 28 | 1 | 38 | 8 | 48 | H | 58 | $X$ |
| 29 | ) | 39 | 9 | 49 | I | 59 | $Y$ |
| 2 A | * | 3 A | : | 5 A | $J$ | 5 A | Z |
| $2 B$ | + | 3B | ; | 48 | K | 5B | [ |
| 2C | , | 3 C | $<$ | 4C | L | 5 C | 1 |
| 2D | - | 3D | $=$ | 4D | M | 5D | ] |
| 2E | . | 3E | $>$ | 4E | N | 5E | $\uparrow$ |
| 2F | 1 | 3F | $?$ | 4F | 0 | 5F | - |

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature. . . . . . . . . . . . . . $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$ Voltage on Any Pin With

Respect to Ground. . . . . . . . . . . . . . . . . . . 0.5 V to +7 V
Power Dissipation.
. 1.5 Watt
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating con ditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage (All Except $X_{1}, X_{2}$, RESET) | -0.5 |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IL1 }}$ | Input Low Voltage ( $X_{1}, X_{2}$, RESET) | -0.5 |  | 0.6 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage (All Except $\left.X_{1}, X_{2}, \overline{R E S E T}\right)$ | 2.2 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |  |
| $\mathrm{V}_{\mathrm{IH} 1}$ | $\begin{aligned} & \text { Input High Voltage }\left(X_{1}, X_{2},\right. \\ & \text { RESET }) \end{aligned}$ | 3.8 |  | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ) |  |  | 0.45 | V | l OL $=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OLI }}$ | Output Low Voltage (All Other Outputs) |  |  | 0.45 | V | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ) | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage (All Other Outputs) | 2.4 |  |  | V | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ |
| IIL | Input Leakage Current ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \overline{\mathrm{A}_{0}}$ ) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{\text {IN }} \leqslant \mathrm{V}_{\text {CC }}$ |
| $\mathrm{I}_{\text {Oz }}$ | Output Leakage Current ( $\mathrm{D}_{0}-\mathrm{D}_{7}$, High Z State) |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SS }}+0.45 \leqslant \mathrm{~V}_{\text {IN }} \leqslant \mathrm{V}_{\text {CC }}$ |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DD }}$ Supply Current |  | 5 | 15 | mA |  |
| $I_{\text {DD }}+I_{\text {cC }}$ | Total Supply Current |  | 60 | 125 | mA |  |
| $\mathrm{ILI}^{\prime}$ | Low Input Load Current (Pins 24, 27-38) |  |  | 0.5 | mA | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |
| ILII | Low Input Load Current (RESET) |  |  | 0.2 | mA | $\mathrm{V}_{\mathrm{LL}}=0.8 \mathrm{~V}$ |

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$
DBB READ

| Parameter | Min. | Max. | Unit | Test Conditions |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{\mathrm{AR}}$ | $\overline{\mathrm{CS}}, \mathrm{A}_{0}$ Setup to $\overline{\mathrm{RD}} \downarrow$ | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{RA}}$ | $\overline{\mathrm{CS}}, \mathrm{A}_{0}$ Hold $\mathrm{After} \overline{\mathrm{RD}} \uparrow$ | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{RR}}$ | $\overline{\mathrm{RD}}$ Pulse Width | 250 |  | ns |  |
| $\mathrm{t}_{\mathrm{AD}}$ | $\overline{\mathrm{CS}, \mathrm{A}_{0} \text { to Data Out Delay }}$ |  | 225 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{RD}}$ | $\overline{\mathrm{RD}} \downarrow$ to Data Out Delay |  | 225 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | $\overline{\mathrm{RD}} \uparrow$ to Data Float Delay |  | 100 | ns |  |
| $\mathrm{t}_{\mathrm{CY}}$ | Cycle Time | 2.5 | 15 | $\mu \mathrm{~s}$ |  |

DBB WRITE

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AW }}$ | $\overline{\mathrm{CS}}, \mathrm{A}_{0}$ Setup to $\overline{\mathrm{WR}} \downarrow$ | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{WA}}$ | $\overline{\mathrm{CS}}, \mathrm{A}_{0}$ Hold After $\overline{\mathrm{WR}} \uparrow$ | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{WW}}$ | $\overline{\mathrm{WR}}$ Pulse Width | 250 |  | ns |  |
| $\mathrm{t}_{\mathrm{DW}}$ | Data Setup to $\overline{\mathrm{WR}} \uparrow$ | 150 |  | ns |  |
| $\mathrm{t}_{\mathrm{WD}}$ | Data Hold to $\overline{\mathrm{WR} ~} \uparrow$ | 0 |  | ns |  |

DMA AND INTERRUPT TIMING

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ACC }}$ | $\overline{\text { DACK Setup to Control }}$ | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{CAC}}$ | $\overline{\mathrm{DACK}}$ Hold After Control | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{C} R \mathrm{C}}$ | $\overline{\mathrm{WR}}$ to DRQ Cleared |  | 200 | ns |  |
| $\mathrm{t}_{\mathrm{ACD}}$ | $\overline{\mathrm{DACK}}$ to Data Valid |  | 225 | ns |  |

## WAVEFORMS

1. READ OPEDATION - OUTPUT BUFFER REGISTER.

2. WRITE OPERATION - INPUT BUFFER REGISTER.


## DMA AND INTERRUPT TIMING



PRINTER INTERFACE TIMING AND WAVEFORMS


| Symbol | Parameter | Typical |
| :---: | :--- | :---: |
| $\mathrm{P}_{\mathrm{DH}}$ | Print delay from <br> home inactive | 1.8 ms |
| $\mathrm{~S}_{\mathrm{DS}}$ | Solenoid data <br> setup time before <br> strobe active | $25 \mathrm{\mu s}$ |
| $\mathrm{~S}_{\mathrm{HS}}$ | Solenoid data <br> hold after strobe <br> inactive | $>1 \mathrm{~ms}$ |
| $M_{H A}$ | Motor hold time <br> after home active | 3.2 ms |
| $\mathrm{P}_{\mathrm{SP}}$ | PFEED setup time <br> after PFM active | 58 ms |
| $\mathrm{P}_{\mathrm{HP}}$ | PFM hold time <br> after PFEED active | 9.75 ms |

# 2114Á <br> 1024 X 4 BIT STATIC RAM 

|  | $2114 A L-1$ | $2114 A L-2$ | $2114 A L-3$ | $2114 A L-4$ | $2114 A-4$ | $2114 A-5$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Max. Access Time (ns) | 100 | 120 | 150 | 200 | 200 | 250 |
| Max. Current (mA) | 40 | 40 | 40 | 40 | 70 | 70 |

## - HMOS Technology

## Low Power, High Speed

## Identical Cycle and Access Times

Single +5 V Supply $\pm 10 \%$

## High Density 18 Pin Package

- Completely Static Memory - No Clock or Timing Strobe Required
- Directly TTL Compatible: All Inputs and Outputs
- Common Data Input and Output Using Three-State Outputs
- 2114 Upgrade

The Intel ${ }^{8} 2114 \mathrm{~A}$ is a 4096-bit static Random Access Memory organized as 1024 words by 4 -bits using HMOS, a high performance MOS technology. It uses fully DC stable (static) circuitry throughout, in both the array and the decoding, therefore it requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2114A is designed for memory applications where the high performance and high reliability of HMOS, low cost, large bit storage, and simple interfacing are important design objectives. The 2114 A is placed in an 18 -pin package for the highest possible density.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. A separate Chip Select ( $\overline{\mathrm{CS}}$ ) lead allows easy selection of an individual package when outputs are or-tied.

## PIN CONFIGURATION



LOGIC SYMBOL


## PIN NAMES

| $A_{0}-A_{9}$ | ADDRESS INPUTS | $V_{C C}$ POWER (+5V) |
| :--- | :--- | :--- |
| WE | WRITE ENABLE | GND GROUND |
| $\overline{C S}$ | CHIP SELECT |  |
| $1 / 0_{1}-1 / O_{4}$ | DATA INPUT/OUTPUT |  |

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias ................. $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Voltage on any Pin |  |
| With Respect to Ground | -3.5 V to +7 V |
| Power Dissipation | 1.0W |
| D.C. Output Current | 5 mA |

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted.

| SYMBOL | PARAMETER | 2114AL-1/L-2/L-3/L-4 |  |  | 2114A-4/-5 |  |  | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.11] | Max. | Min. | Typ.\|1] | Max. |  |  |
| $l_{\text {LI }}$ | Input Load Current (All Input Pins) |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ | $V_{1 N}=0$ to 5.5 V |
| $\mid \mathrm{l}_{\text {LO }}$ | I/O Leakage Current |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{C S}=V_{I H} \\ & V_{I / O}=G N D \text { to } V C C \end{aligned}$ |
| $I_{C C}$ | Power Supply Current |  | 25 | 40 |  | 50 | 70 | mA | $\begin{aligned} & V_{C C}=\max , I_{I / O}=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -3.0 |  | 0.8 | -3.0 |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 |  | 6.0 | 2.0 |  | 6.0 | V |  |
| IOL | Output Low Current | 2.1 | 9.0 |  | 2.1 | 9.0 |  | mA | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |
| IOH | Output High Current | -1.0 | -2.5 |  | -1.0 | -2.5 |  | mA | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |
| los ${ }^{[2]}$ | Output Short Circuit Current |  |  | 40 |  |  | 40 | mA |  |

NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
2. Duration not to exceed 30 secends.

## CAPACITANCE

$T_{A}=25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$

| SYMBOL | TEST | MAX | UNIT | CONDITIONS |
| :--- | :--- | :---: | :---: | :--- |
| $C_{I / O}$ | Input/Output Capacitance | 5 | pF | $\mathrm{V}_{1 / \mathrm{O}}=\mathrm{OV}$ |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 5 | pF | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.

## A.C. CONDITIONS OF TEST

Input Pulse Levels
$\qquad$Input and Output Timing Levels1.5 Volts
Output Load ..... 1 TTL Gate and $C_{L}=100 \mathrm{pF}$
A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{C C}=5 \mathrm{~V} \pm 10 \%$, unless otherwise noted.

READ CYCLE ${ }^{[1]}$

|  |  | 2114AL-1 |  | 2114AL-2 |  | 2114AL-3 |  | 2114A-4/L-4 |  | 2114A-5 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {RC }}$ | Read Cycle Time | 100 |  | 120 |  | 150 |  | 200 |  | 250 |  | ns |
| $t_{A}$ | Access Time |  | 100 |  | 120 |  | 150 |  | 200 |  | 250 | ns |
| $\mathrm{t}_{\mathrm{co}}$ | Chip Selection to Output Valid |  | 70 |  | 70 |  | 70 |  | 70 |  | 85 | ns |
| $t_{c x}$ | Chip Selection to Output Active | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| toto | Output 3-state from Deselection |  | 30 |  | 35 |  | 40 |  | 50 |  | 60 | ns |
| toha | Output Hold from Address Change | 15 |  | 15 |  | 15 |  | 15 |  | 15 |  | ns |

## WRITE CYCLE [2]

|  | PARAMETER | 2114AL-1 |  | 2114AL-2 |  | 2114AL-3 |  | 2114A-4/L-4 |  | 2114A-5 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| twc | Write Cycle Time | 100 |  | 120 |  | 150 |  | 200 |  | 250 |  | ns |
| tw | Write Time | 75 |  | 75 |  | 90 |  | 120 |  | 135 |  | ns |
| twe | Write Release Time | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| torw | Output 3-state from Write |  | 30 |  | 35 |  | 40 |  | 50 |  | 60 | ns |
| tow | Data to Write Time Overlap | 70 |  | 70 |  | 90 |  | 120 |  | 135 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold from Write Time | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

## NOTES:

1. A Read occurs during the overlap of a low $\overline{\mathrm{CS}}$ and a high $\overline{\mathrm{WE}}$.
2. A Write occurs during the overlap of a low $\overline{C S}$ and a low $\overline{W E} . t_{w}$ is measured from the latter of $\overline{C S}$ or $\overline{W E}$ going low to the earlier of $\overline{C S}$ or $\overline{W E}$ going high.

## WAVEFORMS

## READ CYCLE ${ }^{(3)}$



NOTES:
3. $\overline{W E}$ is high for a Read Cycle.
4. If the $\overline{C S}$ low transition occurs simultaneously with the $\overline{W E}$ low transition, the output buffers remain in a high impedance state. 5. $\overline{W E}$ must be high during all address transitions.

## WRITE CYCLE



## TYPICAL D.C. AND A.C. CHARACTERISTICS



NORMALIZED ACCESS TIME VS. OUTPUT LOAD CAPACITANCE


OUTPUT SOURCE CURRENT
VS. OUTPUT VOLTAGE

$\mathrm{V}_{\mathrm{OH}}(\mathrm{V})$
NORMALIZED ACCESS TIME VS. AMBIENT TEMPERATURE


NORMALIZED POWER SUPPLY CURRENT vS. AMBIENT TEMPERATURE

$T_{A}\left({ }^{\circ} \mathrm{C}\right)$

OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE

$v_{O L}(V)$

2142
$1024 \times 4$ BIT STATIC RAM

|  | $2142-2$ | $2142-3$ | 2142 | 2142 L 2 | 2142 L 3 | 2142 L |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Max. Access Time (ns) | 200 | 300 | 450 | 200 | 300 | 450 |
| Max. Power Dissipation (mw) | 525 | 525 | 525 | 370 | 370 | 370 |

## ■ High Density 20 Pin Package

- Access Time Selections From 200-450ns
- Identical Cycle and Access Times
- Low Operating Power Dissipation $.1 \mathrm{~mW} / \mathrm{Blt}$ Typical
- Single +5 V Supply
- No Clock or Timing Strobe Required

Completely Static Memory

- Directly TTL Compatible: All Inputs and Outputs
- Common Data Input and Output Using Three-State Outputs

The Intel* 2142 is a 4096-bit static Random Access Memory organized as 1024 words by 4 -bits using N-channel SiliconGate MOS technology. It uses fully DC stable (static) circuitry throughout - in both the array and the decoding - and therefore requires no clocks or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.
The 2142 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply.
The 2142 is placed in a 20-pin package. Two Chip Selects ( $\overline{C S}_{1}$ and $\mathrm{CS}_{2}$ ) are provided for easy and flexible selection of individual packages when outputs are OR-tied. An Output Disable is included for direct control of the output buffers.
The 2142 is fabricated with Intel's N -channel Silicon-Gate technology - a technology providing excellent protection against contamination permitting the use of low cost plastic packaging.

PIN CONFIGURATION
LOGIC SYMBOL


PIN NAMES

| A0-Ag | ADDRESS INPUTS | OD | OUTPUT DISABLE |
| :---: | :---: | :---: | :---: |
| WE | WRITE ENABLE | V cc | POWER ( +5 V ) |
| $\overline{\overline{C S}_{1}, \mathrm{CS}_{2}}$ | CHIP SELECT | GND | GROUND |
| 1/01-1/04 | DATA INPUT/OUTPUT |  |  |

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $80^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | - $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin |  |
| With Respect to Ground | -0.5 V to +7 V |
| Power Dissipation | 1.0W |
| D.C. Output Current | 10 mA |

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise noted.

| SYMBOL | PARAMETER | 2142-2, 2142-3, 2142 |  |  | 2142L2, 2142L3, 2142L |  |  | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.[1] | Max. | Min. | Typ.[1] | Max. |  |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current (All Input Pins) |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0$ to 5.25 V |
| $\mathrm{H}_{\text {LO }}$ | I/O Leakage Current |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=2.4 \mathrm{~V}, \\ & \mathrm{~V}_{1 / \mathrm{O}}=0.4 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}} \end{aligned}$ |
| $I_{\text {cC1 }}$ | Power Supply Current |  | 80 | 95 |  |  | 65 | mA | $\begin{aligned} & \mathrm{V}_{I N}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current |  |  | 100 |  |  | 70 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~mA}, \\ & T_{A}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -0.5 |  | 0.8 | -0.5 |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 |  | 6.0 | 2.0 |  | 6.0 | V |  |
| IOL | Output Low Current | 2.1 | 6.0 |  | 2.1 | 6.0 |  | mA | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |
| IOH | Output High Current | -1.0 | -1.4 |  | -1.0 | -1.4 |  | mA | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |
| $\mathrm{IOS}^{[2]}$ | Output Short Circuit Current |  |  | 40 |  |  | 40 | mA | $V_{1 / O}=G N D$ to $V_{C C}$ |

NOTE: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $V_{C C}=5.0 \mathrm{~V}$.
2. Duration not to exceed 30 seconds.

## CAPACITANCE

| $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ |  |  |  |  |
| :--- | :--- | :---: | :---: | :--- |
| SYMBOL | TEST | MAX | UNIT | CONDITIONS |
| $\mathrm{C}_{1 / \mathrm{O}}$ | Input/Output Capacitance | 5 | pF | $\mathrm{V}_{1 / O}=\mathrm{OV}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 5 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ |

NOTE: This parameter is periodically sampled and not $100 \%$ tested.
A.C. CONDITIONS OF TEST
Input Pulse Levels ..... 0.8 Volt to 2.4 Volt
Input Rise and Fall Times ..... 10 nsec
Input and Output Timing Levels ..... 1.5 Volts
Output Load 1 TTL Gate and $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

TEST NOTE: This circuit employs a self starting oscillator and a charge pump which require a certain amount of time after POWER ON to start functioning properly. This 2142 circuit is conservatively specified as requiring $500 \mu \mathrm{sec}$ after $\mathrm{V}_{\mathrm{Cc}}$ reaches its specified limit (4.75V).

## A.C. CHARACTERISTICS $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise noted.

READ CYCLE ${ }^{[1]}$

| SYMBOL | PARAMETER | 2142-2, 2142L2 | 2142-3, 2142L3 | 2142, 2142L | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. Max. | Min. Max. | Min. Max. |  |
| $\mathrm{t}_{\mathrm{R}} \mathrm{C}$ | Read Cycle Time | 200 | 300 | 450 | ns |
| ${ }_{t}{ }_{\text {a }}$ | Access Time | 200 | 300 | 450 | ns |
| tod | Output Enable to Output Valid | 70 | 100 | 120 | ns |
| todx | Output Enable to Output Active | 20 | 20 | 20 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Selection to Output Valid | 70 | 100 | 120 | ns |
| ${ }^{\mathrm{t}} \mathrm{CX}$ | Chip Selection to Output Active | 20 | 20 | 20 | ns |
| totD | Output 3-state from Disable | 60 | 80 | 100 | ns |
| ${ }^{\text {toha }}$ | Output Hold from Address Change | 50 | 50 | 50 | ns |

## WRITE CYCLE [2]

|  | PARAMETER | 2142-2, 2142L2 |  | 2142-3, 2142L3 |  | 2142, 2142L |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| twc | Write Cycle Time | 200 |  | 300 |  | 450 |  | ns |
| tw | Write Time | 120 |  | 150 |  | 200 |  | ns |
| $t_{\text {WR }}$ | Write Release Time | 0 |  | 0 |  | 0 |  | ns |
| totd | Output 3-state from Disable |  | 60 |  | 80 |  | 100 | ns |
| $\mathrm{t}_{\text {DW }}$ | Data to Write Time Overlap | 120 |  | 150 |  | 200 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold From Write Time | 0 |  | 0 |  | 0 |  | ns |

NOTES:

1. A Read occurs during the overlap of a low $\overline{C S}$ and a high $\overline{W E}$.
2. A Write occurs during the overlap of a low $\overline{C S}$ and a low $\overline{W E}$.

## WAVEFORMS

READ CYCLE ${ }^{(3)}$


NOTES:
(3) $\overline{W E}$ is high for a Read Cycle.
(4) $\overline{W E}$ must be high during all address transitions.

## WRITE CYCLE



## TYPICAL D.C. AND A.C. CHARACTERISTICS




NORMALIZED POWER SUPPLY CURRENT VS. AMBIENT TEMPERATURE




## 2148

$1024 \times 4$ BIT STATIC RAM

|  | $\mathbf{2 1 4 8} \cdot \mathbf{3}$ | $\mathbf{2 1 4 8}$ | $\mathbf{2 1 4 8} \cdot 6$ |
| :--- | ---: | ---: | :---: |
| Max. Access Time (ns) | 55 | 70 | 85 |
| Max. Active Current (mA) | 125 | 125 | 125 |
| Max. Standby Current (mA) | 30 | 30 | 30 |

## - HMOS Technology

- Completely Static Memory - No Clock or Timing Strobe


## Required

## - Equal Access and Cycle Times

- Single +5 V Supply
- Automatic Power-Down
- High Density 18-Pin Package
- Directly TTL Compatible - All Inputs and Outputs
- Common Data Input and Output
- Three-State Output

The Inteld 2148 is a 4096 -bit static Random Access Memory organized as 1024 words by 4 bits using HMOS, a highperformance MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. To the user this means low standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.
$\overline{\mathrm{CS}}$ controls the power-down feature. In less than a cycle time after $\overline{\mathrm{CS}}$ goes high - disabling the 2148 - the part automatically reduces its power requirements and remains in this low power standby mode as long as $\overline{\mathrm{CS}}$ remains high. This device feature results in system power savings as great as $85 \%$ in larger systems, where the majority of devices are disabled.
The 2148 is assembled in an 18 -pin package configured with the industry standard $1 \mathrm{~K} \times 4$ pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. The data is read out nondestructively and has the same polarity as the input data.

PIN CONFIGURATION


LOGIC SYMBOL

PIN NAMES

| $A_{0}-A_{9}$ | ADDRESS INPUTS |
| :--- | :--- |
| $W E$ | WRITE ENABLE |
| $C S$ | CHIP SELECT |
| $/ / O_{1}-1 / O_{4}$ | DATA INPUT/OUTPUT |
| $V_{C C}$ | POWER $(+5 V)$ |
| GND | GROUND |

TRUTH TABLE

| $\overline{\text { CS }}$ | $\overline{\text { WE }}$ | MODE | UO | POWER |
| :---: | :---: | :---: | :---: | :---: |
| H | X | NOT SELECTED | HIGH-Z | STANDBY |
| L | L | WRITE | DIN | ACTIVE |
| L | H | READ | DOUT $^{2}$ | ACTIVE |

BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin with |  |
| Respect to Ground | -3.5 V to +7 V |
| D.C. Output Current | 20 mA |
| Power Dissipation | 1.2 W |

Storage Temperature . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on Any Pin with
Respect to Ground . . . . . . . . . . . . . . . . -3.5 V to +7 V

Power Dissipation
. 1.2 W
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS ${ }^{\text {" }}$

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$ unless otherwise noted.

| Symbol | Parameter | 2148, 2148-3, 2148.6 |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{[2]}$ | Max. |  |  |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current (All Input Pins) |  | 0.01 | 10 | $\mu \mathrm{A}$ | $V_{\text {CC }}=$ max | $V_{\text {IN }}=G N D$ to $V_{C C}$ |
| \| LO | Output Leakage Current |  | 0.1 | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{C S}=V_{1 H}, V_{C C}=\max , \\ & V_{\text {OUT }}=G N D \text { to } 4.5 \mathrm{~V} \end{aligned}$ |  |
| $I_{C C}$ | Operating Current |  | 75 | 115 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $V_{\mathrm{CC}}=\max , \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}},$ <br> Outputs Open |
|  |  |  |  | 125 | mA | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |  |
| $\mathrm{I}_{\text {SB }}$ | Standby Current |  | 12 | 30 | mA | $V_{C C}=$ min to max, $\overline{C S}=V_{I H}$ |  |
| $\mathrm{IPO}^{\text {(3) }}$ | Peak Power-On Current |  | 25 | 50 | mA | $\begin{aligned} & V_{C C}=G N D \text { to } V_{C C} \min , \\ & C S=\text { Lower of } V_{C C} \text { or } V_{I H} \text { min } \end{aligned}$ |  |
| $V_{\text {IL }}$ | Input Low Voltage | $-3.0$ |  | 0.8 | V |  |  |
| $V_{\text {IH }}$ | Input High Voltage | 2.0 |  | 6.0 | V |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |  |
| los | Output Short Circuit Current | TBD |  | TBD | mA | $\mathrm{V}_{\text {OUT }}=$ GND to $\mathrm{V}_{\text {CC }}$ |  |

Notes:

1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and Load A .
3. A pull-up resistor to $V_{C C}$ on the $\overline{C S}$ input is required to keep the device deselected; otherwise, power-on current approaches ICC active.

## A.C. TEST CONDITIONS

Input Pulse Levels Input Rise and Fall Times Input and Output Timing Reference Levels
1.5 Volts

## Output Load

 See Load A.CAPACITANCE ${ }^{[4]}$
$T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Parameter | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 5 | pF | $\mathrm{V}_{I N}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 7 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |



Load B.

Note 4. This parameter is sampled and not $100 \%$ tested.

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, V_{C C}=+5 \mathrm{~V} \pm 10 \%$ unless otherwise noted.

## head cycle

| Symbol | Parameter | 2148-3 |  | 2148 |  | 2148-6 |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $t_{\text {RC }}$ | Read Cycle Time | 55 |  | 70 |  | 85 |  | ns |  |
| $t_{A A}$ | Address Access Time |  | 55 |  | 70 |  | 85 | ns |  |
| $t_{\text {ACS } 1}$ | Chip Select Access Time |  | 55 |  | 70 |  | 85 | ns | Note 1 |
| $\mathrm{t}_{\text {ACS2 }}$ | Chip Select Access Time |  | 65 |  | 80 |  | 95 | ns | Note 2 |
| ${ }^{\text {OH }}$ | Output Hold from Address Change | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {Lz }}{ }^{\text {(8] }}$ | Chip Selection Output in Low Z | 10 |  | 10 |  | 10 |  | ns | Note 7 |
| $t_{H Z}{ }^{(8)}$ | Chip Deselection to Output in High Z | 0 | 40 | 0 | 40 | 0 | 40 | ns | Note 7 |
| $t_{\text {PU }}$ | Chip Selection to Power Up Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {PD }}$ | Chip Deselection to Power Down Time |  | 30 |  | 30 |  | 30 | ns |  |

## WAVEFORMS

READ CYCLE NO. $1^{(3.4)}$


READ CYCLE NO. $\mathbf{2 l}^{13.51}$


## Notes:

1. Chip deselected for greater than 55 ns prior to $\overline{\mathrm{CS}}$ transition low.
2. Chip deselected for a finite time that is less than 55 ns prior to $\overline{\mathrm{CS}}$ transition low. (If the deselect time is 0 ns , the chip is by definition selected and access occurs according to Read Cycle No. 1.)
3. $\overline{W E}$ is high for Read Cycles.
4. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
5. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
6. At any given temperature and voltage condition, $t_{H Z}$ max. is less than $t_{L Z}$ min. both for a given device and from device to device.
7. Transition is measured $\pm 500 \mathrm{mV}$ from high impedance voltage with Load $B$. This parameter is sampled and not $100 \%$ tested.

## A.C. CHARACTERISTICS (continued)

WRITE CYCLE

|  | Parameter | 2148-3 |  | 2148 |  | 2148-6 |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $t_{\text {WC }}$ | Write Cycle Time | 55 |  | 70 |  | 85 |  | ns |  |
| ${ }^{\text {c }}$ W | Chip Selection to End of Write | 50 |  | 65 |  | 80 |  | ns |  |
| $t_{\text {AW }}$ | Address Valid to End of Write | 50 |  | 65 |  | 80 |  | ns |  |
| $t_{\text {AS }}$ | Address Setup Time | 0 |  | 0 |  | 0 |  | ns |  |
| $t_{\text {WP }}$ | Write Pulse Width | 40 |  | 50 |  | 60 |  | ns |  |
| $t_{\text {WR }}$ | Write Recovery Time | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {DW }}$ | Data Valid to End of Write | 25 |  | 25 |  | 30 |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 5 |  | 5 |  | 5 |  | ns |  |
| $t_{\text {tw }}$ | Write Enabled to Output in High Z | 0 | 15 | 0 | 25 | 0 | 30 | ns | Note 2 |
| tow | Output Active from End of Write | 0 |  | 0 |  | 0 |  | ns | Note 2 |

## WAVEFORMS

## WRITE CYCLE \#1 (WE CONTROLLED)



## WRITE CYCLE \#2 ( $\overline{C S}$ CONTROLLED)



Notes: 1. If $\overline{C S}$ goes high simultaneously with $\overline{W E}$ high, the output remains in a high impedance state.
2. Transition is measured $\pm 500 \mathrm{mV}$ from high impedance voltage with Load B . This parameter is sampled and not $100 \%$ tested.

2148H
$1024 \times 4$-BIT STATIC RAM

|  | $2148 \mathrm{H}-3$ | $\mathbf{2 1 4 8} \mathrm{H}$ | $\mathbf{2 1 4 8 \mathrm { HL } - 3}$ | $\mathbf{2 1 4 8 \mathrm { HL }}$ |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 55 | 70 | 55 | 70 |
| Maximum Active Current (mA) | 180 | 180 | 125 | 125 |
| Maximum Standby Current (mA) | 30 | 30 | 20 | 20 |

## - Automatic Power-Down

- Industry Standard 2114A and 2148 Pinout
- HMOS II Technology
- Functionally Compatible to the 2148
- Completely Static Memory-No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- High Density 18-Pin Package
- Common Data Input and Output
- Three-State Output
- Single +5V Supply
- Fast Chip Select Access 2149H Available

The Intel ${ }^{\circledR} 2148 \mathrm{H}$ is a 4096 -bit static Random Access Memory organized as 1024 words by 4 bits using HMOS II, a high performance MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. To the user this means low standby power dissipation without the need for clocks, address setup and hold times, or reduced data rates due to cycle times that are longer than access times.
$\overline{\mathrm{CS}}$ controls the power-down feature. In less than a cycle time after $\overline{\mathrm{CS}}$ goes high—disabling the 2148 H -the part automatically reduces its power requirements and remains in this low power standby mode as long as $\overline{\mathrm{CS}}$ remains high. This device feature results in system power savings as great as $85 \%$ in larger systems, where the majority of devices are disabled. A non-power-down companion, the 2149 H , is available to provide a fast chip select access time for speed critical applications.
The 2148 H is assembled in an 18 -pin package configured with the industry standard $1 \mathrm{~K} \times 4$ pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. The data is read out nondestructively and has the same polarity as the input data.


Figure 1. 2148H Block Diagram

TRUTH TABLE

| $\overline{\mathbf{C S}}$ | $\overline{\text { We }}$ | MODE | \% 1 | POWER |
| :---: | :---: | :---: | :---: | :---: |
| H | x | NOT SELECTED | highez | Standby |
| L | 1 | WRITE | $\mathrm{D}_{1 \times}$ | ACTIV |
| 1 | H | READ | $\mathrm{D}_{\text {Out }}$ | ACtive |

Figure 2. 2148 H Pin Diagram

## ABSOLUTE MAXIMUM RATINGS*

| Storage Temperature . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
|  |  |
| Voltage on Any Pin with |  |
| Respect to Ground | -3.5 V to +7 V |
| D.C. Continuous Output Current | 20 mA |
| Power Dissipation | 1.2W |

* COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## D.C. AND OPERATING CHARACTERISTICS ${ }^{(1)}$

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$ unless otherwise noted.

|  | Parameter | 2148H/H-3 |  |  | 2148HL/HL-3 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  | Typ ${ }^{(2)}$ | Max. | Min. | Typ ${ }^{(2)}$ | Max. |  |  |
| ILI | Input Load Current (All Input Pins) |  | 0.01 | 10 |  | 0.01 | 10 | $\mu \mathrm{A}$ | $V_{C C}=\max , V_{\text {IN }}=G N D$ to $V_{C C}$ |
| $\mid \mathrm{l}$ Lo\| | Output Leakage Current |  | 0.1 | 50 |  | 0.1 | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\text {IH }}, V_{\text {CC }}=\max , \\ & \mathrm{V}_{\text {OUT }}=G N D \text { to } 4.5 \mathrm{~V} \end{aligned}$ |
| ICC | Operating Current |  | 120 | 180 |  | 90 | 125 | mA | $V_{C C}=\max , \overline{C S}=V_{I L} .$ <br> Outputs Open |
| IsB | Standby Current |  | 15 | 30 |  | 10 | 20 | mA | $V_{C C}=\min$ to max, $\overline{\mathrm{CS}}=\mathrm{V}_{1 H}$ |
| $1 \mathrm{PO}{ }^{(3)}$ | Peak Power-On Current |  | 25 | 50 |  | 15 | 30 | mA | $V_{C C}=G N D$ to $V_{C C} \min$, <br> $\overline{\mathrm{CS}}=$ Lower of $\mathrm{VCc}_{\mathrm{C}}$ or $\mathrm{V}_{1 \mathrm{H}} \mathrm{min}$ |
| VIL | Input Low Voltage | $-3.0$ |  | 0.8 | $-3.0$ |  | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.1 |  | 6.0 | 2.1 |  | 6.0 | $\checkmark$ |  |
| Vol | Output Low Voltage |  |  | 0.4 |  |  | 0.4 | V | $1 \mathrm{OL}=8 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  |  | 2.4 |  |  | V | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ |
| los | Output Short Circuit Current |  | $\pm 150$ | $\pm 200$ |  | $\pm 150$ | $\pm 200$ | mA | Vout $=$ GND to $V_{\text {CC }}$ |

## Notes:

1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute. Typical thermal resistance values of the package at maximum temperatures are:

$$
\begin{aligned}
& \theta_{\mathrm{JA}} @ 400 \mathrm{fPM} \text { air flow) }=40^{\circ} \mathrm{C} / \mathrm{W} \\
& \theta_{\mathrm{JA}}(\text { still air })=70^{\circ} \mathrm{C} / \mathrm{W} \\
& \theta_{\mathrm{JC}}=25^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

2. Typical limits are at $V_{C C}=5 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}$, and Load A .
3. A pull-up resistor to $V_{C c}$ on the $\overline{C S}$ input is required to keep the device deselected during power-on. Otherwise, power-on current approaches Icc active.

## A.C. TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 Volts |
| :--- | ---: |
| Input Rise and Fall Times | 5 nsec |
| Input and Output Timing <br> Reference Levels | 1.5 Volts |
| Output Load | See Load A. |

## CAPACITANCE

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

| Symbol | Parameter | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Address/Control Capacitance | 5 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{10}$ | Input/Output Capacitance | 7 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |



Load B.

Note 4. This parameter is sampled and not $100 \%$ tested.

## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=+5 \mathrm{~V} \pm 10 \%$ unless otherwise noted.

## READ CYCLE

| Symbol | Parameter | $\begin{aligned} & 2148 \mathrm{H}-3 / \mathrm{HL}-3 \\ & \text { Min. Max. } \end{aligned}$ | $2148 \mathrm{H} / \mathrm{HL}$ Min. Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AC }}$ | Read Cycle Time | 55 | 70 | ns |  |
| $t_{\text {AA }}$ | Address Access Time | 55 | 70 | ns |  |
| $\mathrm{taCs1}$ | Chip Select Access Time | 55 | 70 | ns | Note 1 |
| $\mathrm{taCs}^{\text {a }}$ | Chip Select Access Time | 65 | 80 | ns | Note 2 |
| tor | Output Hold from Address Change | 5 | 5 | ns |  |
| $t_{\text {L } 2}$ | Chip Selection Output in Low Z | 20 | 20 | ns | Note 6 |
| $t_{\text {Hz }}$ | Chip Deselection to Output in High Z | 020 | 020 | ns | Note 6 |
| $t_{\text {Pu }}$ | Chip Selection to Power Up Time | 0 | 0 | ns |  |
| $\mathrm{t}_{\text {PD }}$ | Chip Deselection to Power Down Time | 30 | 30 | ns |  |

## WAVEFORMS

## READ CYCLE NO. $1^{13.4}$



READ CYCLE NO. $2^{(3,3)}$


## Notes:

1. Chip deselected for greater than 55 ns prior to $\overline{\mathrm{CS}}$ transition low
2. Chip deselected for a finite time that is less than 55 ns prior to $\overline{\mathrm{CS}}$ transition low. (If the deselect time is 0 ns , the chip is by definition selected and access occurs according to Read Cycle No. 1.)
3. $\overline{W E}$ is high for Read Cycles.
4. Device is continuously selected, $\overline{C S}=V_{1 L}$.
5. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low
6. Transition is measured $\pm 500 \mathrm{mV}$ from high impedance voltage with Load B. This parameter is sampled and not $100 \%$ tested.

## A.C. CHARACTERISTICS (continued)

## WRITE CYCLE

| Symbol | Parameter | $2148 \mathrm{H}-3 / \mathrm{HL}-3$ <br> Min. Max. |  | 2148H/HL <br> Min. Max. |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle Time | 55 |  | 70 |  | ns |  |
| tcw | Chip Selection to End of Write | 50 |  | 65 |  | ns |  |
| $t_{\text {AW }}$ | Address Valid to End of Write | 50 |  | 65 |  | ns |  |
| $t_{\text {AS }}$ | Address Setup Time | 0 |  | 0 |  | ns |  |
| twp | Write Pulse Width | 40 |  | 50 |  | ns |  |
| twr | Write Recovery Time | 5 |  | 5 |  | ns |  |
| tow | Data Valid to End of Write | 20 |  | 25 |  | ns |  |
| $t_{\text {DH }}$ | Data Hold Time | 0 |  | 0 |  | ns |  |
| $t_{w z}$ | Write Enabled to Output in High Z | 0 | 20 | 0 | 25 | ns | Note 2 |
| tow | Output Active from End of Write | 0 |  | 0 |  | ns | Note 2 |

## WAVEFORMS

WRITE CYCLE No. 1 (产E CONTROLLED)


## WRITE CYCLE No. 2 ( $\overline{C S}$ CONTROLLED)



Notes: 1. If $\overline{C S}$ goes high simultaneously with $\overline{W E}$ high, the output remains in a high impedance state. 2. Transition is measured $\pm 500 \mathrm{mV}$ from high impedance voltage with Load B . This parameter is sampled and not 100\% tested.

# 2118 FAMiLi Y <br> $16,384 \times 1$ BIT DYNAMIC RAM 

|  | $2118-3$ | $2118-4$ | $2118-7$ |
| :--- | :---: | :---: | :---: |
| Maximum Access Time (ns) | 100 | 120 | 150 |
| Read, Write Cycle (ns) | 235 | 270 | 320 |
| Read-Modify-Write Cycle (ns) | 285 | 320 | 410 |

## Single $+5 V$ Supply, $\pm 10 \%$ Tolerance <br> HMOS Technology

Low Power: 150 mW Max. Operating 11 mW Max. Standby

## Low VDD Current Transients

## All Inputs, Including Clocks, TTL Compatible

- CAS Controlled Output is Three-State, TTL Compatible
- $\overline{\text { RAS }}$ Only Refresh
- 128 Refresh Cycles Required Every 2ms
- Page Mode and Hidden Refresh Capability
- Allows Negative Overshoot $V_{\text {IL }}$ min $=\mathbf{- 2 V}$

The Intel® 2118 is a 16,384 word by 1 -bit Dynamic MOS RAM designed to operate from a single +5 V power supply. The 2118 is fabricated using HMOS - a production proven process for high performance, high reliability, and high storage density.
The 2118 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients contribute to the high noise immunity of the 2118 in a system environment.
Multiplexing the 14 address bits into the 7 address input pins allows the 2118 to be packaged in the industry standard 16-pin DIP. The two 7-bit address words are latched into the 2118 by the two TTL clocks, Row Address Strobe ( $\overline{\mathrm{RAS}}$ ) and Column Address Strobe ( $\overline{\mathrm{CAS}}$ ). Non-critical timing requirements for $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ allow use of the address multiplexing technique while maintaining high performance.
The 2118 three-state output is controlled by $\overline{\text { CAS }}$, independent of $\overline{\text { RAS. After a valid read or read-modify-write cycle, data }}$ is latched on the output by holding $\overline{\mathrm{CAS}}$ low. The data out pin is returned to the high impedance state by returning $\overline{\mathrm{CAS}}$ to a high state. The 2118 hidden refresh feature allows $\overline{\mathrm{CAS}}$ to be held low to maintain latched data while $\overline{\mathrm{RAS}}$ is used to execute $\overline{\text { RAS-only refresh cycles. }}$
The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing $\overline{R A S}-$ only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of $A_{0}$ through $A_{6}$ during a 2 ms period. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.


## 2118 FAMILY

## ABSOLUTE MAXIMUM RATINGS*

| Ambient Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin Relative to Vss | 7.5 V |
| Data Out Current | 50 mA |
| Power Dissipation | 1.0W |

## *COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS ${ }^{[1]}$

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V} \pm 10 \%$, V ss $=0 \mathrm{~V}$, unless otherwise noted.

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{[2]}$ | Max. |  |  |  |
| \|lil| | Input Load Current (any input) |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {DD }}$ |  |
| \|lool | Output Leakage Current for High Impedance State |  | 0.1 | 10 | $\mu \mathrm{A}$ | Chip Deselected: $\overline{\mathrm{CAS}}$ at $\mathrm{V}_{\mathrm{IH}}$. VOUT $=0$ to 5.5 V |  |
| IDD1 | VDD Supply Current, Standby |  | 1.2 | 2 | mA | $\overline{\text { CAS }}$ and $\overline{\text { RAS }}$ at $V_{1 H}$ |  |
| IDD2 | VDD Supply Current, Operating |  | 23 | 27 | mA | 2118-3, $\mathrm{t}_{\text {RC }}=t_{\text {RCMIN }}$ | 3 |
|  |  |  | 21 | 25 | mA | 2118-4, tre $=$ tracmin | 3 |
|  |  |  | 19 | 23 | mA | 2118-7, $\mathrm{t}_{\text {RC }}=\mathrm{t}_{\text {RCMIN }}$ | 3 |
| IDD3 | VDD Supply Current; $\overline{\text { RAS }}$-Only Cycle |  | 16 | 18 | mA | 2118-3, $\mathrm{t}_{\text {RC }}=\mathrm{t}_{\text {RCMIN }}$ | 3 |
|  |  |  | 14 | 16 | mA | 2118-4, $\mathrm{tRC}=\mathrm{t}_{\text {RCMIN }}$ | 3 |
|  |  |  | 12 | 14 | mA | 2118-7, tRC $=$ trCMIN | 3 |
| IDD5 | VDD Supply Current, Standby, Output Enabled |  | 2 | 4 | mA | $\overline{\mathrm{CAS}}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{RAS}}$ at $\mathrm{V}_{\text {IH }}$ | 3 |
| VIL | Input Low Voltage (all inputs) | -2.0 |  | 0.8 | V |  |  |
| VIH | Input High Voltage (all inputs) | 2.4 |  | 7.0 | V |  |  |
| VOL | Output Low Voltage |  |  | 0.4 | V | $\mathrm{IOL}=4.2 \mathrm{~mA}$ |  |
| VOH | Output High Voltage | 2.4 |  |  | V | $1 \mathrm{OH}=-5 \mathrm{~mA}$ |  |

NOTES:

1. All voltages referenced to $V_{S S}$
2. Typical values are for $\mathrm{TA}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
3. $I_{D D}$ is dependent on output loading when the device output is selected. Specified $I_{D D}$ MAX is measured with the output open.

## CAPACITANCE ${ }^{[1]}$

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{D D}=5 \mathrm{~V} \pm 10 \%$, $\mathrm{VSS}=0 \mathrm{~V}$, unless otherwise noted.

| Symbol | Parameter | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{11}$ | Address, Data $\ln$ | 3 | 5 | pF |
| $\mathrm{C}_{12}$ | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$, Data Out | 4 | 7 | pF |

## NOTES:

1. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:
$C=\frac{I \Delta t}{\Delta V}$ with $\Delta V$ equal to 3 volts and power supplies at nominal levels.

## A.C. CHARACTERISTICS ${ }^{[1,2.3]}$

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}$, unless otherwise noted.
READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

| Symbol | Parameter | 2118-3 |  | 2118-4 |  | 2118-7 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| trac | Access Time From $\overline{\text { RAS }}$ |  | 100 |  | 120 |  | 150 | ns | 4.5 |
| $t \mathrm{CAC}$ | Access Time From $\overline{\mathrm{CAS}}$ |  | 55 |  | 65 |  | 80 | ns | 4,5,6 |
| tref | Time Between Refresh |  | 2 |  | 2 |  | 2 | ms |  |
| tap | $\overline{\text { RAS Precharge Time }}$ | 110 |  | 120 |  | 135 |  | ns |  |
| tCPN | $\overline{\mathrm{CAS}}$ Precharge Time'non-pagecycles) | 50 |  | 55 |  | 70 |  | ns |  |
| tCRP | $\overline{C A S}$ to $\overline{\mathrm{RAS}}$ Precharge Time | 0 |  | 0 |  | 0 |  | ns |  |
| tred | $\widehat{R A S}$ to $\overline{\text { CAS }}$ Delay Time | 25 | 45 | 25 | 55 | 25 | 70 | ns | 7 |
| trsh | $\overline{\text { RAS Hola Time }}$ | 70 |  | 85 |  | 105 |  | ns |  |
| tCSH | $\overline{\mathrm{CAS}}$ Hold Time | 100 |  | 120 |  | 165 |  | ns |  |
| tASR | Row Address Set-Up Time | 0 |  | 0 |  | 0 |  | ns |  |
| trah | Row Address Hold Time | 15 |  | 15 |  | 15 |  | ns |  |
| tasc | Column Address Set-Up Time | 0 |  | 0 |  | 0 |  | ns |  |
| tCAH | Column Address Hold Time | 15 |  | 15 |  | 20 |  | ns |  |
| $t_{\text {AR }}$ | Column Address Hold Time, to $\overline{\text { PAS }}$ | 60 |  | 70 |  | 90 |  | ns |  |
| $t_{T}$ | Transition Time (Rise and Fall) | 3 | 50 | 3 | 50 | 3 | 50 | ns | 8 |
| toff | Output Buffer Turn Off Delay | 0 | 45 | 0 | 50 | 0 | 60 | ns |  |

READ AND REFRESH CYCLES

| tRC | Random Read Cycle Time | 235 | 270 | 320 |  | ns |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| tRAS | $\overline{\text { RAS Pulse Width }}$ | 115 | 10000 | 140 | 10000 | 175 |
| tCAS | $\overline{\text { CAS Pulse Width }}$ | 55 | 10000 | 65 | 10000 | 95 |
| tRCS | Read Command Set-Up Time | 0 | 0 | $n s$ |  |  |
| tRCH | Read Command Hold Time | 0 | 0 | ns |  |  |

## WRITE CYCLE

| $t_{\text {RC }}$ | Random Write Cycle Time | 235 |  | 270 |  | 320 |  | $\begin{aligned} & \hline \mathrm{ns} \\ & \hline \mathrm{~ns} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tras | $\overline{\text { RAS }}$ Pulse Width | 115 | 10000 | 140 | 10000 | 175 | 10000 |  |  |
| tcas | $\overline{\text { CAS Pulse Width }}$ | 55 | 10000 | 65 | 10000 | 95 | 10000 | ns |  |
| twCs | Write Command Set-Up Time | 0 |  | 0 |  | 0 |  | ns | 9 |
| twCH | Write Command Hold Time | 25 |  | 30 |  | 45 |  | ns |  |
| twCR | Write Command Hold Time, to $\overline{\text { RAS }}$ | 70 |  | 85 |  | 115 |  | ns |  |
| twp | Write Command Pulse Width | 25 |  | 30 |  | 50 |  | ns |  |
| trw | Write Command to $\overline{\mathrm{RAS}}$ Lead Time | 60 |  | 65 |  | 110 |  | ns |  |
| tcw | Write Command to $\overline{\mathrm{CAS}}$ Lead Time | 45 |  | 50 |  | 100 |  | ns |  |
| tos | Data-In Set-Up Time | 0 |  | 0 |  | 0 |  | ns |  |
| toh | Data-In Hold Time | 25 |  | 30 |  | 45 |  | ns |  |
| tohr | Data-In Hold Time, to $\overline{\mathrm{RAS}}$ | 70 |  | 85 |  | 115* |  | ns |  |

## READ-MODIFY-WRITE CYCLE

| trwc | Read-Modify-Write Cycle Time | 285 |  | 320 |  | 410 |  | ns |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trrw | RMW Cycle $\overline{\text { RAS }}$ Pulse Width | 165 | 10000 | 190 | 10000 | 265 | 10000 | ns |  |
| tCRW | RMW Cycle $\overline{C A S}$ Pulse Width | 105 | 10000 | 120 | 10000 | 185 | 10000 | ns |  |
| trwo | $\overline{R A S}$ to WE Delay | 100 |  | 120 |  | 150 |  | ns | 9 |
| tcwo | $\overline{\mathrm{CAS}}$ to WE Delay | 55 |  | 65 |  | 80 |  | ns | 9 |

NOTES:

1 All voltages referenced to $\mathrm{V}_{\mathrm{SS}}$
2 Eight cycles are required atter power-up or prolonged periods igreater than 2 ms ) of $\overline{\text { RAS }}$ inactivity betore proper device operation is achieved. Any 8 cycles which perform retresh are adequate for this purpose.
3 A.C. Characteristics assume $t T=5 n s$
4. Assume that trCD $\leq \mathrm{trCD}_{\text {(max). If }}$ IRCD is greater than trCD (max. ) then trac will increase by the amount that trco exceeds trCD (max)
5 Load $=2 \mathrm{TTL}$ loads and 100 pF
6 Assumes trco $\geq$ trco (max.)

7 thCo imax in specified as a reference point only: if tacD is less than tRCD max : access time is tRAC. If tRCD is greater than trCD max. access time is trcd + ICAC
B. It is measured between $V_{I H}$ imin. and $V_{I L}$ 'max.

9 twCs. tcwo and trwo are specified as reference points only if twCs $=$ twcs (min.) the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If tewn $\geq$ tewo 'min.') and tawo $\geq$ trwo 'min the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If netther of the above conditions is satistied, the condition of the data out is indeterminate

WAVEFORMS


NOTES: 1,2. $V_{I H}$ MIN AND $V_{I L}$ MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
3.4. $V_{\text {OH MIN }}$ AND $V_{\text {OL MAX }}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF DOUT
5. toff is MEASURED TO IOUT $\leqslant|\mathrm{lOO}|$.
6. $t_{D S}$ AND tDH ARE REFERENCED TO $\overline{C A S}$ OR $\overline{W E}$, WHICHEVER OCCURS LAST.
7. tRCH IS REFERENCED TO THE TRAILING EDGE OF $\overline{C A S}$ OR $\overline{R A S}$, WHICHEVER OCCURS FIRST
8. $t_{C R P}$ REQUIREMENT IS ONLY APPLICABLE FOR $\overline{\text { RAS/CAS }}$ CYCLES PRECEEDED BY A CASONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS).

## WAVEFORMS

## READ-MODIFY-WRITE CYCLE



RAS-ONLY REFRESH CYCLE


HIDDEN REFRESH CYCLE
(For Hidden Refresh Operation order 2118-3 S6445, 2118-4 S6446 or 2118-7 S6447)


NOTES: 1,2. $V_{I H}$ MIN ANO $V_{I L}$ MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
3.4. $V_{\text {OH MIN }}$ AND $V_{\text {OL MAX }}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF D
5. toff IS MEASURED TO IOUT < |lol.
6. IDS AND tDH ARE REFERENCED TO $\overline{C A S}$ OR $\overline{W E}$, WHICHEVER OCCURS LAST
7. $t_{\text {RCH }}$ IS REFERENCED TO THE TRAILING EDGE OF CAS OR RAS, WHICHEVER OCCURS FIRST
8. TCRP REQUIREMENT IS ONLY APPLICABLE FOR RAS/CAS CYCLES PRECEEDED BY A CAS ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS).

## D.C. AND A.C. CHARACTERISTICS, PAGE MODE ${ }^{[7,8,11]}$

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$, unless otherwise noted.
For Page Mode Operation order 2118-3 S6329, 2118-4 S6330, or 2118-7 S6331.

|  | Parameter | $\begin{aligned} & 2118-3 \\ & 56329 \end{aligned}$ |  | $\begin{aligned} & 2118-4 \\ & 56330 \end{aligned}$ |  | $\begin{aligned} & 2118-7 \\ & \mathrm{~S} 6331 \end{aligned}$ |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| tpC | Page Mode Read or Write Cycle | 125 |  | 145 |  | 190 |  | ns |  |
| tPCM | Page Mode Read Modify Write Cycle | 175 |  | 200 |  | 280 |  | ns |  |
| tcp | $\overline{\text { CAS Precharge Time, Page Cycle }}$ | 60 |  | 70 |  | 85 |  | ns |  |
| trpm | $\overline{\text { RAS }}$ Pulse Width, Page Mode | 115 | 10000 | 140 | 10000 | 175 | 10000 | ns |  |
| tcas | $\overline{\text { CAS Pulse Width }}$ | 55 | 10000 | 65 | 10000 | 95 | 10000 | ns |  |
| IDD4 | VDD Supply Current Page Mode, Minimum tpc, Minimum tcas |  | 20 |  | 17 |  | 15 | mA |  |

## WAVEFORMS

## PAGE MODE READ CYCLE



NOTES: 1,2. $V_{\text {IH MIN }}$ AND $V_{1 L}$ MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
3.4. $V_{\text {OH MIN }}$ AND $V_{\text {OL MAX }}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF DOUT.
5. toff is MEASURED TO IOUT II IOI.
6. trCH IS REFERENCED TO THE TRAILING EDGE OF CAS OR $\overline{\text { RAS, }}$, WHICHEVER OCCURS FIRST
7. ALL VOLTAGES REFERENCED TO VSS
8. AC CHARACTERISTIC ASSUME TT = 5 ns.
9. SEE THE TYPICAL CHARACTERISTICS SECTION FOR VALUES OF THIS PARAMETER UNDER ALTERNATE CONDITIONS.
10. TCRP REQUIREMENT IS ONLY APPLICABLE FOR $\overline{R A S} / \overline{C A S}$ CYCLES PRECEEDED BY A $\overline{C A S}-$ ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS).
11. ALL PREVIOUSLY SPECIFIED A.C. AND D.C. CHARACTERISTICS ARE APPLICABLE TO THEIR RESPECTIVE PAGE MODE DEVICE (i.e., 2118.3. S6329 wILL OPERATE AS A 2118-3).


## PAGE MODE READ-MODIFY-WRITE CYCLE



NOTES: 1,2. $V_{I H}$ MIN $A N D V_{I L}$ MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.
3.4. $V_{\text {OH MIN }}$ AND $V_{\text {OL MAX }}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF D OUT .
5. toff is measured to lout |lol.
6. tDS AND tDH ARE REFERENCED TO $\overline{C A S}$ OR $\overline{W E}$, WHICHEVER OCCURS LAST
7. $t_{\text {RCH }}$ IS REFERENCED TO THE TRAILING EDGE OF CAS OR RAS, WHICHEVER OCCURS FIRST
8. TCRP REQUIREMENT IS ONLY APPLICABLE FOR RAS/ $\overline{\text { CAS }}$ CYCLES PRECEEDED BY A CASONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS).

## TYPICAL SUPPLY CURRENT WAVEFORMS

$\overline{\text { RAS }}$ /CAS



RAS ONLY REFRESH

|  |  |  | $f$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

LONG $\overline{\text { RAS }} / \overline{\text { CAS }}$



Typical power supply waveforms vs. time are shown for the $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ timings of Read/Write, Read/Write (Long $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ ), and $\overline{\mathrm{RAS}}$-only refresh cycles. $\mathrm{I}_{\mathrm{DD}}$ current transients at the $\overline{\mathrm{RAS}}$ and $\overline{\mathrm{CAS}}$ edges require adequate decoupling of these supplies.

The effects of cycle time, $\mathrm{V}_{\mathrm{DD}}$ supply voltage and ambient
temperature on the $I_{D D}$ current are shown in graphs included in the Typical Characteristics Section. Each family of curves for $I_{D D 1}, I_{D D 2}$, and $I_{D D 3}$ is related by a common point at $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for two given $t_{\text {RAS }}$ pulse widths. The typical IDD current for a given condition of cycle time, $V_{D D}$ and $T_{A}$ can be determined by combining the effects of the appropriate family of curves.

## TYPICAL CHARACTERISTICS

GRAPH 1
TYPICAL ACCESS TIME $t_{\text {RAC }}$ (NORMALIZED) VS. VD


GRAPH 4
TYPICAL STANDBY CURRENT IDD1 VS. AMBIENT TEMPERATURE


GRAPH 7
TYPICAL OPERATING CURRENT $I_{D D 2}$ VS. AMBIENT TEMPERATURE


GRADH 2
TYPICAL ACCESS TIME $t_{\text {RAC }}$ (NORMALIZED) VS. AMBIENT TEMPERATURE


GRAPH 5
TYPICAL OPERATING CURRENT ${ }^{\prime} \mathrm{DD} 2 \mathrm{VS} . \mathrm{t}_{\mathrm{RC}}$


GRAPH 8
TYPICAL $\overline{\text { RAS ONLY }}$ REFRESH CURRENT $I_{D D 3}$ VS. $t_{\text {RC }}$


GRAPH 3
TYPICAL STANDBY CURRENT IDD1 VS. VDD


GRAPH 6
TYPICAL OPERATING CURRENT $I_{D D 2}$ VS. VDD


GRAPH 9
TYPICAL $\overline{R A S}$ ONLY REFRESH CYCLE $I_{D D 3}$ VS. $V_{D D}$


## TYPICAL CHARACTERISTICS

GRAPH 10
TYPICAL $\overline{R A S}$ ONLY
REFRESH CURRENT IDD3 VS. AMBIENT TEMPERATURE


GRAPH 11
TYPICAL OUTPUT SOURCE CURRENT $I_{\mathrm{OH}}$ VS. OUTPUT VOLTAGE $\mathrm{V}_{\mathrm{OH}}$


GRAPH 12
TYPICAL OUTPUT SINK CURRENT
I OL VS. OUTPUT VOLTAGE VOL


## DEVICE DESCRIPTION

The Intel© 2118 is produced with HMOS, a high performance MOS technology which incorporates on chip substrate bias generation. This process, combined with new circuit design concepts, allows the 2118 to operate from a single +5 V power supply, eliminating the +12 V and -5 V requirements. Pins 1 and 9 are not connected, which allows P.C.B. layout for future higher density memory generations.
The 2118 is functionally compatible with the industry standard 16-pin 16K dynamic RAMs, except for the power supply requirements. Replacing the +12 V supply with a +5 V supply and eliminating the -5 V bias altogether, allows simple upgrade both in power and performance. To achieve total speed performance upgrade, however, the timing ciruitry must be modified to accommodate the higher performance.

## READ CYCLE

A Read cycle is performed by maintaining Write Enable ( $\overline{\mathrm{WE}}$ ) high during a $\overline{\mathrm{RAS}} / \overline{\mathrm{CAS}}$ operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

Device access time, $t_{A C C}$, is the longer of the two calculated intervals:

$$
\text { 1. } t_{A C C}=t_{R A C} \quad O R \quad \text { 2. } t_{A C C}=t_{R C D}+t_{C A C}
$$

Access time from $\overline{R A S}, t_{R A C}$, and access time from $\overline{C A S}$, tCAC, are device parameters. Row to column address strobe delay time, trCD, are system dependent timing
parameters. For example, substituting the device parameters of the 2118-3 yields:
3. $t_{A C C}=t_{R A C}=100 \mathrm{nsec}$ for $25 \mathrm{nsec} \leq \mathrm{t}_{\mathrm{RCD}} \leq 45 \mathrm{nsec}$ OR
4. $t_{A C C}=t_{R C D}+t_{C A C}=t_{R C D}+55 \mathrm{nsec}$ for $t_{R C D}>45 n s e c$ Note that if $25 \mathrm{nsec} \leq \mathrm{t}_{\mathrm{RCD}} \leq 45 \mathrm{nsec}$ device access time is determined by equation 3 and is equal to tRAC. If $t_{R C D}>$ 45 nsec access time is determined by equation 4 . This 20 nsec interval (shown in the tRCD inequality in equation 3) in which the falling edge of $\overline{C A S}$ can occur without affecting access time is provided to allow for system timing skew in the generation of $\overline{\mathrm{CAS}}$.

## REFRESH CYCLES

Each of the 128 rows of the 2118 must be refreshed every 2 milliseconds to maintain data. Any memory cycle:

1. Read Cycle
2. Write Cycle (Early Write, Delayed Write or Read-Modify-Write
3. $\overline{\mathrm{RAS}}$-only Cycle
refreshes the selected row as defined by the low order ( $\overline{\mathrm{RAS}}$ ) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.
A $\overline{\mathrm{RAS}}$-only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\operatorname{RAS}}-$ only refresh cycle maintains the DOUT in the high
impedance state with a typical power reduction of 30\% over a Read or Write cycle.

## $\overline{\mathbf{R A S}} / \overline{\mathbf{C A S}}$ TIMING

$\overline{\text { RAS }}$ and $\overline{\text { CAS }}$ have minimum pulse widths as defined by tras and tcas respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by bringing $\overline{\operatorname{RAS}}$ and/or CAS low must not be ended or aborted prior to fulfilling the minimum clock signal pulse widthis i. A new cycle can not begin until the minimum precharge time, tRp, has been met.

## DATA OUTPUT OPERATION

The 2118 Data Output (DOUT), which has three-state capability, is controlled by $\overline{\mathrm{CAS}}$. During $\overline{\mathrm{CAS}}$ high state ( $\overline{C A S}$ at $V_{I H}$ ) the output is in the high impedance state. The following table summarizes the DOUT state for various types of cycles.

## Intel 2118 Data Output Operation for Various Types of Cycles

| Type of Cycle | Dout State |
| :--- | :--- |
| Read Cycle | Data From Addressed <br> Memory Cell |
| Early Write Cycle | $\mathrm{HI}-\mathrm{Z}$ |
| $\overline{\text { RAS }}$-Only Refresh Cycle | $\mathrm{HI}-\mathrm{Z}$ |
| $\overline{\text { CAS-Only Cycle }}$$\mathrm{HI}-\mathrm{Z}$ |  |
| Read/Modify/Write Cycle | Data From Addressed <br> Memory Cell <br> Indeterminate |
| Delayed Write Cycle |  |

## HIDDEN REFRESH

An optional feature of the 2118 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\mathrm{CAS}}$ at $\mathrm{V}_{\mathrm{IL}}$ and taking $\overline{\operatorname{RAS}}$ high and after a specified precharge period ( $t_{R P}$ ), executing a " $\overline{R A S}-O n l y$ " refresh cycle, but with $\overline{C A S}$ held low (see Figure 1.)


Figure 1. Hidden Refresh Cycle.

This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

## POWER ON

After the application of the $V_{D D}$ supply, or after extended periods of bias (greater than 2 ms ) without clocks, the device must perform a minimum of eight (8) initialization cycles (any combination of cycles containing a $\overline{\mathrm{RAS}}$ clock such as $\overline{R A S}$-only refresh) prior to normal operation.

The $V_{D D}$ current (IDD) requirement of the 2118 during power on is, however, dependent upon the input levels of $\overline{R A S}$ and $\overline{C A S}$. If the input levels of these clocks are at $\mathrm{V}_{\mathrm{IH}}$ or $V_{D D}$, whichever is lower, the $I_{D D}$ requirement per device is IDD1 (I $I_{D D}$ standby). If the input levels for these clocks are lower than $V_{I H}$ or $V_{D D}$ the $I_{D D}$ requirement will be greater than $\mathrm{I}_{\mathrm{DO} 1,}$ as showr in Figure 2.


Figure 2. Typical $I_{D D}$ VS VD during power up.

For large systems, this current requirement for IDD could be substantially more than that for which the system has been designed: A system which has been designed, assuming the majority of devices to be operating in the refresh/standby mode, may produce sufficient $I_{D D}$ loading such that the power supply may current limit. To assure that the system will not experience such loading during power on, a pullup resistor for each clock input to $V_{D D}$ to maintain the non-selected current level (IDD1) for the power supply is recommended.

2147H
HIGH SPEED $4096 \times 1$ BIT STATIC RAM

|  | $2147 \mathrm{H} \cdot 1$ | $2147 \mathrm{H}-2$ | $2147 \mathrm{H} \cdot 3$ | $2147 \mathrm{HL}-3$ | 2147 H | 2147 HL |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: |
| Max. Access Time (ns) | 35 | 45 | 55 | 55 | 70 | 70 |
| Max. Active Current (mA) | 180 | 180 | 180 | 125 | 160 | 140 |
| Max. Standby Current (mA) | 30 | 30 | 30 | 15 | 20 | 10 |

- Pinout, Function, and Power Compatible to Industry Standard 2147
- HMOS II Technology
- Completely Static Memory-No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Single +5 V Supply
- 0.8-2.0V Output Timing Reference Levels
- Direct Performance Upgrade for 2147
- Automatic Power-Down
- High Density 18-Pin Package
- Directly TTL Compatible-All Inputs and Output
- Separate Data Input and Output
- Three-State Output

The Intel ${ }^{\circledR} 2147 \mathrm{H}$ is a 4096 -bit static Random Access Memory organized as 4096 words by 1 -bit using HMOS-II, Intel's next generation high-performance MOS technology. It uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. To the user this means low standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.
$\overline{\mathrm{CS}}$ controls the power-down feature. In less than a cycle time after $\overline{\mathrm{CS}}$ goes high—deselecting the 2147H -the part automatically reduces its power requirements and remains in this low power standby mode as long as $\overline{C S}$ remains high. This device feature results in system power savings as great as $85 \%$ in larger systems, where the majority of devices are deselected.
The 2147 H is placed in an 18 -pin package configured with the industry standard 2147 pinout. It is directly TTL compatible in all respects: inputs, output, and a single +5 V supply. The data is read out nondestructively and has the same polarity as the input data. A data input and a separate three-state output are used.


PIN NAMES

| $A_{0}-A_{11}$ | ADDRESS INPUTS | $V_{C C}$ |
| :--- | :--- | :--- |
| $\overline{\text { WE }}$ | WRITE ENABLE | GND GROU $(+5 \mathrm{~V})$ |
| $\overline{\overline{C S}}$ | CHIP SELECT |  |
| D $_{\text {IN }}$ | DATA INPUT |  |
| OOUT $^{\text {OUT }}$ | DATA OUTPUT |  |

TRUTH TABLE

| $\overline{C S}$ | $\overline{W E}$ | MODE | OUTPUT | POWER |
| :---: | :---: | :---: | :---: | :---: |
| $H$ | $X$ | NOT SELECTED | HIGH Z | STANDBY |
| L | L | WRITE | HIGH Z | ACTIVE |
| L | H | READ | DOUT | ACTIVE |

BLOCK DIAGRAM


[^8]
## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | ${ }^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin |  |
| With Respect to Ground | -3.5 V to +7 V |
| Power Dissipation | . 1.2 W |
| D.C. Output Current | 20 mA |

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS ${ }^{[1]}$

( $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=+5 \mathrm{~V} \pm 10 \%$, unless otherwise noted.)

| Symbol | Parameter | 2147H-1, 2, 3 |  |  | 2147HL-3 |  |  | Unit | 2147H |  |  | 2147HL |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  | Min. | Typ. ${ }^{[2]}$ | Max. | Min. | Typ. ${ }^{[2]}$ | Max. |
| $\mathrm{I}_{\mathbf{L}}$ | Input Load Current (All Input Pins) |  | 0.01 | 10 |  | 0.01 | 10 | $\mu \mathrm{A}$ |  | 0.01 | 10 |  | 0.01 | 10 |
| ILO | Outut Leakage Current |  | 0.1 | 50 |  | 0.1 | 50 | $\mu \mathrm{A}$ |  | 0.1 | 50 |  | 0.1 | 50 |
| $\mathrm{I}_{\mathrm{Cc}}$ | Operating Current |  | 120 | 170 |  |  | 115 | mA |  | 100 | 150 |  | 100 | 135 |
|  |  |  |  | 180 |  |  | 125 | mA |  |  | 160 |  |  | 140 |
| $\mathrm{I}_{\text {SB }}$ | Standby Current |  | 18 | 30 |  | 6 | 15 | mA |  | 12 | 20 |  | 7 | 10 |
| $\mathrm{IPO}^{\text {[3] }}$ | Peak Power-On Current |  | 35 | 70 |  | 25 | 50 | mA |  | 25 | 50 |  | 15 | 30 |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | $-3.0$ |  | 0.8 | $-3.0$ |  | 0.8 | V | -3.0 |  | 0.8 | -3.0 |  | 0.8 |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  | 6.0 | 2.0 |  | 6.0 | V | 2.0 |  | 6.0 | 2.0 |  | 6.0 |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.4 |  |  | 0.4 | V |  |  | 0.4 |  |  | 0.4 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  |  | 2.4 |  |  | V | 2.4 |  |  | 2.4 |  |  |
| los | Output Short Circuit Current | -150 |  | +150 | -150 |  | +150 | mA | -150 |  | + 150 | - 150 |  | + 150 |

## NOTES:

1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and specified loading.
3. A pull-up resistor to $V_{C C}$ on the CS input is required to keep the device deselected; otherwise, power-on current approaches $\mathrm{I}_{\mathrm{CC}}$ active.

## A.C. TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | ---: |
| Input Rise and Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Timing Reference Level (2147H-1) | 1.5 V |
| Output Timing Reference Levels |  |
| (2147H,H-2,H-3,HL,HL-3) | $0.8-2.0 \mathrm{~V}$ |
| Output Load | See Figure 1 |

CAPACITANCE ${ }^{[4]}\left(T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 5 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 6 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

## NOTE:

4. This parameter is sampled and not $100 \%$ tested.


Figure 1. Output Load


Figure 2. Output Load for $t_{H Z}, t_{L Z}, t_{W Z}, t_{o w}$
A.C. CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$, unless otherwise noted.)

## Read Cycle

| Symbol | Parameter | 2147H-1 <br> Min. Max. | $2147 \mathrm{H}-2$ <br> Min. Max. | 2147H-3, <br> HL-3 <br> Min. Max. | $\begin{aligned} & 2147 \mathrm{H} \\ & 2147 \mathrm{HL} \end{aligned}$ <br> Min. Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}{ }^{[1]}$ | Read Cycle Time | 35 | 45 | 55 | 70 | ns |
| $t_{\text {AA }}$ | Address Access Time | 35 | 45 | 55 | 70 | ns |
| $t_{\text {ACS } 1^{[8]}}$ | Chip Select Access Time | 35 | 45 | 55 | 70 | ns |
| $\mathrm{t}_{\text {ACS } 2}{ }^{[9]}$ | Chip Select Access Time | 35 | 45 | 65 | 80 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address Change | 5 | 5 | 5 | 5 | ns |
| $\mathrm{t}_{\underline{\text { z }}}{ }^{[2,3,7]}$ | Chip Selection to Output in Low Z | 5 | 5 | 10 | 10 | ns |
| $\mathbf{t}_{\mathrm{Hz}}{ }^{[2,3,7]}$ | Chip Deselection to Output in High Z | 030 | 030 | 030 | $0 \quad 40$ | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | Chip Selection to Power Up Time | 0 | 0 | 0 | 0 | ns |
| $\mathrm{t}_{\text {PD }}$ | Chip Deselection to Power Down Time | 20 | 20 | 20 | 30 | ns |

## WAVEFORMS

## Read Cycle No. $1^{[4,5]}$



Read Cycle No. 2 ${ }^{[4,6]}$


## NOTES:

1. All Read Cycle timings are referenced from the last valid address to the first transitioning address.
2. At any given temperature and voltage condition, $t_{H Z}$ max. is less than $t_{L Z} \min$. both for a given device and from device to device.
3. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2.
4. $\overline{W E}$ is high for Read Cycles.
5. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
6. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
7. This parameter is sampled and not $100 \%$ tested.
8. Chip deselected for greater than 55 ns prior to selection.
9. Chip deselected for a finite time that is less than 55 ns prior to selection. If the deselect time is 0 ns , the chip is by definition selected and access occurs according to Read Cycle No. 1. Applies to 2147H, 2147HL, 2147H-3, and 2147HL-3.

## A.C. CHARACTERISTICS (Continued) <br> Write Cycle

| Symbol | Parameter | 2147H-1 <br> Min. Max. | 2147H-2 <br> Min. Max. | $\begin{array}{\|c\|} \hline 2147 \mathrm{H}-3 \\ \text { HL-3 } \\ \text { Min. Max. } \end{array}$ | $\begin{gathered} \text { 2147H, } \\ 2147 \mathrm{HL} \\ \text { Min. Max. } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{W C}{ }^{[2]}$ | Write Cycle Time | 35 | 45 | 55 | 70 | ns |
| $\mathrm{t}_{\mathrm{CW}}$ | Chip Selection to End of Write | 35 | 45 | 45 | 55 | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to End of Write | 35 | 45 | 45 | 55 | ns |
| $t_{\text {AS }}$ | Address Setup Time | 0 | 0 | 0 | 0 | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 20 | 25 | 25 | 40 | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 | 0 | 10 | 15 | ns |
| $t_{\text {DW }}$ | Data Valid to End of Write | 20 | 25 | 25 | 30 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 10 | 10 | 10 | 10 | ns |
| $t_{W Z}{ }^{[3]}$ | Write Enabled to Output in High Z | 0 | 025 | 025 | 035 | ns |
| tow ${ }^{[3]}$ | Output Active from End of Write | 0 | 0 | 0 | 0 | ns |

## WAVEFORMS

Write Cycle No. 1 (WE CONTROLLED) ${ }^{4]}$

## Write Cycle No. 2 (CS CONTROLLED) ${ }^{[4]}$

## NOTES:



1. If $\overline{C S}$ goes high simultaneousiy with $\overline{W E}$ high, the output remains in a high impedance state.
2. All Write Cycle timings are referenced from the last valid address to the first transitioning address.
3. Transition is measured $\pm 500 \mathrm{mV}$ from steady state voltage with specified loading in Figure 2 .
4. $\overline{\mathrm{CS}}$ or $\overline{W E}$ must be high during address transitions.

2716 16K (2K $\times 8$ ) UV ERASABLE PROM

```
Fast Access Time
- 350 ns Max. 2716-1
- 390 ns Max. 2716-2
- 450 ns Max. 2716
- 490 ns Max. 2716-5
- 650 ns Max. 2716-6
```


## Single +5V Power Supply

## Low Power Dissipation

- 525 mW Max. Active Power
- 132 mW Max. Standby Power


# - Pin Compatible to Intel® 2732 EPROM 

- Simple Programming Requirements
- Single Location Programming
- Programs with One 50 ms Pulse


## - Inputs and Outputs TTL Compatible during Read and Program

## - Completely Static

The Intel ${ }^{\circledR} 2716$ is a 16,384 -bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2716 operates from a single 5 -volt power supply, has a static standby mode, and features fast single address location program. ming. It makes designing with EPROMs faster, easier and more economical.

The 2716, with its single 5 -volt supply and with an access time up to 350 ns , is ideal for use with the newer high performance +5 V microprocessors such as Intel's 8085 and 8086. A selected 2716-5 and 2716-6 is available for slower speed applications. The 2716 is also the first EPROM with a static standby mode which reduces the power dissipation without increasing access time. The maximum active power dissipation is 525 mW while the maximum standby power dissipation is only 132 mW , a $75 \%$ savings.

The 2716 has the simplest and fastest method yet devised for programming EPROMs - single pulse TTL level programming. No need for high voltage pulsing because all programming controls are handled by TTL signals. Program any location at any time-either individually, sequentially or at random, with the 2716's single address location programming. Total programming time for all 16,384 bits is only 100 seconds.

PIN CONFIGURATION


MODE SELECTION

| $\qquad$ <br> PINS mode | $\overline{C E} /$ PGM <br> (18) | $\begin{gathered} \overrightarrow{O E} \\ (20) \end{gathered}$ | $v_{p p}$ (21) | $\begin{aligned} & V_{C c} \\ & (24) \end{aligned}$ | OUTPUTS (9.11, 13.17) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $V_{\text {IL }}$ | $V_{\text {IL }}$ | +5 | +5 | Dout |
| Standby | $V_{\text {IH }}$ | Don't Care | +5 | +5 | High 2 |
| Program | Pulsed $V_{\text {IL }}$ to $V_{\text {IH }}$ | $V_{1 H}$ | +25 | +5 | DIN |
| Program Verify | $V_{\text {IL }}$ | $V_{\text {IL }}$ | +25 | +5 | Dout |
| Program Inhibit | $V_{\text {IL }}$ | $V_{\text {IH }}$ | +25 | +5 | High 2 |

BLOCK DIAGRAM


## PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

## Absolute Maximum Ratings*

Temperature Under Bias . . . . . . . . . . . . . $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
All Input or Output Voltages with
Respect to Ground . . . . . . . . . . . . . . . +6 V to -0.3 V
VPp Supply Voltage with Respect
to Ground During Program . . . . . . . . +26.5 V to -0.3 V
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC and AC Operating Conditions During Read

|  | $\mathbf{2 7 1 6}$ | $\mathbf{2 7 1 6 - 1}$ | $\mathbf{2 7 1 6 - 2}$ | $\mathbf{2 7 1 6 - 5}$ | $\mathbf{2 7 1 6 - 6}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Temperature Range | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply $[1,2]$ | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 5 \%$ |
| $\mathrm{~V}_{\mathrm{PP}}$ Power Supply $[2]$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ |

## READ OPERATION

## D.C. and Operating Characteristics

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{\text {[3] }}$ | Max. |  |  |
| $I_{\text {LI }}$ | Input Load Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}$ |
| ILO | Output Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=5.25 \mathrm{~V}$ |
| $\mathrm{IPP} 1^{\text {[2] }}$ | VPP Current |  |  | 5 | mA | $V_{\text {PP }}=5.25 \mathrm{~V}$ |
| $\mathrm{ICC1}^{[2]}$ | $\mathrm{V}_{\text {cC }}$ Current (Standby) |  | 10 | 25 | mA | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |
| $\mathrm{ICC2}^{[2]}$ | $\mathrm{V}_{\text {cc }}$ Current (Active) |  | 57 | 100 | mA | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -0.1 |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.45 | V | $\mathrm{IOL}^{\text {a }}=2.1 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |

NOTES: 1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. VPP may be connected directly to $V_{C C}$ except during programming. The supply current would then be the sum of ICC and IPPI.
3. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
4. This parameter is only sampled and is not $100 \%$ tested.

## Typical Characteristics


A.C. Characteristics

| Symbol | Parameter | Limits (ns) |  |  |  |  |  |  |  |  |  | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2716 |  | 2716-1 |  | 2716-2 |  | 2716-5 |  | 2716-6 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ${ }^{\text {t }}$ ACC | Address to Output Delay |  | 450 |  | 350 |  | 390 |  | 450 |  | 450 | $\overline{C E}=\overline{O E}=V_{I L}$ |
| ${ }^{\text {t CeE }}$ | $\overline{\mathrm{CE}}$ to Output Delay |  | 450 |  | 350 |  | 390 |  | 490 |  | 650 | $\overline{O E}=V_{\text {IL }}$ |
| toe | Output Enable to Output Delay |  | 120 |  | 120 |  | 120 |  | 160 |  | 200 | $\overline{C E}=V_{1 L}$ |
| ${ }^{\text {t }}$ DF | Output Enable High to Output Float | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | $\overline{C E}=V_{\text {IL }}$ |
| $\mathrm{tor}^{\text {H }}$ | Output Hold from Addresses, $\overline{\mathrm{CE}}$ or $\overline{O E}$ Whichever Occurred First | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | $\overline{C E}=\overline{O E}=V_{I L}$ |

Capacitance ${ }^{[4]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Parameter | Typ. | Max. | Unit | Conditions |
| :--- | :--- | ---: | ---: | ---: | :--- |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 4 | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 8 | 12 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

## A.C. Test Conditions:

Output Load: 1 TTL gate and $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ Input Rise and Fall Times: $\leqslant 20 \mathrm{~ns}$
Input Pulse Levels: 0.8 V to 2.2 V
Timing Measurement Reference Level:

$$
\begin{array}{ll}
\text { Inputs } & 1 \mathrm{~V} \text { and } 2 \mathrm{~V} \\
\text { Outputs } & 0.8 \mathrm{~V} \text { and } 2 \mathrm{~V}
\end{array}
$$

## A. C. Waveforms [1]



NOTE: 1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. $\mathrm{V}_{\mathrm{PP}}$ may be connected directly to $\mathrm{V}_{\mathrm{CC}}$ except during programming. The supply current would then be the sum of $\mathrm{I}_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{PP}}$.
3. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
4. This parameter is only sampled and is not $100 \%$ tested.
5. OE may be delayed up to $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$ after the falling edge of CE without impact on $\mathrm{t}_{\mathrm{ACC}}$.
6. tDF is specified from OE or CE, whichever occurs first.


- This scheme accomplished by using $\overline{C E}(P D)$ as the primary decode. $\overline{O E}(C S)$ is now controlled by previously unused signal. RD now controls data on and off the bus by way of $\overline{\mathrm{OE}}$.
- A selected 2716 is available for systems which require $\overline{C E}$ access of less than 450 ns for decode network operation.
- The use of a PROM as a decoder allows for:
a) Compatibility with upward (and downward) memory expansion.
b) Easy assignment of ROM memory modules, compatible with PLM modular software concepts.

8K, 16K, 32K, 64K 5V EPROM/ROM FAMILY PRINTED CIRCUIT BOARD LAYOUT


## ERASURE CHARACTERISTICS

The erasure characteristics of the 2716 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000-4000 \AA$ range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2716 in approximately 3 years, while it would take approximatley 1 week to cause erasure when exposed to direct sunlight. If the 2716 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2716 window to prevent unintentional erasure.
The recommended erasure procedure (see Data Catalog PROM/ROM Programming Instruction Section) for the 2716 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated dose (i.e., UV intensity $X$ exposure time) for erasure should be a minimum of $15 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The 2716 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

## DEVICE OPERATION

The five modes of operation of the 2716 are listed in Table I. It should be noted that all inputs for the five modes are at TTL levels. The power supplies required are $a+5 \mathrm{~V} V_{C C}$ and a $\mathrm{V}_{\text {PP }}$. The $\mathrm{V}_{\mathrm{PP}}$ power supply must be at 25 V during the three programming modes, and must be at 5 V in the other two modes.

> TABLE I. MODE SELECTION

|  | $\overline{\mathrm{CE}} / \mathrm{PGM}$ <br> (18) | $\begin{gathered} \overline{O E} \\ (20) \end{gathered}$ | $\begin{aligned} & V_{P P} \\ & \text { (21) } \end{aligned}$ | $\begin{aligned} & v_{C C} \\ & (24) \end{aligned}$ | $\begin{aligned} & \text { OUTPUTS } \\ & (9-11,13-17) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $V_{\text {IL }}$ | $V_{\text {IL }}$ | +5 | +5 | DOUT |
| Standby | $V_{1 H}$ | Don't Care | +5 | +5 | High Z |
| Program | Pulsed $V_{\text {IL }}$ to $V_{\text {IH }}$ | $\mathrm{V}_{\text {IH }}$ | +25 | +5 | DIN |
| Program Verify | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | +25 | +5 | Dout |
| Program Inhibit | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | +25 | +5 | High 2 |

## READ MODE

The 2716 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs 120 ns ( $\mathrm{t}_{\mathrm{OE}}$ ) after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$.

## STANDBY MODE

The 2716 has a standby mode which reduces the active power dissipation by $75 \%$, from 525 mW to 132 mW . The 2716 is placed in the standby mode by applying a TTL high signal to the $\overline{\mathrm{CE}}$ input. When in standby mode, the outputs are in a high impedence state, independent of the $\overline{\mathrm{OE}}$ input.

## OUTPUT OR-TIEING

Because 2716's are usually used in larger memory arrays, Intel has provided a 2 line control function that accomodates this use of multiple memory connections. The two line control function allows for:
a) the lowest possible memory power dissipation, and
b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{C E}$ (pin 18) be decoded and used as the primary device selecting function, while $\overline{O E}$ (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## PROGRAMMING

Initially, and after each erasure, all bits of the 2716 are in the " 1 " state. Data is introduced by selectively programming " 0 's'" into the desired bit locations. Although only " 0 ' $s$ " will be programmed, both " 1 ' $s$ " and " 0 ' $s$ " can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The 2716 is in the programming mode when the $V_{\text {pp }}$ power supply is at 25 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{1 H}$. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, a 50 msec , active high, TTL program pulse is applied to the $\overline{\mathrm{CE}} / \mathrm{PGM}$ input. A program pulse must be applied at each address location to be programmed. You can program any location at any time - either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec . The 2716 must not be programmed with a DC signal applied to the $\overline{\mathrm{CE}} / \mathrm{PGM}$ input.
Programming of multiple 2716s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2716 s may be connected together when they are programmed with the same data. A high level TTL pulse applied to the $\overline{\mathrm{CE}} / \mathrm{PGM}$ input programs the paralleled 2716s.

## PROGRAM INHIBIT

Programming of multiple 2716s in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}} / \mathrm{PGM}$, all like inputs (including $\overline{O E}$ ) of the parallel 2716 s may be common. A TTL level program pulse applied to a 2716 's $\overline{C E} / P G M$ input with $V_{P P}$ at 25 V will program that 2716 . A low level $\overline{C E} / P G M$ input inhibits the other 2716 from being programmed.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed wth $V_{P P}$ at 25 V . Except during programming and program verify, $\mathrm{V}_{\mathrm{Pp}}$ must be at 5 V .

## 2732 <br> 32K (4K x 8) UV ERASABLE PROM

Fast Access Time:

- 450 ns Max. 2732
- 550 ns Max. 2732-6

Single $+5 \mathrm{~V} \pm 5 \%$ Power Supply
■ Output Enable for MCS-85 ${ }^{\text {TM }}$ and MCS-86 ${ }^{\text {™ }}$ Compatibility

- Low Power Dissipation:

150mA Max. Active Current 30mA Max. Standby Current

# Pin Compatible to Intel ${ }^{\circledR} 2716$ EPROM <br> Completely Static 

- Simple Programming Requirements - Single Location Programming - Programs with One 50ms Pulse


## - Three-State Output for Direct Bus Interface

The Intel® 2732 is a 32,768 -bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2732 operates from a single 5 -volt power supply, has a standby mode, and features an output enable control. The total programming time for all bits is three and a half minutes. All these features make designing with the 2732 in microcomputer systems faster, easier, and more economical.

An important 2732 feature is the separate output control, Output Enable $(\overline{O E})$ from the Chip Enable control ( $\overline{\mathrm{CE}}$ ). The OE control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ controls on Intel's 2716 and 2732 EPROMs. AP. 72 is available from Intel's Literature Department.

The 2732 has a standby mode which reduces the power dissipation without increasing access time. The maximum active current is 150 mA , while the maximum standby current is only 30 mA , an $80 \%$ savings. The standby mode is achieved by applying a TTL-high signal to the $\overline{C E}$ input.

## PIN CONFIGURATION



MODE SELECTION

| PINS <br> MODE | $\begin{aligned} & \overline{\mathrm{CE}} \\ & (18) \end{aligned}$ | $\overline{\mathrm{OE}} / V_{\mathrm{PP}}$ (20) | $\begin{aligned} & V_{c c} \\ & (24) \end{aligned}$ | OUTPUTS <br> (9-11,13-17) |
| :---: | :---: | :---: | :---: | :---: |
| Read | $V_{\text {IL }}$ | $V_{\text {IL }}$ | +5 | Dout |
| Standby | $V_{\text {IH }}$ | Don't Care | +5 | High Z |
| Program | $V_{\text {IL }}$ | VPP | +5 | $\mathrm{D}_{\text {IN }}$ |
| Program Verify | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | +5 | Dout |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | VPP | +5 | High Z |

## BLOCK DIAGRAM



## PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| All Input or Output Voltages with |  |
| Respect to Ground | +6 V to -0.3 |

*COMMENT
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. AND OPERATING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

## READ OPERATION

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{\text {[1] }}$ | Max. |  |  |
| ILIt | Input Load Current (except $\overline{\mathrm{OE}} / \mathrm{VPP}$ ) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=5.25 \mathrm{~V}$ |
| ILI2 | $\bar{O} \bar{E} / V_{\text {PP }}$ Input Load Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}$ |
| ILO | Output Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {OUT }}=5.25 \mathrm{~V}$ |
| IcC1 | VCC Current (Standby) |  | 15 | 30 | mA | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}, \overline{O E}=V_{I L}$ |
| ICC2 | Vcc Current Active) |  | 85 | 150 | mA | $\overline{O E}=\overline{C E}=V_{I L}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.1 |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 |  | $\mathrm{V}_{C C}+1$ | V |  |
| VOL | Output Low Voltage |  |  | 0.45 | V | $1 \mathrm{OL}=2.1 \mathrm{~mA}$ |
| VOH | Output High Voltage | 2.4 |  |  | V | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ |

Note: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.

## TYPICAL CHARACTERISTICS



## A.C. CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | 2732 Limits |  | 2732-6 Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{t}_{\text {ACC }}$ | Address to Output Delay |  | 450 |  | 550 | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay |  | 450 |  | 550 | ns | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |
| $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Delay |  | 120 |  | 120 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |
| $t_{\text {DF }}$ | Output Enable High to Output Float | 0 | 100 | 0 | 100 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |
| ${ }^{\text {toH }}$ | Output Hold from Addresses, $\overline{C E}$ or $\overline{\mathrm{OE}}$, Whichever Occurred First | 0 |  | 0 |  | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |

CAPACITANCE ${ }^{[1]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Parameter | Typ. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :--- |
| CIN1 | Input Capacitance <br> Except $\overline{O E} / V_{P P}$ | 4 | 6 | pF | $V_{\text {IN }}=0 \mathrm{~V}$ |
| CIN2 | $\overline{\mathrm{OE} / V_{P P} \text { Input }}$ <br> Capacitance |  | 20 | pF | $V_{\text {IN }}=0 \mathrm{~V}$ |
| COUT | Output Capacitance |  | 12 | pF | $V_{\text {OUT }}=0 \mathrm{~V}$ |

## A.C. TEST CONDITIONS

Output Load: 1 TTL gate and $C_{L}=100 \mathrm{pF}$ Input Rise and Fall Times: $\leq 20 \mathrm{~ns}$ Input Pulse Levels: 0.8 V to 2.2 V Timing Measurement Reference Level: Inputs 1 V and 2 V Outputs 0.8 V and 2 V

## A.C. WAVEFORMS ${ }^{[2]}$



NOTES:

1. THIS PARAMETER IS ONLY SAMPLED AND IS NOT $100 \%$ TESTED.
2. ALL TIMES SHOWN IN PARENTHESES ARE MINIMUM TIMES AND ARE NSEC UNLESS OTHERWISE SPECIFIED.
3. $\overline{O E}$ MAV BE DELAYED UP TO 330ns AFTER THE FALLING EDGE OF CE WITHOUT IMPACT ON $t_{A C C}$.
4. $\mathrm{t}_{\mathrm{DF}}$ IS SPECIFIED FROM $\overline{O E}$ OR $\overline{C E}$, WHICHEVER OCCURS FIRST.

## ERASURE CHARACTERISTICS

The erasure characteristics of the 2732 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms $(\AA)$. It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000-4000 \AA$ range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2732 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2732 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2732 window to prevent unintentional erasure.

The recommended erasure procedure (see Data Catalog) for the 2732 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (9). The integrated dose (i.e., UV intensity $X$ exposure time) for erasure should be a minimum of 15 W -sec/ $\mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The 2732 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

## DEVICE OPERATION

The five modes of operation of the 2732 are listed in Table 1. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\overline{\overline{O E}} / V_{\text {PP }}$ during programming. In the program mode the $\overline{O E} / V_{P P}$ input is pulsed from a TTL level to 25 V .

## TABLE 1. Mode Selection

| PINS <br> MODE | $\begin{gathered} \overline{C E} \\ (18) \end{gathered}$ | $\overline{\mathrm{OE}} \mathrm{N}_{\mathrm{PP}}$ (20) | $\begin{aligned} & v_{c c} \\ & (24) \end{aligned}$ | $\begin{aligned} & \text { OUTPUTS } \\ & (9-11,13-17) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $V_{\text {IL }}$ | +5 | DOUT |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | Don't Care | +5 | High $Z$ |
| Program | $V_{\text {IL }}$ | $V_{P P}$ | +5 | $\mathrm{DIN}^{\text {N }}$ |
| Program Verify | $V_{\text {IL }}$ | $V_{1 L}$ | +5 | D OUT |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | $V_{P P}$ | +5 | High Z |

## Read Mode

The 2732 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}}$ ) is the power control and should be used for device selection. Output Enable $(\overline{O E})$ is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{C E}$ to output ( $t_{\mathrm{CE}}$ ). Data is available at the outputs $120 \mathrm{~ns}\left(\mathrm{t}_{\mathrm{OE}}\right)$ after the falling edge of $\overline{O E}$, assuming that $\overline{C E}$ has been low and addresses have been stable for at least $t_{A C C}-t_{\text {OE }}$.

## Standby Mode

The 2732 has a standby mode which reduces the active power current by $80 \%$, from 150 mA to 30 mA . The 2732 is placed in the standby mode by applying a TTL high signal to the $\overline{C E}$ input. When in standby mode, the out-
puts are in a high impedance state, independent of the $\overline{O E}$ input.

## Output OR-Tieing

Because EPROMs are usually used in larger memory arrays, Intel has provided a 2 line control function that accommodates this use of multiple memory connections. The two line control function allows for:
a) the lowest possible memory power dissipation, and b) complete assurance that output bus contention will not occur.
To most efficiently use these two control lines, it is recommended that $\overline{\mathrm{CE}}$ (pin 18) be decoded and used as the primary device selecting function, while $\overline{O E}$ (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## Programming

Initially, and after each erasure, all bits of the 2732 are in the " 1 " state. Data, is introduced by selectively programming " 0 's" into the desired bit locations. Although only " 0 's" will be programmed, both " 1 's" and " 0 's" can be presented in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure.
The 2732 is in the programming mode when the $\overline{\mathrm{OE}} / \mathrm{V}_{P P}$ input is at 25 V . It is required that a $0.1 \mu \mathrm{~F}$ capacitor be placed across $\overline{O E} / V P P$ and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, a 50 msec , active low, TTL program pulse is applied to the $\overline{\mathrm{CE}}$ input. A program pulse must be applied at each address location to be programmed. You can program any location at any time - either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec . The 2732 must not be programmed with a DC signal applied to the $\overline{\mathrm{CE}}$ input.
Programming of multiple 2732s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2732s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{C E}$ input programs the paralleled 2732 s .

## Program Inhibit

Programming of multiple 2732s in parallel with different data is also easily accomplished. Except for $\overline{C E}$, all like inputs (including $\overline{O E}$ of the parallel 2732s may be common. A TTL level program pulse applied to a 2732 's $\overline{\mathrm{CE}}$ input with $\overline{\mathrm{OE}} / V_{P P}$ at 25 V will program that 2732. A high level $\overline{\mathrm{CE}}$ input inhibits the other 2732 s from being programmed.

## Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\overline{O E} / V_{P P}$ and $\overline{C E}$ at VIL. Data should be verified tDV after the falling edge of $\overline{C E}$.

200ns (2732A-2) Maximum Access Time . . . HMOS**E Technology<br>Compatible to High Speed 8 mHz 8086-2 MPU . . Zero WAIT State

## Two Line Control

# ■ Pin Compatible to 2764 EPROM 

# - Industry Standard Pinout . . . JEDEC Approved 

Low Standby Current . . . 35mA Max.

The Intel 2732A is a 5 V only, 32,384 bit ultraviolet erasable and electrically programmable read-only memory (EPROM). It is pin compatible to Intel's 450 ns 2732 . The standard 2732A's access time is 250 ns with speed selection (2732A-2) available at 200 ns . The access time is compatible to high performance microprocessors, such as the $8 \mathrm{mHz} 8086-2$. In these systems, the 2732A allows the microprocessor to operate without the addition of WAIT states.

An important 2732A feature is the separate output control, Output Enable ( $\overline{\mathrm{OE}})$, from the Chip Enable control ( $\overline{\mathrm{CE}}$ ). The $\overline{\mathrm{OE}}$ control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ controls on Intel's EPROMs. AP-72 is available from Intel's Literature Department.

The 2732A has a standby mode which reduces the power dissipation without increasing access time. The maximum active current is 150 mA , while the maximum standby current is only 35 mA , a $75 \%$ saving. The standby mode is achieved by applying a TTL-high signal to the $\overline{C E}$ input.

The 2732A is fabricated with HMOS*-E technology, Intel's high speed N-channel MOS Silicon Gate Technology.


PIN NAMES

| $A_{0}-A_{11}$ | ADDRESSES |
| :--- | :--- |
| $\overline{C E}$ | CHIP ENABLE |
| $\overline{O E}$ | OUTPUT ENABLE |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | OUTPUTS |

MODE SELECTION

| PINS <br> MODE | $\begin{aligned} & \overline{\mathrm{CE}} \\ & \text { (18) } \end{aligned}$ | $\overline{O E} / V_{P P}$ <br> (20) | $\begin{aligned} & V_{C C} \\ & (24) \end{aligned}$ | OUTPUTS $(9.11,13-17)$ |
| :---: | :---: | :---: | :---: | :---: |
| Read | $V_{\text {IL }}$ | $V_{\text {IL }}$ | +5 | Dout |
| Standby | $V_{\text {IH }}$ | Don't Care | +5 | High Z |
| Program | $V_{\text {IL }}$ | VPP | +5 | DIN |
| Program Verify | $V_{\text {IL }}$ | $V_{\text {IL }}$ | +5 | DOUT |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | $V_{P P}$ | +5 | High Z |

## BLOCK DIAGRAM


*HMOS is a patented process of intel Corporation.

# 8K ( $1 \mathrm{~K} \times 8$ ) UV ERASABLE LOW POWER PROM 

- Single +5V Power Supply
- Simple Programming Requirements
- Single Location Programming
- Programs with One 50 ms Pulse
- Low Power Dissipation

525 mW Max. Active Power 132 mW Max. Standby Power

- Fast Access Time: 450 ns Max. in Active and Standby Power Modes
- Inputs and Outputs TTL Compatible
during Read and Program
- Completely Static

Three-State Outputs for OR-Ties

The Intel ${ }^{\circledR} 2758$ is a 8192 -bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2758 operates from a single 5 -volt power supply, has a static standby mode, and features fast single address location programming. It makes designing with EPROMs faster, easier and more economical. The total programming time for all 8192 bits is 50 seconds.
The 2758 has a static standby mode which reduces the power dissipation without increasing aceess time. The maximum active power dissipation is 525 mW , while the maximum standby power dissipation is only 132 mW , a $75 \%$ savings. Powerdown is achieved by applying a TTL-high signal to the $\overline{C E}$ input.
A 2758 system may be designed for total upwards compatibility with Intel's 16K 2716 EPROM (see Applications Note 72). The 2758 maintains the simplest and fastest method yet devised for programming EPROMs - single pulse TTLlevel programming. There is no need for high voltage pulsing because all programming controls are handled by TTL signals. Program any location at any time - either individually, sequentially, or at random, with the single address location programming.

PIN CONFIGURATION

| A) 1 | 24 | pvcc |
| :---: | :---: | :---: |
| ${ }^{46} \mathrm{C}_{2}$ | 23 | $\mathrm{TA}_{8}$ |
| $\mathrm{A}_{5} \mathrm{Cl}^{3}$ | 22 | jag |
| $\mathrm{A}_{4} \mathrm{C}_{4}$ | 21 | Vpp |
| $\mathrm{A}_{3} \mathrm{C}_{5}$ | 20 | $\overline{O E}$ |
| $\mathrm{A}_{2} \mathrm{C}^{6}$ | 19 | PAB |
| $A_{1}$ | 18 | ЈCE |
| $\mathrm{A}_{0} \mathrm{Cl}^{8}$ | 17 | P07 |
| $0_{0}{ }^{\text {a }}$ | 16 | $\mathrm{O}_{6}$ |
| 01010 | 15 | Jos |
| $\mathrm{O}_{2}{ }^{11}$ | 14 | $\mathrm{JO}_{4}$ |
| GNO 412 | 13 | $\mathrm{O}_{3}$ |

PIN NAMES

| $A_{0}-A_{g}$ | ADDRESSES |
| :--- | :--- |
| $\overline{C E / P G M}$ | CHIP ENABLE/PROGRAM |
| $\overline{O E}$ | OUTPUT ENABLE |
| $O_{0}-O_{7}$ | OUTPUTS |
| $A_{R}$ | SELECT REFERENCE <br> INPUT LEVEL |

MODE SELECTION


BLOCK DIAGRAM


## PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions section.

## Absolute Maximum Ratings*

Temperature Under Bias $-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$
Storage Temperature .
$\qquad$ $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
All Input or Output Voltages with
Respect to Ground $\qquad$ +6 V to -0.3 V
$V_{\text {PP }}$ Supply Voltage with Respect
to Ground During Programming . . . . . +26.5 V to -0.3 V
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## READ OPERATION

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}{ }^{[1,2]}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}{ }^{[2]}=\mathrm{V}_{\mathrm{CC}}$

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{[3]}$ | Max. |  |  |
| $I_{L I}$ | Input Load Current |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=5.25 \mathrm{~V}$ |
| ILO | Output Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=5.25 \mathrm{~V}$ |
| $\mathrm{IPPP} 1^{\text {[2] }}$ | V pp Current |  |  | 5 | mA | $\mathrm{V}_{\mathrm{PP}}=5.25 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CC1}{ }^{[2]}$ | $\mathrm{V}_{\text {CC }}$ Current (Standby) |  | 10 | 25 | mA | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}, \overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ |
| $\mathrm{ICC2}^{[2]}$ | $\mathrm{V}_{\text {CC }}$ Current (Active) |  | 57 | 100 | mA | $\overline{\mathrm{OE}}=\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |
| $\mathrm{A}_{\mathrm{R}}{ }^{[4]}$ | Select Reference Input Level | -0.1 |  | 0.8 | V | $\mathrm{I}_{\mathrm{IN}}=10 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.1 |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |

NOTES: 1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. VPP may be connected directly to $V_{C C}$ except during programming. The supply current would then be the sum of ICC and IPP1.
3. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
4. $\mathrm{A}_{\mathrm{R}}$ is a reference voltage level which requires an input current of only $10 \mu \mathrm{~A}$. The 2758 S 1865 is also available which has a reference voltage level of $V_{I H}$ instead of $V_{I L}$.

## Typical Characteristics



## A.C. Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}{ }^{[1]}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{PP}}{ }^{[2]}=\mathrm{V}_{\mathrm{CC}}$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{[3]}$ | Max. |  |  |
| $t_{\text {ACC }}$ | Address to Output Delay |  | 250 | 450 | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |
| ${ }^{\text {t CE }}$ | CE to Output Delay |  | 280 | 450 | ns | $\overline{O E}=V_{I L}$ |
| toe | Output Enable to Output Delay |  |  | 120 | ns | $\overrightarrow{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |
| ${ }^{\text {t }}$ F | Output Enable High to Output Float | 0 |  | 100 | ns | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |
| ${ }^{\text {toh }}$ | Output Hold From Addresses, $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ Whichever Occurred First | 0 |  |  | ns | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |

Capacitance ${ }^{[4]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Parameter | Typ. | Max. | Unit | Conditions |
| :--- | :--- | ---: | ---: | ---: | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 4 | 6 | pF | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 8 | 12 | pF | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |

NOTE: Please refer to page 2 for notes.

## A.C. Test Conditions:

Output Load: 1 TTL gate and $C_{L}=100 \mathrm{pF}$ Input Rise and Fall Times: $\leqslant 20$ ns Input Pulse Levels: 0.8 V to 2.2 V Timing Measurement Reference Level:

$$
\begin{array}{ll}
\text { Inputs } & 1 \mathrm{~V} \text { and } 2 \mathrm{~V} \\
\text { Outputs } & 0.8 \mathrm{~V} \text { and } 2 \mathrm{~V}
\end{array}
$$

A.C. Waveforms ${ }^{[5]}$


NOTES: 1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$.
2. $V_{P P}$ may be connected directly to $V_{C C}$ except during programming. The supply current would then be the sum of ICC and IPP1.
3. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
4. This parameter is only sampled and is not $100 \%$ tested.
5. All times shown in parentheses are minimum times and are nsec unless otherwise specified.
6. $\overline{O E}$ may be delayed up to 330 ns after the falling edge of $\overline{C E}$ without impact on ${ }^{\mathrm{A}} \mathrm{CC}$.
7. ${ }^{\text {D }} \mathrm{DF}$ is specified from $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$, whichever occurs first.

## ERASURE CHARACTERISTICS

The erasure characteristics of the 2758 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ( $\AA$ ). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000-4000 \AA$ range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2758 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2758 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2758 window to prevent unintentional erasure.

The recommended erasure procedure (see Data Catalog Programming Section) for the 2758 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms ( $\AA$ ). The integrated does (i.e., UV intensity $X$ exposure time) for erasure should be a minimum of 15 $\mathrm{W}-\mathrm{sec} / \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The 2758 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

## DEVICE OPERATION

The five modes of operation of the 2758 are listed in Table 1. It should be noted that all inputs for the five modes are at TTL levels. The power supplied required are a $+5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ and a $V_{\text {PP }}$. The $\mathrm{V}_{\text {PP }}$ power supply must be at 25 V during the two programming modes, and must be at 5 V in the other three modes. In all operational modes, $A_{R}$ must be at $V_{\text {IL }}$ (except for the 2758 S 1865 which has $A_{R}$ at $V_{I H}$ ).

## TABLE I. MODE SELECTION

|  | $\overline{\mathrm{CE}} / \mathrm{PGM}$ (18) | $\begin{aligned} & A_{R} \\ & (19) \end{aligned}$ | $\overline{O E}$ <br> (20) | $\begin{aligned} & V_{p p} \\ & (21) \end{aligned}$ | $V_{c c}$ <br> (24) | $\begin{aligned} & \text { OUTPUTS } \\ & (9.11,13-17) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $V_{\text {IL }}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | +5 | +5 | Dout |
| Standby | $V_{\text {IH }}$ | $V_{\text {IL }}$ | Don't <br> Care | +5 | +5 | High Z |
| Program | Pulsed $\mathrm{V}_{\text {IL }}$ to $\mathrm{V}_{\text {IH }}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | +25 | +5 | $\mathrm{D}_{\mathrm{IN}}$ |
| Program Verify | $\mathrm{V}_{\text {IL }}$ | $V_{\text {IL }}$ | $V_{\text {IL }}$ | +25 | +5 | Dout |
| Program Inhibit | $\mathrm{V}_{\text {IL }}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | +25 | +5 | High 2 |

## READ MODE

The 2758 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\mathrm{CE}})$ is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $\mathrm{t}_{\mathrm{ACC}}$ ) is equal to the delay from $\overline{\mathrm{CE}}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at
the outputs 120 ns ( $\mathrm{t}_{\mathrm{OE}}$ ) after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least $t_{A C C}-t_{O E}$.

## STANDBY MODE

The 2758 has a standby mode which reduces the active power dissipation by $75 \%$, from 525 mW to 132 mW . The 2758 is placed in the standby mode by applying a TTL high signal to $\overline{C E}$ input. When in standby mode, the outputs are in a high impedence state, independent of the $O E$ input.

## OUTPUT OR-TIEING

Because EPROMs are usually used in larger memory arrays, Intel has provided a 2 line control function that accommodates this use of multiple memory connections. The two line control function allows for:
a) the lowest possible memory Power dissipation, and
b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{\mathrm{CE}}$ (pin 18) be decoded and used as the primary device selecting function, while $\overline{O E}$ (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## PROGRAMMING

Initially, and after each erasure, all bits of the 2758 are in the " 1 " state. Data is introduced by selectively programming " 0 's' into the desired bit locations. Although only " 0 ' $s$ " will be programmed, both " 1 ' $s$ " and " 0 ' $s$ " can be presented in the data word. The only way to change a ' 0 " to a " 1 " is by ultraviolet light erasure.
The 2758 is in the programming mode when the $V_{P P}$ power supply is at 25 V and $\overline{\mathrm{OE}}$ is at $\mathrm{V}_{1 \mathrm{H}}$. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.
When the address and data are stable, a 50 msec , active high, TTL program pulse is applied to the $\overline{\mathrm{CE}} / \mathrm{PGM}$ input. A program pulse must be applied at each address location to be programmed. You can program any location at any time - either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec .

The 2758 must be programmed with a DC signal applied to the $\overline{\mathrm{CE}} / \mathrm{PGM}$ input.
Programming of multiple 2758s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallelled 2758s may be connected together when they are programmed with the same data. A high level TTL pulse applied to the $\overline{\mathrm{CE}} / \mathrm{PGM}$ input programs the paralleled 2758s.

## PROGRAM INHIBIT

Programming of multiple 2758s in parallel with different data is also easily accomplished. Except for $\overline{\mathrm{CE}} / \mathrm{PGM}$, all like inputs (including $\overline{\mathrm{OE}}$ ) of the parallel 2758s may be common. A TTL level program pulse applied to a 2758 's $\overline{\mathrm{CE}} / \mathrm{PGM}$ input with $\mathrm{V}_{\mathrm{Pp}}$ at 25 V will program that 2758. A low level $\overline{C E} / P G M$ input inhibits the other 2758 from being programmed.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed with $V_{P P}$ at 25 V . Except during programming and program verify, $V_{\mathrm{Pp}}$ must be at 5 V .

## Development Support Tools

|  |  |  |  |  |  | $\mid$ |  | $\mid l$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |

## CHAPTER 8 <br> DEVELOPMENT SUPPORT TOOLS

## INTELLEC SERIES II/85 MODEL 235

Complete 8051 application development support is based on the Intellec Model 235 development system. A Model 235 system is configured from a Model 225 system and Model 720 Flexible Disk Subsystem, described in the following pages. The Model 235 provides the ISIS-II operating system, supported by integral CRT and keyboard, 1.25 M bytes of flexible disk storage and 64 K bytes of RAM.

The Model 225 system without the additional disk drives can support limited 8051 development tasks which require only a single drive and 250 K bytes of storage.

- Complete microcomputer development system for MCS ${ }^{\circledR} .86$, MCS ${ }^{\circledR} .85$, MCS ${ }^{\oplus} .80$, MCS ${ }^{\circledR} .48$, and MCS ${ }^{\oplus}-51$ microprocessor families
- High performance 8085A-2 CPU, 64 K bytes RAM memory, and 4 K bytes ROM memory

Self-test diagnostic capability

- Built-in interfaces for high speed paper tape reader/punch, printer, and universal PROM programmer
- Integral 250K byte floppy disk drive with total storage capacity expandable to over 2M bytes of floppy disk storage and 7.3M bytes of hard disk storage

■ Powerful ISIS-II Disk Operating System with relocating macroassembler, linker, locater, and CRT based editor CREDIT

- Supports PL/M, FORTRAN, BASIC, PASCAL and COBOL high level languages
- Software compatible with previous Intellec ${ }^{\text {² }}$ systems

The Intellec Series II/85 Model 225 Microcomputer Development System is a performance enhanced, complete microcomputer development system integrated into one compact package. The Model 225 includes a CPU with 64 K bytes of RAM, 4K bytes of ROM, a 2000-character CRT, detachable full ASCII keyboard with cursor controls and upper/lower case capability, and a 250K-byte floppy disk drive. Powerful ISIS-II Disk Operating System software allows the Model 225 to be used quickly and efficiently for assembling and debugging programs for Intel's MCS-86, MCS-85, MCS-80, MCS-48, or MCS-51 microprocessor families. ISIS-II performs all file handling operations for the user, leaving him free to concentrate on the details of his own application. When used with an optional in-circuit emulator (ICE ${ }^{\top M}$ ) module, the Model 225 provides all of the hardware and software development tools necessary for the rapid development of a microcomputer-based product. Optional storage peripherals provide over 2 million bytes of floppy disk, and 7.3 million of hard disk storage capacity.


[^9]
## FUNCTIONAL DESCRIPTION

## Hardware Components

The Intellec Series II/85 Model 225 is a highlyintegrated microcomputer development system consisting of a CRT chassis with a 6 -slot cardcage, power supply, fans, cables, single floppy disk drive, and two printed circuit cards. A separate, full ASCII keyboard is connected with a cable. A block diagram of the Model 225 is shown in Figure 1.

CPU Cards - The master CPU card contains its own microprocessor, memory, I/O, interrupt and bus interface circuitry implemented with Intel's
high technology LSI components. Known as the integrated processor card (IPC), it occupies the first slot in the cardcage. A second slave CPU card is responsible for all remaining $1 / 0$ control including the CRT and keyboard interface. This card, mounted on the rear panel, also contains its own microprocessor, RAM and ROM memory, and //O interface logic, thus, in effect, creating a dual processor environment. Known as the I/O controller (IOC), the slave CPU card communicates with the IPC over an 8-bit bidirectional data bus.

Expansion - Five remaining slots in the cardcage are available for system expansion. Additional expansion of 4 slots can be achieved through the addition of an Intellec Series II expansion chassis.


Figure 1. Intellec Series II/85 Model 225 Microcomputer Development System Block Diagram

## System Components

The heart of the IPC is an Intel NMOS 8-bit microprocessor, the $8085 \mathrm{~A}-2$, running at 4.0 MHz .64 K bytes of RAM memory are provided on the board using 16 K RAMs. 4 K of ROM is provided, preprogrammed with system bootstrap "self-test" diagnostics and the Intellec Series II/85 System Monitor. The eight-level vectored priority interrupt system allows interrupts to be individually masked. Using Intel's versatile 8259A interrupt controller, the interrupt system may be user programmed to respond to individual needs.

## Input/Output

IPC Serial Channels - The I/O subsystem in the Model 225 consists of two parts: the IOC card and two serial channels on the IPC itself. Each serial channel is RS232 compatible and is capable of running asynchronously from 110 to 9600 baud or synchronously from 150 to 56 K baud. Both may be connected to a user defined data set or terminal. One channel contains current loop adapters. Both channels are implemented using Intel's 8251A USART. They can be programmed to perform a variety of I/O functions. Baud rate selection is accomplished through an Intel 8253 interval timer. The 8253 also serves as a real-time clock for the entire system. I/O activity through both serial channels is signaled to the system through a second 8259A interrupt controller, operating in a polled mode nested to the primary 8259A.

IOC Interface - The remainder of system I/O activity takes place in the IOC. The IOC provides interface for the CRT, keyboard, and standard Intellec peripherals including printer, high speed paper tape reader/punch, and universal PROM programmer. The IOC contains its own independent microprocessor, an 8080A-2. The CPU controls all I/O operations as well as supervising communications with the IPC. 8 K bytes of ROM contain all I/O control firmware. 8 K bytes of RAM are used for CRT screen refresh storage. These do not occupy space in Intellec Series II main memory since the IOC is a totally independent microcomputer subsystem.

## Integral CRT

Display - The CRT is a 12 -inch raster scan type monitor with a $50 / 60 \mathrm{~Hz}$ vertical scan rate and 15.5 kHz horizontal scan rate. Controls are provided for brightness and contrast adjustments. The interface to the CRT is provided through an Intel 8275 single-chip programmable CRT con-
troller. The master processor on the IPC transfers a character for display to the IOC, where it is stored in RAM. The CRT controller reads a line at a time into its line buffer through an intel 8257 DMA controller and then feeds one character at a time to the character generator to produce the video signal. Timing for the CRT control is provided by an Intel 8253 interval timer. The screen display is formatted as 25 rows of 80 characters. The full set of ASCII characters is displayed, including lower case alphas.

Keyboard - The keyboard interfaces directly to the IOC processor via an 8 -bit data bus. The keyboard contains an Intel UPI-41 $1^{\text {TM }}$ Universal Peripheral interface, which scans the keyboard, encodes the characters, and buffers the characters to provide N-key rollover. The keyboard itself is a high quality typewriter style keyboard containing the full ASCII character set. An upper/lower case switch allows the system to be used for document preparation. Cursor control keys are also provided.

## Peripheral Interface

A UPI-41 Universal Peripheral Interface on the IOC board provides interface for other standard Intellec peripherals including a printer, high speed paper tape reader, high speed paper tape punch, and universal PROM programmer. Communication between the IPC and IOC is maintained over a separate 8 -bit bidirectional data bus. Connectors for the four devices named above, as weli as the two serial channels, are mounted directly on the IOC itself.

## Control

User control is maintained through a front panel, consisting of a power switch and indicator, reset/boot switch, run/halt light, and eight interrupt switches and indicators. The front panel circuit board is attached directly to the IPC, allowing the eight interrupt switches to connect to the primary 8259A, as well as to the Intellec Series II bus.

## Integral Floppy Disk Drive

The integral floppy disk is controlled by an Intel 8271 single chip, programmable floppy disk controller. It transfers data via an Intel 8257 DMA controller between an IOC RAM buffer and the diskette. The 8271 handles reading and writing of data, formatting diskettes, and reading status, all upon appropriate commands from the IOC microprocessor.

## MULTIBUS ${ }^{\text {TM }}$ Interface Capability

All Intellec Series $11 / 85$ models implement the industry standard MULTIBUS protocol. The MULTIBUS protocol enables several bus masters, such as CPU and DMA devices, to share the bus
and memory by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz . The bus structure is suitable for use with any Intel microcomputer family.

## SPECIFICATIONS

## Host Processor (IPC)

8085A-2 based, operating at 4.0 MHz .
RAM -64 K on the CPU card
ROM -4 K ( 2 K in monitor, 2 K in boot/diagnostic)
Bus - MULTIBUS ${ }^{\text {TM }}$ bus, maximum transfer rate of 5 MHz
Clocks - Host processor, crystal controlled at 4.0 MHz, bus clock, crystal controlled at 9.8304 MHz

## I/O Interfaces

Two Serial I/O Channels, RS232C, at 110-9600 baud (asynchronous) or $150-56 \mathrm{~K}$ baud (synchronous). Baud rates and serial format fully programmable using Intel 8251A USARTs. Serial Channel 1 additionally provided with 20 mA current loop. Parallel I/O interfaces provided for paper tape punch, paper tape reader, printer, and UPP-103 Universal PROM Programmer.

## Interrupts

8 -level, maskable, nested priority interrupt network initiated from front panel or user selected devices.

## Direct Memory Access (DMA)

Standard capability on MULTIBUS interface; implemented for user selected DMA devices through optional DMA module-maximum transfer rate of 5 MHz .

## Memory Access Time

RAM - 470 ns max
PROM - 540 ns max

## Integral Floppy Disk Drive

Floppy Disk System Capacity 250K bytes (formatted)
Floppy Disk System Transfer Rate 160K bits/sec
Floppy Disk System Access Time Track to Track: 10 ms max Average Random Positioning: 260 ms Rotational Speed: 360 rpm Average Rotational Latency: 83 ms Recording Mode: FM

## Physical Characteristics

## CHASSIS

Width - $17.37 \mathrm{in} .(44.12 \mathrm{~cm})$
Height - 15.81 in. $(40.16 \mathrm{~cm})$
Depth - 19.13 in. $(48.59 \mathrm{~cm})$
Weight - $73 \mathrm{lb} .(33 \mathrm{~kg})$

## KEYBOARD

Width $-17.37 \mathrm{in} .(44.12 \mathrm{~cm})$
Height $-3.0 \mathrm{in} .(7.62 \mathrm{~cm})$
Depth - 9.0 in. ( 22.86 cm )
Weight $-6 \mathrm{lb} .(3 \mathrm{~kg})$

## Eiectricai Characteristics

DC POWER SUPPLY

| Volts <br> Supplied | Amps <br> Supplied | Typical <br> System <br> Requirements |
| :---: | :---: | :---: |
| $+5 \pm 5 \%$ | 30.0 | 17.0 |
| $+12 \pm 5 \%$ | 2.5 | 1.1 |
| $-12 \pm 5 \%$ | 0.3 | 0.1 |
| $-10 \pm 5 \%$ | 1.0 | 0.08 |
| $+15 \pm 5 \% *$ | 1.5 | 1.5 |
| $+24 \pm 5 \%^{*}$ | 1.7 | 1.7 |

*Not available on bus.

AC REQUIREMENTS FOR MAINFRAME
$110 \mathrm{~V}, 60 \mathrm{~Hz}-5.9 \mathrm{Amp}$
$220 \mathrm{~V}, 50 \mathrm{~Hz}-3.0 \mathrm{Amp}$

## Environmental Characteristics

## Operating Temperature $-16^{\circ} \mathrm{C}$ to $32^{\circ} \mathrm{C}$

 ( $61^{\circ} \mathrm{F}$ to $90^{\circ} \mathrm{F}$ )Humidity - 20\% to $80 \%$

## Equipment Supplied

Model 225 Chassis including:
Integrated Processor Card (IPC)
I/O Controller Board (IOC)
CRT
ROM-Resident System Monitor
Detachable keyboard
ISIS-II System Diskette with MCS-80/MCS-85 Macroassembler
ISIS-II CREDIT Diskette CRT-Based Text Editor

## Documentation Supplied

A Guide to Microcomputer Development Systems, 9800558
Intellec ${ }^{\circ}$ Series II Model 22X/23X Installation Manual, 9800559
ISIS-II System User's Guide, 9800306
Intellec ${ }^{\text {® }}$ Series II Hardware Reference Manual, 9800556
8080/8085 Assembly Language Programming Manual, 9800301
ISIS-II 8080/8085 Assembler Operator's Manual, 9800292
Intellec ${ }^{\text {® }}$ Series II Systems Monitor Source Listing, 9800605
Intellec ${ }^{\text {® }}$ Series /I Schematic Drawings, 9800554
ISIS-II CREDIT (CRT-Based Text Editor) User's Guide, 9800902

Additional manuals may be ordered from any Intel sales representative or distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

## ORDERING INFORMATION

Part

Number Description


[^10]
## INTELLEC ${ }^{\circledR}$ SINGLE/DOUBLE DENSITY FLEXIBLE DISK SYSTEM

Flexible Disk System Providing High
Speed Input/Output and Data Storage
for Intellec ${ }^{\circledR}$ Microcomputer
Development Systems

- Available in Both Single Density and Double Density Systems
- Data Recorded on Single Density Flexible Disk Is in IBM Soft-Sectored Format Which Allows $1 / 4$ Million Byte Data Capacity with Up to 200 Files Per Flexible Disk
- Data Recorded on Double Density Flexible Disk is in Soft-Sectored Format Which Allows $1 / 2$ Million Byte Data Capacity with Up to 200 Files Per Flexible Disk
- Associated Software Supports Up to Four Double Density Drives and Two Single Density Drives, Providing Up to 2.5 Megabytes of Storage in One System
- Dynamic Allocation and Deallocation of Flexible Disk Sectors for Variable Length Files

The Intellec Flexible Disk System is a sophisticated, general purpose, bulk storage peripheral for use with the Intellec Microcomputer Development System. The use of a flexible disk operating system significantly reduces program development time. The software system known as ISIS-11 (Intel System Implementation Supervisor), provides the ability to edit, assemble, compile, link, relocate, execute and debug programs, and performs all file management tasks for the user.


[^11]
## HARDWARE

The Intellec ${ }^{\text {® }}$ flexible disk system provides direct access bulk storage, intelligent controller, and two flexible disk drives. Each single density drive provides $1 / 4$ million bytes of storage with a data transfer rate of 250,000 bits/second. The double density drive provides $1 / 2$ million bytes of storage with a data transfer rate of 500,000 bits/second. The controllers are implemented with Intel's powerful Series 3000 Bipolar Microcomputer Set. The controllers provide interface to the Intellec System bus. Each single density controller will support two drives. Each double density controller will support up to four drives. The flexible disk system records all data in soft sector format.

The single/double density flexible disk controllers each consists of two boards, the Channel Board and the Interface Board. These two printed circuit boards reside in the Intellec System chassis. The boards are shown in the photograph, and are described in more detail in the following paragraphs.


SINGLEIDOUBLE DENSITY CHANNEL BOARD


DOUBLE DENSITY INTERFACE BOARD (SINGLE DENSITY INTERFACE BOARD IS SIMILAR TO THE ONE SHOWN ABOVE)

## CHANNEL BOARD

The Channel Board is the primary control module within the flexible disk system. The Channel Board receives, decodes, and responds to channel commands from the Central Processor Unit (CPU) in the Intellec system. The Channel Board can access a block of Intellec system memory to determine the particular flexible disk operations to be performed and fetch the parameters required for the successful completion of the specified operation.

The control functions of the Channel Board have been achieved with an 8-bit microprogrammed processor, designed with Intel's Series 3000 Bipolar Microcom-
puter Set. This 8-bit processor includes four 3002 Central Processing Elements (2-bit slice per CPE), a 3001 Microprogram Control Unit, and $512 \times 32$ bits of 3604 programmable-read-only-memory (PROM) which stores the microprogram. It is the execution of the microprogram by the microcomputer set which actually effects the control capability of the Channel Board.

This board is the same for either single or double density drives, except that the Series 3000 microcode is different.

## INTERFACE BOARD

The Interface Board provides the flexible disk controller with a means of communication with the flexible disk drives, as well as with the Intellec system bus. Under control of the microprogram being executed on the Channel Board, the Interface Board generates those signals which cause the read/write head on the selected drive to be loaded (i.e., to come in contact with the flexible disk platter), cause the head to move to the proper track and verify successful operation. The Interface Board accepts the data beifg read off the flexible disk, interprets synchronizing bit patterns, checks the validity of the data using a cyclic redundancy check (CRC) polynomial, and then transfers the data to the Channel Board.

During write operations, the Interface Board outputs the data and clock bits to the selected drive at the proper times, and generates the CRC characters which are then appended to the data.

When the flexible disk controller requires access to Intellec system memory, the Interface Board requests the DMA master control of the system bus, and generates the appropriate memory command. The Interface Board also acknowledges I/O commands as required by the Intellec bus.

The Flexible Disk System is capable of performing seven different operations: recalibrate, seek, format track, write data, write deleted data, read data, and verify CRC.

The channel board is different for single and double density drives, due to the different recording techniques used. The single density controller boards support one set of dual single density drives. The double density controller boards support up to two sets of dual double density drives (four drives total).
The double density controller may co-reside with the Intel single density controller to allow conversion of single density flexible disk to double density format, and provide up to 2.5 M bytes of storage.

## FLEXIBLE DISK DRIVE MODULES

Each flexible disk drive consists of read/write and control electronics, drive mechanisms, read/write head, track positioning mechanism, and the removable flexible disk platter. These components interact to perform the following functions:

- Interpret and generate control signals
- Move read/write head to selected track
- Read and write data

FLEXIBLE DISK SYSTEM

## ASSOCIATED SOFTWARE - INTEL SYSTEMS IMPLEMENTATION SUPERVISOR (ISIS-II)

The Flexible Disk Drive System is to be used in conjunction with the ISIS-II Operating System. ISIS-II provides total file management capabilities, file editing,
library management, run-time supports, and utility management.
ISIS-H provides automatic implementation of random access disk files. Up to 200 files may be stored on each $1 / 4$ million byte flexible disk for single density system or on each $1 / 2$ million byte flexible disk for double density system. For more information, see the ISIS-II data specification sheet.

## ISIS-II OPERATIONAL ENVIRONMENTAL ISIS-II

32K bytes RAM memory
48 K bytes when using Assembler Macro feature
64 K bytes when using PL/M or Fortran
System Console
Single or Double density Flexible Disk Drive

## HARDWARE SPECIFICATIONS

 MEDIA$\frac{c}{c}$ Single Density
Flexible Disk
One Recording Surface
IBM Soft Sector Format
77 Tracks/Diskette
26 Sectors/Track
128 Bytes/Sector

Double Density<br>Double Density Specified Flexible Disk<br>One Recording Surface<br>Soft Sector Format<br>77 Tracks/Diskette<br>52 Sectors/Track<br>128 Bytes/Sector

## PHYSICAL CHARACTERISTICS <br> CHASSIS AND DRIVES

| Mounting: | Table-Top |
| :--- | :--- |
| Height: | $5.7 \mathrm{in} .(14.5 \mathrm{~cm})$ |
| Width: | $17.6 \mathrm{in} .(44.7 \mathrm{~cm})$ |
| Depth: | $19.4 \mathrm{in} .(49.3 \mathrm{~cm})$ |
| Weight: | $43.0 \mathrm{ib} .(19.5 \mathrm{~kg})$ |

## ELECTRICAL CHARACTERISTICS <br> CHASSIS <br> DC Power Supplies <br> Supplied Internal to the Cabinet <br> AC Power Requirements <br> 3 -wire input with center conductor (earth ground) tied to chassis <br> Single-phase, $115 \mathrm{VAC} ; 60 \mathrm{~Hz} ; 1.2 \mathrm{Amp}$ Maximum (For a Typical Unit) <br> $230 \mathrm{VAC} ; 50 \mathrm{~Hz} ; 0.7 \mathrm{Amp}$ Maximum (For a Typical Unit)

FLEXIBLE DISK OPERATING SYSTEM CONTROLLER
DC Power Requirements (All power supplied by Intellec
Development System)
CHANNEL BOARD

Single Density
5V @ 3.75A (typ), 5A (max)
Double Density

INTERFACE BOARD
Single Density
5V @ 1.5A (typ), 2.5A (max)

## Double Density

5V @ 1.5A (typ), 2.5A (max) $-10 \mathrm{~V} @ 0.1 \mathrm{~A}$ (typ), 0.2 A (max)

## FLEXIBLE DISK DRIVE PERFORMANCE SPECIFICATION

|  | Single <br> Density | Double Density |
| :---: | :---: | :---: |
| Capacity (Unformatted): |  |  |
| Per Disk | 3.1 megabits | 6.2 megabits |
| Per Track | 41 kilobits | 82 kilobits |
| Capacity (Formatted): |  |  |
| Per Disk | 2.05 M bits | 4.10 megabits |
| Per Track | 26.6 K bits | 53.2 kilobits |
| Data Transfer Rate | 250 kilobits/ sec | 500 kilobits sec |
| Access Time: |  |  |
| Track-to-Track | 10 ms | 10 ms |
| Head Settling Time | 10 ms | 10 ms |
| Average Random |  |  |
| Positioning Time | 260 ms | 260 ms |
| Rotational Speed | 360 rpm | 360 rpm |
| Average Latency | 83 ms | 83 ms |
| Recording Mode | Frequency | $M^{2} \mathrm{FM}$ |
|  | Modulation |  |

## ENVIRONMENTAL CHARACTERISTICS

MEDIA

| Temperature: |  |
| :---: | :---: |
| Operating: | $15.6{ }^{\circ} \mathrm{C}$ to $51.7^{\circ} \mathrm{C}$ |
| Non-Operating: | $5^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ |
| Humidity: |  |
| Operating: | 8 to $80 \%$ (Wet bulb $29.4{ }^{\circ} \mathrm{C}$ ) |
| Non-Operating: | 8 to 90\% |
| DRIVES AND CHASSIS |  |
| Temperature: |  |
| Operating: | $10^{\circ} \mathrm{C}$ to $38^{\circ} \mathrm{C}$ |
| Non-Operating: | $-35^{\circ} \mathrm{C}$ to $65^{\circ} \mathrm{C}$ |
| Humidity: |  |
| Operating: | 20\% to $80 \%$ (Wet bulb $26.7^{\circ} \mathrm{C}$ ) |
| Non-Operating: | 5\% to 95\% |
| CONTROLLER BOARDS |  |
| Temperature: |  |
| Operating: | 0 to $55^{\circ} \mathrm{C}$ |
| Non-Operating: | $-55^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Humidity: |  |
| Operating: | Up to $95 \%$ relative humidity without condensation |
| Non-Operating: | All conditions without condensation of water or frost |

## EQUIPMENT SUPPLIED

## SINGLE DENSITY

Cabinet, Power Supplies, Line Cord, Two Drives
Single Density FDC Channel Board Single Density FDC Interface Board Dual Auxiliary Board Connector Flexible Disk Controller Cable Flexible Disk Peripheral Cable Hardware Reference Manual Reference Schematics ISIS-II Single Density System Disk ISIS-II System User's Guide

## DOUBLE DENSITY

Cabinet, Power Supplies, Line Cord, Two Drives
Double Density FDC Channel Board
Double Density FDC Interface Board Dual Auxiliary Board Connector Flexible Disk Controller Cable Flexible Disk Peripheral Cable Hardware Reference Manual Reference Schematics ISIS-II Double Density System Disk ISIS-II System User's Guide

## OPTIONAL EQUIPMENT

| MDS-BLD* | 10 Blank Flexible Disks |
| :--- | :--- |
| MDS-730/731* | Second Drive Cabinet with two addi- <br> tional drives |

## ORDERING INFORMATION

Part Number
MDS-710/110V* 711/220V

MDS-720-110V*
$721 / 220 \mathrm{~V}$

MDS-730/110V ${ }^{*} \quad$ Add-on drive unit with two drives 731/220V and double density cable, without controller and software. Can be used with double density controller.
*MDS is an ordering ccde only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

## 8051 SOFTWARE DEVELOPMENT PACKAGE

- Symbolic assembly language programming for 8051 microcontrollers
- Extends Intellec ${ }^{\circledR}$ Microcomputer Development System to support 8051 program development
- Provides assembler output in standard Intel hex format
- Macro Assembler features conditional assembly and macro capabilities
- CONV51 Converter for translation of 8048 assembly language source code to 8051 assembly language source code
- Provides upward compability from the MCS-48 ${ }^{\text {TM }}$ family of single-chip microcontrollers


## - Supports conversion of ASM48 source code macro definitions

The 8051 software development package provides development system support for the powerful 8051 family of single chip microcomputers. The package contains a symbolic macro assembler and MCS-48 source code converter.

The assembler produces absolute machine code from 8051 macro assembly language instructions. This object code may be used to program the 8751 EPROM version of the chip. The assembler output may also be debugged using the ICE-51 ${ }^{T M}$ in-circuit emulator.

The converter translates 8048 assembly language instructions into 8051 source instructions to provide software compatibility between the two families of microcontrollers.

This diskette-based software package runs under ISIS-II on an Intellec Microcomputer Development System with 64K bytes of memory.


## 8051 MACRO ASSEMBLER

## - Supports 8051 family program development on Intellec ${ }^{\circledR}$ Microcomputer Development Systems

## - Gives symbolic access to powerful 8051 hardware features

## - Produces object file, listing file and error diagnostics

## - Provides software support for many addressing and data allocation capabilities

## - Symbolic Assembler supports symbol table, cross-reference, macro capabilities, and conditional assembly

The 8051 Macro Assembler (ASM51) translates symbolic 8051 macro assembly language instructions into machine executable object code. These assembly language mnemonics are easier to program and are more readable than binary or hexadecimal machine instructions. Also, by allowing the programmer to give symbolic names to memory locations rather than absolute addresses, software design and debug are performed more quickly and reliably.

The assembler supports macro definitions and calls. This is a convenient way to program a frequently used code sequence only once. The assembler also provides conditional assembly capabilities.

Cross referencing is provided in the symbol table listing, showing the user the lines in which each symbol was defined and referenced.

ASM51 provides symbolic access to the many useful addressing features of the 8051 architecture. These features include referencing for bit and byte locations, and for providing 4-bit operations for BCD arithmetic. The assembler also provides symbolic access to hardware registers, I/O ports, control bits, and RAM addresses.

Math routines are enhanced by the MULtiply and DIVide instructions.
If an 8051 program contains errors, the assembler provides a comprehensive set of error diagnostics, which are included in the assembly listing or on another file. Program testing may be performed by using the Universal PROM Programmer and 8751 personality card to program the 8751 EPROM version of the chip, or by using the ICE-51 in-circuit emulator.


```
HCS-51 MACRO ASSEMELER PAGE 2
KREF SYHBOL TABLE LISTIMG
\begin{tabular}{|c|c|c|c|c|}
\hline name & type & value & and & references \\
\hline 8 - & n dseg & gafbe & & 24 \\
\hline 8cdein & L cseg & 1186 H & 13. & \\
\hline binaco & 1 cseg & 0118 H & & \\
\hline convrt & L CSEG & 8188 & 180 & \\
\hline
\end{tabular}

\section*{CONV51 8048 TO 8051 ASSEMBLY LANGUAGE CONVERTER UTILITY PROGRAM}

\section*{- Enables software written for the MCS-48 \({ }^{\text {TM }}\) family to be upgraded to run on the 8051 \\ - Maps each 8048 instruction to a corresponding 8051 instruction}

\section*{- Preserves comments; translates 8048 macro definitions and calls}

\section*{- Provides diagnostic information and warning messages embedded in the output listing}

The 8048 to 8051 Assembly Language Converter is a utility to help users of the MCS-48 family of microcomputers upgrade their designs with the high performance 8051 architecture. By converting 8048 source code to 8051 source code, the software investment developed for the 8048 is maintained when the system is upgraded.

The goal of the converter (CONV51) is to attain functional equivalence with the 8048 code by mapping each 8048 instruction to a corresponding 8051 instruction. In some cases a different instruction is produced because of the enhanced instruction set (e.g., bit CLR instead of ANL).

Although CONV51 tries to attain functional equivalence with each instruction, certain 8048 code sequences cannot be automatically converted. For example, a delay routine which depends on 8048 execution speed would require manual adjustment. A few instructions, in fact, have no 8051 equivalent (such as those involving P4-P7). Finally, there are a few areas of possible intervention such as PSW manipulation and interrupt processing, which at least require the user to confirm proper translation. The converter always warns the user when it cannot guarantee complete conversion.

CONV51 produces two files. The output file contains the ASM51 source program produced from the 8048 instructions. The listing file produces correlated listings of the input and output files, with warning messages in the output file to point out areas that may require users' intervention in the conversion.

\section*{SPECIFICATIONS}

\section*{OPERATING ENVIRONMENT}

\section*{Required Hardware:}

Intellec Microcomputer Development System with
64 K Bytes of RAM
Flexible Disk Drive(s)
System Console
-CRT or hard copy device

\section*{Optional Hardware:}

Universal PROM Programmer
Line Printer
ICE-51 In-Circuit Emulator

\section*{Required Software:}

ISIS-II Diskette Operating System (V3.4 or later)

\section*{Documentation Package:}

MCS-51 Macro Assembler User's Guide
MCS-51 Macro Assembly Language Pocket Reference
MCS-51 8048-to-8051 Assembly Language Converter
Operating Instructions for ISIS-II Users

\section*{ORDERING INFORMATION}
\begin{tabular}{ll} 
Part Number & Description \\
MCI-51-ASM & \begin{tabular}{l} 
8051 Software Development \\
\\
\\
Package
\end{tabular}
\end{tabular}

\section*{ICE-51 \({ }^{\text {TM }}\) 8051 IN-CIRCUIT EMULATOR}
- Precise, full-speed, real-time emulation
- Load, drive, timing characteristics
- Full-speed program RAM
- Serial and parallel ports

User-specified breakpoints
Execution trace
- User-specified qualifier registers
- Conditional trigger
- Symbolic groupings and display
- Instruction and frame modes

Emulation timer
- Full symbolic debugging
- Single-line assembly and disassembly for program instruction changes
- Macro commands and conditional block constructs for automated debugging sessions
- HELP facility: ICE-51 command syntax reference at the console

\section*{- User confidence test of ICE-51 hardware}

The ICE-51 module resides in the Intellec \({ }^{\circledR}\) Microcomputer Development System and interfaces to any user-designed 8051 system through a cable terminating in an 8051 emulator microprocessor and a pincompatible plug. The emulator processor, together with 8 K bytes of user program RAM located in the ICE-51 buffer box, replaces the 8051 device in the user system while maintaining the 8051 electrical and timing characteristics. Powerful Intellec debugging functions are thus extended into the user system. Using the ICE-51 module, the designer can emulate the system's 8051 in real-time or single-step mode. Breakpoints allow the user to stop emulation on user-specified conditions, and a trace qualifier feature allows the conditional collection of 1000 frames of trace data. Using the single-line 8051 assembler the user may alter program memory using ASM51 mnemonics and symbolic references, without leaving the emulator environment. Frequently used command sequences can be combined into compound commands and identified as macros with user-defined names.


\footnotetext{
The following are trademarks of Intel Corporation and may be used only to describe Intel products: Intel, Intellec, MCS and ICE, and the combination of MCS or ICE and a numerical suffix. Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.
}

ICE-51 \({ }^{\text {TM }}\)

\section*{FUNCTIONAL DESCRIPTION}

\section*{Integrated Hardware and Software Development}

The ICE-51 emulator allows hardware and software development to proceed interactively. This approach is more effective than the traditional method of independent hardware and software development followed by system integration. With the ICE-51 module, prototype hardware can be added to the system as it is designed. Software and hardware integration occurs while the product is being developed.
The ICE-51 emulator assists four stages of development:

\section*{SOFTWARE DEBUGGING}

It can be operated without being connected to the user's system before any of the user's hardware is available. In this stage ICE-51 debugging capabilities can be used in conjunction with the Intellec text editor and 8051 macroassembler to facilitate program development.

\section*{HARDWARE DEVELOPMENT}

The ICE-51 module's precise emulation characteristics and full-speed program RAM make it a valuable tool for debugging hardware, including timecritical serial port, parallel port, and timer interfaces.

\section*{SYSTEM INTEGRATION}

Integration of software and hardware can begin when any functional element of the user system hardware is connected to the 8051 socket. As each section of the user's hardware is completed, it is added to the prototype. Thus, each section of the hardware and software is "system" tested in real-time operation as it becomes available.

\section*{SYSTEM TEST}

When the user's prototype is complete, it is tested with the final version of the user system software. The ICE-51 module is then used for real-time emulation of the 8051 to debug the system as a completed unit.
The final product verification test may be performed using the 8751 EPROM version of the 8051 microcomputer. Thus, the ICE-51 module provides the user with the ability to debug a prototype or production system at any stage in its development without introducing extraneous hardware or software test tools.

\section*{Symbolic Debugging}

The ICE-51 emulator permits the user to define and use symbolic, rather than absolute, references to program and data memory addresses; additional symbols are predefined by the ICE-51 software for referencing registers, flags, and input/ output ports. Thus, the user need not recall or look up the addresses of key locations in his program as they change with each assembly, or become involved with machine code.
When a symbol is used for memory reference in an ICE-51 emulator command, the emulator supplies the corresponding location as stored in the ICE-51 emulator symbol table. This table can be loaded with the symbol table produced by the assembler during application program assembly. The user can obtain the symbol table during software preparation simply by using the "DEBUG" switch in the ASM51 macroassembler. Furthermore, the user can interactively modify the emulator symbol table by adding new symbols or changing or deleting old ones. This feature provides great flexibility in debugging and minimizes the need to work with hexadecimal values.
Through symbolic references in combination with other features of the emulator, the user can easily:
- Interpret the results of emulation activity collected during trace.
- Disassemble program memory to mnemonics, or assemble mnemonic instructions to executable code.
- Examine or modify 8051 internal registers, data memory, or port contents.
- Reference labels or addresses defined in a user program.

\section*{Automated Debugging and Testing}

\section*{MACRO COMMAND}

A macro is a set of commands which is given a name. A group of commands which is executed frequently can be defined as a macro. The user can execute the group of commands by typing a colon followed by the macro name. Up to ten parameters may be passed to the macro.
Macro commands can be defined at the beginning of a debug session and then used throughout the whole session. The user can save one or more macro definitions on diskette for later use. The Intellec text editor may be used to edit the macro file. The macro definitions are easy to include in any later emulation session.

The power of the development system can be applied to manufacturing testing as well as development by writing test sequences as macros. The macros are stored on diskettes for use during system test.

\section*{COMPOUND COMMAND}

Compound commands provide conditional execution of commands (IF command) and execution of commands repeatedly until certain conditions are met (COUNT, REPEAT commands).

Compound commands may be nested any number of times, and may be used in macro commands.

\section*{Example:}
\begin{tabular}{|c|c|}
\hline *DEFINE .I=0 & ; Define symbol . 1 to 0 \\
\hline *COUNT 100H & ; Repeat the following commands 100 H times. \\
\hline .*IF .I AND 1 THEN & ; Check if .I is odd \\
\hline ..*BYTE . \(1=.1\) & ; Fill the memory at location .I to value. 1 \\
\hline ..*END & \\
\hline .*.l \(=.1+1\) & ; Increment .I by 1. \\
\hline .*END & ; Command executes upon \\
\hline
\end{tabular}
(The characters *, .*, and ..* shown in this example are system prompts which include an indication of the nesting level of compound commands.)

\section*{Operating Modes}

The ICE-51 software is an Intellec RAM-based program that provides the user with easy-to-use commands for initiating emulation, defining breakpoints, controlling trace data collection, and displaying and controlling system parameters. ICE-51 commands are configured with a broad range of modifiers which provide the user with maximum flexibility in describing the operation to be performed.

\section*{EMULATION}

The ICE-51 module can emulate the operation of a prototype 8051 system, at real-time speed ( 1.2 to 12 MHz ) or in single steps. Emulation commands to the ICE-51 module control the process of setting up, running, and halting an emulation of the user's 8051 -based system. Breakpoints and tracepoints enable the ICE-51 emulator to halt emulation and provide a detailed trace of execution in any part of the user's program. A summary of the emulation commands is shown in Table 1.

\section*{Breakpoints}

The ICE-51 hardware includes two breakpoint registers that allow the user to halt emulation when specified conditions are met. The emulator con-
tinuously compares the values stored in the breakpoint registers with the status of specified address, opcode, operand, or port values, and halts emulation when this comparison is satisfied. When an instruction initiates a break, that instruction is executed completely before the break takes place. The ICE-51 emulator then regains control of the console and enters the Interrogation Mode. With the breakpoint feature, the user can request an emulation break when his program:
- Executes an instruction at a specific address or within a range of addresses.
- Executes a particular opcode.
- Receives a specific signal on a port pin.
- Fetches a particular operand from the user program memory.
- Fetches an operand from a specific address in program memory.

Table 1. Major Emulation Commands
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Command } & \multicolumn{1}{c|}{ Description } \\
\hline GO & \begin{tabular}{l} 
Begins real-time emulation and op- \\
tionally specifies break conditions.
\end{tabular} \\
BRO, BR1, BR & \begin{tabular}{l} 
Sets or displays either or both \\
Breakpoint Registers used for stop- \\
ping real-time emulation. \\
Qerforms single-step emulation. \\
QR0, QR1 \\
TR \\
Specifies match conditions for qual-
\end{tabular} \\
\begin{tabular}{l} 
Synchroniza- trace. \\
Specifies or displays trace-data col- \\
tion Line \\
Commands
\end{tabular} & \begin{tabular}{l} 
lection conditions and optionally \\
sets Qualifier Register (QRo, QR1). \\
Set and display status of synchroni- \\
zation line outputs or latched in- \\
puts. Used to allow real-time emula- \\
tion or trace to start and stop syn- \\
chronously with external events.
\end{tabular} \\
\hline
\end{tabular}

\section*{Trace and Tracepoints}

Tracing is used with both real-time and singlestep emulation to record diagnostic information in the trace buffer as a program is executed. The information collected includes opcodes executed, port values, and memory addresses. The ICE-51 emulator collects 1000 frames of trace data.

This information can be displayed as assembler instruction mnemonics, if desired, for analysis during interrogation or single-step mode. The trace-collection facility may be set to run conditionally or unconditionally. Two unique trace qualifier registers, specified in the same way as break-
point registers，govern conditional trace activity． The qualifiers can be used to condition trace data collection to take place as follows：
－Under all conditions（forever）．
－Only while the trace qualifier is satisfied．
－For the frames or instructions preceding the time when a trace qualifier is first satisfied（pre－ trigger trace）．
－For the frames or instructions after a trace qual－ ifier is first satisfied（post－triggered trace）．

Table 2 shows an example of a trace display．
Table 2．Trace Display（Instruction Mode）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& * F A L I \\
& F F A M F
\end{aligned}
\] & ICC & CPJ & JNSTP & Cticn & 「 \({ }^{\text {J }}\) & F 7 & Fs & TCIF \\
\hline frfe： & recer & Fr & mCVY & ARFTF， & Cry & SPH & Fトト & r \\
\hline Pros： & ccill & F \({ }^{\text {f }}\) & MCV & Pr，A & rep & ค0\％ & FFF & \(r\) \\
\hline Pr11： & pepor & F \({ }^{\text {c }}\) & CFE． & A & CPH & ¢P\％\({ }^{1}\) & FFF & \(\uparrow\) \\
\hline cric： & Cers \(\mathrm{H}^{\text {H }}\) & \(3 ?\) & PLC． & A & PPH & ¢8H & FFF＇ & \(r\) \\
\hline file： & resech & －ncres & MCV & ．F1，＊AA & PCH & ¢51 & FFF＇ & \(r\) \\
\hline 0¢27： & cicim & c？ & CIF & \(r\) & Cr\％ & ref & FFF＇ & r \\
\hline rcil： & rcesp & co & ClEF & A，ir & APr & Spl & FF＇\({ }^{\prime}\) & r \\
\hline rres： & ececti & rear & PCF & rep & CAP & ¢0\％ & FFi & \(r\) \\
\hline fras： & recti & atsabe & MCV &  & C1F & ¢¢\％ & Fif & \(r\) \\
\hline rcel： & crest & （＇1Fr． & tint & Crorp & AIF： & 885 & It & \(r\) \\
\hline
\end{tabular}

\section*{INTERROGATION AND UTILITY}

Interrogation and utility commands give the user convenient access to detailed information about the user program and the state of the 8051 that is useful in debugging hardware and software．

Changes can be made in memory and in the 8051 registers，flags，and port values．Commands are also provided for various utility operations such as loading and saving program files，defining sym－ bols，displaying trace data，controlling system synchronization and returning control to ISIS－II．A summary of the basic interrogation and utility commands is shown in Table 3．Two time－saving emulator features are discussed below．

SINGLE－LINE ASSEMBLERIDISASSEMBLER－ The single－line assembler／disassembler（ASM and DASM commands）permits the designer to exam－ ine and alter program memory using assembly language mnemonics，without leaving the emu－ lator environment or requiring time－consuming program reassembly．When assembling new mnemonic instructions into program memory，pre－ viously defined symbolic references（from the original program assembly，or subsequently de－ fined during the emulation session）may be used in the instruction operand field．The emulator will supply the absolute address or data values as stored in the emulator symbol table．These fea－ tures eliminate user time spent translating to and from machine code and searching for absolute ad－ dresses，with a corresponding reduction in trans－ cription errors．

Table 3．Major Interrogation and Utility Commands
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Command } & \multicolumn{1}{c|}{ Description } \\
\hline HELP & Displays help messages for ICE－51 emulator command－entry assistance． \\
LOAD & Loads user object program（8051 code）into user program memory，and user symbols into \\
& ICE－51 emulator symbol table． \\
SAVE & Saves ICE－51 emulator symbol table and／or user object program in ISIS－II hexadecimal file． \\
LIST & Copies all emulator console input and output to ISIS－II file． \\
EXIT & Terminates ICE－51 emulator operation． \\
DEFINE & Defines ICE－51 emulator symbol or macro． \\
REMOVE & Removes ICE－51 emulator symbol or macro． \\
ASM & Assembles mnemonic instructions into user program memory． \\
DASM & Disassembles and displays user program memory contents． \\
Change／Display & Change or display value of symbolic reference in ICE－51 emulator symbol table，contents of \\
Commands & key－word references（including registers，I／O ports，and status flags），or memory references． \\
EVALUATE & Evaluates expression and displays resulting value． \\
MACRO & Displays ICE－51 macro or macros． \\
INTERRUPT & Displays serial，external，or timer interrupt register settings． \\
SECONDS & Displays contents of emulation timer，in microseconds． \\
Trace Commands & Position trace buffer pointer and select format for trace display． \\
PRINT & Displays trace data pointed to by trace buffer pointer． \\
\hline
\end{tabular}

HELP - The HELF fiie aliows the user to display ICE-51 command syntax information at the intellec console. By typing "HELP", a listing of all items for which help messages are available is displayed; typing "HELP <Item>" then displays relevant information about the item requested, including typical usage examples. Table 4 shows some sample HELP messages.


Figure 1. A Typical 8051 Development Configuration. The host system is an Intellec Model 225, plus 1 megabyte dual doubledensity flexible disk storage. The ICE-51 module is connected to an SDK-51 system design kit.

\section*{Emulation Accuracy}

The speed and interface demands of a highperformance single-chip microcomputer require extremely accurate emulation, including fullspeed, real-time operation with the full function of the microcomputer. The ICE-51 emulator achieves accurate emulation with an 8051 bond-out chip, a special configuration of the 8051 microcomputer family, as its emulation processor.

Each of the 40 pins on the user plug is connected directly to the corresponding 8051 pin on the bond-out chip. Thus the user system sees the emulator as an 8051 microcomputer at the 8051 socket. The resulting characteristics provide extremely accurate emulation of the 8051, including speed, timing characteristics, load and drive values, and crystal operation. The emulator may draw more power from the user system than a standard 8051 family device.

Additional bond-out pins provide signals such as internal address, data, clock, and control lines to the emulator buffer box. These signals let static RAM in the buffer box substitute for on-chip program ROM or EPROM or external program memory. The 8 K bytes of full-speed RAM in the buffer box can be mapped in 4 K blocks to anywhere within the 64 K program memory space of the 8051 . The bond-out chip also gives the emulator "backdoor" access to internal chip operation, so that the emulator can break and trace execution without interfering with the values on the user-system pins.

Table 4. HELP Command

```

*HELF IF
If - The conditional command allows somittional expeution of one or more commands rased on the values of Doolean zonditions.
IF<exor> fTHEN} <cr> <truesi\st>::= <command> <er>|f
|ORIF<exEr> <Er> <=Ommand>::=An ICF~51 =ommand.
<true?list>|f
fELEE<<r>
<false!l!st>
END
The <expr>s are pvaluated in order as lfohit unsianed integers.
If one is reached whose value has low-order nit j (TRUE), ali
commands in the <trueslist> followino that <exor> are then
executed and all commands in tre other <trueslist>s and in the
<falseslist> are skinoed. If all <excr>s heve value with lon-
order bit ? (FALSE), then all commanis in all <true?list>s are
skipoed and, if FLSF is rresent, al1 commends in the <falsesiist>
are executed
(EY: IF .ICOP=5 THEN
ETEF
ELCF
END)

```

\section*{SPECIFICATIONS}

\section*{ICE-51 Operating Requirements}

Intellec \({ }^{\circledR}\) Microcomputer Development System ( 64 K RAM required)

\section*{System console}

Intellec \({ }^{\circledR}\) Diskette Operating System (single or double density) ISIS-II v. 3.4 or later

\section*{Equipment Supplied}
- Printed circuit boards (2)
- Emulation buffer box, Intellec interface cables, and user-interface cable with 8051 emulation processor
- Crystal power accessory
- Operating instructions manual
- Diskette-based ICE-51 software (single and double density)

\section*{Emulation Clock}

User's system clock (1.2 to 12 MHz ) or ICE-51 crystal power accessory ( 12 MHz )

\section*{Environmental Characteristics}

Operating Temperature: \(0^{\circ}\) to \(40^{\circ} \mathrm{C}\)
Operating Humidity: Up to \(95 \%\) relative humidity without condensation.

\section*{Physical Characteristics}

Printed Circuit Boards
Width: \(12.00 \mathrm{in}.(30.48 \mathrm{~cm})\)
Height: \(6.75 \mathrm{in} .(17.15 \mathrm{~cm})\)
Depth: \(0.50 \mathrm{in} .(1.27 \mathrm{~cm})\)

\section*{Buffer Box}

Width: \(8.00 \mathrm{in} .(20.32 \mathrm{~cm})\)
Length: 12.00 in ( 30.48 cm )
Depth: \(1.75 \mathrm{in} .(4.44 \mathrm{~cm})\)
Weight: \(4.0 \mathrm{lb}(1.81 \mathrm{~kg})\)

\section*{Electrical Characteristics}

DC Power Requirements (from Intellec system)
\(V_{C C}=+5 \mathrm{~V},+5 \%,-1 \%\)
\(I_{C C}=13.2 \mathrm{~A}\) max; 11.0A typical
\(V_{D D}=+12 \mathrm{~V}, \pm 5 \%\)
\(I_{D D}=0.1 \mathrm{~A}\) max; 0.05A typical
\(V_{B B}=-10 \mathrm{~V}, \pm 5 \%\)
\(I_{B B}=0.05 \mathrm{~A}\) max; 0.01 A typical

\section*{User plug characteristics at 8051 socket}

Same as 8031, 8051, or 8751 , except that the user system will see an added load of 25 pF capacitance and \(50 \mu \mathrm{~A}\) leakage from the ICE- 51 emulator user plug at ports 0,1 , and 2 .

\section*{ORDERING INFORMATION}

\section*{Part Number Description}
\(\begin{array}{ll}\text { MCI-51-ICE } & \begin{array}{l}\text { 8051 Microcontroller In-Circuit } \\ \text { Emulator, cable assembly and } \\ \text { interactive diskette software }\end{array}\end{array}\)

\title{
UPP-103* \\ UNIVERSAL PROM PROGRAMMER
}
*Replaces UPP.101, UPP. 102 Universal PROM Programmers

Intellec development system peripheral for PROM programming and verification

Provides personality cards for programming all Intel PROM families

Provides zero insertion force sockets for both 16-pin and 24-pin PROMs

Universal PROM mapper software provides powerful data manipulation and programming commands

Provides flexible power source for system logic and programming pulse generation

Holds two personality cards to facilitate programming operations using several PROM types

The UPP-103 Universal PROM Programmer is an Intellec system peripheral capable of programming and verifying all of the Intel programmable ROMs (PROMs). In addition, the UPP-103 programs the PROM memory portions of the 8748 microcomputer, 8741 UPI, the 8755 PROM and I/O chip and the 2920 signal processor. Programming and verification operations are initiated from the Intellec development system console and are controlled by the universal PROM mapper (UPM) program.


\section*{FUNCTIONAL DESCRIPTION}

\section*{Universal PROM Programmer}

The basic Universal PROM Programmer (UPP) consists of a controller module, two personality card sockets, a front panel, power supplies, a chassis, and an Intellec development system interconnection cable. An Intel 4040 -based intelligent controller monitors the commands from the Intellec System and controls the data transfer interface between the selected PROM personality card and the Intellec memory. A unique personality card contains the appropriate pulse generation functions for each Intel PROM family. Programming and verifying any Intel PROM may be accomplished by selecting and plugging in the appropriate personality card. The front panel contains a power-on switch and indicator, a reset switch, and two zero-force insertion sockets (one 16 -pin and one 24 -pin or two 24 -pin). A central power supply provides power for system logic and for PROM programming pulse generation. The Universal PROM Programmer may be used as a table top unit or mounted in a standard 19 -inch RETMA cabinet.

\section*{Universal PROM Mapper}

The Universal PROM Mapper (UPM) is the software program used to control data transfer between paper tape or diskette files and a PROM plugged into the Universal PROM Programmer. It uses Intellec system memory for intermediate storage. The UPM transfers data in 8 -bit HEX, BNPF, or binary object format between paper tape or diskette files and the Intellec system memory. While the data is in Intellec system memory, it can be displayed and changed. In addition, word length, bit position, and data sense can be adjusted as required for the PROM to be programmed. PROMs may also be duplicated or altered by copying the PROM contents into the Intellec system memory. Easy to use program and compare commands give the user complete control over programming and verification operations. The UPM eliminates the need for a variety of personalized PROM programming routines because it contains the programming algorithms for all Intel PROM families. The UPM (diskette based version) is included with the Universal PROM Programmer.

\section*{SPECIFICATIONS}

\section*{Hardware Interface}

Data - Two 8-bit unidirectional buses
Commands - 3 write commands, 2 read commands, one initiate command

\section*{Physical Characteristics}

Width - \(6 \mathrm{in} .(14.7 \mathrm{~cm})\)
Height - \(7 \mathrm{in} .(17.2 \mathrm{~cm})\)
Depth - \(17 \mathrm{in} .(41.7 \mathrm{~cm})\)
Weight - \(18 \mathrm{lb}(8.2 \mathrm{~kg})\)

\section*{Electrical Characteristics}

AC Power Requirements - \(50-60 \mathrm{~Hz} ; 115 / 230 \mathrm{~V} \mathrm{AC}: 80 \mathrm{~W}\)

\section*{Environmental Characteristics}

Operating Temperature \(-0^{\circ} \mathrm{C}\) to \(55^{\circ} \mathrm{C}\)

\section*{Optional Equipment}

\section*{Personality Cards}

UPP-816: 2716 personality card
UPP-832: 2732 personality card
UPP-848: 8748, 8741 personality card with 40-pin adaptor socket
UPP-865: 3602, 3622, 3602A, 3622A, 3621, 3604, 3624, 3604A, 3624A, 3604AL, 36046-6, 3605, 3605A, 3625, 3625A, 3608, 3628, 3636
UPP-872: 8702A/1702A personality card
UPP-878: 8708/8704/2708/2704 personality card

UPP-955: 8755A personality card with 40-pin adaptor socket

\section*{PROM Programming Sockets}

UPP-501: 16-pin/24-pin socket pair
UPP-502: 24-pin/24-pin socket pair
UPP-562: Socket adaptor for 3621, 3602, 3622, 3602A, 3622A
UPP-555: Socket adaptor for 3604AL, 36046-6, 3608, 3628, 3636
UPP-566: Socket adaptor for 3605, 3625, 3605A, 3625A

\section*{Equipment Supplied}

\section*{Cabinet}

Power supplies
4040 intelligent controller module
Specified zero insertion force socket pair
Intellec development system interface cable
Universal PROM Mapper program (diskette-based version)

\section*{Reference Manuals}

9800819 - Universal PROM Programmer User's Manual (SUPPLIED)

\section*{ORDERING INFORMATION}

\section*{Part Number Description}

UPP-103
Universal PROM programmer with 16-pin/24-pin socket pair and 24-pin/24-pin socket pair.
- Complete single-board microcomputer kit:
- Intel 8031 CPU
- ASCII keyboard and 24-character alpha-numeric display
- Wire-wrap area for custom circuitry
-User-configurable RAM
- Serial and parallel interfaces
- Extensive system software in ROM:
- Single-line assembler and disassembler
- System debugging commands Go Step Breakpoints
- Interface software:
- Serial port
- Audio cassette
- Intellec \({ }^{\text {® }}\) system

User's guide, assembly manual, and MCS-51 design manuals

The SDK-51 MCS-51 System Design Kit contains all of the components required to assemble a complete single-board microcomputer based on Intel's high-performance 8051 single-chip microcomputer. SDK-51 uses the external ROM version of the 8051 (8031). Once you have assembled the kit and supplied +5 V power, you can enter programs in MCS-51 assembly language mnemonics, translate them into MCS-51 object code, and run them under control of the system monitor. The kit supports optional memory and interface configurations, including a serial terminal link, audio cassette storage, EPROM program memory, and Intellec \({ }^{\circledR}\) development system upload and download capability.


\footnotetext{
The following are trademarks of Intel Corporation and may be used only to describe Intel products: Intel, Intellec, MCS and ICE, and the combination of MCS or ICE and a numerical suffix. Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.
}

\section*{FUNCTIONAL DESCRIPTION}

The SDK-51 is a kit which includes hardware and software components to assemble a complete MCS-51 family single-board microcomputer. Only common laboratory tools and test equipment are required to assemble the kit. Assembly generally requires 5 to 10 hours, depending on the experience of the user.

\section*{The MCS-51 Microcomputer Series}

MCS-51 is a series of high-performance singlechip microcomputers for use in sophisticated real-time applications such as instrumentation, industrial control and intelligent computer peripherals. The 8031, 8051, and 8751 microcomputers belong to the 8051 family, which is the first family in the MCS-51 series.

In addition to their advanced features for control applications, MCS-51 family devices have a microprocessor bus and arithmetic capability such as hardware multipy and divide instructions, which make the SDK-51 a versatile stand-alone microcomputer board.

\section*{The 8031, 8051, and 8751 CPUs}

The 8031, 8051, and 8751 CPUs each combine, on a single chip, a \(128 \times 8\) data RAM; 32 input/output lines; two 16 -bit timer/event counters; a fivesource, two-level nested interrupt structure; a serial I/O port; and on-chip oscillator and clock circuits. An 8051 block diagram is shown in Figure 1.
The 8031, the SDK-51's CPU, is a CPU without onchip program memory. The 8031 can address 64 K bytes of external program memory in addition to 64 K bytes of external data memory. For systems requiring extra capability, each member of the 8051 family can be expanded using standard memories and the byte-oriented MCS-80 and MCS-85 peripherals. The 8051 is an 8031 with the lower 4 K bytes of program memory filled with on-chip mask-programmable ROM while the 8751 has 4 K bytes of ultraviolet light-erasable, electrically programmable ROM (EPROM).
The 8031 CPU operates at a 12 MHz clock rate, resulting in \(4 \mu \mathrm{~s}\) multiply and divide and other instructions of \(1 \mu \mathrm{~s}\) and \(2 \mu \mathrm{~s}\).

For additional information on the 8051 family, see the 8051 User's Manual or MCS-51 Macroassembler User's Guide.


Figure 1. 8051 Block Diagram

\section*{System Software}

A compact but powerful system monitor is contained in 8 K bytes of pre-programmed ROM. The monitor includes system utilities such as command interpretation, user program debugging, and interface controls. Table 1 summarizes the SDK-51 monitor commands.

The ROM devices also include a single-line assembler and disassembler. The assembler lets you enter programs in MCS-51 assembly language mnemonics directly from the ASCII keyboard. The disassembler supports debugging by letting you look at MCS-51 instructions in mnemonic form during system interrogation.

\section*{Memory}

The two 64 K external memory spaces are combined into a single memory space which you can configure between program memory and data memory. The kit includes 1 K -byte of static RAM. The board has space and printed circuitry for an additional 15 K bytes of RAM and 8 K bytes of ROM.

\section*{User Interface}

The kit includes a typewriter-format, ASCII-subset keyboard and a 24 -character, alpha-numeric LED

Table 1. SDK-51 Commands
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Command } & \multicolumn{1}{c|}{ Operation } \\
\hline Set breakpoint & \begin{tabular}{l} 
Define addresses for breaking \\
execution. \\
Ask the system why execution \\
stopped.
\end{tabular} \\
Upload, download & \begin{tabular}{l} 
Transfer files to and from Intel- \\
lec® development system. \\
Transfer files to and from op- \\
tional cassette interface.
\end{tabular} \\
Save, load & \begin{tabular}{l} 
Define partition between pro- \\
gram memory and data mem-
\end{tabular} \\
program memory \\
ory. \\
Set baud & \begin{tabular}{l} 
Define baud rate value of serial \\
port.
\end{tabular} \\
Display memory & \begin{tabular}{l} 
Examine and change program \\
memory or data locations.
\end{tabular} \\
Assemble & \begin{tabular}{l} 
Translate an MCS-51 assembly \\
mnemonic into object code.
\end{tabular} \\
Disassemble & \begin{tabular}{l} 
Translate program memory into \\
MCS-51 assembly language
\end{tabular} \\
Gnemonics.
\end{tabular}\(\quad\)\begin{tabular}{l} 
Start execution between a se- \\
Gtep
\end{tabular}


Figure 2. Block Diagram of SDK-51 System Design Kit
display. The standard keyboard and display provide full access to all of the SDK-51's capabilities. All of the SDK-51 interfaces are controlled by a pre-programmed Intel 8041 Universal Peripheral Interface.

A \(3 \times 4\) matrix keyboard can be jumpered to port 1 of the 8031 .

\section*{Optional Interfaces}

\section*{TERMINAL}

An RS-232-compatible CRT or printing terminal or a current-loop-interface terminal may be used as a listing device by connecting it to the board's serial interface connector and supplying +12 and -12 volts to the board.

\section*{AUDIO CASSETTE}

The kit includes hardware, software, and user's guide instructions to connect and operate an audio cassette tape recorder for low-cost program and data storage.

\section*{INTELLEC SYTSTEM}

An SDK-51 and an Intellec Model 800 or Series II development system with ISIS-II can upload and download files through the serial interface without adding any software to the Intellec system.

\section*{Parallel I/O}

The kit includes an Intel 8155 parallel I/O device which expands the 8031 I/O capability by providing 22 dedicated parallel lines. Three 40 -pin headers between the 8031 and 8155 devices and the wire-wrap area facilitate interconnections with the user's custom circuitry.

\section*{Debugging}

Hardware breakpoint logic in the SDK-51 checks the address of a program or external data-memory access against values defined by the user and stops execution when it sees a "break" condition. After a breakpoint, you can examine and modify registers, memory locations, and other points in the system. A step command lets you execute instructions in a single-step mode.

\section*{Assembly and Test}

The SDK-51 assembly manual describes hardware assembly in a step-by-step process that includes checking each hardware subsystem as it is installed. Building the system requires only a few common tools and standard laboratory instruments.


Figure 3. SDK-51 Assembled with Additional RAM and ROM Devices Installed

\section*{SPECIFICATIONS}

\section*{Control Processor}

Intel 8031 microcomputer
12 MHz clock rate

\section*{Memory}

RAM - 1 K -byte static, expandable in 1 K segments to 16 K -byte with 2114 RAM devices; userconfigurable as program or data memory.
ROM - Printed circuitry for 8 K bytes of program memory in 4K segments using 2732A EPROM devices.

\section*{Interfaces}

Keyboard - 51-key, ASCII subset, typewriter format, 12 -key ( \(3 \times 4\) ) matrix

Display - 24-character, alpha-numeric
Serial - RS-232 with user-selectable baud rate. Printed circuitry for 110 baud 20 mA current loop interface. 8031 serial port.

Parallel - 22 lines, TTL compatible
Cassette - Audio cassette tape storage interface

\section*{Software}

System monitor preprogrammed in on-board ROM MCS-51 assembler and disassembler preprogrammed in on-board ROM
Interface control software preprogrammed in 8041's on-chip ROM

\section*{Assembly and Test Equipment Required}

Needle-nose pliers
Small Phillips screwdriver
Small diagonal wire cutters
Soldering pencil, \(\leq 30\) watts, \(1 / 16^{\prime \prime}\) diameter tip
Rosin-core, 60-40 solder, 0.05" diameter
Volt-Ohm-Milliammeter, 1 meg-ohm input impedance
Oscilloscope, 1 volt/division vertical sensitivity, \(200 \mu\) s/division sweep rate, single trace, internal and external triggering

\section*{Physical Characteristics}

Length - 13.5 in . \((34.29 \mathrm{~cm})\)
Width - \(12 \mathrm{in} .(30.48 \mathrm{~cm})\)
Height - 4 in. \((10.16 \mathrm{~cm})\)
Weight - \(3 \mathrm{lb}(1.36 \mathrm{~kg})\)

\section*{Electrical Characteristics}

DC Power Requirement (supplied by user, cable included with kit)
\begin{tabular}{cc} 
Voltage & Current \\
\(+5 \mathrm{~V} \pm 5 \%\) & 3 A \\
\(+12 \mathrm{~V} \pm 5 \%{ }^{*}\) & 100 mA \\
\(-12 \mathrm{~V} \pm 5 \%{ }^{*}\) & 100 mA
\end{tabular}
* \(\pm 12\) volts required only for operation with serial interface.

\section*{Environmental Characteristics}

Operating Temperature -0 to \(40^{\circ} \mathrm{C}\)
Relative Humidity - \(10 \%\) to \(90 \%\), non-condensing

\section*{Reference Manuals}

SDK-51 User's Manual
SDK-51 Assembly Manual
SDK-51 Monitor Listing
MCS. 51 Macro Assembler User's Guide
MCS-51 Macro Assembly Language Pocket Reference

\section*{ORDERING INFORMATION}

\section*{Part Number Description}

MCI-51-SDK MCS-51 System Design Kit

\section*{Appendix A PL/M Description of 8051 Instruction Set}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline - & & & & & , & & & - & - & & \\
\hline - & & & & & & & - & - & 仡 & & \\
\hline & & & & & & - & - & , & & & \\
\hline & & & & & & & & & & & \\
\hline & & & & & & & & & & & \\
\hline & & & & & & & & & & & \\
\hline & & & & & & & & & & & \\
\hline & & & & & & & & & & & \\
\hline & & & & & & = & & & & & \\
\hline
\end{tabular}
```

ISIS-IT PL/M-EO VO. \& COMFILATION OF MODULE SIMSI
OBJECT MODULE PLACED IN SIMSI.DDJ
COMPILER INVOKED BY: FI:PLNBO SIMEL. PLM PRINT(:FI:SIMSI LST) XREF DATE(SOE)

```

WTITLE('8OSI INGTRUCTION SET STMULATOR")
/ \(\because\) THE FOLLOWING IS A PLM-8O PFOGRAM TO \(5 I M U A T E\) THE OPERATION OF THE INTEL EOSI INSTRUCTION GET NO ATTEMPT HAS BEEN MADE TO GIMUATE THE I/D PORTS OR SPECTAL. FUNCTION REGTSTERS, THOUGH THERE ARE 'HOOKS' TO ACCESS EXTERMALLY-DEFINED PROCEDURES WHENEVER PO-P3 OR SBUF ARE READ OR WRTTTEN.

RELEVANT ENTRY POINTS:
'INITTALTZE' - GIMULATE HARDWARE RESET: SUBROUTTNE WITH NO INPUT PARAMETERS
'STEP' - EIPULATE EXECUTION OF ONE INSTRUCTION INPUT PARAMETEF? = STARTING ADDRESS: VALUE RETURNED \(=\) UPDATED PC.
'FETCH\&STM' - FETCH DATA FROM VARIOUS ADDRESS SPACES (SEE ROUTINE DEFINITION FOR FARAMETER DEFINTTIGN).
'STORE \(S S I M ' ~-~ S T O R E ~ D A T A ~ I N T G ~ V A R I O U G ~ A D D R E S S ~ S P A C E S ~\) CGEE ROUTINE DEFINITION FOR PARAMETER DEFINTTION).

ALL PARAMETERS PASSED TO AND FROM ALL ROUTMNE ARE GIXTEEN-BIT
\&EJFCT

／＊PREDEFINED SPECIAL SYMBOLS FOR HARDWARE REGISTERS〔NOTE：VALUES OFFSET BY BOH TD CORRESPOND TD INDEX INTG HARDकREG ARRAY（0－127）．\(* /\)
\begin{tabular}{ll}
37 & 1 \\
38 & 1 \\
39 & 1 \\
40 & 1 \\
41 & 1 \\
42 & 1 \\
43 & 1 \\
44 & 1 \\
45 & 1 \\
46 & 1 \\
47 & 1 \\
48 & 1 \\
49 & 1 \\
50 & 1 \\
51 & 1 \\
52 & 1 \\
53 & 1 \\
54 & 1 \\
55 & 1 \\
56 & 1
\end{tabular}
／＊HARDWARE REGISTER TYPE CODES ARE ASSIGNED AS FOLLOWS：
O－REGISTER UNDEFINED OR BEYOND SCOPE OF SIMULATOR；
1 －REGISTER WRITTEN OR READ SIMPLY BY DIRECT ADDRESSTNG； 2－I／O PORT；
3 －－．．（RESERUED FOR EXPANSION）K／

DECLARE HARD＊REGकATTRIB（128）BYTE DATA
\begin{tabular}{cccc}
\((2,1,1,1\), & \(0,0,0,0\), & \(1,1,1,1\), & \(1,1,0,0\), \\
\(2,0,0,0\), & \(0,0,0,0\), & \(1,2,0,0\), & \(0,0,0,0\) \\
\(2,0,0,0\), & \(0,0,0,0\), & \(1,0,0,0\), & \(0,0,0,0\), \\
\(2,0,0,0\), & \(0,0,0,0\), & \(1,0,0,0\), & \(0,0,0,0\), \\
\(0,0,0,0\), & \(0,0,0,0\), & \(0,0,0,0\), & \(0,0,0,0\), \\
\(1,0,0,0\), & \(0,0,0,0\), & \(0,0,0,0\), & \(0,0,0,0\), \\
\(1,0,0,0\), & \(0,0,0,0\), & \(0,0,0,0\), & \(0,0,0,0\), \\
\(1,0,0,0\), & \(0,0,0,0\), & \(0,0,0,0\), & \(0,0,0,0\),
\end{tabular}

DECLARE BITwREGकMAP（3E）BYTE DATA （2OH，21H，2อH，23H，24H，25H，20H，2\％H， 28H，29H，2AH，2BH， \(2 C H, ~ 2 D H, ~ 2 E H, ~ 2 F H\), BOH， \(98 H, 90 H, 98 H, \quad O A O H, O A B H, O B O H, O B E H\), OCOH，OCBH，ODOH，ODBH，OEOH，OEEH，OFOH，OFEH）；
\begin{tabular}{|c|c|c|c|}
\hline DECLARE & PO & \(Y\) & HARD\＄REG（OOH） \\
\hline DECLARE & SP & LITERALLLY & ＇HARD积EG（O1H） \\
\hline DECLARE & DPL & LITERALLY & ＇HARD \\
\hline DECLARE & DPH & LITERALLY & ＇HA \\
\hline DECLARE & TCON & LITERALLY & ＇HA \\
\hline DECLARE： & TMOD & LITERALLY & ＇HARD\＄REG \\
\hline DECLARE & TLO & LITERALLY & ＇HARD中REG（OAH） \\
\hline DECLARE & TLI & LITERALLY & ＇HARD中REG（OBH） \\
\hline DECLARE & THO & LITERALLY & ＇HARD\＄REG（OCH） \\
\hline DECLARE & TH1 & LITERALLY & ＇HARD \({ }^{\text {PREG（ODH）}}\) \\
\hline DECLARE & P1 & LITERALLY &  \\
\hline DECLARE & GCON & LITERALLY & ＇HARD蚆EG（18H） \\
\hline DECLARE & SBUF & LITERALLY & ＇HARD韦REG（19H） \\
\hline DECLARE & \(P 2\) & LITERALLY & ＇HARDकREG（2OH） \\
\hline DECLARE & IE & LITERALLY & ＇HARD \({ }^{\text {（ }}\) REG（28H） \\
\hline DECLARE & P3 & LITEFALLIY &  \\
\hline DECLARE & IP & LITERALLY & ＇HARD \({ }^{\text {a }}\) HEG（ 38 H\()\) \\
\hline DECLARE & PSW & LITERALLY & ＇HARDDREG（50H）＇； \\
\hline DECLARE & \(A C C\) & LITERALLY & ＇HARD¢REG（ 60 OH ）＇； \\
\hline DECLARE & B & LITERALLY & ＇HARD中REG（70H） \\
\hline
\end{tabular}

HARD\＆REG\＄ATTRIB（128）BYTE DATA

DECLARE（TIHE


DECLARE MASK事TABLE（8）BYTE DATA
〔00000001B，00000010B，00000100B，00001000B， 00010000B，00100000B，01000000B，100000003）；

\＄E，JECT

\section*{／＊VARIOUS MEMORY SPACE ACCESS ROUTINES：\％／}
\begin{tabular}{ll}
78 & 1 \\
79 & 2 \\
80 & 2 \\
82 & 2 \\
83 & 3 \\
84 & 3 \\
85 & 3 \\
86 & 2
\end{tabular}

FETCHकPROQRAM：FRDCEDURE（CODE末ADDR）BYTE； DECLARE（CODE \(\$ A D D R\) ）ADDRESS；
IF CODE \(\$ A D D R\)－ROM \(\$ 5 T Z E\) THEN RETURN USER \(C\) CODE（CODE \(\ddagger\) ADOR ）； ELSE DO； CALL FETCHकPROG\＄ERR（CODE末ADDR）； RETURN OOH ； END；
END FETCH\＆PROGRAM；
\begin{tabular}{ll}
87 & 1 \\
88 & 2 \\
89 & 2 \\
90 & 2 \\
91 & 2 \\
& \\
92 & 1 \\
93 & 2 \\
94 & 2 \\
95 & 2 \\
96 & 2
\end{tabular}
```

FETCHकREG：PROCEDURE（REOWNO）BYTE； DECLARE（REGWNO，REG $\$ A D D R$ ）BYTE： REG $A \mathrm{ADDR}=(\mathrm{FSW}$ AND OOO11000R $)+\mathrm{REG}$ QNO； RETURN INTGRAM（REG $\$ A D D R$ ）； END FETCHकREG；

```
 DECLARE（REGकNO，REG\＄ADDR，DATA串VALUE）BYTE； \(R E G \$ A D D R=(F S W\) AND OOO11ODOB）＋REG\＄NO； INT\＆RAM（REG \(\$ A D D R\) ）＝DATA \(\$\) UALUE；
END STOREGREG；
\(97 \quad 1\)
98 99 100 2
101
102
103
1043
1054
\(106 \quad 5\)
\(107 \quad 5\)
\(108 \quad 5\)
\(109 \quad 4\)
1104
1114
1123
113 ？

FETCHकDIR PROCEDURE（DIRWADDR末NO）BYTE；
DECLARE（DIRकADDR刺NO，HARDकREGSTNDEX，HARDकREGकTYPE）BYTE；
IF DIRकADDR \(\$ N C\)－ \(7 F H\) THEN RETURN INTकRAM（DIRकADDR कNO）；
EISE DO；

 DO CASE HARDकREG事TYFE； DO：

RETURN OOH；
END；
RETURN HARDWREQ（HARDWREQWINDEX）；
 END： END；
END FETCHWDTR；

115 2
1162
117 2
\(118 \quad 2\)

FETCHकDIRकINT：PROCEDURE（DIRकADDRकNO）BYTE；

IF DIR \(\$\) ADDR \(\$ N O=7 F H\) THEN RETURN INTकRAVI DIR末ADDR कNO）：
ELSE DO；
\begin{tabular}{ll}
119 & 3 \\
120 & 3 \\
121 & 3 \\
120 & 4 \\
123 & 5 \\
124 & 5 \\
125 & 5 \\
126 & 4 \\
127 & 4 \\
128 & 4 \\
129 & 3 \\
130 & 2
\end{tabular}
\begin{tabular}{ll}
131 & 1 \\
132 & 2 \\
133 & 2 \\
134 & 2 \\
135 & 2 \\
136 & 3 \\
137 & 3 \\
139 & 3 \\
139 & 4 \\
140 & 4 \\
141 & 4 \\
149 & 5 \\
143 & 5 \\
144 & 5 \\
145 & 4 \\
146 & 3 \\
147 & 2
\end{tabular}
\begin{tabular}{ll}
149 & 1 \\
149 & 2 \\
150 & 2 \\
151 & 2 \\
152 & 2 \\
154 & 2 \\
155 & 3 \\
156 & 3 \\
157 & 3 \\
158 & 2
\end{tabular}

FETCHITNO：PRDCEDURE（REG末ND）BYTE；
DECLARE（REGकNO，REG末ADDR，RAM\＄ADDR）BYTE；

RAM禹ADDR＝INTकRAM：REG\＄ADDR）；
IF RAM \(\$ A D O R=7 F H\)
THEN RETURN INT\＆RAM（RAMI \(A D O D R\) ）； ELSE DO；

CALLI IND \(\$ A D D R\) कERR（RAM \(\$ A D D R\) ）；
RETURN OOH：
END：
END FETCHWIND；

STORE末IND：PROCEDURE（REGWNO，DATA制ALUE）；
DECLARE（REG\＄NO，REG\＄ADDR，RAM \(\$ A D D R, D A T A q V A L U E\) ）BYTE；
REG\＄ADDR \(=(P S W\) AND \(00011000 B)+\) REG事NO
RAMWADDR＝INTWRAM（REG\＄ADDR）；
IF RAMWAODR \(=7 F H\)
THEN INTकRAM（RAM \(\$ A D O R\) ）＝DATA解ULUE；
ELSE CALL IND中ADDRまEFR（RAM办ADDR）；
106 a
HARDकREOSINDEX＝DIR\＄ADDR कNO－BOH； HARDकREG出TYPE＝HARDकREG\＄ATTRIB（HARD虫EEGINDEX）； DO CASE HARDWREG \(\$ T Y P E ;\)

DD；

RETURN OOH；
END：
RETURN HARD古REG（HARDकREOSYNDEX）；
RETURN HARD虫REG（HARDकRECकINDEX）； END；
END；
END FETCHODTR INT；

STOREFDIR：PROCEDURE（DIR末ADDR\＆NO，DATA事VALUE）；



ELSE DO：
HARD \(\ddagger\) REGकINDEX \(=\) OIR \(\$\) ADDR \({ }^{2} N O\)－ \(80 H\) ；
HARDकREGकTYPE＝HARDकREG末ATTRIB（HARD\＄REG虫INOEX）；
DO CASE HARD蚆EGWTYPE；
CALL DIRकADDRकERR（DIR \(\$\) ADDR \(\$ \mathrm{NO}\) ）；
 DO；

CALL FORT制OUTPUT（DIR事ADDR解O，DATA制ULUE：） END；
END：
END；
END GTORE末DIR：

END STOREWIND；
\begin{tabular}{ll}
167 & 1 \\
168 & 2 \\
169 & 2 \\
170 & 2 \\
171 & 2 \\
172 & 2 \\
& \\
174 & 2 \\
175 & 2
\end{tabular}

FETCH\＄BIT：PRDCEDURE（BIT\＄ADDR）BYTE； DECLARE BITकADDR BYTE； BIT\＄REG\＄ADDR＝BITकREGकMAP（BIT\＄ADDR／日）； BITकPATTERN＝FETCH\＆DIR（BIT\＆REGकADDR）； BITकMASK＝MASK\＄TABLE（BIT\＄ADDR AND OOOOO111B）； IF（BITकPATTERN AND BIT\＆MASK）\(=0\) THEN RETURN OOH： ELSE RETURN 1；
END FETCH\＆ 3 IT；

FETCHकBIT\＆INT：PROCEDURE\｛EIT\＄ADDR）BYTE； DECLARE BIT\＆ADDR BYTE； BITकREG\＄ADDR＝BIT直REQ\＄MAP（BIT\＄ADDR／8）； BIT\＄PATTERN＝FETCHकDIRकINT（BIT直REG\＄ADDR）； BIT\＄MASK＝MASK\＄TABLE（BIT\＄ADDR AND OOOOO1．11B）； IF（BIT末PATTERN AND BIT末MASK）\(=0\) THEN RETURN OOH； ELSE RETURN 1；
END FETCH\＆BITकINT；

STORE\＆BIT：PROCEDURE（BIT\＆ADDR，BITADATA）；
DECLARE（BITकADDR，BIT出DATA）BYTE； BITकREG\＄ADDR＝BITकREGकMAP（BIT\＄ADDR／E）； BITकPATTERN＝FETCHकDIR虫INT（BITकREG象ADDR）； BIT出MASK＝MASK\＄TABLE（BIT\＄ADDR AND OOOOO111D）； IF BITकDATA \(=0\) THEN BITकPATTERN＝BITकPATTERN AND（NGT BIT末MASK）； ELSE BITकPATTERN＝（BIT\＄PATTERN OR BJT\＄MASK）； CALL STORE \(\$ D I R(B I T क R E G \$ A D D R, B I T \& P A T T E R N) ;\)
END STOREकBIT；

PUSH虫TACK：PRDCEDURE（DATA利ALUE）；
DECLARE（DATA\＄VALUE）BYTE；
\(5 P=5 P+1\) ；
IF SF \(=7 F H\)
THEN INTकRAM \((S P)=D A T A \phi V A L U E ;\) ELSE CALL STACK\＄ERR（SP）；
END PUSH\＄STACK；

POP事STACK：PROCEDURE BYTE； DECLARE（DATAकVALUE）BYTE： IF SP \(=7 F H\) THEN DATA末VALUE＝INT丰RAM（SP）； ELSE IOO；
 DATA串VALUE \(=O O H\) ； END；
\(S P=S P-1\) ； RETURN DATA解ALUE；
END POPकSTACK；
\begin{tabular}{ll}
213 & 1 \\
214 & 2 \\
215 & 2 \\
216 & 2 \\
& \\
217 & 1 \\
218 & 2 \\
219 & 2 \\
220 & 2 \\
221 & 2
\end{tabular}
\begin{tabular}{ll}
222 & 1 \\
223 & 2 \\
224 & 2 \\
225 & 2
\end{tabular}

2261
227 2
\(228 \quad 2\)
2อ9 2
\(230 \quad 2\)
\begin{tabular}{ll}
231 & 1 \\
232 & 2 \\
233 & 2 \\
1 & \\
235 & 2 \\
230 & 2
\end{tabular}

2371
238 2
239 2
240 2
242 2

244 2
\(246 \quad 2\)

248 2

250
```

FETCHकPAQED\＆EXTERNAL：PROCEDURE（PAQED\＆EXTERN；ADDR：BYTE； DECLARE（PAQEDSEXTERNकADDR）BYTE； RETURN EXTERNकRAM（PAGED\＄EXTERN\＄ADDR）； END FETCHकPAQED $\$ E X T E R N A L ;$

```

STIRE故AGED\＄EXTERMAL：PROCEDURE（PAGED\＄EXTERNकADDR，DATAकBYTE）； DECLARE（PAGED丰EXTERN韦ADDR）BYTE； DECLARE DATA事BYTE BYTE； EXTERN虫RAM（PAQED末EXTERNकADDR）二 DATA末BYTE；
END STORE\＄PAGED异EXTERNAL．

> FETCH\$LONGकEXTERNAL: PROCEDURE (LONG\$EXTERNकADDR) BYTE; DECLARE (LONG\$EXTERN\$ADDR) ADDRESS; RETURN EXTERNकRAM(LDNG\$EXTERN\$ADDR);
> END FETCH\$LONG\$EXTERNAL;
 DECLARE（LONGकEXTERNFADDR）ADDRESS； DECLARE DATA象BYTE BYTE； EXTERNकRAM（LONGकEXTERNकADDR）＝DATAकBYTE；
END STOREQLONE \(5 E X T E R N A L ;\)

SIGN中EXTENDED：PROCEDURE（SIGNEDकBYTE）ADCRESS；
DECLARE SIGNED\＆BYTE BYTE；
IF（SIGNEDकBYTE AND \(10000000 B)=0\) THEN RETURN SIGNEDकBYTE； ELSE RETURN（SIGNEDकBYTE＋OFFOOH）；
END SIGNकEXTENDED；

PARITY串GTATE：PROCEDURE（DATA事BYTE）BYTE；
DECLARE（DATA故YTE，PARITY蚆IT）BYTE；
PARITY束BIT＝O；
IF（DATA象BYTE AND 00000001B）\(>0\) THEN PARITY\＄BIT＝PARITY年BIT XDR OOOOOOO1B；
IF（DATA象BYTE AND OOOOOO1OB）© O THEN PARITY定BIT＝PARITY末BIT XOR OOOOOOOIB；
IF（DATA末BYTE AND OOOOO10OB）\(>0\) THEN PARITY\＄BIT \(=P A R I T Y \$ B I T\) XOR OOOOOOO1B；
IF（DATA解BTE AND OOOO1OOOB）＜ 0 THEN PARITY官EIT＝PARITY直BIT XOR OOOOOOOLB；
IF（DATA象BYTE AND OOO1OOOOB）© 0 THEN PARITY\＆BIT＝PARTTY央BIT XOR OOOOOOOLB；
IF（DATA朝TE AND OOIOOOOOB）© 0 THEN PARITY\＄BIT＝PARITY色BIT XOR OOOOOOOIB；

\＆EJECT
／＊THE FOLLOWING CODE PROUIDES A SINGLE ENTRY POINT FOR AN EXTERNAL ROUTINE TO READ DATA FROM ALL SIMULATOR ADDRESS SF THE FIRST CALLING PARAMETER GIVES UP TO 16 BITS OF ADDRESS； THE SECOND SPECIFIES WHICH LOGICAL ADDRESS SPACE TO READ，USING THE SCHEME：
\(0=\) PROGRAM MEMORY
\(1=\) WORKING REGISTER
\(2=\) DIRECT ADDRESS（INPUTS FOR PORTS）
\(3=\) INDIRECT THROUGH REGISTER SPECIFIED
4 ＝DIRECT BIT ADDRESS（DATA RIGHT－JUSTIFIED）
\(5=\) PAGED EXTERNAL MEMORY
\(6=64 K\) EXTERNAL MEMORY（ALL WRITES CURRENTLY TO PAGE O）
7 ＝TOP－OF－STACK（SP UPDATED）
the function call returns the byte so addressed．
\begin{tabular}{ll}
258 & 1 \\
259 & 2 \\
260 & 2 \\
261 & 2 \\
262 & 2 \\
263 & 3 \\
264 & 3 \\
265 & 3 \\
266 & 3 \\
267 & 3 \\
268 & 3 \\
269 & 3 \\
270 & 3 \\
271 & 3 \\
272 & 2 \\
273 & 2
\end{tabular}
／＊THE FOLLOWING CODE PROVIDES A SINGLE ENTRY POINT FQR AN EXTERNAL ROUTINE TO WRITE DATA INTO ALL SIMULATOR ADDRESS \＆ THE FIRST CALLING PARAMETER GIVES UP TO 16 BITS OF ADDRESS； THE GECOND SPECIFIES WHICH LOGICAL ADDRESS SPACE TO READ，USING THE SCHEME：
\(0=\) PROGRAM MEMORY
\(1=\) WORKING REGISTER
\(2=\) DIRECT ADDRESS（OUTPUT LATCHES FOR PORTS）
3 ＝INDIRECT THROUGH REGISTER SPECIFIED
\(4=\) DIRECT BIT ADDRESS（DATA RIGHT－JUSTIFIED）
5 ＝PAGED EXTERNAL MEMORY
\(6=64 K\) EXTERNAL MEMORY（ALL WRITTEN CURRENTLY TO PAQE O）
\(7=\) TOP－DF－STACK（SP UPDATED）
THE THIRD PARAMETER HOLDS THE bYTE VAL UE TO bE WRITTEN．＊／
STORE末SIM：PROCEDURE（DATA\＄ADDR，DATA\＄TYPE，DATA\＄VALUE）PUBLIC； DECLARE（DATA\＄ADDR，DATA\＄TYPE，DATA末VALUE）ADDRESS；
DECLARE（DATA\＄ADDR末BYTE，DATA\＄VALUE末BYTE）BYTE；







```

|  | $=$ |
| :--- | :--- |
| 508 | $3=$ |
| 511 | $3=$ |
| 512 | $3=$ |
| 513 | $2=$ |
| 515 | $3=$ |
| 518 | $3=$ |
| 519 | $2=$ |
| 520 | $2=$ |

```
\(=\)
\(=\)
\(=\)
\(=\)
\(5211=\)
522 2 2

523 2 \(=\)
524 2＝
\(=\)
\(=\)
\(=\)
\(\because\)
\(5251=\)
\(526 \quad 2=\)

527 2＝
\(528 \quad 2=\)
529 2＝
530 2＝
\(5312=\)
\(\because\)
：
\(=\)
\(=\)
\(5321=\)
\(533 \quad 2=\)
\(5342=\)
535 2＝
536 2＝
537 e＝
538 2＝
\(\because\)
\(\because\)
\(=\)
\(\div\)
\(539 \quad 1=\)
540 2＝
\(5412=\)
\(542 \quad 2=\)
543 2 \(=\)
544 2＝
\(545 \quad 2=\)
\(=\)
\(:\)
\(\because\)
```

            THEN DO;
    ```
            THEN DO;
                    IF ACC }>= OFAH THEN PSW=PSW OR 1OOOOOOOB
                    IF ACC }>= OFAH THEN PSW=PSW OR 1OOOOOOOB
                    ACC=ACC+6;
                    ACC=ACC+6;
                END;
                END;
    IF ((ACC AND OFOH) % 9OH) OR ({FSW AND 10000000E) < O)
    IF ((ACC AND OFOH) % 9OH) OR ({FSW AND 10000000E) < O)
        THEN DO;
        THEN DO;
                IF ACC }>=O\mathrm{ OAOH THEN PSW=PSW OF 10000000B;
                IF ACC }>=O\mathrm{ OAOH THEN PSW=PSW OF 10000000B;
                ACC=ACC+6OH;
                ACC=ACC+6OH;
                END;
                END;
    PC=PC+1;
    PC=PC+1;
END DA$A;
END DA$A;
/* "DEC A" INSTRUCTIDN: */
/* "DEC A" INSTRUCTIDN: */
DEC&A: PROCEDURE;
DEC&A: PROCEDURE;
    ACC=ACC-1;
    ACC=ACC-1;
    PC=PC+1;
    PC=PC+1;
END DEC$A;
END DEC$A;
/* "DEC Rn" INSTRUCTION: */
/* "DEC Rn" INSTRUCTION: */
DEC$REG: PRDCEDURE;
DEC$REG: PRDCEDURE;
    REG$ADDR=OPCODE AND OOOOO111B;
    REG$ADDR=OPCODE AND OOOOO111B;
    REO\PhiDATA=FETCHकREG(REGकADDR);
    REO\PhiDATA=FETCHकREG(REGकADDR);
    RES$DATA=REG&DATA-1;
    RES$DATA=REG&DATA-1;
    CALL STORE$REG(REG$ADDR,REG&DATA);
    CALL STORE$REG(REG$ADDR,REG&DATA);
    PC=PC+1;
    PC=PC+1;
END DECकREG;
END DECकREG;
/* "DEC direct" INSTRUCTION: */
/* "DEC direct" INSTRUCTION: */
DEC$DIR: PROCEDURE;
DEC$DIR: PROCEDURE;
    DIR事ADDR=FETCHकPROGRAM(PC+1);
    DIR事ADDR=FETCHकPROGRAM(PC+1);
    DIR$DATA=FETCHकDIR利NT(DIRकADDR);
```

    DIR$DATA=FETCHकDIR利NT(DIRकADDR);
    ```


```

    CALL STOREकDIR(DIRकA,DDR,DIRकDATA);
    ```
    CALL STOREकDIR(DIRकA,DDR,DIRकDATA);
    PC=PC+2;
    PC=PC+2;
END DECGDIR;
END DECGDIR;
/* "DEC ERi" INSTRUCTION: */
/* "DEC ERi" INSTRUCTION: */
DECकIND: PROCEDURE;
DECकIND: PROCEDURE;
    REGWADDR=OPCODE AND OOOOOOO1B;
    REGWADDR=OPCODE AND OOOOOOO1B;
    IND$DATA=FETCH$IND (REG$ADDR);
    IND$DATA=FETCH$IND (REG$ADDR);
    INDकDATA=INDकDATA-1;
    INDकDATA=INDकDATA-1;
    CALL STORE$IND(REG$ADDR,INDकDATA);
    CALL STORE$IND(REG$ADDR,INDकDATA);
    PC=PC+1;
    PC=PC+1;
END DEC&IND;
END DEC&IND;
/* "DIV AB" INSTRUCTION: */
```

/* "DIV AB" INSTRUCTION: */

```














```

        -
    =
    = /* "XRL_ direct,#data" INSTRUCTION: */
    :=
    1036 1 =
1037 2=
1039 2 =
1039 2 =
1040 2 =
1041 2 =
1042 2=END XRLकDIRकIMM;

# 

XRLGDIR\＄IMM：PROCEDUFE； DIR ${ }^{\circ} A D D R=F E T C H \$ F R D G R A M(P C+1)$ ；

```

``` DIR事DATA＝FETCHODIRकINT（DIR末ADDR）； CALL STORE \(\ddagger D I R(D I R 末 A D D R, ~ I M M 末 D A T A\) XOR DIR \(\$ D A T A\) ）； \(\mathrm{PC=PC+3;}\) \(1042=\) END XRL\＄DIR末IMM；
```



DECLARE EXECUTIONकTIME(256) BYTE DATA

| 1, | 2, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 2, | 2, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |
| 2, | 2, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |
| 2, | 2, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |
| 2, | 2, | 1, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |
| 2, | 2, | 1, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |
| 2, | 2, | 1, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |
| 2, | 2, | 2, | 2, | 1, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |
| 2, | 2, | 2, | 2, | 4, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, |
| 2, | 2, | 2, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |
| 2, | 2, | 1, | 2, | 4, | 1, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, |
| 2, | 2, | 1, | 1, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, |
| 2, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |
| 2, | 2, | 1, | 1, | 1, | 2, | 1, | 1, | 2, | 2, | 2, | 2, | 2, | 2, | 2, | 2, |
| 2, | 2, | 2, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |
| 2, | 2, | 2, | 2, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, | 1, |

```
$EUECT
```

10671 1068 1069 1070 1071

1072
1073
1074
1075
1076
1077
1078
10793
10803
10813
10823
10833
10843
1085 3
10863

1087 3

|  |  |
| :--- | :--- |
| 1088 | 3 |
| 1089 | 3 |
| 1090 | 3 |
| 1091 | 3 |
| 1092 | 3 |
| 1093 | 3 |
| 1094 | 3 |
| 1095 | 3 |
| 1096 | 3 |
| 1097 | 3 |
| 1098 | 3 |
| 1099 | 3 |
| 1100 | 3 |
| 1101 | 3 |
| 1102 | 3 |
| 1103 | 3 |

STEP：PROCEDURE（NEXT\＄INSTRUCTION）ADDRESS PUBLIC； DECLARE NEXT事INSTRUCTION ADDRESS； PC＝NEXTकINSTRUCTION； OPCODE＝USER\＄CDDE（PC）； DO CASE OPCODE；
／＊INSTRUCTIONS CORRESPONDING TO ROW O OF OPCODE MAP （FORM OXH）：\＃／

CALL NOP；
CALL AJMP\＄ADDR11；
CALL LJMP $\ddagger$ ADDR16；
CALL RR末A；
CALL INC $\$$ A；
CALL INCEDIR；
CALL INC末IND；
CALL INC\＆IND；
CALL INCEREG；
CALL INC $\ddagger$ REG；
CALL INC\＆REG；
CALL INC末REG；
CALL INC FREG ；
CALL．INC ${ }^{\text {PREG；}}$
CALL INC FREG ；
CALL INCकREG；
／＊INSTRUCTIDNS CORRESPONDING TO ROW 1 OF OPCODE MAP （FORM 1XH）：＊／

CALL JBC $\$$ BITTREL；
CALL ACALL $\ddagger A D D R 11$ ；
CALL LCALL $\ddagger$ ADDR16：
CALL RRC ${ }^{\text {A }}$ ；
CALL DECकA；
CALL DEC $\ddagger$ DIR；
CALL DEC末IND；
CALL DEC＝IND；
CALL．DEC\＆REG；
CALL DECEREG；
CALL DECEREG；
CALL DECEREG；
CALLL DECEREG；
CALL DECEREG；
CALL DECEREG；
CALL DECAREG；

11043
11053
11063
11073
11083
11093
11103
11113
11123
1113 3
11143
11153
11163
11173
11183
11193
$1120 \quad 3$
1121 3
11223
1123 3
11243
11253
11263
11273
11283
11293
11303
11313
11323
$1133 \quad 3$
11343
11353 （FORM 2XH）：＊／

CALL JB\＆BIT\＄REL；
CALL AJMPकADDR11；
CALL RET；
CALL RL\＆A；
CALL ADD $\ddagger A \$$ IMM；
CALL ADD $\$ A \Phi D I R$ ；
CALL ADD末A\＄IND；
CALL ADD\＄A\＆IND；
CALL ADD\＄A\＄REG；
CALL ADD\＄A末REG；
CALL ADD\＄A\＄REG；
CALL ADD $\ddagger$ A $A R E G$ ；
CALL ADD末AゅREG；
CALL ADD\＄A\＄REG；
CALL ADD\＄A\＄REG；
CALL ADD $\ddagger A \neq R E G ;$
／＊INSTRUCTIONS CORRESPONDING TO ROW 3 OF OPCODE MAP （FORM 3XH）：＊／

CALL JNBकBITकREL；
CALL ACALL $\$ A D D R 11 ;$
CALL RETI；
CALL RLC $C$ A；
CALL ADDC末A末IMM；
CALL ADDC $\$ A \$ D I R$ ；
CALL ADDC $\ddagger$ A $\ddagger$ IND；
CALL ADDC $\ddagger$ A $\ddagger$ IND；
CALL ADDC $\ddagger$ AgREG；
CALL ADDC\＄A\＄REG；
CALL ADDC§AまREG；
CALL ADDC $\ddagger$ A\＄REG；
CALL ADDC末AまREG；
CALL ADDC\＆A\＄REG；
CALL ADDC末A末REG；
CALL ADDC $\$ A \neq R E G$ ；

GEJECT
／＊INSTRUCTIONS CORRESPONDING TO ROW 4 OF DPCODE MAP （FORM 4XH）：＊／

CALL JCकREL；
CALL AJMP ${ }^{\text {SADDR11；}}$
CALL ORLकDIR $\$$ A；
CALL ORL\＄DIR末IMM；
CALL ORL\＄A\＄IMM；
CALL ORL\＄A末DIR；
CALL ORL解 ${ }^{\circ}$ IND；
CALL ORL\＄A\＄IND；
CALL ORL $\$$ A $\ddagger$ REG；
CALL ORL末A ${ }^{\text {CREG；}}$
CALL ORL $\$ A$ AREG；
CALL ORL\＄A\＄REG；
CALL ORL\＄A\＄REG；
CALL ORLकA舟REG；

CALL ORL\＄A\＆REG；
／＊INSTRUCTIONS CORRESPONDING TO ROW 5 DF OPCODE MAP （FORM 5XH）：＊／

CALL JNC解EL；
CALL ACALLDADDR11；
CALL ANL $\$$ DIRकA；
CALL ANL कDIR $\$$ IMM；
CALL ANL末A末IMM；
CALL ANL $\$ A ⿻=$
CALL ANL $\$ A \$ I N D$ ；
CALL ANL \＄A\＄IND；
CALL ANL कA ${ }^{\text {क }}$ \＆REG；
CALL ANL $\ddagger$ A $\ddagger$ REG；
CALLL ANL $\ddagger$ A $\ddagger$ REG；
CALL ANL $\$$ A 9 REG；
CALL ANL $\ddagger$ AqREG；
CALL ANLकAकREG；
CALL ANL施AकREG；
CALL ANL $\$$ A $\ddagger$ REG；


## कENECT

```
/* INSTRUCTIONS CORRESPONDING TD ROW & DF DPCDDE MAP
    (FORM BXH): */
                CALL SJMP$REL;
                CALL AJMPकADDR11;
                CALL ANL轫仹IT;
                CALL MOVC&A&APC;
                    CALL DIV急AB;
                    CALL MOV和IR事DIR;
                    CALL MOV$DIR$IND;
                    CALL MOV$DIR事IND;
                    CALL MOU和IR&REG;
                    CALL MOV故IRकREG;
                CALL. MOU曹DIR$REG;
                CALL MOV$DIRकREG;
                CALL MDV婁DIRकREG;
                CALL MOU$DIRकREG;
                CALL MOV$DIR$REG;
            CALL MOV$DIR$REG;
```

                /H INSTRUCTIDNS CORRESPONDING TO ROW 9 OF OPCODE MAP
        (FORM 9XH): */
            CALL MOU\$DPTR\$IMM16;
            CALL ACALL \(\$\) ADDR11;
            CALL MOVकBITकC;
            CALL MOVC \(\$ A \$ A D P T R\);
            CALL SUBBकAकIMM;
            CALL SUBB \(\$\) A \(\$\) DIR;
            CALL SUBBकA象IND:
            CALL SUBBकA \({ }^{\text {S IND; }}\)
            CALL SUBB\$A\$REG;
            CALL SUBBGA解E;
            CALL SUBBकAकREG;
            CALL SUBBकA कREG;
            CALL SUBBकA\$REG;
            CALL SUBBकAकREG;
            CALL SUBB\$AकREG;
    CALL SUBBकAqREG;
    | 1232 | 3 |
| :--- | :--- |
| 1233 | 3 |
| 1234 | 3 |
| 1235 | 3 |
| 1236 | 3 |
| 1237 | 3 |
| 1238 | 3 |
| 1239 | 3 |
| 1240 | 3 |
| 1241 | 3 |
| 1242 | 3 |
| 1243 | 3 |
| 1244 | 3 |
| 1245 | 3 |
| 1246 | 3 |
| 1247 | 3 |

$1240 \quad 3$
12413
12423
1243 3
12443
$1245 \quad 3$
12473

12493
12503
12513
12523
12533
1254 3
12553
12563
12573
1258 3
12593
12603
12613
12623
1263 3

कEJECT
／＊INGTRUCTIONS CORRESPONDING TO ROW A OF OPCODE MAP （FORM AXH）：＊／

CALL ORLकCकCOMFक日IT；
CALL AJMP\＄ADDR11；
CALL MOV C Cक日IT；
CALL INC\＆DPTR；
CALLL MULゅAB；
CALL NOP；
CALL MOV\＆IND\＄DIR；
CALL MOV\＆IND\＄DIR；
CALL MOV\＄REG\＄DIR；
CALL MDV的EG $\ddagger D I R$ ；
CALL MOVAREG和IR；
CALL MOV\＄REG\＄DIR；
CALL MOV里REGODIR；
CALL MOV种EGDDIR；
CALL MOVAREGODIR；
CALL MOV解EGODIR；
／＊INSTRUCTIDNS CORRESPONDING TO ROW B DF OPCODE MAP （FORM BXH）：＊／

CALL ACALL－\＄ADDR11； CALL CPL\＄BIT； CALL CPL\＄C；
 CALL CJNE $A=0$ IR\＄REL； CALL CJNE $\$$ IND $\$$ IMM $\$$ REL ；
 CAIL CJNE WREG $\operatorname{I}$ IMM $\$$ REL； CALL CJME $\$$ REGEIMMIREL； CALL CJNE $\$$ REGOIMMOREL； CALL CJNEDREGOIMM\＄REL； CALL CJNE $\$$ REGOIMMOREL； CALL．CJNE $\ddagger$ REG $\operatorname{IMMOREL}$ ； CALL CJNEFREGSIMM\＄REL； CALLL CJME ${ }^{\text {CJREGOIMM }}$ IREL；
\＄EJECT
＊INSTRUCTIONS CORRESPONDING TO ROW C OF OPCODE MAP （FORM CXH）：＊／

CALL PUSH\＄DIR；
CALL AJMP家ADDR11；
CALL CLRकBIT；
CALL CLIRकC；
CALL SWAP宣A；
CALL XCHकAकDIR；
CALL XCH末A末IND；
CALL XCH\＄A末IND；
CALL $X C H \$ A \$ R E G$ ；
CALL XCH\＄A末REG；

CALL XCH\＄A事REG；
CALL XCH\＄A\＄REG；
CALL XCH\＄AकREG；
CALLL XCH\＄AकREG；
CALL XCH\＄A解EG；
／＊INSTRUCTIONS CORRESPONDING TO ROW D OF OPCDDE MAP （FORM DXH）：＊／

CALL POPकDIR；
CALL ACALL\＄ADDR11；
CALL SETBकBIT；
CALL SETB $⿻$ C ；
CALL DA ${ }^{\text {CA }}$
CALL DJNZकDIR\＆REL；
CALL．XCHD $\ddagger$ A $\$$ IND；
CALL XCHD\＄A $\ddagger$ IND；
CALL DJNZ里REGकREL；
CALI．DJNZकREGकREL；
CALL DUNZ\＄REGकREL；
CALL DUNZ\＄REGकREL；
CALLL DJNZ积EGकREL；
CALL DJNZकREGकREL；
CALL DJNZकREGकREL；


```
$EJECT
/* INSTRUCTIONS CORRESPONDING TO ROW E OF OPCODE MAF
    (FORM EXH): */
                CALL MOVX$A$DPTR;
                CALL AJMP$ADDR11;
                CALL MOVX$A$IND;
                CALL MOVX$A$IND;
                CALL CLR$A;
                CALL MOV$A$DIR;
                CALL MOV$A$IND;
                CALL MOV#A$IND;
                CALL MOV#A&REG;
                CALL MDV$A$REG;
                CALL MOV$A$REG;
                CALL MOV$A&REG;
                CALL MDV$A&REG;
                CALL MOV$A$REG;
                CALL MOV$A$REG;
                CALL MOV$A$REG;
/* INSTRUCTIONS CORRESPONDING TO ROW F OF GPCODE MAP
    (FORM FXH): */
        CALL MOVX$DPTR#A;
        CALL ACALL$ADDR11;
        CALLL MOVX$IND$A;
        CALL MOUX$IND$A;
        CALL CPL$A;
        CALL MOV$DIR$A;
        CALL MOV$IND$A;
        CALL MOV$IND$A;
        CALL MOV&REG$A;
        CALL. MOV&REG$A;
        CALL MOV$REG$A;
        CALL MOV$REG$A;
        CALL MOV$REG$A;
        CALL MOV&REG$A;
        CALL MOV$REG$A;
        CALL MOV$REG$A;
        END;
        PSW=(PSW AND 1111111OB) + PARITY$STATE(ACC);
        MACH$CYC=MACH$CYC + EXECUTION$TIME(OPCODE);
        RETURN PC;
END STEP;
```

13331 END SIM51;

## Appendix B <br> An Introduction <br> to the Intel MCS-51 <br> Single-Chip <br> Microcomputer Family

|  | - | - | - |  |  | - |  | - |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  | $18$ |  | $1$ |  |  | $1$ |  |  |  |  |



Figure 1a. 8051 Microcomputer Pinout Diagram

## 1. INTRODUCTION

In 1976 Intel introduced the MCS-48 ${ }^{\text {™ }}$ family, consisting of the 8048,8748 , and 8035 microcomputers. These parts marked the first time a complete microcomputer system, including an eight-bit CPU, 1024 8-bit words of ROM or EPROM program memory, 64 words of data memory, I/O ports and an eight-bit timer/counter could be integrated onto a single silicon chip. Depending only on the program memory contents, one chip could control a limitless variety of products, ranging from appliances or automobile engines to text or data processing equipment. Follow-on products stretched the MCS-4 ${ }^{\text {rm }}$ architecture in several directions: the 8049 and 8039 doubled the amount of on-chip memory and ran $83 \%$ faster; the 8021 reduced costs by executing a subset of the 8048 instructions with a somewhat slower clock; and the 8022 put a unique two-channel 8 -bit analog-to-digital converter on the same NMOS chip as the computer, letting the chip interface directly with analog transducers.
Now three new high-performance single-chip microcom-puters-the Intel ${ }^{\text {® }}$ 8051, 8751, and 8031-extend the advantages of Integrated Electronics to whole new product areas. Thanks to Intel's new HMOS technology, the MCS-51 ${ }^{\text {TM }}$ family provides four times the program memory and twice the data memory as the 8048 on a single chip. New I/O and peripheral capabilities both increase the range of applicability and reduce total system cost. Depending on the use, processing throughput increases by two and one-half to ten times.
This Application Note is intended to introduce the reader to the MCS-51 $1^{\text {T" }}$ architecture and features. While it does not assume intimacy with the MCS-48 ${ }^{\text {TM }}$ product line on the part of the reader, he/she should be familiar with


Figure 1b. 8051 Microcomputer Logic Symbol
some microprocessor (preferably Intel's, of course) or have a background in computer programming and digital logic.

## Family Overview

Pinout diagrams for the 8051,8751 , and 8031 are shown in Figure 1. The devices include the following features:

- Single-supply 5 volt operation using HMOS technology.
- 4096 bytes program memory on-chip (not on 8031).
- 128 bytes data memory on-chip.
- Four register banks.
- 128 User-defined software flags.
- 64 Kilobytes each program and external RAM addressability.
- One microsecond instruction cycle with 12 MHz crystal.
- 32 bidirectional I/O lines organized as four 8 -bit ports ( 16 lines on 8031).
- Multiple mode, high-speed programmable Serial Port.
- Two multiple mode, 16 -bit Timer/Counters.
- Two-level prioritized interrupt structure.
- Full depth stack for subroutine return linkage and data storage.
- Augmented MCS-48 $8^{\text {Tw }}$ instruction set.
- Direct Byte and Bit addressability.
- Binary or Decimal arithmetic.
- Signed-overflow detection and parity computation.
- Hardware Multiple and Divide in 4 usec.
- Integrated Boolean Processor for control applications.
- Upwardly compatible with existing 8048 software.

All three devices come in a standard 40 -pin Dual InLine Package, with the same pin-out, the same timing, and the same electrical characteristics. The primary difference between the three is the on-chip program memory-different types are offered to satisfy differing user requirements.

The 8751 provides 4 K bytes of ultraviolet-Erasable, Programmable Read Only Memory (EPROM) for program development, prototyping, and limited production runs. (By convention, 1 K means $2^{10}=1024$. 1 k -with a lower case " k "-equals $10^{3}=1000$.) This part may be individually programmed for a specific application using Intel's Universal PROM Programmer (UPP). If software bugs are detected or design specifications change the same part may be "erased" in a matter of minutes by exposure to ultraviolet light and reprogrammed with the modified code. This cycle may be repeated indefinitely during the design and development phase.

The final version of the software must be programmed into a large number of production parts. The 8051 has 4 K bytes of ROM which are mask-programmed with the customer's order when the chip is built. This part is considerably less expensive, but cannot be erased or altered after fabrication.

The 8031 does not have any program memory on-chip, but may be used with up to 64 K bytes of external standard or multiplexed ROMs, PROMs, or EPROMs. The 8031 fits well in applications requiring significantly larger or smaller amounts of memory than the 4 K bytes provided by its two siblings.
(The 8051 and 8751 automatically access external program memory for all addresses greater than the 4096 bytes on-chip. The External Access input is an override for all internal program memory-the 8051 and 8751 will each emulate an 8031 when pin 31 is low.)
Throughout this Note, "8051" is used as a generic term. Unless specifically stated otherwise, the point applies equally to all three components. Table 1 summarizes the quantitative differences between the members of the MCS-48 ${ }^{\text {TM }}$ and MCS-51 $1^{\text {TM }}$ families.

The remainder of this Note discusses the various MCS-51 ${ }^{\text {Tw }}$ features and how they can be used. Software and/or hard-
ware application examples illustrate many of the concepts. Several isolated tasks (rather than one complete system design example) are presented in the hope that some of them will apply to the reader's experiences or needs.
A document this short cannot detail all of a computer system's capabilities. By no means will all the 8051 instructions be demonstrated; the intent is to stress new or unique MCS-5 $1^{\text {™ }}$ operations and instructions generally used in conjunction with each other. For additional hardware information refer to the Intel MCS-51 ${ }^{\text {TM }}$ Family User's Manual, publication number 121517. The assembly language and use of ASM51, the MCS- $51^{\mathrm{TM}}$ assembler, are further described in the MCS-51 ${ }^{\text {™ }}$ Macro Assembler User's Guide, publication number 9800937.
The next section reviews some of the basic concepts of microcomputer design and use. Readers familiar with the 8048 may wish to skim through this section or skip directly to the next, "ARCHITECTURE AND ORGANIZATION."

## Microcomputer Background Concepts

Most digital computers use the binary (base 2) number system internally. All variables, constants, alphanumeric characters, program statements, etc., are represented by groups of binary digits ("bits"), each of which has the value 0 or 1 . Computers are classified by how many bits they can move or process at a time.

The MCS-51 ${ }^{\text {TM }}$ microcomputers contain an eight-bit central processing unit (CPU). Most operations process variables eight bits wide. All internal RAM and ROM, and virtually all other registers are also eight bits wide. An eight-bit ("byte") variable (shown in Figure 2) may assume one of $2^{8}=256$ distinct values, which usually represent integers between 0 and 255 . Other types of numbers, instructions, and so forth are represented by one or more bytes using certain conventions.

For example, to represent positive and negative values, the most significant bit (D7) indicates the sign of the other seven bits-0 if positive, 1 if negative-allowing integer variables between -128 and +127 . For integers with extremely large magnitudes, several bytes are manipulated together as "multiple precision" signed or unsigned integers-16, 24 , or more bits wide.

Table 1. Features of Intel's Single-Chip Microcomputers

| EPROM <br> Program <br> Memory | ROM <br> Program <br> Memory | External <br> Program <br> Memory | Program <br> Memory <br> (Int/Max) | Data <br> Memory <br> (Bytes) | Instr. <br> Cycle <br> Time | Input// <br> Output <br> Pins | Interrupt <br> Sources | Reg. <br> Banks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 8021 | - | $1 \mathrm{~K} / 1 \mathrm{~K}$ | 64 | $8.4 \mu \mathrm{Sec}$ | 21 | 0 | 1 |
| - | 8022 | - | $2 \mathrm{~K} / 2 \mathrm{~K}$ | 64 | $8.4 \mu \mathrm{Sec}$ | 28 | 2 | 1 |
| 8748 | 8048 | 8035 | $1 \mathrm{~K} / 4 \mathrm{~K}$ | 64 | $2.5 \mu \mathrm{Sec}$ | 27 | 2 | 2 |
| $8 \overline{25}$ | 8049 | 8039 | $2 \mathrm{~K} / 4 \mathrm{~K}$ | 128 | $1.36 \mu \mathrm{Sec}$ | 27 | 2 | 2 |
| 8751 | 8051 | 8031 | $4 \mathrm{~K} / 64 \mathrm{~K}$ | 128 | $1.0 \mu \mathrm{Sec}$ | 32 | 5 | 4 |

AFN-01502A


#### Abstract

The letters "MCS" have traditionally indicated a system or family of compatible Intel@ microcomputer components, including CPUs, memories, clock generators, I/O expanders, and so forth. The numerical suffix indicates the microprocessor or microcomputer which serves as the cornerstone of the family. Microcomputers in the MCS-48 ${ }^{\text {ru }}$ family currently include the 8048-series ( $8035,8048, \& 8748$ ), the 8049 -series ( $8039 \& 8049$ ), and the 8021 and 8022; the family also includes the 8243, an I/O expander compatible with each of the microcomputers. Each computer's CPU is derived from the 8048, with essentially the same architecture, addressing modes, and instruction set, and a single assembler (ASM48) serves each.

The first members of the MCS-51 ${ }^{\text {TM }}$ family are the 8051, 8751, and 8031. The architecture of the 8051 -series, while derived from the 8048 , is not strictly compatible; there are more addressing modes, more instructions, larger address spaces, and a few other hardware differences. In this Application Note the letters "MCS-51" are used when referring to architectural features of the 8051-series-features which would be included on possible future microcomputers based on the 8051 CPU. Such products could have different amounts of memory (as in the $8048 / 8049$ ) or different peripheral functions (as in the 8021 and 8022) while leaving the CPU and instruction set intact. ASM51 is the assembler used by all microcomputers in the 8051 family.


Two digit decimal numbers may be "packed" in an eightbit value, using four bits for the binary code of each digit. This is called Binary-Coded Decimal (BCD) representation, and is often used internally in programs which interact heavily with human beings.

Alphanumeric characters (letters, numbers, punctuation marks, etc.) are often represented using the American Standard Code for Information Interchange (ASCII) convention. Each character is associated with a unique seven-bit binary number. Thus one byte may represent

| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Figure 2. Representation of Bits Within an Eight-Bit "Byte" (Value shown $=01010001$ Binary = 81 decimal).
a single character, and a word or sequence of letters may be represented by a series (or "string") of bytes. Since the ASCII code only uses 128 characters, the most significant bit of the byte is not needed to distinguish between characters. Often D7 is set to 0 for all characters. In some coding schemes, D7 is used to indicate the "parity" of the other seven bits-set or cleared as necessary to ensure that the total number of " 1 " bits in the eight-bit code is even ("even parity") or odd ("odd parity"). The 8051 includes hardware to compute parity when it is needed.

A computer program consists of an ordered sequence of specific, simple steps to be executed by the CPU one-at-a-time. The method or sequence of steps used collectively to solve the user's application is called an "algorithm."

The program is stored inside the computer as a sequence of binary numbers, where each number corresponds to one of the basic operations ("opcodes") which the CPU is capable of executing. In the 8051 , each program memory location is one byte. A complete instruction consists of a sequence of one or more bytes, where the first defines the operation to be executed and additional bytes (if needed) hold additional information, such as data values or variable addresses. No instruction is longer than three bytes.

The way in which binary opcodes and modifier bytes are assigned to the CPU's operations is called the computer's "machine language." Writing a program directly in machine language is time-consuming and tedious. Human beings think in words and concepts rather than encoded numbers, so each CPU operation and resource is given a name and standard abbreviation ("mnemonic"). Programs are more easily discussed using these standard mnemonics, or "assembly language," and may be typed into an Intel ${ }^{\oplus}$ Intellec ${ }^{\circledR 8} 800$ or Series $I^{\circledR}$ microcomputer development system in this form. The development system can mechanically translate the program from assembly language "source" form to machine language "object" code using a program called an "assembler." The MCS- $5 \mathrm{I}^{\text {TM }}$ assembler is called ASM5I.

There are several important differences between a computer's machine language and the assembly language used as a tool to represent it. The machine language or instruction set is the set of operations which the CPU can perform while a program is executing ("at run-time"), and is strictly determined by the microcomputer hardware design.

The assembly language is a standard (though more-orless arbitrary) set of symbols including the instruction set mnemonics, but with additional features which further simplify the program design process. For example, ASM51 has controls for creating and formatting a program listing, and a number of directives for allocating variable storage and inserting arbitrary bytes of data into the object code for creating tables of constants.

In addition, ASM51 can perform sophisticated mathematical operations, computing adurésses or evaluating arithmetic expressions to relieve the programmer from this drudgery. However, these calculations can only use information known at "assembly time."
For example, the 8051 performs arithmetic calculations at run-time, eight bits at a time. ASM5I can do similar operations 16 bits at a time. The 8051 can only do one simple step per instruction, while ASM51 can perform complex calculations in each line of source code. However, the operations performed by the assembler may only use parameter values fixed at assembly-time, not variables whose values are unknown until program execution begins.
For example, when the assembly language source line,

## ADD A,\#(LOOP_COUNT + 1)*3

is assembled, ASM51 will find the value of the pre-viously-defined constant "LOOP_COUNT" in an internal symbol table, increment the value, multiply the sum by three, and (assuming it is between - 256 and 255 inclusive) truncate the product to eight bits. When this instruction is executed, the 8051 ALU will just add that resulting constant to the accumulator.
Some similar differences exist to distinguish number system ("radix") specifications. The 8051 does all computations in binary (though there are provisions for then converting the result to decimal form). In the course of writing a program, though, it may be more convenient to specify constants using some other radix, such as base 10. On other occasions, it is desirable to specify the ASCII code for some character or string of characters without refering to tables. ASM51 allows several representations for constants, which are converted to binary as each instruction is assembled.
For example, binary numbers are represented in the
assembly language by a series of ones and zeros (naturaily), followed by the ietter "B" (for Binary); octal numbers as a series of octal digits (0-7) followed by the letter "O" (for Octal) or "Q" (which doesn't stand for anything, but looks sort of like an " O " and is less likely to be confused with a zero).
Hexadecimal numbers are represented by a series of hexadecimal digits ( $0-9, A-F$ ), followed by (you guessed it) the letter "H." A "hex" number must begin with a decimal digit; otherwise it would look like a user-defined symbol (to be discussed later). A "dummy" leading zero may be inserted before the first digit to meet this constraint. The character string "BACH" could be a legal label for a Baroque music synthesis routine; the string " 0 BACH " is the hexadecimal constant $\mathrm{BAC}_{16}$. This is a case where adding 0 makes a big difference.
Decimal numbers are represented by a sequence of decimal digits, optionally followed by a "D." If a number has no suffix, it is assumed to be decimal-so it had better not contain any non-decimal digits. " 0 BAC" is not a legal representation for anything.
When an ASCII code is needed in a program, enclose the desired character between two apostrophes (as in '\#') and the assembler will convert it to the appropriate code (in this case 23 H ). A string of characters between apostrophes is translated into a series of constants; 'BACH' becomes $42 \mathrm{H}, 41 \mathrm{H}, 43 \mathrm{H}, 48 \mathrm{H}$.
These same conventions are used throughout the associated Intel documentation. Table 2 illustrates some of the different number formats.

## 2. ARCHITECTURE AND ORGANIZATION

Figure 3 blocks out the MCS-51 ${ }^{\text {™ }}$ internal organization. Each microcomputer combines a Central Processing Unit, two kinds of memory (data RAM plus program ROM or EPROM), Input/Output ports, and the mode,

Table 2. Notations Used to Represent Numbers

| Bit Pattern | Binary | Octal | HexaDecimal | Decimal | Signed <br> Decimal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000000 | 0B | 0Q | 00 H | 0 | 0 |
| 00000001 | 1B | 1Q | 01 H | 1 | +1 |
| $\begin{array}{lllllllll}0 & 0 & 0 & 0 & 0 & 1 & 1\end{array}$ | $111 \dot{B}$ | 7 Q | 07 H | 7 | $\cdots$ |
| 00001000 | 1000B | 10Q | 08H | 8 | +8 |
| 00001001 | 1001B | 11Q | 09H | 9 | +9 |
| 00001010 | 1010B | 12Q | 0 AH | 10 | +10 |
|  | 11118 | 170 | OF̈H | 15 | +1. +15 |
| 00010000 | 10000B | 20Q | 10H | 16 | +16 |
| all........... 0 | 1111111B | 1770 | $7 \stackrel{\text { F }}{\text { F }}$ | 127 | +127 |
| 10000000 | 10000000B | 200Q | 80 H | 128 | -128 |
| 10000001 | 10000001B | 201Q | 81 H | 129 | -127 |
| ilililillo | 11111110B | 376Q | 0FEH | 254 | $\cdots$ |
| 11111111 | 11111111B | 377Q | 0FFH | 255 | -1 |



Figure 3. Block Diagram of $\mathbf{8 0 5 1}$ Internal Structure
status, and data registers and random logic needed for a variety of peripheral functions. These elements communicate through an eight-bit data bus which runs throughout the chip, somewhat akin to indoor plumbing. This bus is buffered to the outside world through an I/O port when memory or I/O expansion is desired.

Let's summarize what each block does; later chapters dig into the CPU's instruction set and the peripheral registers in much greater detail.

## Central Processing Unit

The CPU is the "brains" of the microcomputer, reading the user's program and executing the instructions stored therein. Its primary elements are an eight-bit Arithmetic/ Logic Unit with associated registers A, B, PSW, and SP, and the sixteen-bit Program Counter and "Data Pointer" registers.


## Arithmetic Logic Unit

The ALU can perform (as the name implies) arithmetic and logic functions on eight-bit variables. The former include basic addition, subtraction, multiplication, and division; the latter include the logical operations AND, OR, and Exclusive-OR, as well as rotate, clear, complement, and so forth. The ALU also makes conditional branching decisions, and provides data paths and temporary registers used for data transfers within the system. Other instructions are built up from these primitive functions: the addition capability can increment registers or automatically compute program destination addresses; subtraction is also used in decrementing or comparing the magnitude of two variables.

These primitive operations are automatically cascaded and combined with dedicated logic to build complex instructions such as incrementing a sixteen-bit register pair. To execute one form of the compare instruction, for example, the 8051 increments the program counter three times, reads three bytes of program memory, computes a register address with logical operations, reads internal data memory twice, makes an arithmetic comparison of two variables, computes a sixteen-bit destination address, and decides whether or not to make a branch-all in two microseconds!

An important and unique feature of the MCS-51 architecture is that the ALU can also manipulate one-bit as well as eight-bit data types. Individual bits may be set, cleared, or complemented, moved, tested, and used in logic computations. While support for a more primitive data type may initially seem a step backwards in an era of increasing word length, it makes the 8051 especially well suited for controller-type applications. Such algorithms inherently involve Boolean (true/false) input and output variables, which were heretofore difficult to implement with standard microprocessors. These features are collectively referred to as the MCS-51 ${ }^{\text {TM }}$ "Boolean Processor," and are described in the so-named chapter to come.

Thanks to this powerful ALU, the 8051 instruction set fares well at both real-time control and data intensive algorithms. A total of 51 separate operations move and manipulate three data types: Boolean (1-bit), byte (8-bit), and address ( 16 -bit). All told, there are eleven addressing modes-seven for data, four for program sequence control (though only eight are used by more than just a few specialized instructions). Most operations allow several addressing modes, bringing the total number of instructions (operation/addressing mode combinations) to 111 , encompassing 255 of the 256 possible eight-bit instruction opcodes.

## Instruction Set Overview

Table 4 lists these 111 instructions classified into five groups:

- Arithmetic Operations
- Logical Operations for Byte Variables
- Data Transfer Instructions
- Boolean Variable Manipulation
- Program Branching and Machine Control

MCS-48 ${ }^{\text {TM }}$ programmers perusing Table 4 will notice the absence of special categories for Input/Output, Timer/ Counter, or Control instructions. These functions are all still provided (and indeed many new functions are added), but as special cases of more generalized operations in other categories. To explicitly list all the useful instructions involving I/O and peripheral registers would require a table approximately four times as long.

Observant readers will also notice that all of the 8048 's page-oriented instructions (conditional jumps, JMPP, MOVP, MOVP3) have been replaced with corresponding but non-paged instructions. The 8051 instruction set is entirely non-page-oriented. The MCS-48" "MOVP" instruction replacement and all conditional jump instructions operate relative to the program counter, with the actual jump address computed by the CPU during instruction execution. The "MOVP3" and "JMPP" replacements are now made relative to another sixteen-bit register, which allows the effective destination to be anywhere in the program memory space, regardless of where the instruction itself is located. There are even three-byte jump and call instructions allowing the destination to be anywhere in the 64 K program address space.

The instruction set is designed to make programs efficient both in terms of code size and execution speed. No instruction requires more than three bytes of program memory, with the majority requiring only one or two bytes. Virtually all instructions execute in either one or two instruction cycles-one or two microseconds with a $12-\mathrm{MHz}$ crystal-with the sole exceptions (multiply and divide) completing in four cycles.

Many instructions such as arithmetic and logical functions or program control, provide both a short and a long form for the same operation, allowing the programmer to optimize the code produced for a specific application. The 8051 usually fetches two instruction bytes per instruction cycle, so using a shorter form can lead to faster execution as well.

For example, any byte of RAM may be loaded with a constant with a three-byte, two-cycle instruction, but the commonly used "working registers" in RAM may be initialized in one cycle with a two-byte form. Any bit anywhere on the chip may be set, cleared, or complemented by a single three-byte logical instruction using two cycles. But critical control bits, I/O pins, and software flags may be controlled by two-byte, single cycle instructions. While three-byte jumps and calls can "go anywhere" in program memory, nearby sections of code may be reached by shorter relative or absolute versions.

| (MSB) |  | (LSB) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| cr | AC Fo | RS1 | RSo | ov | - | P |
| Symb | Position | Name and Significance |  |  |  |  |
| CY | PSW. 7 | Carry flag. <br> Set/cleared by hardware or software during certain arithmetic and logical instructions. |  |  |  |  |
| AC | PSW. 6 | Auxiliary Carry flag. <br> Set/cleared by hardware during addition or subtraction instructions to indicate carry or borrow out of bit 3 . |  |  |  |  |
| F0 | PSW. 5 | Flag 0 <br> Set/cleared/tested by software as a user-defined status flag. |  |  |  |  |
| RS 1 RS | PSW. 4 PSW. 3 | Register bank Select control bits I \& 0 . Set/cleared by software to determine working register bank (see Note). |  |  |  |  |


| Symbol | Position | Name and Significance |  |
| :---: | :---: | :---: | :---: |
| OV | PSW. 2 | Set/cleared by hardware during arithmetic instructions to indicate overflow conditions. |  |
| - | PSW. 1 | (reserved) |  |
| P | PSW. 0 | Parity flag. <br> Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the accumulator, i.e., even parity. |  |
|  | Note- | the contents of (RSI, RS0) enable the working register banks as follows: |  |
|  |  | $(0,0)$-Bank 0 | $(00 \mathrm{H}-07 \mathrm{H})$ |
|  |  | (0,1)-Bank I | $(08 \mathrm{H}-0 \mathrm{FH})$ |
|  |  | (1,0)-Bank 2 | ( $10 \mathrm{H}-17 \mathrm{H}$ ) |
|  |  | (1,1)-Bank 3 | (184-1FH) |

Figure 4. PSW-Program Status Word Organization

A significant side benefit of an instruction set more powerful than those of previous single-chip microcomputers is that it is easier to generate applications-oriented software. Generalized addressing modes for byte and bit instructions reduce the number of source code lines written and debugged for a given application. This leads in turn to proportionately lower software costs, greater reliability, and faster design cycles.

## Accumulator and PSW

The 8051 , like its 8048 predecessor, is primarily an accumulator-based architecture: an eight-bit register called the accumulator ("A") holds a source operand and receives the result of the arithmetic instructions (addition, subtraction, multiplication, and division). The accumulator can be the source or destination for logical operations and a number of special data movement instructions, including table look-ups and external RAM expansion. Several functions apply exclusively to the accumulator: rotates, parity computation, testing for zero, and so on.

Many instructions implicitly or explicitly affect (or are affected by) several status flags, which are grouped together to form the Program Status Word shown in Figure 4.
(The period within entries under the Position column is called the "dot operator," and indicates a particular bit position within an eight-bit byte. "PSW. 5 " specifies bit 5 of the PSW. Both the documentation and ASM51 use this notation.)

The most "active" status bit is called the carry flag (abbreviated "C"). This bit makes possible multiple precision arithmetic operations including addition, subtraction,
and rotates. The carry also serves as a "Boolean accumulator" for one-bit logical operations and bit manipulation instructions. The overflow flag (OV) detects when arithmetic overflow occurs on signed integer operands, making two's complement arithmetic possible. The parity flag $(\mathrm{P})$ is updated after every instruction cycle with the evenparity of the accumulator contents.

The CPU does not control the two register-bank select bits, RS1 and RS0. Rather, they are manipulated by software to enable one of the four register banks. The usage of the PSW flags is demonstrated in the Instruction Set chapter of this Note.
Even though the architecture is accumulator-based, provisions have been made to bypass the accumulator in common instruction situations. Data may be moved from any location on-chip to any register, address, or indirect address (and vice versa), any register may be loaded with a constant, etc., all without affecting the accumulator. Logical operations may be performed against registers or variables to alter fields of bits-without using or affecting the accumulator. Variables may be incremented, decremented, or tested without using the accumulator. Flags and control bits may be manipulated and tested without affecting anything else.

## Other CPU Registers

A special eight-bit register (" $B$ ") serves in the execution of the multiply and divide instructions. This register is used in conjunction with the accumulator as the second input operand and to return eight-bits of the result.
The MCS-51 family processors include a hardware stack within internal RAM, useful for subroutine linkage,
passing parameters between routines, temporary variable storage, or saving status during interrupt service routines. The Stack Pointer (SP) is an eight-bit pointer register which indicates the address of the last byte pushed onto the stack. The stack pointer is automatically incremented or decremented on all push or pop instructions and all subroutine calls and returns. In theory, the stack in the 8051 may be up to a full 128 bytes deep. (In practice, even simple programs would use a handful of RAM locations for pointers, variables, and so forth-reducing the stack depth by that number.) The stack pointer defaults to 7 on reset, so that the stack will start growing up from location 8 , just like in the 8048 . By altering the pointer contents the stack may be relocated anywhere within internal RAM.

Finally, a 16-bit register called the data pointer (DPTR) serves as a base register in indirect jumps, table look-up instructions, and external data transfers. The high- and low-order halves of the data pointer may be manipulated as separate registers (DPH and DPL, respectively) or together using special instructions to load or increment all sixteen bits. Unlike the 8048 , look-up tables can therefore start anywhere in program memory and be of arbitrary length.


## Memory Spaces

Program memory is separate and distinct from data memory. Each memory type has a different addressing mechanism, different control signals, and a different function.

The program memory array (ROM or EPROM), like an elephant, is extremely large and never forgets information, even when power is removed. Program memory is used for information needed each time power is applied: initialization values, calibration constants, keyboard layout tables, etc., as well as the program itself. The program memory has a sixteen-bit address bus; its elements
are addressed using the Program Counter or instructions which generate a sixieen-bit address.

To stretch our analogy just a bit, data memory is like a mouse: it is smaller and therefore quicker than program memory, and it goes into a random state when electrical power is applied. On-chip data RAM is used for variables which are determined or may change while the program is running.

A computer spends most of its time manipulating variables, not constants, and a relatively small number of variables at that. Since eight-bits is more than sufficient to uniquely address 128 RAM locations, the on-chip RAM address register is only one byte wide. In contrast to the program memory, data memory accesses need a single eight-bit value-a constant or another variableto specify a unique location. Since this is the basic width of the ALU and the different memory types, those resources can be used by the addressing mechanisms, contributing greatly to the computer's operating efficiency.
The partitioning of program and data memory is extended to off-chip memory expansion. Each may be added independently, and each uses the same address and data busses, but with different control signals. External program memory is gated onto the external data bus by the $\overline{\text { PSEN }}$ (Program Store Enable) control output, pin 29. External data memory is read onto the bus by the $\overline{\mathrm{RD}}$ output, pin 17, and written with data supplied from the microcomputer by the $\overline{\mathrm{WR}}$ output, pin 16. (There is no control pin to write external program ROM, which is by definition Read Only.) While both types may be expanded to up to 64 K bytes, the external data memory may optionally be expanded in 256 byte "pages" to preserve the use of P 2 as an I/O port. This is useful with a relatively small expansion RAM (such as the Intel ${ }^{\circledR} 8155$ ) or for addressing external peripherals.

Single-chip controller programs are finalized during the project design cycle, and are not modified after production. Intel's single-chip microcomputers are not "von Neumann" architectures common among main-frame and mini-computer systems: the MCS-51 $1^{\text {TM }}$ processor data memory-on-chip and external-may not be used for program code. Just as there is no write-control signal for program memory, there is no way for the CPU to execute instructions out of RAM. In return, this concession allows an architecture optimized for efficient controller applications: a large, fixed program located in ROM, a hundred or so variables in RAM, and different methods for efficiently addressing each.
(Von Neumann machines are helpful for software development and debug. An 8051 system could be modified to have a single off-chip memory space by gating together the two memory-read controls ( $\overline{\operatorname{PSEN}}$ and $\overline{\mathrm{RD}}$ ) with a two-input AND gate (Figure 5). The CPU could then write data into the common memory array using $\overline{\mathrm{WR}}$ and


Figure 5. Combining External Program and Data Memory Arrays
external data transfer instructions, and read instructions or data with the AND gate output and data transfer or program memory look-up instructions.)

In addition to the memory arrays, there is (yet) another (albeit sparsely populated) physical address space. Connected to the internal data bus are a score of specialpurpose eight-bit registers scattered throughout the chip. Some of these-B, SP, PSW, DPH, and DPL-have been discussed above. Others-1/O ports and peripheral function registers-will be introduced in the following sections. Collectively, these registers are designated as the "special-function register" address space. Even the accumulator is assigned a spot in the special-function register address space for additional flexibility and uniformity.

Thus, the MCS-51 ${ }^{\text {™ }}$ architecture supports several distinct "physical" address spaces, functionally separated at the hardware level by different addressing mechanisms, read and write control signals, or both:

- On-chip program memory;
- On-chip data memory;
- Off-chip program memory;
- Off-chip data memory;
- On-chip special-function registers.

What the programmer sees, though, are "logical" address spaces. For example, as far as the programmer is concerned, there is only one type of program memory, 64 K bytes in length. The fact that it is formed by combining on- and off-chip arrays (split $4 \mathrm{~K} / 60 \mathrm{~K}$ on the 8051 and 8751) is "invisible" to the programmer; the CPU automatically fetches each byte from the appropriate array, based on its address.
(Presumably, future microcomputers based on the MCS-51 ${ }^{\text {r" }}$ architecture may have a different physical split, with more or less of the 64 K total implemented on-chip. Using the MCS-48 ${ }^{\text {t' }}$ family as a precedent, the 8048 's 4 K potential program address space was split $1 \mathrm{~K} / 3 \mathrm{~K}$ between on- and off-chip arrays; the 8049 's was split $2 \mathrm{~K} / 2 \mathrm{~K}$.)

Why go into such tedious details about address spaces? The logical addressing modes are described in the Instruction Set chapter in terms of physical address spaces. Understanding their differences now will pay off in understanding and using the chips later.


## Input/Output Ports

The MCS-51 ${ }^{\text {TM }} \mathrm{I} / \mathrm{O}$ port structure is extremely versatile. The 8051 and 8751 each have 32 I/O pins configured as four eight-bit parallel ports (P0, P1, P2 , and P3). Each pin will input or output data (or both) under software control, and each may be referenced by a wide repertoire of byte and bit operations.

In various operating or expansion modes, some of these I/O pins are also used for special input or output functions. Instructions which access external memory use Port 0 as a multiplexed address/data bus: at the beginning of an external memory cycle eight bits of the address are output on P0; later data is transferred on the same eight pins. External data transfer instructions which supply a sixteen-bit address, and any instruction accessing external program memory, output the high-order eight bits on P2 during the access cycle. (The 8031 always uses the pins of $\mathbf{P 0}$ and $\mathbf{P} 2$ for external addressing, but Pl and P 3 are available for standard I/O.)

The eight pins of Port 3 (P3) each have a special function. Two external interrupts, two counter inputs, two serial data lines, and two timing control strobes use pins of P3 as described in Figure 6. Port 3 pins corresponding to functions not used are available for conventional I/O.

Even within a single port, I/O functions may be combined in many ways: input and output may be performed using different pins at the same time, or the same pins at different times; in parallel in some cases, and in serial in others; as test pins, or (in the case of Port 3) as additional special functions.


| Symbol Position <br> INT1 P3.3 | Name and Significance <br> Interrupt 1 input pin. Low-level or <br> falling-edge triggered. |  |
| :---: | :---: | :--- |
| INT0 | P3.2 | Interrupt 0 input pin. Low-level or <br> falling-edge triggered. |
| TXD | P3.1 | Transmit Data pin for serial port in <br> UART mode. Clock output in shift <br> register mode. |
| RXD | P3.0 | Receive Data pin for serial port in <br> UART mode. Data I/O pin in shift <br> register mode. |

Figure 6. P3-Alternate Special Functions of Port 3


## Special Peripheral Functions

There are a few special needs common among controloriented computer systems:

- keeping track of elapsed real-time;
- maintaining a count of signal transitions;
- measuring the precise width of input pulses;
- communicating with other systems or people;
- closely monitoring asynchronous external events.

Until now, microprocessor systems needed peripheral chips such as timer/counters, USARTs, or interrupt controllers to meet these needs. The 8051 integrates all of these capabilities on-chip!

## Timer/Counters

There are two sixteen-bit multiple-mode Timer/Counters on the 8051, each consisting of a "High" byte (corresponding to the 8048 " T " register) and a low byte (similar to the 8048 prescaler, with the additional flexibility of being
software-accessible). These registers are called, naturally enough, TH0, TL0, TH1, and TL1. Each pair may be independently software programmed to any of a dozen modes with a mode register designated TMOD (Figure 7), and controlled with register TCON (Figure 8).

The timer modes can be used to measure time intervals, determine pulse widths, or initiate events, with one-microsecond resolution, up to a maximum interval of 65,536 instruction cycles (over 65 milliseconds). Longer delays may easily be accumulated through software. Configured as a counter, the same hardware will accumulate external events at frequencies from D.C. to 500 KHz , with up to sixteen bits of precision.

## Serial Port Interface

Each microcomputer contains a high-speed, full-duplex, serial port which is software programmable to function in four basic modes: shift-register I/O expander, 8-bit UART, 9-bit UART, or interprocessor communications link. The UART modes will interface with standard I/O devices (e.g. CRTs, teletypewriters, or modems) at data rates from 122 baud to 31 kilobaud. Replacing the standard 12 MHz crystal with a 10.7 MHz crystal allows 110 baud. Even or odd parity (if desired) can be included with simple bit-handling software routines. Inter-processor communications in distributed systems takes place at 187 kilobaud with hardware for automatic address/data message recognition. Simple TTL or CMOS shift registers provide low-cost I/O expansion at a super-fast 1 Megabaud. The serial port operating modes are controlled by the contents of register SCON (Figure 9).

## Interrupt Capability and Control

(Interrupt capability is generally considered a CPU function. It is being introduced here since, from an applications point of view, interrupts relate more closely to peripheral and system interfacing.)


GATE Gating control. When set, Timer/counter " $x$ " is enabled only while "INTx" pin is high and "TRx" control bit is set. When cleared, timer/counter is enabled whenever "TRx" control bit is set.

C/T Timer or Counter Selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation (input from "Tx" input pin).

| M1 <br> 0 | M0 <br> 0 | Operating Mode <br> MCS-48 Timer. "TLx" serves as five- <br> bit prescaler. |
| :--- | :--- | :--- |
| 1 | 0 | 16-bit timer/counter. "THx" and "TLx" <br> are cascaded; there is no prescaler. |
| 1 | 8-bit auto-reload timer/counter. "THx" <br> holds a value which is to be reloaded <br> into "TLx" each time it overflows. |  |
| (Timer 0)TL0 is an eight-bit timer/ <br> counter controlled by the <br> standard Timer 0 control <br> bits. <br> TH0 is an eight-bit timer <br> only controlled by Timer 1 <br> control bits. |  |  |
| 1 | 1 | Timer/counter I stopped. |
| (Timer 1)Timer |  |  |

$1 \quad 1$

## Operating Mode

MCS-48 Timer. "TLx" serves as five-16-bit timer/counter. "THx" and "TLx" are cascaded; there is no prescaler.

8-bit auto-reload timer/counter. "THx" holds a value which is to be reloaded into "TLx" each time it overflows.
(Timer 0) TL0 is an eight-bit timer/ counter controlled by the standard Timer 0 control bits. only contr control bits.
(Timer 1) Timer/counter I stopped.

Figure 7. TMOD-Timer/Counter Mode Register

| (MSB) (LSB) |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TF1 | TR1 | TFO | TRO | IE1 | IT1 | IE0 | IT0 |  |  |  |
|  |  |  |  |  |  |  |  | Symbol | Position | Name and Significance |
| Symb | Position |  | Name and Significance |  |  |  |  | IEI | TCON. 3 | Interrupt 1 Edge flag. Set by hardware |
| TFI | TCON. 7 |  | on timer/counter overflow. Cleared when interrupt processed. |  |  |  |  |  |  | when external interrupt edge detected. Cleared when interrupt processed. |
| TR1 |  | ON. 6 | Tim | er 1 oftw off. | un | arn t | bit. Set/cleared mer/counter | IT1 | TCON 2 | Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts. |
| TF0 |  | ON. 5 |  | er 0 | erflo | Fla | Set by hardware flow. Cleared sed. | IE0 | TCON. 1 | Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed. |
| TR0 |  | ON. 4 |  |  |  |  | bit. Set/cleared by counter on/off. | IT0 | TCON 0 | Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts. |

Figure 8. TCON-Timer/Counter Control/Status Register
(MSB)

| SM0 | SM1 | SM2 | REN | TB8 | RB8 | TI | R1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Symbol Position Name and Significance
SM0 SCON. 7 Serial port Mode control bit 0. Set/cleared by software (see note).

SM1 SCON. 6 Serial port Mode control bit 1. Set/cleared by software (see note).

SM2 SCON. 5 Serial port Mode control bit 2. Set by software to disable reception of frames for which bit 8 is zero.

REN SCON. 4 Receiver Enable control bit. Set/cleared by software to enable/disable serial data reception.

TB8 SCON. 3 Transmit Bit 8. Set/cleared by hardware to determine state of ninth data bit transmitted in 9-bit UART mode.

Figure 9. SCON-Serial Port Control/Status Register

These peripheral functions allow special hardware to monitor real-time signal interfacing without bothering the CPU. For example, imagine serial data is arriving from one CRT while being transmitted to another, and one timer/counter is tallying high-speed input transitions while the other measures input pulse widths. During all of this the CPU is thinking about something else.

But how does the CPU know when a reception, transmission, count, or pulse is finished? The 8051 programmer can choose from three approaches.

TCON and SCON contain status bits set by the hardware when a timer overflows or a serial port operation is completed. The first technique reads the control register into the accumulator, tests the appropriate bit, and does a conditional branch based on the result. This "polling" scheme (typically a three-instruction sequence though additional instructions to save and restore the accumulator may sometimes be needed) will surely be familiar to programmers used to multi-chip microcomputer systems and peripheral controller chips. This process is rather cumbersome, especially when monitoring multiple peripherals.

As a second approach, the 8051 can perform a conditional branch based on the state of any control or status bit or input pin in a single instruction; a four instruction sequence could poll the four simultaneous happenings mentioned above in just eight microseconds.
Unfortunately, the CPU must still drop what it's doing to test these bits. A manager cannot do his own work well if he is continuously monitoring his subordinates; they should interrupt him (or her) only when they need attention or guidance. So it is with machines: ideally, the CPU would not have to worry about the peripherals until they require servicing. At that time, it would postpone the
background task long enough to handle the appropriate device, then return to the point where it left off.
This is the basis of the third and generally optimal solution, hardware interrupts. The 8051 has five interrupt sources: one from the serial port when a transmission or reception is complete, two from the timers when overflows occur, and two from input pins INT0 and INT1. Each source may be independently enabled or disabled to allow polling on some sources or at some times, and each may be classified as high or low priority. A high priority source can interrupt a low priority service routine; the manager's boss can interrupt conferences with subordinates. These options are selected by the interrupt enable and priority control registers, IE and IP (Figures 10 and 11).
Each source has a particular program memory address associated with it (Table 3), starting at 0003 H (as in the 8048) and continuing at eight-byte intervals. When an event enabled for interrupts occurs the CPU automatically executes an internal subroutine call to the corresponding address. A user subroutine starting at this location (or jumped to from this location) then performs the instructions to service that particular source. After completing the interrupt service routine, execution returns to the background program.

Table 3. 8051 Interrupt Sources and Service Vectors

| Interrupt <br> Source | Service Routine <br> Starting Address |
| :--- | :---: |
| (Reset) | 0000 H |
| External 0 | 0003 H |
| Timer/Counter 0 | 000 BH |
| External 1 | 0013 H |
| Timer/Counter 1 | 001 BH |
| Serial Port | 0023 H |



Figure 10. IE-Interrupt Enable Register
(MSB)

| - | - | - | PS | PT1 | PX1 | PTO | PXO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Symbol Position Name and Significance

| - | IP. 7 | (reserved) |
| :--- | :--- | :--- |
| - | IP. 6 | (reserved) |

- IP. 5 (reserved)

PS IP. 4 Serial port Priority control bit. Set/cleared by software to specify high/low priority interrupts for Serial port.

PT1 IP. 3 Timer 1 Priority control bit. Set/cleared by software to specify high/low priority interrupts for timer/counter 1 .

## Symbol Position Name and Significance

PX1 IP. 2 External interrupt 1 Priority control bit. Set/cleared by software to specify high/low priority interrupts for INT1.

PT0 IP.I Timer 0 Priority control bit. Set/cleared by software to specify high/low priority interrupts for timer/counter 0 .

PX0 IP. 0 External interrupt 0 Priority control bit. Set/cleared by software to specify high/low priority interrupts for INT0.

Figure 11. IP—Interrupt Priority Control Register

Table 4. MCS-51 ${ }^{\text {™ }}$ Instruction Set Description


## 3. INSTRUCTION SET AND ADDRESSING MODES

The 8051 instruction set is extremely regular, in the sense that most instructions can operate with variables from several different physical or logical address spaces. Before getting deeply enmeshed in the instruction set proper, it is important to understand the details of the most common data addressing modes. Whereas Table 4 summarizes the instructions set broken down by functional
group, this chapter starts with the addressing mode classes and builds to include the related instructions.

## Data Addressing Modes

MCS-51 assembly language instructions consist of an operation mnemonic and zero to three operands separated by commas. In two operand instructions the destination is specified first, then the source. Many byte-wide data
operations (such as ADD or MOV) inherently use the accumulator as a source operand and/or to receive the result. For the sake of clarity the letter " A " is specified in the source or destination field in all such instructions. For example, the instruction,

## ADD A,<source>

will add the variable<source>to the accumulator, leaving the sum in the accumulator.

The operand designated "<source>" above may use any of four common logical addressing modes:

- Register-one of the working registers in the currently enabled bank.
- Direct-an internal RAM location, I/O port, or special-function register.
- Register-indirect-an internal RAM location, pointed to by a working register.
- Immediate data-an eight-bit constant incorporated into the instruction.
The first three modes provide access to the internal RAM and Hardware Register address spaces, and may therefore be used as source or destination operands; the last mode accesses program memory and may be a source operand only.
(It is hard to show a "typical application" of any instruction without involving instructions not yet described. The following descriptions use only the self-explanatory ADD and MOV instructions to demonstrate how the four addressing modes are specified and used. Subsequent examples will become increasingly complex.)


## Register Addressing

The 8051 programmer has access to eight "working registers," numbered R0-R7. The least-significant three-bits of the instruction opcode indicate one register within this logical address space. Thus, a function code and operand address can be combined to form a short (one byte) instruction (Figure 12.a).

The 8051 assembly language indicates register addressing with the symbol Rn (where n is from 0 to 7) or with a symbolic name previously defined as a register by the EQUate or SET directives. (For more information on assembler directives see the Macro Assembler Reference Manual.)

Example 1-Adding Two Registers Together


There are four such banks of working registers, only one of which is active at a time. Physically, they occupy the first 32 bytes of on-chip data RAM (addresses $0-1 \mathrm{FH}$ ). PSW bits 4 and 3 determine which bank is active. A
hardware reset enables register bank 0 ; to select a different bank the programmer modifies PSW bits 4 and 3 accordingly.
Example 2-Selecting Alternate Memory Banks
MOV PSW, MOOO1000OB SELECT BANK 2
Register addressing in the 8051 is the same as in the 8048 family, with two enhancements: there are four banks rather than one or two, and 16 instructions (rather than 12) can access them.

## Direct Byte Arddressing

Direct addressing can access any on-chip variable or hardware register. An additional byte appended to the opcode specifies the location to be used (Figure 12.b).

Depending on the highest order bit of the direct address byte, one of two physical memory spaces is selected. When the direct address is between 0 and $127(00 \mathrm{H}-7 \mathrm{FH})$ one of the 128 low-order on-chip RAM locations is used. (Future microcomputers based on the MCS-51 ${ }^{\text {TM }}$ architecture may incorporate more than 128 bytes of on-chip RAM. Even if this is the case, only the low-order 128 bytes will be directly addressable. The remainder would be accessed indirectly or via the stack pointer.)

Example 3 - Adding RAM Location Contents


All I/O ports and special function, control, or status registers are assigned addresses between 128 and 255 ( $80 \mathrm{H}-0 \mathrm{FFH}$ ). When the direct address byte is between these limits the corresponding hardware register is accessed. For example, Ports 0 and 1 are assigned direct addresses 80 H and 90 H , respectively. A complete list is presented in Table 5. Don't waste your time trying to memorize the addresses in Table 5. Since programs using absolute addresses for function registers would be difficult to write or understand, ASM51 allows and understands the abbreviations listed instead.

Example 4-Adding Input Port Data to Output Port Data
; PRTADR ADD DATA INPUT ON PGRT :
; PRTADR ADD DATA INPUT ON PORT :
; TO DATA PREVIOUSLY OUTPUT TO DATA PREVIOUSLY OUTPUT
ON PORT 0
; PRTADR: MOV A, PO
Direct addressing allows all special-function registers in the 8051 to be read, written, or used as instruction operands. In general, this is the only method used for accessing I/O ports and special-function registers. If direct addressing is used with special-function register addresses other than those listed, the result of the instruction is undefined.

The 8048 does not have or need any generalized direct addressing mode, since there are only five special registers (BUS, P1, P2, PSW, \& T) rather than twenty. Instead, 16 special 8048 opcodes control output bits or read or write each register to the accumulator. These functions are all subsumed by four of the 27 direct addressing instructions of the 8051 .

Table 5. 8051 Hardware Register Direct Addresses

| Register | Address | Function |
| :--- | :---: | :--- |
| P0 | $80 \mathrm{H}^{*}$ | Port 0 |
| SP | 81 H | Stack Pointer |
| DPL | 82 H | Data Pointer (Low) |
| DPH | 83 H | Data Pointer (High) |
| TCON | $88 \mathrm{H}^{*}$ | Timer register |
| TMOD | 89 H | Timer Mode register |
| TL0 | 8 AH | Timer 0 Low byte |
| TLI | 8 BH | Timer 1 Low byte |
| TH0 | 8 CH | Timer 0 High byte |
| THI | $8 \mathrm{DH}^{*}$ | Timer 1 High byte |
| P1 | $90 \mathrm{H}^{*}$ | Port 1 |
| SCON | $98 \mathrm{H}^{*}$ | Serial Port Control register |
| SBUF | 99 H | Serial Port data Buffer |
| P2 | $0 \mathrm{~A}^{*} \mathrm{H}^{*}$ | Port 2 |
| IE | $0 \mathrm{~A} 8 \mathrm{H}^{*}$ | Interrupt Enable register |
| P3 | $0 \mathrm{~B} 0 \mathrm{H}^{*}$ | Port 3 |
| IP | $0 \mathrm{~B} 8 \mathrm{H}^{*}$ | Interrupt Priority register |
| PSW | $0 D 0 \mathrm{H}^{*}$ | Program Status Word |
| ACC | $0 \mathrm{E} 0 \mathrm{H}^{*}$ | Accumulator (direct address) |
| B | $0 \mathrm{~F} 0 \mathrm{H}^{*}$ | B register |

* $=$ bit addressable register.


## Register-Indirect Addressing

How can you handle variables whose locations in RAM are determined, computed, or modified while the program is running? This situation arises when manipulating sequential memory locations, indexed entries within tables in RAM, and multiple precision or string operations. Register or Direct addressing cannot be used, since their operand addresses are fixed at assembly time.
The 8051 solution is "register-indirect RAM addressing." R0 and R1 of each register bank may operate as index or pointer registers, their contents indicating an address into RAM. The internal RAM location so addressed is the actual operand used. The least significant bit of the instruction opcode determines which register is used as the "pointer" (Figure 12.c).

In the 8051 assembly language, register-indirect addressing is represented by a commercial "at" sign ("@") preceding R0, R1, or a symbol defined by the user to be equal to R0 or R1.
Example 5-Indirect Addressing


Indirect addressing on the 8051 is the same as in the 8048 family, except that all eight bits of the pointer register contents are significant; if the contents point to a nonexistent memory location (i.e., an address greater than 7 FH on the 8051 ) the result of the instruction is undefined. (Future microcomputers based on the MCS-51 ${ }^{\text {TM }}$ architecture could implement additional memory in the on-chip RAM logical address space at locations above 7 FH .) The 8051 uses register-indirect addressing for five new instructions plus the 13 on the 8048 .

## Immediate Addressing

When a source operand is a constant rather than a variable (i.e.-the instruction uses a value known at assembly time), then the constant can be incorporated into the instruction. An additional instruction byte specifies the value used (Figure 12.d).

The value used is fixed at the time of ROM manufacture or EPROM programming and may not be altered during program execution. In the assembly language immediate operands are preceded by a number sign ("\#"). The operand may be either a numeric string, a symbolic variable, or an arithmetic expression using constants.

Example 6-Adding Constants Using Immediate Addressing

> ¿ IMMADR ADD THE CONSTANT 12 (DECIMAL) TO THE CONSTANT 34 (DECIMAL) LEAVE SUM IN ACCUMULATOR. IMMADR: MOV AD A, 12    ADD A, 34

The preceding example was included for consistency; it has little practical value. Instead, ASM51 could compute the sum of two constants at assembly time.

Example 7 - Adding Constants Using ASM5I Capabilities

a.) Register Addressing:

b.) Direct Addressing:

c.) Register-indirect Addressing:

d.) Immediate Addressing:


Figure 12. Data Addressing Machine Code Formats

## Addressing Mode Combinations

The above examples all demonstrated the use of the four data-addressing modes in two-operand instructions (MOV, ADD) which use the accumulator as one operand. The operations ADDC, SUBB, ANL, ORL, and XRL (all to be discussed later) could be substituted for ADD in each example. The first three modes may be also be used for the XCH operation or, in combination with the Immediate Addressing mode (and an additional byte), loaded with a constant. The one-operand instructions INC and DEC, DJNZ, and CJNE may all operate on the accumulator, or may specify the Register, Direct, and Register-indirect addressing modes. Exception: as in the 8048, DJNZ cannot use the accumulator or indirect addressing. (The PUSH and POP operations cannot inherently address the accumulator as a special register either. However, all three can directly address the accumulator as one of the twenty special-function registers by putting the symbol " $A C C$ " in the operand field.)

## Advantages of Symbolic Addressing

Like most assembly or higher-level programming languages, ASM51 allows instructions or variables to be given appropriate, user-defined symbolic names. This is done for instruction lines by putting a label followed by a colon (":") before the instruction proper, as in the above examples. Such symbols must start with an alphabetic character (remember what distinguished BACH from 0 BACH ?), and may include any combination of letters, numbers, question marks ("?") and underscores ("_"). For very long names only the first 31 characters are relevant.
Assembly language programs may intermix upper- and lower-case letters arbitrarily, but ASM51 converts both to upper-case. For example, ASM51 will internally process an " 1 " for an " i " and, of course, "A_TOOTH" for "a_tooth."
The underscore character makes symbols easier to read and can eliminate potential ambiguity (as in the label for a subroutine to switch two entires on a stack, "S_EXCHANGE"). The underscore is significant, and would distinguish between otherwise-identical character strings.
ASM5I allows all variables (registers, ports, internal or external RAM addresses, constants, etc.) to be assigned labels according to these rules with the EQUate or SET directives.

> Example 8 -Symbolic Addressing of Variables Defined as RAM Locations


Notice from Table 4 that the MCS- $51^{\text {Tm }}$ instruction set has relatively few instruction mnemonics (abbreviations) for the programmer to memorize. Different data types or addressing modes are determined by the operands specified, rather than variations on the mnemonic. For example, the mnemonic "MOV" is used by 18 different instructions to operate on three data types (bit, byte, and address). The fifteen versions which move byte variables between the logical address spaces are diagrammed in Figure 13. Each arrow shows the direction of transfer from source to destination.
Notice also that for most instructions allowing register addressing there is a corresponding direct addressing instruction and vice versa. This lets the programmer begin writing 8051 programs as if (s)he has access to 128 different registers. When the program has evolved to the point where the programmer has a fairly accurate idea how often each variable is used, he/she may allocate the working registers in each bank to the most "popular" variables. (The assembly cross-reference option will show exactly how often and where each symbol is referenced.) If symbolic addressing is used in writing the source program only the lines containing the symbol definition will need to be changed; the assembler will produce the appropriate instructions even though the rest of the program is left untouched. Editing only the first two lines of Example 8 will shrink the six-byte code segment produced in half.


#### Abstract

How are instruction sets "counted"? There is no standard practice; different people assessing the same CPU using different conventions may arrive at different totals.


Each operation is then broken down according to the different addressing modes (or combinations of addressing modes) it can accommodate. The "CLR" mnemonic is used by two instructions with respect to bit variables ("CLR C" and "CLR bit") and once ("CLR A") with regards to bytes. This expansion yields the 111 separate instructions of Table 4.
The method used for the MCS-51® instruction set first breaks it down into "operations": a basic function applied to a single data type. For example, the four versions of the ADD instruction are grouped to form one operation addition of eight-bit variables. The six forms of the ANL instruction for byte variables make up a different operation; the two forms of ANL which operate on bits are considered still another. The MOV mnemonic is used by three different operation classes, depending on whether bit, byte; or 16-bit values are affected. Using this terminology the 8051 can perform 51 different operations.


Figure 13. Road map for moving data bytes

Example 9-Redeclaring Example 8 Symbols as Registers


## Arithmetic Instruction Usage - ADD, ADDC, SUBB and DA

The ADD instruction adds a byte variable with the accumulator, leaving the result in the accumulator. The carry flag is set if there is an overflow from bit 7 and cleared otherwise. The AC flag is set to the carry-out from bit 3 for use by the DA instruction described later. ADDC adds the previous contents of the carry flag with the two byte variables, but otherwise is the same as ADD.

The SUBB (subtract with borrow) instruction subtracts the byte variable indicated and the contents of the carry flag together from the accumulator, and puts the result back in the accumulator. The carry flag serves as a "Borrow Required" flag during subtraction operations; when a greater value is subtracted from a lesser value (as in subtracting 5 from 1) requiring a borrow into the highest order bit, the carry flag is set; otherwise it is cleared.

When performing signed binary arithmetic, certain combinations of input variables can produce results which seem to violate the Laws of Mathematics. For example, adding 7 FH (127) to itself produces a sum of 0 FEH , which is the two's complement representation of -2 (refer back to Table 2)! In "normal" arithmetic, two positive values can't have a negative sum. Similarly, it is normally impossible to subtract a positive value from a negative value and leave a positive result - but in two's complement there are instances where this too may happen. Fundamentally, such anomolies occur when the magnitude of the resulting value is too great to "fit" into the seven bits allowed for it; there is no one-byte two's complement representation for 254 , the true sum of 127 and 127.

The MCS-5 $1^{\text {TM }}$ processors detect whether these situations occur and indicate such errors with the OV flag. ( OV may be tested with the conditional jump instructions JB and JNB, described under the Boolean Processor chapter.)
At a hard ware level, OV is set if there is a carry out of bit 6 but not out of bit 7 , or a carry out of bit 7 but not out of bit 6. When adding signed integers this indicates a negative number produced as the sum of two positive operands, or a positive sum from two negative operands; on SUBB this indicates a negative result after subtracting a negative number from a positive number, or a positive result when a positive number is subtracted from a negative number.
The ADDC and SUBB instructions incorporate the previous state of the carry (borrow) flag to allow multiple precision calculations by repeating the operation with successively higher-order operand bytes. In either case, the carry must be cleared before the first iteration.

If the input data for a multiple precision operation is an unsigned string of integers, upon completion the carry flag will be set if an overflow (for ADDC) or underflow (for SUBB) occurs. With two's complement signed data (i.e., if the most significant bit of the original input data indicates the sign of the string), the overflow flag will be set if overflow or underflow occurred.

Example $10-\underset{\text { String Subtraction with Signed Overflow }}{\text { Detection }}$


Decimal addition is possible by using the DA instruction in conjunction with ADD and/or ADDC. The eight-bit binary value in the accumulator resulting from an earlier addition of two variables (each a packed BCD digit-pair) is adjusted to form two BCD digits of four bits each. If the contents of accumulator bits 3-0 are greater than nine ( $x x x x$ 1010-xxxx l111), or if the AC flag had been set, six is added to the accumulator producing the proper $B C D$ digit in the low-order nibble. (This addition might itself set - but would not clear - the carry flag.) If the carry flag is set, or if the four high-order bits now exceed nine (1010xxxx-1111xxxx), these bits are incremented by six. The carry flag is left set if originally set or if either addition of six produces a carry out of the highest-order bit, indicating the sum of the original two $B C D$ variables is greater than or equal to decimal 100 .

Example 11 - Two Byte Decimal Add with Registers and Constants


## Multiplication and Division

The instruction "MUL AB" multiplies the unsigned eight-bit integer values held in the accumulator and $B$ registers. The low-order byte of the sixteen-bit product is left in the accumulator, the higher-order byte in $B$. If the high-order eight-bits of the product are all zero the overflow flag is cleared; otherwise it is set. The programmer can poll OV to determine when the B register is non-zero and must be processed.
"DIV AB" divides the unsigned eight-bit integer in the accumulator by the unsigned eight-bit integer in the $B$ register. The integer part of the quotient is returned in the accumulator; the remainder in the B-register. If the Bregister originally contained 00 H then the overflow flag will be set to indicate a division error, and the values returned will be undefined. Otherwise OV is cleared.

The divide instruction is also useful for purposes such as radix conversion or separating bit fields of the accumulator. A short subroutine can convert an eight-bit unsigned binary integer in the accumulator (between 0 \& 255) to a three-digit (two byte) BCD representation. The hundred's digit is returned in one register (HUND) and the ten's and one's digits returned as packed BCD in another (TENONE).

Example 12-Use of DIV Instruction for Radix Conversion


The divide instruction can also separate eight bits of data in the accumulator into sub-fields. For example, packed BCD data may be separated into two nibbles by dividing the data by 16 , leaving the high-nibble in the accumulator and the low-order nibble (remainder) in B . The two digits may then be operated on individually or in conjunction with each other. This example receives two packed BCD
digits in the accumulator and returns the product of the two individual digits in packed BCD format in the accumulator.

> Example 13 - Implementing a BCD Multiply Using MPY and DIV


## Logical Byte Operations - ANL, ORL, XRL

The instructions ANL, ORL, and XRL perform the logical functions AND, OR, and/or Exclusive-OR on the two byte variables indicated, leaving the results in the first. No flags are affected. (A word to the wise -- do not vocalize the first two mnemonics in mixed company.)

These operations may use all the same addressing modes as the arithmetics (ADD, etc.) but unlike the arithmetics, they are not restricted to operating on the accumulator. Directly addressed bytes may be used as the destination with either the accumulator or a constant as the source. These instructions are useful for clearing (ANL), setting (ORL), or complementing (XRL) one or more bits in a RAM, output ports, or control registers. The pattern of bits to be affected is indicated by a suitable mask byte. Use immediate addressing when the pattern to be affected is known at assembly time (Figure 14); use the accumulator versions when the pattern is computed at run-time.
I/O ports are often used for parallel data in formats other than simple eight-bit bytes. For example, the low-order five bits of port I may output an alphabetic character code (hopefully) without disturbing bits 7-5. This can be a simple two-step process. First, clear the low-order five pins with an ANL instruction; then set those pins corresponding to ones in the accumulator. (This example assumes the three high-order bits of the accumulator are originally zero.)

Example 14 - Reconfiguring Port Size with Logical Byte Instructions

```
OUT_PX: ANL P1,#11100000B ;CLEAR BITS P1.4-P1.O
    ANL P1,#11100000B ;CLEAR BITS P1.4-P1.O
    RET
```



Figure 14. Instruction Pattern for Logical Operation Special Addressing Modes

In this example, low-order bits remaining high may "glitch" low for one machine cycle. If this is undesirabie, use a slightly different approach. First, set all pins corresponding to accumulator one bits, then clear the pins corresponding to zeroes in low-order accumulator bits. Not all bits will change from original to final state at the same instant, but no bit makes an intermediate transition.

## Example 15-Reconfiguring I/O Port Size without Glitching



## Program Control - Jumps, Calls, Returns

Whereas the 8048 only has a single form of the simple jump instruction, the 8051 has three. Each causes the program to unconditionally jump to some other address. They differ in how the machine code represents the destination address.

LJMP (Long Jump) encodes a sixteen-bit address in the second and third instruction bytes (Figure 15.a); the destination may be anywhere in the 64 Kilobyte program memory address space.

The two-byte AJMP (Absolute Jump) instruction encodes its destination using the same format as the 8048 : address bits 10 through 8 form a three bit field in the opcode and address bits 7 through 0 form the second byte (Figure 15.b). Address bits 15-12 are unchanged from the (incremented) contents of the P.C., so AJMP can only be used when the destination is known to be within the same 2 K memory block. (Otherwise ASM51 will point out the error.)
A different two-byte jump instruction is legal with any nearby destination, regardless of memory block boundaries or "pages." SJMP (Short Jump) encodes the destination with a program counter-relative address in the second byte (Figure 15.c). The CPU calculates the

## a.) Long Jump (LJMP addr16):


b.) Absolute Jump (AJMP addr11):

c.) Short Jump (SJMP rel):


Figure 15. Jump Instruction Machine Code Formats
destination at run-time by adding the signed eight-bit displacement value to the incremented P.C. Negative offset values will cause jumps up to 128 bytes backwards; positive values up to 127 bytes forwards. (SJMP with 00 H in the machine code offset byte will proceed with the following instruction).

In keeping with the 8051 assembly language goal of minimizing the number of instruction mnemonics, there is a "generic" form of the three jump instructions. ASM5l recognizes the mnemonic JMP as a "pseudoinstruction," translating it into the machine instructions LJMP, AJMP, or SJMP, depending on the destination address.

Like SJMP, all conditional jump instructions use relative addressing. JZ (Jump if Zero) and JNZ (Jump if Not Zero) monitor the state of the accumulator as implied by their names, while JC (Jump on Carry) and JNC (Jump on No Carry) test whether or not the carry flag is set. All four are two-byte instructions, with the same format as Figure 15.c. JB (Jump on Bit), JNB (Jump on No Bit) and JBC (Jump on Bit then Clear Bit) can test any status bit or input pin with a three byte instruction; the second byte specifies which bit to test and the third gives the relative offset value.

There are two subroutine-call instructions, LCALL (Long Call) and ACALL (Absolute Call). Each increments the P.C. to the first byte of the following instruction, then pushes it onto the stack (low byte first). Saving both bytes increments the stack pointer by two. The subroutine's starting address is encoded in the same ways as LJMP and AJMP. The generic form of the call operation is the mnemonic CALL, which ASM5I will translate into LCALL or ACALL as appropriate.
The return instruction RET pops the high-and low-order bytes of the program counter successively from the stack, decrementing the stack pointer by two. Program execution continues at the address previously pushed: the first byte of the instruction immediately following the call.
When an interrupt request is recognized by the 8051 hardware, two things happen. Program control is automatically "vectored" to one of the interrupt service routine starting addresses by, in effect, forcing the CPU to process an LCALL instead of the next instruction. This automatically stores the return address on the stack. (Unlike the 8048, no status information is automatically saved.)

Secondly, the interrupt logic is disabled from accepting any other interrupts from the same or lower priority. After completing the interrupt service routine, executing an RETI (Return from Interrupt) instruction will return execution to the point where the background program was interrupted - just like RET - while restoring the interrupt logic to its previous state.

## Operate-and-branch instructions - CJNE, DJNZ

Two groups of instructions combine a byte operation with a conditional jump based on the results.
CJNE (Compare and Jump if Not Equal) compares two byte operands and executes a jump if they disagree. The carry flag is set following the rules for subtraction: if the unsigned integer value of the first operand is less than that of the second it is set; otherwise, it is cleared. However, neither operand is modified.
The CJNE instruction provides, in effect, a oneinstruction "case" statement. This instruction may be executed repeatedly, comparing the code variable to a list of "special case" value: the code segment following the instruction (up to the destination label) will be executed only if the operands match. Comparing the accumulator or a register to a series of constants is a convenient way to check for special handling or error conditions; if none of the cases match the program will continue with "normal" processing.

A typical example might be a word processing device which receives ASCII characters through the serial port and drives a thermal hard-copy printer. A standard routine translates "printing" characters to bit patterns, but control characters $<\mathrm{DEL}\rangle,<\mathrm{CR}\rangle,<\mathrm{LF}\rangle,<\mathrm{BEL}\rangle$, $<\mathrm{ESC}\rangle$, or $\langle\mathrm{SP}\rangle$ ) must invoke corresponding special routines. Any other character with an ASCII code less than 20 H should be translated into the $<\mathrm{NUL}>$ value, 00 H , and processed with the printing characters.


DJNZ (Decrement and Jump if Not Zero) decrements the register or direct address indicated and jumps if the result is not zero, without affecting any flags. This provides a simple means for executing a program loop a given number of times, or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction. For example, a $99-$ usec. software delay loop can be added to code forcing an I/O pin low with only two instructions.

## Example 17 -Inserting a Software Delay with DJNZ

| CLR | WR |
| :--- | :--- |
| MOV | R2, 49 |
| DJNZ | R2, |
| SETB | WR |

The dollar sign in this example is a special character meaning "the address of this instruction." It is useful in eliminating instruction labels on the same or adjacent source lines. CJNE and DJNZ (like all conditional jumps) use program-counter relative addressing for the destination address.

## Stack Operations - PUSH, POP

The PUSH instruction increments the stack pointer by one, then transfers the contents of the single byte variable indicated (direct addressing only) into the internal RAM location addressed by the stack pointer. Conversely, POP copies the contents of the internal RAM location addressed by the stack pointer to the byte variable indicated, then decrements the stack pointer by one.
(Stack Addressing follows the same rules, and addresses the same locations as Register-indirect. Future microcomputers based on the MCS- $51^{\text {m }} \mathrm{CPU}$ could have up to 256 bytes of RAM for the stack.)
Interrupt service routines must not change any variable or hardware registers modified by the main program, or else the program may not resume correctly. (Such a change might look like a spontaneous random error.) Resources used or altered by the service routine (Accumulator, PSW, etc.) must be saved and restored to their previous value before returning from the service routine. PUSH and POP provide an efficient and convenient way to save register states on the stack.
Example 18-Use of the Stack for Status Saving on Interrupts

| LOC_TMP | EQU | \$ | ; REMEMBER LOCATION COUNTER |
| :---: | :---: | :---: | :---: |
|  | ORG | 0003H | ; STARTING ADDRESS FOR INTERRUPT ROUTINE |
|  | LJMP | SERVER | JUMP TD ACTUAL SERUICE ROUTINE LOCATED ; ELSEWHERE |
| ; |  |  |  |
|  | ORG | LOC_TMP | ; REStore location counter |
| SERVER: | PUSH | PSW |  |
|  | PUSH | ACC | ; Save accumulator (note direct addressing ; NOTATION) |
|  | PUSH | B | ; Save b register |
|  | PUSH | DPL. | ; SAVE data pointer |
|  | PUSH | DPH | ; |
|  | MOV | PSW, \#0000 | O1000B, SELECT REGISTER BANK |
| i | . . | - . |  |
| ; | POP |  | ;RESTORE REGISTERS IN REVERSE ORDER |
|  | POP | DPL |  |
|  | POP | B |  |
|  | POP | ACC |  |
|  | POP | P5W | ; RESTGRE PSW AND RE-SELECT ORIGINAL ; REGISTER BANK |
|  | RETI |  | ; RETURN tO MAIN PROgRAM AND REStGRE ; INTERRUPT LOGIC |

If the SP register held IFH when the interrupt was detected, then while the service routine was in progress the stack would hold the registers shown in Figure 16; SP would contain 26 H .
The example shows the most general situation; if the service routine doesn't alter the B-register and data pointer, for example, the instructions saving and restoring those registers would not be necessary.

The stack may also pass parameters to and from subroutines. The subroutine can indirectly address the parameters derived from the contents of the stack pointer.

| FẢM ADDR |  |  |
| :---: | :---: | :---: |
| 7FH |  | $\square$ - (SP) |
| 26H | OPH |  |
| 25H | DPL |  |
| 24H | B |  |
| 23H | ACC |  |
| 22H | PSW |  |
| 21H | PC ( HIGH ) |  |
| 20 H | PC (LOW) |  |
| 1FH |  |  |
| OOH |  |  |

Figure 16. Stack contents during interrupt

One advantage here is simplicity. Variables need not be allocated for specific parameters, a potentially large number of parameters may be passed, and different calling programs may use different techniques for determining or handling the variables.
For example, the following subroutine reads out a parameter stored on the stack by the calling program, uses the low order bits to access a local look-up table holding bit patterns for driving the coils of a four phase stepper motor, and stores the appropriate bit pattern back in the same position on the stack before returning. The accumulator contents are left unchanged.

Example 19-Passing Variable Parameters to Subroutines Using the Stack


The background program may reach this subroutine with several different calling sequences, all of which PUSH a value before calling the routine and POP the result after. A motor on Port 1 may be initialized by placing the desired position (zero) on the stack before calling the subroutine and outputing the results directly to a port afterwards.

Example 20 -Sending and Receiving Data Parameters Via the Stack

| CLR | A |
| :--- | :--- |
| PUSH | ACC |
| CALL | NXTPOS |
| POP | P1 |

If the position of the motor is determined by the contents of variable POSM1 (a byte in internal RAM) and the position of a second motor on Port 2 is determined by the data input to the low-order nibble of Port 2, a sixinstruction sequence could update them both.

\section*{Example 21 -Loading and Unloading Stack Direct from I/O Ports <br> POSMI EQU 51 <br> | PUSH | POSM1 |
| :--- | :--- |
| CALL | NXTPDS |
| POP | P1 |
| PUSH | PE |
| CALL | NXTPOS |
| POP | P2 |}

## Data Pointer and Table Look-up instructions MOV, INC, MOVC, JMP

The data pointer can be loaded with a 16 -bit value using the instruction MOV DPTR, \#datal6. The data used is stored in the second and third instruction bytes, highorder byte first. The data pointer is incremented by INC DPTR. A 16-bit increment is performed; an overflow from the low byte will carry into the high-order byte. Neither instruction affects any flags.

The MOVC (Move Constant) instructions (MOVC A,@A+DPTR and MOVC A,@A+PC) read into the accumulator bytes of data from the program memory logical address space. Both use a form of indexed addressing: the former adds the unsigned eight-bit accumulator contents with the sixteen-bit data pointer register, and uses the resulting sum as the address from which the byte is fetched. A sixteen-bit addition is performed; a carry-out from the low-order eight bits may propagate through higher-order bits, but the contents of the DPTR are not altered. The latter form uses the incremented program counter as the "base" value instead of the DPTR (figure 17). Again, neither version affects the flags.


Figure 17. Operation of MOVC instructions

Each can be part of a three step sequence to access lookup tables in ROM. To use the DPTR-relative version, load the Data Pointer with the starting address of a lookup table; load the accumulator with (or compute) the index of the entry desired; and execute MOVC A, @A+DPTR. Unlike the similar MOVP3 instructions in the 8048 , the table may be located anywhere in program memory. The data pointer may be loaded with a constant for short tables. Or to allow more complicated data structures, or tables with more than 256 entries, the values for DPH and DPL may be computed or modified with the standard arithmetic instruction set.
The PC-relative version has the advantage of not affecting the data pointer. Again, a look-up sequence takes three steps: load the accumulator with the index; compensate for the offset from the look-up instruction to the start of the table by adding the number of bytes separating them to the accumulator; then execute the MOVC A, @A+PC instruction.
Let's look at a non-trivial situation where this instruction would be used. Some applications store large multidimensional look-up tables of dot matrix patterns, nonlinear calibration parameters, and so on in a linear (onedimensionali) vector in program memory. To retrieve data from the tables, variables representing matrix indices must be converted to the desired entry's memory address. For a matrix of dimensions (MDIMEN $x$ NDIMEN) starting at address BASE and respective indices INDEXI and INDEXJ, the address of element (INDEXI, INDEXJ) is determined by the formula,
Entry Address $=$ BASE $+($ NDIMEN $\times$ INDEXI $)+$ INDEXJ
The code shown below can access any array with less than 255 entries (i.e., an $11 \times 21$ array with 231 elements). The table entries are defined using the Data Byte ("DB") directive, and will be contained in the assembly object code as part of the accessing subroutine itself.
Example 22 - Use of MPY and Data Pointer Instructions to Access Entries from a Multidimensional Look-Up Table in ROM


There are several different means for branching to sections of code determined or selected at run time. (The single destination addresses incorporated into conditional and unconditional jumps are, of course, determined at assembly time). Each has advantages for different applications.
The most common is an N -way conditional jump based on some variable, with all of the potential destinations known at assembly time. One of a number of small routines is selected according to the value of an index variable determined while the program is running. The most efficient way to solve this problem is with the MOVC and an indirect jump instruction, using a short table of one byte offset values in ROM to indicate the relative starting addresses of the several routines.

JMP@A+DPTR is an instruction which performs an indirect jump to an address determined during program execution. The instruction adds the eight-bit unsigned accumulator contents with the contents of the sixteen-bit data pointer, just like MOVC A,@A+DPTR. The resulting sum is loaded into the program counter and is used as the address for subsequent instruction fetches. Again, a sixteen-bit addition is performed; a carry out from the low-order eight bits may propagate through the higher-order bits. In this case, neither the accumulator contents nor the data pointer is altered.

The example subroutine below reads a byte of RAM into the accumulator from one of four alternate address spaces, as selected by the contents of the variable MEMSEL. The address of the byte to be read is determined by the contents of R0 (and optionally R1). It might find use in a printing terminal application, where four different model printers all use the same ROM code but use different types and sizes of buffer memory for different speeds and options.

Example 23 - N-Way Branch and Computed Jump Instructions via JMP @ ADPTR


Note that this approach is suitable whenever the size of jump table plus the length of the alternate routines is less than 256 bytes. The jump table and routines may be located anywhere in program memory, independent of 256-byte program memory pages.

For applications where up to 128 destinations must be selected, all of which reside in the same 2 K page of program memory which may be reached by the two-byte absolute jump instructions, the following technique may be used. In the above mentioned printing terminal example, this sequence could "parse" 128 different codes for ASCII characters arriving via the 8051 serial port.

Example $24-\mathrm{N}$-Way Branch with 128 Optional Destinations


The destinations in the jump table (PROC00PROC7F) are not all necessarily unique routines. A large number of special control codes could each be processed with their own unique routine, with the remaining printing characters all causing a branch to a common routine for entering the character into the output queue.

In those rare situations where even 128 options are insufficient, or where the destination routines may cross a 2 K page boundary, the above approach may be modified slightly as shown below.

Example 25 - 256 -Way Branch Using Address Look-
Up Tables


## 4. BOOLEAN PROCESSING INSTRUCTIONS

The commonly accepted terms for tasks at either end of the computational vs. control application spectrum are, respectively, "number-crunching" and "bit-banging".

Prior to the introduction of the MCS-51 ${ }^{T M}$ family, nice number-crunchers made bad bit-bangers and vice versa. The 8051 is the industry's first single-chip microcomputer designed to crunch and bang. (In some circles, the latter technique is also referred to as "bit-t widdling". Either is correct.)

## Direct Bit Addressing

A number of instructions operate on Boolean (one-bit) variables, using a direct bit addressing mode comparable to direct byte addressing. An additional byte appended to the opcode specifies the Boolean variable, I/O pin, or control bit used. The state of any of these bits may be tested for "true" or "false" with the conditional branch instructions JB (Jump on Bit) and JNB (Jump on Not Bit). The JBC (Jump on Bit and Clear) instruction combines a test-for-true with an unconditional clear.

As in direct byte addressing, bit 7 of the address byte switches between two physical address spaces. Values between 0 and $127(00 \mathrm{H}-7 \mathrm{FH})$ define bits in internal RAM locations 20 H to 2 FH (Figure 18a); address bytes between 128 and 255 ( $80 \mathrm{H}-0 \mathrm{FFH}$ ) define bits in the 2 x "special-function" register address space (Figure 18b). If no $2 x$ "special-function" register corresponds to the direct bit address used the result of the instruction is undefined.

Bits so addressed have many wondrous properties. They may be set, cleared, or complemented with the two byte instructions SETB, CLR, or CPL. Bits may be moved to and from the carry flag with MOV. The logical ANL and ORL functions may be performed between the carry and either the addressed bit or its complement.

## Bit Manipulation Instructions - MOV

The "MOV" mnemonic can be used to load an addressable bit into the carry flag ("MOV C, bit") or to copy the state of the carry to such a bit ("MOV bit, C"). These instructions are often used for implementing serial I/O algorithms via software or to adapt the standard l/O port structure.

It is sometimes desirable to "re-arrange" the order of I/O pins because of considerations in laying out printed circuit boards. When interfacing the 8051 to an immediately adjacent device with "weighted" input pins, such as keyboard column decoder, the corresponding pins are likely to be not aligned (Figure 19).

There is a trade-off in "scrambling" the interconnections with either interwoven circuit board traces or through software. This is extremely cumbersome (if not impossible) to do with byte-oriented computer architectures. The 805 I's unique set of Boolean instructions makes it simple to move individual bits between arbitrary locations.


Figure 18. Bit Address Maps


Figure 19. "Mismatch" Between I/O port and Decoder

Example 26 -Re-ordering I/O Port Configuration

| OUT_PZ: | RRC | A | ; MOVE QRIGINAL ACC O INTO CY |
| :---: | :---: | :---: | :---: |
|  | MOV | P2. 6, C | ; STORE CARRY TO PIN PZ6 |
|  | RRC | A | ; MOVE ORIGINAL ACC. 1 INTO CY |
|  | mov | P2. 5, C | ; Store carry to pin pes |
|  | RRC | A | ; MOVE ORIGINAL ACC. 2 INTO CY |
|  | MOV | P2. 4, C | ; StILRE CARRY TO PIN P24 |
|  | RRC | A | ; MOVE ORIGINAL ACC. 3 INTO CY |
|  | MOV | P2.3.C | ; STORE CARRY TO PIN P23 |
|  | RRC | A | - MOVE ORIGINAL ACC. 4 INTO CY |
|  | Mov | P2.2.C | ; Store carry to pin pzz |
|  | RET |  |  |

## Solving Combinatorial Logic Equations - ANL, ORL

Virtually all hardware designers are familiar with the problem of solving complex functions using combinatorial logic. The technologies involved may vary greatly, from multiple contact relay logic, vacuum tubes, TTL, or CMOS to more esoteric approaches like fluidics, but in each case the goal is the same: a Boolean (true/false) function is computed on a number of Boolean variables.

b.) Relay logic.


Figure 20. Implementations of Boolean functions

Figure 20 shows the logic diagram for an arbitrary function of six variables named $U$ through $Z$ using standard logic and relay logic symbols. Each is a solution of the equation,

$$
Q=(U \cdot(V+W))+(X \cdot \bar{Y})+\bar{Z}
$$

(While this equation could be reduced using Karnaugh Maps or algebraic techniques, that is not the purpose of this example. Even a minor change to the function equation would require re-reducing from scratch.)

Most digital computers can solve equations of this type with standard word-wide logical instructions and conditional jumps. Still, such software solutions seem somewhat sloppy because of the many paths through the program the computation can take.

Assume U and V are input pins being read by different input ports, W and X are status bits for two peripheral controllers (read as I/O ports), and Y and Z are software flags set or cleared earlier in the program. The end result must be written to an output pin on some third port.

For the sake of comparison we will implement this function with software drawn from three proper subsets of the MCS-51 ${ }^{\text {TM }}$ instruction set. The first two implementations follow the flow chart shown in Figure 21. Program flow would embark on a route down a test-and-branch tree and leaves either the "True" or "Not True" exit ASAP. These exits then write the output port with the data previously written to the same port with the result bit respectively one or zero.

In the first case, we assume there are no instructions for addressing individual bits other than special flags like the carry. This is typical of many older microprocessors and mainframe computers designed for number-crunching. MCS-51 ${ }^{\text {TM }}$ mnemonics are used here, though for most other machines the issue would be even further clouded by their use of operation-specific mnemonics like

INPUT, OUTPUT, LOAD, STORE, etc., instead of the universal MOV.


Figure 21. Flow chart for tree-branching logic implementation

Example 27 -Software Solution to Logic Function of Figure 20, Using only Byte-Wide Logical Instructions


Cumbersome, to say the least, and error pron: it would be hard to prove the above example worked all cases without an exhaustive test.

Each move/mask/conditional jump instruction sequence may be replaced by a single bit-test instruction thanks to direct bit addressing. But the algorithm would be equally convoluted.

Example 28 -Software Solution to Logic Function of Figure 20, Using only Bit-Test Instructions


A more elegant and efficient 8051 implementation uses the Boolean ANL and ORL functions to generate the output function using straight-line code. These instructions perform the corresponding logical operations between the carry flag ("Boolean Accumulator") and the addressed bit, leaving the result in the carry. Alternate forms of each instruction (specified in the assembly language by placing a slash before the bit name) use the complement of the bit's state as the input operand.

These instructions may be "strung together" to simulate a multiple input logic gate. When finished, the carry flag contains the result, which may be moved directly to the destination or out put pin. No flow chart is needed - it is simple to code directly from the logic diagrams in Figure 20.

Example 29 -Scftware Solution to Logic Function of Figure 20, Using the MCS-51 (TM)
Unique Logical Instructions on Boolean Variables
; BFUNC3 SOLVE A RANDOM LOGIC FUNCTION OF 6
VARIABLES USING STRAIGHT-LINE LOGICAL INSTRUCTIONS ON MCS-51 BOOLEAN VARIABLES.

| MOV | $c \cdot v$ |  |
| :---: | :---: | :---: |
| ORL | c. W | ; DUTPUT OF OR GATE |
| ANL | c. $u$ | ; DUTPUT OF TOP AND GATE |
| MOV | FO, C | ; SAVE INTERMEDIATE STATE |
| MOV | c, $x$ |  |
| ANL. | c. $1 Y$ | ; OUTPUT OF bottom and gate |
| ORL | c. FO | ; include value saved above |
| ORL | c. 12 | ; INCLUDE LAST INPUT VARIABLE |
| MOV | G, C | OUTPUT COMPUTED RESULT |

Simplicity itself. Fast, flexible, reliable, easy to design, and easy to debug.

The Boolean features are useful and unique enough to warrant a complete Application Note of their own. Additional uses and ideas are presented in Application Note AP-70, Using the Intel® MCS-51® Boolean Processing Capabilities, publication number 121519 .

## 5. ON-CHIP PERIPHERAL FUNCTION OPERATION AND INTERFACING

## I/O Ports

The I/O port versatility results from the "quasibidirectional" output structure depicted in Figure 22. (This is effectively the structure of ports 1,2 , and 3 for normal I/O operations. On port 0 resistor R 2 is disabled except during multiplexed bus operations, providing


Figure 22. Pseudo-bidirectional I/O port circuitry
essentially open-collector outputs. For full electrical characteristics see the User's Manual.)

An output latch bit associated with each pin is updated by direct addressing instructions when that port is the destination. The latch state is buffered to the outside world by RI and Q1, which may drive a standard TTL input., (In TTL terms, Q1 and RI resemble an opencollector output with a pull-up resistor to Vcc.)

R2 and Q2 represent an "active pull-up" device enabled momentarily when a 0 previously output changes to a 1 . This "jerks" the output pin to a 1 level more quickly than the passive pull-up, improving rise-time significantly if the pin is driving a capacitive load. Note that the active pull-up is only activated on 0-to-1 transitions at the output latch (unlike the 8048, in which Q2 is activated whenever a 1 is written out).

Operations using an input port or pin as the source operand use the logic level of the pin itself, rather than the output latch contents. This level is affected by both the microcomputer itself and whatever device the pin is connected to externally. The value read is essentially the "OR-tied" function of Q1 and the external device. If the external device is high-impedence, such as a logic gate input or a three state output in the third state, then reading a pin will reflect the logic level previously output. To use a pin for input, the corresponding output latch must be set. The external device may then drive the pin with either a high or low logic signal. Thus the same port may be used as both input and output by writing ones to all pins used as inputs on output operations, and ignoring all pins used as output on an input operation.

In one operand instructions (INC, DEC, DJNZ and the Boolean CPL) the output latch rather than the input pin level is used as the source data. Similarly, two operand instructions using the port as both one source and the destination (ANL, ORL, XRL) use the output latches. This ensures that latch bits corresponding to pins used as inputs will not be cleared in the process of executing these instructions.

The Boolean operation JBC tests the output latch bit, rather than the input pin, in deciding whether or not to jump. Like the byte-wise logical operations, Boolean operations which modify individual pins of a port leave the other bits of the output latch unchanged.

A good example of how these modes may play together may be taken from the host-processor interface expected by an 8243 1/O expander. Even though the 8051 does not include 8048-type instructions for interfacing with an 8243, the parts can be interconnected (Figure 23) and the protocol may be emulated with simple software.

Example 30 - Mixing Parallel Output, Input, and Control Strobes on Port 2

```
IN8243 INPITT DATA FROM AN 8243 I"/D EXPANDER
        CONNECTED TO P23-P2O
        CONNECTED TO P23-P2O. & PROG
    P27-P26 USED AS INPINTS
    PORT TO BE READ IN ACC
INB243: OR: A.#110100000B
    MCNV FO,A ; DUTPUT INSTRUGTION COD
    OFL P2,#OOOO1111BING EDGE OF PROG
    MOV A,Pe: , READ INPUT DATA
    SETG PR 4 % RETURN PROG HIGH
```


## Serial Port and Timer applications

Configuring the 805 l's Serial Port for a given data rate and protocol requires essentially three short sections of software. On power-up or hardware reset the serial port and timer control words must be initialized to the appropriate values. Additional software is also needed in the transmit routine to load the serial port data register and in the receive routine to unload the data as it arrives.

This is best illustrated through an arbitrary example. Assume the 8051 will communicate with a CRT operating at 2400 baud (bits per second). Each character is transmitted as seven data bits, odd parity, and one stop bit. This results in a character rate of $2400 / 10=240$ characters per second.

For the sake of clarity, the transmit and receive subroutines are driven by simple-minded soft ware status polling code rather than interrupts. (It might help to refer back to Figures $7-9$ showing the control word formats.) The serial port must be initialized to 8 -bit UART mode ( $\mathrm{M} 0, \mathrm{M} 1=01$ ), enabled to receive all messages ( $M 2=0$, REN=1). The flag indicating that the transmit register is free for more data will be artificially set in order to let the output software know the output register is available. This can all be set up with one instruction.

## Example 31 -Serial Port Mode and Control Bits

```
SPINIT INITIALIZE SERIAL PORT
    FOR E-BIT UART MODE
    * SET TRANSMIT READY FLAG
SPINIT: MOU SCON,#O1010010B
```



Figure 23. Connecting an 8051 with an 8243 I/O Expander

AFN-01502A

Timer 1 will be used in auto-reload mode as a data rate generator. To achieve a data rate of 2400 baud, the timer must divide the 1 MHz internal clock by 32 x (desired data rate):

$$
\frac{1 \times 10^{6}}{(32)(2400)}
$$

which equals 13.02 rounded down to 13 instruction cycles. The timer must reload the value -13 , or 0 F 3 H . (ASM51 will accept both the signed decimal or hexadecimal representations.)
Example 32 - Initializing Timer Mode and Control Bits

```
;TIINIT INITIALIIE TIMER I FOR
    (TO USED AS GATED 16-BIT COUNTER.)
T1INIT: MOV TCON,#11010010B
    MOV TH1,*-13
```

A simple subroutine to transmit the character passed to it in the accumulator must first compute the parity bit, insert it into the data byte, wait until the transmitter is available, output the character, and return. This is nearly as easy said as done.

Example 33 - Code for UART Output, Adding Parity, Transmitter Loading


A simple minded routine to wait until a character is received, set the carry flag if there is an odd-parity error, and return the masked seven-bit code in the accumulator is equally short.
Example 34 - Code for UART Reception and Parity Verification

```
; SP_IN INPUT NEXT CHARACTER FROM SERIAL PORT
SET CARRY IFF ODD-PARITY ERROR
SP_IN:
    JNB
    CLR 
    MOV C,P
    ANL A,#7FH
```


## 6. SUMMARY

This Application Note has described the architecture, instruction set, and on-chip peripheral features of the first three members of the MCS-51 ${ }^{\text {TM }}$ microcomputer family. The examples used throughout were admittedly (and necessarily) very simple. Additional examples and techniques may be found in the MCS-5 $1^{\text {rM }}$ User's Manual and other application notes written for the $\mathrm{MCS}-48^{\mathrm{TM}}$ and MCS-51 ${ }^{\text {TM }}$ families.

Since its introduction in 1977, the MCS-48 ${ }^{\text {rM }}$ family has become the industry standard single-chip microcomputer. The MCS-51 ${ }^{\text {TM }}$ architecture expands the addressing capabilities and instruction set of its predecessor while ensuring flexibility for the future, and maintaining basic software compatability with the past.
Designers already familiar with the 8048 or 8049 will be . able to take with them the education and experience gained from past designs as ever-increasing system performance demands force them to move on to state-of-the-art products. Newcomers will find the power and regularity of the 8051 instruction set an advantage in streamlining both the learning and design processes.

Microcomputer system designers will appreciate the 8051 as basically a single-chip solution to many problems which previously required board-level computers. Designers of real-time control systems will find the high execution speed, on-chip peripherals, and interrupt capabilities vital in meeting the timing constraints of products previously requiring discrete logic designs. And designers of industrial controllers will be able to convert ladder diagrams directly from tested-and-true TTL or relay-logic designs to microcomputer software, thanks to the unique Boolean processing capabilities.

It has not been the intent of this note to gloss over the difficulty of designing microcomputer-based systems. To be sure, the hardware and software design aspects of any new computer system are nontrivial tasks. However, the system speed and level of integration of the MCS-51 ${ }^{\text {tM }}$ microcomputers, the power and flexibility of the instruction set, and the sophisticated assembler and other support products combine to give both the hardware and software designer as much of a head start on the problem as possible.

## Appendix C <br> Using the Intel MCS-51 Boolean <br> Processing Capabilities

|  | Pl |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |

## 1. INTRODUCTION

The Intel microcontroller family now has three new members - the Intel ${ }^{\circledR} 8031,8051$, and 8751 single-chip microcomputers. These devices, shown in Figure 1, will allow whole new classes of products to benefit from recent advances in Integrated Electronics. Thanks to Intel's new HMOS ${ }^{\circledR}$ technology, they provide larger program and data memory spaces, more flexible $\mathrm{I} / \mathrm{O}$ and peripheral capabilities, greater speed, and lower system cost than any previous-generation single-chip microcomputer.

|  |  |
| :---: | :---: |

Figure 1. 8051 Family Pinout Diagram.
Table 1 summarizes the quantitative differences between the members of the MCS-48 ${ }^{\text {rM }}$ and 8051 families. The 8751 contains 4 K bytes of EPROM program memory fabricated on-chip, while the 8051 replaces the EPROM with 4 K bytes of lower-cost mask-programmed ROM. The 8031 has no program memory on-chip; instead, it accesses up to 64 K bytes of program memory from external memory. Otherwise, the three new family members are identical. Throughout this Note, the term " 8051 " will represent all members of the 8051 Family, unless specifically stated otherwise.

The CPU in each microcomputer is one of the industry's fastest and most efficient for numerical calculations on byte operands. But controllers often deal with bits, not bytes: in the real world, switch contacts can only be open or closed, indicators should be either lit or dark, motors are either turned on or off, and so forth. For such control situations the most significant aspect of the MCS-51 ${ }^{\text {TM }}$ architecture is its complete hardware support for one-bit, or Boolean variables (named in honor of Mathematician George Boole) as a separate data type.

The 8051 incorporates a number of special features which support the direct manipulation and testing of individual bits and allow the use of single-bit variables in performing logical operations. Taken together, these features are referred to as the MCS-51 ${ }^{\text {™ }}$ Boolean Processor. While the bit-processing capabilities alone would be adequate to solve many control applications, their true power comes when they are used in conjunction with the microcomputer's byte-processing and numerical capabilities.

Many concepts embodied by the Boolean Processor will certainly be new even to experienced microcomputer system designers. The purpose of this Application Note is to explain these concepts and show how they are used. It is assumed the reader has read Application Note AP-69, An Introduction to the Intel ${ }^{\circledR}$ MCS-51 ${ }^{\text {M }}$ Single-Chip Microcomputer Family, publication number 121518, or has been exposed to Intel's single-chip microcomputer product lines.

For detailed information on these parts refer to the Intel MCS-51 ${ }^{\text {™ }}$ Family User's Manual, publication number 121517. The instruction set, assembly language, and use of the 8051 assembler (ASM51) are further described in the MCS-51 ${ }^{\text {™ }}$ Macro Assembler User's Guide, publication number 9800937.

## 2. BOOLEAN PROCESSOR OPERATION

The Boolean Processing capabilities of the 8051 are based on concepts which have been around for some time. Digital computer systems of widely varying designs all have four functional elements in common (Figure 2):

Table 1. Features of Intel's Single-chip Microcomputers.

| EPROM <br> Program <br> Memory | ROM <br> Program <br> Memory | External <br> Program <br> Memory | Program <br> Memory <br> (Int/Max) | Data <br> Memory <br> (Bytes) | Instr. <br> Cycle <br> Time | Input/ <br> Output <br> Pins | Interrupt <br> Sources | Reg. <br> Banks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | 8021 | - | $1 \mathrm{~K} / 1 \mathrm{~K}$ | 64 | $10 \mu \mathrm{Sec}$ | 21 | 0 | 1 |
| - | 8022 | - | $2 \mathrm{~K} / 2 \mathrm{~K}$ | 64 | $10 \mu \mathrm{Sec}$ | 28 | 2 | 1 |
| 8748 | 8048 | 8035 | $1 \mathrm{~K} / 4 \mathrm{~K}$ | 64 | $2.5 \mu \mathrm{Sec}$ | 27 | 2 | 2 |
| - | 8049 | 8039 | $2 \mathrm{~K} / 4 \mathrm{~K}$ | 128 | $1.36 \mu \mathrm{Sec}$ | 27 | 2 | 2 |
| 8751 | 8051 | 8031 | $4 \mathrm{~K} / 64 \mathrm{~K}$ | 128 | $1.0 \mu \mathrm{Sec}$ | 32 | 5 | 4 |

- a central processor (CPU) with the control, timing, and logic circuits needed to execute stored instructions;
- a memory to store the sequence of instructions making up a program or algorithm;
- data memory to store variables used by the program; and
- some means of communicating with the outside world.


Figure 2. Block Diagram for Abstract Digital Computer.
The CPU usually includes one or more accumulators or special registers for computing or storing values during program execution. The instruction set of such a processor generally includes, at a minimum, operation classes to perform arithmetic or logical functions on program variables, move variables from one place to another, cause program execution to jump or conditionally branch based on register or variable states, and instructions to call and return from subroutines. The program and data memory functions sometimes share a single memory space, but this is not always the case. When the address spaces are separated, program and data memory need not even have the same basic word width.

A digital computer's flexibility comes in part from combining simple fast operations to produce more complex (albeit slower) ones, which in turn link together eventually solving the problem at hand. A four-bit CPU executing multiple precision subroutines can, for example, perform 64 -bit addition and subtraction. The subroutines could in turn be building blocks for floating-point multiplication and division routines. Eventually, the four-bit CPU can simulate a far more complex "virtual" machine.

In fact, any digital computer with the above four functional elements can (given time) complete any algorithm (though the proverbial room full of chimpanzees at word
processors might first re-create Shakespeare's classics and this Application Note)! This fact offers little consolation to product designers who want programs to run as quickly as possible. By definition, a real-time control algorithm must proceed quickly enough to meet the preordained speed constraints of other equipment.

One of the factors determining how long it will take a microcomputer to complete a given chore is the number of instructions it must execute. What makes a given computer architecture particularly well-or poorly-suited for a class of problems is how well its instruction set matches the tasks to be performed. The better the "primative" operations correspond to the steps taken by the control algorithm, the lower the number of instructions needed, and the quicker the program will run. Allelse being equal, a CPU supporting 64-bit arithmetic directly could clearly perform floating-point math faster than a machine bogged-down by multiple-precision subroutines. In the same way, direct support for bit manipulation naturally leads to more efficient programs handling the binary input and output conditions inherent in digital control problems.

## Processing Elements

The introduction stated that the 8051 's bit-handling capabilities alone would be sufficient to solve some control applications. Let's see how the four basic elements of a digital computer - a CPU with associated registers, program memory, addressable data RAM, and I/O capability - relate to Boolean variables.

CPU The 8051 CPU incorporates special logic devoted to executing several bit-wide operations. All told, there are 17 such instructions, all listed in Table 2. Not shown are 94 other (mostly byte-oriented) 8051 instructions.

Program Memory. Bit-processing instructions are fetched from the same program memory as other arithmetic and logical operations. In addition to the instructions of Table 2 , several sophisticated program control features like multiple addressing modes, subroutine nesting, and a twolevel interrupt structure are useful in structuring Boolean Processor-based programs.

Boolean instructions are one, two, or three bytes long, depending on what function they perform. Those involving only the carry flag have either a single-byte opcode or an opcode followed by a conditional-branch destination byte (Figure 3.a). The more general instructions add a "direct address" byte after the opcode to specify the bit affected, yielding two or three byte encodings (Figure 3.b). Though this format allows potentially 256 directly addressable bit locations, not all of them are implemented in the 8051 family.

Table 2. MCS-51 ${ }^{\text {™ }}$ Boolean Processing Instruction Subset.

| Mnemonic | Description | Byte Cyc |  |  |
| :--- | :--- | :--- | :--- | :--- |
| SETB | C | Set Carry flag | 1 | 1 |
| SETB | bit | Set direct Bit | 2 | 1 |
| CLR | C | Clear Carry flag | 1 | 1 |
| CLR | bit | Clear direct bit | 2 | 1 |
| CPL | C | Complement Carry flag | 1 | 1 |
| CPL | bit | Complement direct bit | 2 | 1 |
|  |  |  |  |  |
| MOV | C,bit | Move direct bit to Carry flag | 2 | 1 |
| MOV | bit,C | Move Carry flag to direct bit | 2 | 2 |
|  |  |  |  |  |
| ANL | C,bit | AND direct bit to Carry flag | 2 | 2 |
| ANL | C,/bit | AND complement of direct bit to | 2 | 2 |
|  |  | Carry flag |  |  |
| ORL | C,bit | OR direct bit to Carry flag | 2 | 2 |
| ORL | C,/bit | OR complement of direct bit to | 2 | 2 |
|  |  | Carry flag |  |  |
| JC | rel | Jump if Carry is flag is set | 2 | 2 |
| JNC | rel | Jump if No Carry flag | 2 | 2 |
| JB | bit,rel | Jump if direct Bit set | 3 | 2 |
| JNB | bit,rel | Jump if direct Bit Not set | 3 | 2 |
| JBC | bit,rel | Jump if direct Bit is set \& Clear bit | 3 | 2 |
|  |  |  |  |  |

$$
\left|\begin{array}{rl}
\text { Address mode abbreviations: } \\
\text { C }- \text { Carry flag. } \\
\text { bit }-128 \text { software flags, any I/O pin, control or status } \\
& \text { bit } \\
\text { rel }- & \text { All conditional jumps include an } 8 \text {-bit offset byte. } \\
\quad \begin{array}{l}
\text { Range is }+127 /-128 \text { bytes relative to first byte of } \\
\text { the following instruction. }
\end{array}
\end{array}\right|
$$

All mnemonics copyrighted ${ }^{\ominus}$ Intel Corporation 1980

Data Memory. The instructions in Figure 3.b can operate directly upon 144 general purpose bits forming the Boolean processor "RAM." These bits can be used as sofware flags or to store program variables. Two operand instructions use the CPU's carry flag ("C") as a special one-bit register; in a sense, the carry is a "Boolean accumulator" for logical operations and data transfers.

Input/Output. All $32 \mathrm{I} / \mathrm{O}$ pins can be addressed as individual inputs, outputs, or both, in any combination. Any pin can be a control strobe output, status (Test) input, or serial I/O link implemented via software. An additional 33 individually addressable bits reconfigure, control, and monitor the status of the CPU and all on-chip peripheral functions (timer/counters, serial port modes, interrupt logic, and so forth).


Figure 3. Bit Addressing Instruction Formats.

## Direct Bit Addressing

The most significant bit of the direct address byte selects one of two groups of bits. Values between 0 and $127(00 \mathrm{H}$ and 7 FH ) define bits in a block of 32 bytes of on-chip RAM, between RAM addresses 20 H and 2 FH (Figure 4.a). They are numbered consecutively from the lowestorder byte's lowest-order bit through the highest-order byte's highest-order bit.

Bit addresses between 128 and $255(80 \mathrm{H}$ and 0 FFH ) correspond to bits in a number of special registers, mostly used for I/O or peripheral control. These positions are numbered with a different scheme than RAM: the five high-order address bits match those of the register's own address, while the three low-order bits identify the bit position within that register (Figure 4.b).


Figure 4. Bit Address Maps.

Notice the column labeled "Symbol" in Figure 5. Bits with special meanings in the PSW and other registers have corresponding symbolic names. General-purpose (as opposed to carry-specific) instructions may access the carry like any other bit by using the mnemonic CY in place of C, P0, P1, P2, and P3 are the 8051's four I/O ports; secondary functions assigned to each of the eight pins of P3 are shown in Figure 6.

Figure 7 shows the last four bit addressable registers. TCON (Timer Control) and SCON (Serial port Control) control and monitor the corresponding peripherals, while IE (Interrupt Enable) and IP (Interrupt Priority) enable and prioritize the five hardware interrupt sources. Like the reserved hardware register addresses, the five bits not implemented in IE and IP should not be accessed; they can not be used as software flags.
(MSB)


Symbol Position Name and significance
CY PSW. 7 Carry flag.
Set/cleared by hardware or software during certain arithmetic and logical instructions.

AC PSW. 6 Auxiliary Carry flag.
Set/cleared by hardware during addition or subtraction instructions to indicate carry or borrow out of bit 3 .

F0 PSW. 5 Flag 0.
Set/cleared/tested by software as a user-defined status flag.

RS1 PSW. 4 Register bank Select control bits
RS0 PSW. 3 1\&0. Set/cleared by software to determine working register bank (see Note).

OV
PSW. 2 Overflow flag.
Set/cleared by hardware during arithmetic instructions to indicate overflow conditions.

- PSW. 1 (reserved)
$P$ PSW. 0 Parity flag.
Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the accumulator, i.e., even parity.

Note - the contents of (RS1, RSO) enable the working register banks as follows:

| $(0,0)-$ Bank 0 | $(00 \mathrm{H}-07 \mathrm{H})$ |
| :--- | :--- |
| $(0,1)-$ Bank 1 | $(08 \mathrm{H}-0 \mathrm{FH})$ |
| $(1,0)-$ Bank 2 | $(10 \mathrm{H}-17 \mathrm{H})$ |
| $(1,1)-$ Bank 3 | $(18 \mathrm{H}-1 \mathrm{FH})$ |

Figure 5. PSW - Program Status Word organization.


Symbol Position Name and significance
RD P3.7 Read data control output
Active low pulse generated by hardware when external data memory is read.

WR P3.6 Write data control output.
Active low pulse generated by hardware when external data memory is written.

INT1

INTO

TXD

RXD P3.0 Receive Data pin for serial port in UART mode. Data I/O pin in shift register mode.

Figure 6. P3-Alternate I/O Functions of Port 3.
(MSB)
(LSB)


## Symbol Position Name and significance

TF1 TCON. 7 Timer 1 overflow Flag. Set by hardware on timer/counter overflow. Cleared when interrupt processed.

TR1 TCON. 6 Timer 1 Run control bit. Set/cleared by software to turn timer/counter on/off.

TCON. 5 Timer 0 overflow Flag. Set by hardware on timer/counter overflow. Cleared when interrupt processed.

TRO
TCON. 4 Timer 0 Run control bit. Set/cleared by software to turn timer/counter on/off.
a.) TCON - Timer/Counter Control/status register.

## (MSB)

(LSB)


Symbol Position Name and significance
SM0 SCON. 7 Serial port Mode control bit 0. Set/cleared by software (see note).

SM1 SCON. 6 Serial port Mode control bit 1. Set/cleared by software (see note).

SM2 SCON. 5 Serial port Mode control bit 2. Set by software to disable reception of frames for which bit 8 is zero.

REN SCON. 4 Receiver Enable control bit. Set/cleared by software to enable/disable serial data reception.

TB8
SCON. 3 Transmit Bit 8. Set/cleared by hardware to determine state of ninth data bit transmitted in 9-bit UART mode.
b.) SCON - Serial Port Control/status register.

IEi TCOÑ. 3 Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.

TCON. 2 Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.

TCON. 1 Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.

TCON. 0 Interrupt 0 Type control bit. Set/cleared by softrware to specify falling edge/low level triggered external interrupts.

SCON. 0 Receive Interrupt flag. Set by hardware when byte received. Cleared by software after servicing.

Note - the state of (SM0,SM1) selects: $(0,0)$ - Shift register I/O expansion.
$(0,1)-8$ bit UART, variable data rate.
$(1,0)-9$ bit UART, fixed data rate.
(1,1) - 9 bit UART, variable data rate.

Figure 7. Peripheral Configuration Registers.

Symbol Position Name and significance
EA IE. 7 Enable All control bit.
Cleared by software to disable all interrupts, independent of the state of IE. 4 - IE. 0.

| - | IE. 6 | (reserved) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | IE. 5 |  |  |  |  |  |  |
| ES | IE. 4 | Enable Serial port control bit. Set/cleared by software to enable/ disable interrupts from TI or RI flags. |  |  |  |  |  |
| ET1 | $\text { IE. } 3$ |  | Enable Timer 1 control bit. Set/cleared by software to enable/ disable interrupts from timer/counter 1. |  |  |  |  |
| IE - Interrupt Enable Register. |  |  |  |  |  |  |  |
| (MSB) (LSB) |  |  |  |  |  |  |  |
| - | - | - | PS | PT1 | PX1 | PTO | PX0 |

Symbol Position Name and significance

| - | IP. 7 | (reserved) |
| :--- | :--- | :--- |
| - | IP. 6 | (reserved) |
| - | IP. 5 | (reserved) |

PS IP. $4 \quad$ Serial port Priority control bit.
Set/cleared by software to specify high/low priority interrupts for Serial port.
PT1 IP. 3 Timer 1 Priority control bit. Set/cleared by software to specify high/low priority interrupts for timer/counter 1.
d.) IP - Interrupt Priority Control Register.

Figure 7. (continued)

Addressable Register Set. There are 20 special function registers in the 8051, but the advantages of bit addressing only relate to the 11 described below. Five potentially bit-addressable register addresses $(0 \mathrm{C} 0 \mathrm{H}, 0 \mathrm{C} 8 \mathrm{H}, 0 \mathrm{D} 8 \mathrm{H}$, $0 \mathrm{E} 8 \mathrm{H}, \& 0 \mathrm{~F} 8 \mathrm{H})$ are being reserved for possible future expansion in microcomputers based on the MCS-51 ${ }^{\text {M }}$ architecture. Reading or writing non-existent registers in the 8051 series is pointless, and may cause unpredictable results. Byte-wide logical operations can be used to manipulate bits in all non-bit addressable registers and RAM.

The accumulator and B registers ( A and B ) are normally involved in byte-wide arithmetic, but their individual bits can also be used as 16 general software flags. Added with the 128 flags in RAM, this gives 144 general purpose variables for bit-intensive programs. The program status word (PSW) in Figure 5 is a collection of flags and machine status bits including the carry flag itself. Byte operations acting on the PSW can therefore affect the carry.

## Instruction Set

Having looked at the bit variables available to the Boolean Processor, we wili now iook at the four classes of instructions that manipulate these bits. It may be helpful to refer back to Table 2 while reading this section.

State Control. Addressable bits or flags may be set, cleared, or logically complemented in one instruction cycle with the two-byte instructions SETB, CLR, and CPL. (The "B" affixed to SETB distinguishes it from the assembler "SET" directive used for symbol definition.) SETB and CLR are analogous to loading a bit with a constant: 1 or 0 . Single byte versions perform the same three operations on the carry.

The MCS-5 $1^{\text {rm }}$ assembly language specifies a bit address in any of three ways:

- bya number or expression corresponding to the direct bit address (0-255);
- by the name or address of the register containing the bit, the dot operator symbol (a period: "."), and the bit's position in the register (7-0);
- in the case of control and status registers, by the predefined assembler symbols listed in the first columns of Figures 5-7.

Bits may also be given user-defined names with the assembler "BIT" directive and any of the above techniques. For example, bit 5 of the PSW may be cleared by any of the four instructions,

| USR_FLG BIT | PSW. 5 | $:$ User Symbol Definition |  |
| :--- | :--- | :--- | :--- |
| $:$ | $\ldots$ | $\ldots$ |  |
| CLR | 0D5H | : Absolute Addressing |  |
| CLR | PSW. 5 | $:$ Use of Dot Operator |  |
| CLR | F0 | : Pre-Defined Assembler |  |
|  |  | $\vdots$ | Symbol |
|  | CLR | USR_FLG | User-Defined Symbol |

Data Transfers. The two-byte MOV instructions can transport any addressable bit to the carry in one cycle, or copy the carry to the bit in two cycles. A bit can be moved between two arbitrary locations via the carry by combining the two instructions. (If necessary, push and pop the PSW to preserve the previous contents of the carry.) These instructions can replace the multi-instruction sequence of Figure 8, a program structure appearing in controller applications whenever flags or outputs are conditionally switched on or off.

Logical Operations. Four instructions perform the logicalAND and logical-OR operations between the carry and another bit, and leave the results in the carry. The instruction mnemonics are ANL and ORL; the absence or presence of a


Figure 8. Bit Transfer Instruction Operation.
slash mark ("/') before the source operand indicates whether to use the positive-logic value or the logical complement of the addressed bit. (The source operand itself is never affected.)

Bit-test Instructions. The conditional jump instructions "JC rel" (Jump on Carry) and "JNC rel" (Jump on Not Carry) test the state of the carry flag, branching if it is a one or zero, respectively. (The letters "rel" denote relative code addressing.) The three-byte instructions "JB bit, rel" and "JNB bit, rel"(Jump on Bit and Jump on Not Bit) test the state of any addressable bit in a similar manner. A fifth instruction combines the Jump on Bit and Clear operations. "JBC bit, rel" conditionally branches to the indicated address, then clears the bit in the same two cycle instruction. This operation is the same as the MCS-48 ${ }^{\text {TM }}$ "JTF" instructions.

All 8051 conditional jump instructions use program counter-relative addressing, and all execute in two cycles. The last instruction byte encodes a signed displacement ranging from -128 to +127 . During execution, the CPU adds this value to the incremented program counter to produce the jump destination. Put another way, a conditional jump to the immediately following instruction would encode 00 H in the offset byte.

A section of program or subroutine written using only relative jumps to nearby addresses will have the same machine code independent of the code's location. An assembled routine may be repositioned anywhere in memory, even crossing memory page boundaries, without having to modify the program or recompute destination addresses. To facilitate this flexibility, there is an unconditional "Short Jump" (SJMP) which uses relative addressing as well. Since a pro-
grammer would have quite a chore trying to compute relative offset values from one instruction to another, ASM51 automatically computes the displacement needed given only the destination address or label. An error message will alert the programmer if the destination is "out of range."
(The so-called "Bit Test" instructions implemented on many other microprocessors simply perform the logical-AND operation between a byte variable and a constant mask, and set or clear a zero flag depending on the result. This is essentially equivalent to the 8051 "MOV C, bit" instruction. A second instruction is then needed to conditionally branch based on the state of the zero flag. This does not constitute abstract bit-addressing in the MCS-51 ${ }^{\text {TM }}$ sense. A flag exists only as a field within a register; to reference a bit the programmer must know and specify both the encompassing register and the bit's position therein. This constraint severely limits the flexibility of symbolic bit addressing and reduces the machine's code-efficiency and speed.)

Interaction with Other Instructions. The carry flag is also affected by the instructions listed in Table 3. It can be rotated through the accumulator, and altered as a side effect of arithmetic instructions. Refer to the User's Manual for details on how these instructions operate.

## Simple Instruction Combinations

By combining general purpose bit operations with certain addressable bits, one can "custom build" several hundred useful instructions. All eight bits of the PSW can be tested directly with conditional jump instructions to monitor (among other things) parity and overflow status. Programmers can take advantage of 128 software flags to keep track of operating modes, resource usage, and so forth.

The Boolean instructions are also the most efficient way to control or reconfigure peripheral and I/O registers. All 32 I/O lines become "test pins," for example, tested by conditional jump instructions. Any output pin can be toggled (complemented) in a single instruction cycle. Setting or clearing the Timer Run flags (TR0 and TR1) turn the timer/ counters on or off; polling the same flags elsewhere lets the program determine if a timer is running. The respective overflow flags (TF0 and TFI) can be tested to determine when the desired period or count has elapsed, then cleared in preparation for the next repetition. (For the record, these bits are all part of the TCON register. Figure 7.a. Thanks to symbolic bit addressing, the programmer only needs to remember the mnemonic associated with each function. In other words, don't bother memorizing control word layouts.)

In the MCS-48 ${ }^{\circledR}$ family, instructions corresponding to some of the above functions require specific opcodes. Ten different opcodes serve to clear/complement the software flags F0 and F1, enable/disable each interrupt, and start/stop the timer. In the 8051 instruction set, just three opcodes (SETB,

Table 3. Other Instructions Affecting the Carry Flag.

| Mnemonic | Description | Byte Cyc |  |
| :--- | :--- | :--- | :--- | :--- |
| ADD A.Rn | Add register to <br> Accumulator <br> Add direct byte to | 1 | 1 |
| ADD A.direct | Accumulator | 2 | 1 |
| ADD A.@Ri | Add indirect RAM to <br> Accumulator | 1 | 1 |
| ADD A.\#data | Add immediate data to <br> Accumulator | 2 | 1 |
| ADDC A.Rn | Add register to <br> Accumulator with Carry <br> flag | 1 | 1 |
| ADDC A. direct | Add direct byte to <br> Accumulator with Carry <br> flag | 2 | 1 |
| Add indirect RAM to |  |  |  |

[^12]CLR, CPL) with a direct bit address appended perform the same functions. Two test instructions (JB and JNB) can be combined with bit addresses to test the software flags, the 8048 I/O pins T0, T1, and INT, and the eight accumulator bits, replacing 15 more different instructions.

Table 4.a shows how 8051 programs implement software flag and machine control functions associated with special
using awkward sequences of other basic operations. As mentioned earlier, any CPU can solve any problem given enough time.
Quantitatively, the differences between a solution allowed by the 8051 and those required by previous architectures are numerous. What the 8051 Family buys you is a faster, cleaner, lower-cost solution to microcontroller applications.
The opcode space freed by condensing many specific 8048

Table 4.a. Contrasting 8048 and 8051 Bit Control and Testing Instructions.

| $8048$ <br> Instruction | Bytes | Cycles | uSec | $8 \times 51$ <br> Instruction |  | Bytes | Cycles \& uSec |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flag Control |  |  |  |  |  |  |  |
| CLR C | 1 | 1 | 2.5 | CLR | C | 1 | 1 |
| CPL F0 | 1 | 1 | 2.5 | CPL | F0 | 2 | 1 |
| Flag Testing |  |  |  |  |  |  |  |
| JNC offset | 2 | 2 | 5.0 | JNC | rel | 2 | 2 |
| JF0 offset | 2 | 2 | 5.0 | JB | F0,rel | 3 | 2 |
| JB7 offset | 2 | 2 | 5.0 | JB | ACC. 7 ,rel | 3 | 2 |
| Peripheral Polling |  |  |  |  |  |  |  |
| JT0 offset | 2 | 2 | 5.0 | JB | T0,rel | 3 | 2 |
| JN1 offset | 2 | 2 | 5.0 | JNB | INT0,rel | 3 | 2 |
| JTF offset | 2 | 2 | 5.0 | JBC | TF0, rel | 3 | 2 |
| Machine and Peripheral Control |  |  |  |  |  |  |  |
| STRT T | 1 | 1 | 2.5 | SETB | TR0 | 2 | 1 |
| EN I |  | 1 | 2.5 | SETB | EX0 | 2 | 1 |
| DIS TCNTI | 1 | 1 | 2.5 | CLR | ET0 | 2 | 1 |

Table 4.b. Repiacing 8048 instruction sequences with single $8 \times 51$ instructions.

| $\mathbf{8 0 4 8}$ <br> Instructions | Bytes | Cycles | uSec | 8051 <br> Instructions | Bytes | Cycles \& usec |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Flag Control <br> Set carry: <br> CLR C <br> CPL C | $=$ | 2 | 2 | 5.0 | SETB C |  |
| Set Software Flag: <br> CLR F0 <br> CPL F0 | $=$ | 2 |  |  | 1 | 1 |

opcodes in the 8048 . In every case the MCS- $51^{\text {TM }}$ solution requires the same number of machine cycles, and executes 2.5 times faster.

## 3. BOOLEAN PROCESSOR APPLICATIONS

So what? Then what does all this buy you?
Qualitatively, nothing. All the same capabilities could be (and often have been) implemented on other machines
instructions into a few general operations has been used to add new functionality to the MCS-5 $1^{\text {TM }}$ architecture - both for byte and bit operations. 144 software flags replace the 8048 's two. These flags (and the carry) may be directly set, not just cleared and complemented, and all can be tested for either state, not just one. Operating mode bits previously inaccessible may be read, tested, or saved. Situations where the 8051 instruction set provides new capabilities are contrasted with 8048 instruction sequences in Table 4.b. Here the 8051 speed advantage ranges from 5 x to 15 x !

Table 4b. (Continued)

| $\begin{aligned} & \hline 8048 \\ & \text { Instructions } \end{aligned}$ | Bytes | Cycles | uSec | $8 \times 51$ <br> Instructions |  | Bytes |  | Cycles \& uSec |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Turn Off Output Pin: <br> ANL P1,\#0FBH = | 2 | 2 | 5.0 | CLR | P1.2 | 2 |  | 1 |
| $\begin{aligned} & \text { Complement Output Pin: } \\ & \text { IN A,PI } \\ & \text { XRL A,\#04H } \\ & \text { OUTL Pl,A } \end{aligned}$ | 4 | 6 | 15.0 | CPL | P1.2 | 2 |  | 1 |
| Clear Flag in RAM: <br> MOV R0,\#FLGADR <br> MOV A,@R0 <br> ANL A,\#FLGMASK <br> MOV @R0,A = | 6 | 6 | 15.0 | CLR | USER_FLG | 2 |  | 1 |
| $\begin{aligned} & \text { Flag Testing } \\ & \text { Jump if Software Flag is } 0 \text { : } \\ & \text { JF0 } \$+4 \\ & \text { JMP offset } \end{aligned}$ | 4 | 4 | 10.0 | JNB | F0,rel |  | 3 | 2 |
| Jump if Accumulator bit is 0 :    <br> CPL A   <br> JB7 offset   <br> CPL A   | 4 | 4 | 10.0 | JNB | ACC.7,rel |  | 3 | 2 |
| ```Peripheral Polling Test if Input Pin is Grounded: IN A,PI CPL A JB3 offset =``` | 4 | 5 | 12.5 | JNB | P1.3,rel |  | 3 | 2 |
| $\begin{aligned} & \text { Test if Interrupt Pin is High: } \\ & \text { JNI } \$+4 \\ & \text { JMP offset } \end{aligned}$ | 4 | 4 | 10.0 | JB | INT0,rel |  | 3 | 2 |

Combining Boolean and byte-wide instructions can produce great synergy. An MCS-51 ${ }^{\text {TM }}$ based application will prove to be:

- simpler to write since the architecture correlates more closely with the problems being solved;
- easier to debug because more individual instructions have no unexpected or undesirable side-effects;
- more byte efficient due to direct bit addressing and program counter relative branching;
- faster running because fewer bytes of instruction need to be fetched and fewer conditional jumps are processed;
- lower cost because of the high level of systemintergration within one component.

These rather unabashed claims of excellence shall not go unsubstantiated. The rest of this chapter examines less trivial tasks simplified by the Boolean processor. The first
three compare the 8051 with other microprocessors; the last two go into 8051-based system designs in much greater depth.

## Design Example \#1 - Bit Permutation

First off, we'll use the bit-transfer instructions to permute a lengthy pattern of bits.

A steadily increasing number of data communication products use encoding methods to protect the security of sensitive information. By law, interstate financial transactions involving the Federal banking system must be transmitted using the Federal Information Processing Data Encryption Standard (DES).

Basically, the DES combines eight bytes of "plaintext" data (in binary, ASCII, or any other format) with a 56-bit "key", producing a 64-bit encrypted value for transmission. At the receiving end the same algorithm is applied to the incoming data using the same key, reproducing the original eight byte message. The algorithm used for these permutations is fixed; different user-defined keys ensure data privacy.

It is not the purpose of this note to describe the DES in any detail. Suffice it to say that encryption/decryption is a long, iterative process consisting of rotations, exclusive -OR operations, function table look-ups, and an extensive (and quite bizarre) sequence of bit permutation, packing, and unpacking steps. (For further details refer to the June 21, 1979 issue of Electronics magazine.) The bit manipulation steps are included, it is rumored, to impede a general purpose digital supercomputer trying to "break" the code. Any algorithm implementing the DES with previous generation microprocessors would spend virtually all of its time diddling bits.

The bit manipulation performed is typified by the Key Schedule Calculation represented in Figure 9. This step is repeated ió times for each key used in the course of a transmission. In essence, a seven-byte, 56-bit "Shifted Key Buffer" is transformed into an eight-byte, "Permutation Buffer" without altering the shifted Key. The arrows in Figure 9 indicate a few of the translation steps. Only six bits of each byte of the Permutation Buffer are used; the two high-order bits of each byte are cleared. This means only 48 of the 56 Shifted Key Buffer bits are used in any one iteration.


Figure 9. DES Key Schedule Transformation.


Figure 10.a. Flowchart for Key permutation attempted with a byte processor.

Different microprocessor architectures would best implement this type of permutation in different ways. Most approaches would share the steps of Figure 10.a:

- Initialize the Permutation Buffer to default state (ones or zeroes);
- Isolate the state of a bit of a byte from the Key Buffer. Depending on the CPU, this might be accomplished by rotating a word of the Key Buffer through a carry flag or testing a bit in memory or an accumulator against a mask byte;
- Perform a conditional jump based on the carry or zero flag if the Permutation Buffer default state is correct;
- Otherwise reverse the corresponding bit in the permutation buffer with logical operations and mask bytes.

Each step above may require several instructions. The last three steps must be repeated for all 48 bits. Most microprocessors would spend 300 to 3,000 microseconds on each of the 16 iterations.

Notice, though, that this flow chart looks a lot like Figure 8. The Boolean Processor can permute bits by simply moving
them from the source to the carry to the destination-a total of two instructions taking four bytes and three microseconds per bit. Assume the Shifted Key Buffer and Permutation Buffer both reside in bit-addressable RAM, with the bits of the former assigned symbolic names SK B__1, SKB_2, . . SKB_56, and that the bytes of the latter are named PB_1, . . PB_8. Then working from Figure 9, the software for the permutation algorithm would be that of Example 1.a. The total routine length would be 192 bytes, requiring 144 microseconds.

The algorithm of Figure $10 . \mathrm{b}$ is just slightly more efficient in this time-critical application and illustrates the synergy of an integrated byte and bit processor. The bits needed for each byte of the Permutation Buffer are assimilated by loading each bit into the carry ( 1 usec .) and shifting it into the accumulator ( 1 usec .). Each byte is stored in RAM when completed. Forty-eight bits thus need a total of 112 instructions, some of which are listed in Example 1.b.


Figure 10.b. DES Key Permutation with Boolean Processor.

Worst-case execution time would be 112 microseconds, since each instruction takes a single cycle. Routine length would also decrease, to 168 bytes. (Actually, in the context of the complete encryption algorithm, each permuted byte would be processed as soon as it is assimilated-saving memory and cutting execution time by another 8 usec.)

Example 1. DES Key Permutation Software.
a.) "Brute Force" technique.

| MOV | C,SKB_1 |
| :--- | :--- |
| MOV | PB_1.1,C |
| MOV | C,SKB_2 |
| MOV | PB_4.0,C |
| MOV | C,SKB_3 |
| MOV | PB_2.5,C |
| MOV | C,SKB_4 |
| MOV | PB_1.0,C |
| $\ldots$ | $\ldots \ldots$ |
| $\ldots$ | $\ldots \ldots$ |
| MOV | C,SKB_55 |
| MOV | PB_5.0,C |
| MOV | C,SKB_56 |
| MOV | PB_7.2,C |

b.) Using Accumulator to Collect Bits.

| CLR | A |
| :--- | :--- |
| MOV | C,SKB_14 |
| RLC | A |
| MOV | C,SKB_17 |
| RLC | A |
| MOV | C,SKB_11 |
| RLC | A |
| MOV | C,SKB_24 |
| RLC | A |
| MOV | C,SKB_1 |
| RLC | A |
| MOV | C,SKB_5 |
| RLC | A |
| MOV | PB_1,A |
| $\ldots$ | $\ldots .$. |
| M | $\ldots .$. |
| MOV | C,SKB_29 |
| RLC | A |
| MOV | C,SKB_32 |
| RLC | A |
| MOV | PB_8,A |

To date, most banking terminals and other systems using the DES have needed special boards or peripheral controller chips just for the encryption/decryption process, and still more hardware to form a serial bit stream for transmission (Figure 11.a). An 8051 solution could pack most of the entire system onto the one chip (Figure 11.b). The whole DES algorithm would require less than one-
fourth of the on-chip program memory, with the remaining bytes free for operating the banking terminal (or whatever) itsclf.

Moreover, since transmission and reception of data is performed through the on-board UART, the unencrypted data (plaintext) never even exists outside the microcomputer! Naturally, this would afford a high degree of security from data interception.


Figure 11. Secure Banking Terminal Block Diagram.

## Design Example \#2 - Software Serial I/O

An exercise often imposed on beginning microcomputer students is to write a program simulating a UART. (See, for example, Application Notes AP24, AP29, and AP49.) Though doing this with the 8051 Family may appear to be a moot point (given that the hardware for a full UART is on-chip), it is still instructive to see how it would be done, and maintains a product line tradition.

As it turns out, the 8051 microcomputers can receive or transmit serial data via software very efficiently using the Boolean instruction set. Since any I/O pin may be a serial input or output, several serial links could be maintained at once.

Figures 12.a and 12.b show algorithms for receiving or transmitting a byte of data. (Another section of program would invoke this algorithm eight times, synchronizing it with a start bit, clock signal, software delay, or timer
interrupt.) Data is received by testing an input pin, setting the carry to the same state, shifting the carry into a data buffer, and saving the partial frame in internai RAM. Data is transmitted by shifting an output buffer through the carry, and generating each bit on an output pin.


Figure 12. Serial I/O Algorithms.

A side-by-side comparison of the soft ware for this common "bit-banging" application with three different microprocessor architectures is shown in Table 5.a and 5.b. The 8051 solution is more efficient than the others on every count!

Table 5. Serial I/O Programs for Various Microprocessors.
a.) Input Routine.
80858048

8048
IN SERPORT
ANI MASK
JZ LO
CMC
LO: LXI HL,SERBUF
MOV A,M
RR
MOV M,A

## RESULTS:

8 INSTRUCTIONS
14 BYTES
56 STATES 19 uSEC.
b.) Output Routine.

| 8085 |  |
| :--- | :--- |
| LXI | HL,SERBUF |
| MOV | A,M |
| RR |  |
| MOV | M,A |
| IN | SERPORT |
| JC | HI |

## 8048

7 INSTRUCTIONS
9 BYTES
9 CYCLES
22.5 uSEC.

8051
MOV C,SERPIN

MOV A,SERBUF
RRC A
MOV SERBUF,A

## 4 INSTRUCTIONS <br> 7 BYTES <br> 4 CYCLES <br> 4 uSEC.

## 8051

MOV R0,\#SERBUF
MOV A,@R0
RRC A
MOV@R0,A
JC Hl
LO: ANI NOT MASK
JMP CNT
HI: ORI MASK
CNT: OUT SERPORT

ANL
JMP CNT
HI: ORL SERPRT,\#MASK
CNT:

## RESULTS:

## 10 INSTRUCTIONS

20 BYTES
72 STATES
24 uSEC.

8 INSTRUCTIONS
13 BYTES
11 CYCLES
27.5 uSEC.

4 INSTRUCTIONS
7 BYTES
5 CYCLES
5 uSEC.

## Design Example \#3-Combinatorial Logic Equations

Next we'll look at some simple uses for bit-test instructions and logical operations. (This example is also presented in Application Note AP-69.)

Virtually all hardware designers have solved complex functions using combinatorial logic. While the hardware involved may vary from relay logic, vacuum tubes, or TTL or to more esoteric technologies like fluidics, in each case the goal is the same: to solve a problem represented by a logical function of several Boolean variables.

Figure 13 shows TTL and relay logic diagrams for a function of the six variables $U$ through $Z$. Each is a solution of the equation,

$$
\mathrm{Q}=(\mathrm{U} \cdot(\mathrm{~V}+\mathrm{W}))+(\mathrm{X} \cdot \overline{\mathrm{Y}})+\overline{\mathrm{Z}}
$$

Equations of this sort might be reduced using Karnaugh Maps or algebraic techniques, but that is not the purpose of this example. As the logic complexity increases, so does the difficulty of the reduction process. Even a minor change to the function equations as the design evolves would require tedious re-reduction from scratch.

Figure 13. Hardware Implementations of Boolean functions.

a.) Using TTL:

For the sake of comparison we will implement this function three ways, restricting the software to three proper subsets of the MCS-51 ${ }^{\text {TM }}$ instruction set. We will also assume that U and V are input pins from different input ports, W and X are status bits for two peripheral controllers, and Y and Z are software flags set up earlier in the program. The end result must be written to an output pin on some third port. The first two implementations follow the flow-chart shown in Figure 14. Program flow would embark on a route down a test-and-branch tree and leaves either the "True" or "Not True" exit ASAP - as soon as the proper result has been determined. These exits then rewrite the output port with the result bit respectively one or zero.

Other digital computers must solve equations of this type with standard word-wide logical instructions and conditional jumps. So for the first implementation, we won't use any generalized bit-addressing instructions. As we shall soon see, being constrained to such an instruction subset produces somewhat sloppy software solutions. MCS-51 ${ }^{\text {TM }}$ mnemonics are used in Example 2.a; other machines might further cloud the situation by requiring operation-specific mnemonics like INPUT, OUTPUT, LOAD, STORE, etc., instead of the MOV mnemonic used for all variable transfers in the 8051 instruction set.

The code which results is cumbersome and error prone. It would be difficult to prove whether the soft ware worked for all input combinations in programs of this sort. Furthermore, execution time will vary widely with input data.

Thanks to the direct bit-test operations, a single instruction can replace each move/mask/conditional jump sequence in Example 2.a, but the algorithm would be equally convoluted (see Example 2.B). To lessen the confusion "a bit" each input variable is assigned a symbolic name.

A more elegant and efficient implementation (Example 2.c) strings together the Boolean ANL and ORL functions to generate the output function with straight-line code.

b.) Using Relay Logic:


Figure 14. Flow chart for tree-branching algorithm.

When finished, the carry flag contains the result, which is simply copied out to the destination pin. No flow chart is needed-code can be written directly from the logic diagrams in Figure 14. The result is simplicity itself: fast, flexible, reliable, easy to design, and easy to debug.

An 8051 program can simulate an N -input AND or OR gate with at most $\mathrm{N}+1$ lines of source program-one for each input and one line to store the results. To simulate NAND and NOR gates, complement the carry after computing the function. When some inputs to the gate have "inversion bubbles," perform the ANL or ORL operation on inverted operands. When the first input is inverted, either load the operand into the carry and then complement it, or use DeMorgan's Theorem to convert the gate to a different form.

Example 2. Software Solutions to Logic Function of Figure 13.
a.) Using only byte-wide logical instructions.
;BFUNC1 SOLVE RANDOM LOGIC FUNCTION
; OF 6 VARIABLES BY LOADING AND
; MASKING THE APPROPRIATE BITS
; IN THE ACCUMULATOR, THEN
; EXECUTING CONDITIONAL JUMPS
; BASED ON ZERO CONDITION.
: (APPROACH USED BY BYTE-
; ORIENTED ARCHITECTURES.)
; BYTE AND MASK VALUES
; CORRESPOND TO RESPECTIVE BYTE ; ADDRESS AND BIT POSITIONS.

OUTBUF DATA 22 H ;OUTPUT PIN STATE MAP ;

| TESTV; | MOV | A,P2 |
| :--- | :--- | :--- |
|  | ANL | A.\#000000100B |
|  | JNZ | TESTU |
|  | MOV | A,TCON |
|  | ANL | A,\#00100000B |
|  | JZ | TESTX |
| TESTU: | MOV | A.P1 |
|  | ANL | A,\#00000010B |
|  | JNZ | SETQ |
| TESTX: | MOV | A,TCON |
|  | ANL | A,\#00001000B |
|  | JZ | TESTZ |
|  | MOV | A,20H |
|  | ANL | A,\#\#0000001B |
|  | JZ | SETQ |
| TESTZ: | MOV | A,21H |
|  | ANL | A,\#00000010B |
|  | JZ | SETQ |
|  |  |  |


| CLRQ: | MOV | A,OUTBUF |
| :--- | :--- | :--- |
|  | ANL | A,\#11110111B |
|  | JMP | OUTQ |
| SETQ: | MOV | A,OUTBUF |
|  | ORL | A,\#00001000B |
| OUTQ: | MOV | OUTBUF,A |
|  | MOV | P3,A |

b.) Using only bit-test instructions.

| :BFUNC2 | SOLVE A RANDOM LOGIC FUNCTION |  |
| :---: | :---: | :---: |
| : | OF 6 VARIABLES BY DIRECTLY |  |
| ; | POLLING EACH BIT. |  |
| : | (APPROACH USING MCS-5I UNIQUE |  |
| ; | BIT-TEST INSTR UCTION CAPABILITY.) |  |
| ; | SYMBOLS USED IN LOGIC DIAGRAM |  |
| ; | ASSIGNED TO CORRESPONDING $8 \times 51$ |  |
| ; | BIT ADDRESSES. |  |
|  |  |  |
| U | BIT | P1.1 |
| V | BIT | P2.2 |
| w | BIT | TF0 |
| X | BIT | IEI |
| Y | BIT | 20H.0 |
| Z | BIT | 21 H .1 |
| Q | BIT | P3.3 |
|  |  |  |
| TEST_V: | JB | V.TEST_U |
|  | JNB | W,TEST_X |
| TEST_U:TEST_X: | JB | U,SET_Q |
|  | JNB | X,TEST_Z |
|  | JNB | Y,SET_Q |
| $\begin{aligned} & \text { TEST_Z: } \\ & \text { CLR_Q: } \end{aligned}$ | JNB | Z.SET_Q |
|  | CLR | Q |
|  | JMP | NXTTST |
| $\begin{aligned} & \text { SET_Q: } \\ & \text { NXTTST: } \end{aligned}$ | SETB | Q |
|  |  | :(CONTINUATION OF ;PROGRAM) |



An upper-limit can be placed on the complexity of software to simulate a large number of gates by summing the total number of inputs and outputs. The actual total should be somewhat shorter, since calculations can be "chained," as shown above. The output of one gate is often the first input to another, bypassing the intermediate variable to eliminate two lines of source.

## Design Example \#4 - Automotive Dashboard Functions

Now let's apply these techniques to designing the software for a complete controller system. This application is patterned after a familiar real-world application which isn't nearly as trivial as it might first appear: automobile turn signals.

Imagine the three position turn lever on the steering column as a single-pole, triple-throw toggle switch. In its central position all contacts are open. In the up or down positions contacts close causing corresponding lights in the rear of the car to blink. So far very simple.

Two more turn signals blink in the front of the car, and two others in the dashboard. All six bulbs flash when an emergency switch is closed. A thermo-mechanical relay (accessible under the dashboard in case it wears out) causes the blinking.

Applying the brake pedal turns the tail light filaments on constantly... unless a turn is in progress, in which case the blinking tail light is not affected. (Of course, the front turn signals and dashboard indicators are not affected by the brake pedal.) Table 6 summarizes these operating modes.

But we're not done yet. Each of the exterior turn signal (but not the dashboard) bulbs has a second, somewhat dimmer filament for the parking lights. Figure 15 shows TTL circuitry which could control all six bulbs. The signals labeled "High Freq." and "Low Freq." represent two square-wave inputs. Basically, when one of the turn switches is closed or the emergency switch is activated the low frequency signal (about 1 Hz ) is gated through to the appropriate dashboard indicator(s) and turn signal(s). The rear signals are also activated when the brake pedal is depressed provided a turn is not being made in the same direction. When the parking light switch is closed the higher frequency oscillator is gated to each front and rear turn signal, sustaining a low-intensity background level. (This is to eliminate the need for additional parking light filaments.)


Figure 15. TTL logic implementation of automotive turn signals.

Table 6. Truth table for turn-signal operation.

| INPUT SIGNALS |  |  |  | OUTPUT SIGNALS |  |  |  |
| :--- | :---: | :---: | :---: | :--- | :--- | :--- | :--- |
| BRAKE <br> SWITCH | EMERG. <br> SWITCH | LEFT <br> TURN <br> SWITCH | RIGHT <br> TURN <br> SWITCH | LEFT <br> FRONT <br> \&DASH | RIGHT <br> FRONT <br> \&DASH | LEFT <br> REAR | RIGHT <br> REAR |
| 0 | 0 | 0 | 0 | OFF | OFF | OFF | OFF |
| 0 | 0 | 0 | 1 | OFF | BLINK | OFF | BLINK |
| 0 | 0 | 1 | 0 | BLINK | OFF | BLINK | OFF |
| 0 | 1 | 0 | 0 | BLINK | BLINK | BLINK | BLINK |
| 0 | 1 | 0 | 1 | BLINK | BLINK | BLINK | BLINK |
| 0 | 1 | 1 | 0 | BLINK | BLINK | BLINK | BLINK |
| 1 | 0 | 0 | 0 | OFF | OFF | ON | ON |
| 1 | 0 | 0 | 1 | OFF | BLINK | ON | BLINK |
| 1 | 0 | 1 | 0 | BLINK | OFF | BLINK | ON |
| 1 | 1 | 0 | 0 | BLINK | BLINK | ON | ON |
| 1 | 1 | 0 | 1 | BLINK | BLINK | ON | BLINK |
| 1 | 1 | 1 | 0 | BLINK | BLINK | BLINK | ON |

In most cars, the switching logic to generate these functions requires a number of multiple-throw contacts. As many as 18 conductors thread the steering column of some automobiles solely for turn-signal and emergency blinker functions. (The author discovered this recently to his astonishment and dismay when replacing the whole assembly because of one burned contact.)

A multiple-conductor wiring harness runs to each corner of the car, behind the dash, up the steering column, and down to the blinker relay below. Connectors at each termination for each filament lead to extra cost and labor during construction, lower reliability and safety, and more costly repairs. And considering the system's present complexity, increasing its reliability or detecting failures would be quite difficult.

There are two reasons for going into such painful detail describing this example. First, to show that the messiest part of many system designs is determining what the controller should do. Writing the software to solve these functions will be comparatively easy. Secondly, to show the many potential failure points in the system. Later we'll see how the peripheral functions and intelligence built into a microcomputer (with a little creativity) can greatly reduce external interconnections and mechanical part count.

## The Single-chip Solution

The circuit shown in Figure 16 indicates five input pins to the five input variables-left-turn select, right-turn select, brake pedal down, emergency switch on, and parking lights on. Six output pins turn on the front, rear, and dashboard indicators for each side. The microcomputer implements all logical functions through software, which periodically updates the output signals as time elapses and input conditions change.

Figure 16. Microcomputer Turn-signal Connections.


Design Example \#3 demonstrated that symbolic addressing with user-defined bit names makes code and documentation easier to write and maintain. Accordingly, we'll assign these I/O pins names for use throughout the program. (The format of this example will differ somewhat from the others. Segments of the overall program will be presented in sequence as each is described.)


Another key advantage of symbolic addressing will appear further on in the design cycle. The locations of cable connectors, signal conditioning circuitry, voltage regulators, heat sinks, and the like all affect P.C. board layout. It's quite likely that the somewhat arbitrary pin assignment defined early in the software design cycle will prove to be less than optimum; rearranging the $I / O$ pin assignment could well allow a more compact module, or eliminate costly jumpers on a single-sided board. (These considerations apply especially to automotive and other cost-sensitive applications needing single-chip controllers.) Since other architectures mask bytes or use "clever" algorithms to isolate bits by rotating them into the carry, re-routing an input signal (from bit 1 of port 1 , for example, to bit 4 of port 3 ) could require extensive modifications throughout the software.

The Boolean Processor's direct bit addressing makes such changes absolutely trivial. The number of the port containing the pin is irrelevent, and masks and complex program structures are not needed. Only the initial Boolean varia-

```
; INTERRUPT RATE SUBDIVIDER
SUB_DIV DATA 20H
HI_FREQ BIT SUB_DIV.0
; LOW-FREQUENCY OSCILLATOR BIT
LO_FREQ BIT SUB_DIV.7
;
lll
; PUT TIMER 0 IN MODE }
INIT: MOV TMOD,#00000001B
; INITIALIZE TIMER REGISTERS
    MOV TL0,#0
    MOV TH0,#-16
; SUBDIVIDE INTERRUPT RATE BY }24
    MOV SUB_DIV,#244
; ENABLE TIMER INTERRUPTS
    SETB ET0
; GLOBALLY ENABLE ALL INTERRUPTS
            SETB EA
; START TIMER
            SETB TR0
;(CONTINUE WITH BACKGROUND PROGRAM)
;
; PUT TIMER 0 IN MODE 1
; INITIALIZE TIMER REGISTERS
: SUBDIVIDE INTERRUPT RATE BY 244
: ENABLE TIMER INTERRUPTS
; GLOBAILY ENABLE ALL INTERRUPTS ; START TIMER
```

ble declarations need to be changed; ASM51 automatically adjusts all addresses and symbolic references to the reassigned variables. The user is assured that no additional debugging or soft ware verification will be required.

Timer 0 (one of the two on-chip timer/counters) replaces the thermo-mechanical blinker relay in the dashboard controller. During system initialization it is configured as a timer in mode 1 by setting the least significant bit of the timer mode register (TMOD). In this configuration the low-order byte (TL0) is incremented every machine cycle, overflowing and incrementing the high-order byte (TH0) every $256 \mu \mathrm{Sec}$. Timer interrupt 0 is enabled so that a hardware interrupt will occur each time TH0 overflows. (For details of the numerous timer operating modes see the MCS-51 ${ }^{\text {TM }}$ User's Manual.)

An eight-bit variable in the bit-addressable RAM array will be needed to further subdivide the interrupts via software. The lowest-order bit of this counter toggles very
fast to modulate the parking lights; bit 7 will be "tuned" to approximately 1 Hz for the turn- and emergencyindicator blinking rate.

Loading TH0 with -16 will cause an interrupt after 4.096 msec . The interrupt service routine reloads the high-order byte of timer 0 for the next interval, saves the CPU registers likely to be affected on the stack, and then decrements SUB_DIV. Loading SUB_DIV. with 244 initially and each time it decrements to zero will produce a 0.999 second period for the highest-order bit.

```
ORG 000BH. ; TIMER 0 SERVICE VECTOR
MOV TH0,#-16
PUSH PSW
PUSH ACC
PUSH B
DJNZ SUB_DIV,T0SERV
MOV SUB_DIV,#244
```

The code to sample inputs, perform calculations, and update outputs-the real "meat" of the signal controller algorithm - may be performed either as part of the interrupt service routine or as part of a background program loop. The only concern is that it must be executed at least several dozen times per second to prevent parking light flickering. We will assume the former case, and insert the code into the timer 0 service routine.

First, notice from the logic diagram (Figure 15) that the subterm (PARK • H_FREQ), asserted when the parking lights are to be on dimly, figures into four of the six output functions. Accordingly, we will first compute that term and save it in a temporary location named "DIM". The PSW contains two general purpose flags: F0, which corresponds to the 8048 flag of the same name, and PSW.I. Since The PSW has been saved and will be restored to its previous state after servicing the interrupt, we can use either bit for temporary storage.

| DIM | BIT | PSW. $1: \begin{aligned} & \text { : DECLARE TEMP. } \\ & \text { STORAGE FLAG }\end{aligned}$ |
| :---: | :---: | :---: |
|  | ..... |  |
| MOV | C.PARK | : GATE PARKING |
|  |  | Light SWITCH |
| ANL | HI_FREQ | WITH HIGH |
|  |  | FREQUENCY |
|  |  | SIGNAL |
| MOV | DIM.C | : AND SAVE IN |

This simple three-line section of code illustrates a remarkable point. The software indicates in very abstract terms exactly what function is being performed, independent of
the hardware configuration. The fact that these three bits include an input pin, a bit within a program variable, and a software flag in the PSW is totally invisible to the programmer.

Now generate and output the dashboard left turn signal.

| MOV C,L_TURN |  |
| ---: | :--- |
|  |  |
|  |  |
|  | SET CARRY IF |
| ORL C,EMERG |  |
|  | OR EMERGENCY |
|  | SELECTED. |
| ANL C,LO_FREQ | GATE IN 1 HZ |
|  | SIGNAL |
| MOV L_DASH,C | AND OUTPUT TO |
|  |  |
|  | DASHBOARD. |

To generate the left front turn signal we only need to add the parking light function in F0. But notice that the function in the carry will also be needed for the rear signal. We can save effort later by saving its current state in F0.

| MOV FO,C | : SAVE FUNCTION |
| :--- | :--- |
| ORL C,DIM | SO FAR. |
| : ADD IN PARKING |  |
| LIGHT FUNCTION |  |
| MOV L_FRNT,C | AND OUTPUT TO <br> TURN SIGNAL. |

Finally, the rear left turn signal should also be on when the brake pedal is depressed, provided a left turn is not in progress.

| MOV C,BRAKE |  |
| :--- | :--- |
|  | ; GATE BRAKE |
|  | PEDAL SWITCH |
| ANL C,/L_TURN | ; WITH TURN |
|  | LEVER. |
| ORL C,F0 | INCLUDE TEMP. |
|  |  |
|  | VARIABLE FROM |
|  | DASH |
| ORL C,DIM | AND PARKING |
|  |  |
| MOV L_REAR,C | LIGHT FUNCTION |
|  | AND OUTPUT TO |
|  |  |
|  |  |
|  |  |

Now we have to go through a similar sequence for the right-hand equivalents to all the left-turn lights. This also gives us a chance to see how the code segments above look when combined.

| MOV C,R_TURN | : SET CARRY IF |
| :--- | :--- |
|  | TURN |
| ORL C,EMERG | ; OR EMERGENCY |
|  |  |
| ANL C,LO_FREQ | SELECED. |
|  |  |
|  |  |
|  |  |
|  |  |


| MOV R_DASH,C |  | ; AND OUTPUT TO |
| :---: | :---: | :---: |
|  |  | DASHBOARD. |
| MOV | F0,C | SAVE FUNCTION |
|  |  | SO FAR. |
| ORL | C, DIM | ; ADD IN PARKING |
|  |  | LIGHT FUNCTION |
| MOV | R_FRNT, C | ; AND OUTPUT TO |
|  |  | TURN SIGNAL. |
| MOV | C, BRAKE | ; GATE BRAKE |
|  |  | PEDAL SWITCH |
| ANL | C,/R_TURN | ; WITH TURN |
|  |  | LEVER. |
| ORL | C,F0 | ; INCLUDE TEMP. |
|  |  | VARIABLE FROM |
|  |  | DASH |
| ORL | C, DIM | ; AND PARKING |
|  |  | LIGHT FUNCTION |
| MOV | R_REAR,C | ; AND OUTPUT TO |
|  |  | TURN SIGNAL. |

(The perceptive reader may notice that simply rearranging the steps could eliminate one instruction from each sequence.)

Now that all six bulbs are in the proper states, we can return from the interrupt routine, and the program is finished. This code essentially needs to reverse the status saving steps at the beginning of the interrupt.

| POP B | ; RESTORE CPU |
| :--- | :--- |
|  | REGISTERS. |
| POP ACC |  |
| POP PSW |  |
| RETI |  |

Program Refinements. The luminescence of an incandescent light bulb filament is generally non-linear; the $50 \%$ duty cycle of HI_FREQ may not produce the desired intensity. If the application requires, duty cycles of $25 \%$, $75 \%$, etc. are easily achieved by ANDing and ORing in additional low-order bits of SUB_DIV. For example, 30 Hz signals of seven different duty cycles could be produced by considering bits $2-0$ as shown in Table 7. The only soft ware change required would be to the code which sets-up variable DIM:

| MOV C,SUB_DIV.I | ; START WITH 50 |
| :--- | :--- |
|  | PERCENT |
| ANL C,SUB_DIV. 0 | ; MASK DOWN TO 25 |
|  | PERCENT |
| ORL C.SUB_DIV. $2:$ | ; AND BUILD BACK TO |
|  | 62 PERCENT |
| MOV DIM,C | ; DUTY CYCLE FOR |
|  | PARKING LIGHTS. |

Table 7. Non-trivial Duty Cycles.

| SUR_DIV PITS |  |  |  |  |  |  |  | DUTY CYCLES |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 12.5\% | 25.0\% | 37.5\% | 50.0\% | 62.5\% | 75.0\% | 87.5\% |
| X | X | X | X | X | 0 | 0 | 0 | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| X | X | X | X | X | 0 | 0 | 1 | OFF | OFF | OFF | OFF | OFF | OFF | ON |
| X | X | X | X | X | 0 | 1 | 0 | OFF | OFF | OFF | OFF | OFF | ON | ON |
| X | X | X | X | X | 0 | 1 | 1 | OFF | OFF | OFF | OFF | ON | ON | ON |
| X | X | X | X | X | 1 | 0 | 0 | OFF | OFF | OFF | ON | ON | ON | ON |
| X | X | X | X | X | 1 | 0 | 1 | OFF | OFF | ON | ON | ON | ON | ON |
| X | X | X | X | X | 1 | 1 | 0 | OFF | ON | ON | ON | ON | ON | ON |
| X | X | X | X | X | 1 | 1 | 1 | ON | ON | ON | ON | ON | ON | ON |

Interconnections increase cost and decrease reliability. The simple buffered pin-per-function circuit in Figure 16 is insufficient when many outputs require higher-thanTTL drive levels. A lower-cost solution uses the 8051 serial port in the shift-register mode to augment $\mathrm{I} / \mathrm{O}$. In mode 0 , writing a byte to the serial port data buffer (SBUF) causes the data to be output sequentially through the "RXD" pin while a burst of eight clock pulses is generated on the "TXD" pin. A shift register connected to these pins (Figure 17) will load the data byte as it is shifted out. A number of special peripheral driver circuits combining shift-register inputs with high drive level outputs have been introduced recently.

Cascading multiple shift registers end-to-end will expand the number of outputs even further. The data rate in the 1/O expansion mode is one megabaud, or 8 usec. per byte. This is the mode which the serial port defaults to following a reset, so no initialization is required.

The software for this technique uses the $B$ register as a "map" corresponding to the different output functions. The program manipulates these bits instead of the output pins. After all functions have been calculated the B register is shifted by the serial port to the shift-register/driver. (While some outputs may glitch as data is shifted through them, at I Megabaud most people wouldn't notice. Some shift registers provide an "enable" bit to hold the output states while new data is being shifted in.)

This is where the earlier decision to address bits symbolically throughout the program is going to pay off. This major I/O restructuring is nearly as simple to implement as rearranging the input pins. Again, only the bit declarations need to be changed.

[^13]

Figure 17. Output expansion using serial port.

```
L_REAR BIT B. }4\mathrm{ ; REAR LEFT-TURN
    : INDICATOR
R_REAR BIT B.5 : REAR RIGHT-TURN
    : INDICATOR
```

The original program to compute the functions need not change. After computing the output variables, the control map is transmitted to the buffered shift register through the serial port:

## MOV SBUF,B : LOAD BUFFER AND TRANSMIT

The Boolean Processor solution holds a number of advantages over older methods. Fewer switches are required. Each is simpler, requiring fewer poles and lower current contacts. The flasher relay is eliminated entirely. Only six filaments are driven, rather than 10 . The wiring harness is therefore simpler and less expensive-one conductor for each of the six lamps and each of the five sensor switches. The fewer conductors use far fewer connectors. The whole system is more reliable.

And since the system is much simpler it would be feasible to implement redundancy and/or fault detection on the four main turn indicators. Each could still be a standard double filament bulb, but with the filaments driven in parallel to tolerate single-element failures.

Even with redundancy, the lights will eventually fail. To handle this inescapable fact current or voltage sensing
circuits on each main drive wire can verify that each bulb and its high-current driver is functioning properly. Figure 18 shows one such circuit.


Figure 18.
Assume all of the lights are turned on except one; i.e., all but one of the collectors are grounded. For the bulb which is turned off, if there is continuity from +12 V through the bulb base and filament, the control wire, all connectors, and the P.C. board traces, and if the transistor is indeed not shorted to ground, then the collector will be pulled to +12 V . This turns on the base of Q8 through the corresponding resistor, and grounds the input pin, verifying that the bulb circuit is operational. The continuity of each circuit can be checked by software in this way.

Now turn all the bulbs on, grounding all the collectors. Q7 should be turned off, and the Test pin should be high. However, a control wire shorted to +12 V or an opencircuited drive transistor would leave one of the collectors at the higher voltage even now. This too would turn on Q7, indicating a different type of failure. Software could perform these checks once per second by executing the routine every time the software counter SUB_DIV is reloaded by the interrupt routine.

| DJNZ SUB_DIV,T0SERV |  |  |
| :--- | :--- | :--- |
| MOV SUB_DIV,\#244 | : RELOAD COUNTER |  |
| ORL P1,\#11100000B | : SET CONTROL |  |
|  |  | OUTPUTS HIGH |
| ORL | P2,\#00000111B |  |
| CLR | L_FRNT |  |
|  |  | FLOAT DRIVE |
| JB | TOLLECTOR |  |
|  |  | : T0 SHOULD BE |
| SETB L_FRNT | PULLED LOW |  |
|  |  | : PULL COLLECTOR |
|  |  | BACK DOWN |

CLR L_DASH
JB T0,FAULT
SETB L_DASH
CLR L_REAR
JB T0.FAULT
SETB L_REAR
CLR R_FRNT
JB T0.FAULT
SETB R_FRNT
CLR R_DASH
JB T0,FAULT
SETB R_DASH
CLR R_REAR
JB T0.FAULT
SETB R_REAR
; WITH ALL COLLECTORS GROUNDED, T0 SHOULD BE HIGH
; IF SO, CONTINUE WITH INTERRUPT ROUTINE. JB T0,TOSERV
FAULT:

TOSERV:
: ELECTRICAL FAILURE :PROCESSING ROUTINE
: (LEFT TO READER'S
: IMAGINATION)
: CONTINUE WITH
:INTERRUPT PROCESSING
;

The complete assembled program listing is printed in Appendix A. The resulting code consists of 67 program statements, not counting declarations and comments, which assemble into 150 bytes of object code. Each pass through the service routine requires (coincidently) 67 usec , plus 32 usec once per second for the electrical test. If executed every 4 msec as suggested this software would typically reduce the throughput of the background program by less than $2 \%$.
Once a microcomputer has been designed into a system, new features suddenly become virtually free. Software could make the emergency blinkers flash alternately or at a rate faster than the turn signals. Turn signals could override the emergency blinkers. Adding more bulbs would allow multiple tail light sequencing and syncopation - true flash factor, so to speak.

## Design Example \#5 - Complex Control Functions

Finally, we'll mix byte and bit operations to extend the use of 8051 into extremely complex applications.

Programmers can arbitrarily assign I/O pins to input and output functions only if the total does not exceed 32, which is insufficient for applications with a very large number of input variables. One way to expand the number of inputs is with a technique similar to multiplexedkeyboard scanning.

Figure 19 shows a block diagram for a moderately complex programmable industrial controller with the following characteristics:

- 64 input variable sensors;
- 12 output signals;
- Combinational and sequential logic computations;
- Remote operation with communications to a host processor via a high-speed full-duplex serial link;
- Two prioritized external interrupts;
- Internal real-time and time-of-day clocks.

While many microprocessors could be programmed to provide these capabilities with assorted peripheral support chips, an 8051 microcomputer needs no other integrated circuits!

The 64 input sensors are logically arranged as an 8 x 8 matrix. The pins of Port 1 sequentially enable each column of the sensor matrix; as each is enabled Port 0 reads in the state of each sensor in that column. An eight-byte block in bit-addressable RAM remembers the data as it is read in so that after each complete scan cycle there is an internal map of the current state of all sensors. Logic functions can then directly address the elements of the bit map.

The computer's serial port is configured as a nine-bit UART, transferring data at 17,000 bytes-per-second. The ninth bit may distinguish between address and data bytes.


Figure 19. Block diagram of 64-input machine controller.

The 8051 serial port can be configured to detect bytes with the address bit set, automatically ignoring all others. Pins INT0 and INT! are interrupts configured respectively as high-priority, falling-edge triggered and low-priority, lowlevel triggered. The remaining $12 \mathrm{I} / \mathrm{O}$ pins output TTLlevel control signals to 12 actuators.

There are several ways to implement the sensor matrix circuitry, all logically similar. Figure 20.a shows one possibility. Each of the 64 sensors consists of a pair of simple switch contacts in series with a diode to permit multiple contact closures throughout the matrix.

The scan lines from Port 1 provide eight un-encoded active-high scan signals for enabling columns of the matrix. The return lines on rows where a contact is closed are pulled high and read as logic ones. Open return lines are pulled to ground by one of the 40 kohm resistors and are read as zeroes. (The resistor values must be chosen to ensure all return lines are pulled above the 2.0 V logic threshold, even in the worst-case, where all contacts in an enabled column are closed.) Since P0 is provided opencollector outputs and high-impedance MOS inputs its input loading may be considered negligible.

The circuits in Figures 20.b-20.d are variations on this theme. When input signals must be electrically isolated from the computer circuitry as in noisy industrial environments, phototransistors can replace the switch/diode pairs and provide optical isolation as in Figure 20.b. Additional opto-isolators could also be used on the control output and special signal lines.

The other circuits assume that input signals are already at TTL levels. Figure 20.c uses octal three-state buffers enabled by active-low scan signals to gate eight signals onto Port 0 . Port 0 is available for memory expansion or peripheral chip interfacing between sensor matrix scans. Eight-to-one multiplexers in Figure 20.d select one of eight inputs for each return line as determined by encoded address bits output on three pins of Port 1. (Five more output pins are thus freed for more control functions.) Each output can drive at least one standard TTL or up to 10 low-power TTL loads without additional buffering.

Going back to the original matrix circuit, Figure 21 shows the method used to scan the sensor matrix. Two complete bit maps are maintained in the bit-addressable region of the RAM: one for the current state and one for the previous state read for each sensor. If the need arises, the program could then sense input transitions and/or debounce contact closures by comparing each bit with its earlier value.


Figure 20. Sensor Matrix Implementation Methods.

Example 3.

| INPUT_SCAN: | : SUBROUTINE TO READ |
| :--- | :--- |
|  | CURRENT STATE |
|  | $:$ OF 64 SENSORS AND |
|  | SAVE IN RAM $20 \mathrm{H}-27 \mathrm{H}$. |
| MOV R0.\#20H | $:$ INITIALIZE |
|  | $:$ POINTERS |
| MOV R1,\#28H | $:$ FOR BIT MAP |
|  | $;$ BASES. |


| SCAN: | MOV | A, $\# 80 \mathrm{H}$ | : SET FIRST BIT IN ACC. |
| :---: | :---: | :---: | :---: |
|  |  | Pl.A | : OUTPUT TO SCAN |
|  |  |  | LINES. |
|  | RR | A | : SHIFT TO ENABLE |
|  |  |  | NEXT COLUMN |
|  |  |  | NEXT. |
|  | MOV | R2,A | ; REMEMBER CUR- |
|  |  |  | RENT SCAN |
|  |  |  | POSITION. |
|  | MOV | A, P0 | : READ RETURN |
|  |  |  | LINES. |
|  | XCH | A,@R0 | : SWITCH WITH |
|  |  |  | PREVIOUS MAP |
|  |  |  | BITS. |
|  | MOV | @R1,A | ; SAVE PREVIOUS |
|  |  |  | STATE AS WELL. |
|  | INC | R0 | ; BUMP POINTERS. |
|  | INC | RI |  |
|  | MOV | A,R2 | ; RELOAD SCAN LINE |
|  |  |  | MASK |
|  | JNB | ACC.7.SCAN | : LOOP UNTIL ALL |
|  |  |  | EIGHT COLUMNS |
|  |  |  | READ. |

RET


Figure 21. Flowchart for reading in sensor matrix.

What happens after the sensors have been scanned depends on the individual application. Rather than inventing some artificial design problem, software corresponding to commonplace logic elements will be discussed.

Combinatorial Output Variables. An output variable which is a simple (or not so simple) combinational function of several input variables is computed in the spirit of Design Example 3. All 64 inputs are represented in the bit maps; in fact, the sensor numbers in Figure 20 correspond to the absolute bit addresses in RAM! The code in Example 4 activates an actuator connected to P 2.2 when sensors 12,23 , and 34 are closed and sensors 45 and 56 are open.
Example 4.
Simple Combinatorial Output Variables.

```
; SET P2.2 = (12) (23)(34) (/45) (/ 56)
    MOV C,12
    ANL C,23
    ANL C,34
    ANL C,/45
    ANL C,/56
    MOV P2.2,C
```

Intermediate Variables. The examination of a typical relay-logic ladder diagram will show that many of the rungs control not outputs but rather relays whose contacts figure into the computation of other functions. In effect, these relays indicate the state of intermediate variables of a computation.

The MCS-51 ${ }^{\text {TM }}$ solution can use any directly addressable bit for the storage of such intermediate variables. Even when all 128 bits of the RAM array are dedicated (to input bit maps in this example), the accumulator, PSW, and B register provide 18 additional flags for intermediate variables.

For example, suppose switches 0 through 3 control a safety interlock system. Closing any of them should deactivate certain outputs. Figure 22 is a ladder diagram for this situation. The interlock function could be recomputed for every output affected, or it may be computed once and saved (as implied by the diagram). As the program proceeds this bit can qualify each output.

Example 5. Incorporating Override signal into actuator outputs.

CALL INPUT_SCAN
MOV C, 0
ORL C, 1
ORL C,2
ORL C,3
MOV F0,C
; COMPUTE FUNCTION 0
ANL C,/F0

MOV PI.0.C
$; \quad \ldots \quad \ldots .$.
$\vdots$
COMPUTE FUNCTION 1

ANL C, /F0
MOV PI.1,C
; COMPUTE FUNCTION 2
$\begin{array}{lll} & \text { ANL C,/F0 } \\ & \text { MOV P1.2,C } \\ ; & \ldots . & \ldots . .\end{array}$


Figure 22. Ladder diagram for output override circuitry.

Latching Relays. A latching relay can be forced into either the ON or OFF state by two corresponding input signals, where it will remain until forced onto the opposite stateanalogous to a TTL Set/Reset flip-flop. The relay is used as an intermediate variable for other calculations. In the previous example, the emergency condition could be remembered and remain active until an "emergency cleared" button is pressed.

Any flag or addressable bit may represent a latching relay with a few lines of code (see Example 6).

Example 6. Simulating a latching relay.
$\begin{array}{ll}\text {;L_SET } & \text { SET FLAG } 0 \text { IF C=1 } \\ \text { L_SET: } & \text { ORL C,F0 } \\ & \text { MOV F0,C }\end{array}$ ;
;L_RSET RESET FLAG 0 IF C=1
L_RSET: CPS C
ANL C,F0
MOV F0,C
;

Time Delay Relays. A time delay relay does not respond to an input signal until it has been present (or absent) for some predefined time. For example, a ballast or load resistor may be switched in series with a D.C. motor when it is first turned on, and shunted from the circuit after one second. This sort of time delay may be simulated by an interrupt routine driven by one of the two 8051 timer/ counters. The procedure followed by the routine depends heavily on the details of the exact function needed; timeouts or time delays with resettable or non-resettable inputs are possible. If the interrupt routine is executed every 10 milliseconds the code in Example 7 will clear an intermediate variable set by the background program after it has been active for two seconds.

Example 7. Code to clear USRFLG after a fixed time delay.
JNB USR_FLG,NXTTST
DJNZ DLAY_COUNT,NXTTST
CLR USR_FLG
MOV DLAY_COUNT,\#200
NXTTST: ;..

Serial Interface to Remote Processor. When it detects emergency conditions represented by certain input combinations (such as the earlier Emergency Override), the controller could shut down the machine immediately and/or alert the host processor via the serial port. Code bytes indicating the nature of the problem could be transmitted to a central computer. In fact, at 17,000 bytes-persecond, the entire contents of both bit maps could be sent to the host processor for further analysis in less than a millisecond! If the host decides that conditions warrant, it could alert other remote processors in the system that a problem exists and specify which shut-down sequence each should initiate. For more information on using the serial port, consult the MCS-51 ${ }^{\text {TM }}$ User's Manual.

## Response Timing.

One difference between relay and programmed industrial controllers (when each is considered as a "black box") is their respective reaction times to input changes. As reflected by a ladder diagram, relay systems contain a
large number of "rungs" operating in parallel. A change in input conditions will begin propagating through the system immediately, possibly affecting the output state within milliseconds.

Software, on the other hand, operates sequentially. A change in input states will not be detected until the next time an input scan is performed, and will not affect the outputs until that section of the program is reached. For that reason the raw speed of computing the logical functions is of extreme importance.

Here the Boolean processor pays off. Every instruction mentioned in this Note completes in one or two micro-seconds-the minimum instruction execution time for many other microcontrollers! A ladder diagram containing a hundred rungs, with an average of four contacts per rung can be replaced by approximately five hundred lines of software. A complete pass through the entire matrix scanning routine and all computations would require about a millisecond; less than the time it takes for most relays to change state.

A programmed controller which simulates each Boolean function with a subroutine would be less efficient by at least an order of magnitude. Extra software is needed for the simulation routines, and each step takes longer to execute for three reasons: several byte-wide logical instructions are executed per user program step (rather than one Boolean operation); most of those instructions take longer to execute with microprocessors performing multiple off-chip accesses: and calling and returning from the various subroutines requires overhead for stack operations.

In fact, the speed of the Boolean Processor solution is likely to be much faster than the system requires. The CPU might use the time left over to compute feedback parameters, collect and analyze execution statistics, perform system diagnostics, and so forth.

## Additional functions and uses.

With the building-block basics mentioned above many more operations may be synthesized by short instruction sequences.

Exclusive-OR. There are no common mechanical devices or relays analogous to the Exclusive-OR operation, so this instruction was omitted from the Boolean Processor. However, the Exclusive-OR or Exclusive-NOR operation may be performed in two instructions by conditionally complementing the carry or a Boolean variable based on the state of any other testable bit.
: EXCLUSIVE-OR FUNCTION IMPOSED ON CARRY : USING FO IS INPUT VARIABLE.
XOR_FO: JNB FOXORCNT ; ("JB"FOR X-NOR) CPL C
XORCNT:...
$X C H$. The contents of the carry and some other bit may be exchanged (switched) by using the accumulator as temporary storage. Bits can be moved into and out of the accumulator simultaneously using the Rotate-through-carry instructions, though this would alter the accumulator data.

```
: EXCHANGE CARRY WITH USRFLG
XCHBIT: RLC A
    MOV C.USR_FLG
    RRC A
    MOV USR_FLG.C
    RLC A
```

Extended Bit Addressing. The 805 I can directly address 144 general-purpose bits for all instructions in Figure 3.b. Similar operations may be extended to any bit anywhere on the chip with some loss of efficiency.

The logical operations AND, OR, and Exclusive-OR are performed on byte variables using six different addressing modes, one of which lets the source be an immediate mask, and the destination any directly addressable byte. Any bit may thus be set, cleared, or complemented with a three-byte, two-cycle instruction if the mask has all bits but one set or cleared.

Byte variables, registers, and indirectly addressed RAM may be moved to a bit addressable register (usually the accumulator) in one instruction. Once transferred, the bits may be tested with a conditional jump. allowing any bit to be polled in 3 microseconds--still much faster than most architectures-or used for logical calculations. (This technique can also simulate additional bit addressing modes with byte operations.)

Parity of bytes or bits. The parity of the current accumulator contents is always available in the PSW, from whence it may be moved to the carry and further processed. Error-correcting Hamming codes and similar applications require computing parity on groups of isolated bits. This can be done by conditionally complementing the carry flag based on those bits or by gathering the bits into the accumulator (as shown in the DES example) and then testing the parallel parity flag.

## Multiple byte shift and CRC codes.

Though the 8051 serial port can accommodate eight- or nine-bit data transmissions, some protocols involve much
longer bit streams. The algorithms presented in Design Example 2 can be extended quite readily to 16 or more bits by using multi-byte input and output buffers.
Many mass data storage peripherals and serial communications protocols include Cyclic Redundancy (CRC) codes to verify data integrity. The function is generally computed serially by hardware using shift registers and Exclusive-OR gates, but it can be done with software. As each bit is received into the carry, appropriate bits in the multi-byte data buffer are conditionally complemented based on the incoming data bit. When finished, the CRC register contents may be checked for zero by ORing the two bytes in the accumulator.

## 4. SUMMARY

A truly unique facet of the Intel MCS-51 ${ }^{\text {TM }}$ microcomputer family design is the collection of features optimized for the one-bit operations so often desired in real-world, real-time control applications. Included are 17 special instructions, a Boolean accumulator, implicit and direct addressing modes, program and mass data storage, and many I/O options. These are the world's first single-chip microcomputers able to efficiently manipulate, operate on, and transfer either bytes or individual bits as data.

This Application Note has detailed the information needed by a microcomputer system designer to make full use of these capabilities. Five design examples were used to contrast the solutions allowed by the 8051 and those required by previous architectures. Depending on the individual application, the 8051 solution will be easier to design, more reliable to implement, debug, and verify, use less program memory, and run up to an order of magnitude faster than the same function implemented on previous digital computer architectures.

Combining byte- and bit-handling capabilities in a single microcomputer has a strong synergistic effect: the power of the result exceeds the power of byte-and bit-processors laboring individually. Virtually all user applications will benefit in some ways from this duality. Data intensive applications will use bit addressing for test pin monitoring or program control flags; control applications will use byte manipulation for parallel I/O expansion or arithmetic calculations.

It is hoped that these design examples give the reader an appreciation of these unique features and suggest ways to exploit them in his or her own application.


| LOC | OBJ | LINE | SOURCE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 49 |  | ORG | OOOOH | ; | RESET VECTOR |
| 0000 | 020040 | 50 |  | LJMP | INIT |  |  |
|  |  | 51 | ; |  |  |  |  |
| OOOB |  | 52 |  | ORG | OOOBH | ; | TIMER O SERVICE VECTOR |
| OOOB | $758 C F O$ | 53 |  | MOV | THO, \#-16 | ; | HIGH TIMER BYTE ADUUSTED TO CONTROL INT. RATE |
| OOOE | CODO | 54 |  | PUSH | PSW | ; | EXECUTE CODE TO SAVE ANY REGISTERS USED BELOW |
| 0010 | 0154 | 55 |  | AJMP | UPDATE | ; | (CONTINUE WITH REST OF ROUTINE) |
|  |  | 56 | ; |  |  |  |  |
| 0040 |  | 57 |  | ORG | OO40H |  |  |
| 0040 | 758400 | 58 | INIT: | MOV | TLO, \#0 | ; | ZERO LOADED INTO LOW-ORDER BYTE AND |
| 0043 | $758 C F O$ | 59 |  | MOV | THO, \#-16 | ; | -16 IN HIGH-ORDER BYTE GIVES 4 MSEC PERIOD |
| 0046 | 758961 | 60 |  | MOV | TMOD, \#01100001B | ; | D COUNTER MODE FOR TIMER 1, DE FOR TIMER O SELECTED |
|  |  | 61 |  |  |  | ; |  |
| 0049 | 7520F4 | 62 |  | MOV | SUB_DIV, \#244 | ; | SUBDIVIDE INTERRUPT RATE BY 244 FOR 1 HZ |
| 004C | D2A9 | 63 |  | SETB | ETO | ; | USE TIMER O OVERFLOWS TO INTERRUPT PROGRAM |
| O04E | D2AF | 64 |  | SETB | EA | ; | CONFIGURE IE TO GLOBALLY ENABLE INTERRUPTS |
| 0050 | D28C | 65 |  | SETB | TRO | ; | KEEP INSTRUCTION CYCLE CDUNT UNTIL DVERFLOW |
| 0052 | 80FE | 66 |  | S.JMP | \$ | ; | START BACKGROUND PRDGRAM EXECUTION |
|  |  | 67 | ; |  |  |  |  |
|  |  | 68 | ; |  |  |  |  |
| 0054 | D52038 | 69 | UPDATE: | $\begin{aligned} & \text { DJNZ } \\ & \text { MOV } \end{aligned}$ | SUB_DIV, TOSERV |  | EXECUTE SYSTEM TEST ONLY ONCE PER SECOND |
| 0057 | 7520F4 | 70 |  | MOV | SUB_DIV, \#244 | ; | GET VALUE FOR NEXT ONE SECOND DELAY AND GO THRQUGH ELECTRICAL SYSTEM TEST CODE: |
|  |  | 71 | ; |  |  | ; |  |
| 005A | 4390E0 | 72 |  | ORL | P1, \#11100000B | ; | SET CONTROL QUTPUTS HIGH |
| 005D | 43 A 007 | 73 |  | ORL | P2, \#00000111B |  |  |
| 0060 | C295 | 74 |  | CLR | L FRNT | ; | FLOAT DRIVE COLLECTOR |
| 0062 | 20B428 | 75 |  | JB | TO, FAULT | ; | TO SHOULD BE PULLED LOW |
| 0065 | D295 | 76 |  | SETB | L_FRNT | ; | PULL COLLECTOR BACK DOWN |
| 0067 | C 297 | 77 |  | CLR | L_DASH | ; | REPEAT SEQUENCE FOR L_DASH, |
| 0069 | 20B421 | 78 |  | JB | TO, FAULT |  |  |
| 006C | D297 | 79 |  | SETB | L_DASH |  |  |
| 006E | C2A1 | 80 |  | CLR | L REAR | ; | L. REAR, |
| 0070 | 20B41A | 81 |  | JB | TO, FAULT |  |  |
| 0073 | D2A1 | 82 |  | SETB | L_REAR |  |  |
| 0075 | C296 | 83 |  | CLR | R_FRNT | ; | R_FRNT, |
| 0077 | 20B413 | 84 |  | JB | TO. FAULT |  |  |
| 007A | D296 | 85 |  | SETB | R_FRNT |  |  |
| 007C | C2AO | 86 |  | CLR | R DASH | ; | R_DASH, |
| 007E | 20B40C | 87 |  | JB | TO, FAULT |  |  |
| 0081 | DEAO | 88 |  | SETB | R_DASH |  |  |
| 0083 | C2A2 | 89 |  | CLR | R_REAR | ; | AND R REAR. |
| 0085 | 20B405 | 90 |  | JB | TO, FAULT |  |  |
| 0088 | D2A2 | 91 |  | SETB | R_REAR |  |  |
|  |  | 92 | ; |  |  |  |  |
|  |  | 93 | ; |  |  |  |  |
|  |  | 94 | ; | IF SO, CONTINUE WITH INTERRUPT ROUTINE. |  |  |  |
|  |  | 95 | ; |  |  |  |  |  |  |  |
| 008A | 20B402 | 96 |  | JB | TO, TOSERV |  |  |
| 008D | В2A3 | 97 | FAULT: <br> \$EJECT | CPL | S_FAIL. | ; | ELECTRICAL FAILURE PROCESSING ROUTINE (TOGGLE INDICATOR ONCE PER SECOND) |
|  |  | 98 |  |  |  | ; |  |
|  |  | 99 |  |  |  |  |  |




3065 Bowers Avenue
Santa Clara, California 95051
Tel: (408) 987-8080
TWX: 910-338-0026
TELEX: 34-6372


| michigan | OHIO |
| :---: | :---: |
| Intel Corp. | Intel Corp.* |
| 26500 Northwestern Hwy. | 6500 Poe Avenue |
| Suite 401. | Dayton 45415 |
| Southfield 48075 | Tel: (513) 890.5350 |
| Tel: (313) 353-0920 | TWX: 810.450-2528 |
| TWX: 810-244-4915 | Intel Corp.* |
| Lowry \& Associates, inc. 135 W. North Street | Chagrin-Brainard Blag., No. 210 28001 Chagrin Blvc. |
| Suite 4 | Cleveland 44122 |
| Brighton 48116 | Tel: (216) 464.2736 |
| Tel: (313) 227.7067 | TWX: 810-427.9298 |
| Lowry \& Associates, inc. 3902 Costa NE | OREGON |
| Grand Rapids 49505 | Intel Corp. |
| Tel: (616) 363-9839 | 10700 S.W. Seaverton |
|  | Hillsdale Highway |
| MINNESOTA | Suite 324 |
| Intel Corp. | Beaverion 97005 |
| 7401 Metro Bivd. | Tel: (503) 641 -8036 |
| Suite 355 | TWX: 910-467-8741 |
| Edina 55435 |  |
| Tel: (612) 8356722 | PENNSYLVANIA |
| TWX: 910-576-2867 | Intel Corp. <br> 275 Commerce Dr. |
| MISSOURI | ${ }_{200}^{275}$ Office Center |
| Intel Corp. | Suite 300 |
| 502 Earth City Plaza | Fort Washington 19034 |
| Suite 121 | Tel: (215) 542-9444 |
| Earth City 63045 | TWX: 510-661-2077 |
| Tel: (314) 291.1990 | Q.E.D. Electronics |
| Technical Representatives, Inc. 320 Brookes Drive Suite 104 | 300 N. York Road Hatboro 19040 |
| 320 Brookes Drive, Suite 104 | $\begin{aligned} & \text { Hatboro } 19040 \\ & \text { Tel: (215) } 674.9600 \end{aligned}$ |
| Hazelwood 63042 Tele ( 314 ) 731.5200 | Tel: (215) 614.9600 |
| Tel: (314) 731-5200 TWX: 910-762.0618 | TEXAS |
|  | Intel Corp. |
| NEW Jersey | 2925 L.B.J. Freeway |
| Intel Corp. | Suite 175 |
| Raritan Plaza | Datlas 75234 |
| 2nd Floor | Tel: (214) 241.9521 |
| Raritan Center | TWX: 910-860-5617 |
| Edison 08817 | Intel Corp. |
| Tel: (201) 225-3000 | 6420 Richmond Ave. |
| TWX: $710.480-6238$ | Suite 280 Houston 77057 |
| NEW Mexico | Tel: (713) 784.3400 |
| BFA Corporation | TWX: 910-881.2490 |
| P.O. Box 1237 | Industrial Digital Systems Corp. |
| Las Cruces 88001 | 5925 Sovereign |
| Tel: (505) 523-0601 | Suite 101 |
| TWX: 910-983-0543 | Houston 77036 |
| 8FA Corporation | Tel: (713) 988-9421 |
| 3705 Westertield, N.E. | Intel Corp. |
| Albuquerque 87111 | 313 E. Anderson Lane |
| Tel: (505) 292-1212 | Suite 314 |
| TWX: 910-989-1157 | Austin 78752 <br> Tel: (512) 454.3628 |
| NEW YORK |  |
| Intel Corp. | WASHINGTON |
| 350 Vanderbit Motor Pkwy. | Intel Corp. |
| Suite 402 | Suite 114, Bldg. 3 |
| Hauppauge 11787 | 1603 116th Ave. N.E. |
| Tel: (516) 231-3300 | Bellevue 98005 |
| TWX: 510-227-6236 | Tel: (206) 453-8086 |
| Intel Corp. | TWX: 910-443-3002 |
| 80 Washington St. |  |
| Poughkeepsie 12601 | WISCONSIN |
| Tel: (914) 473.2303 | Intel Corp. |
| TWX: 510-248-0060 | 150 S . Sunnysiope Rd. |
| Intel Corp. | Brookfield 53005 <br> Tel: (414) 784.9060 |
| 2255 Lyell Avenue | Tel: (414) 784.9060 |
| Lower Floor East Suite Rochester 14606 | CANADA |
| Tel: (716) 254-6120 | Intel Semiconductor Corp.* |
| TWX: 510-253-7391 | Suite 233, Bell Mews |
| Measurement Technoiogy, Inc. <br> 159 Northern Boulevard <br> Great Neck 11021 <br> Tel: (516) 482-3500 | 39 Highway 7, Bells Corners Ottawa, Ontario K2H 8R2 <br> Tel: (613) 829.9714 <br> TELEX: 053-4115 |
| T.Squared | Intel Semiconductor Corp. 50 Galaxy Blvd. |
| Syracuse 13206 | Unit 12 |
| Tel: (315) 463-8592 | Rexdale, Ontario |
| TWX: 710.541.0554 | M9W 4 Y5 |
| T.Squared | Tel: (416) 675-2105 TELEX: 06983574 |
| 2 E . Main |  |
| Victor 14564 | Muitilek, Inc.* |
| Tel: (716) 924.9101 | 15 Grenfell Crascent |
| TWX: 510-254-8542 | Ottawa, Ontario K2G OG3 <br> Tel: (613) 226-2365 |
| NORTH CAROLINA | TELEX: 053-4585 |
| Intel Corp. | Multilek, Inc. |
| 154 Huffman Mill Ra. | Toronto 2.8 |
| Burlington 27215 | Tel: (416) 245.4622 |
| Tel: (919) 584.3631 | Multilek, Inc. |
| Pen-Tech Associates, Inc. 1202 Eastchester Dr. Highpoint 27260 Tel: (919) $883-9125$ | Montreal <br> Tel: (514) 481-1350 |

## ALABAMA

$\dagger$ Hamilton/Avnet Electronics 4812 Commercial Drive N.W. Huntsville 35805
Tel: (205) 837.7210
$\dagger$ Pioneer/Huntsville 1207 Putman Drive NW Huntsville 35805
Tel: (205) 837.9033
TWX: 810-726-2197

## ARIZONA

$\dagger$ Hamilton/Avnet Electronics
505 S. Madison Drive
Tempe 85281
Tel: (602) 275-7851
$\dagger$ Wyie Distribution Group
8155 N. 24th Avenue
Phoenix 85021
Tel: (602) 249-2232
TWX: 910.954-4282

## CALIFORNIA

Arrow Electrontcs, Inc.
Electronics Distribution Division
9511 Ridge Haven Court
San Diego 92123
Tel: (714) 565-4800
Arrow Electronics, Inc.
Electronics Distribution Division 720 Palomar Avenue Sunnyvale, California 94086
Tel: (408) 739-3011
$\dagger$ Avnet Electronics
350 McCormick Avenue
Costa Mesa 92626
Tel: (714) 754.6111
TWX: 910.595-1928
Hamilton/Avnet Electronics
1175 Bordeaux Dr.
Sunnyvale 94086
Tel: (408) 743-3355
TWX: 910-339-9332
$\dagger$ Hamilton/Avnet Electronics 4545 Viewridge Ave.
San Diego 92123
Tel: (714) 571-7510
TWX: 910-335-1216
$\dagger$ Hamilton/Avnet Electronics
10950 W. Washington Blvd.
Culver City 90230
Tel: (213) 558-2809
TWX: $910-340-6364$ or 7073
$\dagger$ Hamilton Electro Sales
3170 Pullman Street
Costa Mesa 92626
Tel: (714) 641.4100
$\dagger$ Avnet Electronics
4942 Rosecrans Ave.
Hawthorne 90250
Tel: (213) 970-0956
$\dagger$ Wyle Distribution Group
124 Maryland Street
El Segundo 90245
Tel: (213) 322-3826
TWX: 910-348-7140 or 7111
$\dagger$ Wyle Distribution Group 9525 Chesapeake Dr.
San Diego 92123
Tel: (714) 565-9171
TWX: 910-335-1590
$\dagger$ Wyle Distribution Group 3000 Bowers Avenue
Santa Clara 95052
Tel: (408) 727-2500
TWX: $910-338-0451$ or 0296
Hamilton/Avnet Electronics
3170 Pullman
Costa Mesa 92626
Tel: (714) 641-1850

## COLORADO

Arrow Electronics, Inc.
Electronics Distribution Division 121 South Hudson Street
Denver 80222
Tel: (303) 758-2100
tWyle Distribution Group
6777 E. 50th Avenue
Commerce City 80022
Tel: (303) 287.9611
TWX: 910-931-0510
tHamilton/Avnet Electronics 8765 E . Orchard Road
Suite 708
Englewood 80111
Tel: (303) 740-1000
TWX: 910.931-0510
CONNECTICUT
$\dagger$ Arrow Electronics
12 Beaumont Road
Wallingford 06492
Tel: (203) 265-7741
TWX: 710-476-0162
$\dagger$ Hamilton/Avnet Electronics
643 Danbury Road
Georgetown 06829
fel: (203) 762-0361
$\dagger$ Harvey Electronics
112 Main Street
Norwalk 06851
Tel: (203) 853-1515
TWX: 710-468-3373

## FLORIDA

$\dagger$ Arrow Electronics
1001 N.W. 62nd Streel
Suite 108
Ft. Lauderdale 33309
Tel: (305) 776-7790
$\dagger$ Arrow Electronics
15 Palm Bay Road, NW
Suite 10, Bldg. 200
Palm Bay 32905
Tel: (305) 725-1480
TWX: 510.959-6337
$\dagger$ Hamilton/Avnet Electronics 6800 Northwest 20th Ave.
Ft. Lauderdale 33309
Tel: (305) 971-2900
TWX: 510-955-3097
$\dagger$ Pioneer/Oriando
6220 S. Orange Blossom Trail
Suite 412
Oriando 32809
Tel: (305) 859-3600
TWX: 810-850-0177
Hamilton/Avnet Electronics
3197 Tech. Drive North
St. Petersburg 33702
Tel: (813) 576-3930
TWX: 810-863-0374
GEORGIA
Arrow Electronics
2979 Pacific Drive
Norcross 30071
Tel: (404) 449-8252
TWX: 810-757-4213
$\dagger$ Hamilton/Avnet Electronics 6700 1.85 Access Road, No. 11 Suite 1E
Norcross 30071
Tel: (404) 448-0800

## LLINOIS

Arrow Electronics
492 Lunt Avenue
P.O. Box 94248

Schaumburg 60193
Tel: (312) 893.9420
TWX: 910-222-1807
$t$ Hamilton/Avnet Electronics
3901 No. 25th Avenue
Schiller Park 60176
Tel: (312) 678.6310
TWX: 910-227-0060
Pioneer/Chicago
1551 Carmen Drive
EIk Grove 60007
Tel: (312) 437-9680
TWX: 910-222-1834

## INDIANA

$\dagger$ Pioneer/Indiana
6408 Castleplace Drive
Indianapolis 46250
Tel: (317) 849-7300
TWX: 810-260-1794

## KANSAS

$\dagger$ Hamilton/Avnet Electronics
9219 Quivira Road
Overland Park 66215
Tel: (913) 888-8900
$\dagger$ Component Specialties, Inc.
8369 Nieman Road
Lenexa 66214
Tel: (913) 492-3555

## MARYLAND

Arrow Electronics, Inc. Electronics Distribution Division 4801 Benson Avenue
Baltimore 21227
Baltimore 21227
Tel: (301) 247-5200
(202) 737-1700
$\dagger$ Hamilton/Avnet Electronics
7235 Standard Drive
Hanover 21076
Tel: (301) 796-5684
TWX: 710-862-1861
$\dagger$ Pioneer/Washington
9100 Gaither Road
Gaithersburg 20760
Gaithersburg 20760
Tel: (301) $948-0710$
Tel: (301) 948-0710
TWX: 710-828-0545

## MASSACHUSETTS

thamilton/Avnet Electronics
50 Tower Office Park
Woburn 01801
Tel: (617) 273-7500
$\dagger$ Arrow Electronics
960 Commerce Way
Woburn 01801
Tel: (617) 933-8130
Harvey/Boston
44 Hartwell Ave.
Lexington 02173
Tel: (617) 861-9200

## MICHIGAN

$\dagger$ Arrow Electronics
3810 Varsity Drive
Ann Arbor 48104
Tel: (313) 971-8220
TWX: 810-223-6020
$\dagger$ Pioneer/Michigan
13485 Stamford
Livonia 48150
Tel: (313) 525-1800
TWX: 810-242-327.
$\dagger$ Hamilton/Avnet Electronics
32487 Schoolcraft Road
Livonia 48150
Tel: (313) 522-4700
TWX: 810-242-8775

MINNESOTA
Industrial Components
5229 Edina Industrial Blvo
Minneapolis 55435
Tel: (612) 831-2666
TWX: 910-576-3153
$\dagger$ Arrow Electronics
5230 W. 73rd Street
Edina 55435
Tel: (612) 830-1800
TWX: 910-576-2726
Harnilton/Avnet Electronics
7449 Cahill Road
Edina 55435
Tel: (612) 941-3801
TWX: 910.576-2720

## MISSOURI

$\dagger$ Hamilton/Avnet Electronics
396 Brookes Lane
Hazelwood 63042
Tel: (314) 731-1144
TWX: 910-762-0606
NEW HAMPSHIRE
Arrow Electronics
1 Perimeter Road
Manchester 03103
Tel: (603) 668-6968
NEW JERSEY
$\dagger$ Arrow Electronics
Pleasant Valley Avenue
Moorestown 08057
Tel: (609) 235-1900
TWX: 710-897-0829
fArrow Electronics
285 Midland Avenue
Saddle Brook 07662
Tel: (201) 797-5800
TWX: 710-988-2206
Hamilton/Avnet Electronics
10 Industrial Road
Fairfield 07006
Tel: (201) 575-3390
TWX: 710-734-4338
tharvey Electronics
45 Route 46
Pinebrook 07058
Tel: (201) 575-3510
TWX: 710-734-4382
Hamilton/Avnet Electronics
1 Keystone Ave.
Bldg. 36
Cherry Hill 08034
Tel: (609) 424-0100
TWX: 710-897-1405

## NEW MEXICO

$\dagger$ Alliance Electronics inc.
11721 Central Ave. N.E
Albuquerque 87123
Tel: (505) 292-3360
TWX: 910-989-1151
Arrow Electronics, Inc.
Electronics Distribution Division
2460 Alamo Avenue, Southeast
Albuquerque 87106
Tel: (505) 243-4566
$\dagger$ Hamilton/Avnet Electronics
2524 Baylor Drive, S.E.
Albuquerque 87106
Tel: (505) 765-1500

## NEW YORK

Harvey Electronics
P.O. Box 1208

Binghampton 13902
Tel: (607) 748-8211
TWX: 510-252-0893
Arrow Electronics
900 Broad Hollow Road
Farmingdale 11735
Tel: (516) 694.6800
TWX: 510-224-6494
$\dagger$ Arrow Electronics 3000 South Winton Road
Rochester 14623
Tel: (716) 275-0300
TWX: 910-338-0026
$\dagger$ Hamilton/Avnet Electronics
167 Clay Road
Rochester 14623
Tel: (716) 475-9130
TWX: 910-340-6364
$\dagger$ Arrow Electronics
7705 Maltlage Drive
Liverpool 13088
Tel: (315) 652-1000
TWX: 710-545-0230
Arrow Electronics
20 Oser Avenue
Hauppauge 11787
Tel: (516) 231-1000
TWX: 510-224-6494
$\dagger$ Hamilton/Avnet Electronics
16 Corporate Circle
E. Syracuse 13057

Tel: (315) 437.2641
$\dagger$ Hamilton/Avnet Electronics 5 Hub Drive
Melville, Long Island 11746
Tel: (516) 454.6000
TWX: 510-252-0893
$\dagger$ Harvey Electronics
60 Crossways Park West
Woodbury 11797
Tel: (516) 921-8700
TWX: 510-221-2184
Harvey/Rochester
840 Airport Park
Fairport 14450
Tel: (716) 381-7070
NORTH CAROLINA
Pioneer/Carolina
106 Industrial Ave.
Greensboro 27406
Tel: (919) 273-4441
TWX: 510-925-1114
$\dagger$ Hamilton/Avnet Electronics 2803 Industrial Drive Raleigh 27609
Tel: (919) 829-8030
Arrow Electronics
938 Burke Street
Winston-Salem 27102 Tel: (919) 725-8711 TWX: 510-922-4765

OHIO
Arrow Electronics
7620 McEwen Road
Centerville 45459
Tel: (513) 435-5563
TWX: 810-459-1611
Arrow Electronics
6238 Cochran Rd.
Solon 44139
Tel: (216) 248-3990
$\dagger$ Hamilton/Avnet Electronics
954 Senate Drive
Dayton 45459
Tel: (513) 433-0610
TWX: 910-340-2531
†Pioneer/Dayton
1900 Troy Street
Dayton 45404
Tel: (513) 236-9900
TWX: 810-459-1622
Arrow Electronics
10 Knollerest Dr.
Cincinnati 45237
Tel: (513) 761-5432
TWX: 810-461-2670
$\dagger$ Pioneer/Cleveland
4800 E. 131st Stree
Cleveland 44105
Tel: (216) 587-3600
TWX: 810-422-2210
$\dagger$ Hamilton/Avnet Electronics 4588 Emery Industrial Parkway Warrensville Heights 44128
Tel: (216) 831-3500

## OKLAHOMA

tComponents Specialties, inc.
7920 E. 40th Street
Tulsa 74145
Tel: (918) 664-2820
TWX: 910-845-2215

## OREGON

$\dagger$ Hamilton/Avnet Electronics 6024 SW Jean Rd.
Bidg. C, Suite 10
Lake Oswego 97034
Tel: (503) $635-8157$
$\dagger$ Almac/Stroum Electronics 8022 S.W. Nimbus, Bldg. 7
Beaverton 97005
Tel: (503) 641-9070
PENNSYLVANIA
Pioneer/Pittsburgh
560 Alpha Drive
Pittsburgh 15238
Tel: (412) 782.2300
TWX: 710-795-3122
Pioneer/Delaware Valley
141 Gibraltar Road
Horsham 19044
Tel: (215) 674.4000
TWX: 510-665-6778
$\dagger$ Arrow/ Electronics 4297 Greensburg Pike
Suite 3114
Pittsburgh 15221
Tel: (412) 351-4000
TENNESSEE
$\dagger$ Arrow Electronics
P.O. Box 129
W. Andrew Johnson Hwy.

Talbott 37677
Tel: (615) 587-2137

## TEXAS

Arrow Electronics
13715 Gamma Road
Dallas 75234
Tel: (214) 386.7500
TWX: 910-861-5495
Arrow Electronics, Inc.
Electronics Distribution Division
10700 Corporate Drive, Suite 100
Stafford 77477
Tel: (713) 491-4100
Component Specialties Inc.
8222 Jamestown Drive
Suite 115
Austin 78757
Tel: (512) 837-8922
TWX: 910-874-1320
Hamilton/Avnet Electronics
10508A Boyer Blvd.
Austin 78757
Tel: (512) 837-8911
$\dagger$ Hamilton/Avnet Electronics
4445 Sigma Road
Dallas 75240
Tel: (214) 661-8661
TWX: 910-860-5371
$\dagger$ Hamilton/Avnet Electronics
3939 Ann Arbor Drive
Houston 77063
Tel: (713) 780-1771
$\dagger$ Component Specialties, Inc.
10907 Shady Trail, Suite 101
Dallas 75220
Tel: (214) 357.6511
TWX: 910-861.4999
$\dagger$ Component Specialties, Inc.
8585 Commerce Park Drive, Suite 590
Houston 77036
Tel: (713) 771-7237
TWX: 910-881-2422

## UTAH

$\dagger$ Hamilton/Avnet Electronics
1585 West 2110 South
Salt Lake City 84119
Tel: (801) 972-2800

## WASHINGTON

Arrow Electronics, Inc
Electronics Distribution Division
1059 Andover Park East
Tukwila 98188
Tel: (206) 575-0907
$\dagger$ Hamilton/Avnet Electronics
14212 N.E. 21st Street
Bellevue 98005
Tel: (206) 746-8750
$\dagger$ Almac/Stroum Electronics
5811 Sixth Ave. South
Seattle 98108
Tel: (206) 763-2300
TWX: 910-444-2067
†Wyle Distribution Group
1750 132nd Avenue NE
Bellevue 98005
Tel: (206) 453-8300
TWX: 910-443-2526

## WISCONSIN

$\dagger$ Arrow Electronics
430 W. Rawson Avenue
Oak Creek 53154
Tel: (414) 764-6600
TWX: 910-338-0026
$\dagger$ Hamilton/Avnet Electronics
2975 Moorland Road
New Berlin 53151
Tel: (414) 784-4510
TWX: 910-262-1182

CANADA

## alberta

Zentronics
9224 27th Avenue
Edmonton T6N 1B2
tL.A. Varah Ltd.
4742 14th Street N.E.
Calgary T2E 6L7
Tel: (403) 230-1235
TWX: 018-258-97
Zentronics
3651 21st N.E.
Calgary T2E 6T5
Tel: (403) 230-1422
BRITISH COLUMBIA
$\dagger$ L.A. Varah Ltd.
2077 Alberta Street
Vancouver V5Y 1C4
Tel: (604) 873-3211
TWX: 610-929-1068
Zentronics
550 Cambie St.
Vancouver V6B 2N7
Tel: (604) 688.2533
TWX: 04.5077.89

## manitoba

L.A. Varah

1-1832 King Edward Street
Winnipeg R2R ON1
Tel: (204) 633-6190
TWX: 07-55-365
Zentronics
590 Berry St.
Winnipeg R3H 0S1
Tel: (204) 775-8661

## ONTARIO

$\dagger$ L.A. Varah, Ltd.
505 Kenora Avenue
Hamilton L8E 3P2
Tel: (416) 561-9311
TWX: 061-8349
$\dagger$ Hamilton/Avnet Electronics
3688 Nashua Drive, Units G \& H
Mississauga L4V 1M5
Tel: (416) 677-7432
TWX: 610-492-8860
$\dagger$ Hamilton/Avnet Electronics
1735 Courtwood Crescent
Ottawa K2C 3J2
Tel: (613) 226-1700
$\dagger$ Zentronics
141 Catherine Street
Ottawa K2P 1 C3
Tel: (613) 238-6411
TWX: 053-3636
$\dagger$ Zentronics
1355 Meyerside Drive
Mississauga, Ontario L5T 1 C9
Tel: (416) 676-9000
Telex: 06-983-657

## QUEBEC

$\dagger$ Hamilton/Avnet Electronics
2670 Sabourin Street
St. Laurent H4S 1M2
Tel: (514) 331-6443
TWX: 610.421-3731

## Zentronics

5010 Pare Street
Montreal H4P 1P3
Tel: (514) 735-5361
TWX: 05-827-535

## international distributonsinepresentatives

## ARGENTINA

Micro Sistemas S.A.
9 De Julio 561
Cordoba
tel: 54-51-32-880
TELEX: 51837 BICCO
australia
A.J.F. Systems \& Components Pty. Ltd.

310 Queen Street
Melbourne
Victoria 3000
Tel:
TELEX:
Warburton Franki
Corporate Headquarters
372 Eastern Valley Way
Chatswood, New South Wales 2067
Tel: 407.3261
TELEX: AA 21299
AUSTRIA
Bacher Elektronische Geraete GmbH
Rotenmulgasse 26
A 1120 Vienna
Tel: (0222) 836396
TELEX: (01) 1532
Rekirsch Elektronik Geraete GmbH
ichtensteinstrasse 97
A1000 Vienna
Tel: (222) 347646
TELEX: 74759

## BELGIUM

Inelco Belgium S.A.
Ave. des Croix de Guerre 94
B1120 Brussels
Tet: (02) 2160160
TELEX: 25441

## BRAZIL

Icotron S.A
0511 -Av. Mutinga 3650
6 Andar
Pirituba-Sao Paulo
Tel: 261-0211
TELEX: (011) 222 ICO BR
CHILE
DIN
Av. Vic. Mc kenna 204
Casilla 6055
Santiago
Tel: 227564
TELEX: 3520003

## CHINA

C.M. Technologies

525 University Avenue
Suite A-40
Palo Alto, CA 94301

## COLOMBIA

International Computer Machines
Adpo. Aereo 19403
Bogota 1
Tel: 232-6635
TELEX: 43439

## CYPRUS

Cyprus Eltrom Electronics
P.O. Box 5393

Nicosia
Tel: 21-27982

## DENMARK

STL-Lyngso Komponent A/S
Ostmarken 4
DK-2860 Soborg
Tel: (01) 67007
TELEX: 22990
Scandinavian Semiconductor
Supply AVS
Nannasgade 18
DK-2200 Copenhagen
Tel: (01) 835090
TELEX: 19037

FINLAND
Oy Fintronic AB
Melkonkatu 24 A
SF-00210
Helsinki 21
Tel: 0.6926022
TELEX: 124224 Ftron SF

## france

Celdis S.A.*
53, Rue Charles Frerot
F-94250 Gentilly
Tel: (1) 5810020
TELEX: 200485
Feutrier
Rue des Trois Glorieuses
F-42270 St. Priest-en-Jarez
Tel: (77) 746733
TELEX: 300021
Metrologie*
La Tour d'Asnieres
4, Avenue Laurent Cely
92606 -Asnieres
Tel: 7914444
TELEX: 611448
Tekelec Airtronic
Cite des Bruyeres
Rue Carle Vernet
F. 92310 Sevres

Tel: (1) 5347535
TELEX: 204552
GERMANY
Electronic 2000 Vertriebs GmbH
Neumarkter Strasse 75
D. 8000 Munich 80

Tel: (089) 434061
TELEX: 522561
Jermyn GmbH
Postfach 1180
D. 6077 Camberg

Tel: (06434) 231
TELEX: 484426
Kontron Elektronik $\mathbf{G m b H}$
Breslauerstrasse 2
8057 Eching B
D.8000 Munich

Tel: (89) 319.011
TELEX: 522122
Neye Enatechnik GmbH Schillerstrasse 14
D-2085 Quickborn-Hamburg
Tel: (04106) 6121
TELEX: 02-13590

## GREECE

American Technical Enterprises
P.O. Box 156

Athens
Tel: $30-1-8811271$
30.1-8219470

## hong Kong

Schmidt \& Co.
28/F Wing on Center
Connaught Road
Hong Kong
Tel: 5-455-644
TELEX: 74766 Schmc Hx

## INDIA

Micronic Devices
104/109C, Nirmal Industrial Estate
Sion (E)
Bombay 400022, India
Tel: 486.170
TELEX: 011.5947 MDEV IN

## SRAEL

Eastronics Lid.*
11 Rozanis Street
P.O. Box 39300

Tel Ayiy $61390^{\circ}$
Tel: 475151
TELEX: 33638

ITALY
Eledra 3 S S.P.A.*
Viale Elvezia, 18
I 20154 Milan
Tel: (02) 34.93.041-31.85.441
TELEX: 332332

## JAPAN

Asahi Electronics Co. Ltd.
KMM Bldg. Room 407
2-14-1 Asano, Kokura
Kita-Ku, Kitokyushu City 802
Tel: (093) 511-6471
TELEX: AECKY 7126-16
Hamilton-Avnet Electronics Japan Ltd
YU and YOU Bldg. 1-4 Horidome-Cho
Nihonbashi
Tel: (03) 662.9911
TELEX: 2523774
Nippon Micro Computer Co. Ltd.
Mutsumi Bldg. 4-5-21 Kojimachi
Chlyoda-ku, Tokyo 102
Chlyoda-ku, Tokyo
Tel: 03 ) 230-0041
Ryoyo Electric Corp.
Konwa Bidg.
1-12-22, Tsukiji, 1-Chome
Chuo-Ku, Tokyo 104
Tel: (03) 543-7711
Tokyo Electron Ltd.
No. 1 Higashikata-Machi
Midori-Ku, Yokohama 226
Tel: (045) 471.881
TELEX: 781-4473

## KOREA

Koram Digital
Room 411 Ahil Bidg
49-4 2-GA Hoehyun-Dong
Chung.Ku Seoul
Tel: 23-8123
TELEX: K23542 HANSINT
Leewood International, Inc.

## C.P.O. Box 4046

112-25, Sokong-Dong
Chung-Ku, Seoul 100
Tel: 28-5927
CABLE: "LEEWOOD" Seoul
NETHERLANDS
Inelco Nether. Comp. Sys. BV
Turfstekerstraat 63
Aalsmeer 1431 D
Tel: (2977) 28855
TELEX: 14693
Koning \& Hartman
Koperwerf 30
2544 EN Den Haag
Tet: (70) 210.101
TELEX: 31528
NEW ZEALAND
W. K. McLean Lid.
P.O. Box 18-065

Glenn Innes, Auckland, 6
Tel: 587.037
Tel: 587.037
TELEX: NZ2763 KOSFY

## NORWAY

Nordisk Elektronik (Norge) A/S
Postoffice Box 122
Smedsvingen 4
1364 Hvalstad
Tel: 02786210
TELEX: 17546

## PORTUGAL

Ditram
Componentes E Electronica LDA
Av. Miguel Bombarda, 133
Lisboa 1
Tet: (19) 545313
TELEX: 14347 GESPIC

## SINGAPORE

General Engineers Associates
Blk 3, 1003-1008, 10th Floor
P.S.A. Multi-Storey Complex

Telok Blangah/Pasir Panjang
Singapore 5
tel: 271.3163
TELEX: RS23987 GENERCO

SOUTH AFRICA
Electronic Building Elements
Pine Square
18th Street
Hazelwood, Pretoria 0001
Tel: 789221
TELEX: 30181SA
SPAIN
Interface
Av. Generalisimo $519^{\circ}$
E-Madrid 16
Tel: 4563151
ITT SESA
Miguel Angel 16
Miguel Ange
Madrid 10
Tel: (1) 4190957
TELEX: 27707/27461

## SWEDEN

AB Gosta Backstrom
Box 12009
10221 Stockholm
Tel: (08) 541080
TELEX: 10135
Nordisk Electronik AB
Box 27301
S-10254 Stockholm
Tel: (08) 635040
TELEX: 10547
SWITZERLAND
ndustrade AG
Gemsenstrasse 2
Postcheck 80-21190
CH-8021 Zurich
Tel: (01) 602230
TELEX: 56788
TAIWAN
aiwan Automation Co.*
3d Floor \#75, Section 4
Nanking East Road
Taipei
Tel: 771.0940
TELEX: 11942 TAIAUTO
TURKEY
Turkelek Electronics
Apapurk Boulevard 169
Ankara
Tel: 189483
UNITED KINGDOM
Comway Microsystems Ltd.
Market Street
68-Bracknell, Berkshire
Tel: (344) 51654
TELEX: 847201
G.E.C. Semiconductors Lta

East Lane
North Wembley
Middlesex HA9 7PP
Tel: (01) 904-9303/908-4111
TELEX: 28817
Jermyn Industries
Vestry Estate
Sevenoaks, Kent
Tel: (0732) 501.44
TELEX: 95142
Rapid Recall, Ltd.
6 Soho Mills Ind. Park
Wooburn Green
Bucks, England
Tel: (6285) 24961
TELEX: 849439
Sintrom Electronics Ltd.*
Arkwright Road 2
Reading, Berkshire RG2 OLS
Tel: (0734) 85464
Tel: (0734) 85464
TELEX: 847395

VENEZUELA
Componentes y Circuitos
Electronicos TTLCA C.A.
Apartado 3223
Caracas 101
Tel: 718.100
TELEX: 21795 TELETIPOS
ELEX: 847395
$\qquad$
.

.
$n$


## INTEL® MARKETING OFFICES

## AUSTRALIA

Intel Australia
Suite 2, Level 15, North Point 100 Miller Street
North Sydney, NSW, 2060
Tel: 450.847
telex: AA 20097

## belgium

Intel Corporation S.A.
Rue du Moulin a Papier 51
Boite 1
B. 1160 Brussels

Tel: (02) 6603010
TELEX: 2481.4

## DENMARK

Intel Denmark A/S*
Lyngbyvej 32 2nd Floor
DK-2100 Copenhagen East
Tel: (01) 182000
TELEX: 19567

## FINLAND

Intel Scandinavia
Sentnerikuja 3
SF - 00400 Helsinki 40
Tel: (0) 558531
TELEX: 123332

## FRANCE

Intel Corporation, S.A.R.L.*
5 Place de fa Balance
Silic 223
94528 Rungis Cedex
Tel: (01) 6872221
TELEX: 270475

GERMANY
Intel Semiconductor GmbH*
Seidlstrasse 27
8000 Muenchen 2
Tel: (089) 53891
TELEX: 523177
Intel Semiconductor GmbH
Mainzer Strasse 75
6200 Wiesbaden 1
Tel: (06121) 700874
TELEX: 04186183
Intel Semiconductor GmbH
Wernerstrasse 67
P.O. Box 1460

7012 Fellbach
Tel: (0711) 580082
TELEX: 7254826
Intel Semiconductor GmbH
Hindenburgstrasse 28/29
3000 Hannover 1
Tel: (0511) 852051
TELEX: 923625

## HONG KONG

Intel Trading Corporation
99.105 Des Voeux Rd., Central

18F, Unit B
Hong Kong
Tel: 5-450-847
TELEX: 63869

## ISRAEL

Intel Semiconductor Ltd.*
P.O. Box 2404

Haifa
Tel: 972/452 4261
TELEX: 92246511

## ITALY

Intel Corporation Italia, S.p.A.
Corso Sempione 39
l-20145 Milano
Tel: 2/34.93287
TELEX: 311271

## JAPAN

Intel Japan K.K.*
Flower Hill-Shinmachi East Bldg.
1-23-9, Shinmachi, Setagaya-ku
Tokyo 154
Tel: (03) 426-9261
TELEX: 781-28426

## NETHERLANDS

Intel Semiconductor B.V.
Cometongebouw
Westblaak 106
3012 Km Rotterdam
Tel: (10) 149122
TELEX: 22283

## NORWAY

Intel Norway A/S
P.O. Box 92

Hvamveien 4
N -2013
Skjetten
Tel: (2) 742420
TELEX: 18018

SWEDEN
Intel Sweden A.B.*
Box 20092
Alpvagen 17
S-16120 Bromma
Tel: (08) 98.5390
TELEX: 12261
SWITZERLAND
Intel Semiconductor A.G. Forchstrasse 95 CH 8032 Zurich
Tel: $1-554502$
TELEX: 55789 ich ch
UNITED KINGDOM
Intel Corporation (U.K.) Ltd.
Broadfield House
4 Between Towns Road
Cowley, Oxford OX4 3NB Tel: (0865) 771431
TELEX: 837203
Intel Corporation (U.K.) Ltd.* 5 Hospital Street
Nantwich, Cheshire CW5 5RE
Tel: (0270) 626560
TELEX: 36620
Intel Corporation (U.K.) Ltd. Dorcan House
Eldine Drive
Swindon, Wiltshire SN3 3TU
Tel: (0793) 26101
TELEX: 444447 INT SWN

## CALIFORNIA

Intel Corp.
1601 Old Bayshore Hwy
Suite 345
Burlingame 94010
Tet: (415) 692.4762
TWX: 910-375-3310
Intel Corp.
2000 E. 4th Street
Suite 100
Santa Ana 92705
Tel: (714) 835-9642
TWX: 910-595-1114
Intel Corp.
7670 Opportunity Road
San Diego 92111
Tel: (714) 268-3563
Intel Corp.
3375 Scott Blvd.
Santa Clara 95051
Tel: (408) 987-8086
Intel Corp.
15335 Morrison
Sherman Oaks 91403
Tel: (213) 986-9510

## COLORADO

Intel Corp.
650 South Cherry
Suite 720
Denver, 80222
Tel: (303) 321-8086
TWX: 910-931-2289
FLORIDA
Intel Corp.
1001 N.W. 62nd Street
Suite 406
Ft. Lauderdale 33309
Tel: (305) 771 -0600
TWX: 510-956-9407

## ILLINOIS

Intel Corp.
2550 Golf Road
Suite 815
Rolling Meadows 60008
Tel: (312) 981-7230
TWX: 910-253-1825

## KANSAS

Intel Corp.
9393 W. 110th Street

## Suite 265

Overland Park 66210 Tel: (913) 642-8080

## MARYLAND

Intel Corp.
7257 Parkway Drive
7257 Parkway Hanover 21076
Tel: (301) 796-7500
TWX: 710-862-1944
MASSACHUSETTS
Intel Corp.
27 Industrial Avenue
Chelmsford 01824
Tel: (617) 667.8126
TWX: 710-343-6333

## MICHIGAN

Intel Corp.
26500 Northwestern Hwy.
Suite 401
Southfield 48075
Tel: (313) $353-0920$
TWX: 810-244-4915

## MINNESOTA

Intel Corp.
701 Metro Blvd.
Suite 355
Edina 55435
Tel: (612) 835-6722
TWX: 910-576-2867
MISSOURI
Intel Corp.
502 Earth City Plaza
Sulte 121
Earth City 63045
Tel: (314) 291-1990
NEW JERSEY
Intel Corp.
2450 Lemoine Avenue
Ft. Lee 07024
Tel: (201) 947-6267
TWX: 710-991-8593
OHIO
Intel Corp.
Chagrin-Brainard Bldg. \#210
28001 Chagrin Blvd.
Cleveland 44122
Tel: (216) 464-2736
TWX: 810-427-9298
Intel Corp.
6500 Poe Avenue
Dayton 45414
Tel: (513) 890-5350
TWX: 810-450-2528

## OREGON

Intel Corp.
10700 S.W. Beaverton-Hillsdale Hwy.
Bldg. 2, Suite 324
Beaverton 97005
Tel: (503) 641-8086
TWX: 910-467-8741

## PENNSYLVANIA

Intel Corp.
275 Commerce Drive
200 Office Center
Sulte 300
Fort Washington 19034
Tel: (215) 542.9444
TWX: 510-651-2077

## TEXAS

Intel Corp.
313 E. Anderson Lane
Suite 314
Austin 78752
Tel: (512) 454-3628
TWX: 910-874-1347
Intel Corp.
2925 L.B.J. Freeway
Suite 175
Dallas 75234
Tel: (214) 241-2820
TWX: 910-860-5617
Intel Corp.
6420 Richmond Avenue
Suite 280
Houston 77057
Tel: (713) 784-:300
TWX: 910-881-2490

## VIRGINIA

Intel Corp.
7700 Leesburg Pike
Sulte 412
Falls Church 22043
Tel: (703) 734-9707
TWX: 710-931-0625

## WASHINGTON

Intel Corp.
1603 116th Ave. N.E.
Suite 114
Bellevue 98005
Tel: (206) 232-7823
TWX: 910-443-3002

## WISCONSIN

Intel Corp.
150 S. Sunnyslope Road
Suite 148
Brookfield 53005
Tel: (414) 784-9060

## CANADA

Intel Corp.
50 Galaxy Blvd.
Unit 12
Rexdale, Ontario
M9W4Y5
Tel: (416) 675-2105
Telex: 069-83574
Intel Corp
39 Hwy. 7, Belis Corners
Ottawa, Ontario
K2H 8R2
Tel: (613) 829-9714
Telex: 053-4115

Intel Corporation
Rue du Moulin à Papier 51, Boite 1, B-1160 Brussels, Belgium

## Intel Corporation

Flower Hill-Shinmachi East Bldg. 1-23-9, Shinmachi, Setagayu-ku Tokyo 154, Japan

Intel Corporation
3065 Bowers Avenue
Santa Clara, CA 95051

Intel Corporation<br>Rue du Moulin à Papier 51, Boite 1, B-1160 Brussels, Belgium

## Intel Corporation

Flower Hill-Shinmachi East Bldg.
1-23-9, Shinmachi, Setagayu-ku
Tokyo 154, Japan


[^0]:    1. Control Outputs $C L=80 \mathrm{pF}$ BUS Outputs $C L=150 \mathrm{pF}$
    2. BUS High Impedance Load 20pF
[^1]:    -If an 8085 clock output is to drive an $8253-5$ clock input, it must be reduced to 2 MHz or less.

[^2]:    *VEXT is set at various voltages during testing to guarantee the specification.

[^3]:    The 8286 and 8287 are 8 -bit bipolar transceivers with 3 -state outputs. The 8287 inverts the input data at its outputs while the 8286 does not. Thus, a wide variety of applications for buffering in microcomputer systems can be met.

[^4]:    -     -         -             -                 - The Controller function is implemented on the Intels 8292.

[^5]:    *These messages are handled only by Intel's 8292
    $\dagger$ Undefined commands which may be passed to the microprocessor.

[^6]:    * Time values specified by a lower case tindicate the maximum time allowed to make a state transition. Time values specified by an upper case $T$ indicate the minimum time that a function must remain in a state before exiting.
    $\dagger$ If three-state drivers are used on the DIO, DAV, and EOI lines, $T_{1}$ may be:

    1. $\geq 1100 \mathrm{~ns}$
    2. Or $\geq 700 \mathrm{~ns}$ if it is known that within the controller ATN is driven by a three-state driver.
    3. Or $\geq 500 \mathrm{~ns}$ for all subsequent bytes following the first sent after each false transition of ATN (the first byte must be sent in accordance with (1) or (2).
    4. Or $\geq 350 \mathrm{~ns}$ for all subsequent bytes following the first sent after each false transition of ATN under conditions specified in Section 5.2.3 and warning note. See IEEE Standard 488.

    + Time required for interface functions to accept, not necessarily respond to interface messages.
    $\delta$ Implementation independent.
    ** Delay required for EOI, NDAC, and NRFD signal lines to indicate valid states.
    $\dagger \dagger \geq 600 \mathrm{~ns}$ for three-state drivers.

[^7]:    *Note: These pins are the IEEE-488 bus non-inverting driver/receivers. They include all the bus terminations required by the Standard and may be connected directly to the GPIB bus connector.

[^8]:    Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuil patent licenses are implied. Intel Corporation. 1979. 1980

    April. 1980

[^9]:    The following are trademarks of Intel Corporation and may be used only to identify Intel products: BXP. Intellec. Multibus. i, iSBC, Multimodule. ICE. iSBX, PROMPT, iCS. Library Manager, Promware, Insite, MCS. RMX, Intel. Megachassis. UPI. Intelevision. Micromap. $\mu$ Scope and the combination of ICE. iCS. iSBC, ISBX, MCS. or RMX and a numerical suffix.
    (c) Intel Corporation 1980

[^10]:    ""MDS" is an ordering code only, and is not used as a product name or trademark. MDS ${ }^{\oplus}$ is a registered trademark of Mohawk Data Sciences Corp.

[^11]:    The following are trademarks of intel Corporation and may be used only to identify Intel products: i, Intel, INTEL, INTELLEC, MCS, ${ }^{1} \mathrm{~m}$, ICS, ICE, UPI, BXP, iSBC, iSBX, iNSITE, iRMX, CREDIT, RMX/80, $\mu$ Scope, Multibus, PROMPT, Promware, Megachassis, Library Manager, MAIN MULTI MODULE, and the combination of MCS, ICE, SBC, RMX or iCS and a numerical suffix; e.g., iSBC-80.
    (C) Intel Corporation 1980

[^12]:    All mnemonics copyrighted © Intel Corporation 1980

[^13]:    L_FRNT BIT B. 0 : FRONT LEFT-TURN INDICATOR
    R_FRNT BIT B.l : FRONT RIGHT-TURN INDICATOR
    L_DASH BIT B. 2 : DASHBOARD LEFT-TURN INDICATOR
    R_DASH BIT B. 3 : DASHBOARD RIGHT-TURN INDICATOR

