# MCS ${ }^{\text {TM }}$-51 MACRO ASSEMBLER USER'S GUIDE 

Order Number: 9800937-02

Additional copies of this manual or other Intel literature may be obtained from:
Literature Department
Intel Corporation
3065 Bowers Avenue
Santa Clara, CA 95051
The information in this document is subject to change without notice.
Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9(a)(9).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and its affiliates and may be used only to identify Intel products:

| BXP | Intel | Library Manager | Plug-A-Bubble |
| :--- | :--- | :--- | :--- |
| CREDIT | intel | MCS | PROMPT |
| i | Intelevision | Megachassis | Promware |
| ICE | Intellec | Micromainframe | RMX/80 |
| iCS | IRMX | Micromap | System 2000 |
| im | iSBC | Multibus | UPI |
| Insite | iSBX | Multimodule | HScope |

and the combination of ICE, iCS, iRMX, iSBC, iSBX, MCS, or RMX and a numerical suffix.

| REV. | REVISION HISTORY | DATE |
| :---: | :--- | :---: |
| -001 | Original issue. <br> Change 1Add Macro Processing Language facility and <br> correct minor errors. |  |
| Add several new directives and the concepts of <br> relocatable object code and intermodule linkage. <br> Correct errors. | $12 / 79$ |  |

This manual describes how to program the $\mathrm{MCS}^{\text {TM }}$ - 51 single-chip microcomputers in assembly language. It also describes the operating instructions for the MCS-51 Macro Assembler.

The term "MCS-51" refers to an entire family of single-chip microcomputers, all of which have the same basic processor design. They include:

- 8051 -the $8 \times 51$ processor with 4 K bytes ROM. It is manufactured by Intel with ROM memory pre-programmed.
- 8031 -the $8 \times 51$ processor with no ROM on-chip.
- 8751 -the $8 \times 51$ processor with 4 K bytes EPROM. The 8751 can be programmed and erased many times by the user.

Throughout this manual when we wish to refer to a specific chip, but also point out something that applies to the entire family, we speak of the 8051. For software purposes, these processors are equivalent.

This book is intended as a reference, but it contains some instructional material as well. It is organized as follows:

- Chapter 1-Introduction, describes assembly language programming and provides an overview of the 8051 hardware.
- Chapter 2-Operands and Expressions, describes each operand class and discusses absolute and relocatable expressions.
- Chapter 3-Instruction Set, completely describes the operation of each instruction in alphabetical order.
- Chapter 4-Directives, describes how to define symbols and how to use all directives.
- Chapter 5-Macros, defines and describes the use of the Macro Processing Language.
- Chapter 6-Assembler Operation and Control, describes how to invoke the assembler and how to control assembler operation.
- Chapter 7-Assembler Output: Error Messages and Listing File Format, describes how to interpret error messages and the listing file.

Before you program one of the MCS-51 microcomputers, you should read the MCS-51 User's Manual, Order Number 121517.

## Related Literature

To help you use this manual, you should familiarize yourself with the following manuals:

- MCS-51 Utilities User's Guide, Order Number 121737 (describes the RL51 Relocator and Linker process)
- MCS-51 Family of Single-Chip Microcomputers User's Manual, Order Number 121517
- ISIS-II User's Guide, Order Number 9800306
- MCS-51 Macro Assembly Language Pocket Reference, Order Number 9800935
- MCS-51 Assembler and Utilities Pocket Reference, Order Number 121817
- ICE-51 In-Circuit Emulator Operating Instructions for ISIS-II Users, Order Number 9801004
- Universal PROM Programmer User's Manual, Order Number 9800819
- Universal PROM Programmer Reference Manual, Order Number 9800133
CHAPTER 1 PAGE
INTRODUCTION
What is an Assembler? ..... 1-1
How to Develop a Program ..... 1-1
The Advantages of Modular Programming ..... 1-2
Efficient Program Development ..... 1-2
Multiple Use of Subprograms ..... 1-2
Ease of Debugging and Modifying ..... 1-2
MCS-51 Modular Program Development Process ..... 1-2
Segments, Modules, and Programs ..... 1-2
Program Entry and Edit ..... 1-3
Assembly ..... 1-3
Object File ..... 1-3
Listing File ..... 1-4
Relocation and Linkage ..... 1-4
Conversion to Hexadecimal Format ..... 1-4
Keeping Track of Files ..... 1-4
Writing, Assembling, and Debugging an MCS-51 Program ..... 1-4
Hardware Overview ..... 1-6
Memory Addresses ..... 1-8
Data Units ..... 1-9
Arithmetic and Logic Functions ..... 1-10
General-Purpose Registers ..... 1-11
The Stack ..... 1-11
Symbolically Addressable Hardware Registers ..... 1-12
Bit Addressing ..... 1-13
The Program Status Word ..... 1-13
Timer and Counter ..... 1-14
I/O Ports ..... 1-14
Serial I/O Port ..... 1-15
Interrupt Control ..... 1-15
Reset ..... 1-17
CHAPTER 2
OPERANDS AND EXPRESSIONS Operands ..... 2-1
Special Assembler Symbols ..... 2-2
Indirect Addressing ..... 2-3
Immediate Data ..... 2-3
Data Addressing ..... 2-4
Bit Addressing ..... 2-5
Code Addressing ..... 2-7
Relative Jump (SJMP) and Conditional Jumps ..... 2-8
In Block Jumps and Calls (AJMP and ACALL) ..... 2-8
Long Jumps and Calls (LJMP and LCALL) ..... 2-8
Generic Jump and Call (JMP and CALL) ..... 2-9
Assembly-Time Expression Evaluation ..... 2-9
Specifying Numbers ..... 2-9
ASM51 Number Representation ..... 2-10
Character Strings in Expressions ..... 2-10
Use of Symbols ..... 2-11
PAGE
Using Operators in Expressions ..... 2-13
Arithmetic Operators ..... 2-13
Logical Operators ..... 2-13
Special Assembler Operators ..... 2-14
Relational Operators ..... 2-14
Operator Precedence ..... 2-15
Segment Typing in Expressions ..... 2-15
Relocatable Expression Evaluation ..... 2-16
Simple Relocatable Expressions ..... 2-16
General Relocatable Expressions ..... 2-16
CHAPTER 3
INSTRUCTION SET
Introduction ..... 3-1
Notes ..... 3-142
CHAPTER 4
ASSEMBLER DIRECTIVES
Introduction ..... 4-1
The Location Counter ..... 4-2
Symbol Names ..... 4-2
Statement Labels ..... 4-2
Symbol Definition ..... 4-3
SEGMENT Directive ..... 4-3
EQU Directive ..... 4-4
SET Directive ..... 4-5
BIT Directive ..... 4-5
DATA Directive ..... 4-6
XDATA Directive ..... 4-6
IDATA Directive ..... 4-6
CODE Directive ..... 4-7
Storage Initialization and Reservation ..... 4-7
DS Directive ..... 4-7
DBIT Directive ..... 4-7
DB Directive ..... 4-8
DW Directive ..... 4-8
Program Linkage ..... 4-9
PUBLIC Directive ..... 4-9
EXTRN Directive ..... 4-9
NAME Directive ..... 4-10
Assembler State Controls ..... 4-10
END Directive ..... 4-10
ORG Directive ..... 4-11
Segment Selection Directives ..... 4-11
USING Directive ..... 4-12
CHAPTER 5
THE MACRO PROCESSING LANGUAGE
Introduction ..... 5-1
Macro Processor Overview ..... 5-1
Introduction to Creating and Calling Macros ..... 5-2
Creating Simple Macros ..... 5-2
Macros with Parameters ..... 5-5 CONTENTS (Cont'd.)
PAGE
LOCAL Symbols List ..... 5-6
The Macro Processor's Built-in Functions ..... 5-7
Comment, Escape, Bracket and METACHAR Built-in Functions ..... 5-8
Comment Function ..... 5-8
Escape Function ..... 5-9
Bracket Function ..... 5-9
METACHAR Function ..... 5-10
Numbers and Expressions in MPL ..... 5-10
SET Macro ..... 5-11
EVAL Macro ..... 5-11
Logical Expressions and String Comparisons in MPL ..... 5-12
Control Flow Functions ..... 5-13
IF Function ..... 5-13
WHILE Function ..... 5-14
REPEAT Function ..... 5-15
EXIT Function ..... 5-15
String Manipulation Built-in Functions ..... 5-16
LEN Function ..... 5-16
SUBSTR Function ..... 5-16
MATCH Function ..... 5-17
Console I/O Built-in Functions ..... 5-18
Advanced MPL Concepts ..... 5-18
Macro Delimiters ..... 5-18
Implied Blank Delimiters ..... 5-19
Identifier Delimiters ..... 5-19
Literal Delimiters ..... 5-20
Literal vs. Normal Mode ..... 5-21
Algorithm for Evaluating Macro Calls ..... 5-22
CHAPTER 6
ASSEMBLER OPERATION
AND CONTROLS
How to Invoke the MCS-51 Macro Assembler ..... 6-1
Assembler Controls ..... 6-2
CHAPTER 7
ASSEMBLER OUTPUT: ERROR MESSAGES AND LISTING FILE FORMAT
Error Messages and Recovery ..... 7-1
Console Error Messages ..... 7-1
I/O Errors ..... 7-1
ASM51 Internal Errors ..... $7-2$
Invocation Line Errors ..... 7-2PAGE
Listing File Error Messages ..... 7-4
Source File Error Messages ..... 7-4
Macro Error Messages ..... 7-10
Control Error Messages ..... 7-13
Special Assembler Error Messages ..... 7-14
Fatal Error Messages ..... 7-15
Assembler Listing File Format ..... 7-15
Listing File Heading ..... 7-18
Source Listing ..... 7-18
Format for Macros and INCLUDE Files ..... 7-19
Symbol Table ..... 7-20
Listing File Trailer ..... 7-21
APPENDIX A ASSEMBLY LANGUAGE BNF GRAMMAR
APPENDIX B
INSTRUCTION SET SUMMARY
APPENDIX C
ASSEMBLER DIRECTIVE SUMMARY
APPENDIX D
ASSEMBLER CONTROL SUMMARY
APPENDIX EMPL BUILT-IN FUNCTIONS
APPENDIX F RESERVED SYMBOLS
APPENDIX G
SAMPLE PROGRAM
APPENDIX H
REFERENCE TABLES
APPENDIX J
ERROR MESSAGES
APPENDIX K CHANGING ABSOLUTE PROGRAMS TO RELOCATABLE PROGRAMS TABLES
TABLE TITLE PAGE
1-1 Register Bank Selection ..... 1-11
1-2 Symbolically Addressable HardwareRegisters for the 80511-12
1-3 State of the 8051 after Power-up ..... 1-17
2-1 Special Assembler Symbols ..... 2-2
2-2 Predefined Bit Addresses for 8051 ..... 2-7
2-3 Assembly Language Number
Representation ..... 2-9
2-4 Examples of Number Representation ..... 2-9
2-5
Interpretations of Number
Representation ..... 2-10

FIGURE
TITLE
PAGE
1-1 Assembler and Linker/Relocator
Outputs .................................. . 1-3
1-2 MCS-51 Program Development Process ... 1-5
1-3 Sample Program Listing ................... . . 1-5
1-4 8051 Block Diagram ....................... . . 1-7
1-5 MCS-51 Code Address Space and External Data Address Space .................... 1-8
1-6 MCS-51 Data Address Space and Bit
1-7 MCS-51 Data Units ${ }^{-}$. . . . . . . . . . . . . . . . . . . 1-10
1-8 Bit Descriptions of Program Status
Word ...................................... . . 1-13
1-9 Bit Descriptions of TCON ................. 1-14
1-10 Bit Descriptions for Port 3 . .................. . 1-15
1-11 Bit Descriptions for Serial Port Control ... 1-15
1-12 Bit Descriptions for Interrupt Enable and Interrupt Priority ......................... 1-16
TABLE TITLE PAGE
2-6 Predefined Data Addresses for 8051 ..... 2-12
2-7 Arithmetic Assembly-Time Operators ..... 2-13
2-8 Logical Assembly-Time Operators ..... 2-13
2-9 Special Assembly-Time Operators ..... 2-14
2-10 Relational Assembly-Time Operators ..... 2-14
3-1 Abbreviations and Notations Used ..... 3-3
6-1 Assembler Controls ..... 6-2
B-1 Instruction Set Summary ..... B-2
B-2 Instruction Opcodes in Hexadecimal ..... B-9
C-1 Assembler Directives ..... C-1
D-1 Assembler Controls ..... D-1 ILLUSTRATIONS

FIGURE
TITLE
PAGE
2-1 Hardware Register Address Area for 8051 ..... 2-4
2-2a Bit Addressable Bytes in RAM ..... 2-6
2-2b Bit Addressable Bytes in Hardware Register Address Area for 8051 ..... 2-6
3-1 Format For Instruction Definitions ..... 3-2
5-1 Macro Processor versus Assembler- Two Different Views of a Source File ..... 5-1
7-1. Example Listing File Format ..... 7-15
7-2 Example Heading ..... 7-18
7-3 Example Source Listing ..... 7-18
7-4 Examples of Macro Listing Modes ..... 7-197-5
G-1 Sample Relocatable Program ..... $7-21$
K-1 Sample Absolute Program ..... K-1

This manual describes the MCS ${ }^{\text {TM }}$-51 Macro Assembler and explains the process of developing software in assembly language for the MCS-51 family of processors. The 8051 is the primary processor described in this manual.

Assembly language programs translate directly into machine instructions which instruct the processor as to what operation it should perform. Therefore the assembly language programmer should be familiar with both the microcomputer architecture and assembly language. This chapter presents an overview of the MCS-51 Macro Assembler and how it is used, as well as a brief description of the 8051 architecture and hardware features.

## What is an Assembler?

An assembler is a software tool-a program-designed to simplify the task of writing computer programs. It performs the clerical task of translating symbolic code into executable object code. This object code may then be programmed into one of the MCS-51 processors and executed. If you have ever written a computer program directly in machine-recognizable form, such as binary or hexadecimal code, you will appreciate the advantages of programming in a symbolic assembly language.

Assembly language operation codes (mnemonics) are easily remembered (MOV for move instructions, ADD for addition). You can also symbolically express addresses and values referenced in the operand field of instructions. Since you assign these names, you can make them as meaningful as the mnemonics for the instructions. For example, if your program must manipulate a date as data, you can assign it the symbolic name DATE. If your program contains a set of instructions used as a timing loop (a set of instructions executed repeatedly until a specific amount of time has passed), you can name the instruction group TIMER__LOOP.

The assembly program has three constituent parts:
Machine instructions
Assembler directives
Assembler controls
A machine instruction is a machine code that can be executed by the machine. Detailed discussion of the machine instructions is presented in Chapter 3.

Assembler directives are used to define the program structure and symbols, and generate non-executable code (data, messages, etc.). See Chapter 4 for details on all of the assembler directives.

Assembler controls set the assembly modes and direct the assembly flow. Chapter 6 contains a comprehensive guide to all the assembler controls.

## How to Develop a Program

ASM51 enables the user to program in a modular fashion. The following paragraphs explain the basics of modular program development.

## The Advantages of Modular Programming

Many programs are too long or complex to write as a single unit. Programming becomes much simpler when the code is divided into small functional units. Modular programs are usually easier to code, debug, and change than monolithic programs.

The modular approach to programming is similar to the design of hardware which contains numerous circuits. The device or program is logically divided into "black boxes" with specific inputs and outputs. Once the interfaces between the units have been defined, detailed design of each unit can proceed separately.

## Efficient Program Development

Programs can be developed more quickly with the modular approach since small subprograms are easier to understand, design, and test than large programs. With the module inputs and outputs defined, the programmer can supply the needed input and verify the correctness of the module by examining the output. The separate modules are then linked and located into one program module. Finally, the completed module is tested.

## Multiple Use of Subprograms

Code written for one program is often useful in others. Modular programming allows these sections to be saved for future use. Because the code is relocatable, saved modules can be linked to any program which fulfills their input and output requirements. With monolithic programming, such sections of code are buried inside the program and are not so available for use by other programs.

## Ease of Debugging and Modifying

Modular programs are generally easier to debug than monolithic programs. Because of the well-defined module interfaces of the program, problems can be isolated to specific modules. Once the faulty module has been identified, fixing the problem is considerably simpler. When a program must be modified, modular programming simplifies the job. You can link new or debugged modules to the existing program with the confidence that the rest of the program will not be changed.

## MCS-51 Modular Program Development Process

This section is a brief discussion of the program development process with the relocatable MCS-51 assembler (ASM51), Linker/Relocator (RL51), and code convertion programs.

## Segments, Modules, and Programs

In the initial design stages, the tasks to be performed by the program are defined, and then partitioned into subprograms. Here are brief introductions to the kinds of subprograms used with the MCS-51 assembler and linker/relocator.

A segment is a block of code or data memory. A segment may be relocatable or absolute. A relocatable segment has a name, type, and other attributes. Segments with the same name, from different modules, are considered part of the same segment and are called "partial segments." Partial segments are combined into segments by RL51. An absolute segment has no name and cannot be combined with other segments.

A module contains one or more segments or partial segments. A module has a name assigned by the user. The module definitions determine the scope of local symbols. An object file contains one or more modules. You can add modules to a file by simply appending another object file to that file (e.g., COPY file1, file2 TO file3).

A program consists of a single absolute module, merging all absolute and relocatable segments from all input modules.

## Program Entry and Edit

After the design is completed, the source code for each module is entered into disk file using a text editor. When errors are detected in the development process, the text editor may be used to make corrections in the source code.

## Assembly

The assembler (ASM51) translates the source code into object code. The assembler produces an object file (relocatable, when at least one input segment is relocatable, or absolute), and a listing file showing the results of the assembly. (Figure 1-1 summarizes the assembly and the link and relocate outputs.) When the ASM51 invocation contains the DEBUG control, the object file also receives the symbol table and other debug information for use in symbolic debugging of the program.

Object File. The object file contains machine language instructions and data that can be loaded into memory for execution or interpretation. In addition, it contains control information governing the loading process.

The assembler can produce object files in relocatable object code format. However, if the module contains only absolute segments and no external references, the object file resulting from assembly is absolute. It can be loaded without the need of the RL51 pass.


Figure 1-1. Assembler and Linker/Relocator Outputs

Listing File. The listing file provides a permanent record of both the source program and the object code. The assembler also provides diagnostic messages in the listing file for syntax and other coding errors. For example, if you specify a 16 -bit value for an instruction that can only use an 8 -bit value, the assembler tells you that the value exceeds the permissible range. Chapter 7 describes the format of the listing file. In addition, you can also request a symbol table to be appended to the listing. The symbol table lists all the symbols and their attributes.

## Relocation and Linkage

After assembly of all modules of the program, RL51 processes the object module files. The RL51 program assigns absolute memory locations to all the relocatable segments, combining segments with the same name and type. RL51 also resolves all references between modules. RL51 outputs an absolute object module file with the completed program, and a summary listing file showing the results of the link/relocate process.

## Conversion to Hexadecimal Format

The absolute object code produced by RL51 can be programmed into memory and executed by the target processor without further modification. However, certain MCS-51 support products (such as SDK-51) require the hexadecimal object code format. For use with these products, the absolute object file must be processed by the OBJHEX code conversion program. Refer to the ISIS-II System User's Guide (9800306).

## Keeping Track of Files

It is convenient to use the extensions of filenames to indicate the stage in the process represented by the contents of each file. Thus, source code files can use extensions like .SRC or .A51 (indicating that the code is for input to ASM51). Object code files receive the extension .OBJ by default, or the user can specify another extension. Executable files generally have no extension. Listing files can use .LST, the default extension given by the assembler. RL51 uses .M51 for the default summary listing file extension.

Use caution with the extension .TMP, as many ISIS-II utilities create temporary files with this extension. These utilities will overwrite your file if it has the same name and extension as the temporary files they create.

## Writing, Assembling, and Debugging an MCS-51 Program

There are several steps necessary to incorporate an MCS-51 microcomputer in your application. The flow chart in Figure 1-2 shows the steps involved in preparing the code. If you are developing hardware for your application in addition to the software, consult the MCS-51 User's Manual.

Figure $1-3$ shows an assembly listing of a sample program. The assembler was invoked by:

```
-ASM51 :F1:DEMO.A51
ISIS-II MCS-51 MACRO ASSEMBLER, V2.0
```



Figure 1-2. MCS-51 Program Development Process
MCS-51 MACRU ASSEMSLER BOS1-3ASED MONITOR

ISIS-II MCS-51 MACRD ASSEMBLER V2.0
उBJECT MODULE PLACED IN :F1:DEMD.OBJ
ASSEMBLER INVOKED SY: ASMS1 :F1:D:MD.A51

SOURCE


Figure 1-3. Sample Program Listing

```
MCS-51 MACRO ASSEMBLER 8051-SASED MONITOR
SYMBOL TABLE LISTING
------ ----- ---------
NAME TYPEVALUEGTGTGIGUTES
CONSOL_OUT C ADOR ---- EXT
CR....NUMB OOODH A
LEN. . . NUMB 001AH A
LF. . . NUMB OOOAH A
MONITOR. . C ADDR ---- EXT
PROG_S : C SEG OOO9H EXT REL=UNIT
SIGNON : C ADDR OOOOH R SEG=TABLE_S
START. . C ADDR OOOOH R SEG=PROG_S
TABLE_S..C SEG OO1BH REL=UNIT
REGISTER BANK(S) USED: 0, TARGET MACHINE(S): 8051
ASSEMBLY COMPLETE, NO ERRORS FOUND
```

Figure 1-3. Sample Program Listing (Cont'd.)

Figure $1-3$ shows the listing file of a simple module which is part of a larger program not shown here. A larger example is provided in Appendix H.

The next step after the program is assembled by ASM51 is to combine all modules into one program using RL51. RL51 produces a summary listing file consisting of a memory map and a symbol table. (Refer to the MCS-51 Utilities User's Guide, 121737.)

The next step in debugging your code is to program it into an EPROM 8751 and test it in a prototype environment. (Further testing could be done via ICE-51.) To program your code into an 8751, you must have a UPP connected to your Intellec system. For a complete description of how to use UPP and UPM, see Universal PROM Programmer Reference Manual, order number 9800133 and Universal PROM Programmer User's Manual, order number 9800819.

## Hardware Overview

The 8051 is a high-density microcomputer on a single chip. Its major features are:

- Resident 4 K bytes of ROM or EPROM program memory (no program memory resident on 8031 ), expandable to 64 K bytes
- Resident 128 bytes of RAM memory, which includes four banks of 8 general-purpose registers and a stack for subroutine and interrupt routine calls
- 64 K bytes of external RAM address space
- 16 -bit Program Counter giving direct access to 64 K bytes of memory
- 8 -bit stack pointer that can be set to any address in on-chip RAM
- Two programmable 16-bit timers/counters
- Programmable full duplex serial I/O ports
- Four 8-bit bidirectional parallel I/O ports
- Timer and I/O interrupts with two levels of priority
- 111 instructions with 51 basic functions (including memory to memory move)
- Boolean functions with 128 software flags, numerous hardware flags, and 12 bit-operand instructions
- One microsecond instruction cycle time
- Arithmetic and logic unit that includes add, subtract, multiply, and divide arithmetic functions, as well as and, or, exclusive or, and complement logic functions.

Figure 1-4 is a block diagram of the 8051 processor. It shows the data paths and principal functional units accessible to the programmer.


Figure 1-4. 8051 Block Diagram

## Memory Addresses

The 8051 has five address spaces:

- Code address space- 64 K , of which 4 K are on-chip (except for the 8031 which has no on-chip ROM).
- Directly addressable internal data address space- 128 bytes of RAM (0-127) and 128-byte hardware register address space (128-255, only 20 addresses are used); accessible by direct addressing.
- Indirectly addressable internal data address space- 128 bytes ( $0-127$ ), all of which is accessible by indirect addressing.
- External data address space-up to 64 K of off-chip memory added by the user.
- Bit address space-shares locations accessible in the data address space; accessible by direct addressing.

The code address space, internal data address space (including both the directly and indirectly addressable space and the bit address space), and external data space correspond to three physically distinct memories, and are addressed by different machine instructions. This is an important distinction that is a key to understanding how to program the 8051.

When you specify in an operand to an instruction a symbol with the wrong attribute, ASM-51 generates an error message to warn you of the inconsistency. Chapters 2 and 3 show what segment type attribute is expected in each instruction, and Chapter 4 describes how to define a symbol with any of the segment type attributes.

Figure $1-5$ shows the code address space (usually ROM), and the external data address space (usually RAM). Off-chip ROM and RAM can be tailored to use all or part of the address space to better reflect the needs of your application. You can access data in ROM and off-chip RAM with the MOVC and MOVX instructions respectively.


Figure 1-5. MCS-51 Code Address Space and External Data Address Space

To the programmer, there is no distinction between on-chip and off-chip code. The 16-bit program counter freely addresses on- and off-chip code memory with no change in instruction fetch time.

Figure 1-6 shows the data address space containing the bit address space. The data address space contains four banks of general-purpose registers in the low 32 bytes ( 0 - 1FH). In addition to the 128 bytes of RAM, the 8051's hardware registers are mapped to data addresses. The addresses from 128 to 255 are reserved for these registers, but not all of those addresses have hardware registers mapped to them. These reserved addresses are unusable.

When programming the 8051 and using indirect addressing, the user can access on-chid RAM from 0 to 127.


Figure 1-6. MCS-51 Data Address Space and Bit Address Space

## Data Units

The 8051 manipulates data in four basic units-bits, nibbles ( 4 bits), bytes, and words ( 16 bits).

The most common data unit used is a byte; all of the internal data paths are 8 bits wide, and the code memory, the data memory, and the external data memory store and return data in byte units. However, there are many instructions that test and manipulate single bits. Bits can be set, cleared, complemented, logically combined with the carry flag, and tested for jumps. The nibble (BCD packed digit) is less commonly used in the 8051, but BCD arithmetic can be performed without conversion to binary representation.


Figure 1-7. MCS-51 Data Units

Instructions that use 16 -bit addresses deal with the Data Pointer (DPTR, a 16 -bit register) and the Program Counter (jumps and subroutine calls). However, with the add with carry (ADDC) and subtract with borrow (SUBB) instructions, software implementation of 16-bit arithmetic is relatively easy.

## Arithmetic and Logic Functions

The arithmetic functions include:

- ADD-signed 2's complement addition
- ADDC-signed 2's complement addition with carry
- SUBB-signed 2's complement subtraction with borrow
- DA-adjust 2 packed BCD digits after addition
- MUL—unsigned integer multiplication
- DIV-unsigned integer division
- INC-signed 2's complement increment
- DEC-signed 2's complement decrement

The accumulator receives the result of ADD, ADDC, SUBB, and DA functions. The accumulator receives partial result from MUL and DIV. DEC and INC can be applied to all byte operands, including the accumulator.

The logical functions include:

- ANL-logical and on each bit between 2 bytes or 2 bits
- CPL-logical complement of each bit within a byte or a single bit
- ORL-logical or on each bit between 2 bytes or 2 bits
- XRL-logical exclusive or on each bit between 2 bytes

The accumulator usually receives the result of the byte functions, and the carry flag usually receives the result of the bit functions, but some instructions place the result in a specified býte or bit in the data address space.

The instructions shown above are described in Chapter 3.

## General-Purpose Registers

The 8051 has four banks of eight 1-byte general-purpose registers. They are located in the first 32 bytes of on-chip RAM $(00 \mathrm{H}-1 \mathrm{FH})$. You can access the registers of the currently active bank through their special assembler symbols (R0, R1, R2, R3, R4, R5, R6, and R7). To change the active bank you modify the register bank select bits (RS0 and RS1) contained in the program status word (PSW, described in table 1-3). Table 1-1 below shows the bank selected for all values of RS0 and RS1.

Table 1-1. Register Bank Selection

| RS1 | RSO | Bank | Memory Locations |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $00 \mathrm{H}-07 \mathrm{H}$ |
| 0 | 1 | 1 | $08 \mathrm{H}-0 \mathrm{FH}$ |
| 1 | 0 | 2 | $10 \mathrm{H}-17 \mathrm{H}$ |
| 1 | 1 | 3 | $18 \mathrm{H}-1 \mathrm{FH}$ |

Registers R0 and R1 can be used for indirect addressing within the on-chip RAM. Each register is capable of addressing 256 bytes but the indirect addressing is limited by the physical range of the internal RAM. R0 and R1 also can address the external data space.

## The Stack

The stack is located in on-chip RAM. It is a last-in-first-out storage mechanism used to hold the Program Counter during interrupts and subroutine calls. You can also use it to store and return data, especially the PSW, with the POP and PUSH instructions. The Stack Pointer contains the address of the top of the stack.

The Stack Pointer (SP) is an 8-bit register that may contain any address in on-chip RAM memory. However, on the 8051 it should never exceed 127. If it does, all data pushed is lost. A pop, when the SP is greater than 127, returns invalid data.

The SP always contains the address of the last byte pushed on the stack. On powerup (Reset) it is set to 07 H , so the first byte pushed on the stack after reset will be at location 08 H . This location is compatible with the 8048 's stack. Most programs developed for the 8051 will reset the bottom of the stack by changing the contents of the SP before using the stack, because $08 \mathrm{H}-1 \mathrm{FH}$ is the area reserved for several of the 8051 's general-purpose-register banks. The following instruction causes the next byte pushed on the stack to be placed at location 100.

| MOV SP,\#99 | ; Initialize stack to start at location 100 |
| :--- | :--- |
|  | ; The hardware increments the SP |
|  | $;$ BEFORE a push |

## Symbolically Addressable Hardware Registers

Each programmable register is accessible through a numeric data address, but the assembler supplies a predefined symbol that should be used instead of the register's numeric address. Table 1-2 identifies each hardware register, its numeric address, and its predefined symbol.

Table 1-2. Symbolically Addressable Hardware Registers for the 8051

| Predefined Symbol | Data Address | Meaning |
| :---: | :---: | :---: |
| ACC | EOH | ACCUMULATOR (Data address of A) |
| B | FOH | MULTIPLICATION REGISTER |
| DPH | 83H | DATA POINTER (high byte) |
| DPL | 82H | DATA POINTER (low byte) |
| IE | A8H | INTERRUPT ENABLE |
| IP | B8H | INTERRUPT PRIORITY |
| P0 | 80 H | PORT 0 |
| P1 | 90 H | PORT 1 |
| P2 | AOH | PORT 2 |
| P3 | BOH | PORT 3 |
| PSW | DOH | PROGRAM STATUS WORD |
| SBUF | 99 H | SERIAL PORT BUFFER |
| SCON | 98H | SERIAL PORT CONTROLLER |
| SP | 81H | STACK POINTER |
| TCON | 88H | TIMER CONTROL |
| THO | 8 CH | TIMER 0 ( ( igh byte) |
| TH1 | 8DH | TIMER 1 (high byte) |
| TLO | 8AH | TIMER 0 (low byte) |
| TL1 | 8BH | TIMER 1 (low byte) |
| TMOD | 89H | TIMER MODE |

The predefined symbols given in table 1-2 stand for the on-chip data addresses of the hardware registers. In many cases the only access to these registers is through these data addresses. However, some of the registers have an identity both as a special assembler symbol and as a data address symbol (e.g., both "ACC" and "A" stand for the accumulator), but even though these symbols may be semantically the same, they are syntactically different. For example,

ADD A, \#27
is a valid instruction to add 27 to the contents of the accumulator, but

```
ADD ACC,*27
```

is invalid and will cause an error, because there is no form of ADD taking a data address as the destination (ACC specifies a data address). The differences become even more subtle in some assembly instructions where both symbols are valid but assemble into different machine instructions:

| MOV A,\#27 | ; assembles into a 2 byte instruction |
| :--- | :--- |
| MOV ACC, "27 | ; assembles into a 3 byte instruction |

Chapter 2 describes the syntax for all instruction operands, and Chapter 3 describes the operands expected in each instruction.

Because the hardware registers are mapped to data addresses, there is no need for special I/O or control instructions. For example,

MOV A,P2
moves a copy of the input data at Port 2 to the accumulator. To output a character on the Serial I/O port (after preparing SCON), simply move the character into the Serial port buffer (SBUF):

MOV SBUF,\#'?'

## Bit Addressing

Many of the hardware control registers are also bit addressable. The flags contained in them can be accessed with a bit address as well as through the byte address shown above. One way to do this is through the bit selector ("."). For example, to access the 0 bit in the accumulator, you might specify ACC. 0 .

Bit addressing allows the same simplicity in testing and modifying control and status flags as was shown above with addressable registers. For example, to start Timer 0 running, set the run flag to 1 via its bit address (SETB TCON.4).

Throughout the remainder of this chapter, several programmable. features, including predefined bit addresses of status and control flags, are discussed. To use these features, you simply modify the corresponding address as if it were a RAM location.

## The Program Status Word

The Program Status Word (PSW) contains several status bits that reflect the state of the 8051 . Figure $1-8$ shows the predefined bit address symbol, the bit position, and meaning of each bit in the PSW.


## Timer and Counter

The 8051 has two independently programmable timers. They feature a 16 -bit counter and are controlled by 2 registers, timer mode (TMOD) and timer control (TCON). Figure 1-9 shows the predefined bit address symbols, the positions and meanings of the bits in TCON. (For a complete description of the timer see the MCS-51 User's Manual.)


Figure 1-9. Bit Descriptions of TCON

## I/O Ports

The 8051 has 4 8-bit I/O ports; each bit in the ports corresponds to a specific pin on the chip. All four ports are buffered by a port latch, and they are addressable through a data address (as a byte) or 8 bit addresses (as a set of bits). As noted earlier, this removes the need for special I/O instructions. The numeric data address and the predefined symbol for each port is shown below:

| Port | Predefined <br> Symbol | Data <br> Address |
| :---: | :---: | :---: |
| 0 | PO | 80 H |
| 1 | P 1 | 90 H |
| 2 | P 2 | A 0 H |
| 3 | P 3 | BOH |

Port 0 and Port 2 are used for external program and external data addressing. Port 0 also receives the input data from off-chip addressing. If off-chip memory is not implemented, then ports 0 and 2 are bidirectional I/O ports. Port 1 is a general purpose bidirectional I/O port.

Port 3 contains the external interrupt pins, the external timer, the external data memory read and write enables, and the serial I/O port transmit and receive pins. The bits that correspond to these pins are individually addressable via predefined bit address symbols. Figure 1-10 shows the meaning of each bit, its position in Port 3, and its predefined bit address symbol.

If the external interrupts, external data addressing, and serial I/O features of the 8051 are not used, Port 3 can function as a bidirectional I/O port.


Figure 1-10. Bit Descriptions for Port 3

## Serial I/O Port

The serial I/O port permits I/O expansion using UART protocols. The serial I/O port is controlled by Serial Port Controller (SCON), a register that is both bit addressable and byte addressable. Figure 1-11 shows the predefined bit address symbols, positions and meanings of the bits in SCON. For complete details of Serial I/O port control see the MCS-51 User's Manual.


Figure 1-11. Bit Descriptions for Serial Port Control

## Interrupt Control

There are two registers that control timer and I/O interrupts and priorities. They are IE (Interrupt Enable) and IP (Interrupt Priority). When the interrupt enable bit for a device is 1 , it can interrupt the processor. The 8051 does not respond to an interrupt until the instruction being executed has been completed (this can be as long as 4 cycles).

When it does respond, the 8051's hardware disables interrupts of the same or lesser priority and makes a subroutine call to the code location designated for the interrupting device. Typically, that location contains a jump to a longer service routine.

The instruction RETI must be used to return from a service routine, in order to re-enable interrupts. The reserved locations, the predefined labels, and the associated interrupt devices are listed below. These labels may be used to aid the placement of I/O routines in code memory.

| Predefined <br> Label | Location | $\quad$ Interrupting Device |
| :--- | :---: | :--- |
|  |  |  |
| RESET | 00 H | Power on Reset (First instruction executed on power up.) |
| EXTIO | 03 H | External interrupt 0 |
| TIMERO | 0 BH | Timer 0 |
| EXTI1 | 13 H | External interrupt 1 |
| TIMER1 | 1 BH | Timer 1 |
| SINT | 23 H | Serial I/O port |

The 8051 has two levels of interrupt priority ( 0 and 1). Figure 1-12 shows the predefined bit address symbol, the position and the device associated with each bit contained in IE and IP. A level 1 priority device can interrupt a level 0 service routine, but a level 0 interrupt will not affect a level 1 service routine. Interrupts on the same level are disabled.


Interrupt Priority


Interrupt Enable

937-11
Figure 1-12. Bit Descriptions for Interrupt Enable and Interrupt Priority

## Reset

On reset all of the registers in the 8051 assume an initial value. Table $1-3$ shows these initial values. This will always be the state of the chip when your code begins execution. You can use these initial values or reinitialize them as necessary in your program.

Table 1-3. State of the 8051 after Power-up

| Register | Value |
| :--- | ---: |
| Accumulator | 00 H |
| Multiplication Register | 00 H |
| Data Pointer | 0000 H |
| Interrupt Enable | 00 H |
| Interrupt Priority | 00 H |
| Port 0 | 0 FFH |
| Port 1 | 0 FFH |
| Port 2 | 0 FFH |
| Port 3 | 0 FFH |
| Program Counter | 0000 H |
| Program Status Word | 00 H |
| Serial Port Control | 00 H |
| Serial I/O Buffer | undefined |
| Stack Pointer | 07 H |
| Timer Control | 00 H |
| Timer Mode | 00 H |
| Timer 0 Counter | 0000 H |
| Timer 1 Counter | 0000 H |

## NOTE

The PC is always set to 0 on reset, thus the first instruction executed in a program is at ROM location 0 . The contents of RAM memory is unpredictable at reset.

This chapter discusses the operand types used by ASM51. It describes their use and some of the ways you can specify them in your program. The latter part of the chapter deals with expressing numbers and using expressions.

There are two terms used throughout this chapter that require some definition: Assembly-time expressions and RL-time expressions. Assembly-time expressions are those expressions evaluated at assembly; they are absolute expressions. RL-time expressions are those evaluated at the time of relocation; they are relocatable expressions that are made absolute by RL51.

## Operands

The general form of all instruction lines is as follows:
[label:] Mnemonic [operand] [,operand] [,operand] [;comment]
The number of operands and the type of operands expected depend entirely on the mnemonic. Operands serve to further define the operation implied by a mnemonic, and they identify the parts of the machine affected by the instruction.

All operands fall into one of six classes:

- Special Assembler Symbols
- Indirect Addresses
- Immediate Data
- Data Addresses (on-chip)
- Bit Addresses
- Code Addresses

A special assembler symbol is a specific reserved word required as the operand in an instruction.

Indirect addresses use the contents of a register to specify a data address.
The remaining operand types (immediate data, data addresses, bit addresses, and code addresses) are numeric expressions. They may be specified symbolically, but they must evaluate to a number. If the expression can be evaluated completely at assembly time, it is called an absolute expression; if not, it is called a relocatable expression. The range permitted for a numeric operand depends on the instruction with which it is used. The operand can be made up of predefined or user-defined symbols, numbers, and assembly-time operators.

As described in Chapter 1, there are five address spaces on the 8051. The corresponding segment type is given in parentheses.

- Directly addressable data address space (DATA)
- Bit address space (BIT)
- External data address space (XDATA)
- Code address space (CODE)
- Indirectly addressable data space (IDATA)

In some cases the same numeric value is a valid address for all five address spaces. To help avoid logic errors in your program, ASM51 attaches a segment type and performs type checking for instruction operands (and arguments to assembler directives), that address these segments. For example, in jump instructions the assembler checks that the operand, the target address, has a segment type CODE. Possible segment types are DATA, BIT, CODE, XDATA, and IDATA. Chapter 4 describes how to define symbols with different segment types.

## Special Assembler Symbols

The assembler reserves several symbols to designate specific registers as operands. A special assembler symbol is encoded in the opcode byte, as opposed to a data address which is encoded in an operand byte. Table 2-1 lists these symbols and describes the hardware register each represents.

If the definition of an instruction requires one of these symbols, only that special symbol can be used. However, you can, with the SET and EQU directives, define other symbols to stand for the accumulator (A) or the working registers (R0,...R7). Symbols so defined may not be forward referenced in an instruction operand. You cannot use a special assembler symbol for any other purpose in an instruction operand or directive argument. Several examples of instructions that use these symbols are shown below.

| INC DPTR | ;increment the entire 16-bit contents of the Data Pointer by 1 |
| :--- | :--- |
| SETB C | ;set the Carry flag to 1 |
| JMP @ A + DPTR | ;add the contents of the accumulator to the contents of the data <br> ;pointer and jump to that address |

In addition to these symbols, the assembler also recognizes the location counter symbol (\$), described in Chapter 4, and the register address symbols AR0, AR1, ..., AR7, described with the USING directive in Chapter 4.

Table 2-1. Special Assembler Symbols

| Special Symbol | Meaning |
| :--- | :--- |
| A | Accumulator |
| R0, R1, R2, R3, <br> R4, R5, R6, R7 | Stands for the 8 general registers in the currently active bank (4 <br> register banks available) <br> Data pointer: a 16-bit register used for addressing in the code <br> address space and the external address space |
| DPTR | Program counter: a 16-bit register that contains the address of the <br> next instruction to be executed |
| C | Carry flag receives ALU carry out and borrow from bit 7 of the <br> operands <br> Accumulator/B register pair used in MUL and DIV instructions |

## Indirect Addressing

An indirect address operand identifies a register that contains the address of a memory location to be used in the operation. The actual location affected will depend on the contents of the register when the instruction is executed. In most instructions indirect addresses affect on-chip RAM. However, the MOVC and MOVX instructions use an indirect address operand to address code memory and external data memory, respectively.

In on-chip indirect addressing (the IDATA space), either register 0 or register 1 of the active register bank can be specified as an indirect address operand. The commercial at sign (@) followed by the register’s special symbol (R0 or R1), or a symbol defined to stand for the register's special symbol, indicates indirect addressing. On the 8051 the address contained in the specified indirect address registers must be between 0 and 127 (since you cannot access hardware registers through indirect addressing.) If an indirect address register contains a value greater than 127 when it is used for on-chip addressing, the program continues with no indication of the error. If it is a source operand, a byte containing undefined data is returned. If it is a destination operand, the data is lost.

The following examples show several uses of indirect addressing.

| ADD A, @R1 | ;add the contents of the on-chip RAM location addressed by <br> ;register 1 to the accumulator |
| :--- | :--- |
| INC@R0 | ;increment the contents of the on-chip RAM location addressed <br> ;by register 0 |
| MOVX@DPTR,A - $\quad$;move the contents of the accumulator to the off-chip memory <br> ;location addressed by the data pointer |  |

## Immediate Data

An immediate data operand is a numeric expression that, when assembled, is encoded as part of the machine instruction. The pound sign (\#) immediately before the expression indicates that it is an immediate data operand. The numeric expression must be a valid assembly-time expression or RL-time expression.

The assembler represents all numeric expressions in 16 bits, and converts to the appropriate form for instruction encoding.

Most instructions require the value of the immediate data to fit into a byte. The low order byte of the assembler's 16 -bit internal representation is used. The assembler permits a numeric expression range of values from -256 to +255 . These values all have a homogeneous high order byte (i.e., all ones or all zeroes) when represented in 16 bits. The low order byte of the assembler's 16 -bit internal representation is used. Note that since only the lower order byte is taken as the result of the expression, the sign information, i.e., the higher order byte, is lost.

The immediate data operands that accept a 16 -bit value can use any value representable by the assembler. Immediate data operands do not require any specific segment type. XDATA and IDATA type operands can be specified only as immediate operands; i.e., you have to load these addresses first into a register and then access them.

The following examples show several ways of specifying the immediate data operand.

MOV A, \#OEOH
MOV DPTR,\#0A14FH

ANL A,\#128
;place the hex constant EO in the accumulator
;this is the only instruction that uses a 16-bit immediate data ;operand
;mask out all but the high order bit of the accumulator ;(128-base 10) $=10000000$ (base 2)
;Load R0 with IDATA symbol for later access

## Data Addressing

The data address operand is a numeric expression that evaluates to one of the first 128 on-chip byte addresses or one of the hardware register addresses. The low-order byte of the assembler's 16 -bit internal representation is used. This permits a range from -256 to +255 . Note that since only the lower order byte is taken as the result of the expression, the sign information (i.e., the higher order byte) is lost. Instructions that use the data address operand require that the symbol or expression specified be either of segment type DATA or be a typeless number. (Symbols are discussed below under expression evaluation.)

The direct data addresses from 0 to 127 access the 8051 's on-chip RAM space, while the addresses from 128 to 255 access the hardware registers. Not all of the addresses in the hardware register space are defined. The illustration below (figure 2-1) shows the meaningful addresses and their predefined data address names.

If you read from a reserved address, undefined data will be returned. If you write to a reserved address, the data will be lost. Using these pecularities in your program may result in incompatibility with future versions of the chip. Note that using indirect addressing for locations above 127 will access IDATA space rather than hardware register space.


Figure 2-1. Hardware Register Address Area for 8051

The following examples show several ways of specifying data addresses.

| MOV P1,A | ; move the contents of the accumulator to the predefined data address 90 <br> ;(base 16) port1 |
| :--- | :--- |
| ORL A, 20*5 | ;Iogical OR of accumulator with location 100 (base 10) uses an <br> ;assembly-time operator multiply |
| INC COUNT | ;increment the location identified by the symbol COUNT |
| INC 32 | ;increment location 32(base 10) in memory |

## Bit Addressing

A bit address represents a bit-addressable location either in the internal RAM (bytes 32 through 47) or a hardware bit. There are two ways to represent a bit address in an operand.

1. You can specify the byte that contains the bit with a DATA type address, and single out the particular bit in that byte with the bit selector (".'" period) followed by a bit identifier (0-7). For example, FLAGS.3, 40.5, 21H.0 and ACC. 7 are valid uses of the bit selector. You can use an assembly-time expression to express the byte address or the bit identifier. The assembler will translate this to the correct absolute or relocatable value. Note that only certain bytes in the on-chip address space are bit addressable. If the data address is specified by a relocatable expression, the referenced segment must have BITADDRESSABLE relocation type (see Chapter 6 for segments). The expression that specifies the bit address must be absolute.
2. You specify the bit address explicitly. The expression now represents the bit address in the bit space (it must have a BIT segment type). Note that bit addresses 0 through 127 map onto bytes 32 through 47 of the on-chip RAM, and bits 128 through 255 map onto the bit addressable locations of the hardware register space (not all the locations are defined).

If the bit address is used in the context of BIT directive, then the first expression must be an absolute or simple relocatable expression. If used in a machine instruction where a bit address is expected, then a general relocatable expression is also allowed.

Figures $2-2 \mathrm{a}$ and $2-2 \mathrm{~b}$ show the bits assigned to each numeric bit address.
The following examples show several ways of specifying bits.

```
SETB TR1 ;set the predefined bit address TR1 (timer 1 run flag)
SETB ALARM ;set the user defined bit ALARM
SETB 88H.6 ;Set bit 6 of location 88H (timer 1 run flag)
CPL FLAGS.ON ;complement the bit ON of the byte FLAGS
SETB 8EH ;set the bit address 8E(base 16) (timer 1 run flag)
```

As with data addresses, there are several bit addresses that are predefined as symbols that you can use in an operand. Table 2-2 shows these predefined bit addresses. You can also define your own bit address symbols with the BIT directive described in Chapter 4, Assembler Directives.


Figure 2-2a. Bit Addressable Bytes in RAM


Figure 2-2b. Bit Addressable Bytes in Hardware

Table 2-2. Predefined Bit Addresses for 8051

| Symbol | $\begin{gathered} \text { Bit } \\ \text { Position } \end{gathered}$ | Bit <br> Address | Meaning |
| :---: | :---: | :---: | :---: |
| CY | PSW. 7 | D7H | Carry Flag |
| AC | PSW. 6 | D6H | Auxiliary Carry Flag |
| F0 | PSW. 5 | D5H | Flag 0 |
| RS1 | PSW. 4 | D4H | Register Bank Select Bit 1 |
| RS0 | PSW. 3 | D3H | Register Bank Select Bit 0 |
| OV | PSW. 2 | D2H | Overflow Flag |
| P | PSW. 0 | DOH | Parity Flag |
| TF1 | TCON. 7 | 8FH | Timer 1 Overflow Flag |
| TR1 | TCON. 6 | 8EH | Timer 1 Run Control Bit |
| TFO | TCON. 5 | 8DH | Timer 0 Overflow Flag |
| TR0 | TCON. 4 | 8 CH | Timer 0 Run Control Bit |
| IE1 | TCON. 3 | 8BH | Interrupt 1 Edge Flag |
| IT1 | TCON. 2 | 8AH | Interrupt 1 Type Control Bit |
| IEO | TCON. 1 | 89 H | Interrupt 0 Edge Flag |
| ITO | TCON. 0 | 88 H | Interrupt 0 Type Control Bit |
| SMO | SCON. 7 | 9FH | Serial Mode Control Bit 0 |
| SM1 | SCON. 6 | 9EH | Serial Mode Control Bit 1 |
| SM2 | SCON. 5 | 9DH | Serial Mode Control Bit 2 |
| REN | SCON. 4 | 9 CH | Receiver Enable |
| TB8 | SCON. 3 | 9 BH | Transmit Bit 8 |
| RB8 | SCON. 2 | 9 AH | Receive Bit 8 |
| TI | SCON. 1 | 99 H | Transmit Interrupt Flag |
| RI | SCON. 0 | 98 H | Receive Interrupt Flag |
| EA | IE. 7 | AFH | Enable All Interrupts |
| ES | IE. 4 | ACH | Enable Serial Port Interrupt |
| ET1 | IE. 3 | ABH | Enable Timer 1 Interrupt |
| EX1 | IE. 2 | AAH | Enable External Interrupt 1 |
| ETO | IE. 1 | A9H | Enable Timer 0 Interrupt |
| EXO | IE. 0 | A8H | Enable External Interrupt 0 |
| RD | P3.7 | B7H | Read Data for External Memory |
| WR | P3.6 | B6H | Write Data for External Memory |
| T1 | P3. 5 | B5H | Timer/Counter 1 External Flag |
| T0 | P3.4 | B4H | Timer/Counter 0 External Flag |
| INT1 | P3.3 | B3H | Interrupt 1 Input Pin |
| INTO | P3. 2 | B2H | Interrupt 0 Input Pin |
| TXD | P3. 1 | B1H | Serial Port Transmit Pin |
| RXD | P3.0 | BOH | Serial Port Receive Pin |
| PS | IP. 4 | BCH | Priority of Serial Port Interrupt |
| PT1 | IP. 3 | BBH | Priority of Timer 1 Interrupt |
| PX1 | IP. 2 | BAH | Priority of External Interrupt 1 |
| PTO | IP. 1 | B9H | Priority of Timer 0 |
| PX0 | IP. 0 | B8H | Priority of External Interrupt 0 |

## Code Addressing

Code addresses are either absolute expressions whose values are within 0 to 65,535 , or relocatable expressions with a segmet type of CODE. There are three types of instructions that require a code address in their operands. They are relative jumps, in-block ( 2 K page) jumps or calls, and long jumps or calls.

The difference between each type is the range of values that the code address operand may assume. All three expect an expression which evaluates to a CODE type address (an absolute expression between 0 and 65,535 or a relocatable operand), but if you specify a relative jump or an in-block jump, only a small subset of all possible code addresses is valid. Instructions that use the code address operand require that the symbol or expression specified be either of segment type CODE or a typeless number. (Symbols and labels are discussed below under absolute expression evaluation.)

## Relative Jumps (SJMP and Conditional Jumps)

The code address in a relative jump must be close to the relative jump instruction itself. The range is from -128 to +127 bytes from the first byte of the instruction that follows the relative jump.

The assembler takes the specified code address and computes a relative offset that is encoded as an 8-bit 2's complement number. That offset is added to the contents of the program counter ( PC ) when the jump is made; but since the PC is always incremented to the next instruction before the jump is executed, the range is computed from the succeeding instruction.

When you use a relative jump in your code, you must use an expression that evaluates to the code address of the jump destination. The assembler does all the offset computations. If the address is out of range, the assembler will issue an error message.

## In-Block Jumps and Calls (AJMP and ACALL)

The code address operand to an in-block jump or call is an expression that is evaluated and then encoded in the instruction. The low order 11 bits of the destination address are placed in the opcode byte and the operand byte. When the jump or call is executed, the 11-bit page address replaces the low order 11 bits of the program counter. This permits a range of 2048 bytes, or anywhere within the current block. The current block is thus determined by the high order 5 bits of the address of the next instruction. If the operand is not in the current block, this is an assembler (or RL51) error.

Note that if the in-block jump or call is the last instruction in a block, the high order bits of the program counter change when incremented to address the next instruction; thus the jump will be made within that new block.

## Long Jumps and Calls (LJMP and LCALL)

The code address operand to a long jump or call is an expression that will be evaluated and then encoded as a 16-bit value in the instruction by the assembler, or, if the expression is relocatable, by RL51. All 16 bits of the program counter are replaced by this new value when the jump or call is executed. Since 16 bits are used, any value representable by the assembler will be acceptable ( $0-65,535$ ).

The following examples show each type of instruction that calls for a code address.

| SJMP LABEL | ;Jump to LABEL (relative offset LABEL must be within -128 and +127 <br> ;of instruction that follows SJMP |
| :--- | :--- |
| ACALL SORT | ;Call subroutine labelled SORT (SORT must be an address within the <br> ;current 2K page) |
| LJMP EXIT | ;- <br>  <br>  <br> ;the jump; the label or symbol EXIT must be defined somewhere in |

## Generic Jump and Call (JMP and CALL)

The assembler provides two instruction mnemonics that do not represent a specific opcode. They are JMP and CALL. JMP may assemble to ACALL or LCALL. These generic mnemonics will always evaluate to an instruction, not necessarily the shortest, that will reach the specified code address operand.

This is an effective tool to use during program development, since sections of code change drastically in size with each development cycle. (See Chapter 3 for a complete description of both generic jumps.) Note that the assembler decision may not be optimal. For example, if the code address is a forward reference, the assembler will generate a long jump although an in-block or short jump may be possible.

## Assembly-Time Expression Evaluation

An expression is a combination of numbers, character strings, symbols, and operators that evaluate to a single 16 -digit binary number. Except for some directives, all expressions can use forward references (symbols that have not been defined at that point in the program) and any of the assembly-time operators.

## Specifying Numbers

You can specify numbers in hexadecimal (base 16), decimal (base 10), octal (base 8), and binary (base 2). The default representation, used when no base designation is given, is decimal. Table 2-3 below shows the digits of each numbering system and the base designation character for each system (upper- and lowercase characters are permitted).

The only limitation to the range of numbers is that they must be representable within 16 binary digits.

Table 2-4 gives several examples of number representation in each of the number systems.

Table 2-3. Assembly Language Number Representation

| Number System | Base Designator | Digits in Order of Value |
| :--- | :--- | :--- |
| Binary | B | 0,1 |
| Octal | O or Q | $0,1,2,3,4,5,6,7$ |
| Decimal | D or (nothing) | $0,1,2,3,4,5,6,7,8,9$ |
| Hexadecimal | H | $0,1,2,3,4,5,6,7$, |
|  |  | $8,9, A, B, C, D, E, F$ |

Table 2-4. Examples of Number Representation

| base 16 | base 10 | base 8 | base 2 |
| :--- | :--- | :--- | :--- |
| 50 H | 80 | 120 Q | 01010000 B |
| 0 ACH | 172 D | 254 Q | 10101100 B |
| 01 h | 1 | 1 Q | 1 B |
| 10 H | 16 d | 20 Q | 10000 B |

*A hexadecimal number must start with a decimal digit; 0 is used here.

## ASM51 Number Representation

Internally, ASM51 represents all numeric values with 16 bits. When ASM51 encounters a number in an expression, it immediately converts it to 16-bit binary representation. Numbers cannot be greater than 65,535 . Appendix $H$ describes conversion of positive numbers to binary representation.

Negative numbers (specified by the unary operator "-"') are represented in 2's complement notation. There are two steps to converting a positive binary number to a negative ( 2 's complement) number.

| 0000000000100000 B | $=20 \mathrm{H}$ |  |
| :--- | :--- | :--- |
| 1111111111011111 | $=\mathrm{Not} 20 \mathrm{H}$ | 1. Complement each bit in the number. |
| 1111111111100000 | $=(\mathrm{Not} 20 \mathrm{H})+1$ | 2. Add 1 to the complement. |
| 1111111111100000 B | $=-20 \mathrm{H}$ |  |

To convert back simply perform the same two steps again.
Although 2's complement notation is used, ASM51 does not convert these numbers for comparisons. Therefore, large positive numbers have the same representation as small negative numbers (e.g., $-1=65,535$ ). Table $2-5$ shows number interpretation at assembly-time and at program execution-time.

Table 2-5. Interpretations of Number Representation

| Number Characteristic | Assembly-Time <br> Expression Evaluation | Program Execution <br> Arithmetic |
| :--- | :--- | :--- |
| Base Representation | Binary, Octal, Decimal, <br> or Hexadecimal | Binary, Octal, Decimal, <br> or Hexadecimal |
| Range | $0-65,535$ | User Controlled |
| Evaluates To: | 16 Bits | User Interpretation |
| Internal Notation | Two's Complement | Two's Complement |
| Signed/Unsigned <br> Arithmetic | Unsigned | User Interpretation |

## Character Strings in Expressions

The MCS-51 assembler allows you to use ASCII characters in expressions. Each character stands for a byte containing that character's ASCII code. (Appendix H contains a table of the ASCII character codes.) That byte can then be treated as a numeric value in an expression. In general, two characters or less are permitted in a string (only the DB directive accepts character strings longer than two characters). In a one character string the high byte is filled with 0's. With a two character string, the first character's ASCII value is placed in the high order byte, and the second character's value is placed in the low order byte.

All character strings must be surrounded by the single quote character ('). To incorporate the single quote character into the string, place two single quote characters side-by-side in a string. For example, ' $z$ '"' is a string of two characters: a lower case ' $Z$ '' and the single quote character.

The ability to use character strings in an expression offers many possibilities to enhance the readability of your code. Below, there are two examples of how character strings can be used in expressions.
\(\left.\begin{array}{ll}TEST: CJNE A,\#'X',SKIP \& ; If A contains 'X' then fall through <br>
JMP FOUND \& ; Otherwise, jump to skip and <br>
SKIP: MOV A,@R1 \& ; Move next character into accumulator <br>
INC R1 \& ; Change R1 to point to next character <br>
DJNZ R2,TEST \& ; JUMP to TEST if there are still more <br>

; characters to test\end{array}\right\}\)| MOV A,SBUF | ; Move character in serial port buffer |
| :--- | :--- |
| SUBB A,\#'0' | ; accumulator |
|  | ; Subtract ' 0 ' from character just read |
| ; this returns binary value of the digit |  |

NOTE
A corollary of this notation for character strings is the null string-two single quotes surrounding no characters (side-by-side). When the null character string is used in an expression it evaluates to 0 , but when used as an item in the expression list of a DB directive it will evaluate to nothing and will not initiate memory. (See Chapter 4 for an example.)

## Use of Symbols

The assembler has several kinds of symbols available to the programmer. They may stand for registers, segments, numbers, and memory addresses. They allow a programmer to enhance the readability of his code.

Symbols are defined by four attributes:

- Type-register, segment, number, address
- Segment Type-DATA, BIT, XDATA, CODE, IDATA
- Scope-local, public, external
- Value-register name, segment base address, constant value, symbol address (depending on type)

Not all of these four attributes are valid combinations.
The type attribute provides a common classification to the symbols:

- Register-indicates symbols which were defined as such by EQU or SET directives
- Segment-indicates symbols which were designated as relocatable segments
- Number-indicates that the symbol represents a pure number and can be used in any expression. (It has no segment type.)
- Address-indicates that the symbol represents a memory address.

The segment type specifies, for segment symbols, the address space where the segment resides. For address type symbols, it specifies the way the symbol may be used (as a DATA address, BIT address, etc.). Usually it is identical to the address space in which the owning segment was defined. The only exception is for symbols defined as bits within a BITADDRESSABLE DATA type segment (see the Bit directive in Chapter 4). Such symbols have a BIT type.

The scope attribute is valid for number and address type symbols. It specifies whether the symbol is local, public, or external.

The value attribute is defined with respect to the type of the symbol:

- Register-the value is the name (in ASCII) of the register
- Segment - the value is the base address (computed at RL-time)
- Number-the value of the constant
- Address-for an absolute symbol, the value is the absolute address within the containing address space. For a relocatable address symbol, the value is the offset (in bits or bytes depending on the segment type) from the base of its owning segment.

Once you have defined a symbol anywhere in your program (some expressions require that no forward references be used), you can use it in any numeric operand in the same way that you would use a constant, providing you respect segment type conventions. The segment type required for each numeric operand is described above. The creation of user-defined symbols is completely described in Chapter 4.

Besides the user-defined symbols, there are several predefined addresses available for the hardware registers and flags. Table 2-6 shows all of the predefined data address symbols and the values they represent. The bit address symbols have been listed earlier in this chapter. (See Table 2-2.)

Remember that these symbols evaluate to a data address and cannot be used in instructions that call for a special assembler symbol.

| ADD A,\#5 | ; This is a valid instruction. $A$ is the special |
| :--- | :--- |
| ; assembler symbol required for this operand |  |
| ADD ACC,\#5 | This is an invalid instruction and will generate |
|  | ; an error message. ACC is an address and not |
| ; the special symbol required for the instruction |  |

There is an additional symbol that may be used in any numeric operand, the location counter (\$). When you are using the location counter in an instruction's operand, it

Table 2-6. Predefined Data Addresses for 8051

| Symbol | Hexadecimal <br> Address | Meaning |
| :--- | :---: | :--- |
| ACC | E0 | Accumulator |
| B | F0 | Multiplication Register |
| DPH | 83 | Data Pointer (high byte) |
| DPL | 82 | Data Pointer (low byte) |
| IE | A8 | Interrupt Enable |
| IP | B8 | Interrupt Priority |
| P0 | 80 | Port 0 |
| P1 | 90 | Port 1 |
| P2 | A0 | Port 2 |
| P3 | B0 | Port 3 |
| PSW | D0 | Program Status Word |
| SBUF | 99 | Serial Port Buffer |
| SCON | 98 | Serial Port Controller |
| SP | 81 | Stack Pointer |
| TCON | 88 | Timer Control |
| TH0 | $8 C$ | Timer 0 (high byte) |
| TH1 | $8 D$ | Timer 1 (high byte) |
| TLO | 8 A | Timer 0 (low byte) |
| TL1 | $8 B$ | Timer 1 (low byte) |
| TMOD | 89 | Timer Mode |

will stand for the address of the first byte of the instruction currently being encoded. You can find a complete description of how to use and manipulate the location counter in Chapter 4, Assembler Directives.

## Using Operators in Expressions

There are four classes of assembly-time operators: arithmetic, logical, special, and relational. All of them return a 16 -bit value. Instruction operands that require only 8 bits will receive the low order byte of the expression. The distinction between each class of operators is loosely defined. Since they may be used in the same expression, they work on the same type of data, and they return the same type of data.

## Arithmetic Operators

Table 2-7 contains a list of all the arithmetic operators.
Table 2-7. Arithmetic Assembly-Time Operators

| Operator | Meaning |
| :---: | :--- |
| + | Unary plus or add |
| - | Unary minus or subtract |
| $*$ | Multiplication |
| 1 | Integer division (discard remainder) |
| MOD | Modular division (discard quotient) |

The following examples all produce the same bit pattern in the low order byte (0011 0101B):
$+53$
$27+26$
-203
65-12
2*25+3 multiplication is always executed before the addition
160/3
153 MOD 100
Note that the MOD operator must be separated from its operands by at least one space or tab, or have the operands enclosed in parentheses.

## Logical Operators

Table 2-8 contains a list of all logical operators. The logical operators perform their operation on each bit of their operands.

Table 2-8. Logical Assembly-Time Operators

| Operator | Meaning |
| :--- | :--- |
| OR | Full 16-bit OR |
| AND | Full 16-bit AND |
| XOR | Full 16-bit exclusive OR |
| NOT | Full 16-bit complement |

The following examples all produce the same 8 -bit pattern in the low order byte (0011 0101B):

```
00010001B OR 00110100B
01110101B AND 10110111B
11000011B XOR 11110110B
    NOT 11001010B
```

Note that all logical operators must be separated from their operand by at least one space or tab, or have the operands enclosed in parentheses.

## Special Assembler Operators

Table 2-9 contains a list of all special operators:

Table 2-9. Special Assembly-Time Operators

| Operator | Meaning |
| :--- | :--- |
| SHR | 16-bit shift right |
| SHL | 16-bit shift left |
| HIGH | Select the high order byte of operand |
| LOW | Select the low order byte of operand |
| () | Evaluate the contents of the parenthesis first |

The following examples all produce the same 8 -bit pattern in the low order byte (0011 0101B):

| 01AFH SHR 3 | Bits are shifted out the right end <br> and 0 is shifted into the left. |
| :--- | :--- |
| HIGH $(1135 \mathrm{H}$ SHL 8) | Parenthesis is required since HIGH <br> has a greater precedence than SHL. <br> Lits are shifted out the left and |
| 0 is shifted in the right. |  |

Note SHR, SHL, HIGH and LOW must be separated from their operands by at least one space or tab, or have the operands enclosed in parentheses.

## Relational Operators

The relational operators differ from all of the other operators in that the result of a relational operation will always be either 0 (False) or 0FFFFH(True). Table 2-10 contains a list of all the relational operators:

Table 2-10. Relational Assembly-Time Operators

| Operator | Meaning |
| :--- | :--- |
| $\mathrm{EQ}=$ | Equal |
| $\mathrm{NE}<>$ | Not equal |
| $\mathrm{LT}<$ | Less than |
| $\mathrm{LE}<=$ | Less than or equal to |
| $\mathrm{GT}>$ | Greater than |
| GE $>=$ | Greater than or equal to |

The following examples all will return TRUE (0FFFFH):
27H EQ 39́D
27H <> 27D
33 LT 34
$7>5$
16 GE 10H

Note that the two-letter (mnemonic) form of the relational operator must be separated from their operands by at least one space or tab; the symbolic form does not. If the space or tab is not used, the operand must be enclosed in parentheses.

## Operator Precedence

Every operator is given a precedence in order to define which operator is evaluated first in an expression. For example, the expression $3 * 5+1$ could be interpreted as 16 or 18 depending on whether the + or the $*$ is evaluated first. The following list shows the precedence of the operators in descending order.

- Parenthesized expression ( )
- HIGH, LOW
- *, /, MOD, SHL, SHR
- $\quad$, - unary and binary forms
- EQ, NE, LT, LE, GT, GE, $=,\langle \rangle,<,<=,>,>=$
- NOT
- AND
- OR, XOR

All operators on the same precedence level are evaluated from left to right in the expression.

## Segment Typing in Expressions

Most expressions formed with assembly-time operators do not have a segment type, but some operations allow the expression to assume the segment type of a symbol used in the expression. The rules for expressions having a segment type are listed below.

1. The result of a unary operation (,+- , NOT, LOW, HIGH) will have the same segment type as that of its operand.
2. The result of all binary operations except plus ( + ) and minus (-) will have no segment type (i.e., NUMBER).
3. For a binary plus or minus operation, if only one of the operands has a segment type, then the result will have that segment type. If not, the result will have no segment type.

This means that only memory address plus or minus a number (or a number plus or minus a number) gives a memory address. All other combinations produce a typeless value. For example, code-address + (data__address__1 - data__address__2) produces a value which is a CODE address; (data__address_1-data__address_2) has no segment type.

## Relocatable Expression Evaluation

A relocatable expression is an expression that contains a relocatable or external reference, called the "relocatable symbol." Such an expression cannot be completely evaluated at assembly time. The Relocator and Linker program (RL51) finalizes such expressions using its additional knowledge; i.e., where the relocatable segments and the public symbols are located.

A relocatable expression may usually contain only one relocatable symbol. However, when subtracting ("-'") or comparing (">"', EQ, etc.) relocatable symbols which refer to the same relocatable segment, the result is absolute quantity, and these symbols are not counted as relocatable.

The relocatable symbol may be modified by adding or subtracting an absolute quantity (called offset). Thus the following forms result in valid relocatable expressions:

```
relocatable__symbol + absolute__expression
relocatable__symbol - absolute__expression
absolute__expression + relocatable__symbol
```

There are two types of relocatable expressions: simple relocatable expressions which can be used for symbol definition and code generation; and general relocatable expressions which can be used only in code generation.

## Simple Relocatable Expressions

In simple relocatable expressions the relocatable symbol can only represent an address in a relocatable segment. External and segment symbols are not allowed.

Simple relocatable expressions can be used in three contexts:

1. As an operand to the ORG statement.
2. As an operand to the following symbol definition directives: EQU, SET, CODE, XDATA, IDATA, BIT or the DATA directives.
3. As an operand to a machine instruction or a data initialization directive (DB or DW).

Examples:

## VALID

REL1 + ABS1*10
REL2-ABS1
REL1 + (REL2 - REL3) ... assuming REL2 and REL3 refer to the same segment
INVALID
(REL1 + ABS1)*10 ...relocatable quantity may not be multiplied
EXT1-ABS1 ...this is a general relocatable expression REL1 + REL2 - REL3 ...you cannot add relocatable symbols (REL1, REL2)

## General Relocatable Expressions

General relocatable expressions can be used only in statements which generate code; i.e., as operands to machine instructions, or as items in a DB or DW directive.

In this case the relocatable symbol may be a simple relocatable symbol (representing an address in a relocatable segment), a segment symbol (representing the base address of a relocatable segment), or an external symbol.
In addition, the relocatable expression may be prefixed by the LOW or the HIGH operator.

## Examples

VALID
REL1 + ABS1* 10
EXT1-ABS1
LOW (SEG1 + ABS1)
INVALID
(REL1 + ABS1)* 10 :..relocatable quantity may not be multiplied
EXT1-REL1 ...you can add/subtract only absolute quantities
LOW SEG1 + ABS1 ...LOW/HIGH may be applied only to the final relocatable expression (or to an absolute expression); the expression here is equivalent to (LOW SEG1) + ABS1

This chapter contains complete documentation for all of the 8051 instructions. The instructions are listed in alphabetical order by mnemonic and operands.

## Introduction

This chapter is designed to be used as a reference. Each instruction is documented using the same basic format. The action performed by an instruction is defined in three ways. First, the operation is given in a short notation; the symbols used and their meanings are listed in the table below. The operation is then defined in a few sentences in the description section. Finally, an example is given showing all of the registers affected and their contents before and after the instruction.

## NOTE

The only exception is that the program counter (PC) is not always shown. All instructions increment the PC by the number of bytes in the instruction. The "Example:" entry for most instructions do not show this increment by the PC. Only those instructions that directly affect the PC (e.g., JMP, ACALL, or RET) show the contents of the PC before and after execution.

The list of notes that appears at the bottom of some instructions refer to side-effects (flags set and cleared and limitations of operands). The numbers refer to the notes tabulated on page 3-143/3-144. You can unfold that page for easier reference while you are studying the instruction set.

The "Operands:" entry for each instruction briefly indicates the range of values and segment type permitted in each operand. For a complete description of the limits of any operand see Chapter 2. In general, the operand's name will identify what section to consult.

With one exception, the operands to 3 byte instructions are encoded in the same order as they appear in the source. Only the "Move Memory to Memory" instruction is encoded with the second operand preceding the first.

The illustration below (figure 3-1) describes the meaning of each section of the instruction documentation.
ADD
Add Immediate Data

Description: This instruction adds the 8 -bit immediate data value to the contents
of the accumulator. It places the result in the accumulator.
Example: ADD A, 332 H ; Add 32 H to accumulator
Encoded Instruction:

| 00100100 | 00110010 |  |
| :---: | :---: | :---: |
| 70 | 70 |  |
| Before |  | After |
| Accumulator |  | Accumulator |
| 00100110 |  | 01011000 |
| 70 |  | 70 |

Notes: 4, 5, 6,7

Figure 3-1. Format For Instruction Definitions

Mnemonic: shows opcode mnemonic. It is shown in upper case, but upper or lower case characters are permitted.

Operands: indicates range and type of operands permitted.
Format: shows the format of the instruction, including the order of operands on the source line.

Bit Pattern: indicates bit pattern in opcode and position of operands when encoded. Letters in the opcode's bit pattern vary with operand specified.
Operation: symbolically defines the operation performed by the instruction. The symbols used in this entry are defined in table 3-1.

Bytes and Cycles: shows the number of bytes of code and the number of machine cycles used by the instruction.
Flags: indicates any status flag that may be changed during the execution of the instruction.

Description: is a brief prose description of the operation performed by the instruction.

Example: shows an example instruction as it would appear in the source. It also shows the bit pattern of the encoded instruction, and the contents of all registers affected by the instruction, immediately before and after the instruction is executed.

The PC is incremented by all instructions, but only instructions that affect the PC as part of their operation show its contents in the example.

Notes: indicates the notes on page 3-142 that pertain to the instruction.

Table 3-1. Abbreviations and Notations Used

| A | Accumulator |
| :---: | :---: |
| AB | Register Pair |
| B | Multiplication Register |
| bit address | 8051 bit address |
| page address | 11-bit code address within 2 K page |
| relative offset | 8-bit 2's complement offset |
| C | Carry Flag |
| code address | Absolute code address |
| data | Immediate data |
| data address | On-chip 8-bit RAM address |
| DPTR | Data pointer |
| PC | Program Counter |
| Rr | Register(r=0-7) |
| SP | Stack pointer |
| high | High order byte |
| low | Low order byte |
| $i-j$ | Bits i through j |
| . $n$ | Bit n |
| AND | Logical AND |
| NOT | Logical complement |
| OR | Logical OR |
| XOR | Logical exclusive OR |
| + | Plus |
| - | Minus |
| 1 | Divide |
| * | Multiply |
| (X) | The contents of X |
| ( $(\mathrm{X})$ ) | The memory location addressed by (X) (The contents of X ) |
| $=$ | Is equal to |
| <> | Is not equal to |
| $<$ | Is less than |
| > | Is greater than |
| $\leftarrow$ | Is replaced by |

## Absolute Call Within 2K Byte Page

## Mnemonic: ACALL

Operands: code address

## Format: ACALL code address

Bit Pattern:

| a a a 10001 | a a a a a a a a |
| :--- | ---: |
| 7 | 0 |
| 7 | 0 |

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(S P) \leftarrow(S P)+1$
$((\mathrm{SP})) \leftarrow(\mathrm{PC}$ low $)$
$(S P) \leftarrow(S P)+1$
$((\mathrm{SP})) \leftarrow(\mathrm{PC}$ high $)$
(PC) 0-10 $\leftarrow$ page address
Bytes: 2
Cycles: 2
Flags:


Description: This instruction stores the incremented contents of the program counter (the return address) on the stack. The low-order byte of the program counter (PC) is always placed on the stack first. It replaces the low-order 11 bits of the PC with the encoded 11-bit page address. The destination address specified in the source must be within the 2 K byte page of the instruction following the ACALL.

The 3 high-order bits of the 11 -bit page address form the 3 highorder bits of the opcode. The remaining 8 bits of the address form the second byte of the instruction.
Example:

ORG 35H
ACALL SORT ; Call SORT (evaluates to page ; address 233H)

ORG 233H SORT: PUSH ACC ; Store Accumulator
-
RET ; Return from call
Encoded Instruction:

| 01010001 | 00110011 |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |



Notes: 2,3

## Add Immediate Data

## Mnemonic: ADD

Operands: A Accumulator data $\quad-256<=$ data $<=+255$

Format: ADD A,\#data
Bit Pattern:

| 00100100 | Immediate Data |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(A) \leftarrow(A)+$ data
Bytes: 2
Cycles: 1
Flags:


PSW
Description: This instruction adds the 8 -bit immediate data value to the contents of the accumulator. It places the result in the accumulator.

Example: ADD A,\#32H ; Add 32 H to accumulator
Encoded Instruction:

| 00100100 | 00110010 |  |
| :---: | :---: | :---: |
| 7 | 0 | 7 |


| Before <br> Accumulator | After |
| :--- | :--- |
| 00100110 Accumulator  <br> 7 0 01011000 | 00 0 |

Notes: 4, 5, 6, 7

## Add Indirect Address

## Mnemonic: ADD

## Operands: <br> A

Rr
Accumulator
Register $0<=r<=1$
Format: ADD A,@Rr
Bit Pattern:
$0010011 r$
$7 \quad 0$
Operation: $\quad(A) \leftarrow(A)+((R r))$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction adds the contents of the data memory location addressed by register $r$ to the contents of the accumulator. It places the result in the accumulator.

Example: ADD A,@R1 ; Add indirect address to accumulator
Encoded Instruction:

| 00100111 |
| :--- |
| 7 |


| Before <br> Accumulator | After |
| :--- | :--- |
| 10000110 Accumulator |  |
| 7 | 0 | | 11101000 |
| :---: | :---: |

Register 1

| 00011100 |  |
| :--- | :--- |
| 7 | 0 |

Register 1

| $(1 \mathrm{CH})$ |
| :--- |
| 01100010 |
| 7 |

(1CH)

| 01100010 |
| :--- |
| 7 |

Notes: 5, 6, 7, 15

## Add Register

## Mnemonic: ADD

Operands: A

## Rr

Accumulator
Register $0<=r<=7$

Format: ADD A,Rr
Bit Pattern:


Operation: $\quad(A) \leftarrow(A)+(R r)$
Bytes: 1
Cycles: 1
Flags:


PSW
Description: This instruction adds the contents of register $r$ to the contents of the accumulator. It places the result in the accumulator.

Example: ADD A,R6 ; Add R6 to accumulator
Encoded Instruction:

| 00101110 |
| :--- |
| $7 \quad 0$ |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 01110110 | 11111011 |
| 70 | 0 |
| Register 6 | Register 6 |
| 10000101 | 10000101 |
| 70 | 7 |

Notes: 5,6,7

## Add Memory

## Mnemonic: <br> ADD

Operands: A Accumulator
data address $\quad 0<=$ data address $<=255$
Format: ADD A,data address
Bit Pattern:

| 00100101 | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{A})+$ (data address)
Bytes: 2
Cycles: 1
Flags:


Description: This instruction adds the contents of the specified data address to the contents of the accumulator. It places the result in the accumulator.

Example: $\quad$ ADD $A, 32 H \quad$; Add the contents of ; 32 H to accumulator

Encoded Instruction:

| 00100101 | 00110010 |  |
| :---: | ---: | ---: |
| 7 | 0 | 7 |

Before After

| Accumulator | Accumulator |
| :---: | :---: |
| 00100110 | 01111001 |
| 70 | 0 |
| (32H) | (32H) |
| 01010011 | 01010011 |
| 7 | 7 |

Notes: 5,6,7,8

## Add Carry Plus Immediate Data to Accumulator

## Mnemonic: ADDC

## Operands: A

Accumulator
data
$-256<=$ data $<=+255$
Format: ADDC A,\#data
Bit Pattern:

| 00110100 | Immediate Data |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+$ data
Bytes: 2
Cycles: 1
Flags:


Description: This instruction adds the contents of the carry flag (0 or 1) to the contents of the accumulator. The 8 -bit immediate data value is added to that intermediate result, and the carry flag is updated. The accumulator and carry flag reflect the sum of all three values.

Example: ADDC A,\#OAFH ; Add Carry and OAFH to accumulator
Encoded Instruction:

| 00110100 | 10101111 |
| :---: | :---: |
| 7 | 0 |


| Before | After |
| :--- | :---: |
| Accumulator | Accum |
| 01110001 | 001 <br> 7 <br> Carry |
| 1 | 7 |

Notes: 4, 5, 6, 7

## Add Carry Plus Indirect Address to Accumulator

## Mnemonic: ADDC

## Operands: A Accumulator

Register $\quad 0<=r<=1$
Format: ADDC A,@Rr
Bit Pattern:

$$
0011011 \mathrm{r}
$$

70
Operation: $\quad(A) \leftarrow(A)+(C)+((R r))$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction adds the contents of the carry flag (0 or 1) to the contents of the accumulator. The contents of data memory at the location addressed by register $r$ is added to that intermediate result, and the carry flag is updated. The accumulator and carry flag reflect the sum of all three values.

Example: $\quad$ ADDC $\quad$ A,@R1 ; Add carry and indirect address to ; accumulator

Encoded Instruction:

| 00110111 |
| :--- |
| $7 \quad 0$ |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 11101000 | 00000000 |
| 70 | 70 |
| Register 1 | Register 1 |
| 01101001 | 01101001 |
| 70 | 70 |
| (69H) | (69H) |
| 00011000 | 00011000 |
| 70 | 70 |
| Carry | Carry |
| 0 | 1 |

Notes: 5, 6, 7, 15

## Add Carry Plus Register to Accumulator

Mnemonic: ADDC

| Operands: | A | Accumulator <br> $0<=r<=7$ |
| :--- | :--- | :--- |
|  | Register | 0 |

Format: ADDC A,Rr
Bit Pattern:

$$
\begin{aligned}
& \hline 00111 r r r \\
& \hline 7 \quad 0
\end{aligned}
$$

Operation: $\quad(A) \leftarrow(A)+(C)+(R r)$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction adds the contents of the carry flag (0 or 1) to the contents of the accumulator at bit 0 . The contents of register $r$ is added to that intermediate result, and the carry flag is updated. The accumulator and carry flag reflect the sum of all three values.

Example: ADDC A,R7 ; Add carry and register 7 ; to accumulator

Encoded Instruction:
00111111
70

| Before | After <br> Accumulator |  |
| :---: | :---: | :---: |
| Accumulator |  |  |
| 00110000 | 00111011 |  |
| 70 | 7 | 0 |
| Register 7 | Register 7 |  |
| 00001010 | 00001010 |  |
| 70 | 7 | 0 |
| Carry | Carry |  |
| 1 | 0 |  |

Notes: 5, 6,7

## Add Carry Plus Memory to Accumulator

Mnemonic: ADDC
Operands: A Accumulator
data address $\quad 0<=$ data address $<=255$
Format: ADDC A,data address
Bit Pattern:

| 00110101 | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(A) \leftarrow(A)+(C)+$ (data address)
Bytes: 2
Cycles: 1
Flags:


Description: This instruction adds the contents of the carry flag (0 or 1) to the contents of the accumulator. The contents of the specified data address is added to that intermediate result, and the carry flag is updated. The accumulator and carry flag reflect the sum of all three values.

Example: ADDC A,25H ; Add carry and contents of 25 H to ; accumulator

Encoded Instruction:

| 00110101 | 00100101 |  |
| :---: | :---: | :---: |
| 7 | 0 | 7 |


| Before | After |  |
| :---: | :---: | :---: |
| Accumulator | Accumulator |  |
| 10101110 | 10110101 |  |
| 70 | 7 | 0 |
| (25H) | (25H) |  |
| 00000111 | 00000111 |  |
| 0 | 7 | 0 |
| Carry | Carry |  |
| 0 |  |  |

Notes: 5, 6, 7, 8

## Absolute Jump within 2K Byte Page

| Mnemonic: | AJMP |  |  |
| :---: | :---: | :---: | :---: |
| Operands: | code address |  |  |
| Format: | AJMP code address |  |  |
| Bit Pattern: |  |  |  |
|  | aaa00001 | aaaaaaaa |  |
|  | 70 | 7 | 0 |
| Operation: | $(P C) \leftarrow(P C)+2$ <br> (PC) 0-10 $\leftarrow$ page address |  |  |
| Bytes: 2 <br> Cycles: 2 |  |  |  |
| Flags: | C AC FO RS | RSO OV | P |
|  |    |  |  |

Description: This instruction replaces the low-order 11 bits of the program counter with the encoded 11-bit address. The destination address specified in the source must be within the 2 K byte page of the instruction following the AJMP.

The 3 high-order bits of the 11 -bit page address form the 3 highorder bits of the opcode. The remaining 8 bits of the address form the second byte of the instruction.

## Example: ORG 0E80FH

TOPP: MOV A,R1

ORG OEADCH
AJMP TOPP ; Jump backwards to TOPP ; at location 0E80FH

Encoded Instruction:

| 00000001 | 00001111 |
| :---: | ---: |
| 7 | 0 | $7 \quad 0$



Notes: None

## Logical AND Immediate Data to Accumulator

## Mnemonic: ANL

Operands: A Accumulator
data $\quad-256<=$ data $<=+255$
Format: ANL A,\#data
Bit Pattern:

| 01010100 | Immediate Data |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{A})$ AND data
Bytes: 2
Cycles: 1
Flags:


Description: This instruction ANDs the 8 -bit immediate data value to the contents of the accumulator. Bit $n$ of the result is 1 if bit $n$ of each operand is 1 ; otherwise bit $n$ is 0 . It places the result in the accumulator.

Example: ANL A,\#00001000B ; Mask out all but bit 3
Encoded Instruction:

| 01010100 | 00001000 |
| :---: | :---: |
| 7 | 0 | $7 \quad 0$


| Before <br> Accumulator | After |
| :--- | :--- |
| 01110111 Accumulator  <br> 7 0 00000000 <br> 7 7 0 |  |

Notes: 4, 5

## Logical AND Indirect Address to Accumulator

## Mnemonic: ANL

## Operands:

A
Accumulator
Rr
Register $0<=r<=1$

Format: ANL A,@Rr
Bit Pattern:

$$
\begin{aligned}
& \hline 0101011 r \\
& \hline 7 \quad 0
\end{aligned}
$$

Operation: $\quad(A) \leftarrow(A)$ AND $((\mathrm{Rr}))$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction ANDs the contents of the memory location addressed by the contents of register $r$ to the contents of the accumulator. Bit $n$ of the result is 1 if bit $n$ of each operand is 1 ; otherwise bit $n$ is 0 . It places the result in the accumulator.

Example: ANL A,@R0 ; AND indirect address with ; accumulator

Encoded Instruction:


| Before <br> Accumulator | After |
| :--- | :--- |
| 00111111 Accumulator |  |
| 7 | 0 |


| Register 0 | Register 0 |
| :---: | :---: |
| 01010010 | 01010010 |
| 70 | 70 |
| ( 52 H ) | ( 52 H ) |
| 00001111 | 00001111 |
| $7 \quad 0$ | 70 |

Notes: 5, 15

## Logical AND Register to Accumulator

Mnemonic: ANL

| Operands: | A | Accumulator |
| :--- | :--- | :--- |
|  | Rr | $0<=\operatorname{Rr}<=7$ |

Format: ANL A,Rr
Bit Pattern:

Operation: $\quad(A) \leftarrow(A)$ AND $(R r)$
Bytes: 1
Cycles: 1
Flags:

Description: This instruction AND the contents of register $r$ to the contents of the accumulator. Bit $n$ of the result is 1 if bit $n$ of each operand is 1 ; otherwise bit $n$ is 0 . It places the result in the accumulator.
Example: MOV R4,\#10000000B ; Move mask to R4 ANL A,R4 ; AND register 4 with accumulator
Encoded Instruction:
01011100
Before After

| Accumulator | Accumulator |  |
| :---: | :---: | ---: |
| 10011001 |  | 10000000  <br> 7 0 |


| Register 4 | Register 4 |
| :---: | :---: |
| 10000000 | 10000000  <br> 7 0 |

Note: 5

## Logical AND Memory to Accumulator

## Mnemonic: ANL

Operands: A Accumulator data address $0<=$ data address $<=255$

Format: ANL A,data address
Bit Pattern:

| 01010101 | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{A})$ AND (data address)
Bytes: 2
Cycles: 1
Flags:


Description: This instruction ANDs the contents of the specified data address to the contents of the accumulator. Bit $n$ of the result is 1 if bit $n$ of each operand is also 1 ; otherwise bit $n$ is 0 . It places the result in the accumulator.

Example: ANL A,37H ; AND contents of 37 H with ; accumulator

Encoded Instruction:

| 01010101 | 00110111 |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 01110111 | 01110000 |
| 70 | 7 |
| (37H) | (37H) |
| 11110000 | 11110000 |
| 70 | 7 |

Notes: 5,8

## Logical AND Bit to Carry Flag

## Mnemonic: ANL

Operands: C
bit address
Carry Flag
$0<=$ bit address <= 255

Format: ANL C,bitaddress
Bit Pattern:

| 10000010 | Bit Address |  |
| :---: | ---: | ---: |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{C}) \leftarrow(\mathrm{C})$ AND (bit address)
Bytes: 2
Cycles: 1
Flags:


Description: This instruction ANDs the contents of the specified bit address to the contents of the carry flag. If both bits are 1 , then the result is 1 ; otherwise, the result is 0 . It places the result in the carry flag.

Example: ANL C,37.3 ; AND bit 3 of byte 37 with Carry
Encoded Instruction:

| 10000010 | 00101011 |
| :---: | ---: |
| 7 | 0 | $7 \quad 0$

## Before

Carry Flag
1
(37)

00101110
$7 \quad 3 \quad 0$

Carry Flag
$\square$
After

1
(37)


Notes: None

## Logical AND Complement of Bit to Carry Flag

| Operands: | C | Carry Flag |
| :--- | :--- | :--- |
|  | bit address | $0<=$ bit address $<=255$ |

Format:
ANL C,Ibitaddress
Bit Pattern:

| 10110000 | Bit Address |  |
| :---: | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{C}) \leftarrow(\mathrm{C})$ AND NOT (bit address)
Bytes: 2
Cycles: 2
Flags:


Description: This instruction ANDs the complemented contents of the specified bit address to the contents of the carry flag. The result is 1 when the carry flag is 1 and the contents of the specified bit address is 0 . It places the result in the carry flag. The contents of the specified bit address does not change.

Example: ANL C,/40.5 ; Complement contents of 40.5 ; then AND with Carry

Encoded Instruction:

| 10110000 | 01000101 |
| :---: | ---: |
| 7 | 0 | $7 \quad 0$


| Before | After |
| :---: | :---: |
| Carry Flag | Carry Flag |
| 1 | 1 |
| (40) | (40) |
| 01011000 | 01011000 |
| 750 | 75 |

Notes: None

## Logical AND Immediate Data to Memory

## Mnemonic: ANL

Operands: data address $0<=$ data address $<=255$
data $\quad-256<=$ data $<=+255$
Format: ANL data address,\#data
Bit Pattern:

| 01010011 | Data Address | Immediate Data |  |
| :--- | :--- | :--- | :--- |
| 7 | 0 | 7 | 07 |

Operation: $\quad$ (data address $) \leftarrow($ data address $)$ AND data
Bytes: 3
Cycles: 2
Flags:


Description: This instruction ANDs the 8 -bit immediate data value to the contents of the specified data address. Bit $n$ of the result is 1 if bit $n$ of each operand is also 1 ; otherwise, bit $n$ is 0 . It places the result in data memory at the specified address.

Example: MOV 57H,PSW
; Move PSW to 57H
ANL 57H,\#01H ; Mask out all but parity bit ; to check accumulator parity

Encoded Instruction:

| 01010011 | 01010111 | 00000001 |  |
| :--- | :---: | :---: | :---: |
| 7 | 0 | 7 | 0 |

Notes: 4, 9

## Logical AND Accumulator to Memory

Mnemonic: ANL
Operands: data address $0<=$ data address $<=255$
A Accumulator
Format: ANL data address, A
Bit Pattern:

| 01010010 | Data Address |  |
| :---: | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad$ (data address $) \leftarrow($ data address $)$ AND A
Bytes: 2
Cycles: 1


Description: This instruction ANDs the contents of the accumulator to the contents of the specified data address. Bit $n$ of the result is 1 if bit $n$ of each operand is also 1 ; otherwise, bit $n$ is 0 . It places the result in data memory at the specified address.
$\begin{array}{lll}\text { Example: MOV A,\#10000001B } & \text {; Load mask into accumulator } \\ & \text { ANL 10H,A } & \text {;Mask out all but bits } 0 \text { and } 7\end{array}$
Encoded Instruction:

| 01010010 | 00010000 |
| :---: | :---: |
| 7 | 0 | $7 \quad 0$


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 10000001 | 10000001 |
| 70 | 7 |
| (10H) | (10H) |
| 00110001 | 00000001 |
| 70 | 7 |

Note: 9

## Generic Call



Description: This instruction is translated to ACALL when the specified code address contains no forward references and that address falls within the current 2 K byte page; otherwise; it is translated to LCALL. This will not necessarily be the most efficient representation when a forward reference is used. See the description for ACALL and LCALL for more detail.
Example:
ORG 80DCH
CALL SUB3 ; Call SUB3 (SUB3 is a forward ; reference so LCALL is encoded ; even though ACALL would work in ; this case.)
SUB3: POP 55H ; Address 8233H
Encoded Instruction:

| 00010010 | 10000010 | 00110011 |  |
| :---: | ---: | ---: | ---: |
| 7 | 0 | 7 | 0 | $7 \% 0$

Before After

| Program Counter |  | Program Counter |  |
| :---: | :---: | :---: | :---: |
| 10000000 | 11011100 | 10000010 | 00110011 |
| 70 | 70 | 158 | 70 |


| Stack Pointer | Stack Pointer |  |
| :--- | :--- | :---: |
| 01100100 01100110  <br> 7 0 7 |  |  |


| $(65 \mathrm{H})$ |
| :--- |
| 00000000 |
| 7 |

(65H)

| 11011111 |
| :---: |
| 7 |


| $(66 \mathrm{H})$ |
| :---: |
| 00000000 |
| 7 |

(66H)
$\begin{array}{r}10000000 \\ \hline 70\end{array}$
Notes: 1, 2,3

## Compare Indirect Address to Immediate Data, Jump if Not Equal

## Mnemonic: CJNE

Operands:

| Rr | Register $0<=r<=1$ |
| :--- | :--- |
| data | $-256<=$ data $<=+255$ |
| code address |  |

Format: CJNE @Rr,\#data,code address
Bit Pattern:

| $1011011 r$ | Immediate Data | Rel. Offset |  |
| :--- | :--- | :--- | ---: |
| 7 | 0 | 7 | 0 | $7 \quad 0$

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF ((Rr)) <>data
THEN
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
IF ((Rr)) <data
THEN
(C) $\leftarrow 1$

ELSE
(C) $\leftarrow 0$

Bytes: 3
Cycles: 2
Flags:


Description: This instruction compares the immediate data value with the memory location addressed by register $r$. If they are not equal, control passes to the specified code address. If they are equal, then control passes to the next sequential instruction.

If the immediate data value is greater than the contents of the specified data address, then the carry flag is set to 1 ; otherwise, it is reset to 0 .

The Program Counter is incremented to the next instruction. If the operands are not equal, then the relative offset is added to the incremented program counter, and the instruction at that address is executed. ; not equal 1

SCAB: MOV C,FO ; 5AH bytes from the ;beginning of CJNE

Encoded Instruction:

| 10110111 | 00000001 | 01010111 |  |
| :--- | :--- | :--- | ---: |
| 7 | 0 | 7 | 0 |

Before
Register 1

Notes: 4, 10, 11, 12, 15

## Compare Immediate Data to Accumulator, Jump if Not Equal

Mnemonic: CJNE
Operands: A Accumulator
data $\quad-256<=$ data $<=+255$
code address
Format: CJNE A,\#data,code address
Bit Pattern:

| 10110100 | Immediate Data | Rel. Offset |  |
| :--- | :--- | :--- | :--- |
| 7 | 0 | 7 | 0 | $\mathbf{7} \quad 0$

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF $(\mathrm{A})<>$ data
THEN
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
IF (A) <data
THEN
(C) $\leftarrow 1$

ELSE
(C) $\leftarrow 0$

Bytes: 3
Cycles: 2
Flags:


Description: This instruction compares the immediate data value with the contents of the accumulator. If they are not equal, control passes to the specified code address. If they are equal, then control passes to the next sequential instruction.

If the immediate data value is greater than the contents of the accumulator, then the carry flag is set to 1 ; otherwise, it is reset to 0 .

The Program Counter is incremented to the next instruction. If the operands are not equal, then the relative offset is added to the incremented program counter, and the instruction at that address is executed.

CJNE A,\#10H,NEXT ; Jump if accumulator does not equal ;10H

NEXT: INC A ; Location 1136 H
Encoded Instruction:


Notes: 4, 10, 11, 12

## Compare Memory to Accumulator, Jump if Not Equal

## Mnemonic: CJNE

Operands: A Accumulator data address $0<=$ data address $<=255$ code address

Format: CJNE A,data address,code address
Bit Pattern:
$\left.\begin{array}{|ll|l|l|}\hline 10110101 & \text { Data Address } & \text { Rel. Offset } \\ \hline 7 & 0 & 7 & 0\end{array}\right)$

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF (A) < > (data address)
THEN
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
IF (A) < (data address)
THEN
(C) $\leftarrow 1$

ELSE
(C) $\leftarrow 0$

Bytes: 3
Cycles: 2
Flags:


Description: This instruction compares the contents of the specified memory location to the contents of the accumulator. If they are not equal, control passes to the specified code address. If they are equal, then control passes to the next sequential instruction.

If the contents of the specified memory location is greater than the contents of the accumulator, then the carry flag is set to 1 ; otherwise, it is reset to 0 .

The Program Counter is incremented to the next instruction. If the operands are not equal, then the relative offset is added to the incremented program counter, and the instruction at that address is executed.


## Compare Immediate Data to Register, Jump if Not Equal

## Mnemonic: CJNE

Operands: Rr Register $0<=r<=7$
data $\quad-256<=$ data $<=+255$
code address
Format: CJNE Rr,\#data,code address
Bit Pattern:

| $10111 r r r$ | Immediate Data | Rel. Offset |  |
| :--- | :--- | :--- | ---: |
| 7 | 0 | 7 | 0 | $7 \quad 0$

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF (Rr) < > data
THEN
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
IF (Rr) <data THEN
(C) $\leftarrow 1$

ELSE
(C) $\leftarrow 0$

Bytes: 3
Cycles: 2
Flags:


Description: This instruction compares the immediate data value with the contents of register $r$. If they are not equal, control passes to the specified code address. If they are equal, then control passes to the next sequential instruction.

If the immediate data value is greater than the contents of the specified register, then the carry flag is set to 1 ; otherwise, it is reset to 0.

The Program Counter is incremented to the next instruction. If the operands are not equal, then the relative offset is added to the incremented program counter, and the instruction at that address is executed.

## Example: <br> CJNE R5,\#32H,SKIP10 ; Jump if register 5 does not ; equal 32H

## SKIP10: MOV R5,P0 ;13 bytes from CJNE

Encoded Instruction:

| 10111101 | 10000000 | 00001010 |  |
| :--- | :--- | :--- | :--- |
| 7 | 0 | 7 | 0 |

Program Counter

| 00000000 | 11011100 |
| :--- | :--- | $\begin{array}{lll}15 & 8 & 7\end{array}$

Notes: 4, 10, 11, 12

## Clear Accumulator

## Mnemonic: CLR

Operands: A Accumulator

Format: CLR A
Bit Pattern:

| 11100100 |
| :--- |
| $7 \quad 0$ |

Operation: $\quad(A) \leftarrow 0$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction resets the accumulator to 0 .
Example: CLR A ; Set accumulator to 0
Encoded Instruction:

| 11100100 |
| :--- |
| 7 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 00111111 | 00000000 |
| 0 | 7 |

Note: 5

## Clear Carry Flag

Mnemonic: ..... CLR
Operands: ..... C
Carry Flag
Format: CLR C
Bit Pattern:
11000011 ..... 70
Operation: ..... $(C) \leftarrow 0$
Bytes: 1Cycles: 1
Flags: C $\mathbf{A C}$ F0 RS1 RS0 OV

| $\bullet$ | P |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PSW |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

Description: This instruction resets the carry flag to 0 .
Example: CLR C ..... ; Set carry flag to 0
Encoded Instruction:
11000011
70
Before ..... After
Carry Flag Carry Flag10
Notes: None

## Clear Bit

Mnemonic: CLR
Operands: bit address $0<=$ bit address $<=255$

## Format: CLR bitaddress

Bit Pattern:

| 11000010 | Bit Address |
| :---: | :---: |
| 7 | 0 | $\mathbf{7} \quad 0$

Operation: (bit address) $\leftarrow 0$
Bytes: 2
Cycles: 1


Description: This instruction resets the specified bit address to 0 .
Example: CLR 40.5 ; Set bit 5 of byte 40 to 0
Encoded Instruction:

| 11000010 | 01000101 |
| :---: | ---: |
| 7 | 0 | $7 \quad 0$

Before After


Notes: None

## Complement Accumulator

## Mnemonic: CPL

Operands: A Accumulator

Format: CPL A
Bit Pattern:


Operation: $\quad(A) \leftarrow \operatorname{NOT}(A)$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction resets each 1 in the accumulator to 0 , and sets each 0 in the accumulator to 1 .

Example: CPL A ;Complement accumulator
Encoded Instruction:

| 11110011 |
| :--- |
| $7 \quad 0$ |


| Before <br> Accumulator | After |
| :--- | :--- |
| 00110101 Accumulator  <br> 7 0 11001010 <br> 77 |  |

Notes: None

## Complement Carry Flag

Mnemonic: CPL
Operands: C Carry flag
Format: ..... CPL C
Bit Pattern:
10110011Operation: $\quad(\mathrm{C}) \leftarrow$ NOT $(\mathrm{C})$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction sets the carry flag to 1 if it was 0 , and resets the carry flag to 0 if it was 1 .
Example: $C P L C$ Complement Carry flag
Encoded Instruction:
$\square$BeforeAfter
Carry Flag Carry Flag10
Notes: None

## Complement Bit

Mnemonic: CPL
Operands: bit address 0 <= bit address <= 255
Format: CPL bitaddress
Bit Pattern:

| 10110010 | Bit Address |
| :---: | :---: |
| 7 | 0 | $7 \quad 0$

Operation: (bit address) $\leftarrow$ NOT (bit address)
Bytes: 2
Cycles: 1
Flags:


Description: This instruction sets the contents of the specified bit address to 1 if it was 0 , and resets the contents of the bit address to 0 if it was 1 .

Example: CPL 33.7 ; Set bit 7 of byte 33 to 0
Encoded Instruction:

| 10110010 | 00001111 |
| :---: | ---: |
| 7 | 0 |

Before After

| (33) |
| :--- |
| 10100110 |
| 7 |

(33)

| 00100110 |  |
| :--- | ---: |
| 7 | 0 |

Notes: None

## Decimal Adjust Accumulator

Mnemonic: DA
Operands: A Accumulator
Format: DA A
Bit Pattern:

> | 11010100 |
| :--- |
| 7 |

Operation: (See description below.)
Bytes: 1
Cycles: 1
Flags:


Description: This instruction adjusts the contents of the accumulator to correspond to packed binary coded decimal (BCD) representation, after an add of two BCD numbers. If the auxiliary carry flag is 1 , or the contents of the low order nibble (bits $0-3$ ) of the accumulator is greater than 9 , then 6 is added to the accumulator. If the carry flag is set before or after the add or the contents of the high order nibble (bits 4-7) is greater than 9 , then 60 H is added to the accumulator. The accumulator and the carry flag contain the final adjusted value.

Example: ADD A,R1
DA A ; Adjust the Accumulator after add
Encoded Instruction:

| 11010100 |
| :---: |
| $7 \quad 0$ |


| Before | After |
| :--- | :--- |
| Accumulator | Accumulator |
| 10011011 | 00000001 <br> 7 <br> Carry Flag <br> 0 |
| Auxiliary Carry Flag | Carry Flag |
| 0 | 1 |

Notes: 5, 6

## Decrement Indirect Address

## Mnemonic: DEC

Operands: Rr Register $0<=r<=1$
Format: $\quad \mathrm{DEC} @ \mathrm{Rr}$
Bit Pattern:


Operation: $\quad((\mathrm{Rr})) \leftarrow((\mathrm{Rr}))-1$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction decrements the contents of the memory location addressed by register $r$ by 1. It places the result in the addressed location.

Example: DEC@RO ; Decrement counter
Encoded Instruction:

| 00010110 |
| :---: |
| 7 |


| Before | After |
| :---: | :---: |
| Register 0 | Register 0 |
| 001101.11 | 00110111 |
| 70 | 70 |
| (37H) | (37H) |
| 11011101 | 11011100 |
| 0 | 70 |

Note: 15

## Decrement Accumulator

## Mnemonic: DEC

Operands: A Accumulator

Format: DEC A
Bit Pattern:

```
00010100
    7 0
```

Operation: $\quad(A) \leftarrow(A)-1$
Bytes: 1
Cycles: 1


Description: This instruction decrements the contents of the accumulator by 1 . It places the result in the accumulator.

Example: DEC A ; Decrement accumulator
Encoded Instruction:

| 00010100 |
| :---: |
| 70 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 11010000 | 11001111 |
| 0 | 7 |

Note: 5

## Decrement Register

Mnemonic: DEC
Operands: Rr Register $0<=r<=7$
Format: DEC Rr
Bit Pattern:


Operation: $\quad(\operatorname{Rr}) \leftarrow(\operatorname{Rr})-1$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction decrements the contents of register $r$ by 1. It places the result in the specified register.

Example: DEC R7 ; Decrement register 7
Encoded Instruction:

| 00011111 |
| :--- |
| $7 \quad 0$ |

Before
After


Register 7
10101010
70

Notes: None

## Decrement Memory

```
Mnemonic: DEC
Operands: data address 0<= data address <= 255
Format: DEC data address
Bit Pattern:
\begin{tabular}{|c|l|l|}
\hline 00010101 & Data Address \\
\hline 7 & 0 & 7
\end{tabular}
Operation: (data address)}\leftarrow(\mathrm{ data address) -1
Bytes: 2
Cycles: 1
Flags:
```



```
Description: This instruction decrements the contents of the specified data address by 1 . It places the result in the addressed location.
Example: DEC 37H ; Decrement counter
Encoded Instruction:
\begin{tabular}{|r|r|}
\hline 00010101 & 00110111 \\
\hline 7 & 0
\end{tabular} \(7 \quad 0\)
\begin{tabular}{|c|c|}
\hline Before & After \\
\hline (37H) & (37H) \\
\hline 11011110 & 11011101 \\
\hline 70 & 70 \\
\hline
\end{tabular}
```

Note: 9

## Divide Accumulator by B

Mnemonic: ..... DIV
Operands: ..... AB
Register Pair
Format: ..... DIV AB
Bit Pattern
10000100Operation: $\quad(A B) \leftarrow(A) /(B)$
Bytes: 1 Cycles: 4

Description: This instruction divides the contents of the accumulator by the contents of the multiplication register (B). Both operands are treated as unsigned integers. The accumulator contains the quotient; the multiplication register contains the remainder.
The carry flag is always cleared. Division by 0 sets the overflow flag; otherwise, it is cleared.
Example: MOV B,\#5
$D I V A B$
; Divide accumulator by 5
Encoded Instruction:

| 10000100 |
| ---: |
| 7 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 01110110 | 00010111 |
| $7 \quad 0$ | 70 |
| Multiplication Register (B) | Multiplication Register (B) |
| 00000101 | 00000011 |
| $7 \quad 0$ | 70 |

Note: 5

## Decrement Register and Jump if Not Zero



## Decrement Memory and Jump if Not Zero

```
Mnemonic: DJNZ
Operands: data address 0 <= data address <=255
    code address
Format: DJNZ data address,code address
Bit Pattern:
\begin{tabular}{|l|l|l|r|}
\hline 11010101 & Data Address & Rel. Offset \\
\hline 7 & 0 & 7 & 0
\end{tabular} \(\mathbf{7} \quad 0\)
Operation: \(\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3\)
            (data address) < (data address) -1
            IF (data address) <>0
THEN
            (PC)}\leftarrow(PC)+ relative offse
```

Bytes: 3
Cycles: 2
Flags:


Description: This instruction decrements the contents of the specified data address by 1 , and places the result in the addressed location. If the result of the decrement is 0 , then control passes to the next sequential instruction; otherwise, control passes to the specified code address.

The Program Counter is incremented to the next instruction. If the decrement does not result in 0 , then the relative offset is added to the incremented program counter, and the instruction at that address is executed.

# DJNZ 57H, LOOP3 ; Decrement 57H and jump <br> INC A ; backward to LOOP3 ( 51 bytes ; backwards from the INC A ; instruction) 

Encoded Instruction:

| 11010101 | 01010111 | 11001010 |
| :---: | ---: | ---: |
| 7 | 0 | 7 | 0


| Before | After |
| :---: | :---: |
| (57H) | (57H) |
| 01110111 | 01110110 |
| 0 | 7 |

Program Counter

| 00000000 | 11011100 |  |
| :---: | :---: | :---: |
| 15 | 8 | 7 |

Notes: 9, 10, 11, 12

## Increment Indirect Address

Mnemonic: INC
Operands: $\quad \mathrm{Rr}$
Register $0<=r<=1$
Format: $\quad$ INC @Rr
Bit Pattern:


Operation: $\quad((\mathrm{Rr})) \leftarrow((\mathrm{Rr}))+1$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction increments the contents of the memory location addressed by register $r$ by 1. It places the result in the addressed location.

Example: INC @RO ; Increment counter
Encoded Instruction:

| 00000110 |
| :--- |
| 7 |

Before After
Register 0

| 00110010 |  |
| :--- | ---: |
| 7 | 0 |

Register 0
00110010
70
(32H)
(32H)
11011101
11011110
70
70
Note: 15

## Increment Accumulator

## Mnemonic: INC

Operands: A Accumulator
Format: INC A
Bit Pattern:

$$
00000100
$$

70
Operation: $\quad(A) \leftarrow(A)+1$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction increments the contents of the accumulator by 1. It places the result in the accumulator.

Example: INC A Increment accumulator
Encoded Instruction:

| 00000100 |
| :--- |
| 70 |

Before After

| Accumulator | Accumulator |  |
| :--- | :--- | :---: |
| 11010000 |  |  |
| 7 | 0 |  | | 11010001 |
| :--- | ---: |

Note: 5

## Increment Data Pointer

## Mnemonic: <br> INC

Operands: DPTR Data Pointer
Format: INC DPTR
Bit Pattern:

$$
\begin{array}{r}
10100011 \\
\hline 7
\end{array}
$$

Operation: $\quad($ DPTR $) \leftarrow($ DPTR $)+1$
Bytes: 1
Cycles: 2
Flags:


Description: This instruction increments the 16-bit contents of the data pointer by 1 . It places the result in the data pointer.

Example: INC DPTR ; Increment data pointer
Encoded Instruction:

| 10100011 |
| ---: | :--- |
| $7 \quad 0$ |


| Before |  | After |  |
| :---: | :---: | :---: | :---: |
| Data Pointer |  | Data Pointer |  |
| 00001001 | 11111111 | 00001010 | 0000000 |
| 158 | 70 | 15 | 7 |

Notes: None

## Increment Register

Mnemonic: INC
Operands: $\operatorname{Rr} \quad$ Register $0<=r<=7$
Format: INC Rr
Bit Pattern:

$$
\begin{array}{|l|}
\hline 00001 r r r \\
\hline 7
\end{array}
$$

Operation: $\quad(\operatorname{Rr}) \leftarrow(\operatorname{Rr})+1$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction increments the contents of register $r$ by 1. It places the result in the specified register.

Example: INC R7 ; Increment register 7
Encoded Instruction:

| 00001111 |
| :--- |
| $7 \quad 0$ |

Before
Register 7
10101011
70

After
Register 7
10101100
70

Notes: None

## Increment Memory

```
Mnemonic: INC
Operands: data address 0<= data address <=255
Format: INC data address
Bit Pattern:
\begin{tabular}{|c|l|l|}
\hline 00000101 & Data Address \\
\hline 7 & 0 & 7
\end{tabular}
Operation: \(\quad(\) data address \() \leftarrow(\) data address \()+1\)
Bytes: 2
Cycles: 1
Flags:
```



Description: This instruction increments the contents of the specified data address by 1 . It places the result in the addressed location.

Example: INC 37H ; Increment 37H
Encoded Instruction:

| 00000101 | 00110111 |
| :---: | ---: |
| 7 | 0 | $7 \quad 0$


| Before |  |
| :--- | :--- |
| (37H) | After |
| 11011110 | $(37 \mathrm{H})$ |
| 7 | 0 |
| 7 | 71011111 |

Note: 9

## Jump if Bit Is Set

## Mnemonic: JB

Operands: bit address $0<=$ bit address $<=255$ code address

Format: JB bit address,code address
Bit Pattern:

| 00100000 | Bit Address | Rel. Offset |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 7 | 0 | 7 | 0 | 7 |

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF (bit address) $=1$
THEN
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
Bytes: 3
Cycles: 2
Flags:


Description: This instruction tests the specified bit address. If it is 1 , control passes to the specified code address. Otherwise, control passes to the next sequential instruction.

The Program Counter is incremented to the next instruction. If the test was successful, then the relative offset is added to the incremented program counter, and the instruction at that address is executed.
Example: JB 39.6,EXIT ; Jump if bit 6 of byte 39 is 1

SJMP TOP
EXIT: MOV A,39 ; Move 39 to accumulator (EXIT label ; is 5 bytes from jump statement)

Encoded Instruction:

| 00100000 | 00111110 | 00000010 |  |
| :---: | :---: | :---: | :---: |
| 7 | 0 | 7 |  |
| Before |  | After |  |
| (39) |  | (39) |  |
| 01110111 |  | 01110111 |  |
| 760 |  | 76 0 |  |
| Program Coun |  | Program Coun |  |
| 00000000 | 11011100 | 00000000 | 11100001 |
| 158 | 7 | $15 \quad 8$ | 0 |

Notes: $10,11,12$

## Jump and Clear if Bit Is Set

Mnemonic: JBC
Operands: bit address $0<=$ bit address $<=255$ code address

Format: JBC bitaddress,code address
Bit Pattern:
$\left.\begin{array}{|ll|l|l|}\hline 00010000 & \text { Bit Address } & \text { Rel. Offset } \\ \hline 7 & 0 & 7 & 0\end{array}\right] \quad 0$

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF (bit address) $=1$
THEN
(bit address) $\leftarrow 0$
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
Bytes: 3
Cycles: 2
Flags:


Description: This instruction tests the specified bit address. If it is 1 , the bit is cleared, and control passes to the specified code address. Otherwise, control passes to the next sequential instruction.

The Program Counter is incremented to the next instruction. If the test was successful, then the relative offset is added to the incremented program counter, and the instruction at that address is executed.

## Example: <br> ORG ODCH

JBC 46.1,OUT3 ; Test bit 1 of byte 46 ; jump and clear if 1
-
ORG136H
OUT3: INC R7
Encoded Instruction:
$\left.\begin{array}{|c|c|c|c|}\hline 00010000 & 01110001 & 01010111 \\ \hline 7 & 0 & 7 & 0\end{array}\right)$
Before After

| (46) |
| :--- |
| 01110111  <br> 7 10 |

(46)

01110101
710

Program Counter

## 000000011011100

$\begin{array}{llllllll}15 & 8 & 7 & 0 & 15 & 8 & 7 & 0\end{array}$

## Jump if Carry Is Set

## Mnemonic: JC

## Operands: code address

Format: JC code address
Bit Pattern:

| 01000000 | Rel. Offset |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF (C) =1
THEN
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative code
Bytes: 2
Cycles: 2
Flags:


Description: This instruction tests the contents of the carry flag. If it is 1 , then control passes to the specified code address. Otherwise, control passes to the next sequential instruction.

The Program Counter is incremented to the next instruction. If the test was successful, then the relative offset is added to the incremented program counter, and the instruction at that address is executed.

```
Example: FIXUP: CLR C ; Clear carry
JC FIXUP ; If carry is 1 go to FIXUP
                                    ;49 bytes backwards from the JC
                                    ; instruction
```

Encoded Instruction:

| 01000000 | 11001101 |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Before
Carry Flag
1
Program Counter

| 00000101 | 11011100 |
| :--- | :--- |

$\begin{array}{llll}15 & 8 & 7 & 0\end{array}$
Notes: 10, 11, 12

## Generic Jump

## Mnemonic: JMP

Operands: code address $0<=$ code address $<=65,535$
Format: JMP code address
Bit Pattern: Translated to AJMP, LJMP, or SJMP, as needed
Operation: Either AJMP, SJMP or LJMP

## Bytes:

## Cycles:

Flags:


Description: This instruction will be translated to SJMP if the specified code address contains no forward references and that address falls within -128 and +127 of the address of the next instruction. It will be translated to AJMP if the code address contains no forward references and the specified code address falls within the current 2 K byte page. Otherwise, the JMP instruction is translated to LJMP. If forward references are used to specify the jump destination, then it will not necessarily be the most efficient representation. See the descriptions for SJMP, AJMP, and LJMP for more detail.

Example:
JMP SKIP ; Jump to SKIP
FF: INC A ; Increment A SKIP: INC R5 ; Increment register 5

Encoded Instruction:

| 00000010 | 00000100 | 10101011 |  |
| :---: | ---: | ---: | ---: |
| 7 | 0 | 7 | 0 | $7 \% 0$

Before After

| Program Counter |  | Program Counter |  |
| :---: | :---: | :---: | :---: |
| 00000100 | 10100111 | 00000100 | 10101011 |
| 15 8 | 70 | 15 8 | 70 |

Notes: None

Jump to Sum of Accumulator and Data Pointer

Mnemonic: JMP
Operands: A Accumulator
DPTR Data Pointer
Format: $\quad$ JMP @ A + DPTR
Bit Pattern:

| 01110011 |
| :--- |
| $7 \quad 0$ |

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{A})+($ DPTR $)$
Bytes: 1
Cycles: 2
Flags:


Description: This instruction adds the contents of the accumulator with the contents of the data pointer. It transfers control to the code address formed by that sum.

Example: $\quad J M P @ A+D P T R \quad$; Jump relative to the accumulator
Encoded Instruction:

| 01110011 |
| :--- |
| $7 \quad 0$ |

Before
Accumulator

| 01110110 |
| :--- |
| $7 \quad 0$ |

After
Accumulator


Data Pointer

| 00000010 | 10101000 |  |
| :---: | :---: | :---: |
| 15 | 8 | 7 |

Program Counter

| 11001101 | 00001101 |  |
| :---: | :---: | :---: |
| 15 | 8 | 7 |

Notes: None

## Jump if Bit Is Not Set

## Mnemonic: <br> JNB

Operands: bit address code address

## Format: JNB bitaddress,code address

Bit Pattern:

| 00110000 | Bit Address |  | Rel. Offset |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 0 | 7 | 0 | 7 | 0 |

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF (bit address $)=0$
THEN
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
Bytes: 3
Cycles: 2
Flags: $\quad C$ AC F0 RS1 RSO OV $\quad P$


Description: This instruction tests the specified bit address. If it is 0 , control passes to specified code address. Otherwise, control passes to the next sequential instruction.

The Program Counter is incremented to the next instruction. If the test was successful, then the relative offset is added to the incremented program counter, and the instruction at that address is executed.

```
Example: ORG 0DCH
    JNB 41.6,EXIT ; If bit }6\mathrm{ of byte 41 is 0 go to EXIT
```

EXIT: ADD A,41 ; At location 136 H

Encoded Instruction:

| 00110000 | 01001110 | 01010111 |  |
| :---: | ---: | ---: | ---: |
| 7 | 0 | 7 | 0 | $7 \quad 0$

Before After
(41)


760
Program Counter

| 00000000 | 11011100 | 00000001 | 00110110 |
| :---: | :---: | :---: | :---: |
| 158 | 70 | 158 | 70 |

Notes: 10, 11, 12

## Jump if Carry Is Not Set

Mnemonic: JNC
Operands: code address
Format: JNC code address
Bit Pattern:

| 01010000 | Rel. Offset |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF (C) $=0$
THEN

$$
(\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset }
$$

Bytes: 2
Cycles: 2
Flags:


Description: This instruction tests the contents of the carry flag. If it is 0 , control passes to the specified code address. Otherwise, control passes to the next sequential instruction.

The Program Counter is incremented to the next instruction. If the test was successful, then the relative offset is added to the incremented program counter, and the instruction at that address is executed.

Example: FIXUP: MOV A,R5

$$
\begin{array}{ll}
\text { JNC FIXUP } & ; \text { Jump to FIXUP if carry is } 0 \\
& ; \text { (51 bytes backwards) }
\end{array}
$$

Encoded Instruction:

| 01010000 | 11001101 |  |
| :--- | :--- | ---: |
| 7 | 0 | 7 |



Notes: $10,11,12$

## Jump if Accumulator Is Not Zero

Mnemonic: ..... JNZ
Operands: code address
Format: JNZ code address
Bit Pattern:

| 01110000 | Rel. Offset |  |
| :---: | :---: | :---: |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ IF (A) < > 0
THEN

$$
(\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset }
$$

## Bytes: 2

Cycles: 2
Flags:


Description: This instruction tests the accumulator. If it is not equal to 0 , control passes to the specified code address. Otherwise, control passes to the next sequential instruction.

The Program Counter is incremented to the next instruction. If the accumulator is not 0 , then the relative offset is added to the incremented program counter, and the instruction at that address is executed.

| Example: $\quad$ JNZ TEST | $;$ Jump if accumulator is not 0 |
| :---: | :--- |
|  | $; 77$ bytes forward |

TEST: MOV R3,A
Encoded Instruction:

| 01110000 | 01001101 |
| :---: | ---: |
| 7 | 0 | $7 \quad 0$

Before
Accumulator


78
Program Counter

| 00000000 | 11011100 |  |
| :---: | :---: | :---: |
| 15 | 8 | 7 |

After
Accumulator
01110111

70

Notes: 10, 11, 12

## Jump if Accumulator Is Zero

## Mnemonic: JZ

Operands: code address
Format: JZ code address
Bit Pattern:

| 01100000 | Rel. Offset |  |
| :---: | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF $(A)=0$
THEN

$$
(\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset }
$$

Bytes: 2
Cycles: 2
Flags:


Description: This instruction tests the accumulator. If it is 0 , control passes to the specified code address. Otherwise, control passes to the next sequential instruction.

The Program Counter is incremented to the next instruction. If the accumulator is 0 , then the relative offset is added to the incremented program counter, and the instruction at that address is executed.

Encoded Instruction:

| 01100000 | 00010111 |  |
| :---: | :---: | :---: |
| 7 | 0 | 7 |

Before After

| Accumulator | Accumulator |  |
| :---: | :---: | :---: |
| 01110110 | 01110110  <br> 7 0 |  |

Program Counter

| 00001111 | 11011100 |  |
| :---: | :---: | :---: |
| 15 | 8 | 7 |

Notes: 10, 11, 12

## Long Call

Mnemonic: LCALL
Operands: code address $0<=$ code address $<=65,535$
Format: LCALL code address
Bit Pattern:

| 00010010 | Code Addr. high | Code Addr. low |  |
| :--- | :--- | :--- | :--- |
| 7 | 0 | 7 | 07 |

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
$(S P) \leftarrow(S P)+1$
$((S P)) \leftarrow(P C$ low $)$
$(S P) \leftarrow(S P)+1$
$((\mathrm{SP})) \leftarrow(\mathrm{PC}$ high $)$
(PC) $\leftarrow$ code address
Bytes: 3
Cycles: 2
Flags: $\quad C$ AC FO RS1 RSO OV $P$


Description: This instruction stores the contents of the program counter (the return address) on the stack, then transfers control to the 16 -bit code address specified as the operand.

Example: SERVICE: INC A ; Resides at location 233 H

RETI

ORG 80 DCH
LCALL SERVICE ; Call SERVICE

Encoded Instruction:

| 00010010 | 00000010 | 00110011 |
| :---: | ---: | ---: |
| 7 | 0 | 7 | 0

Before
Program Counter

| 10000000 | 11011100 |  |
| :---: | :---: | :---: |
| 15 | 8 | 7 |

After
Program Counter

| 00000010 | 00110011 |  |
| ---: | ---: | ---: |
| 15 | 8 | 7 |

Stack Pointer
00101010
70

## (29H) <br> 01110111 <br> 70

(2AH)
00000000
70
(29H)
11011111
70

Notes: 1, 2,3

## Long Jump

Mnemonic: LJMP
Operands: code address $0<=$ code address $<=65,535$
Format: LJMP code address
Bit Pattern:

| 00000010 | Code Addr. high | Code Addr. low |  |
| :--- | :--- | :--- | :--- |
| 7 | 0 | 7 | 07 |

Operation: $\quad(\mathrm{PC}) \leftarrow$ code address
Bytes: 3
Cycles: 2
Flags:


Description: This instruction transfers control to the 16 -bit code address specified as the operand.

Example:
ORG 800H
LJMP FAR ; Jump to FAR

FAR: INC A ; Current code location (8233H)
Encoded Instruction:

| 00000010 | 10000010 | 00110011 |  |
| :---: | :---: | :---: | :---: |
| 70 | 70 | 7 |  |
| Before |  | After |  |
| Program Counter |  | Program Counter |  |
| 00001000 | 0000000 | 10000010 | 00110011 |
| 15 8 | 70 | 15 8 | 70 |

Notes: None

## Move Immediate Data to Indirect Address

## Mnemonic: MOV

| Operands: | Rr |
| :--- | :--- | :--- |
| data | Register $0<=r<=1$ |
| $-256<=$ data $<=+255$ |  |

Format: MOV @Rr,\#data
Bit Pattern:


Operation: $\quad((\mathrm{Rr})) \leftarrow$ data
Bytes: 2
Cycles: 1
Flags:


Description: This instruction moves the 8 -bit immediate data value to the memory location addressed by the contents of register $r$.

Example: MOV @R1,\#01H ; Move 1 to indirect address
Encoded Instruction:

| 01110111 | 00000001 |
| :--- | ---: |
| 7 | 0 | $7 \quad 0$


| Before | After |
| :---: | :---: |
| Register 1 | Register 1 |
| 00010011 | 00010011 |
| 70 | 7 |
| (13H) | (13\%) |
| 01110111 | 00000001 |
| $7 \quad 0$ | 7 |

Notes: 4, 15

## Move Accumulator to Indirect Address

Mnemonic: MOV
Operands: $\quad \mathrm{Rr} \quad$ Register $0<=r<=1$
A Accumulator
Format: MOV @Rr,A
Bit Pattern:


Operation: $\quad((\mathrm{Rr})) \leftarrow(\mathrm{A})$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction moves the contents of the accumulator to the memory location addressed by the contents of register $r$.

Example: MOV@RO,A ; Move accumulator to indirect ; address

Encoded Instruction:

| 11110110 |
| :--- |
| $7 \quad 0$ |


| Before | After |
| :---: | :---: |
| Register 0 | Register 0 |
| 00111000 | 00111000 |
| $7 \quad 0$ | 70 |
| (38H) | (38H) |
| 10011001 | 01001100 |
| 70 | 0 |
| Accumulator | Accumulator |
| 01001100 | 01001100 |
| $7 \quad 0$ | 70 |

Note: 15

## Move Memory to Indirect Address

Mnemonic: MOV
Operands: $\operatorname{Rr} \quad$ Register $0<=r<=1$ data address $0<=$ data address $<=255$

Format: MOV @Rr,data address
Bit Pattern:

| $1010011 r$ | Data Address |
| :---: | :--- |
| 7 | 0 | $7 \quad 0$

Operation: $\quad((\mathrm{Rr})) \leftarrow($ data address $)$
Bytes: 2
Cycles: 2
Flags:


Description: This instruction moves the contents of the specified data address to the memory location addressed by the contents of register $r$.

Example: MOV @R1,77H ; Move the contents of 77 H to indirect ;address

Encoded Instruction:

| 10100111 | 01110111 |  |
| :---: | :---: | :---: |
| 7 | 0 | 7 |

Before After

Register 1
Register 1
00001000
70
(08H)
00110011

70
(77H)
11111110
$7 \quad 0$
(08H)
(77H)

11111110

11111110
70

Notes: 8, 15

## Move Immediate Data to Accumulator

## Mnemonic: MOV

| Operands: | A | Accumulator |
| :--- | :--- | :--- |
| data | $-256<=$ data $<=+255$ |  |

Format: MOV A,\#data
Bit Pattern:

| 01110100 | Immediate Data |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(A) \leftarrow d a t a$
Bytes: 2
Cycles: 1
Flags:


Description: This instruction moves the 8 -bit immediate data value to the accumulator.

Example: MOV A,\#01H ; Initialize the accumulator to 1
Encoded Instruction:

| 01110100 | 00000001 |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 00100110 | 00000001 |
| 0 | 7 |

Notes: 4,5

## Move Indirect Address to Accumulator

Mnemonic: MOV

| Operands: | A | Accumulator |
| :--- | :--- | :--- |
|  | Rr | Register $0<=r<=1$ |

Format: MOV A,@Rr
Bit Pattern:

Operation: $\quad(A) \leftarrow((R r))$
Bytes: 1
Cycles: 1
Flags:

Description: This instruction moves the contents of the data memory location addressed by register $r$ to the accumulator.
Example: MOVA,@R1 $\begin{aligned} & \text {; Move indirect address to } \\ & \text {;accumulator }\end{aligned}$
Encoded Instruction:
11100111
70

Before
Accumulator


70
Register 1
00011100
70

| $(1 \mathrm{CH})$ |
| :--- |
| 11101000 |
| 7 |

After
Accumulator
11101000
70
Register 1
00011100
(1CH)
11101000
70

Notes: 5, 15

## Move Register to Accumulator

Mnemonic: MOV
$\begin{array}{lll}\text { Operands: } & \text { A } & \text { Accumulator } \\ & \mathrm{Rr} & \text { Register } 0<=r<=7\end{array}$
Format: MOV A,Rr
Bit Pattern:

$$
\begin{array}{|l|}
\hline 11101 r r r \\
\hline 7
\end{array}
$$

Operation: $\quad(A) \leftarrow(R r)$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction moves the contents of register $r$ to the accumulator.

Example: MOV A,R6 ; Move R6 to accumulator
Encoded Instruction:

| 11101110 |
| :--- |
| $7 \quad 0$ |

Before
Accumulator
00101110
70

After
Accumulator
10000101

70
Register 6
10000101
70

Note: 5

## Move Memory to Accumulator

Mnemonic: MOV

| Operands: | A | Accumulator <br> data address <br> $0<=$ data address $<=255$ |
| :--- | :--- | :--- |

Format: MOV A,data address
Bit Pattern:

| 11100101 | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{A}) \leftarrow$ (data address)
Bytes: 2
Cycles: 1
Flags:


Description: This instruction moves the contents of data memory at the specified address to the accumulator.

Example: MOV A,P1 ; Move the contents of Port 1 to ; accumulator

Encoded Instruction:

| 11100101 | 10010000 |
| :--- | :--- |
| 7 | 0 | $7 \quad 0$


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 00100110 | 01111001 |
| 70 | 7 |
| Port I (90H) | Port I (90H) |
| 01111001 | 01111001 |
| 0 | 70 |

Notes: 5, 8

## Move Bit to Carry Flag

Mnemonic: MOV
Operands: C Carry Flag bit address $0<=$ bit address $<=255$

Format: MOV C,bit address
Bit Pattern:

| 10100010 | Bit Address |
| :---: | :--- |
| 7 | 0 | $\mathbf{7} \quad 0$

Operation: $\quad$ (C) $\leftarrow$ (bit address)
Bytes: 2
Cycles: 1
Flags:


Description: This instruction moves the contents of the specified bit address to the carry flag.

Example: MOVC,TXD |  | ; Move the contents of TXD to Carry |
| :--- | :--- |
| ; flag |  |

Encoded Instruction:

| 10100010 | 10110110 |  |
| :---: | :---: | :---: |
| 7 | 0 | 7 |


| Before | After |
| :--- | :--- |
| Port 3 (BOH) | Port 3 (BOH) |
| 00100010 | 00100010 |
| $76 \quad 0$ | 76 |
| Carry Flag | Carry Flag |
| 1 | 0 |

Notes: None

## Move Immediate Data to Data Pointer

Mnemonic: MOV
Operands: Data Pointer data $\quad 0<=$ data $<=65,535$

Format: MOV DPTR,\#data
Bit Pattern:

| 10010000 | Imm. Data high | Imm. Data low |  |
| :---: | :--- | :--- | :--- |
| 7 | 0 | 7 | 0 |

Operation: $\quad(D P T R) \leftarrow$ data
Bytes: 3
Cycles: 2
Flags:


Description: This instruction moves the 16-bit immediate data value to the data pointer.

Example: MOV DPTR,\#OF4FH ; Initialize the data pointer to 0F4FH
Encoded Instruction:

| 10010000 | 00001111 | 01001111 |  |
| :---: | :---: | :---: | :---: |
| 70 | 70 | 70 |  |
| Before |  | After |  |
| Data Pointer |  | Data Pointer |  |
| 00000000 | 11011100 | 00001111 | 01001111 |
| 158 | 70 | 158 | 70 |

Notes: None

## Move Immediate Data to Register

Mnemonic: MOV
Operands: Rr
Register $0<=r<=7$
data $\quad-256<=$ data $<=+255$
Format: MOV Rr,\#data
Bit Pattern:

| $01111 r r r$ | Immediate Data |
| :--- | :--- |
| 7 | 0 | $7 \quad 0$

Operation: $\quad(\mathrm{Rr}) \leftarrow$ data
Bytes: 2
Cycles: 1


Description: This instruction moves the 8-bit immediate data value to register $r$.
Example: MOV R5,\#01H ; Initialize register 1
Encoded Instruction:

| 0111 | 1101 | 00000001 |
| :---: | :---: | :---: |
| 7 | 0 | 7 |

Before

| Register 5 |
| :--- |
| 00010011 |

$7 \quad 0$

After
Register 5
00000001
70

Note: 4

## Move Accumulator to Register

Mnemonic: MOV

Operands: $\quad \mathrm{Rr}$
A

Register $0<=r<=7$
Accumulator

Format: MOV Rr,A
Bit Pattern:


Operation: $\quad(\mathrm{Rr}) \leftarrow(\mathrm{A})$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction moves the contents of the accumulator to register $r$.
Example: MOV R7,A ; Move accumulator to register 7
Encoded Instruction:

11111111
70

| Before | After |
| :---: | :---: |
| Register 7 | Register 7 |
| 11011100 | 00111000 |
| 7 0 | 70 |
| Accumulator | Accumulator |
| 00111000 | 00111000 |
| 0 | 7 |

Notes: None

## Move Memory to Register

Mnemonic: MOV
Operands: Rr Register $0<=r<=7$ data address $0<=$ data address $<=255$

Format: MOV Rr,data address
Bit Pattern:

| $10101 r r r$ | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{Rr}) \leftarrow$ (data address)
Bytes: 2
Cycles: 2
Flags:


Description: This instruction moves the contents of the specified data address to register $r$.

Example: MOV R4,69H ; Move contents of 69 H to register 4
Encoded Instruction:

| 10101100 | 01101001 |
| :---: | :---: |
| 7 | 0 |

Before
Register 4

| 000001010 |
| :---: |
| 7 |

(69H)
11011000
70

After
Register 4
11011000
70
(69H)
11011000
70

Note: 8

## Move Carry Flag to Bit

## Mnemonic: MOV

Operands: bit address $\quad 0<=$ bit address $<=255$ C Carry Flag

Format: MOV bit address,C

## Bit Pattern:

| 10010010 | Bit Address |  |
| :---: | :---: | :---: |
| 7 | 0 | 7 |

Operation: $\quad$ (bit address) $\leftarrow(\mathrm{C})$
Bytes: 2
Cycles: 2
Flags:


Description: This instruction moves the contents of the carry flag to the specified bit address.

Example: MOV 2FH.7,C ; Move C to bit address 7FH
Encoded Instruction:

| 10010010 | 01111111 |
| :---: | :---: |
| 7 | 0 |


| Before | After <br> (2FH) |  |
| :---: | :---: | :---: |
| (2FH) |  |  |
| 00100110 | 10100110 |  |
| 70 | 7 | 0 |
| Carry Flag | Carry Flag |  |
| $\square$ | 1 |  |

Notes: None

## Move Immediate Data to Memory

Mnemonic: MOV
Operands: data address $0<=$ data address $<=255$ data $\quad-256<=$ data $<=+255$

Format: MOV data address,\#data
Bit Pattern:

| 01110101 | Data Address | Immediate Data |  |
| :--- | :--- | :--- | :--- |
| 7 | 0 | 7 | 07 |

Operation: $\quad$ (data address) $\leftarrow$ data
Bytes: 3
Cycles: 2


Description: This instruction moves the 8 -bit immediate data value to the specified data address.

Example: MOV TMOD,\#01H ; Initialize Timer Mode to 1
Encoded Instruction:

| 01110101 | 10001001 | 00000001 |  |
| :--- | :--- | :--- | ---: |
| 7 | 0 | 7 | 0 |

Notes: 4,9

## Move Indirect Address to Memory

Mnemonic: MOV
Operands: data address $0<=$ data address $<=255$
$\mathrm{Rr} \quad$ Register $0<=r<=1$
Format: MOV data address,@Rr
Bit Pattern:

| $1000011 r$ | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad$ (data address $) \leftarrow((\operatorname{Rr}))$
Bytes: 2
Cycles: 2
Flags:


Description: This instruction moves the contents of memory at the location addressed by register $r$ to the specified data address.

Example: MOV11H,@R1 ; Move indirect address to 11H
Encoded Instruction:

| 10000111 | 00010001 |
| :---: | ---: |
| 7 | 0 | $7 \quad 0$

Before After
(11H)
10100101
70
Register 1

| 01011000 |  |
| :---: | :---: |
| 7 | 0 |

( 58 H )
10010110
70

After
(11H)
10010110
70
Register 1
01011000
70
(58H)

| 10010110 |
| :--- |
| 70 |

Notes: 9, 15

## Move Accumulator to Memory

```
Mnemonic: MOV
Operands: data address 0<= data address <=255
    A Accumulator
Format: MOV data address,A
Bit Pattern:
\begin{tabular}{|l|l|l|}
\hline 11110101 & Data Address \\
\hline 7 & 0 & 7
\end{tabular}
Operation: \(\quad\) (data address) \(\leftarrow(\mathrm{A})\)
Bytes: 2
Cycles: 1
Flags:
```



Description: This instruction moves the contents of the accumulator to the specified data address.

Example: MOV 45H,A ; Move accumulator to 45H
Encoded Instruction:

| 11110101 | 01000101 |  |
| ---: | ---: | ---: |
| 7 | 0 | 7 |

Before After
(45H)
(45H)

| 10111101 | 10011001  <br> 7 0 |
| :--- | :--- |

Accumulator
Accumulator

| 10011001 |
| :--- |
| 7 |


| 10011001 |
| :--- |
| 7 |

Note: 9

## Move Register to Memory

## Mnemonic: MOV

## Operands: data address $0<=$ data address $<=255$ <br> Rr Register $0<=r<=7$

Format: MOV data address, Rr

## Bit Pattern:

| $10001 r r r$ | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad$ (data address) $\leftarrow(R r)$
Bytes: 2
Cycles: 2


Description: This instruction moves the contents of register $r$ to the specified data address.

Example: MOV 7EH,R3 ; Move R3 to location 7EH
Encoded Instruction:

| 10001011 | 01111110 |
| :---: | :---: |
| 7 | 0 |


| Before | After |
| :---: | :---: |
| (7EH) | (7EH) |
| 11110111 | 10010110 |
| 7 | 70 |

Register 3

| 10010110 |  |
| :--- | :--- |
| 7 | 0 |

Register 3

| 10010110 |
| :--- |
| 70 |

Note: 9

## Move Memory to Memory

## Mnemonic: MOV

Operands: data address1 $0<=$ data address1 <= 255
data address2 $0<=$ data address2 $<=255$
Format: MOV data address1,data address2
Bit Pattern:

| 10000101 | Data Address2 | Data Address1 |  |
| :--- | :--- | :--- | :--- |
| 7 | 0 | 7 | 07 |

Operation: (data address1) $\leftarrow($ data address2)
Bytes: 3
Cycles: 2
Flags:


Description: This instruction moves the contents of the source data address (data address2) to the destination data address (data address1).

Example: MOV B,12H ; Move the contents of 12 H to B (FOH)
Encoded Instruction:


Note: 16

## Move Code Memory Offset from Data Pointer to Accumulator

Mnemonic: MOVC

| Operands: | A | Accumulator <br> DPTR |
| :--- | :--- | :--- |
|  | Data Pointer |  |

Format: MOVC A,@A+DPTR
Bit Pattern:

$$
\begin{aligned}
& \hline 10010011 \\
& \hline 7
\end{aligned}
$$

Operation: $\quad(A) \leftarrow((A)+(D P T R))$
Bytes: 1
Cycles: 2
Flags:


Description: This instruction adds the contents of the data pointer with the contents of the accumulator. It uses that sum as an address into code memory and places the contents of that address in the accumulator.

The high-order byte of the sum moves to Port 2 and the low-order byte of the sum moves to Port 0 .

Example: $\quad$ MOVC A,@A+DPTR ; Look up value in table
Encoded Instruction:

| 10000011 |
| :--- |
| 7 |


| Before |  | After |  |
| :---: | :---: | :---: | :---: |
| Accumulator |  | Accumulator |  |
| 00010001 |  | 00011110 |  |
| $7 \quad 0$ |  | 7 0 |  |
| Data Pointer |  | Data Pointer |  |
| 00000010 | 11110001 | 00000010 | 11110001 |
| 158 | 70 | 15 8 | 70 |
| (0302H) |  | (0302H) |  |
| 00011110 |  | 00011110 |  |
| 70 |  | 70 |  |

Notes: 5

## Move Code Memory Offset from Program Counter to Accumulator

## Mnemonic: MOVC

| Operands: | A | Accumulator |
| :--- | :--- | :--- |
|  | PC | Program Counter |

Format: MOVC A,@A+PC
Bit Pattern:
10000011
70
Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$ $(A) \leftarrow((A)+(P C))$

Bytes: 1
Cycles: 2
Flags:


Description: This instruction adds the contents of the incremented program counter with the contents of the accumulator. It uses that sum as an address into code memory and places the contents of that address in the accumulator.

The high-order byte of the sum moves to Port 2 and the low-order byte of the sum moves to Port 0 .

## Example: $\quad$ MOVC A,@A+PC ; Look up value in table

Encoded Instruction:

| 10000011 |
| ---: |
| 7 |



Notes: 5,12

## Move Accumulator to External Memory Addressed by Data Pointer

Mnemonic: MOVX
Operands: DPTR Data Pointer
A Accumulator
Format: MOVX @DPTR,A
Bit Pattern:

## 11110000 <br> 70

Operation: $\quad((D P T R)) \leftarrow(A)$
Bytes: 1
Cycles: 2
Flags:


Description: This instruction moves the contents of the accumulator to the off-chip data memory location addressed by the contents of the data pointer.

The high-order byte of the Data Pointer moves to Port 2, and the low-order byte of the Data Pointer moves to Port 0 .

Example: MOVX @DPTR,A ; Move accumulator at data pointer
Encoded Instruction:

## 11110000

70

| Before |  | After |  |
| :---: | :---: | :---: | :---: |
| Data Pointer |  | Data Pointer |  |
| 00110000 | 00110011 | 00110000 | 00110011 |
| 15 8 | 70 | 15 8 | 70 |
| (3033H) |  | (3033H) |  |
| 11111001 |  | 01001100 |  |
| 7 0 |  | 70 |  |
| Accumulator |  | Accumulator |  |
| 01001100 |  | 01001100 |  |
| 7 0 |  | 70 |  |

Notes: None

## Move Accumulator to External Memory Addressed by Register

## Mnemonic: MOVX

| Operands: | Rr <br> A | Register $0<=r$ <br> Accumulator |
| :--- | :--- | :--- |

Format: $\quad$ MOVX @Rr,A
Bit Pattern:

$$
1111001 r
$$

70
Operation: $\quad((\mathrm{Rr})) \leftarrow(\mathrm{A})$
Bytes: 1
Cycles: 2
Flags: $\quad C$ AC F0 RS1 RS0 OV $P$


Description: This instruction moves the contents of the accumulator to the offchip data memory location addressed by the contents of register $r$, and special function register P2. P2 holds the high order byte of the address and register $r$ holds the low order byte.

Example: MOV P2,\#0
MOVX @RO,A ; Move accumulator to indirect
; address

Example: MOV P2,\#0
MOVX@RO,A ; Move accumulator to indirect ; address

Encoded Instruction:

| 11100010 |  |
| :---: | :---: |
| 0 |  |
| Before | After |
| Register 0 | Register 0 |
| 10111000 | 10111000 |
| 70 | 70 |
| (00B8H) | (00B8H) |
| 10011001 | 01001100 |
| 70 | 70 |
| Accumulator | Accumulator |
| 01001100 | 01001100 |
| 0 | 70 |

Notes: None

## Move External Memory Addressed by Data Pointer to Accumulator

| Operands: | A | Accumulator <br> DPTR |
| :--- | :--- | :--- |
|  | Data Pointer |  |

Format: MOVX A,@DPTR
Bit Pattern:

$$
\begin{aligned}
& 11100000 \\
& \hline 7 \quad 0
\end{aligned}
$$

Operation: $\quad(A) \leftarrow((D P T R))$
Bytes: 1
Cycles: 2
Flags:

Description: This instruction moves the contents of the off-chip data memory location addressed by the data pointer to the accumulator.
The high-order byte of the Data Pointer moves to Port 2, and the low-order byte of the Data Pointer moves to Port 0 .
Example: MOVX A,@DPTR ; Move memory at DPTR to ;accumulator
Encoded Instruction:

| 11100000 |
| :--- |
| 70 |

Before After

| Accumulator | Accumulator |
| :---: | :---: |
| 10000110 | 11101000 |
| 70 | 7 |

Data Pointer

| 01110011 | 11011100 |  | 01110011 11011100  <br> 15 8 7 | 0 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- |

(73DCH)
11101000
11101000
70
70

Notes: 5

## Move External Memory Addressed by Register to Accumulator

## Mnemonic: MOVX

| Operands: | $A$ | Accumulator |
| :--- | :--- | :--- |
|  | $R r$ | Register $0<=r<=1$ |

Format: MOVX A,@Rr
Bit Pattern:

$$
\begin{aligned}
& 1110001 r \\
& \hline 7 \quad 0
\end{aligned}
$$

Operation: $\quad(A) \leftarrow((\operatorname{Rr}))$
Bytes: 1
Cycles: 2
Flags:


Description: This instruction moves the contents of the off chip data memory location addressed by register $r$, and special function register P2 to the accumulator. P2 holds the high order byte of the address and register $r$ holds the low order byte.

## ; Move memory at R1 to accumulator

Encoded Instruction:

| 11100011 |
| ---: |
| $7 \quad 0$ |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 01010100 | 00001000 |
| 70 | 70 |
| Register 1 | Register 1 |
| 00011100 | 00011100 |
| 70 | 70 |
| (551CH) | ( 551 CH ) |
| 00001000 | 00001000 |
| 70 | 7 |

Notes: 5

## Multiply Accumulator by B

## Mnemonic: MUL

Operands: AB Multiply/Divide operand

## Format: MULAB

Bit Pattern:

## 10100100

70
Operation: $\quad(A B) \leftarrow(A)^{*}(B)$
Bytes: 1
Cycles: 4
Flags:


Description: This instruction multiplies the contents of the accumulator by the contents of the multiplication register (B). Both operands are treated as unsigned values. It places the low-order byte of the result in the accumulator, and places the high-order byte of the result in the multiplication register.

The carry flag is always cleared. If the high-order byte of the product is not 0 , then the overflow flag is set; otherwise, it is cleared.

Example: MOV B,\#10
; Move 10 to multiplication register MUL AB ; Multiply accumulator by 10

Encoded Instruction:

| 10100100 |
| :--- |
| 7 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 00011111 | 00110110 |
| 70 | 7 |
| Multiplication Register (B) | Multiplication Register (B) |
| 00001010 | 00000001 |
| 70 | 70 |
| Overflow Flag | Overflow Flag |
| 0 | 1 |

Notes: 5

## No Operation

Mnemonic: ..... NOP
Operands None
Format: ..... NOP
Bit Pattern:
00000000
70
Operation: No operation
Bytes: 1
Cycles: 1
Flags:Description: This instruction does absolutely nothing for one cycle. Controlpasses to the next sequential instruction.
Example: NOP ; Pause one cycle
Encoded Instruction:
00000000
70
Notes: None

## Logical OR Immediate Data to Accumulator

Mnemonic: ORL

| Operands: | A | Accumulator |
| :--- | :--- | :--- |
| data | $-256<=$ data $<=+255$ |  |

Format: ORL A,\#data
Bit Pattern:

| 01000100 | Immediate Data |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(A) \leftarrow(A)$ OR data
Bytes: 2
Cycles: 1
Flags:


Description: This instruction ORs the 8 -bit immediate data value to the contents of the accumulator. Bit $n$ of the result is 1 if bit $n$ of either operand is 1 ; otherwise bit $\boldsymbol{n}$ is 0 . It places the result in the accumulator.

Example: ORL A,\#00001000B ; Set bit 3 to 1
Encoded Instruction:

| 01000100 | 00001000 |
| :---: | ---: |
| 7 | 0 | $7 \quad 0$


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 01110111 | 01111111 |
| 0 | 7 |

Notes: 4, 5

## Logical OR Indirect Address to Accumulator

Mnemonic: ORL

| Operands: | A | Accumulator <br> Rr |
| :--- | :--- | :--- |
|  | Register $0<=r<=1$ |  |

Format: ORL A,@Rr
Bit Pattern:

$$
\begin{array}{|l|}
\hline 0100011 r \\
\hline 7 \quad 0
\end{array}
$$

Operation: $\quad(A) \leftarrow(A) O R((R r))$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction ORs the contents of the memory location addressed by the contents of register $r$ to the contents of the accumulator. Bit $n$ of the result is 1 if bit $n$ of either operand is 1 ; otherwise bit $n$ is 0 . It places the result in the accumulator.

Example: ORL A,@RO ; Set bit 0 to 1
Encoded Instruction:

| 01000110 |
| :--- |
| $7 \quad 0$ |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 00101000 | 00101001 |
| $7 \quad 0$ | 70 |
| Register 0 | Register 0 |
| 01010010 | 01010010 |
| 70 | 70 |
| (52H) | (52H) |
| 00000001 | 00000001 |
| $7 \quad 0$ | 70 |

Notes: 5, 15

## Logical OR Register to Accumulator

## Mnemonic: ORL

Operands: A
Accumulator
Rr

$$
\text { Register } 0<=r<=7
$$

Format: ORL A,Rr
Bit Pattern:

$$
\begin{array}{|l|}
\hline \hline 01001 r r r \\
\hline 7 \\
\hline 7
\end{array}
$$

Operation: $\quad(A) \leftarrow(A)$ OR (Rr)
Bytes: 1
Cycles: 1
Flags:


Description: This instruction ORs the contents of register $r$ to the contents of the accumulator. Bit $n$ of the result is 1 if bit $n$ of either operand is 1 ; otherwise bit $n$ is 0 . It places the result in the accumulator.

Example: ORL A,R4 ; Set bits 7 and 3 to 1
Encoded Instruction:

| 01001100 |
| :---: |
| 70 |

Before


After
Accumulator
10011001
70
Register 4
10001000
70

Note: 5

## Logical OR Memory to Accumulator

## Mnemonic: ORi

| Operands: | A | Accumulator <br> data address <br> $0<=$ data address $<=255$ |
| :--- | :--- | :--- |

## Format: ORL A,data address

Bit Pattern:

| 01000101 | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(A) \leftarrow(A) O R$ (data address)
Bytes: 2
Cycles: 1
Flags:


Description: This instruction ORs the contents of the specified data address to the contents of the accumulator. Bit $n$ of the result is 1 if bit $n$ of either operand is 1 ; otherwise bit $n$ is 0 . It places the result in the accumulator.

Example: ORL A,37H ; OR 37 H with accumulator
Encoded Instruction:

| 01000101 | 00110111 |  |
| :---: | :---: | :---: |
| 7 | 0 | 7 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 01110111 | 11110111 |
| 70 | 70 |
| (37H) | (37H) |
| 10000000 | 1000000 |
| $7 \quad 0$ | 7 |

Notes: 5,8

## Logical OR Bit to Carry Flag

Mnemonic: ORL
Operands: C Carry Flag
bit address $0<=$ bit address $<=255$
Format: ORLC,bit address
Bit Pattern:

| 01110010 | Bit Address |  |
| :---: | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{C}) \leftarrow(\mathrm{C}) \mathrm{OR}$ (bit address)
Bytes: 2
Cycles: 2
Flags:


Description: This instruction ORs the contents of the specified bit address with the contents of the carry flag. The carry flag becomes 1 when either the carry flag or the specified bit address is 1 ; otherwise, it is 0 . It places the result in the carry flag.

Example: ORL C,46.2 ; OR bit 2 of byte 46 with Carry
Encoded Instruction:

| 01110010 | 01110010 |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |


| Before | After |
| :--- | :--- |
| Carry Flag | Carry Flag |
| 0 | $\boxed{1}$ |
| $(46)$ | 00100110 $(46)$ <br> 7 2 |

Notes: None

## Logical OR Complement of Bit to Carry Flag

## Mnemonic: ORL

Operands: C
Carry Flag
bit address
0 <= bit address <= 255

Format: ORL C, Ibit address
Bit Pattern:

| 10100000 | Bit Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{C}) \leftarrow(\mathrm{C})$ OR NOT bit address
Bytes: 2
Cycles: 2
Flags:


Description: This instruction ORs the complemented contents of the specified bit address to the contents of the carry flag. The carry flag is 1 when either the carry flag is already 1 or the specified bit address is 0 . It places the result in the carry flag. The contents of the specified bit address is unchanged.

Example: ORL C,/25H. 5 ; Complement contents of bit 5 in ; byte 25 H then OR with Carry

Encoded Instruction:

| 10100000 | 00101101 |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |


| Before | After |
| :--- | :--- |
| Carry Flag | Carry Flag |
| 0 | $\boxed{1}$ |
| $(25 \mathrm{H})$ | $(25 \mathrm{H})$ |
| 00000110 | 00000110 <br> 7 |

Notes: None

## Logical OR Immediate Data to Memory

## Mnemonic: ORL

Operands: data address $0<=$ data address $<=255$
data $\quad-256<=$ data $<=+255$
Format: ORL data address,\#data
Bit Pattern:

| 01000011 | Data Address | Immediate Data |  |
| :--- | :--- | :--- | :--- |
| 7 | 0 | 7 | 07 |

Operation: $\quad$ (data address $) \leftarrow($ data address) OR data
Bytes: 3
Cycles: 2
Flags:


Description: This instruction ORs the 8 -bit immediate data value to the contents of the specified data address. Bit $n$ of the result is 1 if bit $n$ of either operand is 1 ; otherwise bit n is 0 . It places the result in memory at the specified address.

Example: ORL 57H,\#01H ; Set bit 0 to 1
Encoded Instruction:

| 01000011 | 01010111 | 00000001 |
| :---: | ---: | ---: |
| 7 | 0 | 7 |

Before
After

| (57H) |
| :--- |
| 01110110 |
| $7 \quad 0$ |
| 7 |

(57H)
01110111
70

Notes: 4,9

## Logical OR Accumulator to Memory

## Mnemonic: ORL

Operands: data address $0<=$ data address $<=255$
A Accumulator
Format: ORL data address, A
Bit Pattern:

| 01000010 | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: (data address) $\leftarrow($ data address) OR A
Bytes: 2
Cycles: 1
Flags:


Description: This instruction ORs the contents of the accumulator to the contents of the specified data address. Bit $n$ of the result is 1 if bit $n$ of either operand is 1 ; otherwise bit n is 0 . It places the result in memory at the specified address.

Example: ORL $10 \mathrm{H}, \mathrm{A}$; OR accumulator with the contents ; of 10 H

Encoded Instruction:

| 01000010 | 00010000 |  |
| :---: | :---: | :---: |
| 7 | 0 | 7 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 11110000 | 11110000 |
| 70 | 70 |
| (10H) | (10H) |
| 00110001 | 11110001 |
| 70 | 7 |

Note: 9

## Pop Stack to Memory

Mnemonic: POP
Operands: data address $0<=$ data address $<=255$
Format: POP data address
Bit Pattern:

| 11010000 | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad($ data address $) \leftarrow((S P))$ $(S P) \leftarrow(S P)-1$

Bytes: 2
Cycles: 2
Flags:


Description: This instruction places the byte addressed by the stack pointer at the specified data address. It then decrements the stack pointer by 1 .

Example: POP PSW ; Pop PSW parity is not affected.
Encoded Instruction:

| 11010000 | 11010000 |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 11010101 | 11010101 |
| 70 | 70 |
| PSW (ODOH) | PSW ( 0 OOH) |
| 10101011 | 11110011 |
| $7 \quad 0$ | 70 |
| Stack Pointer | Stack Pointer |
| 00010000 | 00001111 |
| $7 \quad 0$ | 7 |
| (10H) | (10H) |
| 11110010 | 11110010 |
| 7 | 70 |

Notes: 2, 8, 17

## Push Memory onto Stack

## Mnemonic: PUSH

Operands: data address $0<=$ data address $<=255$
Format: PUSH data address
Bit Pattern:

| 11000000 | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(S P) \leftarrow(S P)+1$
$((S P)) \leftarrow$ (data address)
Bytes: 2
Cycles: 2
Flags:


Description: This instruction increments the stack pointer, then stores the contents of the specified data address at the location addressed by the stack pointer.

Example: PUSH 4DH ; Push one byte to the stack
Encoded Instruction:

| 11000000 | 01001101 |
| :---: | ---: |
| 7 | 0 | 700


| Before | After |
| :---: | :---: |
| (4DH) | (4DH) |
| 10101010 | 10101010 |
| $7 \quad 0$ | 70 |
| Stack Pointer | Stack Pointer |
| 00010000 | 00010001 |
| 0 | 70 |
| (11H) | (11H) |
| 0000000 | 10101010 |
| 70 | 70 |

Notes: 2,3,8

## Return from Subroutine (Non-interrupt)

Mnemonic: ..... RET
Operands: None
Format: ..... RET
Bit Pattern:
00100010 ..... 70
Operation: ..... $(\mathrm{PC}$ high $) \leftarrow((\mathrm{SP}))$
$(S P) \leftarrow(S P)-1$(PC low) $\leftarrow((\mathrm{SP}))$

$$
(S P) \leftarrow(S P)-1
$$

Bytes:Cycles: 2
Flags:
Description: This instruction returns from a subroutine. Control passes to the location addressed by the top two bytes on the stack. The highorder byte of the return address is always the first to come off the stack. It is immediately followed by the low-order byte.

Example: RET ; Return from subroutine
Encoded Instruction:

| 00100010 |
| :---: |
| 70 |



Notes: 2, 17

## Return from Interrupt Routine

```
Mnemonic: RETI
Operands: None
Format: RETI
Bit Pattern:
    00110010
    7 0
Operation: (PChigh)\leftarrow((SP))
(SP)}\leftarrow(SP)-
(PC low) \leftarrow((SP))
(SP)}\leftarrow(SP)-
Bytes: 1
Cycles: 2
Flags: \(\quad C\) AC FO RS1 RSO OV \(\quad P\)
```



Description: This instruction returns from an interrupt service routine, and reenables interrupts of equal or lower priority. Control passes to the location addressed by the top two bytes on the stack. The highorder byte of the return address is always the first to come off the stack. It is immediately followed by the low-order byte.

Example RETI
; Return from interrupt routine
Encoded Instruction:

| 00110010 |
| :--- |
| $7 \quad 0$ |

Before
After
Program Counter

| 00001010 | 10101010 |  |  |
| :--- | ---: | ---: | ---: |
| 15 | 8 | 7 | 0 |

Program Counter
Program

Stack Pointer
Stack Pointer
00001010

00001000
70

| (0AH) |
| :--- |
| 00000000 |
| 7 |

(0AH)
00000000
70
(09H)
(09H)
11110001
70

11110001
70

Notes: 2, 17

## Rotate Accumulator Left

Mnemonic: RL
Operands: A Accumulator
Format: RLA
Bit Pattern:

$$
\begin{array}{|l|}
\hline 00100011 \\
\hline 7
\end{array}
$$

Operation:


Bytes: 1
Cycles: 1


Description: This instruction rotates each bit in the accumulator one position to the left. The most significant bit (bit 7) moves into the least significant bit position (bit 0).

Example: RLA ;Rotate accumulator left one positon.
Encoded Instruction:

| 00100011 |
| :--- |
| 7 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 11010000 | 10100001 |
| 0 | 7 |

Notes: None

## Rotate Accumulator and Carry Flag Left

## Mnemonic: RLC

Operands: A Accumulator
Format: RLC A
Bit Pattern:


Operation:


Bytes: 1
Cycles: 1
Flags:


Description: This instruction rotates each bit in the accumulator one position to the left. The most significant bit (bit 7) moves into the Carry flag, while the previous contents of Carry moves into the least significant bit (bit 0 ).

Example: RLCA ; Rotate accumulator and carry left ; one positon.

Encoded Instruction:

| 00110011 |
| ---: |
| 7 |

Before After
Accumulator
Accumulator
00011001

| 00110011 |
| :--- |
| 7 |

Carry Flag
Carry Flag
1
0
Note: 5

## Rotate Accumulator Right

## Mnemonic: RR

Operands: A Accumulator
Format: RR A
Bit Pattern:


Operation:


Bytes: 1
Cycles: 1


Description: This instruction rotates each bit in the accumulator one position to the right. The least significant bit (bit 0 ) moves into the most significant bit position (bit 7).

Example: RRA $\quad$| ; Rotate accumulator right one |
| :--- |
| ;positon. |

Encoded Instruction:

| 00000011 |
| :--- |
| 7 |


| Before <br> Accumulator | After |
| :--- | :--- |
| 11010001 Accumulator |  |
| 7 | 0 | | 11101000 |
| :---: |
| 7 |

Notes: None

## Rotate Accumulator and Carry Flag Right



Note: 5

## Set Carry Flag

## Mnemonic: SETB

## Operands: C Carry Flag

Format: SETB C
Bit Pattern:

| 11010011 |
| :--- |
| 7 |

Operation: $\quad(\mathrm{C}) \leftarrow 1$
Bytes: 1
Cycles: 1


Description: This instruction sets the carry flag to 1 .
Example: SETB C ; Set Carry to 1
Encoded Instruction:

| 11010011 |
| ---: |
| 7 |


| Before | After |
| :--- | :--- |
| Carry Flag | Carry Flag |
| 0 | $\square$ |

Notes: None

## Set Bit

## Mnemonic: SETB

Operands: bitaddress $0<=$ bit address $<=255$
Format: SETB bit address
Bit Pattern:

| 11010010 | Bit Address |  |
| ---: | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad$ (bit address) $\leftarrow 1$
Bytes: 2
Cycles: 1
Flags:


Description: This instruction sets the contents of the specified bit address to 1 .
Example: SETB 41.5 ; Set the contents of bit 5 in byte 41 ; to 1

Encoded Instruction:

| 11010010 | 01001101 |  |
| :---: | ---: | ---: |
| 7 | 0 | 7 |

Before
After
(41)
(41)

| 01000110 |  |
| :--- | :--- |
| 75 | 0 |



Notes: None

## Short Jump

## Mnemonic: SJMP

Operands: code address
Format: SJMP code address
Bit Pattern:

| 10000000 | Rel. Offset |  |
| :---: | :---: | :---: |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
Bytes: 2
Cycles: 2
Flags:


Description: This instruction transfers control to the specified code address. The Program Counter is incremented to the next instruction, then the relative offset is added to the incremented program counter, and the instruction at that address is executed.

Example: $\quad$| SJMP BOTTOM |
| :--- |
| FF:INC A |

BOTTOM: RRA $\begin{aligned} & \text {; (15 bytes ahead from the INC } \\ & \text {; instruction) }\end{aligned}$

Encoded Instruction:

| 10000000 | 00001111 |
| :---: | :---: |
| 7 | 0 | $7 \quad 0$

Before After
Program Counter Program Counter

| 11101000 | 11011100 |  | 11101000 11101101  <br> 15 8 7 | 0 |
| :--- | :--- | :--- | :--- | :--- | | 15 | 8 |
| :--- | :--- |

Notes: $10,11,12$

## Subtract Immediate Data from Accumulator with Borrow

## Mnemonic: SUBB

| Operands: | A | Accumulator |
| :--- | :--- | :--- |
| data | $-256<=$ data $<=+255$ |  |

Format: SUBB A,\#data
Bit Pattern:

| 10010100 | Immediate Data |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{C})$ - data
Bytes: 2
Cycles: 1
Flags:


Description: This instruction subtracts the contents of the Carry flag and the immediate data value from the contents of the accumulator. It places the result in the accumulator.

Example: SUBB A, \#OC1H ; Subtract 0 C 1 H from accumulator
Encoded Instruction:


Notes: 4, 5, 6, 13, 14

## Subtract Indirect Address from Accumulator with Borrow

## Mnemonic: SUBB

## Operands: A Accumulator <br> $\mathrm{Rr} \quad$ Register $0<=r<=1$

Format: SUBB A,@Rr
Bit Pattern:

| $1001011 r$ |
| :--- |
| $7 \quad 0$ |

Operation: $\quad(A) \leftarrow(A)-(C)-((R r))$
Bytes: 1
Cycles: 1


Description: This instruction subtracts the Carry flag and the memory location addressed by the contents of register $r$ from the contents of the accumulator. It places the result in the accumulator.


Notes: 5, 6, 13, 14, 15

## Subtract Register from Accumulator with Borrow

## Mnemonic: SUBB

| Operands: | A | Accumulator |
| :--- | :--- | :--- |
|  | $\mathrm{R} r$ | Register $0<=r<=7$ |

Format: $\quad$ SUBB A,Rr
Bit Pattern:

## $10011 r r r$ <br> 70

Operation: $\quad(A) \leftarrow(A)-(C)-(R r)$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction subtracts the contents of the Carry flag and the contents of register $r$ from the contents of the accumulator. It places the result in the accumulator.

## Example: SUBB A,R6 ; Subtract R6 from accumulator

Encoded Instruction:

| 10011110 |
| :---: |
| $7 \quad 0$ |

Before
Accumulator

| 01110110 |  |
| :---: | :---: |
| 7 | 0 |

R6
10000101
70
Carry Flag
1
Auxiliary Carry Flag 0

## Overflow Flag

0
Notes: 5, 6, 13, 14

After
Accumulator
11110000
70
R6
10000101
70
Carry Flag 1

Auxiliary Carry Flag 1

Overflow Flag
1

## Subtract Memory from Accumulator with Borrow

## Mnemonic: SUBB

Operands: A Accumulator data address $0<=$ data address $<=255$

Format: SUBB A,data address
Bit Pattern:

| 10010101 | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{C})-$ (data address)
Bytes: 2
Cycles: 1
Flags:


Description: This instruction subtracts the contents of the Carry flag and the contents of the specified address from the contents of the accumulator. It places the result in the accumulator.


Notes: 5, 6, 8, 13, 14

## Exchange Nibbles in Accumulator

## Mnemonic: SWAP



Description: This instruction exchanges the contents of the low order nibble ( $0-3$ ) with the contents of the high order nibble (4-7).

Example: SWAP A ; Swap high and low nibbles in the ; accumulator.

Encoded Instruction:

11000100
70

| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 11010000 | 00001101 |
| 70 | 7 |

Notes: None

## Exchange Indirect Address with Accumulator

```
Mnemonic: XCH
Operands: A Accumulator
    Rr Register 0<=r<=1
Format: XCH A,@Rr
Bit Pattern:
    41100011r
Operation: temp}\leftarrow((Rr)
        ((Rr))}\leftarrow(A
        (A)}\leftarrow\mathrm{ temp
```

Bytes: 1
Cycles: 1
Flags:


Description: This instruction exchanges the contents of the memory location addressed by the contents of register $r$ with the contents of the accumulator.

Example: XCH A,@RO ; Exchange the accumulator with ; memory

Encoded Instruction:

| 11000110 |
| :--- |
| $7 \quad 0$ |


| Before <br> Accumulator | After |
| :--- | :--- |
| 000111111   <br> 7 0 Accumulator <br> 7 00011101  |  |

Register 0

| 01010010 |  |
| :--- | ---: |
| 7 | 0 |

Register 0

| 01010010 |  |
| :--- | :--- |
| 7 | 0 |


| $(52 \mathrm{H})$ |
| :--- |
| 00011101 |
| 7 |

(52H)

| 00111111 |
| :--- |
| 7 |

Notes: 5, 15

## Exchange Register with Accumulator

Mnemonic: XCH

| Operands: | $\begin{aligned} & \mathrm{A} \\ & \mathrm{R} r \end{aligned}$ | Accumulator <br> Register $0<=r<=7$ |
| :---: | :---: | :---: |
| Format: | XCH A,Rr |  |
| Bit Pattern: | $11001 r r r$ |  |
|  | 0 |  |
| Operation: | $\begin{aligned} & \text { temp } \leftarrow(R r) \\ & (R r) \leftarrow(A) \\ & (A) \leftarrow \text { temp } \end{aligned}$ |  |

Bytes: 1
Cycles: 1
Flags:


Description: This instruction exchanges the contents of register $r$ with the contents of the accumulator.

Example: $X C H$ A,R6 ; Exchange register 6 with the ; accumulator

Encoded Instruction:

| 11001100 |
| :--- |
| $7 \quad 0$ |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 10011001 | 1000000 |
| 70 | 0 |
| Register 6 | Register 6 |
| 1000000 | 10011001 |
| 7 | 70 |

Note: 5

## Exchange Memory with Accumulator

## Mnemonic: XCH

| Operands: | A <br> data address | Accumulator <br> $0<=$ data address $<=255$ |
| :--- | :--- | :--- |

Format: XCH A,data address
Bit Pattern:

| 11000101 | Data Address |
| :---: | :---: |
| 7 | 0 | $7 \quad 0$

Operation: $\quad$ temp $\leftarrow($ data address $)$
(data address) $\leftarrow(\mathrm{A})$
(A) $\leftarrow$ temp

Bytes: 2
Cycles: 1
Flags:


Description: This instruction exchanges the contents of the specified data address with the contents of the accumulator.

Example: $X C H A, 37 H \quad$; Exchange accumulator with the ; contents of location 37H

Encoded Instruction:

| 11000101 | 00110111 |
| :---: | :---: |
| 7 | 0 | $7 \quad 0$


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 01110111 | 11110000 |
| 70 | 7 |
| (37H) | (37H) |
| 11110000 | 01110111 |
| 70 | 70 |

Notes: 5,9

## Exchange Low Nibbles (Digits) of Indirect

## Address with Accumulator

Mnemonic: XCHD
Operands: A Accumulator
Rr Register $0<=r<=1$
Format: XCHD A,@Rr
Bit Pattern:

| $1101011 r$ |
| :--- |
| $7 \quad 0$ |

Operation: temp $\leftarrow((\mathrm{Rr}))$ 0-3
((Rr)) 0-3 $\leftarrow(A) 0-3$
(A) 0-3 $\leftarrow$ temp

Bytes: 1
Cycles: 1
Flags:


Description: This instruction exchanges the contents of the low order nibble (bits $0-3$ ) of the memory location addressed by the contents of register $r$ with the contents of the low order nibble (bits $0-3$ ) of the accumulator.


Notes: 5, 15

## Logical Exclusive OR Immediate Data

 to AccumulatorMnemonic: XRL

| Operands: | A | Accumulator |
| :--- | :--- | :--- |
|  | data | $-256<=$ data $<=+255$ |

Format: XRL A,\#data
Bit Pattern:

| 01100100 | Immediate Data |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(A) \leftarrow(A)$ XOR data
Bytes: 2
Cycles: 1
Flags:


Description: This instruction exclusive ORs the immediate data value to the contents of the accumulator. Bit $n$ of the result is 0 if bit $n$ of the accumulator equals bit $n$ of the data value; otherwise bit $n$ is 1 . It places the result in the accumulator.

Example: XRL A,\#OFH ; Complement the low order nibble
Encoded Instruction:

| 01100100 | 00001111 |
| :---: | ---: |
| 7 | 0 | $7 \quad 0$


| Before <br> Accumulator | After |
| :--- | :--- |
| 01110111 Accumulator |  |
| 7 | 0 |

Notes: 4, 5

## Logical Exclusive OR Indirect Address

## to Accumulator

## Mnemonic: XRi



Description: This instruction exclusive ORs the contents of the memory location addressed by the contents of register $r$ to the contents of the accumulator. Bit $n$ of the result is 0 if bit $n$ of the accumulator equals bit $n$ of the addressed location; otherwise bit $n$ is 1 . It places the result in the accumulator.

Example: XRLA,@RO ; XOR indirect address with
; accumulator
Encoded Instruction:

| 01100110 |
| :--- |
| 7 |

Before After
Accumulator
00101000

Accumulator

70

$$
00101001
$$

70

| Register 0 |
| :--- |
| 01010010 <br> 7 |


| Register 0 |
| :--- |
| 01010010 <br> 7 |

(52H)
00000001
7
(52H)


Notes: 5, 15

## Logical Exclusive OR Register to Accumulator

## Mnemonic: XRL

| Operands: | A | Accumulator |
| :--- | :--- | :--- |
|  | Rr | Register $0<=r<=7$ |

Format: XRL A,Rr
Bit Pattern:


Operation: $\quad(A) \leftarrow(A)$ XOR $(R r)$
Bytes: 1
Cycles: 1
Flags:


Description: This instruction exclusive ORs the contents of register $r$ to the contents of the accumulator. Bit $n$ of the result is 0 if bit $n$ of the accumulator equals bit $n$ of the specified register; otherwise bit $n$ is 1. It places the result in the accumulator.

Example: XRL A,R4 ; XOR R4 with accumulator
Encoded Instruction:

| 01101100 |
| :--- |
| $7 \quad 0$ |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 10010001 | 01110010 |
| 70 | 70 |
| Register 4 | Register 4 |
| 11100011 | 11100011 |
| 70 | 7 |

Note: 5

## Logical Exclusive OR Memory to Accumulator

## Mnemonic: XRL

$\begin{array}{lll}\text { Operands: } & \text { A } & \text { Accumulator } \\ & \text { data address } & 0<=\text { data address }<=255\end{array}$
Format: XRL A,data address

## Bit Pattern:

| 01100101 | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{XOR}$ (data address)
Bytes: 2
Cycles: 1
Flags:


Description: This instruction exclusive ORs the contents of the specified data address to the contents of the accumulator. Bit $n$ of the result is 0 if bit $n$ of the accumulator equals bit $n$ of the addressed location; otherwise bit $n$ is 1 . It places the result in the accumulator.

Example: $\quad$; X $\quad$ RL $A, 37 \mathrm{H}$ the contents of location 37H ; with accumulator

Encoded Instruction:

| 01100101 | 00110111 |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 01111111 | 11110111 |
| 70 | 7 |
| (37H) | (37H) |
| 10001000 | 10001000 |
| 70 | 70 |

Notes: 4, 8

## Logical Exclusive OR Immediate Data to Memory

Mnemonic: XRL
Operands: data address $0<=$ data address $<=255$
data $\quad-256<=$ data $<=+255$
Format: XRL data address,\#data
Bit Pattern:

| 01100011 | Data Address | Immediate Data |  |
| :---: | :---: | :---: | :---: |
| 7 | 0 | 7 | 07 |

Operation: $\quad$ (data address $) \leftarrow($ data address $)$ XOR data
Bytes: 3
Cycles: 2
Flags:


Description: This instruction exclusive ORs the immediate data value to the contents of the specified data address. Bit $n$ of the result is 0 if bit $n$ of the specified address equals bit $n$ of the data value; otherwise, bit $n$ is 1. It places the result in data memory at the specified address.

Example: XRL P1,\#51H ; XOR 51H with the contents of Port 1
Encoded Instruction:

| 01100011 | 10010000 | 01010001 |
| :---: | :---: | :---: |
| 70 | 7 | 70 |
| Before |  | After |
| Port 1 (90H) |  | Port 1 (90H) |
| 01110110 |  | 11100110 |
| 70 |  | 7 |

Notes: 4,9

## Logical Exclusive OR Accumulator to Memory

## Mnemonic: XRL

Operands: data address $0<=$ data address $<=255$
A Accumulator
Format: XRL data address, $A$
Bit Pattern:

| 01100010 | Data Address |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |

Operation: $\quad($ data address $) \leftarrow($ data address $)$ XOR A
Bytes: 2
Cycles: 1
Flags:


Description: This instruction exclusive ORs the contents of the accumulator to the contents of the specified data address. Bit $n$ of the result is 0 if bit $n$ of the accumulator equals bit $n$ of the specified address; otherwise bit $n$ is 1 . It places the result in data memory at the specified address.

Example: $\quad X R L 10 H, A \quad$ XOR the contents of 10 H with the ; accumulator

Encoded Instruction:

| 01100010 | 00010000 |  |
| :--- | :--- | :--- |
| 7 | 0 | 7 |


| Before | After |
| :---: | :---: |
| Accumulator | Accumulator |
| 11110000 | 11110000 |
| 70 | 70 |
| (10H) | (10H) |
| 00110001 | 11000001 |
| 70 | 7 |

Note: 9

## Notes

1. The low-order byte of the Program Counter is always placed on the stack first, followed by the high order byte.
2. The Stack Pointer always points to the byte most recently placed on the stack.
3. On the 8051 the contents of the Stack Pointer should never exceed 127. If the stack pointer exceeds 127, data pushed on the stack will be lost, and undefined data will be returned. The Stack Pointer will be incremented normally even though data is not recoverable.
4. The expression used as the data operand must evaluate to an eight-bit number. This limits the range of possible values in assembly time-expressions to between -256 and +255 inclusive.
5. The Parity Flag, PSW.0, always shows the parity of the accumulator. If the number of 1 's in the accumulator is odd, the parity flag is 1 ; otherwise, the parity flag will be 0 .
6. All addition operations affect the Carry Flag, PSW.7, and the Auxiliary Carry flag, PSW.6. The Carry flag receives the carry out from the bit 7 position (Most Significant Bit) in the accumulator. The Auxiliary Carry flag receives the carry out from the bit 3 position. Each is either set or cleared with each ADD operation.
7. The overflow flag ( OV ) is set when an operation produces an erroneous result (i.e. the sum of two negative numbers is positive, or the sum of two positive numbers is negative). OV is updated with each operation.
8. If one of the I/O ports is specified by the data address, then data will be taken from the port input pins.
9. If one of the I/O ports is specified by the data address, then data will be taken from, and returned to, the port latch.
10. The code address operand must be within the range of -128 and +127 inclusive of the incremented program counter's value.
11. The last byte of the encoded instruction is treated as a two's complement number, when it is added to the program counter.
12. The Program Counter is always incremented before the add.
13. The auxiliary carry flag is set if there is a borrow from bit 3 of the accumulator; otherwise, it is cleared.
14. The overflow flag ( OV ) is set when an operation produces an erroneous result (i.e. a positive number is subtracted from a negative number to produce a positive result, or a negative number is subtracted from a positive number to produce a negative result). OV is cleared with each correct operation.
15. On the 8051 the contents of the register used in the indirect address should not exceed 127. When the contents of the register is 128 or greater, source operands will return undefined data, and destination operands will cause data to be lost. In either case, the program will continue with no change in execution time or control flow.
16. If an I/O port is specified as the source operand, then the the port pins will be read. If an I/O port is the destination operand, then the port latch will receive the data.
17. If the stack pointer is 128 or greater, then invalid data will be returned on a POP or return.

This chapter describes the assembler directives. It shows how to define symbols and how to control the placement of code and data in program memory.

## Introduction

The MCS-51 assembler has several directives that permit you to set symbol values, reserve and initialize storage space, and control the placement of your code.

The directives should not be confused with instructions. They do not produce executable code, and with the exception of the DB and DW directives, they have no direct effect on the contents of code memory. What they do is change the state of the assembler, define user symbols, and add information (other than pure object code) to the object file (e.g., segment definitions).

The directives are divided into the following categories:

```
Symbol Definition
    SEGMENT
    EQU
    SET
    DATA
    IDATA
    XDATA
    BIT
    CODE
Storage Initialization/Reservation
    DS
    DB
    DW
    DBIT
Program Linkage
    PUBLIC
    EXTRN
    NAME
Assembler State Control
    ORG
    END
    Segment Selection Directives
        RSEG
        CSEG
        DSEG
        XSEG
        ISEG
        BSEG
    USING
```

The MCS-51 assembler is a two-pass assembler. In the first pass, symbol values are determined, and in the second, forward references are resolved, and object code is produced. This structure imposes a restriction on the source program: expressions
which define symbol values (see Symbol Definition Directives) and expressions which control the location counter (see ORG, DS, and DBIT directives) may not have forward references.

## The Location Counter

The location counter in ASM51 is a pointer to the address space of the active segment. When a segment is first activated, the location counter is 0 (unless a base address was specified using the segment select directives). The location counter is changed after each instruction by the length of the instruction. You can change its value with the ORG directive, which sets a new program origin for statements that follow it. The storage initialization and reservation directives (DS, DB, DW, and DBIT) change the value of the location counter as statements are encountered within a segment. If you change segments and later return to that segment, the location counter is restored to its previous value. Whenever the assembler encounters a label, it assigns to the label the current value of the location counter and the type of the current segment.

The dollar sign (\$) indicates the value of the active segment's location counter. When you use the location counter symbol, keep in mind that its value changes with each instruction, but only after that instruction has been completely evaluated. If you use $\$$ in an operand to an instruction or a directive, it represents the code address of the first byte of that instruction.

```
MSG: DB MSG_LENGTH,'THIS IS A MESSAGE'
MSG_LENGTH EQU $-MSG-1 ;message length
```


## Symbol Names

A symbol name must begin with a letter or a special character (either ? or __), followed by letters, special characters, or digits.

You can use up to 255 characters in a symbol name, but only the first 31 characters are significant. A symbol name may contain upper- or lower-case characters, but the assembler converts to upper-case characters for internal representation. So, to ASM51, "buffer" is the same as "BUFFER" and the name
"__A_THIRTY_ONE_CHARACTER_STRING__"
is the same as the name

```
"__A_THIRTY_ONE_CHARACTER_STRING_PLUS_THIS."
```

although the strings are different.
The instruction mnemonics, assembly-time operators, predefined bit and data addresses, segment attributes, and assembler directives may not be used as userdefined symbol names. For a complete list of these reserved words, refer to Appendix $F$.

## Statement Labels

A label is a symbol. All of the rules for forming symbol names apply to labels. A statement label is the first field in a line, but it may be preceded by any number of tabs or spaces. You must place a colon (:) after a label to identify it as a label. Only one label is permitted per line.

Labels are allowed only before empty statements, machine instructions, data initialization directives (DB and DW), and storage reservation directives (DS and DBIT). Simple names (without colons) can only precede symbol definition directives (EQU, SET, CODE, DATA, IDATA, XDATA, BIT, and SEGMENT). All other statements may not be preceded by labels or simple names.

When a label is defined, it receives a numeric value and segment type. The numeric value will always be the current value of the location counter of the currently selected segment at the point of use. The value of the label will be relocatable or absolute depending on the relocatability of the current segment. The segment type will be equivalent to the segment type of the current segment.

Several examples of lines containing labels are shown below:

```
LABEL1: DS 1
LABEL2: ;This line contains no instruction; it is an empty statement
LAB3: DB 27,33,'FIVE'
MOV_PROC:MOV DPTR,*LABEL3
```

You can use labels like any other symbol, as a memory address, or a numeric value in an assembly-time expression. A label, once defined, may not be redefined.

## Symbol Definition

The symbol definition directives allow you to create symbols that can be used to represent segments, registers, numbers, and addresses. None of these directives may be preceded by a label.

Symbols defined by these directives may not have been previously defined and may not be redefined by any means. The SET directive is the only exception to this.

## SEGMENT Directive

The format for the SEGMENT directive is shown below. Note that a label is not permitted.
relocatable_segment_name SEGMENT segment_type [relocation_type]
The SEGMENT directive allows you to declare a relocatable segment, assign a set of attributes, and initialize the location counter to zero (0).

Although the name of a relocatable segment must be unique in the module, you can define portions of the segment within other modules and let RL51 combine them. When you do this, the segment type attributes must all be the same and the relocation types must either be the same or be of two types, one of which is UNIT (see below). In the latter case, the more restrictive type will override.

The segment type specifies the address space where the segment will reside. The allowable segment types are:

- CODE-the code space
- XDATA-the external data space
- DATA - the internal data space accessible by direct addressing (0 to 127)
- IDATA-the entire internal data space accessible by indirect addressing ( 0 to 127)
- BIT-the bit space (overlapping locations 32 to 47 of the internal data space)

The relocation type, which is optional, defines the relocation possibilities to be assigned by the RL51. The allowable relocation types are:

- PAGE-specifies a segment whose start address must be on a 256-byte page boundary. Allowed only with CODE and XDATA segment types.
- INPAGE-specifies a segment which must be contained in a 256-byte page. Allowed only with CODE and XDATA segment types.
- INBLOCK-specifies a segment which must be contained in a 2048-byte block. Allowed only for CODE segments.
- BITADDRESSABLE-specifies a segment which will be relocated by RL51 within the bit space on a byte boundary. Allowed only for DATA segments; limited to a 16-byte maximum size.
- UNIT-specifies a segment which will be aligned on a unit boundary. This will be a byte boundary for CODE, XDATA, DATA, and IDATA segments and a bit boundary for BIT segments. This relocation type is the default value.


## NOTE

When used in expressions, the segment symbol stands for the base address of the combined segment.

Any DATA or IDATA segments may be used as a stack (there is no explicit stack segment).

For example,

| STACK | SEGMENT | IDATA |  |
| :--- | :--- | :--- | :--- |
|  | RSEG | STACK |  |
|  | DS | $10 H \quad$;Reserve 16 bytes for stack |  |
|  | $\cdot$ |  |  |
|  |  |  |  |
|  | MOV | SP,\#STACK-1 | ;nitialize stack pointer |

## EQU Directive

The format for the EQU directive is shown below. Note that a label is not permitted.

```
symbol__name EQU expression
```

or
symbol__name EQU special__assembler_symbol
The EQU directive assigns a numeric value or special assembler symbol to a specified symbol name. The symbol name must be a valid ASM51 symbol as described above.

If you assign an expression to the symbol, it must be an absolute or simple relocatable expression with no forward references. You can use the symbol as a data address, code address, bit address, or external data address depending on the segment type of the expression, i.e., the symbol will have the segment type of the expression. If the expression evaluates into NUMBER, the symbol will be considered as such and will be allowed to be used everywhere.

The special assembler symbols $A, R 0, R 1, R 2, R 3, R 4, R 5, R 6$, and 77 can be represented by user symbols defined with the EQU directive. If you define a symbol to a register value, it will have a type "REG". It can only be used in the place of that register in instruction operands.

A symbol defined by the EQU directive cannot be defined anywhere else.
The following examples show several uses of EQU:

| ACCUM | EQU | A | ; define ACCUM to stand for A <br> ; (the 8051 accumulator) |
| :---: | :---: | :---: | :---: |
| N27 | EQU | 27 | ; set N27 to equal 27 |
| HERE | EQU | \$ | ; set HERE to current location counter ; value |
| DADDR1 | EQU | ADDR0 + 1 | ; Assuming DADDRO is a DATA address ; DADDR1 will also be a DATA address |

## SET Directive

The format for the SET directive is shown below.
symbol_name SET expression
or
symbol_name SET special__assembler_symbol
The SET directive operates similiar to EQU. The difference is that the defined symbol can be redefined later, using another SET directive.

NOTE
You cannot set a symbol which was equated and you cannot equate a symbol which was set.

The following examples show several uses of SET:

| COUNT | SET | 0 | ; Initialize absolute counter |
| :--- | :--- | :--- | :--- |
| COUNT | SET | COUNT +1 | ;Increment absolute counter |
| HALF | SET | WHOLE/2 | ;Give half of WHOLE to HALF |
|  |  |  | ;the remainder is discarded |
| H20 | SET | 32 | ;Set H20 to 32 |
| INDIRECT | SET | R1 | ;Set INDIRECT to R1 |

## BIT Directive

The format for the BIT directive is shown below.
symbol__name BIT bit_address
The BIT directive assigns a bit address to the specified symbol name.
Bit address format is described in Chapter 2. The symbol gets the segment type BIT. A symbol defined as BIT may not be redefined elsewhere in the program.

The following examples show several uses of BIT:

|  | RSEG | DATA_SEG | ;A relocatable bit addressable segment |
| :--- | :--- | :--- | :--- |
| CONTROL: | DS | 1 |  |
| $\cdots$ |  |  |  |
| $\cdot$ |  |  |  |
| ALARM | BIT | CONTROL.0 | ;Bit in a relocatable byte |
| OPEN_DOOR | BIT | ALARM +1 | ;The next bit |
| RESET_BOARD | BIT | $060 H$ | ;An absolute bit |

## DATA Directive

The format for the DATA directive is shown below.

```
symbol__name DATA expression
```

The DATA directive assigns an on-chip data address to the specified symbol name. The expression must be an absolute or simple relocatable expression. Absolute expressions greater than 127 must specify a defined hardware register (see Chapter 1). The segment type of the expression must be eeither DATA or NUMBER. The symbol gets the segment type DATA.

A symbol defined by the DATA directive may not be redefined elsewhere in the program.

The following examples show several uses of DATA:

| CONIN | DATA | SBUF |
| :--- | :--- | :--- |
| TABLE_BASE DATA | 70H | ;define CONIN to address <br> ;the serial port buffer <br> ;define TABLE_BASE to be |
| TABLE_END DATA | 7FH | ;at location 70H <br> ;define TABLE_END to be <br> ;at top of RAM (7FH) |
| REL_TABLE DATA | REL_START +; Define REL_TABLE to be a <br> ;relocatable symbol (assuming |  |
| ;REL_START is) |  |  |

## XDATA Directive

The format for the XDATA directive is shown below.
symbol_name XDATA expression
The XDATA directive assigns an off-chip data address to the specified symbol name. The expression must be an absolute or simple relocatable expression. If the expression does not evaluate to a number, its segment type must be XDATA. The symbol gets the segment type XDATA. A symbol defined by the XDATA directive may not be redefined elsewhere in the program.

The following examples show several uses of XDATA:

|  | RSEG | XSEG1 |
| :--- | :--- | :--- |
|  |  |  |
|  | ORG |  |
| DATE: | 100H |  |
| DS | 5 | ;Define DATE to 100 H off XSEG1 base |
| TIME | XDATA DATE +5 | ;define TIME to be 5 bytes after DATE |
| PLACE | XDATA TIME +3 | ;define PLACE to be 3 bytes after TIME |

## IDATA Directive

The format for the IDATA directive is shown below.
symbol_name IDATA expression
The IDATA directive assigns an indirect internal data address to the specified symbol name. The expression must be an absolute or simple relocatable expression. Absolute expressions may not be larger than 127 for the 8051. The segment type of the expression must be either IDATA or NUMBER. The symbol gets the segment type IDATA. A symbol defined by the IDATA directive may not be redefined elsewhere in the program.

The following examples show several uses of IDATA:

| BUFFER | IDATA | 60 H |
| :--- | :--- | :--- |
| BUFFER_LEN | EQU | 20 H |
| BUFFER_END | IDATA | BUFFER + BUFFER_LEN-1 |

## CODE Directive

The format for the CODE directive is shown below.
symbol_name CODE expression
The CODE directive assigns a code address to the specified symbol name. The expression must be an absolute or simple relocatable expression. If the expression does not evaluate to a number, its segment type must be CODE. The symbol gets a segment type of CODE. A symbol defined by the CODE directive may not be redefined elsewhere in the program.

The following examples show several uses of the CODE directive:

| RESTART | CODE | 00 H |
| :--- | :--- | :--- |
| INT_VEC0 | CODE | 03 H |
| INT_VEC1 | CODE | 0 BH |
| INT_VEC2 | CODE | $1 B H$ |

## Storage Initialization and Reservation

The storage initialization and reservation directives are used to initialize and reserve space in either word, byte, or bit units. The space reserved starts at the point indicated by the current value of the location counter in the currently active segment. These directives may be preceded by a label.

## DS Directive

The format of the DS directive is as follows:
[label:] DS expression
The DS directive reserves space in byte units. It can be used in any segment except a BIT type segment. The expression must be a valid assembly-time expression with no forward references and no relocatable or external references. When a DS statement is encountered in a program, the location counter of the current segment is incremented by the value of the expression. The sum of the location counter and the specified expression should not exceed the limitations of the current address space, or those set by the current relocation type.

## DBIT Directive

The format of the DBIT directive is as follows:
[label:] DBIT expression
The DBIT directive reserves a space in bit units. It can be used only in a BIT type segment. The expression must be a valid assembly-time expression with no forward references. When the DBIT statement is encountered in a program, the location
counter of the current (BIT) segment is incremented by the value of the expression. Note that in a BIT segment, the basic unit of the location counter is in bits rather than bytes.

## DB Directive

The format for a DB directive is shown below:
[label:] DB expression_list
The DB directive initializes code memory with byte values. Therefore, a CODE type segment must be active. The expression list is a series of one or more byte values or strings separated by commas(,). A byte value can be represented as an absolute or simple relocatable expression or as a character string. Each item in the list (expression or character string) is placed in memory in the same order as it appears in the list.

The DB directive permits character strings longer than 2 characters, but they must not be part of an expression (i.e., you cannot use long character strings with an operator, including parentheses). If you specify the null character string as an item in the list (not as part of an expression), it generates no data. If the directive has a label, the value of the label will be the address of the first byte in the list.

The following examples show several ways you can specify the byte value list in a DB directive:

```
AGE: DB 'MARY',0,27,'BILL',0,25,`JOE',0,21,'SUE',0,18
    ; This DB statement lists the names (character strings)
    ; and ages (numbers) that have been placed in a list (the label
    ; AGE will address the "M' in "MARY')
PRIMES: DB 1,2,3,5,7,11,13,17,19,23,29,31,37,41,43,47,53
    ; This DB lists the first 17 prime numbers.
    ; (PRIMES is the address of 1)
QUOTE: DB 'THIS IS A QUOTE'" ; This is an example of how to put the
    ; quote character in a character
    ; string.
```


## DW Directive

The format for a DW statement is shown below:
[label:] DW expression_list
The DW directive initializes code memory with a list of word (16-bit) values. Therefore, a CODE type segment must be active. The expression list can be a series of one or more word values separated by commas(,). Word values can be absolute or simple relocatable expressions. If you use the location counter (\$) in the list, it evaluates to the code address of the word being initialized. Unlike the DB directive, no more than two characters are permitted in a character string, and the null character string evaluates to 0 .

Each item in the list is placed in memory in the same order as it appears in the list, with the high order byte first, followed by the low order byte (unlike the way it is handled by the ASM80/86). If the statement has a label, the value of the label will address the first value in the list (i.e., the high order byte of the first word).

The following examples show several ways you can specify the word value list in a DW directive:

```
ARRIVALS: DW 710,'AM', 943, 'AM', 315,'PM',941'PM'
    ; This DW lists several flight arrivals.
    ; The numbers and characters are encoded
    ; consecutively.
INVENTORY: DW 'F',27869, 'G',34524, 'X',27834
    ; This list of characters and numeric
    ; values will be encoded with the high
    ; order byte of each character string
    ; filled with zeros. INVENTORY will
    ; address a zero byte.
JUMP__TABLE DW GO__PROC,BREAK__PROC,DISPLAY_PROC
    ; A jump table is constructed by listing
    ; the procedure addresses
DW $, $-2, $-4, $-6 ; This DW statement initializes four
    ; words of memory with the same value.
    ; (The location counter is incremented
    ; by 2 for each item in the list.)
```


## Program Linkage

Program linkage directives allow the separately assembled modules to communicate by permitting intermodule references and the naming of modules.

## PUBLIC Directive

The format for the PUBLIC directive is shown below:
PUBLIC list_of_names
The PUBLIC directive allows symbols to be known outside the currently assembled module. If more than one name is declared public, the names must be separated by commas (,). Each symbol name may be declared public only once in a module. Any symbol declared PUBLIC must have been defined somewhere else in the program. Predefined symbols and symbols defined as registers or segments (declared via the SEGMENT directive) may not be specified as PUBLIC.

The following examples show several uses of the PUBLIC directive:

```
PUBLIC put_crlf, put__string,put_data__str
PUBLIC ascbin, binasc
PUBLIC liner
```


## EXTRN Directive

The format for the EXTRN directive is shown below:
EXTRN [segment_type (list_of_symbol_names)], ...
The EXTRN directive lists symbols to be referenced in the current module that are defined in other modules. This directive may appear anywhere in the program.

The list of external symbols must have a segment type associated with each symbol on the list. (The segment types are CODE, XDATA, DATA, IDATA, BIT, and NUMBER, i.e., a typeless symbol.) The segment type indicates the way a symbol may be used (e.g., a CODE type external symbol may be used as a target to a jump instruction but not as the target of a move instruction). At link and locate time, the segment type of the corresponding public symbol must match the segment type of the EXTRN directive. This match is accomplished if either type is NUMBER or if both types are the same.

The following examples show several uses of the EXTRN directive:

```
EXTRN CODE (put_crif, put_string, get_num), DATA (count,total)
EXTRN CODE (binasc, ascbin), NUMBER (table__size)
```


## NAME Directive

The format for the NAME directive is shown below:

NAME module_name
The NAME directive is used to identify the current program module. All the rules for naming apply to the module name. The NAME directive should be placed before all directives and machine instructions in the module. Only comments and control lines can precede the NAME directive.

If you choose not to use the name directive, the root (i.e., the file name without both the drive and the extension identifiers) of the source filename is used as the default.

## NOTE

When filename roots start with a digit and the NAME directive is not specified, the module name cannot be used in the RL51 module list (such a module name is illegal for RL51).

The symbol used in the NAME directive is considered undefined for the rest of the program unless it is specifically defined later.

The following examples show several uses of the NAME directive:
NAME track
NAME compass
NAME chapter_45

## Assembler State Controls

## END Directive

Every program must have an END statement. Its format is shown below:
END
The END statement must not have a label, and only a comment may appear on the line with it. The END statement should be the last line in the program; otherwise, this will produce an error.

## ORG Directive

The ORG directive is used to alter the assembler's location counter to set a new program origin for statements that follow the directive.

The format for the ORG directive is shown below. Note that a label is not permitted.
ORG expression
The expression should be an absolute or simple relocatable expression referencing the current segment and containing no forward references.

When the ORG directive is encountered in a program, the value of the expression is computed as the new value of the location counter specifying the address at which the next machine instruction or data item will be assembled in the current selected segment. If the current segment is absolute, the value will be an absolute address in the current segment; if the segment is relocatable, the value will be offset from the base address of the instance of the segment in the current module.

The ORG directive modifies the location counter; it does not generate a new segment. That is, when the location counter is incremented from the current value, the space between the previous and the current location counter becomes part of the current segment.

In an absolute segment, the location counter must not be decremented to an address below the beginning of that segment.

Examples:
ORG $(\$+10 \mathrm{H})$ AND OFFFOH ; set location counter to next
; 16-byte boundary
ORG 50
; set location counter to 50

## Segment Selection Directives

The segment selection directives will divert the succeeding code or data into the selected segment until another segment is selected by a segment selection directive. The directives may select a previously defined relocatable segment, or optionally create and select absolute segments.

The format for relocatable segment selection directives is shown below. Note that a label is not permitted and that the name must be previously defined as a segment name.

## RSEG segment name

The format for absolute segment select directives is shown below. Note that a label is not permitted here either.
$\left\{\begin{array}{l}\text { CSEG } \\ \text { XSEG } \\ \text { DSEG } \\ \text { ISEG } \\ \text { BSEG }\end{array}\right\} \quad$ [AT absolute_address]

CSEG, DSEG, ISEG, BSEG, and XSEG select an absolute segment within the code, internal data, indirect internal data, bit, or external data address spaces, respectively. If you choose to specify an absolute address (by including "AT absolute
address''), the assembler terminates the last absolute segment, if any, of the specified segment type, and creates a new absolute segment starting at that address . If you do not specify an absolute address, the last absolute segment of the specified type is continued. If no absolute segment of this type was selected and the absolute address is omitted, a new segment is created starting at location 0 . You cannot use any forward references and the start address must be an absolute expression.

Each segment has its own location counter; this location counter is always set to 0 in the initial state. The default segment is an absolute code segment; therefore, the initial state of the assembler is location 0 in the absolute code segment. When another segment is chosen for the first time, the location counter of the former segment retains the last active value. When that former segment is reselected, the location counter picks up at the last active value. You can use the ORG directive to change the location counter within the currently selected segment.

| DATA_SEG1 | SEGMENT | DATA | ; A relocatable data segment |
| :--- | :--- | :---: | :--- |
| CODE_SEG1 | SEGMENT | CODE | ; A relocatable code segment |
|  | BSEG | AT $70 H$ | ; Absolute bit segment |

## USING Directive

The format for the USING directive is shown below. Note that a label is not permitted.

USING expression
This directive notifies the assembler of the register bank that is used by the subsequent code. The expression is the number (between 0 and 3 inclusive) which refers to one of four register banks.

The USING directive allows you to use the predefined symbolic register addresses (AR0 through AR7) instead of their absolute addresses. In addition, the directive causes the assembler to reserve a space for the specified register bank.

Examples:

```
USING 3
PUSH AR2 ;Push register 2 of bank 3
USING 1
PUSH AR2 ;Push register 2 of bank1
```

Note that if you equate a symbol (e.g., using EQU directive) to an ARi symbol, the user-defined symbol will not change its value as a result of the subsequent USING directive.

## Introduction

The Macro Processing Language (MPL) of ASM51 is a string replacement facility. It permits you to write repeatedly used sections of code once and then insert that code at several places in your program. If several programmers are working on the same project, a library of macros can be developed and shared by the entire team. Perhaps MPL's most valuable capability is conditional assembly-with all microprocessors, compact configuration dependent code is very important to good program design. Conditional assembly of sections of code can help to achieve the most compact code possible.

This chapter documents MPL in three parts. The first section describes how to define and use your own macros. The second section defines the syntax and describes the operation of the macro processor's built-in functions. The final section of the chapter is devoted to advanced concepts in MPL.

The first two sections give enough information to begin using the macro processor. However, sometimes a more exact understanding of MPL's operation is needed. The advanced concepts section should fill those needs.

Don't hesitate to experiment. MPL is one of the most powerful and easy to use tools available to programmers.

## Macro Processor Overview

The macro processor views the source file in very different terms than the assembler. Figure 5-1 illustrates these two different views of the input file. To the assembler, the source file is a series of lines-control lines, instruction lines, and directive lines. To the macro processor, the source file is a long string of characters.

The figure below shows these two views of the source file.


Figure 5-1. Macro Processor versus AssemblerTwo Different Views of a Source File

All macro processing of the source file is performed before your code is assembled. Because of this independent processing of macros and assembly of code, we must differentiate between macro-time and assembly-time. At macro-time, assembly language symbols-labels, SET and EQU symbols, and the location counter are not known. Similarly, at assembly-time, no information about macros is known.

The macro processor scans the source file looking for macro calls. A macro call is a request to the processor to replace the call pattern of a built-in or user-defined macro with its return value.

When a macro call is encountered, the macro processor expands the call to its return value. The return value of a macro is then placed in a temporary workfile, and the macro processor continues. All characters that are not part of a macro call are copied into the temporary workfile.

The return value of a macro is the text that replaces the macro call. The return value of some macros is the null string. (The null string is a character string containing no characters.) In other words, when these macros are called, the call is removed from the input stream, and the assembler never sees any evidence of its presence. This is particularly useful for conditional assembly.

## Introduction to Creating and Calling Macros

The macro processor is a character string replacement facility. It searches the source file for a macro call, and then replaces the call with the macro's return value. A \% signals a macro call. $\%$ is the default metacharacter. The metacharacter must precede a macro call. Until the macro processor finds a metacharacter, it does not process text. It simply passes the text from the source file to a workfile, which is eventually assembled.

Since MPL only processes macro calls, it is necessary to call a macro in order to create other macros. The built-in function DEFINE creates macros. Built-in functions are a predefined part of the macro language, so they may be called without prior definition. The general syntax for DEFINE is:
\%[*]DEFINE(call-pattern)[local-symbol-list](macro-body)
DEFINE is the most important MPL built-in function. This section of the chapter is devoted to describing this built-in function. Each of the symbols in the syntax above (call-pattern, local-symbol-list, and macro-body) are thoroughly described in the pages that follow. In some cases we have abbreviated this general syntax to emphasize certain concepts.

## Creating Simple Macros

When you create a simple macro, there are two parts to a DEFINE call: the call pattern and the macro body. The call pattern defines the name used when the macro is called; the macro body defines the return value of the call.

The syntax of a simple macro definition is shown below:
\%*DEFINE (call-pattern) (macro-body)
The ' $\%$ ' is the metacharacter that signals a macro call. The ' ${ }^{*}$ ' is the literal character. The literal character is normally used when defining macros. The exact use of the literal character is discussed in the advanced concepts section of this chapter.

When you define a simple macro, the call-pattern is a macro identifier. It follows the metacharacter, when you call the macro in the source file. The rules for macro identifiers are the same as ASM51 symbol names.

- The identifier must begin with an alphabetic character (A,B,C,..., Z or $\mathrm{a}, \mathrm{b}, \mathrm{c}, \ldots, \mathrm{z}$ ) or a special character (a question mark ? or an underscore character(_)).
- The remaining characters may be alphabetic, special, or decimal digits ( $0,1,2, \ldots, 9$ ).
- Only the first 31 characters of a macro identifier are recognized as the unique identifier name. Upper and lower case characters are not distinguished in a macro identifier.

The macro-body is usually the return value of the macro call. However, the macrobody may contain calls to other macros. If so, the return value is actually the fully expanded macro body, including the calls to other macros. When you define a macro using the syntax shown above, macro calls contained in the body of the macro are not expanded, until you call the macro.

The syntax of DEFINE requires that left and right parentheses surround the macrobody. For this reason, you must have balanced parenthesis within the macro body (i.e., each left parenthesis must have a succeeding right parenthesis, and each right parenthesis must have a preceding left parenthesis). We call character strings that meet these requirements balanced-text.

To call a macro, you use the metacharacter followed by the call-pattern for the macro. (The literal character is not needed when you call a user-defined macro.) The macro processor will remove the call and insert the return value of the call. If the macro body contains any call to other macros, they will be replaced with their return value.

Once a macro has been created, it may be redefined by a second call to DEFINE.
The three examples below show several macro definitions. Their return values are also shown.

## Example 1:

Macro definition at the top of program:
\%*DEFINE(MOVE)(
MOV A,@R1
MOV @RO,A
INC R1
INC RO
)
Macro call as it appears in program (* literal character is not needed when you call the user-defined macro):

POP ACC
MOV R1,A
POP ACC
MOV RO,A
\%MOVE

The program after the macro processor makes the expansion:
POP ACC
MOV R1,A POP ACC
MOV RO,A
$\left.\begin{array}{l}\text { MOV A,@R1 } \\ \text { MOV @RO,A } \\ \text { INC R1 } \\ \text { INC RO }\end{array}\right\} \quad$ this is the return value

## Example 2:

Macro definition at the top of the program:

```
%*DEFINE (MULT)(
    MULAB
    JNB OV,($+6)
    LCALL OVFL__ERR
    )
```

The macro call as it appears in original program body:

```
MOV B,@R1
MOV A,@RO
%MULT
MOV@RO,A
```

The program after macro expansion:

```
MOV B,@R1
MOV A,@R0
```


MOV @RO,A

## Example 3:

Here is a macro that calls MULT to multiply 5 bytes:
\%*DEFINE(MULT_5)(
MOV R7,\#5 MOV R0,\#ADDR1 MOV R1,\#ADDR2
TOP: MOV B,@R1 MOV A,@R0 \%MULT
MOV@RO,A
INC RO
INC R1
DJNZ R7,TOP
)

This macro when called inserts the following code:


## Macros with Parameters

If the only thing the macro processor could do was simple string replacement, then it would not be very useful for most programming tasks. Each time we wanted to change even the simplest part of the macro's return value, we would have to redefine the macro. Parameters in macro calls allow more general purpose macros.

Parameters leave blanks or holes in a macro body that you will fill in when you call the macro. This permits you to design a single macro that produces code for many typical programming operations.

The term parameter refers to both the formal parameters that are specified when the macro is defined (the blanks), and the actual parameters or arguments that are specified when the macro is called (the fill-ins).

The syntax for defining macros with parameters is very similar to the syntax for simple macros. The call-pattern that we described earlier actually includes both the macro-name and an optional parameter-list. With this addition, the syntax for defining simple macros becomes:

```
%*DEFINE(macro-name[parameter-list]) (macro-body)
```

The ' $\%_{0} *$ DEFINE' is required for the same reasons described earlier.
The macro-name must be a valid macro identifier.
The parameter-list is a list of macro identifiers separated by macro delimiters. This comprises the formal parameters used in the macro. The macro identifier for each parameter in the list must be unique.

Typically, the macro delimiters are parentheses and commas. When using these delimiters, you would enclose the parameter list in parentheses and separate each formal parameter with a comma. When you define a macro using parentheses and commas as delimiters, you must use those same delimiters, when you call that macro. The Advanced Concepts section completely describes the use of macro delimiters. For now we will use parentheses and commas when defining macros.

The macro-body must be a balanced-text string. To indicate the locations of parameter replacement (the holes to be filled in by the actual parameters), place the parameter's name preceded by the metacharacter in the macro body. The parameters may be used any number of times and in any order within the macro body. If a user-defined macro has the same macro identifier name as one of the parameters to the macro, the macro may not be called within the macro body, because the parameter takes precedence.

The example below shows the definition of a macro with three dummy parametersSOURCE, DESTINATION, and COUNT. The macro will produce code to copy any number of bytes from one part of memory to another.

```
%*DEFINE(MOVE__BYTES(SOURCE,DESTINATION,COUNT))(
    MOV R7,#%COUNT
    MOV R1,#%SOURCE
    MOV R0,#%DESTINATION
    MOV A,@R1
    MOV @R0,A
    INC R1
    INC RO
    DJNZ R7,($-4)
    )
```

To call the above macro, you must use the metacharacter followed by the macro's name similar to simple macros without parameters. However, a list of the actual parameters must follow. The actual parameters must be surrounded by parentheses, and separated from each other by commas, as specified in the macro definition. The actual parameters must be balanced-text and may optionally contain calls to other macros. A simple call to the macro defined above might be:
\%MOVE_BYTES(8,16,8)
The above macro call produces the following code:
MOV R7,\#8
MOV R1,\#8
MOV R0,\#16
MOV A,@R1
MOV @RO,A
INC R1
INC RO
DJNZ R7,(\$-4)
The code above will copy the contents of register bank 2 to register bank 3. (We hope the user knows which bank is active when he executes this code.)

## LOCAL Symbols List

The DJNZ instruction above uses offset addressing (\$-4). If we chose to use a label for the jump destination, the macro could only be used once, since a second macro call would cause a conflict in label definitions. We could make the label a parameter and specify a different ASM51 symbol name each time we call the macro. The best way is to put the label in a LOCAL list. The LOCAL list construct allows you to use macro identifiers to specify assembly-time symbols. Each use of a LOCAL symbol in a macro guarantees that the symbol will be replaced by a unique assembly-time symbol.

The macro processor increments a counter each time your program calls a macro that uses the LOCAL construct. The counter is incremented once for each symbol in the LOCAL list. Symbols in the LOCAL list, when used in the macro body, receive a two to five digit suffix that is the hexadecimal value of the counter. The first time you call a macro that uses the LOCAL construct, the suffix is ' 00 '.

The syntax for the LOCAL construct in the DEFINE functions is shown below (This is the complete syntax for the built-in function DEFINE):
\%*DEFINE(macro-name [parameter-list]) [LOCAL local-list] (macro-body)
The local-list is a list of valid macro identifiers separated by spaces. The LOCAL construct in a macro has no affect on the syntax of a macro call.

The example below shows the MOVE__BYTES macro definition that uses a LOCAL list:

```
    %*DEFINE(MOVE_BYTES(SOURCE,DESTINATION,COUNT)) LOCAL LABEL
    (MOV R7,*%COUNT
    MOV R1,#%SOURCE
        MOV RO,#%DESTINATION
%LABEL: MOV A,@R1
        MOV @RO,A
        INC R1
        INC RO
        DJNZ R7,%LABEL
        )
```

The following macro call:
\%MOVE_BYTES(67,100,20)
might produce this code (if this is the eleventh call to a macro using a LOCAL list):

```
MOV R7,#27
MOV R1,#67
MOV R0,#100
    MOV@RO,A
    INC R1
    INC RO
    DJNZ R7,LABELOA
```

LABELOA: MOV A,@R1

NOTE
Since macro identifiers follow the same rules as ASM51, you can use any macro identifier in a LOCAL list. However, if you use long identifier names (31 characters or more), the appended call number will be lost when the assembler truncates the excess characters.

## The Macro Processor's Built-in Functions

The macro processor has several built-in or predefined macro functions. These built-in functions perform many useful operations that would be difficult or impossible to produce in a user-defined macro. An important difference between a user-defined macro and a built-in function is that user-defined macros may be redefined, while built-in functions can not be redefined.

We have already seen one of these built-in functions, DEFINE. DEFINE creates user-defined macros. DEFINE does this by adding an entry in the macro processor's table of macro definitions. Each entry in the table includes the call-pattern for a macro, and its macro body. Entries for the built-in functions are present when the macro processor begins operation.

Other built-in functions perform numerical and logical expression evaluation, affect control flow of the macro processor, manipulate character strings, and perform console I/O.

## Comment, Escape, Bracket and METACHAR Built-in Functions

## Comment Function

The Macro Processing Language can be very subtle, and the operation of macros written in a straightforward manner may not be immediately obvious. Therefore, it is often necessary to comment your macro definitions. Besides, it's just good programming practice.

The macro processor's comment function has the following syntax:
\%'text'
or
\%'text end-of-line
The comment function always evaluates to the null string. Two terminating characters are recognized, the apostrophe and the end-of-line (line feed character, ASCII OAH). The second form of the call allows you to spread macro definitions over several lines, while avoiding any unwanted end-of-lines in the return value. In either form of the comment function, the text or comment is not evaluated for macro calls.

The example below shows a commented macro definition:

```
    %*DEFINE(MOVE__BYTES(SOURCE,DESTINATION,COUNT)) LOCAL LABEL
    (
        MOV R7,#%COUNT %' iteration argument %COUNT '
        MOV R1,#%SOURCE %' source address argument %SOURCE
            MOV RO,#%DESTINATION %'destination address argument'
%LABEL%`%LABEL is a local symbol that will be appended with a unique number
: MOV A,@R1
            MOV @RO,A
            INC R1
            INC RO
            DJNZ R7,%LABEL %'This is the same local symbol and
                                    %'receives the same unique ID
            )
```

Call to above macro:
\%MOVE__BYTES(27H,37H,5)
Return value from above call:
MOV R7,\#5
MOV R1,\#27H MOV R0,\#37H
MOV A,@R1
MOV @R0,A
INC R1
INC R0
DJNZ R7,LABEL07

Notice that the comments that were terminated with end-of-line removed the end-ofline character along with the rest of the comment. Because of this, the second line has two instuctions on it. That line will produce an error when assembled. However, when the comment was removed from the line containing the label \%LABEL, the colon was raised to the same line making it a legal instruction.

Note that the metacharacter is not recognized as a call to the macro processor when it appears in the comment function.

## Escape Function

Occasionally, it is necessary to prevent the macro processor from processing text. There are two built-in functions that perform this operation: the escape function and the bracket function.

The escape function interrupts the processor from its normal scanning of text. The syntax for this function is shown below:
\%n text-n-characters-long
The metacharacter followed by a single decimal digit designates that the specified number of characters (maximum is 9 ) shall not be evaluated. The escape function is useful for inserting a metacharacter as text, adding a comma as part of an argument, or placing a single parenthesis in a character string that requires balanced parentheses.

Several examples of the escape function are shown below:

| Before Macro Expansion | After Macro Expansion |
| :--- | :--- |
| ; COMPUTE 10\%1\% OF SUM | $\rightarrow$; COMPUTE 10\% OF SUM |
| \%MACCALL(JANUARY 23\%1, 1980, | $\rightarrow$ JANUARY 23, 1980 |
| MARCH 15\%1, 1980, | $\rightarrow$ MARCH 15, 1980 |
| APRIL 9\%1, 1980) | $\rightarrow$ APRIL 9, 1980 |
|  | actual parameters |
| \%MACCALL(1\%1) ADD INPUTS, | $\rightarrow$ 1) ADD INPUTS |
| 2\%1) DIVIDE BY INPUT COUNT, | $\rightarrow$ 2) DIVIDE BY INPUT COUNT |
| 3\%1) GET INPUTS) | $\rightarrow$ 3) GET INPUTS |
|  | actual parameters |

## Bracket Function

The other built-in function that inhibits the macro processor from expanding text is the bracket function. The syntax of the bracket function is shown below:
\%(balanced-text)
The bracket function inhibits all macro processor expansion of the text contained within the parentheses. However, the escape function, the comment function, and parameter substitution are still recognized. Since there is no restriction for the length of the text within the bracket function, it is usually easier to use than the escape function. However, since balanced text is required and the metacharacter is interpreted, often this is not sufficient, and the escape function must be used.

Consider the following example of the bracket function.

```
%*DEFINE(DW(LIST,LBL))(
%LBL: DW %LIST
)
```

The macro above will add DW statements to the source file. It uses two parameters: one for the statement label and one for the DW expression list. Without the bracket function we would not be able to use more than one expression in the list, since the first comma would be interpreted as the delimiter separating the macro parameters. Bracket function permits more than one expression in the LIST argument:
\%DW(\%(198H, 3DBH, 163BH),PHONE) $\rightarrow$ PHONE: DW 198H, 3DBH, 163BH
In the example above, the bracket function prevents the character string ' 198 H , $3 \mathrm{DBH}, 163 \mathrm{BH}$ ' from being evaluated as separate parameters.

## METACHAR Function

The built-in function METACHAR allows you to redefine the metacharacter (\%). Its syntax is shown below:
\%METACHAR(balanced-text)
The balanced-text argument may be any number of characters long. However, only the first character in the string is taken to be the new metacharacter. Extreme caution should be taken when using METACHAR, since it can have catastrophic effects. Consider the example below:
\%METACHAR( \& )
In this example, METACHAR defines the space character to be the new metacharacter, since it is the first character in the balanced-text string!

## Numbers and Expressions in MPL

Many of the built-in functions recognize and evaluate numerical expressions in their arguments. The macros use the same rules for representing numbers as ASM51:

- Numbers may be represented in base 2 (B suffix), base 8 ( O or Q suffix), base 10 (D suffix or no suffix), and base 16 (H suffix).
- Internal representation of numbers is 16 bits ( 00 H to 0 FFFFH).
- All ASM51 operators are recognized, except the symbolic forms of the relational operators (i.e., $\langle\rangle,,=,\langle \rangle,\rangle=,<=$ ). The operators recognized by the macro processor and their precedence is shown in the list below:

1. ()
2. HIGH, LOW
3. *, $I, M O D, S H L$, SHR
4. +, - unary and binary forms
5. EQ, NE, LE, LT, GE, GT
6. NOT
7. AND
8. $O R, X O R$

Although assembly-time and macro-time expressions use the same operators, the macro processor cannot access the assembler's symbol table. The values of labels and SET and EQU symbols are not known during macro-time expression evaluation. Any attempt to use assembly-time symbols in a macro-time expression generates an error. However, you can define macro-time symbols with the predefined macro SET.

## SET Macro

The SET predefined macro permits you to define macro-time symbols to values. SET takes two arguments: a valid MPL identifier, and a macro-time numeric expression.

SET has the following syntax:
\%SET(macro-id,expression)
SET assigns the value of the numeric expression to the identifier, macro-id. macro-id must follow the same syntax conventions used for macro identifiers.

- The first character must be a letter of the alphabet or a question mark or an underscore.
- The remaining characters may be digits, letters, question marks, or underscores.
- Only the first 31 characters are recognized as the identifier name. Upper and lower case letters are not distinguished.

The SET macro call affects the macro-time symbol table only; when it is encountered in the source file, the macro processor replaces it with the null string. Symbols defined by SET can be redefined by a second SET call, or defined as a macro by a DEFINE call.

The following examples show several ways to use SET:

## Before Macro Expansion

```
%SET(COUNT,0)
%SET(OFFSET,16)
MOV R1,#%COUNT + %OFFSET
MOV R4,#%COUNT
```


## After Macro Expansion

$\rightarrow$ null string
$\rightarrow$ null string
$\rightarrow$ MOV R1, \#00H +10 H
$\rightarrow$ MOVR4,\#OOH

The SET symbol may be used in the expression that defines its own value.

```
%SET(COUNT,%COUNT + %OFFSET) }->\mathrm{ null string
%SET(OFFSET,%OFFSET * 2) }\quad->\mathrm{ null string
MOV R2,#%COUNT + %OFFSET }\quad->\mathrm{ MOV R2,#10H + 20H
MOV R5,#%COUNT }->\mathrm{ MOV R5,#10H
```

In the example above, macro-time symbols are used rather than assembly-time symbols because their value is shown wherever they are used. With assembly-time symbols, you must look in the symbol table for its value.

SET is a predefined macro, not a built-in function; as such it may be redefined, but we don't advise it.

## EVAL Function

The built-in function EVAL accepts an expression as its argument and returns the expression's value in hexadecimal. The syntax for EVAL is:
\%EVAL(expression)
The expression argument must be a legal macro-time expression.

The return-value from EVAL follows ASM51's rules for representing hexadecimal numbers (it has an ' $H$ ' suffix and when the leading digit is ' $A$ ', ' $B$ ', ' $C$ ', ' $D$ ', ' $E$ ', or ' $F$ ', it is preceded by 0 ). EVAL always returns at least 3 characters even when the argument evaluates to a single digit. The following examples show the return-value from EVAL:

## Before Macro Expansion

MOV A,\#\%EVAL(1+1); move two to A.
COUNT EQU \%EVAL $(33 \mathrm{H}+15 \mathrm{H}+0 \mathrm{~F} 00 \mathrm{H})$
ADD A,\#\%EVAL(10H-((13 + 6) * 2$)+7)$
\%SET(NUM1,44)
\%SET(NUM2,25H)
ANL A,\#\%EVAL(\%NUM1 LE \%NUM2) $\quad \rightarrow$ ANL A,\#00H

## Logical Expressions and String Comparisons in MPL

Several built-in functions return a logical value when they are called. Like relational operators that compare numbers and return true or false ( 0 FFFFH or 00 H ), these built-in functions compare character strings. If the function evaluates to 'TRUE,' then it returns the character string '0FFFFH' (this represents a 16-bit value containing all ones). If the function evaluates to 'FALSE,' then it returns ' $00 \mathrm{H}^{\prime}$ ' (this represents a 16 -bit value containing all zeros).

The built-in functions that return a logical value compare two balanced-text string arguments and return a logical value based on that comparison. The list of string comparison functions below shows the syntax and describes the type of comparison made for each. Both arguments to these functions may contain macro calls (the calls are expanded before the comparison is made).

| \%EQS(arg1,arg2) | True if both arguments are identical |
| :--- | :--- |
| \%NES(arg1, arg2) | True if arguments are different in any way |
| \%LTS(arg1, arg2) | True if first argument has a lower value than second argument |
| \%LES(arg1,arg2) | True if first argument has a lower value than second argument or if <br> both arguments are identical |
| \%GTS(arg1,arg2) | True if first argument has a higher value than second argument |
| \%GES(arg1,arg2) | True if first argument has a higher value than second argument, or <br> if both arguments are identical |

Before these functions perform a comparison, both arguments are completely expanded. Then the ASCII value of the first character in the first string is compared to the ASCII value of the first character in the second string. If they differ, then the string with the higher ASCII value is greater. If the first characters are the same, then the process continues with the second character in each string, and so on. Two strings of equal length that contain the same characters in the same order are equal.

The examples below show several calls to these macros:

## Before Macro Expansion After Macro Expansion

| \% EQS $(A B C, A B C)$ | $\rightarrow$ | OOH <br> false | the space after the comma is part of the second argument |
| :---: | :---: | :---: | :---: |
| \%LTS(CBA,cba) | $\rightarrow$ | OFFFFH true | the lower-case characters have a higher ASCII value than uppercase |
| \%GTS(11H,16D) | $\rightarrow$ | 00 H <br> false | these macros compare strings not numerical values ASCII ' 6 ' is greater ASCII '1' |
| \%GES(ABCDEFG,ABCDEFG ) | $\rightarrow$ | OOH <br> false | the space at the end of the second argument makes the second argument greater than the first |

As with any other macro, the arguments to the string comparison macros can be other macros.

```
%*DEFINE(DOG) (CAT)
%*DEFINE(MOUSE) (%DOG)
%EQS(%DOG,%MOUSE) }\quad->\quad\mathrm{ OFFFFH
```

true

## Control Flow Functions

Some built-in functions accept logical expressions in their arguments. Logical expressions follow the same rules as numeric expressions. The difference is in how the macro interprets the 16 -bit value that the expression represents. Once the expression has been evaluated to a 16 -bit value, MPL uses only the low-order bit to determine whether the expression is TRUE or FALSE. If the low-order bit is a one (the 16-bit numeric value is odd), the expression is TRUE. If the low-order bit is a zero (the 16 -bit value is even), the expression is FALSE.

Typically, you will use either the relational operators (EQ, NE, LE, LT, GT, or GE) or the string comparison functions (EQS, NES, LES, LTS, GTS, or GES) to specify a logical value. Since these operators and functions always evaluate to 0FFFFH (all ones) or 00 H (all zeros), you needn't worry about the single bit test. But remember, all numeric expressions are valid, and regardless of the value of the other 15 bits, only the least significant bit counts.

## IF Function

The IF built-in function evaluates a logical expression, and based on that expression, expands or witholds its text arguments. The syntax for the IF macro is shown below:

> . \%IF (expression) THEN (balanced-text1) [ELSE (balanced-text2)] FI

IF first evaluates the expression, if the low order bit is one, then balanced-text1 is expanded; if the low order bit is zero and the optional ELSE clause is included in the call, then balanced-text 2 is expanded. If the low order bit is zero and the ELSE clause is not included, the IF call returns the null string. FI must be included to terminate the call.

IF calls can be nested; when they are, the ELSE clause refers to the most recent IF call that is still open (not terminated by FI). FI terminates the most recent IF call that is still open.

Several examples of IF calls are shown below:
This is the simple form of the IF call with an ELSE clause.

```
%IF (%EQS(ADD,%OPERATION)) THEN (ADD A,R1) ELSE (SUBB A,R1) FI
```

This is an example of several nested IF calls.

```
open first IF %IF (%EQS(ADD,%OPERATION)) THEN (ADD A,R1
open second IF )ELSE (%IF (%EQS(SUBTRACT,%OPERATION)) THEN (SUBB A,R1
    )ELSE (MOV B,R1
open third IF %IF (%EQS(MULTIPLY,%OPERATION)) THEN (MUL AB
    )ELSE (DIV AB
        ) FI
close third IF
    ) FI
close first IF ) FI
```


## WHILE Function

The IF macro is useful for implementing one kind of conditional assemblyincluding or excluding lines of code in the source file. However, in many cases this is not enough. Often you may wish to perform macro operations until a certain condition is met. The built-in function WHILE provides this facility.

The syntax of the WHILE macro is shown below:

## \%WHILE (expression) (balanced-text)

WHILE first evaluates the expression. If the least significant bit is one, then the balanced-text is expanded; otherwise, it is not. Once the balanced-text has been expanded, the logical argument is retested and if the least significant bit is still one, then the balanced-text is again expanded. This continues until the logical argument proves false (the least significant bit is 0 ).

Since the macro continues processing until expression is false, the balanced-text should modify the expression, or else WHILE may never terminate.

A call to the built-in function EXIT will always terminate a WHILE macro. EXIT is described below.

The following examples show two common uses of the WHILE macro:

```
%SET(COUNTER,5)
%WHILE(%COUNTER GT 0)
(RR A
    %SET(COUNTER, %COUNTER -1)
)
%WHILE(%LOC_COUNTER LT OFFFFH) (NOP
                                    %SET(LOC__COUNTER, %LOC__COUNTER+1))
```

These examples use the SET macro and a macro-time symbol to count the iterations of the WHILE macro.

## REPEAT Function

MPL offers another built-in function that will perform the counting automatically. The built-in function REPEAT expands its balanced-text a specified number of times. The general form of the call to REPEAT is shown below:
\%REPEAT (expression) (balanced-text)
Unlike the IF and WHILE macros, REPEAT uses the expression for a numerical value that specifies the number of times the balanced-text will be expanded. The expression is evaluated once when the macro is first called, then the specified number of iterations is performed.

The examples below will perform the same text insertion as the WHILE examples above.

```
%REPEAT (5) (RR A
    )
%REPEAT (OFFFFH - %LOC_COUNTER) (NOP
    )
```


## EXIT Function

The EXIT built-in function terminates expansion of the most recently called REPEAT, WHILE or user-defined macro. It is most commonly used to avoid infinite loops (e.g., a WHILE expression that never becomes false, or a recursive user-defined macro that never terminates). It allows several exit points in the same macro.

The syntax for EXIT is:
\%EXIT
Several examples of how you might use the EXIT macro follow:
This use of EXIT terminates a recursive macro when an odd number of bytes are being added.

```
%*DEFINE (MEM__ADD_MEM (SOURCE,DESTIN,BYTES))
    (
    MOV A,%SOURCE
    ADDC A,%DESTIN
    MOV %DESTIN,A
    IF (%BYTES EQ 1) THEN (%EXIT) FI
    MOV A,%SOURCE + 1
    ADDC A, %DESTIN + 1
    MOV %DESTIN + 1, A
    IF (%BYTES GT 2) THEN (
    %MEM__ADD_MEM(%SOURCE + 2,%DESTIN + 2,%BYTES -2)) FI
    )
```

This EXIT is a simple jump out of a recursive loop.

```
%*DEFINE(UNTIL ( CONDITION,BODY))
( %BODY
    %IF (%CONDITION) THEN (%EXIT)
    ELSE (%UNTIL(%CONDITION,%BODY)) FI
    )
```


## String Manipulation Built-in Functions

The purpose of the Macro Processor is to manipulate character strings. Therefore, there are several built-in functions that perform common character string manipulation functions.

## LEN Function

The built-in function LEN takes a character string argument and returns the length of the character string in hexadecimal (the same format as EVAL). The character string argument to LEN is limited to 256 characters.

The syntax of the LEN macro call is shown below:

## \%LEN(balanced-text)

Several examples of calls to LEN and the hexadecimal numbers returned are shown below:

```
Before Macro Expansion
%LEN(A,B,C) }->\mathrm{ 05H commas are counted
%LEN() }->00\textrm{OH

\section*{After Macro Expansion}
```

%LEN(ABCDEFGHIJKLMNOPQRSTUVWXYZ)

```
%LEN(ABCDEFGHIJKLMNOPQRSTUVWXYZ)
```

| 1AH

```
| 1AH
\begin{tabular}{ll} 
\%LEN(A,B,C) & \(\rightarrow 05 \mathrm{H} \quad\) commas are counted \\
\%LEN () & \(\rightarrow 00 \mathrm{H}\)
\end{tabular}
```

```
%*DEFINE(CHEESE)(MOUSE)
```

%*DEFINE(CHEESE)(MOUSE)
%*DEFINE(DOG)(CAT)
%*DEFINE(DOG)(CAT)
%LEN(%DOG %CHEESE) }->09\textrm{H
%LEN(%DOG %CHEESE) }->09\textrm{H
^ the space after G is counted
^ the space after G is counted
as part of the length

```
```

        as part of the length
    ```
```


## SUBSTR Function

The built-in function SUBSTR returns a substring of its text argument. The macro takes three arguments: a character string to be divided and two numeric arguments. The syntax of the macro call to SUBSTR is shown below:
\%SUBSTR(balanced-text,expression1,expression2)
balanced-text is described above. It may contain macro calls.
expression 1 specifies the starting character of the substring.
expression 2 specifies the number of characters to be included in the substring.
If expression1 is zero or greater than the length of the argument string, then SUBSTR returns the null string.

If expression2 is zero, then SUBSTR returns the null string. If expression2 is greater than the remaining length of the string, then all characters from the start character to the end of the string are included.

The examples below show several calls to SUBSTR and the value returned:

| Before Macro Expansion | After Ma |
| :--- | :--- |
| \%SUBSTR(ABCDEFG,8,1) | $\rightarrow$ null |
| \%SUBSTR(ABCDEFG,3,0) | $\rightarrow$ null |
| \%SUBSTR(ABCDEFG,5,1) | $\rightarrow$ E |
| \%SUBSTR(ABCDEFG,5,100) | $\rightarrow$ EFG |
| \%SUBSTR(123(56)890,4,4) | $(56)$ |

## MATCH Function

The built-in function MATCH searches a character string for a delimiter character, and assigns the substrings on either side of the delimiter to the identifiers. The syntax of the MATCH call is shown below:
\%MATCH(identifier1 delimiter identifier2) (balanced-text)
identifier1 and identifier2 are valid MPL identifiers.
delimiter is the first character to follow identifier1. Typically, a space or comma is used, but any character that is not a macro identifier character may be used. You can find a more complete description of delimiters in the Advanced Concepts section at the end of the chapter.
balanced-text is as described earlier in the chapter. It may contain macro calls.
MATCH searches the balanced-text string for the specified delimiter. When the delimiter character is found, then all characters to the left of it are assigned to identifier 1 and all characters to the right are assigned to identifier2. If the delimiter is not found, the entire balanced-text string is assigned to identifierl and the null string is assigned to identifier2 .

The following example shows a typical use of the MATCH macro.

```
%MATCH(NEXT,LIST) (10H, 20H, 30H)
%WHILE(%LEN(%NEXT) NE 0) (
    MOV A,%NEXT
    ADD A,#22H
    MOV %NEXT,A
    %MATCH(NEXT,LIST)(%LIST)
)
```

Produces the following code:

| first iteration of WHILE | MOV A, 10 H <br> ADD A,*22H <br> MOV 10H,A |
| :---: | :---: |
| second | MOV A, 20H |
| iteration | ADD A,\#22H |
| of WHILE | MOV $20 \mathrm{H}, \mathrm{A}$ |
| third | MOV A, 30H |
| iteration | ADD A, ${ }^{\text {22 }}$ 2 H |
| of WHILE | MOV 30H,A |

## Console I/O Built-in Functions

There are two built-in functions that perform console I/O when expanded: IN and OUT. Their names describe the function each performs. IN outputs a greater than character ' $>$ ' as a prompt to the console, and returns the next line typed at the console. OUT outputs a string to the console; a call to OUT is replaced by the null string. The syntax of both macros is shown below:
\%IN
\%OUT(balanced-text)
Several examples of how these macros can be used are shown below:

```
    %OUT(ENTER NUMBER OF PROCESSORS IN SYSTEM?)
    %SET(PROC_COUNT,%IN)
    %OUT(ENTER THIS PROCESSOR'S ADDRESS?)
ADDRESS EQU %IN
    %OUT(ENTER BAUD RATE?)
    %SET(BAUD,%IN)
```

The following lines would be displayed at the console:

```
ENTER NUMBER OF PROCESSORS IN SYSTEM?>user response
ENTER THIS PROCESSOR'S ADDRESS?>user response
ENTER BAUD RATE?>user response
```


## Advanced MPL Concepts

For most programming problems, the Macro Processing Language syntax described above is sufficient. However, in some cases a more complete description of the macro processor's function is necessary.

However, it is impossible to describe all of the subtleties of the macro processor in a single chapter. With the rules described in this section, you should be able to discern, with a few simple tests, the answer to any specific question about MPL.

## Macro Delimiters

When we discussed the syntax for defining macros, we showed one type of delimiter. The parameter-list was surrounded by parentheses, and parameters were separated by commas. Because we used these delimiters to define a macro, a call to the macro required that these same delimiters be used. When we discussed the MATCH function, we mentioned that a space could be used as a delimiter. In fact the macro processor permits almost any character or group of characters to be used as a delimiter.

Regardless of the type of delimiter used to define a macro, once it has been defined, only the delimiters used in the definition can be used in the macro call. Macros defined with parentheses and commas require parentheses and commas in the macro call. Macros defined with spaces (or any other delimiter), require that delimiter when called.

Macro delimiters can be divided into three classes: implied blank delimiters, identifier (or id) delimiters, and literal delimiters.

## Implied Blank Delimiters

Implied blank delimiters are the easiest to use and contribute the most readability and flexibility to macro calls and definitions. An implied blank delimiter is one or more spaces, tabs or new lines (a carriage-return/linefeed pair) in any order. To define a macro that uses the implied blank delimiter, simply place one or more spaces, tabs, or new lines surrounding the parameter list and separating the formal parameters.

When you call the macro defined with the implied blank delimiter, each delimiter will match a series of spaces, tabs, or new lines. Each parameter in the call begins with the first non-blank character, and ends when a blank character is found.

An example of a macro defined using implied blank delimiters is:
\%*DEFINE(SENTENCE SUBJECT VERB OBJECT ) (THE \%SUBJECT \%VERB \%OBJECT.)

All of the following calls are valid for the above definition:

```
Before Macro Expansion
After Macro Expansion
    %SENTENCE TIME IS RIPE }\quad->\quad\mathrm{ THE TIME IS RIPE
    %SENTENCE CATS
        EAT
        FISH }->\mathrm{ THECATS EAT FISH
%SENTENCE
            PEOPLE
LIKE
                FREEDOM }->\mathrm{ THE PEOPLE LIKE FREEDOM
```


## Identifier Delimiters

Identifier (Id) delimiters are legal macro identifiers designated as delimiters. To define a macro that uses an id delimiter in its call pattern, you must prefix the delimiter with the commercial at symbol (@). You must separate the id delimiter from the macro identifiers (formal parameters or macro name) by a blank character.

When calling a macro defined with id delimiters, an implied blank delimiter is required to precede the id delimiter, but none is required to follow the id delimiter.

An example of a macro defined with id delimiters is:

```
%*DEFINE(ADD P1 @TO P2 @AND P3 )(
    MOV A,%P1
    ADD A,%P2
    MOV %P2,A
    MOV A,%P1
    ADD A,%P3
    MOV %P3,A
    )
```

The following call (note that no blank character follows the id delimiters TO and AND):

## \%ADD ATOM TOMOLECULE ANDCRYSTAL

returns this code when expanded:

```
MOV A,ATOM
ADD A,MOLECULE
MOV MOLECULE,A
MOV A,ATOM
ADD A,CRYSTAL
MOV CRYSTAL,A
```


## Literal Delimiters

The delimiters used when we documented user-defined macros (parentheses and commas) were literal delimiters. A literal delimiter can be any character except the metacharacter.

When you define a macro using a literal delimiter, you must use exactly that delimiter when you call the macro. If you do not include the specified delimiter character as it appears in the definition, it will generate a macro error.

When defining a macro, you must literalize the delimiter string, if the delimiter you wish to use meets any of the following conditions:

- uses more than one character,
- uses a macro identifier character (A-Z, 0-9, _, or ?),
- uses a commercial at (@),
- uses a space, tab, carriage-return, or linefeed,

You can use the escape function ( $\% n$ ) or the bracket function ( $\%()$ ) to literalize the delimiter string. Several examples of definitions and calls using a variety of literal delimiters are shown below:

This is the simple form shown earlier:

## Before Macro Expansion

\%*DEFINE(MAC(A,B)) (\%A \%B) \%MAC(4,5)

## After Macro Expansion

$\rightarrow$ null string
$\rightarrow 45$

In the following example brackets are used instead of parentheses. The commercial at symbol separates parameters:

```
%*DEFINE(MOV[A%(@)B]) (MOV %A,%B) }\quad->\mathrm{ null string
%MOV[P0@P1] }->\mathrm{ MOV P0,P1
```

In the next two examples, delimiters that could be id delimiters have been defined as literal delimiter (the differences are noted):

```
%*DEFINE(ADD (A%(AND)B))(ADD %A,%B) }->\mathrm{ null string
%ADD#27H) }->\mathrm{ ADD A,#27H
```

Spaces around AND are considered as part of the argument string.

To illustrate the differences between between id delimiters and literal delimiters, consider the following macro definition and call. (A similar macro definition is discussed with id delimiters):

```
%*DEFINE(ADD P1(TO)P2 %AND) P3 )(
        MOV A,%P1
        ADD A,%P2
        MOV %P2,A
        MOV A,%P1
        ADD A,%P3
        MOV %P3,A
    )
```

The following call:
\%ADD ATOM TOMOLECULE ANDCRYSTAL
returns this code when expanded (the TO in ATOM is recognized as the delimiter):

```
MOV A,A
ADD A,M TOMOLECULE
MOV M TOMOLECULE,A
MOV A,A
ADD A,CRYSTAL
MOV CRYSTAL,A
```


## Literal vs. Normal Mode

In normal mode, the macro processor scans text looking for the metacharacter. When it finds one, it begins expanding the macro call. Parameters are substituted and macro calls are expanded. This is the usual operation of the macro processor, but sometimes it is necessary to modify this mode of operation. The most common use of the literal mode is to prevent macro expansion. The literal character in DEFINE prevents the expansion of macros in the macro-body until you call the macro.

When you place the literal character in a DEFINE call, the macro processor shifts to literal mode while expanding the call. The effect is similar to surrounding the entire call with the bracket function. Parameters to the literalized call are expanded, the escape, comment, and bracket functions are also expanded, but no further processing is performed. If there are any calls to other macros, they are not expanded.

If there are no parameters in the macro being defined, the DEFINE built-in function can be called without the literal character. If the macro uses parameters, the macro processor will attempt to evaluate the formal parameters in the macro-body as parameterless macro calls.

The following example illustrates the difference between defining a macro in literal mode and normal mode:

```
%SET(TOM,1)
```

\%*DEFINE(AB) (\%EVAL(\%TOM))
\%DEFINE(CD) (\%EVAL(\%TOM))

When $A B$ and $C D$ are defined, TOM is equal to 1 . The macro body of $A B$ has not been evaluated due to the literal character, but the macro body of CD has been completely evaluated, since the literal character is not used in the definition. Changing the value of TOM has no effect on CD, but it changes the return value of AB, as illustrated below:

| Before Macro Expansion | After M |
| :--- | :--- |
| \%SET(TOM,2) |  |
| $\% A B$  <br> $\% C D$  <br> $02 H$  |  |

The macros themselves can be called with the literal character. The return value then is the unexpanded body:

```
%*CD 趷 01H
%*AB 趷 %EVAL(%TOM)
```

The literalized calls to $A B$ and $C D$ show that $C D$ evaluates to 01 H , while $A B$ contains a macro call to EVAL with \%TOM as its parameter.

## Algorithm for Evaluating Macro Calls

The Algorithm the macro processor uses for evaluating the source file can be seen in 6 steps:

1. Scan source until metacharacter is found.
2. Isolate call pattern. See note below.
3. If macro has parameters, expand each parameter from left to right (initiate step one on actual parameter), before expanding next parameter.
4. Substitute actual parameters for formal parameters in macro body.
5. If literal character is not used, initiate step one on macro body.
6. Insert result into output stream.

## NOTE

When isolating the call pattern, the macro processor is actually scanning input for the specified delimiter. All text found between delimiters is considered the actual parameter. For this reason Id delimiters need not be terminated by spaces in a call, and the 'TO' in 'ATOM' satisfied the literal delimiter, when the ' $M$ TOMOLECULE' became the second parameter.

The terms 'input stream' and 'output stream' are used, because the return value of one macro may be a parameter to another. On the first iteration, the input stream is the source file. On the final iteration, the output stream is the temporary workfile that passes to the assembler.

The examples below illustrate the macro processor's evaluation algorithm:

```
%SET(TOM,3)
%*DEFINE(STEVE)(%SET(TOM,%TOM-1) %TOM)
%*DEFINE(ADAM(A,B))(
DB %A, %B, %A, %B, %A, %B
)
```

Here is a call ADAM in the normal mode with TOM as the first actual parameter and STEVE as the second actual parameter. The first parameter is completely expanded before the second parameter is expanded. After the call to ADAM has been completely expanded, TOM will have the value 02 H .

Before Macro Expansion<br>After Macro Expansion<br>\%ADAM (\%TOM,\%STEVE) $\quad \rightarrow$ DB $03 \mathrm{H}, 02 \mathrm{H}, 03 \mathrm{H}, 02 \mathrm{H}, 03 \mathrm{H}, 02 \mathrm{H}$

Now reverse the order of the two actual parameters. In this call to ADAM, STEVE is expanded first (and TOM is decremented) before the second parameter is evaluated. Both parameters have the same value.
\%SET(TOM,3)
\%ADAM(\%STEVE,\%TOM) $\rightarrow$ DB 02H, 02H, 02H, 02H, 02H, 02H
Now we will literalize the call to STEVE when it appears in the first actual parameter. This prevents STEVE from being expanded until it is inserted in the macro body, then it is expanded for each replacement of the formal parameters. Tom is evaluated before the substitution in the macro body.
\%SET(TOM,3)
\%ADAM(\%*STEVE,\%TOM) $\rightarrow$ DB 02H, 03H, 01H, 03H, 00H, 03H

This chapter describes how to invoke the MCS-51 Macro Assembler from your Intellec System running under the ISIS operating system. The assembler controls are also fully described.

## How to Invoke the MCS-51 Macro Assembler

The command to invoke the assembler is shown below:
[:Fn:]ASM51 [:Fn:]sourcefile[.extension] [controls]
You must specify the filename of the assembler ([:Fn:]ASM51) and the filename of your source code ([:Fn:]sourcefile[.extension]. The controls are optional.

ASM51 normally produces two output files. One contains a formatted listing of your source code. Unless you specify a particular filename with the PRINT control, it will have the same name as your source file, but with the extension 'LST'. The format for the listing file and how to change that format will be described in Chapter 7. The other file produced by the assembler is the object file. Unless you specify a particular filename with the OBJECT control, it will also have the same name as your source file, but its extension will be 'OBJ'.

For example note the assembler invocation below.

> -ASM51 PROG.SRC

If there were no controls in PROG.SRC that changed the default output files, ASM51 would produce two files. The listing file will be :F0:PROG.LST, and the object file will be :F0:PROG.OBJ.

In addition to the output files, ASM51 uses intermediate files named ASM51x.TMP. They will be deleted before the assembler completes execution. Normally these files will be created on the same drive as your source program; however, you can specify the drives to be used with the WORKFILES control.

Any control (except INCLUDE) can be used in the invocation line.
You can continue the invocation line on one or more additional lines by typing an ampersand (\&) before you type a carriage return. ASM51 prompts for the remainder of the invocation line by issuing a double asterisk followed by a blank (**). Since everything following an ampersand on a line is echoed, but ignored, you can comment the invocation line; these comments are echoed in the listing heading. (See Chapter 7 for an example.) Note the example below:

```
-ASM51 PROG.SRC DATE(9-30-81)& Comment
** TITLE(COMPLETE PROJECT REV. 3.0) & Comment
** GEN
```

Errors detected in the invocation line are considered fatal and the assembler aborts without processing the source program.

## Assembler Controls

Assemble controls may be entered in the invocation line as described above or on a control line in your source code. The general format for control lines is shown below:

## \$Control List [; Comment]

The dollar sign (\$) must be the first character on the line. The control list is zero or more controls separated by one or more spaces or tabs. The comment is optional.

ASM51 has two classes of controls: primary and general. The primary controls are set in the invocation line or the primary control lines and remain in effect throughout the assembly. For this reason, primary controls may only be used in the invocation line or in a control line at the beginning of the program. Only other control lines (that do not contain the INCLUDE control) may precede a line containing a primary control. The INCLUDE control terminates processing of primary controls.

If a Primary Control is specified in the invocation line and in the primary control lines, the first time counts. This enables the programmer to override primary controls via the invocation line.

The general controls are used to control the immediate action of the assembler. Typically their status is set and modified during an assembly. Control lines containing only general controls may be placed anywhere in your source code.

Table 6-1 lists all of the controls, their abbreviations, their default values, and a brief description of each.

Table 6-1. Assembler Controls

| Name | Primary/ General | Default | Abbrev. | Meaning |
| :---: | :---: | :---: | :---: | :---: |
| DATE(date) | P | DATE() | DA | Places string in header (max 9 characters) |
| DEBUG | P | NODEBUG | DB | Outputs debug symbol information to object file |
| NODEBUG | P |  | NODB | Symbol information not placed in object file |
| EJECT | G | Not Applicable | EJ | Continue listing on next page |
| ERRORPRINT[(FILE)] | P | NOERRORPRINT | EP | Designates a file to receive error messages in addition to the listing file defaults to :co: |
| NOERRORPRINT | P |  | NOEP | Designates that error messages will be printed in listing file only |
| GEN | G | GENONLY | GE | Generates a full listing of the macro expansion process including macro calls in the listing file |
| GENONLY | G |  | GO | List only the fully expanded source as if all lines generated by a macro call were already in source file |

Table 6-1. Assembler Controls (Cont'd.)

| Name | Primary/ General | Default | Abbrev. | Meaning |
| :---: | :---: | :---: | :---: | :---: |
| NOGEN | G | GENONLY | NOGE | List only the original source text in listing file |
| INCLUDE(FILE) | G | Not Applicable | IC | Designates a file to be included as part of the program |
| LIST | G | LIST | LI | Print subsequent lines of source in listing file |
| NOLIST | G |  | NOLI | Do not print subsequent lines of source in listing file |
| MACRO[(mempercent)] | P | MACRO(50) | MR | Evaluate and expand all macro calls. Allocate percentage of free memory for macro processing |
| NOMACRO | P |  | NOMR | Do not evaluate macro calls |
| OBJECT[(FILE)] | P | OBJECT(source.OBJ) | OJ | Designate file to receive object code |
| NOOBJECT | P |  | NOOJ | Designates that no object file will be created |
| PAGING | P | PAGING | PI | Designates that listing will be broken into pages and each will have a header |
| NOPAGING | P |  | NOPI | Designates that listing will contain no page breaks |
| PAGELENGTH( $n$ ) | P | PAGELENGTH(60) | PL | Sets maximum number of lines in each page of listing file (maximum $=65,535$ ) ( minimum $=10$ ) |
| PAGEWIDTH(n) | P | PAGEWIDTH(120) | PW | Sets maximum number of characters in each line of listing file (maximum $=132$; minimum $=80$ ) |
| $\operatorname{PRINT}[(F I L E)]$ | P | PRINT(source. LST) | PR | Designates file to receive source listing |
| NOPRINT | P |  | NOPR | Designates that no listing file will be created |
| SAVE | G | Not Applicable | SA | Stores current control setting for LIST and GEN |
| RESTORE | G |  | RS | Restores control setting from SAVE stack |
| $\begin{aligned} & \text { REGISTERBANK }(r b, \ldots) \\ & r b=0,1,2,3 \end{aligned}$ | P | REGISTERBANK(0) | RB | Indicates one or more banks used in program module |
| NOREGISTERBANK | P |  | NORB | Indicates that no banks are used. |
| SYMBOLS | P | SYMBOLS | SB | Creates a formatted table of all symbols used in program |
| NOSYMBOLS | P |  | NOSB | No symbol table created |
| TITLE(string) | G | TITLE() | TT | Places a string in all subsequent page headers (maximum 60 characters) |
| WORKFILES(:Fn:[,:Fm:]) | P | same drive as source file | WF | Designates alternate drives for temporary workfiles |
| XREF | P | NOXREF | XR | Creates a cross reference listing of all symbols used in program |
| NOXREF | P |  | NOXR | No cross reference list created |

## Control Definitions

## Control Switch Name: DATE

## Abbreviation: DA

Arguments: (string) (Nine characters maximum)
Control Class: Primary
Default: (Spaces inserted)
Definition: The assembler takes the character string specified as the argument and inserts it in the header. If you specify less than 9 characters, then it will be padded with blanks. If more than 9 characters are specified, then the character string will be truncated to the first nine characters. DATE is overridden by NOPRINT.

## NOTE

Any parentheses in the DATE string must be balanced.
Example: $\quad \$$ TITLE(PROJECT S.W.B. REV. 27) DATE(8-18-81)
(Header will look like this)
MCS-51 MACRO ASSEMBLER PROJECT S.W.B. REV. 27 8-18-81 PAGE 1

Control Switch Name: DEBUG/NODEBUG

Abbreviation: DB/NODB
Arguments: None
Control Class: Primary
Default: NODEBUG
Definition: Indicates whether debug symbol information shall be output to object file. If DEBUG is in effect the debug information will be output. This control must be used if you wish to run the program with an ICE-51.

DEBUG is overridden by NOOBJECT.
Example: \$DEBUG
Control Switch Name: ..... EJECT
Abbreviation: ..... EJ
Arguments: None
Control Class: General
Default: (New page started when PAGELENGTH reached)
Definition: Inserts formfeed into listing file, after the control line containingthe EJECT, and generates a header at top of the next page. Thecontrol is ignored if NOPAGING, NOPRINT, or NOLIST is ineffect.
Example: ..... \$EJECT
Control Switch Name: ERRORPRINT/NOERRORPRINT
Abbreviation: EP/NOEP
Arguments: (Filename) (Indicates file to receive error messages-argument optional.)
Control Class: Primary
Default: NOERRORPRINT
Definition: When ERRORPRINT is in effect, indicates that all erroneouslines of source and the corresponding error message shall be out-put to the specified file. This will not inhibit errors from beingplaced in listing file. If no argument is specified toERRORPRINT, then erroneous lines and error messages will bedisplayed at the console.
Example: \$ERRORPRINT

## Control Switch Name: GEN/GENONLY/NOGEN

Abbreviation: GE/GO/NOGE
Arguments: None
Control Class: General
Default: GENONLY
Definition: NOGEN indicates that only the contents of the source file shall beoutput to the listing file with macro call expansion not shown.Expansion will take place, but source lines generated will not bedisplayed in listing file, only the macro call.
GENONLY indicates that only the fully expanded macro calls will appear in the listing. The listing file appears as if the expanded text was originally in the source file with no macro calls. The macro calls will not be displayed, but the source lines generated by the calls will be in the listing file.
GEN indicates that each macro call shall be expanded showing nesting of macro calls. The macro call and the source lines generated by the macro call will be displayed in the listing file.
These controls are overridden by NOPRINT and NOLIST. (See Chapter 7 for examples of a macro calls listed with GEN, GENONLY and NOGEN in effect.)
Example: \$NOGEN

## Control Switch Name: INCLUDE

## Abbreviation: IC

Arguments: (Filename) (Identifies file to be included into program)
Control Class: General
Default: Not applicable.
Definition: Inserts the contents of the file specified in the argument into theprogram immediately following the control line. INCLUDE filesmay be nested.
The INCLUDE control may not appear in the invocation line,and it terminates processing of primary controls in the source.
Example: \$INCLUDE(:F1:IOPACK.SRC)
Control Switch Name: LIST/NOLIST
Abbreviation: LI/NOLI
Arguments: None
Control Class: General
Default: ..... LIST
Definition: Indicates whether subsequent lines of source text shall bedisplayed in listing file. A LIST control following a NOLIST willnot be displayed, but listing will continue with the next sequentialline. NOPRINT overrides LIST.
NOTE
Lines causing errors will be listed when NOLIST is ineffect.
Example: ..... \$NOLIST
Control Switch Name: MACRO/NOMACRO
Abbreviation: MR/NOMR
Arguments: (mempercent) (Optional. Indicates the percentage of the free memory to be used for macro processing.)
Control Class: Primary
Default: MACRO(50)
Definition: Indicates whether macro calls shall be expanded. If NOMACROis specified all macro calls will not be processed as macros. TheNOMACRO control will free additional symbol table space foruser-defined symbols.
Example: \$NOMACRO\$MACRO(30)

## Control Switch Name: OBJECT/NOOBJECT

Abbreviation: OJ/NOOJ
Arguments: (Filename) (Indicates file to receive object code-argument optional.)
Control Class: Primary
Default: OBJECT(sourcefile.OBJ)
Definition: Indicates whether object code shall be generated, and if so, thefile that will receive it. If you do not specify the argument, theobject file will be sourcefile.OBJ.
Example: ..... \$OBJECT(:F1:FINAL.REV)
Control Switch Name: PAGING/NOPAGING
Abbreviation: PI/NOPI
Arguments: None
Control Class: Primary
Default: ..... PAGING
Definition: Indicates whether page breaks shall be included in listing file. IfNOPAGING, then there will be no page breaks in the file, andlines will appear listed consecutively. A single header will beincluded at the top of the file. EJECT and PAGELENGTHcontrols will be ignored.
If PAGING, a formfeed and a page header will be inserted into the listing file whenever the number of lines since the last page break equals the PAGELENGTH value, or an EJECT control is encountered. The header includes the assembler designation, the name of the source file, the TITLE and DATE strings (if specified), and the page number.
Example: \$ NOPAGING
Control Switch Name: ..... PAGELENGTH
Abbreviation: ..... PL
Arguments: (n) (Decimal number greater than 9.)
Control Class: Primary
Default: PAGELENGTH(60)
Definition: Indicates the maximum number of printed lines on each page of the listing file. This number includes the page heading. The minimum value for PAGELENGTH is 10 . Values less than 10 will be treated as 10 . The maximum value permitted in the argument is 65,535.
Example: ..... \$ PAGELENGTH(132)
Control Switch Name: ..... PAGEWIDTH
Abbreviation: ..... PW
Arguments: (n) (Number indicates maximum characters per line.)
Control Class: Primary
Default: ..... PAGEWIDTH(120)
Definition: Indicates the maximum number of characters printed on a line in the listing file. The range of values permitted is from 80 to 132; values less than 80 are set to 80 ; values greater than 132 are set to 132.
Listing lines that exceed the PAGEWIDTH value will be wrapped around on the next lines in the listing, starting at column 80 .
Example: ..... \$
PAGEWIDTH(80)

## Control Switch Name: PRINT/NOPRINT

## Abbreviation: PR/NOPR

Arguments: (Filename) | (Indicates file to receive assembler listing- |
| :---: |
| argument optional.) |

Control Class: Primary
Default: PRINT(sourcefile.LST)
Definition: Indicates whether formatted source listing shall be generated,and, if so, what file will receive it. If you do not specify the argu-ment, the listing file will be sourcefile.LST. NOPRINT indicatesno listing file will be made.
Example: -ASM51 PROG.SRC PRINT(:LP:) \& print listing at line printer ..... **
Control Switch Name: ..... SAVE/RESTORE
Abbreviation: ..... SA/RS
Arguments: ..... None
Control Class: General
Default: Not applicable
Definition: Permits you to save and restore the state of the LIST and GENcontrols. SAVE stores the setting of these controls on the SAVEstack, which is internal to the assembler. RESTORE restores thesetting of the controls to the values most recently saved, but notyet restored. SAVEs can be nested to a depth of 8 .
NOTE

SAVE uses the values that were in effect on the line prior to the SAVE control line. Therefore, if the LIST control is in effect and the assembler encounters a control line containing NOLIST and SAVE (in any order on the line), the status LIST is saved on the stack. (The lines following the control line are not listed until a LIST or RESTORE is encountered.)

Example: \$save
Control Switch Name: REGISTERBANK / NOREGISTERBANK
Abbreviation: RB / NORB
Arguments: (rb, ...) (One or more of the permissable bank $\mathrm{rb}=0,1,2$, or 3 numbers separated by commas.)
Control Class: Primary
Default: REGISTERBANK(0)
Definition: Indicates the register banks used in the program module. Thisinformation is transferred to the RL51 and used for allocation ofregister bank memory. NORB specifies that no memory is initiallyreserved for register banks. Note that the USING directive alsoreserves register banks.
Example: REGISTERBANK(0,1)
Control Switch Name: SYMBOLS/NOSYMBOLS
Abbreviation: SB/NOSB
Argument: None
Control Class: Primary
Default: SYMBOLS
Definition: Indicates whether a symbol table shall be listed. NOSYMBOLSindicates no symbol table. SYMBOLS causes the table to belisted. NOSYMBOLS is overridden by XREF. SYMBOLS is over-ridden by NOPRINT. (See Chapter 7 for an example symbol tablelisting.)
Example: \$NOSYMBOLS
Control Switch Name: ..... TITLE
Abbreviation: ..... TT
Arguments: (string) (Up to 60 characters.)
Control Class: General
Default: (Spaces Inserted)
Definition: Permits you to include a title for the program. It will be printed in the header of every subsequent page. Titles longer than 60 characters will be truncated to the first 60 characters. (See Chapter 7 for an example of the title in the header.)
NOTE
Any parentheses in the TITLE string must be balanced.
Example: $\quad \$$ TITLE(Final Production Run)
Control Switch Name: WORKFILES
Abbreviation: ..... WF
Arguments: (:Fm:[,:Fn:]) (Drives to use for temporary work files-second argument optional.)
Control Class: Primary
Default: Drive that contains source file.
Definition: Indicates drives to be used to contain temporary workfiles. If twodrives are specified, the workfiles are split between them roughlyequally. If only one drive is specified, then all workfiles will beplaced on that drive. All workfiles are deleted before normaltermination.
Example: -ASM51:F1:BIGPR.SRC WORKFILES(:F4:,:F5:)
Control Switch Name: ..... XREF/NOXREF
Abbreviation: XR/NOXR
Arguments: None
Control Class: Primary
Default: NOXREF
Definition: Indicates that a cross reference table of the use of symbols shall beadded to the symbol table. Each cross reference table will list theline numbers of the lines that define the value of a symbol, and allof the lines that reference the symbol. A hash mark (\#) follows thenumbers of the lines that define the symbols value. XREF is over-ridden by NOPRINT. (See Chapter 7 for an example of a symboltable listing with XREF.)
Example: \$XREF

## CHAPTER 7 MESSAGES AND LISTING FILE FORMAT

This chapter discusses the meaning of error messages issued by ASM51. The format of the listing file is also described.

## Error Messages and Recovery

All error messages issued by ASM51 are either displayed on the console or listed in the listing file. Fatal errors, such as invocation line errors, are listed at the console and cause ASM51 to abnormally terminate. Errors detected in the source file do not cause the assembler to abort and usually allow at least the listing to continue.

## Console Error Messages

Upon detecting certain catastrophic conditions with the system hardware, or in the invocation line or one of the primary control lines, ASM51 will print an informative message at the console and abort processing.

These errors fall into three broad classes: I/O errors, internal errors and invocation line errors.

A list of these fatal control error messages and a description of the cause of each is shown below.

## I/O Errors

I/O error messages print with the following format:

```
ASM51 I/O ERROR-
    FILE: file type
    NAME: file name
    ERROR: ISIS error number and brief description
ASM51 TERMINATED
```

The list of possible file types is:

```
SOURCE
PRINT
OBJECT
INCLUDE
ERRORPRINT
ASM51 WORKFILE
ASM51 OVERLAY number
```

The list of possible error numbers is:

```
4-ILLEGAL PATH NAME
5-ILLEGAL OR UNRECOGNIZED DEVICE IN PATH
9-DIRECTORY FULL
12-ATTEMPT TO OPEN ALREADY OPEN FILE
13-NO SUCH FILE
14-WRITE PROTECTED FILE
22-OUTPUT MODE IMPOSSIBLE FOR SPECIFIED FILE
23-NO FILENAME SPECIFIED FOR A DISK FILE
28-NULL FILE EXTENSION
```


## ASM51 Internal Errors

The ASM51 internal errors indicate that an internal consistency check failed. A likely cause is that one of the files containing the assembler's overlays was corrupted or that a hardware failure occurred. If the problem persists, contact Intel Corporation via the Software Problem report.

These messages print in the following format:
**** ASM51 INTERNAL ERROR: message
Be sure to include the exact text of the message on the problem report.

## Invocation Line Errors

The invocation line error messages print in the following format:
ASM51 FATAL ERROR-
error message
The possible error messages are:
NO SOURCE FILE FOUND IN INVOCATION
If ASM51 scans the invocation line and cannot find the source file name, then this error will be issued and assembly aborted.

UNRECOGNIZABLE SOURCE FILE NAME
If the first character after "ASM51"' on the invocation line is not an " $\&$ " or a file character (i.e., ":'", letter, digit, ".''), then ASM51 issues this error and aborts.

ILLEGAL SOURCE FILE SPECIFICATION
If the source file is not a legal file name (does not conform to the ISIS-II rules for a path name), then this error is issued.

SOURCE TEXT MUST COME FROM A FILE
The source text must always come from a file, not devices like :TI: or :LP:.
NOT ENOUGH MEMORY
If there is not enough memory in your SERIES-II or MDS 800, then this error message will print out and ASM51 will abort.

If identical files are specified:
_ AND _ FILES ARE THE SAME
where the "_-" can be any of SOURCE, PRINT, OBJECT, and ERRORPRINT. It doesn't make sense for any of these files to be the same.

BAD WORKFILES COMMAND
If a WORKFILES control has no parameters (i.e., devices) or a device specification is incorrect, this error message is issued.

If ASM51 encounters anything other than a "," or a ")" when it is looking for the next workfile, then this error is issued.

```
BAD PAGELENGTH
BAD PAGEWIDTH
```

The parameter to pagelength and pagewidth must be a decimal number. The number may have leading and trailing blanks, but if there are any other extra characters in the parameter, then this error will be issued.

```
PAGELENGTH MISSING A PARAMETER
PAGEWIDTH MISSING A PARAMETER
DATE MISSING A PARAMETER
```

These commands require parameters. If there is no parameter, then assembly is aborted.

CANNOT HAVE INCLUDE IN INVOCATION
The INCLUDE command may appear only in the source text. Don't forget that command lines in the source file can contain primary commands, but only if they are the very first lines in the file. Also, if one of these lines has an INCLUDE on it, then that ends the primary command lines.

EOL ENCOUNTERED IN PARAMETER
A parameter in the invocation line is missing a right parenthesis.
COMMAND TOO LONG

A command word longer than 128 characters-very unlikely.
ILLEGAL CHARACTER IN INVOCATION
There was an illegal character in the invocation line-usually a typing error. (See error 403.)

UNRECOGNIZED COMMAND: <control-name>

This message is issued if a problem occurs in the invocation.
NO PARAMETER ALLOWED WITH control
The control specified may not be associated with the parameter.
TITLE MISSING A PARAMETER
The TITLE control was specified without the title string itself as a parameter.
TOO MANY RESTORES
More RESTORE controls encountered than the respective SAVE controls.
NO PARAMETER GIVEN FOR "REGISTERBANKS"
The REGISTERBANKS control was specified without the register bank numbers as parameters.

ERROR IN PARAMETER LIST FOR "REGISTERBANKS"

The parameter list of the REGISTERBANKS control contains an error.

## Listing File Error Messages

ASM51 features an advanced error-reporting mechanism. Some messages pinpoint the symbol or character at which the error was detected. Error messages printed in the source file are inserted into the listing after the lines on which the errors were detected.

They are of the following format:
*** ERROR \#eee, LINE \#III (ppp), message
where:

```
eee is the error number
III is the number of the line on which the error occurred
ppp is the line containing the last previous error
message is the English message corresponding to the error number
```

If the error is detected in pass 2, the clause "(PASS 2$)$ )" precedes the message. "(MACRO)'" precedes the message for macro errors; "(CONTROL)" precedes the message for control errors.

Errors which refer to character or symbol in a particular line of the source file do so by printing a pointer to the first item in the line that is not valid; e.g.:
*** $\qquad$ ^

The up arrow or vertical bar points to the first incorrect character in the line.
Error messages that appear in the listing file are given numbers. The numbers correspond to classes of errors. The classes of errors and the numbers reserved for these classes is shown in the list below:

```
    0-99 Source File Errors
300-399 Macro Errors
400-499 Control Errors
800-899 Special Assembler Errors
900-999 Fatal Errors
```

Errors numbered less than 800 are ordinary, non-fatal errors. Assembly of the error line can usually be regarded as suspect, but subsequent lines will be assembled. If an error occurs within a macro definition, the definition does not take place.

## Source File Error Messages

There follows a list of the error messages generated by ASM51, ordered by erfor number.

## *** ERROR *1 SYNTAX ERROR

This message is preceded by a pointer to the character at which the syntax error was detected.

ASM51 contains an internally-encoded grammar of the MCS-51 assembly language and requires your program to conform to that grammar. The syntax error is recognized at the item indicated in the error message; e.g.,

```
...TEMP SER }1
```

$\qquad$ -
gives a syntax error at the S . "SER" is unrecognized. However, sometimes the error is not detected until one or more characters later; e.g.,

```
...SETBEQU }
```

$\qquad$

```
\[
-_{\wedge}^{\wedge}
\]
```

gives a syntax error at "EQU". The error is that SETB is already defined as an instruction. The assembler interprets the line as a SETB instruction with "EQU 1" as the operand field. Since the keyword "EQU" is not a legal operand the "EQU" is flagged, even though the "SETB" is the user's mistake.

ASM51 discards the rest of the line when it finds a syntax error.

## *** ERROR \#2 SOURCE LINE LISTING TERMINATED AT 255 CHARACTERS

Listing of the source line was stopped at 255 characters. The entire line was interpreted, only the listing is incomplete.
*** ERROR \#3 ARITHMETIC OVERFLOW IN NUMERIC CONSTANT
This error is reported whenever the value expressed by a constant exceeds the internal representation of the assembler $(65,535)$.
*** ERROR \#4 ATTEMPT TO DIVIDE BY ZERO
This error occurs when the right hand side of a division or MOD operator evaluates to zero.
*** ERROR \#5 EXPRESSION WITH FORWARD REFERENCE NOT ALLOWED
Forward references are permitted only in the expression argument to DB, DW, and machine instructions. Change the expression to remove the forward reference, or define the symbols earlier in the program.
*** ERROR \#6 TYPE OF SET SYMBOL DOES NOT ALLOW REDEFINITION
This error occurs when the symbol being defined in a SET directive is a predefined assembler symbol or has been previously defined not using SET directive. For example, the following lines would cause this error on the second line.

```
SKIP_1: ADD A,R1
SKIP_1SET 22D
```


## *** ERROR \#7 SYMBOL ALREADY DEFINED

This message is given when the symbol has already been defined. To correct this error, use a different symbol name.

[^0]This error is caused when the left hand side of the bit selector (.) is not one of the bit addressable bytes. (See errors 40 and 9 .) Figure 2-2 shows all bitaddressable bytes. Several examples of lines that would cause this type of error are shown below.

JB 10H.5,LOOP
CLR 7FH. 0
MOV C,OAFH. 3
*** ERROR \#9 BAD BIT OFFSET IN BIT ADDRESS EXPRESSION
This error is caused when the right hand side of the bit selector (.) is out of range ( $0-7$ ). The assembler uses 0 in its place. The byte address, if correct, remains the same. (See errors 8, and 40.) Several examples of lines that would generate this error are shown below.

CLR 25H. 10
SETB $26 \mathrm{H} .5+4$
CPL PSW.-1

## *** ERROR \#10 TEXT FOUND BEYOND END STATEMENT - IGNORED

This is a warning-there are no ill effects. The extra text appears in the listing file, but it is not assembled.
*** ERROR \#11 PREMATURE END OF FILE (NO END STATEMENT)
There are no ill effects from omitting the END statement, other than this message.
** ERROR \#12 ILLEGAL CHARACTER IN NUMERIC CONSTANT
Numeric constants begin with decimal digits, and are delimited by the first non-numeric character. The set of legal characters for a constant is determined by the base:

1. Base 2: 0,1 , and the concluding $B$.
2. Base 8: 0-7, and the concluding $Q$ or $O$.
3. Base 10: $0-9$, and the concluding $D$ or null.
4. Base 16: 0-9, A-F, and the concluding $H$.

## *** ERROR \#13 ILLEGAL USE OF REGISTER NAME IN EXPRESSION

This error is caused by placing a forward reference symbol, defined as a register, in a numeric expression. An example of this type of error is shown below:

DB REGO
REGOEQU RO
*** ERROR \#14 SYMBOL IN LABEL FIELD ALREADY DEFINED
You can define a label only once in your program. If the symbol name has been defined anywhere else in the program this error will be generated.
** ERROR \#15 ILLEGAL CHARACTER
This message is preceded by a pointer to the illegal character.

A character that is not accepted by ASM51 was found in the input file. Either it is an unprintable ASCII character, in which case it is printed as an up arrow $\left.\mathbf{(}^{\wedge}\right)$, or it is printable but has no function in the assembly language. Edit the file to remove the illegal character.

## *** ERROR *16 MORE ERRORS DETECTED, NOT REPORTED

After the ninth source file Error on a given source line, this message is given and no more errors are reported for that line. Normal reporting resumes on the next source line. (See errors 300 and 400.)
*** ERROR \#17 ARITHMETIC OVERFLOW IN LOCATION COUNTER
This error is reported whenever the DS, DBIT, or ORG directive attempts to increase the location counter beyond the limits of the current address space. This may occur, for example, in CSEG when instructions cause the location counter to increment above 65,535.
*** ERROR \#18 UNDEFINED SYMBOL
This error is reported when an undefined symbol occurs in an expression. Zero is used in its place-this may cause subsequent errors.

## *** ERROR \#19 VALUE WILL NOT FIT INTO A BYTE

This error is issued whenever the expression used for a numeric operand that is encoded as a single byte is not in the range -256 to +255 .
*** ERROR \#20 OPERATION INVALID IN THIS SEGMENT
This error will occur if you use the DBIT directive not in a BIT type segment; or a DS directive in a BIT type segment, or if you attempt to initialize memory (use DB, DW, or a machine instruction) in a segment with different type than CODE.
*** ERROR \#21 STRING TERMINATED BY END-OF-LINE
All strings must be completely contained on one line.
*** ERROR \#22 STRING LONGER THAN 2 CHARACTERS NOT ALLOWED IN THIS CONTEXT
Outside of the DB directive all strings are treated as absolute numbers; hence, strings of 3 or more characters are overflow quantities. If this error occurs in a DW directive, you probably should be using DB.
*** ERROR \#23 STRING, NUMBER, OR IDENTIFIER CANNOT EXCEED 255 CHARACTERS
The maximum length of a character string (including surrounding quotes), a number, or an identifier is 255 characters.
*** ERROR \#24 DESTINATION ADDRESS OUT OF RANGE FOR INBLOCK REFERENCE
This error is caused by specifying an address that is outside the current 2 K byte block. The current block is defined by the five most significant bits of the address of the next instruction.
*** ERROR \#25 DESTINATION ADDRESS OUT OF RANGE FOR RELATIVE REFERENCE
A relative jump has a byte range ( -128 to +127 ) from the instruction that follows the jump instruction. Any address outside of this range will generate this error. You can correct this error in one of two ways: if the jump has a logical complement (e.g., JC and JNC), the following change could be made:

```
JC TOP to JNC SKIP
JMP TOP
SKIP:
```

If the instruction has no logical complement, then the following change could be made

DJNZ RO, TOP

```
to DJNZ RO, SKIP_1
                                    JMP SKIP__2
SKIP_1: JMP TOP
SKIP__2:
```

*** ERROR \#26 SEGMENT SYMBOL EXPECTED
The error occurs when the symbol specified by the RSEG directive is not a segment symbol, i.e., is not defined previously using the SEGMENT directive.
*** ERROR \#27 ABSOLUTE EXPRESSION EXPECTED
The error occurs when the operand to the following directives is not absolute: DS, DBIT, USING, CSEG, XSEG, DSEG, BSEG, and ISEG. In addition, the bit-offset in a byte.bit form should also be absolute.

## *** ERROR \#28 REFERENCE NOT TO CURRENT SEGMENT

The error occurs in two cases: if a relocatable expression in an ORG directive does not specify the current active segment; or if the absolute expression specifying the base address in a segment select directive is not of the correct segment type.

Examples
RSEG CODE_SEG1
CODE_SYM1: DB1
RSEG DATA_SEG1
ORG CODE_SYMB1 ;error\#28
CODE_SYMB2 CODE 200H
DSEG AT CODE_SYM2 ;error\#28
*** ERROR \#29 IDATA SEGMENT ADDRESS EXPECTED
The symbol specified on the left hand side of the bit selector(.) is not segment type DATA, or not in a bit-addressable relocatable type segment. The numeric value is used if possible, but may cause other errors. (See errors 37 and 8.)
*** ERROR \#30 PUBLIC ATTRIBUTE NOT ALLOWED FOR THIS SYMBOL
Occurs if the user attempts to define as public either segment symbols, external symbols, or predefined symbols.

## *** ERROR \#32 SEGMENT REFERENCE NOT ALLOWED IN THIS CONTEXT

Occurs if an external/segment symbol appears in a symbol definition directive (EQU, SET, DATA, etc.); or in contexts when absolute expressions are required (see error \#27).
*** ERROR \#33 TOO MANY RELOCATABLE SEGMENTS
The maximum number of relocatable segments has been exceeded.

## *** ERROR \#34 TOO MANY EXTERNAL SYMBOLS

The maximum,number of relocatable segments has been exceeded.
*** ERROR \#35 LOCATION COUNTER MAY NOT POINT BELOW SEGMENT BASE
Occurs if the user attempts, using the ORG directive, to set the location counter below the beginning of the current absolute segment.

Example
CSEG AT 200H ;starts an absolute segment at 200 H
ORG 1FFH ;error\#35
*** ERROR \#36 CODE SEGMENT ADDRESS EXPECTED
*** ERROR \#37 DATA SEGMENT ADDRESS EXPECTED
*** ERROR \#38 XDATA SEGMENT ADDRESS EXPECTED
*** ERROR \#39 BIT SEGMENT ADDRESS EXPECTED
These errors are caused by specifying a symbol with the wrong segment type in an operand to an instruction. The numeric value of that symbol is used, but it may cause subsequent errors (e.g., error 17).
*** ERROR \#40 BYTE OF BIT ADDRESS NOT IN BIT ADDRESSABLE DATA SEGMENT
The symbol specified on the left hand side of the bit selector (.) is not segment type DATA, or not in a bit-addressable relocatable type segment. The numeric value is used if possible, but may cause other errors. (See errors 37 and 8.)
*** ERROR \#41 INVALID HARDWARE REGISTER
The data address specified in the expression points to an unidentified location in the hardware register space ( 128 to 255).
*** ERROR \#42 BAD REGISTER BANK NUMBER
The register bank number specified for the USING directive should be in the range of 0 to 3 .
*** ERROR \#43 INVALID SIMPLE RELOCATABLE EXPRESSION
Symbol definition directives such as EQU, SET, DATA, CODE, etc., require a simple relocatable expression (or a special register symbol in the EQU/SET case). See Chapter 2.
*** ERROR \#44 INVALID RELOCATABLE EXPRESSION
The relocatable expression specified violates the rules of relocatable expressions as given in Chapter 2.

```
*** ERROR #45 INPAGE RELOCATED SEGMENT OVERFLOW
*** ERROR #46 INBLOCK RELOCATED SEGMENT OVERFLOW
*** ERROR #47 BITADDRESSABLE RELOCATED SEGMENT OVERFLOW
```

The relocatability of the current active segment specifies a limited segment size: INPAGE $=$ maximum 256 bytes; INBLOCK $=2048$ bytes; BITADDRESSABLE $=16$ bytes.
*** ERROR *48 ILLEGAL RELOCATION FOR SEGMENT TYPE
The segment type and relocatability of the defined segment is an invalid combination. See Chapter 4 on segment definition directive.

## Macro Error Messages

Error messages with numbers in the 300 's indicate macro call/expansion errors. Macro errors are followed by a trace of the macro call/expansion stack-a series of lines which print out the nesting of macro calls, expansions, INCLUDE files, etc.

Processing resumes in the original source file, with all INCLUDE files closed and macro calls terminated.
*** ERROR \#300 MORE ERRORS DETECTED, NOT REPORTED
After 100 Macro or Control Errors on a given source line, this message is given and no more errors are reported for that line. Normal reporting resumes on the next source line. If the last error reported is a Macro Error, then this message will be issued. (See errors 16 and 400.)

## ** ERROR \#301 UNDEFINED MACRO NAME

The text following a metacharacter (\%) is not a recognized user function name or built-in function. The reference is ignored and processing continues with the character following the name.
*** ERROR \#302 ILLEGAL EXIT MACRO
The built-in macro "EXIT" is not valid in this context. The call is ignored. A call to "EXIT" must allow an exit through a user function, or the WHILE or REPEAT built-in functions.
** ERROR \#303 FATAL SYSTEM ERROR
Loss of hardware and/or software integrity was discovered by the macro processor. Contact Intel Corporation.
***ERROR \#304 ILLEGAL EXPRESSION
A numeric expression was required as a parameter to one of the built-in macros EVAL, IF, WHILE, REPEAT, and SUBSTR. The built-in function call is aborted, and processing continues with the character following the illegal expression.
** ERROR \#305 MISSING "FI' IN "IF"
The IF built-in function did not have a FI terminator. The macro is processed, but may not be interpreted as you intended.

## ** ERROR *306 MISSING "THEN" IN "IF"

The IF built-in macro did not have a THEN clause following the conditional expression clause. The call to IF is aborted and processing continues at the point in the string at which the error was discovered.
*** ERROR *307 ILLEGAL ATTEMPT TO REDEFINE MACRO
It is illegal for a built-in function name or a parameter name to be redefined (with the DEFINE or MATCH built-ins). Also, a user function cannot be redefined inside an expansion of itself.

## *** ERROR \#308 MISSING IDENTIFIER IN DEFINE PATTERN

In DEFINE, the occurrence of "@" indicated that an identifier type delimiter followed. It did not. The DEFINE is aborted and scanning continues from the point at which the error was detected.
*** ERROR \#309 MISSING BALANCED STRING
A balanced string " (...)" in a call to a built-in function is not present. The macro function call is aborted and scanning continues from the point at which the error was detected.
*** ERROR \#310 MISSING LIST ITEM

In a built-in function, an item in its argument list is missing. The macro function call is aborted and scanning continues from the point at which the error was detected.
*** ERROR \#311 MISSING DELIMITER
A delimiter required by the scanning of a user-defined function is not present. The macro function call is aborted and scanning continues from the point at which the error was detected.

This error can occur only if a user function is defined with a call pattern containing two adjacent delimiters. If the first delimiter is scanned, but is not immediately followed by the second, this error is reported.
*** ERROR \#312 PREMATURE EOF
The end of the input file occurred while the call to the macro was being scanned. This usually occurs when. delimiter to a macro call is omitted, causing the macro processor to scan to the end of the file searching for the missing delimiter.

Note that even if the closing delimiter of a macro call is given, if any preceding delimiters are not given, this error may occur, since the macro processor searches for delimiters one at a time.

## *** ERROR \#313 DYNAMIC STORAGE (MACROS OR ARGUMENTS) OVERFLOW

Either a macro argument is too long (possibly because of a missing delimiter), or not enough space is available because of the number and size of macro definitions. All pending and active macros and INCLUDE's are popped and scanning continues in the primary source file. Increase the mempercent parameter of the MACRO control to overcome this error.

## *** ERROR \#314 MACRO STACK OVERFLOW

The macro context stack has overflowed. This stack is 64 deep and contains an entry for each of the following:

1. Every currently active input file (primary source plus currently nested INCLUDE's).
2. Every pending macro call, that is, all calls to macros whose arguments are still being scanned.
3. Every active macro call, that is, all macros whose values or bodies are currently being read. Included in this category are various temporary strings used during the expansion of some built-in macro functions.

The cause of this error is excessive recursion in macro calls, expansions, or INCLUDE's. All pending and active macros and INCLUDE's are popped and scanning continues in the primary source file.

## *** ERROR \#315 INPUT STACK OVERFLOW

The input stack is used in conjunction with the macro stack to save pointers to strings under analysis. The cause and recovery is the same as for the macro stack overflow.

## *** ERROR \#317 PATTERN TOO LONG

An element of a pattern, an identifier or delimiter, is longer than 31 characters, or the total pattern is longer than 255 characters. The DEFINE is aborted and scanning continues from the point at which the error was detected.
*** ERROR \#318 ILLEGAL METACHARACTER: "char"
The METACHAR built-in function has specified a character that cannot legally be used as a metacharacter: a blank, letter, digit, left or right parenthesis, or asterisk. The current metacharacter remains unchanged.

## *** ERROR \#319 UNBALANCED ")"' IN ARGUMENT TO USER DEFINED MACRO

During the scan of a user-defined macro, the parenthesis count went negative, indicating an unmatched right parenthesis. The macro function call is aborted and scanning continues from the point at which the error was detected.

## *** ERROR \#320 ILLEGAL ASCENDING CALL

Ascending calls are not permitted in the macro language. If a call is not complete when the end of a macro expansion is encountered, this message is issued and the call is aborted. A macro call beginning inside the body of a userdefined or built-in macro was incompletely contained inside that body, possibly because of a missing delimiter for the macro call.

## Control Error Messages

Control error messages are issued when something is wrong with a control line in the source file. Command language errors, when they occur in the invocation line or in a primary control line, are fatal. However, the errors listed below are not considered fatal. (See INVOCATION LINE ERRORS, described above.)
*** ERROR \#400 MORE ERRORS DETECTED, NOT REPORTED
After 100 Macro or Control Errors on a given source line, this message is given and no more errors are reported for that line. Normal reporting resumes on the next source line. If the last error reported is a Control Error, then this message will be issued. (See errors 16 and 300.)

## *** ERROR \#401 BAD PARAMETER TO CONTROL

What appears to be the parameter to a control is not correctly formed. This may be caused by the parameter missing a right parenthesis or if the parentheses are not correctly nested.

## *** ERROR \#402 MORE THAN ONE INCLUDE CONTROL ON A SINGLE LINE

ASM51 allows a maximum of one INCLUDE control on a single line. If more than one appears on a line, only the first (leftmost) is included, the rest are ignored.

## *** ERROR \#403 ILLEGAL CHARACTER IN COMMAND

When scanning a command line, ASM51 encountered an invalid character.
This error can be caused for a variety of reasons. The obvious one is that a command line was simply mistyped. The following example is somewhat less obvious:
\$TITLE('1)-GO')
The title parameter ends with the first right parenthesis, the one after the digit 1. The title string is "' 1 ". The next character "-" is illegal and will get error 403. The next two characters, "GO", form a valid command (the abbreviation for GENONLY) which will cause the listing mode to be set. The final two characters "')" will each receive error 403.

## *** ERROR \#406 TOO MANY WORKFILES - ONLY FIRST TWO USED

This error occurs when you specify more than two devices in the parameters to the WORKFILES control. Only the first two are used and the remaining list of devices is ignored until the next right parenthesis.
*** ERROR \#407 UNRECOGNIZED CONTROL OR MISPLACED PRIMARY CONTROL: <control-name>

The indicated control is not recognized as an ASM51 control in this context. It may be misspelled, mistyped, or incorrectly abbreviated.

A misplaced primary control is a likely cause of this error. Primary control lines must be at the start of the source file, preceding all non-control lines (even comments and blank lines).
** ERROR \#408 NO TITLE FOR TITLE CONTROL
This error is issued if the title control has no parameter. The resulting title will be a string of blanks.
*** ERROR \#409 NO PARAMETER ALLOWED WITH ABOVE CONTROL
The following controls do not have parameters:

| EJECT | NOOBJECT | NOMACRO |
| :--- | :--- | :--- |
| SAVE | NOPRINT | PAGING |
| RESTORE | NOPAGING | SYMBOLS |
| LIST | DEBUG | NOSYMBOLS |
| NOLIST | NODEBUG | XREF |
| GENONLY | NOERRORPRINT | NOXREF |
| GEN | NOGEN |  |

If one is included, then this error will be issued, and the parameter will be ignored.
*** ERROR \#410 SAVE STACK OVERFLOW
The SAVE stack has a depth of eight. If the program tries to save more than eight levels, then this message will be printed.
*** ERROR \#411 SAVE STACK UNDERFLOW
If a RESTORE command is executed and there has been no corresponding SAVE command, then this error will be printed.
*** ERROR \#413 PAGEWIDTH BELOW MINIMUM, SET TO 80
The minimum pagewidth value is 80 . If a pagewidth value less than 80 is given, 80 becomes the new pagewidth.
*** ERROR \#414 PAGELENGTH BELOW MINIMUM, SET TO 10
The minimum number of printed lines per page is 10 . If a value less than 10 is requested, 10 becomes the new pagelength.
*** ERROR \#415 PAGEWIDTH ABOVE MAXIMUM, SET TO 132
The maximum pagewidth value is 132 . If a value greater than 132 is requested then, 132 becomes the new pagewidth.

## Special Assembler Error Messages

Error messages in the 800 's should never occur. If you get one of these error messages, please notify Intel Corporation via the Software Problem Report included with this manual. All of these errors are listed below:
*** ERROR \#800 UNRECOGNIZED ERROR MESSAGE NUMBER
*** ERROR \#801 SOURCE FILE READING UNSYNCHRONIZED
*** ERROR \#802 INTERMEDIATE FILE READING UNSYNCHRONIZED
*** ERROR \#803 BAD OPERAND STACK POP REQUEST
*** ERROR \#804 PARSE STACK UNDERFLOW
*** ERROR \#805 INVALID EXPRESSION STACK CONFIGURATION

## Fatal Error Messages

Errors numbered in the 900's are fatal errors. They are marked by the line
"***FATAL ERROR ***"
preceding the message line. Assembly of the source code is halted. The remainder of the program is scanned and listed, but not assembled.
*** ERROR \#900 USER SYMBOL TABLE SPACE EXHAUSTED
You must either eliminate some symbols from your program, or if you don't use macros, the NOMACRO control will free additional symbol table space.

## *** ERROR \#901 PARSE STACK OVERFLOW

*** ERROR \#902 EXPRESSION STACK OVERFLOW

This error will be given only for grammatical entities far beyond the complication seen in normal programs.

## *** ERROR \#903 INTERMEDIATE FILE BUFFER OVERFLOW

This error indicates that a single source line has generated an excessive amount of information for pass 2 processing. In practical programs, the limit should be reached only for lines with a gigantic number of errors - correcting other errors should make this one go away.
*** ERROR \#904 USER NAME TABLE SPACE EXHAUSTED
This error indicates that the sum of the number of characters used to define the symbols contained in a source file exceeds the macro processor's capacity. Use shorter symbol names, or reduce the number of symbols in the program.

## Assembler Listing File Format

The MCS-51 assembler, unless overridden by controls, outputs two files: an object file and a listing file. The object file contains the machine code. The listing file contains a formatted copy of your source code with page headers and, if requested through controls (SYMBOL or XREF), a symbol table.


Figure 7-1. Example Listing File Format

| LOC | 08J |  | LINE | SOURCE |
| :---: | :---: | :---: | :---: | :---: |
| 0009 | D28三 |  | 13 | setb TR1 ; start clock |
|  |  |  | 14 | . |
|  |  |  | 15 | ; This is the main program. It ${ }^{\text {c }}$ an infinite loope |
|  |  |  | 16 | ; where each iteration prompts the console for 2 |
|  |  |  | 17 | ; input numbers and types out their sum. |
|  |  |  | 18 | START: |
|  |  |  | 19 | ; type message explaining how to correct a typo |
| 0008 | 900000 | F | 20. | mov DPTR,\#typo_msg |
| OJOE | 120000 | F | 21 | call put_string |
| 0011 | 120000 | F | 22 | call put_crlf |
|  |  |  | 23 | ; get first number from console |
| 0014 | 900000 | F | 24 | mov JPTRe\#num1_msg |
| 0017 | 120000 | $F$ | 25 | call put_string |
| 0014 | 120000 | F | 26 | call put_crlf |
| 0010 | 7800 | F | 27 | mov RD, \#num |
| 001 F | 120000 | F | 28 | call set_num |
| 0022 | 120000 | F | 29 | call put_crlf |
|  |  |  | 30 | ; get second number from console |
| 0025 | 900000 | F | 31 | mov DPTR,tnum2_mss |
| 0028 | 120000 | $\bar{F}$ | 32 | call put_string |
| 0028 | 120000 | F | 33 | call put_erlf |
| 002E | 7800 | $F$ | 34 | mov ROo\#num2 |
| 0030 | 120000 | F | 35 | call get_num |
| 0033 | 120000 | F | 36 37 | call put_crlf |
| 0036 | 7900 | F | 38 | mov R1, \#numi |
| 0038 | 120000 | F | 39 | call ascbin |
| 0038 | 7900 | F | 40 | mov R1, \#num2 |
| 0030 | 120000 | F | 41 | call ascbin |
|  |  |  | 42 | ; add the 2 numbers, and store the results in SUM |
| 0040 | E500 | F | 43 | mov annum1 |
| 0042 | 2500 | F | 44 | add arnum2 |
| 0044 | F500 | F | 45 | mov sumia ${ }^{\text {m }}$ convert SuM from binary to ASCII |
| 0046 | 7900 | F | 47 | mov R1,\#sum |
| 0048 | 120000 | F | 48 | call binasc |
|  |  |  | 49 | ; output sum to console |
| 0048 | 900000 | F | 50 | mov DPTR,\#sum_msg |
| 004E | 120000 | F | 51 | call put_string |
| 0051 | 7900 | F | 52 | mov R1, msum |
| 0053 | 7A04 |  | 53 | mov R20\#4 |
| 0055 | 120000 | F | 54 | call put_data_str |
| 0058 | 8031 |  | 55 | $j m p \text { start }$ |
| ---- |  |  | 57 | DSEG at 8 |
| 0008 |  |  | 58 59 | STACK: ds 8 ; at power-up the stack pointer is ;initialized to point here |
|  |  |  | 60 | ; |
|  |  |  | 61 62 | JATA_AREA segment DATA CONSTANT_AREA segment CODE |
|  |  |  | 62 63 | CONSTANT_AREA segment CODE ; |
| ---- |  |  | 64 | RSEG data_area |
| 0000 |  |  | 65 | NUM1: ds $\overline{4}$ |
| 0004 |  |  | 66 | NUM2: ds 4 |
| 0008 |  |  | 67 | SUM: ds 4 |
|  |  |  | 68 | ; |
|  |  |  | 69 | RSEG constant_area |
| 0000 | 54595045 |  | 70 | TYPO_MSG: db 'TYPE AX TO RETYPE A NUMBER*, OOH |
| 0004 | 205E5820 |  |  |  |
| 0008 | 544F2052 |  |  |  |
| 000C | 45545950 |  |  |  |
| 0010 | 45204120 |  |  |  |
| 0014 | 4E554042 |  |  |  |
| 0018 | 4552 |  |  |  |
| 001 A | 00 |  |  |  |

Figure 7-1. Example Listing File Format (Cont'd.)

```
MCS-51 MACRO ASSEMBLER SAMPLE
OO1B 54595045 T1 NUM1_MSG: db 'TYPE IN FIRST NUMBER: •OOH
3023 46495253
0027 54204E55
002B40424552
OJ2F 3A2O
J031 00
JO32 54595045 N2 NUM2_MSG: db `TYPE IN SECOND NUMBER: •OON
0036 20494E20
003A 5345434E
JO3E 4E44204E
004255404245
0046523420
0049 00
OO4A 54434520 T3 SUM_MSG: db PTHE SUM IS . OOH
004三53554020
0052495320
0055 00
74 E
```

SYMBOL TABLE LISTING


Figure 7-1. Example Listing File Format (Cont'd.)

## Listing File Heading

Every page has a header on the first line. It contains the words "MCS-51 MACRO ASSEMBLER" followed by the title, if specified. If the title is not specified, then the module name is used. It is derived from the NAME directive (if specified), or from the root of the source filename. On the extreme right side of the header, the date (if specified) and the page number are printed.

In addition to the normal header, the first page of listing includes a heading shown in figure 7-2. In it the assembler's version number is shown, the file name of the object file, if any, and the invocation line. The entire invocation line is displayed even if it extends over several lines.

```
MCS-51 MACRO ASSEMBLER SAMPLE PAGE 1
ISIS-II MCS-51 MACRO ASSEMBLER V2.0
OBJECT MODULE PLACED IN :F1:SAMP1.OBJ
ASSEMBLER INVOKED BY: :F1:ASM51:F1:SAMP1.A51 DEBUG
```

Figure 7-2. Example Heading

## Source Listing

The main body of the listing file is the formatted source listing. A section of formatted source is shown in figure 7-3.

| LOC | OBJ | LINE | SOURCE |
| :---: | :---: | :---: | :---: |
|  |  | 1 | NAME SAMPLE |
|  |  | 2 | ; |
|  |  | 3 | EXTRN code (put_crlf, put_string, put_data_str) |
|  |  | 4 | EXTRN code (get_num, binasc, ascbin) |
|  |  | 5 |  |
| ---- |  | 6 | CSEG |
|  |  | 7 | ; This is the initializing section. Execution |
|  |  | 8 | ; always starts at address 0 on power-up. |
| 0000 |  | 9 | ORG 0 |
| 0000 | 758920 | 10 | MOV TMOD,\#00100000B ; Set timer to auto-reload |
| 0003 | 758003 | 11 | MOV TH1,\#(-253) ; Set timer for 110 BAUD |
| 0006 | 7598 DA | 12 | MOV SCON,\#11011010B; Prepare the Serial Port |
| 0009 | D28E | 13 | SETB TR1 ; Start clock |
|  |  | 14 |  |
|  |  | 15 | ; This is the main program. It's an infinite loop, |
|  |  | 16 | ; where each iteration prompts the console for 2 |
|  |  | 17 | ; input numbers and types out their sum. |
|  |  | 18 | START: |

Figure 7-3. Example Source Listing

The format for each line in the listing file depends on the source line that appears on it. Instruction lines contain 4 fields. The name of each field and its meaning is shown in the list below:

- LOC shows the location relative or absolute (code address) of the first byte of the instruction. The value is displayed in hexadecimal.
- OBJ shows the actual machine code produced by the instruction, displayed in hexadecimal.
- If the object that corresponds to the printed line is to be fixed up (it contains external references or is relocatable), an " $F$ '' is printed after the OBJ field. The object fields to be fixed up contain zeroes.
- LINE shows the INCLUDE nesting level, if any, the number of source lines from the top of the program, and the macro nesting level, if any. All values in this field are displayed in decimal numbers.
- SOURCE shows the source line as it appears in the file. This line may be extended onto the subsequent lines in the listing file.

DB or DW directives are formatted similarly to instruction lines, except the OBJ field shows the data values placed in memory. All data values are shown. If the expression list is long, then it may take several lines in the listing file to display all of the values placed in memory. The extra lines will only contain the LOC and OBJ fields.

The directives that affect the location counter without initializing memory (e.g., ORG, DBIT, or DS) do not use the OBJ field, but the new value of the location counter is shown in the LOC field.

The SET and EQU directives do not have a LOC or OBJ field. In their place the assembler lists the value that the symbol is set to. If the symbol is defined to equal one of the registers, then 'REG' is placed in this field. The remainder of the directive line is formatted in the same way as the other directives.

## Format for Macros and INCLUDE Files

The format for lines generated by a macro call varies with the macro listing mode (GEN, GENONLY, or NOGEN). Figure 7-4 shows the format of the call macro calls listed with each of these modes in effect. In all three calls the same instructions are encoded, the only difference is in the listing of the macro call. Note that the macro nesting level is shown immediately to the right of the line number.


Figure 7-4. Examples of Macro Listing Modes

General control lines that appear in the source are interpreted by ASM51's macro processor and, as such, they are given a macro nesting level value. It is displayed immediately to the right of the line number. Lines added to the program as a result of the INCLUDE control are formatted just as if they appeared in the original source file, except that the INCLUDE nesting level is displayed immediately to the left of the line number.

The control line shown below has both an INCLUDE nesting level and a macro nesting level. The INCLUDE nesting level is preceded by a equal sign ' $=$ ', and the macro nesting level is preceded by a plus sign ' + '.

| LOC OBJ LINE | SOURCE |  |  |  |
| :--- | :--- | ---: | :--- | :--- |
|  |  |  |  |  |
|  | $=1$ | 101 | +1 | $\$$ SAVE NOLIST |

## Symbol Table

The symbol table is a list of all symbols defined in the program along with the status information about the symbol. Any predefined symbols used will also be listed in the symbol table. If the XREF control is used, the symbol table will contain information about where the symbol was used in the program.

The status information includes a NAME field, a TYPE field, a VALUE field, and an ATTRIBUTES field.

The TYPE field specifies the type of the symbol: ADDR if it is a memory address, NUMB if it is a pure number (e.g., as defined by EQU), SEG if it is a relocatable segment, and REG if a register. For ADDR and SEG symbols, the segment type is added to the type:

- C - CODE
- D - DATA
- X - XDATA
- I - IDATA
- B - BIT

The VALUE field shows the value of the symbol when the assembly was completed. For REG symbols, the name of the register is given. For NUMB and ADDR symbols, their absolute value (or if relocatable, their offset) is given, followed by A (absolute) or R (relocatable). For SEG symbols, the segment size is given here. Bit address and size are given by the byte part, a period (.), followed by the bit part. The scope attribute, if any, is PUB (public) or EXT (external). These are given after the VALUE field.

For the module name symbol, the TYPE and the VALUE fields contain dashes (-----).

The ATTRIBUTES field contains an additional piece of information for some symbols: relocation type for segments, segment name for relocatable symbols.

If the XREF control is used, then the symbol table listing will also contain all of the line numbers of each line of code that the symbol was used. If the value of the symbol was changed or defined on a line, then that line will have a hash mark (\#) following it. The line numbers are displayed in decimal.


Figure 7-5. Example Symbol Table Listing

If an inordinate number of symbol references are generated by your program, it may be impossible for the assembler to produce a complete XREF table for your entire program. In that event, the following warning message is issued at the head of the symbol table:
*** WARNING, XREFS ABANDONED AT LINE \#line
The XREF listing will be valid up to the specified line.

## Listing File Trailer

At the end of the listing, the assembler skips two lines and prints a two-line message in the following format:
[NO] REGISTER BANK(S) USED [: r r r r ], TARGET MACHINE(S): 8051
ASSEMBLY COMPLETE, $n$ ERRORS FOUND (I)
Where r's are the numbers of the register banks used, and $n$ and 1 are just like the console message. ASSEMBLY LANGUAGE BNF GRAMMAR

This appendix contains a Backus-Naur Form (BNF) grammar for all of the MCS-51 Assembly Language Constructions. It does not include the grammar for the macro facility. (See Chapter 5 and Appendix F.) Although BNF grammar is designed to define only syntax, the metasymbols and language breakdown have been selected to show the semantics of the language.

To simplify the grammar presented here, we have not defined all of the nuances of the language as rigorously as a complete BNF grammar would require. These exceptions are listed below.

- There are two types of controls, primary and general. A control line containing a primary control must be the first line in a program, or only preceded by other control lines.
- Some assembler directives may be used only while certain segment modes are in effect (e.g., the bit segment must be active when a DBIT directive is used).
- Operator precedence in expressions has not been defined.
- Symbol typing conventions are not identified.
- In some of the definitions we have used a few words of description, contained in double quotes.
- The ASCII string argument to the TITLE and DATE controls must either contain balanced parentheses or no parentheses at all.
- There has been no attempt to show the logical blanks (spaces or tabs) that separate the fields on a line.
- The symbol NULL is used to show that a meta-symbol may evaluate to nothing.
- Except within character strings, ASM51 makes no distinction between upper and lower case characters. All terminal symbols have been shown in upper case, but you can use upper or lower case in your source code (including within hex constants).
- The NAME statement may be preceded only by a control or empty lines. A comment line is considered an empty line.
- List of terms, e.g., <expression list>, unless defined explicitly implies a sequence of items separated by commas (,).
- Square brackets are used to enclose optional items.

| <Assembly Language Program> | $::=$ <Statement List> <End Statement> |
| :---: | :---: |
| <Statement List> | ::= <Statement> <Statement List> \| NULL |
| <End Statement> | $::=$ END <Comment><CRLF> |
| <Statement> | $::=<$ Control Line> \| <Instruction Line> \| |
|  | <Directive Line> |
| <Control Line> | $::=$ <Control List><CRLF> |
| <Control List> | $::=$ Control> <Control List> \| NULL |
| <Control> | $::=$ DATE(<ASC\\| String>) | DA(<ASC\| String>) | |
|  | DEBUG \| DE | |
|  | NODEBUG \| NODE | |
|  | EJECT \| EJ | |
|  | ERRORPRINT(<Filename>) \| EP(<Filename>) \| ERRORPRINT | EP | |
|  | NOERRORPRINT \| NOEP | |
|  | GENONLY \| GO | |
|  | NOGEN \| NOGE | |
|  | GEN \| GE | |
|  | INCLUDE(<Filename>) \| IC(<Filename>) \| |
|  | LIST \| LI | |
|  | NOLIST \| NOLI | |
|  | MACRO [(constant)] \| MR [(<constant>)] |
|  | NOMACRO \| NOMR | |
|  | OBJECT(<Filename>) \| OJ(<Filename>) \| OBJECT | OJ | |
|  | NOOBJECT \| NOOJ | |
|  | PAGING \| PI | |
|  | NOPAGING \| NOPI | |
|  | PAGELENGTH(<Constant>) \| PL(<Constant>) \| |
|  | PAGEWIDTH(<Constant>) \| PW(<Constant>) \| |
|  | PRINT(<Filename>) \| PR(<Filename>) \| PRINT | PR | |
|  | NOPRINT \| NOPR | |
|  | REGISTERBANK(<regbank_list>) \| RB(<regbank_list>) | |
|  | NOREGISTERBANK \| NORB | |
|  | SAVE \| SA | |
|  | RESTORE \| RS | |
|  | SYMBOLS \| SB | |
|  | NOSYMBOLS \| NOSB | |
|  | TITLE(<ASC\\| String>) | $\mathrm{TT}(<A S C \\|$ String $>$ ) \| |
|  | WORKFILES(<Drive name>, <Drive name>) \| WORKFILES(<Drive name>) \| |
|  | WF(<Drive name>,<Drive name>) \| WF(<Drive name>) \| |
|  | XREF \| XR | |
|  | NOXREF \| NOXR |
| <regbank> | $::=0\|1\| 2 \mid 3$ |
| <Instruction Line> | $::=$ Label> <Instruction> <Comment><CRLF> |
| <Label> | $::=$ SSymbol Name>: 1 |
|  | NULL |
| <Comment> | $::=$; ASCII String $>$ \| NULL |
| <Instruction> | $::=\langle$ Arithmetic Instruction> \| |
|  | <Multiplication Instruction> 1 |
|  | <Logic Instruction> I |
|  | <Data Move Instruction> I |
|  | <Jump Instruction> I |
|  | <Subroutine Instruction> \| |
|  | <Special Instruction> I |
|  | NULL |


| <Arithmetic Instruction> | $::=$ <Arithmetic Mnemonic><Accumulator>,<Byte Source> |
| :---: | :---: |
| <Arithmetic Mnemonic> | : $=$ ADD \| |
|  | ADDC $\dagger$ |
|  | SUBB |
| <Multiplication Instruction> | : $=$ DIV AB \| |
|  | MUL AB |
| <Logic Instruction> | ::= <Accumulator Logic Instruction> \| |
|  | <Data Address Logic Instruction> \| |
|  | <Bit Logic Instruction> |
| <Accumulator Logic Instruction> | $::=$ <Logic Mnemonic> <Accumulator>,<Byte Source> |
| <Data Address Logic Instruction> | $::=$ <Logic Mnemonic > <Data Address>, <Accumulator> \| |
|  | <Logic Mnemonic> <Data Address >, <lmmediate Data> |
| <Logic Mnemonic> | $:=$ ANL $\mid$ |
|  | ORL I |
|  | XRL |
| <Bit Logic Instruction> | $:=$ ANL C, <Bit Address > 1 |
|  | ANL C, I<Bit Address> \| |
|  | ORL C, <Bit Address> ${ }^{\text {- }}$ |
|  | ORL C,I<Bit Address> |
| <Data Move Instruction> | ::= <Bit Move Instruction> \| |
|  | <Byte Move Instruction> I |
|  | <External Move Instruction> I |
|  | <Code Move Instruction> I |
|  | <Exchange Instruction> I |
|  | <Data Pointer Load> |
| <Bit Move Instruction> | $::=$ MOV C,<Bit Address> 1 |
|  | MOV <Bit Address>,C |
| <Byte Move Instruction> | $::=$ MOV <Accumulator>,<Byte Source> \| |
|  | <Indirect Address Move> \| |
|  | <Data Address Move> I |
|  | <Register Move> |
| <Indirect Address Move> | $::=$ MOV <Indirect Address>,<Accumulator> \| |
|  | MOV <Indirect Address>,<lmmediate Data> \| |
|  | MOV <Indirect Address>,<Data Address> |
| <Data Address Move> | $::=$ MOV <Data Address>,<Accumulator> \| |
|  | MOV <Data Address>,<Byte Source> |
| <Register Move> | ::= MOV <Register>,<Accumulator> \| |
|  | MOV <Register>,<lmmediate Data> \| |
|  | MOV <Register>, <Data Address> I |
| <External Move Instruction> | $::=$ MOVX <Accumulator>,<Indirect Address> 1 |
|  | MOVX <Indirect Address >, <Accumulator> \| |
|  | MOVX <Accumulator>,@DPTR I |
|  | MOVX @ DPTR,<Accumulator> |
| <Code Move Instruction> | $::=$ MOVC $<$ Accumulator>,@A+PC \| |
|  | MOVC <Accumulator>, @ + DPTR |
| <Exchange Instruction> | $::=\mathrm{XCHD}$ <Accumulator>,</ndirect Address> \| |
|  | XCH <Accumulator>,<Byte Destination> |
| <Data Pointer Load> | ::= MOV DPTR,<Immediate Data> |
| <Jump Instruction> | $::=$ <Decrement Jump> \| |
|  | <Compare Jump>1 |
|  | <Test Jump> \| |
|  | <Always Jump> |


| <Decrement Jump> | ::= DJNZ <Register>,<Code Address> \| <br> DJNZ <Data Address>,<Code Address> |
| :---: | :---: |
| <Compare Jump> | $::=$ CJNE <Accumulator>,</mmediate Data, <Code Address> \| |
|  | CJNE <Accumulator>,<Data Address>,<Code Address> \| |
|  | CJNE <Indirect Address>,<lmmediate Data>,<Code Address> \| |
|  | CJNE <Register>,<lmmediate Data >,<Code Address> |
| <Test Jump> | $::=$ JC <Code Address> \| |
|  | JNC <Code Address> \| |
|  | JZ <Code Address> 1 |
|  | JNZ <Code Address> 1 |
|  | JB <Bit Address>,<Code Address> \| |
|  | JBC <Bit Address>,<Code Address> \| |
|  | JNB <Bit Address>,<Code Address> |
| <Always Jump> | : $=$ SJMP <Code Address> \| |
|  | AJMP <Code Address> 1 |
|  | LJMP <Code Address> 1 |
|  | JMP <Code Address> \| |
|  | JMP @ A + DPTR |
| <Subroutine Instruction> | $::=$ <Call Instruction> 1 |
|  | <Return Instruction> |
| <Call Instruction> | $::=$ ACALL <Code Address> 1 |
|  | LCALL <Code Address> \| |
|  | CALL <Code Address> |
| <Return Instruction> | : $=$ R RET \| |
|  | RETI |
| <Special Instruction> | $::=$ <Increment Instruction> \| |
|  | <Decrement Instruction> \| |
|  | <Accumulator Modify Instruction> \| |
|  | <Bit Modify Instruction> I |
|  | <Stack Instruction> \| |
|  | NOP |
| </ncrement Instruction> | $::=$ INC $<$ Accumulator $>1$ |
|  | INC DPTR \| |
|  | INC <Byte Destination> |
| <Decrement Instruction> | ::= DEC <Accumulator> 1 |
|  | DEC <Byte Destination> |
| <Accumulator Modify Instruction> | $::=$ <Accumulator Modify Mnemonic > <Accumulator> |
| <Accumulator Modify Mnemonic> | : $=$ CLR \| |
|  | CPL I |
|  | DA 1 |
|  | SWAP I |
|  | RL I |
|  | RR \\| |
|  | RLC \| |
|  | RRC |
| <Bit Modify Instruction> | ::= <Bit Modify Mnemonic> <Bit Destination> |
| <Bit Modify Mnemonic> | $\because:=$ SETB \| |
|  | CLR \| |
|  | CPL |
| <Stack Instruction> | $::=$ POP <Data Address > \| |
|  | PUSH <Data Address> |
| <Directive Line> | $::=\langle$ Directive Statement $\rangle\langle$ Comment $\rangle\langle C R L F\rangle$ |


| <Directive Statement> | ```::= <Org Statement> 1 <Using Statement> <Symbol Definition Statement> I <Segment Select Statement> \| <Label><Space Allocation Statement> I <Label><Memory Initialization Statement>``` |
| :---: | :---: |
| <Org Statement> | $::=$ ORG <Expression> |
| <Using Statement> | ::= USING <Expressions> |
| <Symbol Definition Statement> | ```::= <Symbol> EQU <Expression> \| <Symbol> EQU <Symbol Register> | <Symbol> SET <Expression> | <Symbol> SET <Symbol Register> | <Symbol> DATA <Expression> | <Symbol> XDATA <Expression> | <Symbol> BIT <Bit Address> I <Symbol> CODE <expression> I <Symbol> IDATA <expression> | <Symbol> SEGMENT <segment types> <relocatability> | <External definition statement> | <Public definition statement> | <NAME statement> |``` |
| <Segment type> | $:=$ CODE \| XDATA | IDATA | BIT | DATA |
| <Relocatability> | $\begin{aligned} : & := \\ & \text { UNIT \| PAGE \| INPAGE \| INBLOCK \| BITADDRESSABLE \| } \end{aligned}$ |
| <External definition statement> | $::=$ EXTRN <External definition list> |
| <external definition> | $::=$ <Usage type> (<symbol list>) |
| <Usage type> | $::=$ <Segment type> \| NUMBER |
| <Public definition statement> | $::=$ PUBLIC <symbol list> |
| <Name statement> | $::=$ NAME <symbol> |
| <Segment Select Statement> | $::=$ <absolute segment select> \| <relocatable segment select> |
| <Absolute segment select> | $::=$ <abs seg> <base address> |
| <Abs seg> | ::= CSEG \| DSEG | BSEG | XSEG | ISEG |
| <Base address> | $::=$ AT <expression> \| NULL |
| <Relocatable segment select> | $::=$ RSEG <symbol> |
| <Space Allocation Statement> | $\begin{aligned} ::= & \text { DS <Expression> \| } \\ & \text { DBIT <Expression > } \end{aligned}$ |
| <Memory Initialization Statement> | $::=\mathrm{DB}$ <Expression List> <br> "ASCll character strings, as items in a DB expression list, may be arbitrarily long." <br> DW <Expression List> <br> "ASCll character strings, as items in a DW expression list, must be no more than two characters long." |
| <Filename> | $::=$ 'ISIS-II Filename" |
| <Drive name> | ::= "ISIS-II Drive Identifier" |
| <ASCII String> | $::=$ "Any Printable ASCII Character" |
| <Constant> | $\begin{aligned} ::= & <\text { Decimal Digit }>1 \\ & <\text { Decimal Digit }><\text { Constant }> \end{aligned}$ |
| <Decimal Digit> | $::=0\|1\| 2\|3\| 4\|5\| 6\|7\| 8 \mid 9$ |
| <CRLF> | : $=$ "ASCII Carriage Return Line Feed Pair" |


| <Byte Source> | ::=<lndirect Address>\| <br> <Data Address> \| <br> <Immediate Data> I <br> <Register> |
| :---: | :---: |
| <Indirect Address> | $\begin{aligned} ::= & @ \text { R0 \| @R1 \| } \\ & @<\text { Symbol } \end{aligned}$ |
| <Data Address> | $::=\langle$ Expression> |
| <lmmediate Data> | ::= \#<Expression> |
| <Register> | $\begin{aligned} ::= & R 0\|R 1\| R 2\|R 3\| R 4\|R 5\| R 6\|R 7\| \\ & \text { <Symbol> } \end{aligned}$ |
| <Byte Destination> | $\begin{aligned} ::= & <\text { lndirect Address> } \mid \\ & <\text { Data Address> \| } \\ & <\text { Register }> \end{aligned}$ |
| <Accumulator> | $::=\mathrm{A} \mid<$ Symbol> |
| <Symbol Register> | ::= <Accumulator $>1$ <Register> |
| <Symbol> | $::=\langle$ Alphabet><Alphanumeric List> \| <Special Char><Alphanumeric List> |
| <Alphabet> | $\therefore=A\|B\| C\|D\| E\|F\| G\|H\| I \mid$ |
|  | $J\|K\| L\|M\| N\|O\| P\|Q\| R \mid$ |
|  | $S\|T\| U\|V\| W\|X\| Y \mid Z$ |
|  | $a\|b\| c\|d\| e\|f\| g\|h\| i \mid$ |
|  | j\|k|l|m|n|o|p|q|r| |
|  | $s\|t\| u\|v\| w\|x\| y\|z\|$ |
| <Special Char> | $::=\frac{1}{?} \text { "Underscore" \| }$ |
| <Alphanumeric List> | $::=\langle A l$ phanumeric $><$ Alphanumeric List $>$ \| |
|  | NULL |
| <Alphanumeric> | $::=$ <Alphabet> \| |
|  |  |
|  | <Special Char> |
| <Bit Destination> | $::=C \mid$ |
|  | <Bit Address> |
| <Bit Address> | $::=\text { <Expression }>1$ |
|  | <Expression>.<Expression> |
| <Code Address> | $::=$ Expression> |
| <Expression List> | ::=<Expression>\| |
|  | <Expression>,<Expression List> |
| <Expression> | $::=$ SSymbol> \| |
|  | <Number> 1 |
|  | <Expression><Operator><Expression> 1 |
|  | (<Expression>) \| |
|  | +<Expression> 1 |
|  | -<Expression> \| |
|  | HIGH <Expression> \| |
|  | LOW <Expression> |
| <Operator> |  |
|  | $E Q\|=\|N E\|<>\|L T\|<\|L E\|$ |
|  | $<=\|\mathrm{GT}\|>\|\mathrm{GE}\|>=\|\mathrm{AND}\| \mathrm{OR} \mid \mathrm{XOR}$ |
| <Number> | $::=$ <Hex Number> 1 |
|  | <Decimal Number> 1 |
|  | <Octal Number> 1 |
|  | <Binary Number> |


| <Hex Number> | $::=$ Decimal Digit><Hex Digit String>H |
| :---: | :---: |
| <Hex Digit String> | $\begin{aligned} ::= & <\text { Hex Digit }><\text { Hex Digit String }>\mid \\ & \text { NULL } \end{aligned}$ |
| <Hex Digit> | $\begin{aligned} ::= & 0\|1\| 2\|3\| 4\|5\| 6\|7\| \\ & 8\|9\| A\|B\| C\|D\| E \mid F \end{aligned}$ |
| <Decimal Number> | $\begin{aligned} ::= & <\text { Decimal Digit String }>\text { D } \mid \\ & <\text { Decimal Digit String }> \end{aligned}$ |
| <Decimal Digit String> | $\begin{aligned} ::= & <\text { Decimal Digit }>1 \\ & <\text { Decimal Digit }><\text { Decimal Digit String }> \end{aligned}$ |
| <Octal Number> | $\begin{aligned} ::= & <\text { Octal Digit String }>01 \\ & <\text { Octal Digit String }>0 \end{aligned}$ |
| <Octal Digit String> | $\begin{aligned} ::= & <\text { Octal Digit }>1 \\ & <\text { Octal Digit }><\text { Octal Digit String }> \end{aligned}$ |
| <Octal Digit> | $::=0\|1\| 2\|3\| 4\|5\| 6 \mid 7$ |
| <Binary Number> | $::=<$ Binary Digit String $>\mathrm{B}$ |
| <Binary Digit String> | $\begin{aligned} ::= & <\text { Binary Digit }>\mid \\ & <\text { Binary Digit }><\text { Binary Digit String }> \end{aligned}$ |
| <Binary Digit> | $\because:=0 \mid 1$ |

This appendix contains two tables: the first identifies all of the 8051's instructions in alphabetical order; the second table lists the instructions according to their hexadecimal opcodes and lists the assembly language instructions that produced that opcode.

The alphabetical listing also includes documentation of the bit pattern, flags affected, number of machine cycles per execution and a description of the instructions operation and function. The list below defines the conventions used to identify operation and bit patterns.

Abbreviations and Notations Used

| A | Accumulator |
| :---: | :---: |
| $A B$ | Register Pair |
| B | Multiplication Register |
| bit address | 8051 bit address |
| page address | 11-bit code address within 2 K page |
| relative offset | 8 -bit 2's complement offset |
| C | Carry Flag |
| code address | Absolute code address |
| data | Immediate data |
| data address | On-chip 8-bit RAM address |
| DPTR | Data pointer |
| PC | Program Counter |
| Rr | Register ( $r=0-7$ ) |
| SP | Stack pointer |
| high | High order byte |
| low | Low order byte |
| i-j | Bits i through j |
| .n | Bit $n$ |
| aaa aaaaaaaa | Absolute page address encoded in instruction and operand byte |
| bbbbbbbb | Bit address encoded in operand byte |
| dddddddd | Immediate data encoded in operand byte |
| IIIIIII | One byte of a 16 -bit address encoded in operand byte |
| mmmmmmmm | Data address encoded in operand byte |
| 00000000 | Relative offset encoded in operand byte |
| rorrrr | Register identifier encoded in operand byte |
| AND | Logical AND |
| NOT | Logical complement |
| OR | Logical OR |
| XOR | Logical exclusive OR |
| + | Plus |
| - | Minus |
| 1 | Divide |
| * | Multiply |
| (X) | The contents of $X$ |
| ( X ) $)$ | The memory location addressed by ( X ) (The contents of X ) |
| $=$ | Is equal to |
| <> | Is not equal to |
| $<$ | Is less than |
| > | Is greater than |
| $\leftarrow$ | Is replaced by |

Table B-1. Instruction Set Summary

| Mnemonic Operation | Cycles | Binary Code | Flags <br> P OV AC C | Function |
| :---: | :---: | :---: | :---: | :---: |
| ACALL code addr $\begin{aligned} & (P C) \leftarrow(P C)+2 \\ & (S P) \leftarrow(S P)+1 \\ & ((S P)) \leftarrow(P C) \text { low } \\ & (S P) \leftarrow(S P)+1 \\ & ((S P)) \leftarrow(P C) \text { high } \\ & (P C) 0-10 \leftarrow \text { page address } \end{aligned}$ | 2 | a a a 10001 <br> a a a a a a a |  | Push PC on stack, and replace low order 11 bits with low order 11 bits of code address. |
| ADD A,"\#data $(A) \leftarrow(A)+\text { data }$ | 1 | 00100100 $d d d d d d d d$ | P OV AC C | Add immediate data to $A$ |
| $\begin{aligned} & A D D A, @ R r \\ & (A) \leftarrow(A)+((R r)) \end{aligned}$ | 1 | 0010011 r | P OV AC C | Add contents of indirect address to A |
| $\begin{aligned} & A D D A, R r \\ & \quad(A) \leftarrow(A)+(R r) \end{aligned}$ | 1 | 00101 rrr | P OV AC C | Add register to A |
| ADD A,data addr <br> $(A) \leftarrow(A)+$ (data address $)$ | 1 | 00100101 mmmmmmm | P OV AC C | Add contents of data address to A |
| ADDC A,\#data $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+d a t a$ | 1 | $\begin{array}{llllllll} 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 \\ d & d & d & d & d & d & d & d \end{array}$ | P OV AC C | Add C and immediate data to A |
|  | 1 | 0011011 r | $P$ OV AC C | Add C and contents of indirect address to A |
| $\begin{aligned} & \text { ADDC } A, R r \\ & (A) \leftarrow(A)+(C)+(R r) \end{aligned}$ | 1 | 00111 rrr | P OV AC C | Add C and register to A |
| ADDC A,data addr $(A) \leftarrow(A)+(C)+(\text { data address })$ | 1 | 00110101 mmmmmmm | P OV AC C | Add C and contents of data address to A |
| AJMP code addr <br> (PC) 0-10 code address | 2 | a a a 00001 <br> a a a a a a a a |  | Replace low order 11 bits of PC with low order 11 bits code address |
| ANL A, \#data <br> $(A) \leftarrow(A)$ AND data | 1 | 01010100 $d d d d d d d d$ | P | Logical AND immediate data to A |
| ANL A,@Rr <br> $(A) \leftarrow(A)$ AND $((R r))$ | 1 | 0101011 r | P | Logical AND contents of indirect address to A |
| ANL A, Rr $(A) \leftarrow(A) \text { AND }(R r)$ | 1 | 01011 rrr | P | Logical AND register to A |
| ANL A,data addr <br> (A) $\leftarrow(A)$ AND (data address) | 1 | 01010101 mmmmmmm | P | Logical AND contents of data address to $A$ |
| ANL C,bit addr <br> (C) $\leftarrow$ (C) AND (bit address) | 2 | 10000010 bbbbbbbb | c | Logical AND bit to C |
| ANL C,Ibit addr <br> (C) $\leftarrow$ (C) AND NOT (bit address) | 2 | $\begin{array}{llllllll} 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\ b & b & b & b & b & b & b & b \end{array}$ | c | Logical AND complement of bit to C |
| ANL data addr, "data (data address) $\leftarrow$ (data address) AND data | 2 | 01010011 mmmmmmm $d d d d d d d d$ |  | Logical AND immediate data to contents of data address |
| ANL data addr, A (data address) $\leftarrow$ (data address) AND A | 1 | 01010010 mmmmmmm |  | Logical AND A to contents of data address |

Table B-1. Instruction Set Summary (Cont'd.)

| Mnemonic Operation | Cycles | Binary Code | Flags <br> P OV AC C | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { CJNE @Rr, \#data,code addr } \\ & \text { (PC) } \leftarrow(\mathrm{PC})+3 \\ & \text { IF ((Rr)) <>data } \\ & \text { THEN } \\ & \text { (PC) } \leftarrow(\mathrm{PC})+\text { relative offset } \\ & \text { IF }((\mathrm{Rr}))<\text { data } \\ & \text { THEN }(\mathrm{C}) \leftarrow 1 \\ & \text { ELSE }(\mathrm{C}) \leftarrow 0 \end{aligned}$ | 2 | 1. 011011 r $d d d d d d d d$ 00000000 | c | If immediate data and contents of indirect address are not equal, jump to code address |
| CJNE A, "data,code addr $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{PC})+3 \\ & \text { IF }(\mathrm{A})<>\text { data } \\ & \text { THEN } \\ & \text { (PC) } \leftarrow(\mathrm{PC})+\text { relative offset } \\ & \text { IF }(\mathrm{A})<\text { data } \\ & \text { THEN }(\mathrm{C}) \leftarrow 1 \\ & \text { ELSE }(\mathrm{C}) \leftarrow 0 \end{aligned}$ | 2 | 10110100 $d d d d d d d d$ 00000000 | C | If immediate data and $A$ are not equal, jump to code address |
| CJNE A,data addr,code addr $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{PC})+3 \\ & \mathrm{IF}(\mathrm{~A})<>(\text { data address }) \\ & \text { THEN } \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset } \\ & \mathrm{IF}(\mathrm{~A})<(\text { data address }) \\ & \text { THEN }(\mathrm{C}) \leftarrow 1 \\ & \text { ELSE }(\mathrm{C}) \leftarrow 0 \end{aligned}$ | 2 | 10110101 mmmmmmmm 00000000 | C | If contents of data address and $A$ are not equal, jump to code address |
| $\begin{aligned} & \text { CJNE } \mathrm{Rr}, \text {, } \mathrm{m} \text { data, code addr } \\ & \text { (PC) } \leftarrow(\mathrm{PC})+3 \\ & \text { IF }(\mathrm{Rr})<>\text { data } \\ & \text { THEN } \\ & \text { (PC) })(\mathrm{PC})+\text { relative offset } \\ & \mathrm{I}(\mathrm{Rr})<\text { data } \\ & \text { THEN }(\mathrm{C}) \leftarrow 1 \\ & \text { ELSE }(\mathrm{C}) \leftarrow 0 \end{aligned}$ | 2 | 10111 rrr $d d d d d d d d$ 00000000 | C | If immediate data and register are not equal, jump to code address |
| $\begin{aligned} & \text { CLR A } \\ & \qquad(A) \leftarrow 0 \end{aligned}$ | 1 | 11100100 | P | Set A to zero (0) |
| CLR C <br> $(C) \leftarrow 0$ | 1 | 11000011 | C | Set C to zero (0) |
| CLR bit addr (bit address) $\leftarrow 0$ | 1 | 11000010 bbbbbbbb |  | Set bit to zero (0) |
| $\begin{aligned} & \text { CPL A } \\ & \qquad(A) \leftarrow \operatorname{NOT}(A) \end{aligned}$ | 1 | 11110100 | P | Complements each bit in A |
| $\mathrm{CPL} \mathrm{C}_{(\mathrm{C})} \leftarrow \operatorname{NOT}(\mathrm{C})$ | 1 | 10110011 | C | Complement C |
| CPL bit addr (bit address) $\leftarrow$ <br> NOT (bit address) | 1 | 10110010 bbbbbbbb |  | Complement bit |
| DA A (See description in Chapter 3) | 1 | 11010100 | $P \quad C$ | Adjust A after a BCD add |
|  | 1 | 0001011 r |  | Decrement contents of indirect address |
| DEC A <br> $(A) \leftarrow(A)-1$ | 1 | 00010100 | P | Decrement A |
| $\begin{aligned} & \text { DEC Rr } \\ & (R r) \leftarrow(R r)-1 \end{aligned}$ | 1 | 00011 rrr |  | Decrement register |
| $\begin{aligned} & \text { DEC data addr } \\ & \qquad \begin{array}{l} \text { (data address) } \\ \\ \\ \text { (data address) }-1 \end{array} \end{aligned}$ | 1 | 00010101 mmmmmmmm |  | Decrement contents of data address |
| $\begin{aligned} & \text { DIV AB } \\ & \qquad(A B) \leftarrow(A) /(B) \end{aligned}$ | 4 | 10000100 | P OV C | Divide A by B (multiplication register) |

Table B-1. Instruction Set Summary (Cont'd.)

| Mnemonic Operation | Cycles | Binary Code | $\begin{aligned} & \text { Flags } \\ & \text { P OV AC C } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DJNZ } \mathrm{Rr}, \text { code addr } \\ & \text { ( } \mathrm{PC} \mathrm{C}) \leftarrow(\mathrm{PC})+2 \\ & (\mathrm{Rr}) \leftarrow(\mathrm{Rr}) \cdot 1 \\ & \mathrm{IF}(\mathrm{Rr})<>0 \\ & \mathrm{THEN} \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset } \end{aligned}$ | 2 | $\begin{array}{llllllll} 1 & 1 & 0 & 1 & 1 & r & r & r \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array}$ |  | Decrement register, if not zero (0), then jump to code address |
| DJNZ data addr,code addr $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{PC})+3 \\ & \text { (data address) } \leftarrow \\ & \quad(\text { data address })-1 \\ & \text { IF (data address })=0 \\ & \text { THEN } \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset } \end{aligned}$ | 2 | 11010101 mmmmmmm 00000000 |  | Decrement data address, if zero (0), then jump to code address |
| $\operatorname{INC} @ \operatorname{Rr}$ | 1 | 0000011 r |  | Increment contents of indirect address |
| INC A <br> $(A) \leftarrow(A)+1$ | 1 | 00000100 | P | Increment A |
| $\begin{aligned} & \text { INC DPTR } \\ & \quad(\text { DPTR }) \leftarrow(\text { DPTR })+1 \end{aligned}$ | 1 | 10100011 |  | Increment 16-bit data pointer |
| $\begin{aligned} & \text { INC Rr } \\ & ((\mathrm{R}) \leftarrow(\operatorname{Rr})+1 \end{aligned}$ | 1 | 00001 rrr |  | Increment register |
| INC data addr (data address) $\leftarrow$ (data address) +1 | 2 | 00000101 mmmmmmmm |  | Increment contents of data address |
| JB bit addr,code addr $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{PC})+3 \\ & \mathrm{IF}(\text { bit address })=1 \\ & \text { THEN } \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset } \end{aligned}$ | 2 | 00100000 bbbbbbbb 00000000 |  | If bit is one, $n$ jump to code address |
| JBC bit addr,code addr $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{PC})+3 \\ & \mathrm{IF}(\text { bit address })=1 \\ & \text { THEN } \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset } \\ & \text { (bit address }) \leftarrow 0 \end{aligned}$ | 2 | 00010000 bbbbbbbb 00000000 |  | If bit is one, $n$ clear bit and jump to code address |
| ```JC code addr (PC)}\leftarrow(PC)+ IF (C)=1 THEN (PC)}\leftarrow(PC)+ relative offse``` | 2 | $\begin{array}{lllllllll} 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array}$ |  | If $C$ is one, then jump to code address |
| $\begin{aligned} & \text { JMP @A+DPTR } \\ & (P C) \leftarrow(A)+(D P T R) \end{aligned}$ | 2 | 01110011 |  | Add A to data pointer and jump to that code address |
| JNB bit addr, code addr $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{PC})+3 \\ & \mathrm{IF}(\text { bit address })=0 \\ & \text { THEN } \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset } \end{aligned}$ | 2 | 00110000 bbbbbbbb ○○○00000 |  | If bit is zero, n jump to code address |
| JNC code addr $\begin{aligned} & (\mathrm{PC})+(\mathrm{PC})+2 \\ & \mathrm{IF}(\mathrm{C})=0 \\ & \text { THEN } \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset } \end{aligned}$ | 2 | $\begin{array}{llllllll} 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array}$ |  | If $C$ is zero ( 0 ), $n$ jump to code address |
| JNZ code addr $\begin{aligned} & \text { (PC) }) \leftarrow(\mathrm{PC})+2 \\ & \text { IF }(\mathrm{A})<>0 \\ & \text { THEN } \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { relative offset } \end{aligned}$ | 2 | $\begin{array}{llllllll} 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array}$ |  | If $A$ is not zero ( 0 ), $n$ jump to code address |

Table B-1. Instruction Set Summary (Cont'd.)

| Mnemonic Operation | Cycles | Binary Code | Flags P OV AC C | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { JZ code addr } \\ & \text { (PC) } \leftarrow(\mathrm{PC})+2 \\ & \text { IF }(\mathrm{A})=0 \\ & \text { THEN } \\ & \text { (PC) } \leftarrow(\mathrm{PC})+\text { relative offset } \end{aligned}$ | 2 | $\begin{array}{llllllll} 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array}$ |  | If $A$ is zero ( 0 ), then jump to code address |
| LCALL code addr $\begin{aligned} & (\mathrm{PC}) \leftarrow(\mathrm{PC})+3 \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & ((\mathrm{SP})) \leftarrow((\mathrm{PC})) \text { low } \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1 \\ & ((\mathrm{SP})) \leftarrow(\mathrm{PC}) \text { high } \\ & (\mathrm{PC}) \leftarrow \text { code address } \end{aligned}$ | 2 |  |  | Push PC on stack and replace entire PC value with code address |
| LJMP code addr <br> $(\mathrm{PC}) \leftarrow$ code address | 2 | $\begin{array}{llllllll} 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1^{\dagger} \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1^{\dagger} \end{array}$ |  | Jump to code address |
| $\begin{gathered} \text { MOV @Rr,\#data } \\ ((\operatorname{Rr})) \leftarrow d a t a \end{gathered}$ | 1 | $\begin{array}{cccccccc} 0 & 1 & 1 & 1 & 0 & 1 & 1 & r \\ d & d & d & d & d & d & d & d \end{array}$ |  | Move immediate data to indirect address |
| $\text { MOV } \underset{((\mathrm{Rr})) \leftarrow(\mathrm{A})}{\mathrm{Rr}, \mathrm{~A}}$ | 1 | $1111011 r$ |  | Move A to indirect address |
| MOV <br> @ Rr,data addr <br> $((\operatorname{Rr})) \leftarrow($ data address $)$ | 2 | 1010011 r mmmmmmm |  | Move contents of data address to indirect address |
| MOV A,\#data <br> (A) $\leftarrow$ data | 1 | $01110100$ $d d d d d d d d$ | P | Move immediate data to $A$ |
| MOV A,@Rr <br> $(A) \leftarrow((\operatorname{Rr}))$ | 1 | 1110011 r | P | Move contents of indirect address to A |
| MOV A,Rr $(A) \leftarrow(R r)$ | 1 | 11101 rrr | P | Move register to A |
| MOV A,data addr <br> (A) $\leftarrow$ (data address $)$ | 1 | 11100101 mmmmmmmm | P | Move contents of data address to A |
| MOV C,bit addr <br> (C) $\leftarrow($ bit address $)$ | 1 | 10100010 bbbbbbbb | C | Move bit to C |
| MOV DPTR,\#data (DPTR) $\leftarrow d a t a$ | 2 | 10010000 $d d d d d d d d^{\dagger}$ $d d d d d d d d^{\dagger}$ |  | Move two bytes of immediate data pointer |
| MOV Rr,\#data $(R r) \leftarrow d a t a$ | 1 | 01111 rr r $d d d d d d d d$ |  | Move immediate data to register |
| $\begin{aligned} & \text { MOV } \operatorname{Rr}, \mathrm{A} \\ & \quad(\mathrm{Rr}) \leftarrow(A) \end{aligned}$ | 1 | 11111 rr |  | Move A to register |
| MOV Rr,data addr <br> $(\mathrm{Rr}) \leftarrow$ (data address $)$ | 2 | 10101 rrr mmmmmmm |  | Move contents of data address to register |
| MOV bit addr,C (bit address) $\leftarrow(\mathrm{C})$ | 2 | $\begin{array}{llllllll} 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ b & b & b & b & b & b & b & b \end{array}$ |  | Move C to bit |
| MOV data addr,\#data (data address) $\leftarrow$ data | 2 | 01110101 mmmmmmmm $d d d d d d d d$ |  | Move immediate data to data address |
| MOV data addr,@Rr (data address $) \leftarrow((\operatorname{Rr}))$ | 2 | 1000011 r mmmmmmmm |  | Move contents of indirect address to data address |
| MOV data addr,A (data address) $\leftarrow(A)$ | 1 | 11110101 mmmmmmm |  | Move A to data address |
| $\dagger$ The high order byte of the 16 -bit operand is in the first byte following the opcode. The low order byte is in the second byte following the opcode. |  |  |  |  |

Table B-1. Instruction Set Summary (Cont'd.)

| Mnemonic Operation | Cycles | Binary Code | Flags <br> P OV AC C | Function |
| :---: | :---: | :---: | :---: | :---: |
| MOV data addr, Rr (data address) $\leftarrow(\mathrm{Rr})$ | 2 | 10001 rrr mmmmmmm |  | Move register to data address |
| MOV data addr1, data addr2 <br> (data address1) $\leftarrow$ <br> (data address2) | 2 | 10000101 mmmmmmmm* mmmmmmm** |  | Move contents of second data address to first data address |
| $\begin{aligned} & \text { MOVC A,@A+DPTR } \\ & (A) \leftarrow((A)+(D P T R)) \end{aligned}$ | 2 | 10010011 | P | Add A to DPTR and move contents of that code address with A |
| $\begin{aligned} & \text { MOVC } A, @ A+P C \\ & (A) \leftarrow((A)+(P C)) \end{aligned}$ | 2 | 10000011 | P | Add A to PC and move contents of that code address with A |
|  | 2 | 11110000 |  | Move A to external data location addressed by DPTR |
| $\begin{gathered} \text { MOVX } \\ ((\mathrm{Rr})) \leftarrow(\mathrm{A}) \end{gathered}$ | 2 | 1111001 r |  | Move A to external data location addressed by register |
| MOVX A,@DPTR <br> $(A) \leftarrow(($ DPTR $))$ | 2 | 11100000 | P | Move contents of external data location addressed by DPTR to A |
| $\begin{aligned} & \text { MOVX A,@Rr } \\ & (A) \leftarrow((\operatorname{Rr})) \end{aligned}$ | 2 | 1110001 r | P | Move contents of external data location addressed by register to A |
| $\begin{aligned} & \text { MUL AB } \\ & \qquad(A B) \leftarrow(A)^{*}(B) \end{aligned}$ | 4 | 10100100 | P OV C | Multiply A by B (multiplication register) |
| NOP | 1 | 00000000 |  | Do nothing |
| ORL A,\#data $(A) \leftarrow(A) \text { OR data }$ | 1 | $01000100$ $d d d d d d d d$ | P | Logical OR immediate data to A |
| ORL A, @Rr $(A) \leftarrow(A) O R((R r))$ | 1 | 0100011 r | P | Logical OR contents of indirect address to A |
| $\begin{aligned} & \text { ORL A,Rr } \\ & \qquad(A) \leftarrow(A) \text { OR }(R r) \end{aligned}$ | 1 | 01001 rrr | P | Logical OR register to $A$ |
| ORL A,data addr <br> (A) $\leftarrow(A)$ OR (data address) | 1 | 01000101 mmmmmmm | P | Logical OR contents of data address to A |
| ORL C,bit addr <br> $(C) \leftarrow(C)$ OR (bit address) | 2 | 01110010 bbbbbbbb | C | Logical OR bit to C |
| ORL C,Ibit addr <br> $(\mathrm{C}) \leftarrow(\mathrm{C})$ OR NOT (bit address) | 2 | 10100000 bbbbbbbb | C | Logical OR complement of bit to C |
| ORL data addr, \#data (data address) $\leftarrow$ (data address) OR data | 2 | 01000011 mmmmmmmm $d d d d d d d d$ |  | Logical OR immediate data to data address |
| ORL data addr, A (data address) $\leftarrow$ <br> (data address) OR A | 1 | 01000010 mmmmmmmm |  | Logical OR A to data address |
| * The source data address (second data address) is encoded in the first byte following the opcode. The destination data address is encoded in the second byte following the opcode. |  |  |  |  |

Table B-1. Instruction Set Summary (Cont'd.)

| Mnemonic Operation | Cycles | Binary Code | $\begin{gathered} \text { Flags } \\ \text { P OV AC C } \end{gathered}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { POP data addr } \\ & \quad \text { (data address }) \leftarrow((S P)) \\ & (S P) \leftarrow(S P)-1 \end{aligned}$ | 2 | 11010000 mmmmmmm |  | Place top of stack at data address and decrement SP |
| $\begin{aligned} & \text { PUSH data addr } \\ & \text { (SP) } \leftarrow(\text { SP })+1 \\ & ((\mathrm{SP})) \leftarrow(\text { data address }) \end{aligned}$ | 2 | 11000000 mmmmmmmm |  | Increment SP and place contents of data address at top of stack |
| RET $\begin{aligned} & (P C) \text { high } \leftarrow((S P)) \\ & (S P) \leftarrow(S P)-1 \\ & (P C) \text { low } \leftarrow((S P)) \\ & (S P) \leftarrow(S P)-1 \end{aligned}$ | 2 | 00100010 |  | Return from subroutine call |
| $\text { RETI } \begin{aligned} & \text { (PC) high } \leftarrow((\mathrm{SP})) \\ & \text { (SP) } \leftarrow(\mathrm{SP})-1 \\ & \text { (PC) } 10 w \leftarrow(\mathrm{SP})) \\ & \text { (SP) } \leftarrow(\mathrm{SP})-1 \end{aligned}$ | 2 | 00110010 |  | Return from interrupt routine |
| RL A <br> (See description in Chapter 3) | 1 | 00100011 |  | Rotate A left one position |
| RLC A <br> (See description in Chapter 3) | 1 | 00110011 | $P \quad C$ | Rotate A through C left one position |
| RR A <br> (See description in Chapter 3) | 1 | 00000011 |  | Rotate A right one position |
| RRC A <br> (See description in Chapter 3) | 1 | 00010011 | $P \quad C$ | Rotate A through C right one position |
| SETB C <br> (C) $\leftarrow 1$ | 1 | 11010011 | C | Set $C$ to one (1) |
| SETB bit addr (bit address) $\leftarrow 1$ | 1 | 11010010 bbbbbbbb |  | Set bit to one (1) |
| SJMP code addr $(P C) \leftarrow(P C)+\text { relative offset }$ | 2 | 10000000 00000000 |  | Jump to code address |
| SUBB A,\#data <br> $(A) \leftarrow(A)-(C)-$ data | 1 | 10010100 d d d d d d d d | P OV AC C | Subtract immediate data from $A$ |
| $\begin{aligned} & \text { SUBB A,@Rr } \\ & (A) \leftarrow(A)-(C)-((R r)) \end{aligned}$ | 1 | 1001011 r | P OV AC C | Subtract contents of indirect address from $A$ |
| SUBB A,Rr $(A) \leftarrow(A)-(C)-(R r)$ | 1 | 10011 rrr | P OV AC C | Subtract register from $A$ |
| SUBB A,data addr <br> $(A) \leftarrow(A)-(C)-$ (data address $)$ | 1 | 10010101 mmmmmmm | P OV AC C | Subtract contents of data address from $A$ |
| SWAP A (See description in Chapter 3) | 1 | 11000100 |  | Exchange low order nibble with high order nibble in A |
| $\begin{gathered} \mathrm{XCH} \mathrm{~A}, @ \mathrm{Rr} \\ \text { temp } \leftarrow((\mathrm{Rr})) \\ ((\mathrm{R} r)) \leftarrow(\mathrm{A}) \\ (\mathrm{A}) \leftarrow \text { temp } \end{gathered}$ | 1 | 1100011 r | P | Move A to indirect address and vice versa |
| $\begin{aligned} & \mathrm{XCH} \mathrm{~A}, \mathrm{Rr} \\ & \operatorname{temp} \leftarrow(\mathrm{Rr}) \\ & (\mathrm{Rr}) \leftarrow(\mathrm{A}) \\ & (\mathrm{A}) \leftarrow \text { temp } \end{aligned}$ | 1 | 11001 rrr | P | Move A to register and vice versa |
| XCH A,data addr temp $\leftarrow$ (data address) (data address) $\leftarrow(A)$ <br> $(\mathrm{A}) \leftarrow$ temp | 1 | 11000101 mmmmmmmm | P | Move A to data address and vice versa |

Table B-1. Instruction Set Summary (Cont'd.)

| Mnemonic <br> Operation | Cycles | Binary <br> Code | Flags | P OV AC C |
| :---: | :---: | :---: | :---: | :---: | :---: |

Table B-2. Instruction Opcodes in Hexadecimal

| Hex Code | Number of Bytes | Mnemonic | Operands |
| :---: | :---: | :---: | :---: |
| 00 | 1 | NOP |  |
| 01 | 2 | AJMP | code addr |
| 02 | 3 | LJMP | code addr |
| 03 | 1 | RR | A |
| 04 | 1 | INC | A |
| 05 | 2 | INC | data addr |
| 06 | 1 | INC | @R0 |
| 07 | 1 | INC | @R1 |
| 08 | 1 | INC | R0 |
| 09 | 1 | INC | R1 |
| OA | 1 | INC | R2 |
| OB | 1 | INC | R3 |
| ${ }^{0} \mathrm{C}$ | 1 | INC | R4 |
| OD | 1 | INC | R5 |
| OE | 1 | INC | R6 |
| OF | 1 | INC | R7 |
| 10 | 3 | JBC | bit addr, code addr |
| 11 | 2 | ACALL | code addr |
| 12 | 3 | LCALL | code addr |
| 13 | 1 | RRC | A |
| 14 | 1 | DEC |  |
| 15 | 2 | DEC | data addr |
| 16 | 1 | DEC | @ R0 |
| 17 | 1 | DEC | @R1 |
| 18 | 1 | DEC | R0 |
| 19 | 1 | DEC | R1 |
| 1A | 1 | DEC | R2 |
| 1B | 1 | DEC | R3 |
| 1 C | 1 | DEC | R4 |
| 10 | 1 | DEC | R5 |
| 1E | 1 | DEC | R6 |
| 1F | 1 | DEC | R7 |
| 20 | 3 | JB | bit addr , code addr |
| 21 | 2 | AJMP | code addr |
| 22 | 1 | RET |  |
| 23 | 1 | RL | A |
| 24 | 2 | ADD | A,\#data |
| 25 | 2 | ADD | A,data addr |
| 26 | 1 | ADD | A,@R0 |
| 27 | 1 | ADD | A,@R1 |
| 28 | 1 | ADD | A,R0 |
| 29 | 1 | ADD | A,R1 |
| 2A | 1 | ADD | A,R2 |
| 2B | 1 | ADD | A, R3 |
| ${ }^{2} \mathrm{C}$ | 1 | ADD | A, R4 |
| 2D | 1 | ADD | A,R5 |
| 2E | 1 | ADD | A,R6 |
| 2 F | 1 | ADD | A,R7 |
| 30 | 3 | JNB | bit addr,code addr |
| 31 | 2 | ACALL | code addr |
| 32 | 1 | RETI |  |
| 33 | 1 | RLC | A |
| 34 | 2 | ADDC | A,\#data |
| 35 | 2 | ADDC | A,data addr |
| 36 | 1 | ADDC | A,@R0 |
| 37 | 1 | ADDC | A,@R1 |
| 38 | 1 | ADDC | A, RO |
| 39 | 1 | ADDC | A,R1 |
| 3A | 1 | ADDC | A, R2 |
| 3B | 1 | ADDC | A, R3 |

Table B-2. Instruction Opcodes in Hexadecimal (Cont'd.)

| Hex Code | Number of Bytes | Mnemonic | Operands |
| :---: | :---: | :---: | :---: |
| 3 C | 1 | ADDC | A, R4 |
| 3D | 1 | ADDC | A, R5 |
| 3E | 1 | ADDC | A,R7 |
| 3 F | 1 | ADDC | A,R7 |
| 40 | 2 | JC | code addr |
| 41 | 2 | AJMP | code addr |
| 42 | 2 | ORL | data addr, A |
| 43 | 3 | ORL | data addr,\#data |
| 44 | 2 | ORL | A,\#data |
| 45 | 2 | ORL | A,data addr |
| 46 | 1 | ORL | A, @R0 |
| 47 | 1 | ORL | A, @R1 |
| 48 | 1 | ORL | A,R0 |
| 49 | 1 | ORL | A,R1 |
| 4A | 1 | ORL | A, R2 |
| 4 B | 1 | ORL | A, R3 |
| 4 C | 1 | ORL | A, R4 |
| 4D | 1 | ORL | A,R5 |
| 4E | 1 | ORL | A,R6 |
| 4 F | 1 | ORL | A,R7 |
| 50 | 2 | JNC | code addr |
| 51 | 2 | ACALL | code addr |
| 52 | 2 | ANL | data addr, A |
| 53 | 3 | ANL | data addr,\#data |
| 54 | 2 | ANL | A,\#data |
| 55 | 2 | ANL | A,data addr |
| 56 | 1 | ANL | A,@R0 |
| 57 | 1 | ANL | A, @R1 |
| 58 | 1 | ANL | A,R0 |
| 59 | 1 | ANL | A,R1 |
| 5A | 1 | ANL | A, R2 |
| 5B | 1 | ANL | A, R3 |
| 5C | 1 | ANL | A,R4 |
| 5D | 1 | ANL | A,R5 |
| 5E | 1 | ANL | A,R6 |
| 5 F | 1 | ANL | A,R7 |
| 60 | 2 | JZ | code addr |
| 61 | 2 | AJMP | code addr |
| 62 | 2 | XRL | data addr, A |
| 63 | 3 | XRL | data addr,\#data |
| 64 | 2 | XRL | A,\#data |
| 65 | 2 | XRL | A,data addr |
| 66 | 1 | XRL | A, @R0 |
| 67 | 1 | XRL | A, @R1 |
| 68 | 1 | XRL | A, RO |
| 69 | 1 | XRL | A,R1 |
| 6A | 1 | XRL | A,R2 |
| 6B | 1 | XRL | A, R3 |
| 6C | 1 | XRL | A,R4 |
| 6 D | 1 | XRL | A,R5 |
| 6E | 1 | XRL | A, R6 |
| 6 F | 1 | XRL | A,R7 |
| 70 | 2 | JNZ | code addr |
| 71 | 2 | ACALL | code addr |
| 72 | 2 | ORL | C,bit addr |
| 73 | 1 | JMP | @A+DPTR |
| 74 | 2 | MOV | A,\#data |
| 75 | 3 | MOV | data addr,\#data |
| 76 | 2 | MOV | @RO,\#data |
| 77 | 2 | MOV | @R1,\#data |

Table B-2. Instruction Opcodes in Hexadecimal (Cont'd.)

| Hex Code | Number of Bytes | Mnemonic | Operands |
| :---: | :---: | :---: | :---: |
| 78 | 2 | MOV | R0,\#data |
| 79 | 2 | MOV | R1,\#data |
| 7A | 2 | MOV | R2,\#data |
| 7B | 2 | MOV | R3,\#data |
| 7 C | 2 | MOV | R4,\#data |
| 70 | 2 | MOV | R5,\#data |
| 7E | 2 | MOV | R6,\#data |
| 7F | 2 | MOV | R7,\#data |
| 80 | 2 | SJMP | code addr |
| 81 | 2 | AJMP | code addr |
| 82 | 2 | ANL | C, bit addr |
| 83 | 1 | MOVC | A, @ $\mathrm{A}+\mathrm{PC}$ |
| 84 | 1 | DIV |  |
| 85 | 3 | MOV | data addr,data addr |
| 86 | 2 | MOV | data addr,@R0 |
| 87 | 2 | MOV | data addr,@R1 |
| 88 | 2 | MOV | data addr, R0 |
| 89 | 2 | MOV | data addr, R1 |
| 8A | 2 | MOV | data addr, R2 |
| 8B | 2 | MOV | data addr, R3 |
| 8 C | 2 | MOV | data addr, R4 |
| 8D | 2 | MOV | data addr,R5 |
| 8 E | 2 | MOV | data addr, R6 |
| 8F | 2 | MOV | data addr,R7 |
| 90 | 3 | MOV | DPTR,\#data |
| 91 | 2 | ACALL | code addr |
| 92 | 2 | MOV | bit addr, C |
| 93 | 1 | MOVC | A, @ + + DPTR |
| 94 | 2 | SUBB | A,\#data |
| 95 | 2 | SUBB | A,data addr |
| 96 | 1 | SUBB | A,@R0 |
| 97 | 1 | SUBB | A, @R1 |
| 98 | 1 | SUBB | A,R0 |
| 99 | 1 | SUBB | A, R1 |
| 9A | 1 | SUBB | A,R2 |
| 9 B | 1 | SUBB | A, R3 |
| 9 C | 1 | SUBB | A,R4 |
| 9 D | 1 | SUBB | A,R5 |
| 9 E | 1 | SUBB | A, R6 |
| 9 F | 1 | SUBB | A,R7 |
| A0 | 2 | ORL | C, Ibit addr |
| A1 | 2 | AJMP | code addr |
| A2 | 2 | MOV | C,bit addr |
| A3 | 1 | INC | DPTR |
| A4 | 1 | MUL | $A B$ |
| A5 |  | reserved |  |
| A6 | 2 | MOV | @ R0,data addr |
| A7 | 2 | MOV | @ R1,data addr |
| A8 | 2 | MOV | R0,data addr |
| A9 | 2 | MOV | R1,data addr |
| AA | 2 | MOV | R2,data addr |
| $A B$ | 2 | MOV | R3, data addr |
| AC | 2 | MOV | R4,data addr |
| AD | 2 | MOV | R5,data addr |
| AE | 2 | MOV | R6,data addr |
| AF | 2 | MOV | R7,data addr |
| B0 | 2 | ANL | C,Ibit addr |
| B1 | 2 | ACALL | code addr |
| B2 | 2 | CPL | bit addr |
| B3 | 1 | CPL | C |

Table B-2. Instruction Opcodes in Hexadecimal (Cont'd.)

| Hex Code | Number of Bytes | Mnemonic | Operands |
| :---: | :---: | :---: | :---: |
| B4 | 3 | CJNE | A,\#data, code addr |
| B5 | 3 | CJNE | A,data addr, code addr |
| B6 | 3 | CJNE | @R0,\#data ,code addr |
| B7 | 3 | CJNE | @R1,\#data, code addr |
| B8 | 3 | CJNE | R0,\#data, code addr |
| B9 | 3 | CJNE | R1,\#data, code addr |
| BA | 3 | CJNE | R2,\#data, code addr |
| BB | 3 | CJNE | R3,\#data, code addr |
| BC | 3 | CJNE | R4,\#data, code addr |
| BD | 3 | CJNE | R5,\#data, code addr |
| BE | 3 | CJNE | R6,\#data, code addr |
| BF | 3 | CJNE | R7,\#data, code addr |
| C0 | 2 | PUSH | data addr |
| C1 | 2 | AJMP | code addr |
| C2 | 2 | CLR | bit addr |
| C3 | 1 | CLR |  |
| C4 | 1 | SWAP | A |
| C5 | 2 | XCH | A, data addr |
| C6 | 1 | XCH | A,@R0 |
| C7 | 1 | XCH | A,@R1 |
| C8 | 1 | XCH | A,R0 |
| C9 | 1 | XCH | A,R1 |
| CA | 1 | XCH | A,R2 |
| CB | 1 | XCH | A, R3 |
| CC | 1 | XCH | A, R4 |
| $C D$ | 1 | XCH | A,R5 |
| CE | 1 | XCH | A,R6 |
| CF | 1 | XCH | A,R7 |
| D0 | 2 | POP | data addr |
| D1 | 2 | ACALL | code addr |
| D2 | 2 | SETB | bit addr |
| D3 | 1 | SETB | C |
| D4 | 1 | DA | A |
| D5 | 3 | DJNZ | data addr,code addr |
| D6 | 1 | XCHD | A, @R0 |
| D7 | 1 | XCHD | A, @R1 |
| D8 | 2 | DJNZ | R0, code addr |
| D9 | 2 | DJNZ | R1, code addr |
| DA | 2 | DJNZ | R2,code addr |
| DB | 2 | DJNZ | R3, code addr |
| DC | 2 | DJNZ | R4,code addr |
| DD | 2 | DJNZ | R5, code addr |
| DE | 2 | DJNZ | R6,code addr |
| DF | 2 | DJNZ | R7, code addr |
| E0 | 1 | MOVX | A,@DPTR |
| E1 | 2 | AJMP | code addr |
| E2 | 1 | MOVX | A, @R0 |
| E3 | 1 | MOVX | A, @R1 |
| E4 | 1 | CLR | A |
| E5 | 2 | MOV | A,data addr |
| E6 | 1 | MOV | A,@R0 |
| E7 | 1 | MOV | A, @R1 |
| E8 | 1 | MOV | A,R0 |
| E9 | 1 | MOV | A,R1 |
| EA | 1 | MOV | A, R2 |
| EB | 1 | MOV | A, R3 |
| EC | 1 | MOV | A,R4 |
| ED | 1 | MOV | A,R5 |
| EE | 1 | MOV | A,R6 |
| EF | 1 | MOV | A, R7 |

Table B-2. Instruction Opcodes in Hexadecimal (Cont'd.)

| Hex <br> Code | Number <br> of Bytes | Mnemonic | Operands |
| :--- | :--- | :--- | :--- |
| F0 | 1 | MOVX | @DPTR,A |
| F1 | 2 | ACALL | codeaddr |
| F2 | 1 | MOVX | @R0,A |
| F3 | 1 | MOVX | @R1,A |
| F4 | 1 | CPL | A |
| F5 | 2 | MOV | data addr,A |
| F6 | 1 | MOV | @R0,A |
| F7 | 1 | MOV | @R1,A |
| F8 | 1 | MOV | R0,A |
| F9 | 1 | MOV | R1,A |
| FA | 1 | MOV | R2,A |
| FB | 1 | MOV | R3,A |
| FC | 1 | MOV | R4,A |
| FD | 1 | MOV | R5,A |
| FE | 1 | MOV | R6,A |
| FF | 1 | MOV | R7,A |

Table C-1 lists all the MCS-51 Macro Assembly Language directives. The format for each directive is shown along with a brief description of its operation. Complete descriptions of all directives are given in Chapter 4.

Table C-1. Assembler Directives

| Directive | Format | Description |
| :---: | :---: | :---: |
| BIT | symbol_name BIT bit address | Defines a bit address in bit data space. |
| BSEG | BSEG [AT absolute_address] | Defines an absolute segment within the bit address space. |
| CODE | symbol name CODE expression | Assigns a symbol name to a specific address in the code space. |
| CSEG | CSEG [AT absolute__address] | Defines an absolute segment within the code address space. |
| DATA | symbol_name DATA expression | Assigns a symbol name to a specific on-chip data address. |
| DB | [label:] DB expression_list | Generates a list of byte values. |
| DBIT | [label:] DBIT expression | Reserves a space in bit units in a BIT type segment. |
| DS | [label:] DS expression | Reserves space in byte units; advances the location counter of the current segment. |
| DSEG | DSEG [AT absolute_address] | Defines an absolute segment within the indirect internal data space. |
| DW | [label:] DW expression__list | Generates a list of word values. |
| END | END | Indicates end of program. |
| EQU | symbol_name EQU expression or symbol name EQU special_assembler__symbol | Set symbol value permanently. |
| EXTRN | EXTRN segment_type (symbol_names_list) | Defines symbols referenced in the current module that are defined in other modules. |
| IDATA | symbol_name IDATA expression | Assigns a symbol name to a specific indirect internal address. |
| ISEG | ISEG [AT absolute_address] | Defines an absolute segment within the internal data space. |
| NAME | NAME module_name | Specifies the name of the current module. |
| ORG | ORG expression | Sets the location counter of the current segment. |
| PUBLIC | PUBLIC list_of_names | Identifies symbols which can be used outside the current module. |
| RSEG | RSEG segment_name | Selects a relocatable segment. |
| SEGMENT | symbol_name SEGMENT segment_type relocatability | Defines a relocatable segment. |
| SET | ```symbol_name SET expression or symbol__name SET special__assembler_symbol``` | Sets symbol value temporarily. |

Table C-1. Assembler Directives (Cont'd.)

| Directive | Format | Description |
| :--- | :--- | :--- |
| USING | USING expression | Sets the predefined symbolic register <br> address and causes the assembler to <br> reserve space for the specified register <br> bank. <br> Assigns a symbol name to a specific <br> off-chid data address. <br> Defines an absolute segment within the <br> external data address space. |
| XSEG | Symbol_name XDATA expression | XSEG [AT absolute_address] |

The table below contains all of the MCS-51 Macro assembler controls, their meaning, their defaults and their abbreviations. The table also defines whether the control is primary or general. (Primary controls must only appear at the head of the program or in the invocation lines; general controls may appear anywhere in the program.)

Table D-1. Assembler Controls

| Name | Primary/ General | Default | Abbrev. | Meaning |
| :---: | :---: | :---: | :---: | :---: |
| DATE(date) | P | DATE( ) | DA | Places string in header (max 9 characters) |
| DEBUG | P | NODEBUG | DB | Outputs debug symbol information to object file |
| NODEBUG | P |  | NODB | Symbol information not placed in object file |
| EJECT | G | Not Applicable | EJ | Continue listing on next page |
| ERRORPRINT[(FILE)] | P | NOERRORPRINT | EP | Designates a file to receive error messages in addition to the listing file. File defaults to :co: |
| NOERRORPRINT | P | , | NOEP | Designates that error messages will be printed in listing file |
| GEN | G | GENONLY | GE | Generates a full listing of the macro expansion process including macro calls in the listing file |
| GENONLY | G |  | GO | List only the fully expanded source as if all lines generated by a macro call were already in source file |
| NOGEN | G |  | NOGE | List only the original source text in listing file |
| INCLUDE(FILE) | G | Not Applicable | IC | Designates a file to be included as part of the program |
| LIST | G | LIST | $L 1$ | Print subsequent lines of source in listing file |
| NOLIST | G |  | NOLI | Do not print subsequent lines of source in listing file |
| MACRO [(mempercent)] | P | MACRO(50) | MR | Evaluate and expand all macro calls. Allocate percentage of free memory for macro processor |
| NOMACRO | P |  | NOMR | Do not evaluate macro calls |
| OBJECT[(FILE)] | P | OBJECT(source.OBJ) | OJ | Designate file to receive object code |
| NOOBJECT | P |  | NOOJ | Designates that no object file will be created |
| PAGING | P | PAGING | PI | Designates that listing will be broken into pages and each will have a header |
| NOPAGING | P |  | NOPI | Designates that listing will contain no page breaks |
| PAGELENGTH( $n$ ) | P | PAGELENGTH(60) | PL | Sets maximum number of lines in each page of listing file (maximum $=65,535$ ) ( minimum $=10$ ) |
| PAGEWIDTH(n) | P | PAGEWIDTH(120) | PW | Sets maximum number of characters in each line of listing file (maximum $=132$; minimum $=80$ ) |

Table D-1. Assembler Controls (Cont'd.)

| Name | Primary/ General | Default | Abbrev. | Meaning |
| :---: | :---: | :---: | :---: | :---: |
| PRINT[(FILE)] | P | PRINT(source.LST) | PR | Designates file to receive source listing |
| NOPRINT | P |  | NOPR | Designates that no listing file will be created |
| SAVE | G | Not Applicable | SA | Stores current control setting for LIST and GEN |
| RESTORE | G |  | RS | Restores control setting from SAVE stack |
| $\begin{aligned} & \text { REGISTERBANK }(r b, \ldots) \\ & r b=0,1,2,3 \end{aligned}$ | P | REGISTERBANK(0) | RB | Indicates one or more banks used in program module |
| NOREGISTERBANK | P |  | NORB | Indicates that no banks are used. |
| SYMBOLS | P | SYMBOLS | SB | Creates a formatted table of all symbols used in program |
| NOSYMBOLS | P |  | NOSB | No symbol table created |
| TITLE(string) | G | TITLE ( ) | TT | Places a string in all subsequent page headers (maximum 60 characters) |
| WORKFILES(:Fn:[,:F m:]) | P | same drive as source file | WF | Designates alternate drives for temporary workfiles |
| XREF | P | NOXREF | XR | Creates a cross reference listing of all symbols used in program |
| NOXREF | P |  | NOXR | No cross reference list created | MPL BUILT-IN APPNCTIX E E

The following is a list of all MPL built-in functions.

```
%'text end-of-line or %'text'
%(balanced-text)
%*DEFINE(call-pattern)[local-symbol-list](macro-body)
%*DEFINE(macro-name[parameter-list]) [LOCAL local-list] (macro-body)
%ntext-n-characters-long
%EQS(arg1,arg2)
%EVAL(expression)
%EXIT
%GES(arg1,arg2)
%GTS(arg1,arg2)
%IF (expression) THEN (balanced-test1) [ELSE (balanced-text2)] FI
%IN
%LEN(balanced-text)
%LES(arg1,arg2)
%LTS(arg1,arg2)
%MATCH(identifier1 delimiter identifier2) (balanced-text)
%METACHAR(balanced-text)
%NES(arg1,arg2)
%OUT(balanced-text)
%REPEAT (expression) (balanced-text)
%SET(macro-id,expression)
%SUBSTR(balanced-text,expression1,expression2)
%WHILE (expression) (balanced-text)
```

The following is a list of all of the MCS-51 Macro Assembly Language reserved symbols. They can not be used as symbol names or for any other purpose in your program.

| Operators |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| AND <br> EQ <br> GE | GT HIGH LE | LOW <br> LT <br> MOD | NE NOT OR | $\begin{aligned} & \text { SHL } \\ & \text { SHR } \\ & \text { XOR } \end{aligned}$ |
| Opcodes |  |  |  |  |
| ACALL <br> ADD <br> ADDC <br> AJMP <br> ANL <br> CJNE <br> CLR <br> CPL <br> DA | DEC <br> DIV <br> DJNZ <br> INC <br> JB <br> JBC <br> JC <br> JMP <br> JNB | JNC <br> JNZ <br> JZ <br> LCALL <br> LJMP <br> MOV <br> MOVC <br> MOVX <br> MUL | NOP <br> ORL <br> POP <br> PUSH <br> RET <br> RETI <br> RL <br> RLC <br> RR | $\begin{aligned} & \text { RRC } \\ & \text { SETB } \\ & \text { SJMP } \\ & \text { SUBB } \\ & \text { SWAP } \\ & \text { XCH } \\ & \text { XCHD } \\ & \text { XRL } \end{aligned}$ |
| Operands |  |  |  |  |
| A <br> $A B$ <br> AC <br> ACC <br> B <br> C <br> CY <br> DPH <br> DPL <br> DPTR <br> EA <br> ES <br> ETO <br> ET1 <br> EXO <br> EX1 <br> EXTIO | EXTI1 F0 IE IE0 IE1 IP INTO INT1 IT0 IT1 OV $P$ P0 P1 P2 P3 $P 4$ | PC PS PSW <br> PT0 <br> PT1 <br> PXO <br> PX1 <br> R0 <br> R1 <br> R2 <br> R3 <br> R4 <br> R5 <br> R6 <br> R7 <br> RB8 | RD <br> REN <br> RESET <br> RI <br> RS0 <br> RS1 <br> RXD <br> SBUF <br> SCON <br> SINT <br> SMO <br> SM1 <br> SM2 <br> SP <br> T0 T1 | TB8 <br> TCON <br> TFO <br> TF1 <br> THO <br> TH1 <br> Tl <br> TIMERO <br> TIMER1 <br> TLO <br> TL1 <br> TMOD <br> TR0 <br> TR1 <br> TXD <br> WR |


|  | Symbolic Register Addresses |  |  |
| :---: | :---: | :---: | :---: |
| AR0 | AR2 | AR4 | AR6 |
| AR1 | AR3 | AR5 | AR7 |


| Directives |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| BIT | DB | END | NAME | SET |
| BSEG | DBIT | EQU | ORG | USING |
| CODE | DS | EXTRN | PUBLIC | XDATA |
| CSEG | DSEG | IDATA | RSEG | XSEG |
| DATA | DW | ISEG | SEGMENT |  |

APPENDIX G SAMPLE PROGRAM

The following is a fully expanded listing file of an MCS-51 Macro Assembly Language program. This example includes three modules and their associated symbol table listings.


Figure G-1. Sample Relocatable Program


Figure G-1. Sample Relocatable Program (Cont'd.)

```
MCS-51 MACRO ASSEMBLER SAMPLE
```

SYMBOL TABLE LISTING

```
```

SYMBOL TABLE LISTING

```

```

REGISTER BANK(S) USED: O, TARGET MACHINE(S): 8051
ASSEMBLY COMPLETE, NJ ERRORS FJUND

```

Figure G-1. Sample Relocatable Program (Cont'd.)
```

MCS-51 MACRO ASSEMBLER CONSELEEID
ISIS-II MCS-51 MACRO ASSEM3LER V2.0
IBJECT MODULE PLACED IN :E1:SAMP2.DBJ
ASSEMBLER INVOKED BY: ASMS1 :F1:SAMP2.AS1 DEBUG

```


Figure G-1. Sample Relocatable Program (Cont'd.)


ASSEMBLY COMPLETE, ND ERRCRS FOUND

Figure G-1. Sample Relocatable Program (Cont'd.)


Figure G-1. Sample Relocatable Program (Cont'd.)


Figure G-1. Sample Relocatable Program (Cont'd.)
```

MCS-51 MACRO ASSEMSLER NUM_CONVERSION
SYMBOL TABLE LISTING

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  | 3 |
|  |  |
|  |  |
|  |  |
|  | Num_CJnVERSION |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## APPENDIX H REFERENCE TABLES

This appendix contains the following general reference tables:

- ASCII codes
- Powers of two
- Powers of 16 (in base 10 )
- Powers of 10 (in base 16 )
- Hexadecimal-decimal integer conversion


## ASCII Codes

The 8051 uses the 7-bit ASCII code, with the high-order 8th bit (parity bit) always reset.

| GRAPHIC OR CONTROL | $\begin{gathered} \text { ASCII } \\ \text { (HEXADECIMAL) } \end{gathered}$ |
| :---: | :---: |
| NUL | 00 |
| SOH | 01 |
| STX | 02 |
| ETX | 03 |
| EOT | 04 |
| ENO | 05 |
| ACK | 06 |
| BEL | 07 |
| BS | 08 |
| HT | 09 |
| LF | OA |
| VT | OB |
| FF | OC |
| CR | OD |
| SO | OE |
| SI | OF |
| DLE | 10 |
| DC1 (X-ON) | 11 |
| DC2 (TAPE) | 12 |
| DC3 (X-OFF) | 13 |
| DC4 (FAPE) | 14 |
| NAK | 15 |
| SYN | 16 |
| ETB | 17 |
| CAN | 18 |
| EM | 19 |
| SUB | 1A |
| ESC | 1 B |
| FS | 1 C |
| GS | 1 D |
| RS | 1E |
| US | 1F |
| SP | 20 |
| ! | 21 |
| " | 22 |
| \# | 23 |
| \$ | 24 |
| \% | 25 |
| \& | 26 |
| , | 27 |
| 1 | 28 |
| 1 | 29 |
| * | 2A |


| GRAPHIC OR CONTROL | ASCII (HEXADECIMAL |
| :---: | :---: |
| + | 2B |
| , | 2 C |
| - | 2D |
| . | 2E |
| 1 | 2 F |
| 0 | 30 |
| 1 | 31 |
| 2 | 32 |
| 3 | 33 |
| 4 | 34 |
| 5 | 35 |
| 6 | 36 |
| 7 | 37 |
| 8 | 38 |
| 9 | 39 |
| : | 3A |
| ; | 3B |
| $<$ | 3 C |
| $=$ | 3D |
| > | 3E |
| ? | 3F |
| @ | 40 |
| A | 41 |
| B | 42 |
| C | 43 |
| D | 44 |
| E | 45 |
| F | 46 |
| G | 47 |
| H | 48 |
| 1 | 49 |
| J | 4A |
| K | 4B |
| L | 4 C |
| M | 4D |
| N | 4E |
| 0 | 4F |
| P | 50 |
| Q | 51 |
| R | 52 |
| S | 53 |
| T | 54 |
| U | 55 |


| GRAPHIC OR CONTROL | ASCII (HEXADECIMAL) |
| :---: | :---: |
| V | 56 |
| w | 57 |
| X | 58 |
| Y | 59 |
| Z | 5A |
| 1 | 5B |
| 1 | 5C |
| 1 | 5D |
| $\wedge(\uparrow)$ | 5E |
| $-14$ | 5 F |
| , | 60 |
| a | 61 |
| b | 62 |
| c | 63 |
| d | 64 |
| e | 65 |
| $f$ | 66 |
| g | 67 |
| h | 68 |
| i | 69 |
| j | 6A |
| k | 6B |
| 1 | 6C |
| m | 6D |
| n | 6 E |
| o | 6 F |
| p | 70 |
| q | 71 |
| r | 72 |
| s | 73 |
| t | 74 |
| $u$ | 75 |
| $v$ | 76 |
| w | 77 |
| $\times$ | 78 |
| y | 79 |
| z | 7A |
| 1 | 7B |
| 1 | 7 C |
| ) (ALT MODE) | ) 7D |
| $\sim$ | 7E |
| DEL (RUB OUT) | T) $\quad 7 \mathrm{~F}$ |

## POWERS OF TWO

```
                    \(2^{n} \cap 2^{-n}\)
                        01.0
                    210.5
                    420.25
                    \(8 \quad 3 \quad 0.125\)
                    1640.0625
                    \(32 \quad 50.03125\)
                    \(64 \quad 60.015625\)
                    12870.0078125
                    \(256 \quad 8 \quad 0.00390625\)
                    \(\begin{array}{llll}512 & 9 & 0.001 & 953125\end{array}\)
                    1024100.0009765625
                    2048110.00048828125
                    4096120.000244140625
                    \(\begin{array}{llllllll}8 & 192 & 13 & 0.000 & 122 & 070 & 312 & 5\end{array}\)
                    \(\begin{array}{lllllll}16 & 384 & 14 & 0.000 & 061 & 035 & 156 \\ 25\end{array}\)
                    \(\begin{array}{llllllllll}32 & 768 & 15 & 0.000 & 030 & 517 & 578 & 125\end{array}\)
                    \(\begin{array}{llllllll}65 & 536 & 16 & 0.000 & 015 & 258 & 789 & 062 \\ 5\end{array}\)
                    \(\begin{array}{llllllll}131 & 072 & 17 & 0.000 & 007 & 629 & 394 & 531 \\ 25\end{array}\)
                    262144180.000003814697265625
                    524288190.0000019073486328125
                    \(\begin{array}{llllllllllllllll}1 & 048 & 576 & 20 & 0.000 & 000 & 953 & 674 & 316 & 406 & 25\end{array}\)
                    \(\begin{array}{lllllllllll}2 & 097 & 152 & 21 & 0.000 & 000 & 476 & 837 & 158 & 203 & 125\end{array}\)
                    4194304220.0000002384185791015625
                    8388608230.00000011920928955078125
                    \(\begin{array}{lllllll}16 & 777 & 216 & 24 & 0.000 & 000 & 059 \\ 604 & 644 & 775 & 390 & 625\end{array}\)
                    \(\begin{array}{lllllllllllllll}33 & 554 & 432 & 25 & 0.000 & 000 & 029 & 802 & 322 & 387 & 695 & 312 & 5\end{array}\)
                    6710886426000000001490116119384765625
```



```
            2684354562800000000037252902984619140625
            \(\begin{array}{llllllllllllllllll}536 & 870 & 912 & 29 & 0 & 000 & 000 & 001 & 862 & 645 & 149 & 230 & 957 & 031 & 25\end{array}\)
            1073741824300.000000000931322574615478515625
            21474836483100000000004656612873077392578125
            429496729632000000000023283064365386962890625
            \(8 \quad 589934592330000000000116415321826934814453125\)
            17179869184340.0000000000582076609134674072265625
```



```
            68719476736360.000000000014551915228366851806640625
            1374389534723700000000000072759576141834259033203125
            274877906944380.00000000000363797880709171295166015625
            549755813888390.000000000001818989403545856475830078125
        10995116277764000000000000009094947017729282379150390625
```



```
        4398046511104420.000000000000227373675443232059478759765625
        87960930222084300000000000001136868377216160297393798828125
        1759218604441644000000000000005684341886080801486968994140625
```



```
        70368744177664460.0000000000000142108547152020037174224853515625
    140737488355328470.00000000000000710542735760100185871124267578125
    281474976710656480.000000000000003552713678800500929355621337890625
```




```
    2251799813685248510.000000000000000444089209850062616169452667236328125
    45035996273704965200000000000000002220446049250313080847263336181640625
    900719925474099253000000000000000011102230246251565404236316680908203125
18014398509481984540.000000000000000055511151231257827021181583404541015625
```



```
    72057594037927936560.00000000000000001387778780781445675529539585113525390625
```










POWERS OF 10 (IN BASE 16)


## HEXADECIMAL-DECIMAL INTEGER CONVERSION

The table below provides for direct conversions between hexadecimal integers in the range 0.FFF and decimal integers in the range $0-4095$. For conversion of larger integers, the table values may be added to the following figures:

| Hexadecimal | Decimal | Hexadecimal | Decimal |
| :---: | :---: | :---: | :---: |
| 01000 | 4096 | 20000 | 131072 |
| 02000 | 8192 | 30000 | 196608 |
| 03000 | 12288 | 40000 | 262144 |
| 04000 | 16384 | 50000 | 327680 |
| 05000 | 20480 | 60000 | 393216 |
| 06000 | 24576 | 70000 | 458752 |
| 07000 | 28672 | 80000 | 524288 |
| 08000 | 32768 | 90000 | 589824 |
| 09000 | 36864 | A0 000 | 655360 |
| OA 000 | 40960 | B0 000 | 720896 |
| OB 000 | 45056 | C0 000 | 786432 |
| OC 000 | 49152 | DO 000 | 851968 |
| OD 000 | 53248 | EO 000 | 917504 |
| OE 000 | 57344 | FO 000 | 983040 |
| OF 000 | 61440 | 100000 | 1048576 |
| 10000 | 65536 | 200000 | 2097152 |
| 11000 | 69632 | 300000 | 3145728 |
| 12000 | 73728 | 400000 | 4194304 |
| 13000 | 77824 | 500000 | 5242880 |
| 14000 | 81920 | 600000 | 6291456 |
| 15000 | 86016 | 700000 | 7340032 |
| 16000 | 90112 | 800000 | 8388608 |
| 17000 | 94208 | 900000 | 9437184 |
| 18000 | 98304 | A00 000 | 10485760 |
| 19000 | 102400 | B00 000 | 11534336 |
| 1 A 000 | 106496 | C00 000 | 12582912 |
| 1B 000 | 110592 | D00 000 | 13631488 |
| 1C 000 | 114688 | E00 000 | 14680064 |
| 1D 000 | 118784 | F00 000 | 15728640 |
| 1E 000 | 122880 | 1000000 | 16777216 |
| 1F 000 | 126976 | 2000000 | 33554432 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 0000 | 0001 | 0002 | 0003 | 0004 | 0005 | 0006 | 0007 | 0008 | 0009 | 0010 | 0011 | 0012 | 0013 | 0014 | 0015 |
| 010 | 0016 | 0017 | 0018 | 0019 | 0020 | 0021 | 0022 | 0023 | 0024 | 0025 | 0026 | 0027 | 0028 | 0029 | 0030 | 0031 |
| 020 | 0032 | 0033 | 0034 | 0035 | 0036 | 0037 | 0038 | 0039 | 0040 | 0041 | 0042 | 0043 | 0044 | 0045 | 0046 | 0047 |
| 030 | 0048 | 0049 | 0050 | 0051 | 0052 | 0053 | 0054 | 0055 | 0056 | 0057 | 0058 | 0059 | 0060 | 0061 | 0062 | 0063 |
| 04 | 00 | 00 | 00 | 00 | 0068 | 00 | 0 | 00 | 0072 | 0073 | 00 | 0075 | 0076 | 0077 | 0078 | 0079 |
| 050 | 0080 | 0081 | 0082 | 0083 | 0084 | 0085 | 0086 | 0087 | 0088 | 0089 | 0090 | 0091 | 0092 | 0093 | 0094 | 0095 |
| 060 | 0096 | 0097 | 0098 | 0099 | 0100 | 0101 | 0102 | 0103 | 0104 | 0105 | 0106 | 0107 | 0108 | 0109 | 0110 | 0111 |
| 070 | 0112 | 0113 | 0114 | 0115 | 0116 | 0117 | 0118 | 0119 | 0120 | 0121 | 0122 | 0123 | 0124 | 0125 | 0126 | 0127 |
| 080 | 0128 | 0129 | 0130 | 0131 | 0132 | 0133 | 0134 | 0135 | 0136 | 0137 | 0138 | 0139 | 0140 | 0141 | 0142 | 0143 |
| 090 | 0144 | 0145 | 0146 | 0147 | 0148 | 0149 | 0150 | 0151 | 0152 | 0153 | 0154 | 0155 | 0156 | 0157 | 0158 | 0159 |
| OAO | 0160 | 0161 | 0162 | 0163 | 0164 | 0165 | 0166 | 0167 | 0168 | 0169 | 0170 | 0171 | 0172 | 0173 | 0174 | 0175 |
| OBO | 0176 | 0177 | 0178 | 0179 | 0180 | 0181 | 0182 | 0183 | 0184 | 0185 | 0186 | 0187 | 0188 | 0189 | 0190 | 0191 |
| OCO | 0192 | 0193 | 0194 | 0195 | 0196 | 0197 | 0198 | 0199 | 0200 | 0201 | 0202 | 0203 | 0204 | 0205 | 0206 | 0207 |
| ODO | 0208 | 0209 | 0210 | 0211 | 0212 | 0213 | 0214 | 0215 | 0216 | 0217 | 0218 | 0219 | 0220 | 0221 | 0222 | 0223 |
| OEO | 0224 | 0225 | 0226 | 0227 | 0228 | 0229 | 0230 | 0231 | 0232 | 0233 | 0234 | 0235 | 0236 | 0237 | 0238 | 0239 |
| OFO | 0240 | 0241 | 0242 | 0243 | 0244 | 0245 | 0246 | 0247 | 0248 | 0249 | 0250 | 0251 | 0252 | 0253 | 0254 | 0255 |

HEXADECIMAL-DECIMAL INTEGER CONVERSION (Cont'd)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | 0256 | 0257 | 0258 | 0259 | 0260 | 0261 | 0262 | 0263 | 0264 | 0265 | 0266 | 0267 | 0268 | 0269 | 0270 | 0271 |
| 110 | 0272 | 0273 | 0274 | 0275 | 0276 | 0277 | 0278 | 0279 | 0280 | 0281 | 0282 | 0283 | 0284 | 0285 | 0286 | 0287 |
| 120 | 0288 | 0289 | 0290 | 0291 | 0292 | 0293 | 0294 | 0295 | 0296 | 0297 | 0298 | 0299 | 0300 | 0301 | 0302 | 0303 |
| 130 | 0304 | 0305 | 0306 | 0307 | 0308 | 0309 | 0310 | 0311 | 0312 | 0313 | 0314 | 0315 | 0316 | 0317 | 0318 | 0319 |
| 140 | 032 | 0321 | 0322 | 032 | 0324 | 0325 | 0326 | 0327 | 0328 | 0329 | 0330 | 0331 | 0331 | 0333 | 0334 | 0335 |
| 150 | 0336 | 0337 | 0338 | 0339 | 0340 | 0341 | 0342 | 0343 | 4 | 0345 | 0346 | 47 | 0348 | 0349 | 0350 | 0351 |
| 160 | 0352 | 0353 | 0354 | 0355 | 0356 | 0357 | 0358 | 0359 | - | 0361 | 0362 | 363 | 0364 | 0365 | 0366 | 0367 |
| 170 | 0368 | 0369 | 0370 | 0371 | 0372 | 0373 | 0374 | 0375 | 0376 | 0377 | 0378 | 0379 | 0380 | 0381 | 0382 | 0383 |
| 180 | 0384 | 0385 | 0386 | 0387 | 0388 | 0389 | 0390 | 0391 | 0392 | 0393 | 0394 | 0395 | 0396 | 0397 | 0398 | 0399 |
| 190 | 0400 | 0401 | 0402 | 0403 | 0404 | 0405 | 0406 | 0407 | 0408 | 0409 | 0410 | 0411 | 0412 | 0413 | 0414 | 0415 |
| 1 AO | 0416 | 0417 | 0418 | 0419 | 0420 | 0421 | 0422 | 0423 | 0424 | 0425 | 0426 | 0427 | 0428 | 0429 | 0430 | 0431 |
| 1B0 | 0432 | 0433 | 0434 | 0435 | 0436 | 0437 | 0438 | 0439 | 0440 | 0441 | 0442 | 0443 | 0444 | 0445 | 0446 | 0447 |
| 10 | 04 | 04 | 0 | 0451 | 04 | 0 | 0454 | 0 | 04 | 0457 | 0458 | 9 | 0 | 0461 | 0462 | 0463 |
| 1 10 | 0464 | 0465 | 0466 | 0467 | 0468 | 0469 | 0470 | 0471 | 0472 | 0473 | 0474 | 0475 | 0476 | 0477 | 0478 | 0479 |
| 1E0 | 0480 | 0481 | 0482 | 0483 | 048 | 0485 | 0486 | 04 | 0488 | 0489 | 0490 | 0491 | 0492 | 0493 | 0494 | 95 |
| 1 FO | 0496 | 0497 | 0498 | 0499 | 0500 | 0501 | 0502 | 0503 | 0504 | 0505 | 0506 | 050\% | 0508 | 0509 | 0510 | 1 |
| 20 | 05 | 05 | 05 | 0 | 05 | 05 | 0518 | 05 | 0520 | 0521 | 0522 | 0523 | 4 | 0525 | 6 | 7 |
| 210 | 0528 | 0529 | 053 | 05 | 053 | 0533 | 05 | 05 | 0536 | 053 | 0538 | 05 | 0540 | 0541 | 0542 | 0543 |
| 220 | 0544 | 0545 | 0546 | 0547 | 0548 | 0549 | 0550 | 0551 | 0552 | 0553 | 0554 | 0555 | 0556 | 0557 | 0558 | 0559 |
| 230 | 0560 | 0561 | 0562 | 0563 | 0564 | 0565 | 0566 | 0567 | 0568 | 0569 | 0570 | 0571 | 0572 | 0573 | 0574 | 0575 |
| 24 | 05 | 05 | 05 | 0 | 0580 | 0581 | 0582 | 0583 | 0584 | 0585 | 05 | 0587 | 8 | 0589 | 0 | 1 |
| 250 | 0592 | 0593 | 0594 | 0595 | 0596 | 0597 | 0598 | 059 | 0600 | 060 | 0602 | 0603 | 0604 | 0605 | 0606 | 0607 |
| 260 | 0608 | 0609 | 0610 | 0611 | 06 | 06 | 0614 | 0615 | 0616 | 0617 | 0618 | 0619 | 0620 | 0621 | 0622 | 0623 |
| 270 | 0624 | 0625 | 0626 | 0627 | 0628 | 0629 | 0630 | 0631 | 0632 | 0633 | 0634 | 0635 | 0636 | 0637 | 0638 | 0639 |
| 28 | 06 | 06 | 06 | 06 | 06 | 0 | 0646 | 0 | 0648 | 0649 | 0650 | 0651 | 0652 | 0653 | 0654 | 0655 |
| 290 | 0656 | 0657 | 0658 | 0659 | 0660 | 0661 | 0662 | 0663 | 0664 | 0665 | 0666 | 0667 | 0668 | 0669 | 0670 | 0671 |
| 2AO | 0672 | 0673 | 0674 | 0675 | 0676 | 0677 | 0678 | 0679 | 0680 | 068 | 0682 | 0683 | 0684 | 0685 | 0686 | 0687 |
| 2BO | 0688 | 0689 | 0690 | 069 | 0692 | 06 | 06 | 06 | 06 | 06 | 0698 | 0699 | 0700 | 0701 | 0702 | 0703 |
| 2CO | 07 | 0705 | 0706 | 070 | 07 | 07 | 0710 | 07 | 07 | 07 | 0714 | 07 | 0716 | 0717 | 0718 | 0719 |
| 200 | 0720 | 0721 | 0722 | 0723 | 072 | 0725 | 07 | 0727 | 07 | 07 | 0730 | 0731 | 0732 | 0733 | 0734 | 0735 |
| 2E0 | 0736 | 0737 | 0738 | 0739 | 07 | 07 | 0742 | 0743 | 0744 | 0745 | 0746 | 0747 | 0748 | 0749 | 0750 | 0751 |
| 2FO | 0752 | 0753 | 075 | 075 | 075 | 07 | 07 | 0759 | 0760 | 076 | 0762 | 0763 | 0764 | 0765 | 0766 | 0767 |
| 30 | 07 | 07 | 07 |  | 0 | 0 | 0 | 0 | 0776 | 0 | 0778 | 0779 | 0780 | 0781 | 0782 | 0783 |
| 310 | 078 | 0785 | 0786 | 0787 | 07 | 0789 | 0790 | 0791 | 0792 | 0793 | 0794 | 0795 | 0796 | 0797 | 0798 | 0799 |
| 320 | 0800 | 0301 | 0802 | 0803 | 0804 | 0805 | 0806 | 0807 | 0808 | 0809 | 0810 | 0811 | 0812 | 0813 | 0814 | 0815 |
| 330 | 0816 | 0817 | 0818 | 0819 | 0820 | 08 | 0822 | 0823 | 0824 | 082 | 0826 | 0827 | 0828 | 0829 | 0830 | 0831 |
| 340 | 0832 | 0833 | 0834 | 0835 | 0836 | 0837 | 0838 | 0839 | 0840 | 0841 | 0842 | 0843 | 0844 | 0845 | 0846 | 0847 |
| 350 | 0848 | 0849 | 0850 | 0851 | 0852 | 0853 | 0854 | 0855 | 0856 | 0857 | 0858 | 0859 | 0860 | 0861 | 0862 | 0863 |
| 360 | 0864 | 0865 | 0866 | 0867 | 0868 | 0869 | 0870 | 087 | 0872 | 0873 | 0874 | 0875 | 0876 | 0877 | 0878 | 0879 |
| 370 | 0880 | 0881 | 0882 | 0883 | 088 | 0885 | 0886 | 0887 | 0888 | 0889 | 0890 | 0891 | 0892 | 0893 | 0894 | 0895 |
| 380 | 0896 | 0897 | 0898 | 0899 | 0900 | 09 | 0902 | 0903 | 0904 | 0905 | 0906 | 0907 | 0908 | 0909 | 0910 | 0911 |
| 390 | 0212 | 0913 | 0914 | 0915 | 0916 | 0917 | 0918 | 0919 | 0920 | 0921 | 0922 | 0923 | 0924 | 0925 | 0926 | 0927 |
| 3A0 | 0928 | 0929 | 0930 | 0931 | 0932 | 0933 | 0934 | 0935 | 0936 | 0937 | 0938 | 0939 | 0940 | 0941 | 0942 | 0943 |
| 380 | 0944 | 0945 | 0946 | 0947 | 0948 | 0949 | 0950 | 0951 | 0952 | 0953 | 0954 | 0955 | 0956 | 0957 | 0958 | 0959 |
| 3 CO | 0960 | 0961 | 0962 | 0963 | 0964 | 0965 | 0966 | 0967 | 0968 | 0969 | 0970 | 0971 | 0972 | 0973 | 0974 | 0975 |
| 3D0 | 0976 | 0977 | 0978 | 0979 | 0980 | 0981 | 0982 | 0983 | 0984 | 0985 | 0986 | 0987 | 0988 | 0989 | 0990 | 0991 |
| 3E0 | 0992 | 0993 | 0994 | 0995 | 0996 | 0997 | 0998 | 0999 | 1000 | 1001 | 1002 | 1003 | 1004 | 1005 | 1006 | 1007 |
| 3FO | 1008 | 1009 | 1010 | 1011 | 1012 | 1013 | 1014 | 1015 | 1016 | 1017 | 1018 | 1019 | 1020 | 1021 | 1022 | 1023 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B |  | D |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 | 1024 | 1025 | 1026 | 102 | 1028 | 102 | 1030 | 103 | 1032 | 1033 | 103 | 1035 | 036 | 103 | 03 | 1039 |
|  |  | 1041 | 1042 |  |  |  |  |  |  | 1049 |  |  | 052 | 1053 | 1054 | 055 |
| 420 |  | 1057 | 10 | 10 |  | 106 | 1062 |  |  |  |  |  | 068 |  |  | 071 |
| 430 | 1072 | 1073 | 1074 | 107 | 1076 | 1077 | 1078 | 1079 | 1080 | 1081 | 108 | 1083 | 1084 | 1085 | 1086 | 1087 |
|  |  | 1089 | 1090 | 109 | 1092 | 109 | 09 | 1095 | 09 | 1097 | 109 | 1099 | 1100 | 110 | 1102 | 103 |
| 450 | 1104 | 1105 | 1106 | 1107 | 1108 | 110 | 1110 | 111 | 11 | 11 | 11 | 1115 | 1116 | 11 | 1118 | 1119 |
| 460 | 112 | 1121 | 1122 | 1123 | 1124 | 1125 | 1126 | 1127 | 1128 | 1129 | 1130 | 1131 | 1132 | 1133 | 1134 | 1135 |
| 470 |  | 1137 | 1138 | 1139 | 1140 | 1141 | 1142 | 1143 | 1144 | 1145 | 1146 | 1147 | 1148 | 1149 | 1150 | 1151 |
| 480 |  | 1153 |  |  |  |  |  | 1159 |  |  | 1162 |  |  | 1165 |  |  |
| 490 |  | 1169 | 1170 |  |  |  |  | 1175 |  | 1177 |  |  |  | 1181 | 182 | 183 |
| 4 AO | 1184 | 1185 | 118 | 11 | 1188 | 1189 |  | 1191 | 19 | 1193 | 1194 | 1195 | 1196 | 1197 | 1198 | 1199 |
| 480 | 200 | 1201 | 1202 | 1203 | 1204 | 120 | 12 | 120 | 1208 | 120 | 12 | 12 | 121 | 12 | 1214 | 1215 |
| 4 CO |  | 1217 | 121 | 12 | 1220 | 12 | 12 | 12 |  | 1225 | 1226 | 122 | 1228 | 1229 | 1230 | 1231 |
| 4DO | 1232 | 1233 | 123 | 123 | 1236 | 1237 | 1238 | 1239 | 1240 | 1241 | 1242 | 1243 | 1244 | 12 | 1246 | 1247 |
| 4 EO | 1248 | 1249 | 125 | 125 | 125 | 1253 | 125 | 12 | 125 | 125 | 125 | 1259 | 260 | 1261 | 1262 | 1263 |
| 4 FO |  |  | 12 | 12 | 1268 | 12 | 1270 | 1271 |  | 1273 | 1274 | 1275 |  | 1277 | 278 | 1279 |
| 500 |  |  |  |  |  |  |  | 128 |  | 12 | 129 | 129 | 129 | 129 | 294 | 295 |
| 510 | 129 | 129 | 12 | 12 | 1300 | 13 | 130 | 130 |  | 130 | 130 | 130 |  | 130 | 310 | 1311 |
| 52 | 1312 | 1313 | 1314 | 1315 | 131 | 131 | 1318 | 1319 |  |  | 1322 | 32 | 324 | 1325 | 1326 | 327 |
| 530 | 132 | 1329 | 13 |  |  |  |  | 133 |  |  |  |  |  |  | 1342 |  |
|  |  | 134 | 134 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 55 | 1360 | 1361 | 136 | 1363 | 136 | 1365 | 1366 | 1367 | 136 | 136 | 13 | 137 | 1372 | 1373 | 1374 | 1375 |
| 560 | 1376 | 137 | 1378 | 137 | 138 | 138 | 1382 | 138 | 138 | 138 | 1386 | 138 | 1388 | 138 | 139 | 391 |
| 570 | 1392 | 1393 | 1394 | 139 |  | 13 | 1398 | 13 | 140 | 14 | 140 | 14 | 1404 | 1405 | 1406 | 1407 |
| 58 | 1408 | 1409 | 1410 | 141 | 141 | 141 | 141 | 14 | 141 | 14 | 141 | 14 | 1420 | 142 | 1422 | 142 |
| 59 | 142 | 1425 | 1426 | 1427 | 142 | 142 | 1430 | 1431 | 43 | 143 | 143 | 1435 | 1436 | 143 | 1438 | 1439 |
| 5A | 1440 | 144 | 1442 | 1443 | 144 | 144 | 144 | 1447 | 1448 | 144 | 1450 | 145 | 1452 | 1453 | 1454 | 455 |
| 5B0 | 14 | 145 | 14 | 14 |  |  | 1462 | 1463 |  |  | 1466 | 146 |  | 1469 | 1470 | 471 |
| 50 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 500 | 148 | 148 | 149 | 149 | 1492 | 149 | 149 | 149 | 49 | 449 | 149 | 14 | 1500 | 150 | 150 | 1503 |
| 5 50 | 150 | 1505 | 150 | 1507 | 1508 | 1509 | 1510 | 15 | 15 | 1513 | 15 | 151 | 15 | 1517 | 151 | 15 |
| 550 | 15 | 152 | 152 | 1523 | 1524 | 15 | 1526 | 1527 | 1528 | 1529 | 153 | 1531 | 1532 | 1533 | 1534 |  |
| 600 |  | 153 | 15 | 153 |  | 154 | 15 | 1543 |  |  | 15 | 154 | 1548 | 1549 | 1550 | 1551 |
| 610 | 155 | 1553 | 155 | 155 | 1556 | 155 | 1558 | 1559 | 56 | 1561 | 156 | 156 |  | 15 | 1566 | 1567 |
| 620 | 156 | 156 | 157 | 157 | 1572 | 1573 | 157 | 157 | 15 | 1577 | 157 | 15 | 1580 | 15 | 1582 | 158 |
| 630 | 15 | 158 |  |  |  |  |  |  | 1592 |  | 159 | 159 | 1596 | 15 | 1598 | 159 |
| 640 | 1600 | 160 |  | 603 |  |  |  |  | 160 |  |  | 161 |  | 6 |  | 615 |
| 65 | 161 | 161 |  | 19 |  | 162 |  |  |  |  |  | 627 |  |  |  | 1631 |
| 660 | 163 | 16 |  | 1635 |  | 1637 | 1638 | 16 | 1640 | 1641 | 164 | 164 | 16 | 16 | 164 | 1647 |
| 670 | 1648 | 16 | 1650 | 165 |  | 16 | 1654 | 16 |  |  | 16 | 165 | 1660 |  | 1662 |  |
| 680 | 1664 | 1665 | 166 | 166 | 1668 | 1669 | 1670 | 167 | 1672 | 1673 | 167 | 167 | 1676 | 167 | 1678 | 679 |
| 690 | 1680 | 1681 | 1682 | 1683 | 168 | 1685 | 168 | 168 | 1688 | 1689 | 169 | 1691 | 169 | 1693 | 1694 | 69 |
| 6A0 | 169 | 169 | 1698 | 1699 | 171 | 1701 | 1702 | 1703 | 170 | 170 | 1706 | 1707 | 170 | 1709 | 1710 | 171 |
| 680 | 17 | 17 | 17 | 17 | 1716 | 17 | 1718 | 17 | 1720 | 17 | 17 | 1723 | 1724 | 17 |  |  |
| 6 C | 172 | 172 | 1730 | 173 | 173 | 173 | 173 | 1735 | 17 | 173 | 1738 | 1739 |  | 1741 | 272 | 174 |
| 6D0 | 174 | 174 | 174 | 1747 | 748 | 1749 | 1750 | 175 | 1752 | 1753 | 1754 | 1755 | 1756 | 1757 | 1758 | 75 |
| 6EO | 1760 | 1761 | 1762 | 1763 | 1764 | 1765 | 1766 | 1767 | 1768 | 1769 | 1770 | 1771 | 1772 | 1773 | 1774 | 1775 |
| 6FO | 1776 | 177 | 1778 | 1779 | 1780 | 1781 | 1782 | 1783 | 1784 | 1785 | 1786 | 178 | 1788 | 1789 | 179 | 1791 |

HEXADECIMAL-DECIMAL INTEGER CONVERSION (Cont'd)

|  | 0 | 1 | 2 | 3 | 4 | 5 |  |  |  |  | A | B |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 700 | 179 | 1793 | 1794 | 1795 | 1796 | 179 | 179 | 1799 | 1800 | 1801 | 1802 | 1803 | 180 | 180 | 1806 | 1807 |
| 710 | 18 | 1809 | 1810 | 1811 | 1812 | 181 | 181 | 1815 | 1816 | 1817 | 181 | 1819 | 1820 | 1821 | 822 | 823 |
| 720 | 18 | 1825 | 1826 | 1827 | 1828 | 182 | 830 | 1831 | 183 | 1833 | 183 | 1835 | 183 | 183 | 1838 | 1839 |
| 730 | 184 | 1841 | 1842 | 1843 | 1844 | 1845 | 1846 | 1847 | 1848 | 1849 | 1850 | 185 | 1852 | 185 | 1854 | 1855 |
| 740 | 1856 | 185 | 1858 | 359 | 186 | 1861 | 186 | 186 | 186 | 18 | 186 | 18 | 186 | 186 | 1870 | 87 |
| 750 | 18 | 18 | 1874 | 1875 | 1876 | 1877 | 1878 | 187 | 1880 | 1881 | 188 | 1883 | 1884 | 188 | 1886 | 188 |
| 760 | 18 | 18 | 1890 | 1891 | 1892 | 1893 | 1894 | 18 | 1896 | 1897 | 189 | 1899 | 1900 | 1901 | 1902 | 90 |
| 770 | 190 | 190 | 190 | 1907 | 1908 | 1909 | 1910 | 1911 | 1912 | 1913 | 191 | 19 | 1916 | 1917 | 19 | 1919 |
| 780 | 192 | 192 | 192 | 1923 | 192 | 1925 | 1926 | 19 | 1928 | 1929 | 1930 | 1931 | 1932 | 933 | 1934 | 1935 |
| 790 | 1936 | 1937 | 1938 | 33 | 1940 | 1941 | 19 | 19 | 1944 | 1945 | 1946 | 1947 | 1948 | 1949 | 1950 | 951 |
| 7AO | 195 | 195 | 1954 | 1955 | 1956 | 1957 | 195 | 19 | 1960 | 61 | 1962 | 1963 | 1964 | 1965 | 1966 | 1967 |
| 780 | 196 | 196 | 1970 | 1971 | 1972 | 1973 | 1974 | 1975 | 976 | 197 | 1978 | 1979 | 198 | 198 | 1982 | 1983 |
| 700 | 198 | 198 | 1986 | 1987 | 1988 |  | 1990 | 1991 | 1992 | 1993 | 1994 | 1995 | 1996 | 1997 | 1998 |  |
| 700 | 2000 | 2001 | 2002 | 2003 | 2004 | 2005 | 2006 | 2007 | 2008 | 20 | 201 | 2011 | 2012 | 20 | 2014 | 2015 |
| 7 EO | 2016 | 2017 | 2018 | 2019 | 2020 | 202 | 202 | 20 | 202 | 20 | 202 | 20 | 20 | 20 | 203 | 2031 |
| 7 FO | 203 | 203 | 203 | 2035 | 203 | 203 | 203 | 203 | 2040 | 20 | 20 | 20 | 2044 | 204 | 20 | 2047 |
| 800 | 204 | 2049 | 2050 | 205 | 205 | 205 |  | 205 | 205 | 205 | 205 | 205 |  | 206 |  |  |
| 810 | 2064 | 2065 | 2066 | 2067 | 2068 | 2069 | 2070 | 20 | 2072 | 2073 | 20 | 2075 | 2076 | 20 | 2078 | 207 |
| 820 | 2080 | 2081 | 2082 | 2083 | 208 | 208 | 20 | 208 | 208 | 208 | 209 | 209 | 209 | 209 | 209 | 2095 |
| 830 | 209 | 209 | 209 | 20 | 210 | 2101 | 2102 | 21 | 2104 | 2105 | 210 | 210 | 2108 | 210 | 2110 |  |
| 84 | 2112 | 2113 | 2114 | 2115 | 2116 | 2117 | 2118 | 21 | 2120 | 2121 | 21 | 2123 | 2124 | 2125 | 2126 |  |
| 850 | 212 | 212 | 2130 | 2131 | 2132 | 2133 | 2134 | 2135 | 2136 | 2137 | 2138 | 2139 |  | 2141 | 2142 | 43 |
| 860 | 214 | 2145 | 2146 | 2147 | 2148 | 2149 | 2150 | 2151 | 2152 | 2153 | 2154 | 2155 |  | 2157 | 2158 | 2159 |
| 870 | 216 | 216 | 162 | 2163 | 216 | 216 |  | 216 | 2168 |  | 2170 | 2171 | 2172 | 2173 | 2174 | 2175 |
| 880 | 2176 | 2177 | 2178 | 217 | 218 | 218 |  | 218 |  |  | 218 | 21 | 2188 | 21 | 2190 | 2191 |
| 890 | 2192 | 2193 | 2194 | 2195 | 2196 | 219 | 219 | 219 | 220 | 2201 | 220 | 220 | 220 | 220 | 220 | 2207 |
| 8 | 2208 | 2209 | 2210 | 2211 | 2212 | 221 | 221 | 221 | 221 | 2217 | 221 | 221 | 222 | 22 | 2222 | 2223 |
| 880 | 222 | 22 | 2226 | 2227 | 222 | 22 | 22 | 22 | 2232 | 2233 | 22 | 22 | 2236 | 22 | 223 | 2239 |
| 8 CO | 224 | 224 | 2242 | 2243 | 224 | 22 | 22 | 22 | 2248 | 2249 | 225 | 22 | 2252 | 22 | 2254 | 2255 |
| 800 | 22 | 22 | 2258 | 2259 | 2260 | 2261 | 226 | 226 | 2264 | 22 | 226 | 226 | 2268 | 2269 | 2270 | 2271 |
| 8E0 | 227 | 227 | 2274 | 2275 | 2276 | 2277 | 22 | 227 | 2280 | 2281 | 228 | 22 | 228 | 2285 | 2286 | 2287 |
| 850 | 228 | 228 | 229 | 229 | 229 | 229 | 229 | 229 | 229 | 22 | 229 | 22 | 2300 | 23 | 23 | 2303 |
| 900 | 2304 | 2305 | 2306 | 2307 | 2308 | 2309 | 2310 | 231 | 23 | 23 | 231 | 23 | 2316 | 2317 | 2318 | 231 |
| 910 | 2320 | 2321 | 2322 | 2323 | 2324 | 232 | 232 | 232 | 2328 | 23 | 233 | 23 | 2332 | 23 | 2334 | 2335 |
| 920 | 23 | 23 | 2338 | 2339 | 23 | 2341 | 23 | 23 | 234 | 23 | 23 | 234 | 2348 | 23 | 2350 | 2351 |
| 930 | 235 | 235 | 235 | 2355 | 235 | 235 | 23 | 23 | 2360 | 23 | 236 | 236 | 2364 | 23 | 2366 | 2367 |
| 94 |  | 236 | 2370 | 237 | 237 | 237 | 237 | 237 | 2376 | 237 | 237 | 237 |  | 23 |  |  |
| 95 | 238 | 238 | 238 | 2387 | 2388 | 2389 | 2390 | 2391 | 2392 | 239 | 239 | 2395 |  | 2397 | 2398 | 23 |
| 960 | 2400 | 2401 | 240 | 2403 | 240 | 2405 | 2406 | 240 | 2408 | 2 | 2410 | 24 | 2412 | 2413 | 2414 | 24 |
| 970 | 2416 | 2417 | 24 | 24 |  |  | 24 |  |  | 2425 |  | 24 |  | 2429 |  | 2 |
| 980 | 2432 | 2433 | 243 | 2435 | 2436 | 24 | 2438 | 243 | 24 | 24 | 244 | 244 | 244 | 2445 | 2446 | 244 |
| 990 | 2448 | 2449 | 2450 | 2451 | 2452 | 245 | 245 | 2455 | 245 | 2457 | 245 | 2459 | 246 | 2461 | 2462 | 2463 |
| 9A0 | 2464 | 2465 | 2466 | 2467 | 2468 | 246 | 2470 | 2471 | 2472 | 2473 | 2474 | 2475 | 2476 | 247 | 2478 | 2479 |
| 980 | 24 | 2481 | 2482 | 2483 | 248 | 248 | 248 | 248 | 248 | 248 | 2490 | 249 | 249 | 249 | 24 |  |
| 900 | 249 | 249 | 2498 | 2499 | 250 | 250 | 2502 | 2503 | 2504 | 2505 | 2506 | 250 | 250 | 2509 | 2510 | 2511 |
| 900 | 251 | 251 | 251 | 2515 | 2516 | 2517 | 2518 | 2519 | 2520 | 252 | 2522 | 252 | 2524 | 2525 | 2526 | 2527 |
| 9 EO | 2528 | 2529 | 2530 | 2531 | 253 | 253 | 25 | 2535 | 2536 | 25 | 253 | 25 | 25 | 2541 | 2542 | 2543 |
| 9FO | 254 | 254 | 2546 | 2547 | 2548 | 2549 | 2550 | 2551 | 2552 | 2553 | 2554 | 255 | 2556 | 2557 | 2558 | 25 |

HEXADECIMAL-DECIMAL INTEGER CONVERSION (Cont'd)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A00 | 2560 | 2561 | 2562 | 2563 | 2564 | 2565 | 2566 | 2567 | 2568 | 2569 | 2570 | 2571 | 2572 | 2573 | 2574 | 2575 |
| A10 | 2576 | 2577 | 2578 | 2579 | 2580 | 2581 | 2582 | 2583 | 2584 | 2585 | 2586 | 2587 | 2588 | 2589 | 2590 | 2591 |
| A20 | 2592 | 2593 | 2594 | 2595 | 2596 | 2597 | 2598 | 2599 | 2600 | 2601 | 2602 | 2603 | 2604 | 2605 | 2606 | 2607 |
| A30 | 2608 | 2609 | 2610 | 2611 | 2612 | 2613 | 2614 | 2615 | 2616 | 2617 | 2618 | 2619 | 2620 | 2621 | 2622 | 2623 |
| A40 | 2624 | 2625 | 2626 | 2627 | 2628 | 2629 | 2630 | 2631 | 2632 | 2633 | 2634 | 2635 | 2636 | 2637 | 2638 | 2639 |
| A50 | 2640 | 2641 | 2642 | 2643 | 2644 | 2645 | 2646 | 2647 | 2648 | 2649 | 2650 | 2651 | 2652 | 2653 | 2654 | 2655 |
| A60 | 2656 | 2657 | 2658 | 2659 | 660 | 2661 | 266 | 2663 | 2664 | 2665 | 2666 | 2667 | 2668 | 2669 | 2670 | 2671 |
| A70 | 2672 | 2673 | 2674 | 2675 | 2676 | 2677 | 2678 | 2679 | 2680 | 2681 | 2682 | 2683 | 2684 | 2685 | 2686 | 2687 |
| A80 | 2688 | 2689 | 2690 | 2691 | 2692 | 2693 | 2694 | 2695 | 2696 | 2697 | 2698 | 2699 | 2700 | 2701 | 2702 | 2703 |
| A90 | 2704 | 2705 | 2706 | 2707 | 2708 | 2709 | 2710 | 2711 | 2712 | 2713 | 2714 | 2715 | 2716 | 2717 | 2718 | 2719 |
| AAO | 2720 | 2721 | 2722 | 2723 | 2724 | 2725 | 2726 | 2727 | 2728 | 2729 | 2730 | 2731 | 2732 | 2733 | 2734 | 2735 |
| ABO | 2736 | 2737 | 2738 | 2739 | 2740 | 2741 | 2742 | 2743 | 2744 | 2745 | 2746 | 2747 | 2748 | 2749 | 2750 | 2751 |
| ACO | 2752 | 2753 | 2754 | 2755 | 2756 | 2757 | 2758 | 2759 | 2760 | 4761 | 2762 | 2763 | 2764 | 2765 | 2766 | 2767 |
| ADO | 2768 | 2769 | 2770 | 2771 | 2772 | 2773 | 2774 | 2775 | 2776 | 2777 | 2778 | 2779 | 278 | 2781 | 2782 | 2783 |
| AEO | 2784 | 2785 | 2786 | 2787 | 2788 | 2789 | 2790 | 2791 | 2792 | 2793 | 2794 | 2795 | 2796 | 2797 | 2798 | 2799 |
| AFO | 2800 | 2801 | 2802 | 2803 | 2804 | 2805 | 2806 | 2807 | 2808 | 2809 | 2810 | 2811 | 2812 | 2813 | 2814 | 2815 |
| B00 | 2816 | 2817 | 2818 | 2819 | 2820 | 2821 | 2822 | 282 | 2824 | 2825 | 2826 | 2827 | 282 | 282 | 28 | 2831 |
| B10 | 2832 | 2833 | 2834 | 2835 | 2836 | 2837 | 2838 | 2839 | 2840 | 2841 | 2842 | 2843 | 284 | 2845 | 284 | 2847 |
| B20 | 2848 | 284 | 2850 | 3851 | 2852 | 2853 | 2854 | 2855 | 2856 | 2857 | 2858 | 2859 | 2860 | 2861 | 2862 | 2863 |
| B30 | 2864 | 2865 | 2866 | 2867 | 2868 | 2869 | 2870 | 2871 | 2872 | 2873 | 2874 | 2875 | 2876 | 2877 | 2878 | 2879 |
| B40 | 2880 | 2881 | 2882 | 2883 | 2884 | 2885 | 2866 | 2887 | 2888 | 2889 | 2890 | 2891 | 2892 | 2893 | 2894 | 2895 |
| B50 | 2896 | 2897 | 2898 | 2899 | 2900 | 2901 | 2902 | 2903 | 2904 | 2905 | 2906 | 2907 | 2908 | 2909 | 2910 | 2911 |
| B60 | 2912 | 2913 | 2914 | 2915 | 2916 | 2917 | 2918 | 2919 | 2920 | 2921 | 2922 | 2923 | 2924 | 2925 | 2926 | 2927 |
| B70 | 2928 | 2929 | 2930 | 2931 | 2932 | 2933 | 2934 | 2935 | 2936 | 2937 | 2938 | 2939 | 2940 | 2941 | 2942 | 2943 |
| B80 | 294 | 2945 | 2946 | 2947 | 2948 | 294 | 2950 | 2951 | 2952 | 2953 | 2954 | 2955 | 295 | 295 | 2958 | 2959 |
| B90 | 296 | 2961 | 2962 | 2963 | 2964 | 296 | 2966 | 2967 | 2968 | 2969 | 2970 | 2971 | 2972 | 2973 | 2974 | 2975 |
| BAO | 2976 | 2977 | 2978 | 2979 | 2980 | 2981 | 2982 | 2983 | 2984 | 2985 | 2986 | 2987 | 2988 | 2989 | 2990 | 2991 |
| BB0 | 2992 | 2993 | 2994 | 2995 | 2996 | 2997 | 2998 | 2999 | 3000 | 3001 | 3002 | 3003 | 3004 | 3005 | 3006 | 3007 |
| BCO | 3008 | 3009 | 3010 | 3011 | 3012 | 3013 | 3014 | 3015 | 3016 | 3017 | 3018 | 3019 | 3020 | 3021 | 302 | 3023 |
| BDO | 3024 | 3025 | 3026 | 3027 | 3028 | 3029 | 3030 | 3031 | 3032 | 3033 | 3034 | 3035 | 303 | 03 | 3038 | 3039 |
| BEO | 3040 | 304 | 3042 | 3043 | 3044 | 3045 | 3046 | 3047 | 3048 | 3049 | 3050 | 3051 | 3052 | 3053 | 3054 | 3055 |
| BFO | 3056 | 3057 | 3058 | 3059 | 3060 | 3061 | 3062 | 3063 | 3064 | 3065 | 3066 | 3067 | 3068 | 3069 | 3070 | 307 |
| coo | 3072 | 3073 | 3074 | 3075 | 3076 | 3077 | 3078 | 3079 | 3080 | 3081 | 3082 | 3083 | 3084 | 3085 | 3086 | 87 |
| C10 | 3088 | 3089 | 3090 | 3091 | 3092 | 3093 | 3094 | 3095 | 3096 | 3097 | 3098 | 3099 | 3100 | 3101 | 3102 | 3103 |
| C20 | 3104 | 3105 | 3106 | 3107 | 3108 | 3109 | 3110 | 3111 | 3112 | 3113 | 3114 | 3115 | 3116 | 3117 | 311 | 3119 |
| C30 | 3120 | 3121 | 3122 | 3123 | 3124 | 3125 | 3126 | 3127 | 3128 | 3129 | 3130 | 3131 | 3132 | 3133 | 3134 | 3135 |
| C40 | 3136 | 3137 | 3138 | 3139 | 3140 | 3141 | 3142 | 3143 | 3144 | 3145 | 3146 | 3147 | 3148 | 3149 | 3150 | 3151 |
| C50 | 3152 | 3153 | 3154 | 3155 | 3156 | 3157 | 3158 | 3159 | 3160 | 3161 | 3162 | 3163 | 3164 | 3165 | 3166 | 3167 |
| C60 | 3168 | 3169 | 3170 | 3171 | 3172 | 3173 | 3174 | 3175 | 3176 | 3177 | 3178 | 3179 | 3180 | 3181 | 3182 | 3183 |
| C70 | 3184 | 3185 | 3186 | 3187 | 3188 | 3189 | 3190 | 3191 | 3192 | 3193 | 3194 | 3195 | 3196 | 3197 | 3198 | 3199 |
| C80 | 3200 | 3201 | 3202 | 3203 | 3204 | 3205 | 3206 | 3207 | 3208 | 3209 | 3210 | 3211 | 3212 | 3213 | 3214 | 3215 |
| C90 | 3216 | 3217 | 3218 | 3219 | 3220 | 3221 | 3222 | 3223 | 3224 | 3225 | 3226 | 3227 | 3228 | 3229 | 3230 | 3231 |
| caO | 3232 | 3233 | 3234 | 3235 | 3236 | 3237 | 3238 | 3239 | 3240 | 3241 | 3242 | 3243 | 3244 | 3245 | 3246 | 3247 |
| CBO | 3248 | 3249 | 325 | 325 | 3252 | 3253 | 325 | 3255 | 325 | 325 | 325 | 3259 | 3260 | 3261 | 3262 | 3263 |
| CCO | 3264 | 3265 | 3266 | 3267 | 3268 | 3269 | 3270 | 3271 | 3272 | 3273 | 3274 | 3275 | 3276 | 3277 | 3278 | 3279 |
| CDO | 3280 | 3281 | 3282 | 3283 | 3284 | 3285 | 3286 | 3287 | 3288 | 3289 | 3290 | 3291 | 3292 | 3293 | 3294 | 3295 |
| CEO | 3296 | 3297 | 3298 | 3299 | 3300 | 3301 | 3302 | 3303 | 3304 | 3305 | 3306 | 3307 | 3308 | 3309 | 3310 | 3311 |
| CFO | 3312 | 3313 | 3314 | 3315 | 3316 | 3317 | 3318 | 3319 | 3320 | 3321 | 3322 | 3323 | 3324 | 3325 | 332 | 3327 |

HEXADECIMAL-DECIMAL INTEGER CONVERSION (Cont'd)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D00 | 3328 | 3329 | 3330 | 3331 | 3332 | 3333 | 3334 | 3335 | 3336 | 3337 | 3338 | 3339 | 3340 | 3341 | 3342 | 3343 |
| D10 | 3344 | 3345 | 3346 | 3347 | 3348 | 3349 | 3350 | 3351 | 3352 | 3353 | 3354 | 3355 | 3356 | 3357 | 3358 | 3359 |
| D20 | 3360 | 3361 | 3362 | 3363 | 3364 | 3365 | 3366 | 3367 | 3368 | 3369 | 3370 | 3371 | 3372 | 3373 | 3374 | 3375 |
| D30 | 3376 | 3377 | 3378 | 3379 | 3380 | 3381 | 3382 | 3383 | 3384 | 3385 | 3386 | 3387 | 3388 | 3389 | 3390 | 3391 |
| D40 | 3392 | 3393 | 3394 | 3395 | 3396 | 3397 | 3398 | 3399 | 3400 | 3401 | 3402 | 3403 | 3404 | 3405 | 3406 | 3407 |
| D50 | 3408 | 3409 | 3410 | 3411 | 3412 | 3413 | 3414 | 3415 | 3416 | 3417 | 3418 | 3419 | 3420 | 3421 | 3422 | 3423 |
| D60 | 3424 | 3425 | 3426 | 3427 | 3428 | 3429 | 3430 | 3431 | 3432 | 3433 | 3434 | 3435 | 3436 | 3437 | 3438 | 3439 |
| D70 | 3440 | 3441 | 3442 | 3443 | 3444 | 3445 | 3446 | 3447 | 3448 | 3449 | 3450 | 3451 | 3452 | 3453 | 3454 | 3455 |
| D80 | 3456 | 3457 | 3458 | 3459 | 3460 | 3461 | 3462 | 3463 | 3464 | 3465 | 3466 | 3467 | 3468 | 3469 | 3470 | 3471 |
| D90 | 3472 | 3473 | 3474 | 3475 | 3476 | 3477 | 3478 | 3479 | 3480 | 3481 | 3482 | 3483 | 3484 | 3485 | 3486 | 3487 |
| DAO | 3488 | 3489 | 3490 | 3491 | 3492 | 3493 | 3494 | 3495 | 3496 | 3497 | 3498 | 3499 | 3500 | 3501 | 3502 | 3503 |
| DBO | 3504 | 3505 | 3506 | 3507 | 3508 | 3509 | 3510 | 3511 | 3512 | 3513 | 3514 | 3515 | 3516 | 3517 | 3518 | 3519 |
| DCO | 3520 | 3521 | 3522 | 3523 | 3524 | 3525 | 3526 | 3527 | 3528 | 3529 | 3530 | 3531 | 3532 | 3533 | 3534 | 3535 |
| DDO | 3536 | 3537 | 3538 | 3539 | 3540 | 3541 | 3542 | 3543 | 3544 | 3545 | 3546 | 3547 | 3548 | 3549 | 3550 | 3551 |
| DEO | 3552 | 3553 | 3554 | 3555 | 3556 | 3557 | 3558 | 3559 | 3560 | 3561 | 3562 | 3563 | 3564 | 3565 | 3566 | 3567 |
| DFO | 3568 | 3569 | 3570 | 3571 | 3572 | 3573 | 3574 | 3575 | 3576 | 3577 | 3578 | 3579 | 3580 | 3581 | 3582 | 3583 |
| E00 | 3584 | 3585 | 3586 | 3587 | 3588 | 3589 | 3590 | 3591 | 3592 | 3593 | 3594 | 3595 | 3596 | 3597 | 3598 | 3599 |
| E10 | 3600 | 3601 | 3602 | 3603 | 3604 | 3605 | 3606 | 3607 | 3608 | 3609 | 3610 | 3611 | 3612 | 3613 | 3614 | 3615 |
| E20 | 3616 | 3617 | 3618 | 3619 | 3620 | 3621 | 3622 | 3623 | 3624 | 3625 | 3626 | 3627 | 3628 | 3629 | 3630 | 3631 |
| E30 | 3632 | 3633 | 3634 | 3635 | 3636 | 3637 | 3638 | 3639 | 3640 | 3641 | 3642 | 3643 | 3644 | 3645 | 3646 | 3647 |
| E40 | 3648 | 3649 | 3650 | 3651 | 3652 | 3653 | 3654 | 3655 | 3656 | 3657 | 3658 | 3659 | 3660 | 3661 | 3662 | 3663 |
| E50 | 3664 | 3665 | 3666 | 3667 | 3668 | 3669 | 3670 | 3671 | 3672 | 3673 | 3674 | 3675 | 3676 | 3677 | 3678 | 3679 |
| E60 | 3680 | 3681 | 3682 | 3683 | 3684 | 3685 | 3686 | 3687 | 3688 | 3689 | 3690 | 3691 | 3692 | 3693 | 3694 | 3695 |
| E70 | 3696 | 3697 | . 3698 | 3699 | 3700 | 3701 | 3702 | 3703 | 3704 | 3705 | 3706 | 3707 | 3708 | 3709 | 3710 | 3711 |
| E80 | 3712 | 3713 | 3714 | 3715 | 3716 | 3717 | 3718 | 3719 | 3720 | 3721 | 3722 | 3723 | 3724 | 3725 | 3726 | 3727 |
| E90 | 3728 | 3729 | 3730 | 3731 | 3732 | 3733 | 3734 | 3735 | 3736 | 3737 | 3738 | 3739 | 3740 | 3741 | 3742 | 3743 |
| EAO | 3744 | 3745 | 3746 | 3747 | 3748 | 3749 | 3750 | 3751 | 3752 | 3753 | 3754 | 3755 | 3756 | 3757 | 3758 | 3759 |
| EBO | 3760 | 3761 | 3762 | 3763 | 3764 | 3765 | 3766 | 3767 | 3768 | 3769 | 3770 | 3771 | 3772 | 3773 | 3774 | 3775 |
| ECO | 3776 | 3777 | 3778 | 3779 | 3780 | 3781 | 3782 | 3783 | 3784 | 3785 | 3786 | 3787 | 3788 | 3789 | 3790 | 3791 |
| EDO | 3792 | 3793 | 3794 | 3795 | 3796 | 3797 | 3798 | 3799 | 3800 | 3801 | 3802 | 3803 | 3804 | 3805 | 3806 | 3807 |
| EEO | 3808 | 3809 | 3810 | 3811 | 3812 | 3813 | 3814 | 3815 | 3816 | 3817 | 3818 | 3819 | 3820 | 3821 | 3822 | 3823 |
| EFO | 3824 | 3825 | 3826 | 3827 | 3828 | 3829 | 3830 | 3831 | 3832 | 3833 | 3834 | 3835 | 3836 | 3837 | 3838 | 3839 |
| FOO | 3840 | 3841 | 3842 | 3843 | 3844 | 3845 | 3846 | 3847 | 3848 | 3849 | 3850 | 3851 | 3852 | 3853 | 3854 | 3855 |
| F10 | 3856 | 3857 | 3858 | 3859 | 3860 | 3861 | 3862 | 3863 | 3864 | 3865 | 3866 | 3867 | 3868 | 3869 | 3870 | 3871 |
| F20 | 3872 | 3873 | 3874 | 3875 | 3876 | 3877 | 3878 | 3879 | 3880 | 3881 | 3882 | 3883 | 3884 | 3885 | 3886 | 3887 |
| F30 | 3888 | 3889 | 3890 | 3891 | 3892 | 3893 | 3894 | 3895 | 3896 | 3897 | 3898 | 3899 | 3900 | 3901 | 3902 | 3903 |
| F40 | 3904 | 3905 | 3906 | 3907 | 3908 | 3909 | 3910 | 3911 | 3912 | 3913 | 3914 | 3915 | 3916 | 3917 | 3918 | 3919 |
| F50 | 3920 | 3921 | 3922 | 3923 | 3924 | 3925 | 3926 | 3927 | 3928 | 3929 | 3930 | 3931 | 3932 | 3933 | 3934 | 3935 |
| F60 | 3936 | 3937 | 3938 | 3939 | 3940 | 3941 | 3942 | 3943 | 3944 | 3945 | 3946 | 3947 | 3948 | 3949 | 3950 | 3951 |
| F70 | 3952 | 3953 | 3954 | 3955 | 3956 | 3957 | 3958 | 3959 | 3960 | 3961 | 3962 | 3963 | 3964 | 3965 | 3966 | 3967 |
| F80 | 3968 | 3969 | 3970 | 3971 | 3972 | 3973 | 3974 | 3975 | 3976 | 3977 | 3978 | 3979 | 3980 | 3981 | 3982 | 3983 |
| F90 | 3984 | 3985 | 3986 | 3987 | 3988 | 3989 | 3990 | 3991 | 3992 | 3993 | 3994 | 3995 | 3996 | 3997 | 3998 | 3999 |
| FAO | 4000 | 4001 | 4002 | 4003 | 4004 | 4005 | 4006 | 4007 | 4008 | 4009 | 4010 | 4011 | 4012 | 4013 | 4014 | 4015 |
| FBO | 4016 | 4017 | 4018 | 4019 | 4020 | 4021 | 4022 | 4023 | 4024 | 4025 | 4026 | 4027 | 4028 | 4029 | 4030 | 4031 |
| FCO | 4032 | 4033 | 4034 | 4035 | 4036 | 4037 | 4038 | 4039 | 4040 | 4041 | 4042 | 4043 | 4044 | 4045 | 4046 | 4047 |
| FDO | 4048 | 4049 | 4050 | 4051 | 4052 | 4053 | 4054 | 4055 | 4056 | 4057 | 4058 | 4059 | 4060 | 4061 | 4062 | 4063 |
| FEO | 4064 | 4065 | 4066 | 4067 | 4068 | 4069 | 4070 | 4071 | 4072 | 4073 | 4074 | 4075 | 4076 | 4077 | 4078 | 4079 |
| FFO | 4080 | 4081 | 4082 | 4083 | 4084 | 4085 | 4086 | 4087 | 4088 | 4089 | 4090 | 4091 | 4092 | 4093 | 4094 | 4095 |

APPENDIX ERROR MESSAGES

When the assembler is unable to correctly assemble a source file, it generates an error message describing the trouble. If possible, it will continue execution. In some cases the assembler is unable to continue (e.g., too many symbols in a program), and it must abort execution. If your program should generate an error message, make the necessary corrections and reassemble. The object file will probably not be executable, and; if the error caused an abort, the list file may also be unreadable.

The general format for all errors listed in your code is shown below:
*** ERROR \#eee , LINE \#III (ppp), Message
where:

> eee is the error number
> III is the line causing the error
> ppp is the line causing the lost error

Message is the error message.
(See Chapter 6 for a complete description of all error messages generated by the assembler.)

## Source File Error Messages

This type of error is caused by syntactic errors in your source code. They appear in your listing file immediately following the source line that caused the error.

In attempting to further define the error, ASM51 may generate more than one message for a single error. Since the assembler attempts to continue processing your code, a single error may have side effects that cause subsequent errors.

A list of all Assembler Error messages is shown below:

## Assembler Error Messages

```
SYNTAX ERROR
SOURCE LINE LISTING TERMINATED AT }255\mathrm{ CHARACTERS
ARITHMETIC OVERFLOW IN NUMERIC CONSTANT
ATTEMPT TO DIVIDE BY ZERO
EXPRESSION WITH FORWARD REFERENCE NOT ALLOWED
TYPE OF SET SYMBOL DOES NOT ALLOW REDEFINITION
SYMBOL ALREADY DEFINED
ATTEMPT TO ADDRESS NON-BIT-ADDRESSABLE BIT
BAD BIT OFFSET IN BIT ADDRESS EXPRESSION
TEXT FOUND BEYOND END STATEMENT-IGNORED
PREMATURE END OF FILE (NO END STATEMENT)
ILLEGAL CHARACTER IN NUMERIC CONSTANT
ILLEGAL USE OF REGISTER NAME IN EXPRESSION
SYMBOL IN LABEL FIELD ALREADY DEFINED
ILLEGAL CHARACTER
MORE ERRORS DETECTED, NOT REPORTED
ARITHMETIC OVERFLOW IN LOCATION COUNTER
UNDEFINED SYMBOL
VALUE WILL NOT FIT INTO A BYTE
OPERATION INVALID IN THIS SEGMENT
STRING TERMINATED BY END-OF-LINE
STRING LONGER THAN 2 CHARACTERS NOT ALLOWED IN THIS CONTEXT
STRING, NUMBER, OR IDENTIFIER CANNOT EXCEED 225 CHARACTERS
DESTINATION ADDRESS OUT OF RANGE FOR INBLOCK REFERENCE
DESTINATION ADDRESS OUT OF RANGE FOR RELATIVE REFERENCE
SEGMENT SYMBOL EXPECTED
ABSOLUTE EXPRESSION EXPECTED
REFERENCE NOT TO CURRENT SEGMENT
IDATA SEGMENT ADDRESS EXPECTED
PUBLIC ATTRIBUTE NOT ALLOWED FOR THIS SYMBOL
EXTERNAL REFERENCE NOT ALLOWEDIN THIS CONTEXT
SEGMENT REFERENCE NOT ALLOWED IN THIS CONTEXT
TOO MANY RELOCATABLE SEGMENTS
TOO MANY EXTERNAL SYMBOLS
LOCATION COUNTER MAY NOT POINT BELOW SEGMENT BASE
CODE SEGMENT ADDRESS EXPECTED
DATA SEGMENT ADDRESS EXPECTED
XDATA SEGMENT ADDRESS EXPECTED
BIT SEGMENT ADDRESS EXPECTED
BYTE OF BIT ADDRESS NOT IN BIT-ADDRESSABLE DATA SEGMENT
INVALID HARDWARE REGISTER
BAD REGISTER BANK NUMBER
INVALID SIMPLE RELOCATABLE EXPRESSION
INVALID RELOCATABLE EXPRESSION
INPAGE RELOCATED SEGMENT OVERFLOW
INBLOCK RELOCATED SEGMENT OVERFLOW
BIT ADDRESSABLE RELOCATED SEGMENT OVERFLOW
ILLEGAL RELOCATION FOR SEGMENT TYPE
```


## Macro Error Messages

Macro errors are caused by errors using the Macro Processing Language (MPL). They are listed immediately following the line in which the error was recognized, and is followed by a trace of the macro call/expression stack. This is not necessarily the line that contains the error.

Since the Macro Processor attempts to define the error completely, several messages may be generated. A macro error may be responsible for subsequent macro errors and assembler errors.

All of the Macro Error messages are listed below:

```
Macro Error Messages
300 MORE ERRORS DETECTED, NOT REPORTED
301 UNDEFINED MACRO NAME
302 ILLEGAL EXIT MACRO
303 FATAL SYSTEM ERROR
304 ILLEGAL EXPRESSION
305 MISSING "FI''IN "IF"
306 MISSING "THEN''IN "IF"
307 ILLEGAL ATTEMPT TO REDEFINE MACRO
308 MISSING IDENTIFIER IN DEFINE PATTERN
3 0 9 \text { MISSING BALANCED STRING}
310 MISSING LIST ITEM
3 1 1 ~ M I S S I N G ~ D E L I M I T E R ~
3 1 2 ~ P R E M A T U R E ~ E O F ~
313 DYNAMIC STORAGE (MACROS OR ARGUMENTS) OVERFLOW
314 MACRO STACK OVERFLOW
315 INPUT STACK OVERFLOW
3 1 7 \text { PATTERN TOO LONG}
318 ILLEGAL METACHARACTER: <char>
319 UNBALANCED ')"' IN ARGUMENT TO USER DEFINED MACRO
320 ILLEGAL ASCENDING CALL
```


## Control Error Messages

Control errors are announced when something is wrong with the invocation line or a control line in the source file. In general, command language errors are fatal, causing ASM51 to abort assembly. However, the errors listed below are not considered fatal.

## Control Error Messages

## 400 MORE ERRORS DETECTED NOT REPORTED

401 BAD PARAMETER TO CONTROL
402 MORE THAN ONE INCLUDE CONTROL ON A SINGLE LINE
403 ILLEGAL CHARACTER IN COMMAND
406 TOO MANY WORKFILES-ONLY FIRST TWO USED
407 UNRECOGNIZED CONTROL OR MISPLACED PRIMARY CONTROL: <control>
408 NO TITLE FOR TITLE CONTROL
409 NO PARAMETER ALLOWED WITH ABOVE CONTROL
410 SAVE STACK OVERFLOW
411 SAVE STACK UNDERFLOW
413 PAGEWIDTH BELOW MINIMUM, SET TO 80
414 PAGELENGTH BELOW MINIMUM, SET TO 10
415 PAGEWIDTH ABOVE MAXIMUM, SET TO 132

## Special Assembler Error Messages

These error messages are displayed on the console. They are displayed immediately before the assembler aborts operation. You should never receive one of these errors; if you should encounter this type of error notify Intel Corporation via the Software Problem Report included with this manual. The content of all output files will be undefined. A list of all of the special assembler error messages is shown below:

## Special Assembler Error Messages

800 UNRECOGNIZED ERROR MESSAGE NUMBER
801 SOURCE FILE READING UNSYNCHRONIZED
802 INTERMEDIATE FILE READING UNSYNCHRONIZED
803 BAD OPERAND STACK POP REQUEST
804 PARSE STACK UNDERFLOW
805 INVALID EXPRESSION STACK CONFIGURATION

## Fatal Error Messages

This type of error causes the assembler to cease normal processing and produce only the listing.

```
900 USER SYMBOL TABLE SPACE EXHAUSTED
901 PARSE STACK OVERFLOW
902 EXPRESSION STACK OVERFLOW
903 INTERMEDIATE FILE BUFFER OVERFLOW
904 USER NAME TABLE SPACE EXHAUSTED
```


## Invocation Line Error Messages

Invocation line errors cause the assembler to abort execution.

```
NO SOURCE FILE FOUND IN INVOCATION
UNRECOGNIZED SOURCE FILE NAME
ILLEGAL SOURCE FILE SPECIFICATION
SOURCE TEXT MUST COME FROM A FILE
NOT ENOUGH MEMORY
__AND_FILES ARE THE SAME
BAD WORKFILES COMMAND
BAD WORKFILES SYNTAX
BAD PAGELENGTH
BAD PAGEWIDTH
PAGELENGTH MISSING A PARAMETER
PAGEWIDTH MISSING A PARAMETER
DATE MISSING A PARAMETER
CANNOT HAVE INCLUDE IN INVOCATION
EOL ENCOUNTERED IN PARAMETER
COMMAND TOO LONG
ILLEGAL CHARACTER IN INVOCATION
UNRECOGNIZED COMMAND : <control name>
NO PARAMETER ALLOWED WITH control
TITLE MISSING A PARAMETER
TOO MANY RESTORES
NO PARAMETER GIVEN FOR "REGISTERBANKS"
ERROR IN PARAMETER LIST FOR "REGISTERBANKS"
```

The program example on the following pages illustrates an absolute program written to run on any member of the MCS-51 family of single-chip processors. This program includes two simple ASCII-binary conversion routines and a set of output routines.

The structure of this sample program can be examined and contrasted to the sample modular program shown in Appendix G.


- STRING DEFINITIDNS

TYPC_MSG: db TYPE AX TE RETYPE A NUMBER*,OOH

NUM1_MSG: db •TYPE IN FIRST NUMBER: •, OOH
,
; This is the initializing section. Execution always ; starts at address 0 on power-up.
CRG 0
(ov TMOD.4001000003

- set timer for 110 baud
mov SCJN,\#11011010S ; prepare the Serial Port

This is the main program. It's an infinite loopo
where each iteration prompts the console for 2
; input numbers and types out their sum.
; type message explaining how to correct a typo
mov DPTR,\#typo_msg
call put_crlf
mov OPTR,\#numi_msg

Figure K-1. Sample Absolute Program

| LOC | OBJ | LINE | SSURCE |
| :---: | :---: | :---: | :---: |
| 0017 | 120005 | 29 | cail put_string |
| 0014 | 12005 A | 30 | call put_crlf |
| 0010 | 7830 | 31 | mov RO, \#num1 |
| J01F | 120080 | 32 | call get_num |
| 0022 | 120054 | 33 | call put_crlf |
|  |  | 34 | ; jet second number from console |
| 0025 | 9008EA | 35 | mov DPTR,\#numz_msg |
| 0028 | 120055 | 36 | call Dut_string |
| 0023 | 120054 | 37 | call put_crlf |
| 002 E | 7834 | 33 | mov Rofinnumz |
| 0033 | 12008 | 39 | call get_num |
| 0033 | 12005A | 40 | call put_crlf |
|  |  | 41 | ; convert the ASCII numbers to binary |
| 0030 | 7930 | 42 | mov R1, ${ }^{\text {num } 1}$ |
| 0038 | 120090 | 43 | call ascbin |
| 0035 | 7934 | 44 | mov R1, \#num? |
| 0030 | 120095 | 45 | call ascbin |
|  |  | 40 | ; add the 2 numbers, and store the results in SUM |
| 0040 | E530 | 47 | mov a,num1 |
| 0042 | 2534 | 48 | add a,num 2 |
| 0044 | F538 | 49 | mov sumea |
|  |  | 50 | ; convert SUM from binary to ASCII |
| 0046 | 7938 | 51 | mov R1, \#sum |
| 0048 | $1200<5$ | 52 | call binasc |
|  |  | 53 | ; output sum to console |
| 0048 | 900002 | 54 | mov DPTR,isum-mss |
| 004 E | 120005 | 55 | call put-string |
| 0051 | 7938 | 56 | mev R1, ${ }^{\text {asum }}$ |
| 0053 | 7404 | 57 | mov R2, \#4 |
| 0055 | 120070 | 53 | cail put_data_str |
| 0058 | 8081 | 59 | jmp start |
|  |  | 00 | ; ${ }^{\text {SES }}$ |
| $0008$ |  | 61 | OSEG |
|  |  |  |  | 32 | IRG 8 |
| 0508 |  | 63 | STACK: ds 8 ; at Dower-up the stack pointer is ;initialized to point here |
|  |  | 65 | ; |
|  |  | 60 | OSEG |
| 0030 |  | 67 | ORG 30H |
| 0030 |  | 63 | NUM1: ds 4 |
| 0034 |  | 09 | NUM2: ds 4 |
| 0038 |  | 70 | SUM: ds 4 |
|  |  | 71 | ; |
|  |  | 72 | CSEO |
|  |  | 73 | ; This is the console io routine cluster. |
|  |  | 74 |  |
|  |  | 75 | ; This routine outputs a Carriage Return and |
|  |  | 70 | ; a Line Feed |
|  |  | 77 | PUT_CRLF: |
| $\begin{aligned} & 0000 \\ & 000 \mathrm{~A} \end{aligned}$ |  | 78 | $C R$ equ $O D H$; carriage return |
|  |  | 79 | LF equ $O A H \quad$; line feed |
|  |  | 80 | ; |
| 005A | 7400 | 81 | mov A,\#cr |
| 005C | 120078 | 32 | call put_char |
| 005 F | 7404 | 83 | mov A,\#1f |
| 0061 | 120078 | 84 | call put_char |
| 0064 | 22 | 35 | ret |
|  |  | 86 | ; |
|  |  | 87 | ; Routine outputs a null-terminated string located |
|  |  | 33 | ; in CCDE memory, whoss address is given in DPTR. |
|  |  | 89 | OUT_STRING: |
| 0065 | E4 | 90 | cir $A$ |
| 0066 | 93 | 91 | move $A, \hat{a} A+$ DPTR |
| 0067 | 6000 | 92 | jz exit |
| 0009 | 120078 | 93 | call put_char |
| 0065 | A3 | 94 | inc DPTR |
| 0060 | 80F6 | 75 | jmp put_strins |
|  |  | 96 | EXIT: |
| OOOF | 22 | 97 | ret |
|  |  | 95 | ; |
|  |  | 99 | ; Routine outputs a string located in DATA memory, |
|  |  | 100 | ; whosa address is in R1 and its length in R2. |
|  |  | 101 | PUT_JATA_STR: |
| 0070 | E7 | 102 | mov $A, ~$ R1 |

Figure K-1. Sample Absolute Program (Cont'd.)

| MCS-51 MACRD ASSEMALER |  |  |  |
| :---: | :---: | :---: | :---: |
| LOC | OBJ | LINE | SOURCE |
| 0071 | 120078 | 103 | call put_char |
| 0074 |  | 104 | inc 21 |
| 0075 | DAFF | 105 | djnz R2,Dut_data_str |
| 0077 |  | 106 | ret - |
|  |  | 107 | ; |
|  |  | 108 | ; This routins outputs a single character to console. |
|  |  | 109 | ; The character is given in 4 . |
|  |  | 110 | PUT_CHAR: |
| 0078 | 3099F0 | 111 | jnb TiAs |
| 0073 | C299 | 112 | clr TI |
| 0070 | F599 | 113 | mov SBUF,A |
| 007F |  | 114 | ret |
|  |  | 115 |  |
|  |  | 116 | ; This routina gets a 4 character string from console |
|  |  | 117 | ; and stores it in memory at the address given in RO. |
|  |  | 118 | ; If a $\mathrm{A}^{\mathrm{X}}$ is received, routine starts over again. |
|  |  | 119 | GET_NUM: |
| $\begin{aligned} & 0080 \\ & 0082 \end{aligned}$ | TA04 | 120 | mov R2,\#4 ; set up string length as 4 |
|  | A900 | 121 | mov R1, 00 H ; RO value may be needed for restart |
|  |  | 122 | GET_LOJP: |
| 0084 | 120095 | 123 | call get_char |
|  |  | 124 | ; Next 4 instructions handle Ax- the routine starts |
|  |  | 125 | ; over if received |
| 0087 | C2E7 | 126 | clr ACC.7 ; clear the parity bit |
| 0089 | B41804 | 127 |  |
| 008 C | 115 A | 129 | call put_crlf |
| 008E | 80FO | 129 | jmp get_num |
|  |  | 130 | GO_ON: |
| 0090 | F7 | 131 | mov arıa |
| 0091 | 09 | 132 | inc R1 |
| 0092 | DAFO | 133 | djnz R2,get_1000 |
| 0094 |  | 134 | ret |
|  |  | 135 | ; |
|  |  | 136 | ; This routine gets a single character from console. |
|  |  | 137 | ; The character is returned in $A$. |
|  |  | 138 | GET_CHAR: |
| 0075 | 30.78FD | $13 \%$ | jnb RI,\$ |
| 0098 | C298 | 140 | clr RI |
| 009A | E599 | 141 | mov A,SbuF |
| 0096 | 22 | 142 | ret |
|  |  | 143 |  |
|  |  | 144 | ; This section handles conversion from ASCII to binary |
|  |  | 145 | ; and back. The binary numbers are signed one-byte |
|  |  | 146 | ; integers, i.e. their range is -128 to +127. Their |
|  |  | 147 | ; ASCII rapresantation is always 4 characters long- |
|  |  | 148 | ; i.e. a sign followed by 3 digits. |
|  |  | 149 |  |
| 0030 |  | 150 | ZERC EQU *0* |
| 002 |  | 151 | PLUS EQU *+" |
| 00 |  | 152 | MINUS EQU - - |
|  |  | 153 |  |
|  |  | 154 | ; This routine converts ASCII to binary. |
|  |  | 155 | ; INPUT- a 4 character string pointed at by R1. The |
|  |  | 156 | ; number range must be -123 to +127, and the |
|  |  | 157 | ; string must have 3 digits preceded by a sign. |
|  |  | 153 | ; SUTPUT- a signed one-byte integer, located where |
|  |  | 159 | ; the input string started (pointed at by R1). |
|  |  | 100 | ASCBIN: |
| 0090 | A 801 | 101 | mov RO,D01H ; R1 original value is needed later |
|  |  | 152 | ; Compute first digit value, and store it in TEMP |
| REG |  | 163 | TEMP equ $\mathrm{K}^{\text {a }}$ |
| 009F | 08 | 104 | inc 20 |
| DOAO | E 0 | 165 | mov 4 , ล̃RO |
| 0041 |  | 100 | clr C |
| j0al 2 | 9430 | 167 | subb a,\#zero |
| $\mathrm{OOA}_{4}$ | 75F064 | 158 | mov B,\#100 |
| 00A7 | A 4 | 167 | mul $A B$ |
| 0048 |  | 170 | mov TEMP, A |
|  |  | 171 | Compute the second digit value |
| OOA9 | 08 | 172 | inc RO |
| OOAA | E6 | 173 | mov A.2R0 |
| OOAB | 9430 | 174 | subb A,\#zero |
| OOAD | 75F004 | 175 | mov 8 , \#10 |
| 0030 | A 4 | 176 | mul AB |

Figure K-1. Sample Absolute Program (Cont'd.)

| LOC | OBJ | line | SOURCE |
| :---: | :---: | :---: | :---: |
|  |  | 177 | ; Add the value of the second digit to num. add A,TEMP <br> mov TEMP.A |
| 0031 | 23 | 173 |  |
| 0082 | FB | 179 |  |
|  |  | 180 | ; get third digit and its value to total |
| 0083 | 08 | 131 | inc RO |
| 0084 | E 6 | 132 | mov A. IRO |
| 0035 | C3 | 183 | clr C |
| 0080 | 9430 | 184 | subb A,\#zero |
| 0088 | 28 | 185 | add A,TEMP |
| 0089 | FB | 186 | mov TEMP,A |
|  |  | 187 | ; test the sign, and complement the number if the |
|  |  | 188 | sign is a minusmov $A$, OR 1 |
| 008A | E7 | 189 |  |
| 008B | B42004 | $\begin{aligned} & 190 \\ & 191 \end{aligned}$ | iskip the next 4 instructions ;if the number is positive |
| 00be | EB | 192 | mov A,TEMP |
| 008F | F4 | 193 | CDI A |
| OOCO | 04 | 194 | inc $A$ |
| OOC1 | FB | $1+5$ 196 | ; mov tempea |
|  |  | 197 | ; epilogue-store tha result and exit |
|  |  | 1 1 | pos: |
| 00C2 | ES | 179 | mov A,TEMP |
| $00 C 3$ | F7 | 200 | mov ĐR1, ${ }^{\text {a }}$ |
| 00C4 | 22 | 201 | ; ret |
|  |  | 202 |  |
|  |  | 203 | ; This routine converts binary to ASCII. |
|  |  | 204 | ; INPUT- a signed one-byte integer, pointed at by 2.1 |
|  |  | 205 | ; DUTPUT- a 4 character string, located where the |
|  |  | 200 | ; input number was (pointed at by R1). |
|  |  | 207 | EINASC: |
| OOE7 |  | 208 | SIGN bit ACC.; Get the number, find its sign and store its sign |
|  |  | 209 |  |
| OOCS | E7 | 210 | mov A-jR1 |
| OOC6 | 7723 | 211 | istore a plus sign (over;written by minus if needed) |
|  |  | 212 |  |
| $00 ¢ 8$ | $30 E 704$ | 213 | ; Next 3 signstruetions handlest negative numbers |
|  |  | 214 |  |
| OJCE | 7720 | 215 | mov खR1, minus istore a minus sign |
| OOCD | 14 | 216 | dee a |
| DJCE | $\mathrm{F}_{4}$ | 217 | epl a |
|  |  | 218 | ; Factor out the first digit |
|  |  | 219 | GJ_ON2: |
| OUCF | 09 | 220 | -inc 21 |
| 3000 | 75F064 | 221 | mov B. 5100 |
| 0003 | 84 | 222 | div $A B$ |
| 0004 | 2430 | 223 | add A,zzero |
| 3006 | F7 | 224 | istora the first digit |
|  |  | 225 | digit |
| 0007 | 09 | 226 | lnemov 1mov |
| 0008 | $\begin{aligned} & \text { ESFO } \\ & 75 F O O A \end{aligned}$ | 227 |  |
| OODA |  | 228 | mov 3,:10 |
| 000 | \$4 | 229 | div $A S$add $A, z z e r o$ |
| OODE | 2430$F 7$ | 230 |  |
| OOEO |  | 231 | t istore the second digit |
|  | F7 | 232 | the third digit |
| 30E1 | 09 | 233 | inc R1 |
| JOE2 | E5FO | 234 | mov A.S |
| -054 | 2430 | 235 | adid A,zzero |
| OOE6 | F7 | 236 | mov 2R1,A istore the third digit |
|  |  | 237 | ; note that we return without restoring R1 |
| OOE7 22 |  | 238 | ret <br> ; |
|  |  | 239 |  |
|  |  | 240 | ENO |

Figure K-1. Sample Absolute Program (Cont'd.)

A (accumulator), 1-12, 2-2
Absolute segments, 1-3
AC (auxiliary carry flag), 1-7, 1-13, 2-7
ACALL code address, 3-4-3-5, B-2, B-9-B-13
ACC (accumulator), 1-12, 1-13, 1-14
see also, CALL, 3-24
LCALL, 3-69, 3-70

## ADD

Arithmetic Function, 1-10
A, \#data, 3-6, B-2, B-9
A, @Rr, 3-7, B-2, B-9
$\mathrm{A}, \mathrm{Rr}, 3-8, \mathrm{~B}-2, \mathrm{~B}-9$
A, data address, 3-9, B-2, B-9
ADDC
Arithmetic function, 1-10
A, \#data, 3-10, B-2, B-9
A, @Rr, 3-11, 3-12, B-2, B-9
A, Rr, 3-13, B-2, B-9
A,data address, 3-14, B-2, B-9, B-10
Address, Data unit, 1-9, 1-10
AJMP code address, 3-15, B-2, B-9-B-12
see also, In-Block Jumps and calls, 2-8
JMP, 3-59
LJMP, 3-71
SJMP, 3-122
ANL
Logical function, 1-10
A, \#data, 3-16, B-2, B-10
A, @Rr, 3-17, B-2, B-10
A, $\mathrm{Rr}, 3-18, \mathrm{~B}-2, \mathrm{~B}-10$
A,data address, 3-19, B-2, B-10
C,bit address, 3-20, B-2, B-11
C,/bit address, 3-21, B-2, B-11
data address,\#data, 3-22, B-2, B-10
data address, A, 3-23, B-2, B-10
Arithmetic and Logic Unit, 1-7, 1-10
ASCII Characters
in strings, 2-10, 4-8
Codes, H-1
ASM51 invocation, 1-4-1-6
Assembler, 1-1
Assembler (ASM51), 1-3
Assembler controls, 1-1
Assembler directives, 1-1, 4-1
Assembler State Controls 4-1, 4-10
Assembly-time expressions, 2-1
ATTRIBUTES, 7-20
B (multiplication register), 1-7, 1-12
Binary numbers, expressing, 2-9
BITADDRESSABLE, 4-4
Bit addressing, 1-14, 2-1, 2-5-2-7
Bit address space, 1-8, 1-9, 2-6
Bit, Data unit, 1-7, 1-9
BIT directive, 2-1, 2-5, 2-11, 4-1, 4-5, 4-10, C-1

Bit selector ("'.'), 1-13, 2-5
BNF, A-1
Boolean Functions, 1-6
see also, ANL, 3-20, 3-21
CLR, 3-34, 3-35
CPL, 3-37, 3-38
JB, 3-53, 3-54
JBC, 3-55, 3-56
JC, 3-57, 3-58
JNB, 3-61, 3-62
JNC, 3-63, 3-64
MOV, 3-79, 3-84
ORL, 3-106, 3-107
SETB, 3-120, 3-121
Bracket Function, 5-9, E-1
BSEG directive, 4-1, 4-11, C-1
Byte, Data unit, 1-7, 1-9

C, 2-2
CALL code address, 3-24
see also ACALL, 3-4, 3-5
LCALL, 3-69, 3-70
call-pattern, 5-2, 5-3, 5-5
Character strings in expressions, 2-10, 2-11,
4-8, 4-9
see also ASCII, H-1
CJNE
@ Rr,\#data address, 3-25, 3-26, B-3, B-12
A, \#data ,code address, 3-27, 3-28, B-3,
B-12
A,data address, code address, 3-29, 3-30, B-3, B-12
Rr ,\#data , code address, 3-31, 3-32, B-3, B-12
CLR
A, 3-33, B-3, B-12
C, 3-34, B-3, B-12
bit address, 3-35, B-3, B-12
Code Addressing, 2-1, 2-7, 2-9
Code address space, 1-8
CODE directive, 2-1, 2-11, 4-1, 4-3, 4-7, 4-10
Comment Function, 5-8, E-1
commercial at sign @, 2-3
conditional assembly, 5-2
Console I/O built-in macro, 5-18, E-1
Control line, 6-2, A-2
Conversion to Hexidecimal Format, 1-4
CPL
Logical Function, 1-10
A, 3-36, B-3, B-13
C, 3-37, B-3, B-11
bit address, 3-38, B-3, B-11
CSEG directive, 4-1, 4-11, C-1
CY (carry flag), 1-13, 2-7

DA (control) see DATE control
DA
Arithmetic function, 1-10
A, 3-39, B-3, B-12
Data Addressing, 2-4, 2-5
on chip, 2-1
Data address space, 1-8, 1-9
DATA directive, 2-1, 2-11, 4-1, 4-3, 4-6, 4-10, C-1
Data Pointer (DPTR), 1-10, 2-2
DATE control, 6-2, 6-4, D-1
DB (control) see DEBUG control
DB directive, 4-1, 4-8, C-1
DBIT directive, 4-1, 4-7, 4-8, C-1
DEBUG control, 1-3, 6-2, 6-4, D-1
Debugging, 1-2
DEC
Arithmetic function, 1-10
@ Rr, 3-40, B-3, B-9
A, 3-41, B-3, B-9
Rr, 3-42, B-3, B-9
data address, 3-43, B-3, B-9
Decimal numbers, expressing, 2-9
DEFINE, 5-2-5-7, E-1
delimiters, 5-18-5-21
Directives
Assembler, 4-1-4-12, C-1
end of program, 4-10
location counter control, 4-7, 4-8
symbol definition, 4-3-4-7
DIV
Arithmetic function, 1-10
AB, 3-44, B-3, B-11
DJNZ
Rr,code address, 3-45, B-4, B-12
data address,code address, 3-46, 3-47, B-4, B-12
dollar sign (\$), 4-2
DPH, 1-7, 1-12
see also Data Pointer, 2-2
DPL, 1-7, 1-12
see also Data Pointer, 2-2
DPTR see Data Pointer, 2-2
DS directive, 4-1, 4-7, C-1
DSEG directive, 4-1, 4-11, C-1
DW directive, 4-1, 4-8, 4-9, C-1

EA (Enable All Interrupts), 1-16, 2-7
EJ see EJECT
EJECT control, 6-2, 6-5, D-1
END directive, 4-1, 4-10, C-1
EP see ERRORPRINT control
EQS built-in macro, 5-12, 5-13, E-1
EQU directive, 4-1, 4-4, 4-5, 4-12, C-1
Error messages
Console, printed at
Fatal, 7-2
Internal, 7-2
I/O, 7-1
Listing file, printed in, 7-4-7-15
control, 7-13-7-14
Fatal, 7-15
macro, 7-10-7-12
source, 7-4-7-10
Special, 7-14
ERRORPRINT control, 6-2, 6-5, D-1
ES (Enable Serial port interrupt), 1-16, 2-7
ESCAPE macro function, 5-9, E-1
ET0 (Enable Timer 0 interrupt), 1-18, 2-7
ET1 (Enable Timer 1 interrupt), 1-18, 2-7
EVAL built-in macro, 5-11, 5-12, E-1
EX0 (Enable external interrupt 0), 1-18, 2-7
EX1 (Enable external interrupt 1), 1-18, 2-7
EXIT built-in macro, 5-15, E-1
EXTI0, 1-16
EXTI1, 1-16
extensions of filenames, 1-4
External Data address space, 1-8
EXTRN directive, 4-1, 4-9, 4-10, C-1

F0, 1-7, 1-13, 2-7
function, built-in macro, 5-2

GE see GEN
GEN
control, 6-2, 6-6, D-1
general relocatable expressions, 2-16
Generic call, 2-9
Generic jump, 2-9
GENONLY
control, 6-2, 6-6, D-1
GES built-in macro, 5-12, 5-13, E-1
grammar, language, A-1
GO see GENONLY
GTS built-in macro, 5-12, 5-13, E-1
see also DATE, 6-4
TITLE, 6-12
hardware, 1-6
Hexadecimal, 2-9

IC see INCLUDE control
IDATA Directive, 2-1, 2-4, 2-11, 4-1, 4-3, 4-6, 4-10
IDATA space, 2-3
IE (Interrupt Enable), 1-7, 1-12, 1-15, 1-16, 1-18
IE0 (Interrupt 0 Edge flag), 1-14, 2-7
IE1 (Interrupt 1 Edge flag), 1-14, 2-7
IF (built-in macro), 5-13, 5-14, E-1
Immediate Data(\#), 2-1, 2-3
INBLOCK, 4-4
In-Block Jumps, 2-8
IN built-in macro, 5-18, E-1
INC
Arithmetic function, 1-10
@ Rr, 3-48, B-4, B-9
A, 3-49, B-4, B-9
DPTR, 3-50, B-4, B-11
Rr, 3-51, B-4, B-9
data address, 3-52, B-4, B-9

INCLUDE control, 6-3, 6-6, D-1
Indirect addressing (@), 1-9, 2-1, 2-2, 2-3
INPAGE, 4-4
instruction cycle, 1-7
INT0 (Interupt 0 input pin), 1-15, 2-7
INT1 (Interupt 1 input pin), 1-15, 2-7
Internal data address space,
directly addressable, 1-8
indirectly addressable, 1-8
interrupt
control, 1-15-1-17
priority, 1-6
invocation line, 6-1
invocation line errors, 7-1, 7-2, 7-3
I/O port, 1-6
IP (Interrupt Priority), 1-7, 1-12, 1-15, 1-16
ISEG, 4-1, 4-11
IT0 (Interrupt 0 Type control bit), 1-14, 2-7
IT1 (Interrupt 1 Type control bit), 1-14, 2-7

JB bit address, code address, 3-53, 3-54, B-4, B-9
JBC bit address, code address, 3-55, 3-56, B-4, B-9
JC code address, 3-57, 3-58, B-4, B-10
JMP code address, generic, 3-59
JMP @ A+DPTR, 3-60, B-4, B-10
JNB bit address, code address, 3-61, 3-62, B-4, B-9
JNC code address, 3-63, 3-64, B-4, B-10
JNZ code address, 3-65, 3-66, B-4, B-10
JZ code address, 3-67, 3-68, B-5, B-10

Label, 4-2, 4-3
LCALL code address, 3-69, 3-70, B-5, B-9
see also ACALL, 3-4, 3-5
CALL, 3-24
LEN built-in macro, 5-16, E-1
LES, 5-12, 5-13, E-1
LI see LIST
LIST control, 6-3, 6-7, D-1
listing file, 1-4
format, 7-15-7-17
heading, 7-18
literal character (*), 5-2, 5-21, 5-22
listing file trailer, 7-21
LJMP code address, 3-71, 3-72, B-5, B-9
see also AJMP, 3-15
JMP, 3-59
SJMP, 3-122
local-symbol-list, 5-2, 5-6, 5-7, E-1
location counter (\$), 2-12, 4-2
symbol, 2-2
Long Jumps or Calls, 2-8
see also LCALL, 3-69, 3-70
LJMP, 3-71, 3-72
LTS, 5-12, 5-13, E-1
machine instructions, 1-1
macro
arithmetic expressions in, 5-11, E-3
-body, 5-2, 5-3, 5-7
built-in, $5-2$
delimiters, 5-18-5-21
expressions, 5-10
identifier, 5-3
listing format, 7-15-7-18
parameters, 5-5
-time, 5-2
MACRO control, 6-3, 6-7, D-1
MATCH built-in macro, 5-17, E-1
memory addresses, 1-8
METACHAR built-in macro, 5-10, E-1
metacharacter (\%), the, 5-2
Modular Programming, 1-2
module, 1-3
monolithic programs, 1-2
MOV
@Rr,\#data, 3-72, B-5, B-10
$@ \mathrm{Rr}, \mathrm{A}, 3-73, \mathrm{~B}-5, \mathrm{~B}-13$
@Rr,data address, 3-74, B-5, B-11
A, \#data, 3-75, B-5, B-10
$\mathrm{A}, @ \mathrm{R}, 3-76, \mathrm{~B}-5, \mathrm{~B}-12$
$\mathrm{A}, \mathrm{R} r, 3-77, \mathrm{~B}-5, \mathrm{~B}-12$
A, data address, 3-78, B-5, B-12
C, bit address, 3-79, B-5, B-11
DPTR, \#data, 3-80, B-5, B-11
$\mathrm{R} r$,\#data, 3-81, B-5, B-11
$\mathrm{R} r, \mathrm{~A}, 3-82$, B-5, B-13
$\mathrm{R} r$,data address, 3-83, B-5, B-11
bit address, C, 3-84, B-5, B-11
data address,\#data, 3-85, B-5, B-10
data address,@Rr, 3-86, B-5, B-11
data address, $\mathrm{A}, 3-87, \mathrm{~B}-5, \mathrm{~B}-13$
data address, $\mathrm{Rr}, 3-88$, B-6, B-11
data address, data address, 3-89, B-6, B-11
MOVC
A, @A+DPTR, 3-90, B-6, B-11
A, @A+PC, 3-91, 3-92, B-6, B-11
MOVX
@DPTR,A, 3-93, B-6, B-13
@ $\mathrm{Rr}, \mathrm{A}, 3-94-3-95, \mathrm{~B}-6, \mathrm{~B}-13$
A, @DPTR, 3-96, B-6, B-12
$\mathrm{A}, @ \mathrm{Rr}, 3-97,3-98, \mathrm{~B}-6, \mathrm{~B}-12$
MPL, 5-1
MR see MACRO control
MUL
Arithmetic function, 1-10
AB, 3-99, 3-100, B-6, B-11

NAME directive, 4-1, 4-10, 7-18, 7-20
NES, 5-12, 5-13, E-1
nibble, Data unit, 1-9
NODB see NODEBUG control NODEBUG control, 6-2, 6-4, D-1 NOEP see NOERRORPRINT control NOERRORPRINT control, 6-2, 6-5, D-1 NOGE see NOGEN control

NOGEN control, 6-2, 6-6, D-1
listing format, 7-15-7-18
NOLI see NOLIST control
NOLIST control, 6-3, 6-7, D-1
NOMACRO control, 6-3, 6-7, D-1
NOMR see NOMACRO control
NOOBJECT control, 6-3, 6-8, D-1
NOOJ see NOOBJECT control
NOP, 3-101, B-6, B-9
NOPAGING control, 6-3, 6-8, D-1
NOPI see NOPAGING control
NOPR see NOPRINT control
NOPRINT control, 6-3, 6-10, D-2
NOREGISTERBANK, 6-3, 6-11, D-2
NOSB see NOSYMBOLS control
NOSYMBOLS control, 6-3, 6-11, D-2
NOXR see NOXREF control
NOXREF control, 6-3, 6-13, D-2
null string
assembler, 2-11, 4-8
macro processor, 5-2
NUMBER, 4-10
Numbers
specifying, 2-9
representation of, 2-10

OBJECT control, 6-3, 6-8, D-1
Object file, 1-3
OBJHEX Code conversion program, 1-4
Octal, 2-9
OJ see OBJECT control
Operands \#
Operators, Assembly-time
Arithmetic, 2-13
Logical, 2-13
Relational, 2-14, 2-15
Special Assembler, 2-14
Operator Precedence, 2-15
Operators, macro, 5-10
ORG directive, 4-1, 4-2, 4-11, C-1
ORL
Logical function, 1-10
A,\#data, 3-102, B-6, B-10
A, @Rr, 3-103, B-6, B-10
$\mathrm{A}, \mathrm{Rr}, 3-104, \mathrm{~B}-6, \mathrm{~B}-10$
A,data address, 3-105, B-6, B-10
C, bit address, 3-106, B-6, B-10
C,/bit address, 3-107, B-6, B-11
data address, \#data, 3-108, B-6, B-10
data address, A, 3-109, B-6, B-10
OUT built-in macro, 5-18, E-1
OV (overflow flag), 1-7, 1-13, 2-7

P (parity flag), 1-7, 1-13, 2-7
PAGING control, 6-3, 6-8, D-1
PAGELENGTH control, 6-3, 6-9, D-1
PAGEWIDTH control, 6-3, 6-9, D-1
PC, 1-7, 1-11, 2-2
see also, program counter, 2-2
PI see PAGING control
PL see PAGELENGTH control

POP data address, 3-110, B-7, B-12
Port 0 (P0) see I/O Port, 1-6
Port 1 (P1) see I/O Port, 1-6
Port 2 (P2) see I/O Port, 1-6
Port 3 (P3), 1-14
see also I/O Port, 1-6
poundsign (\#), 2-3
PR see PRINT control
predefined bit addresses, 2-7
predefined symbolic register addresses
(AR0-AR7), 4-12
PRINT control, 6-3, 6-10, D-2
Program, 1-3
Program counter, 1-6, 1-9, 2-2
Program linkage, 4-1, 4-9
Program memory, 1-8
Program Status Word (PSW), 1-13
PS (Priority of Serial Port Interrupt), 1-16, 2-7
PSW see Program Status Word, 1-13
PT0 (Priority of Timer 0 Interrupt), 1-16, 2-7
PT1 (Priority of Timer 1 Interrupt), 1-16, 2-7
PUBLIC directive, 4-1, 4-9
public symbols, 2-16
PUSH data address, 3-111, B-7, B-12
PW see PAGEWIDTH control
PX0 (Priority of External Interrupt 0), 1-16, 2-7
PX1 (Priority of External Interrupt 1), 1-16, 2-7

R0, R1, R2, R3, R4, R5, R6, R7, 1-11, 2-2
see also, registers, General-purpose, 1-11
RAM memory, 1-6
RD (Read Data external), 1-15, 2-7
register
Banks, 1-11
General-purpose, 1-11
Program addressable, 1-12
value at reset, 1-17
register address symbols AR0-AR7, 2-2
REGISTERBANK, 6-3, 6-11
Relative Jumps, 2-8
Relative offset, 2-8
Relocatable Expression Evaluation, 2-16
relocatable object code, 1-3
relocatable segments, 2-16
relocatable symbol, 2-16
Relocation and Linkage, 1-4
relocation types, 4-3
REN (Receive Enable), 1-15, 2-7
REPEAT built-in macro, 5-15, E-1
Reset, 1-17
RESTORE control, 6-3, 6-10, D-2
RET, 3-112, 3-113, B-7, B-9
RETI, 3-114, 3-115, B-7, B-9
return value, 5-2
RL51, 1-4
RL A, 3-116, B-7, B-9
RLC A, 3-117, B-7, B-9

RL-time expressions, 2-1
RR A, 3-118, B-7, B-9
RRC A, 3-119, B-7, B-9
RS see RESTORE control
RS0 (Register Select Bit 0), 1-7, 1-11, 1-1ः 2-7
RS1 (Register Select Bit 1), 1-7, 1-11, 1-13, 2-7
RSEG, 4-1, 4-11
RXD (Serial Port Receive pin), 1-15, 2-7
SA see SAVE control
SAVE control, 6-3, 6-10
SB see SYMBOLS control
SBUF (Serial Port Buffer), 1-7, 1-12
SCON (Serial Port Control), 1-7, 1-12, 1-15
scope, 2-11
external, 2-11
local, 2-11
public, 2-11
segment, 1-2
SEGMENT directive, 4-1, 4-3
segment type, 2-1, 2-11, 4-10
attributes, 4-3
BIT, 2-11
CODE, 2-11
conventions, 2-12
DATA, 2-11
IDATA, 2-11
in expressions, 2-15
of operands, 2-3-2-5, 2-8, 2-9
of symbols, 4-4-4-6
XDATA, 2-11
Segment Selection Directives, 4-1, 4-11
serial I/O Port, 1-6, 1-7, 1-15
SETB
C, 3-120, B-7, B-12
bit address, 3-121, B-7, B-12
SET built-in macro, 5-11, E-1
SET directive, 4-1, 4-5, C-1
simple relocatable expressions, 2-16
SINT, 1-16
SJMP code address, 3-122, B-7, B-11
SM0 (Serial Mode Control bit 0), 1-15, 2-7
SM1 (Serial Mode Control bit 1), 1-15, 2-7
SM2 (Serial Mode Control bit 2), 1-15, 2-7
source listing, 7-18
SP (Stack Pointer), 1-12, 1-17, 1-19
see also stack, 1-11
Special Assembler symbols, 2-1, 2-2
see also EQU directive, 4-4, 4-5
Stack, 1-11
stack segment, 4-4
Statement Labels, 4-2
Storage Initialization/Reservation directives (DS, DB, DW, DBIT), 4-1, 4-2, 4-7-4-9
SUBB
Arithmetic function, 1-10
A, \#data, 3-123, B-7, B-11
A, @Rr, 3-124-3-125, B-7, B-11
A, Rr, 3-126, 127, B-7, B-11
A,data address, 3-128, 3-129, B-7, B-11

SUBSTR built-in macro, 5-16, 5-17, E-1
SWAP A, 3-130, B-7, B-12
symbol, 2-11, 4-4
definition, 4-1, 4-2, 4-3
names, 4-2
see also BIT, 4-5
DATA, 4-6
EQU, 4-4, 4-5
SET, 4-5
XDATA, 4-6
use of, 2-11, 2-12
SYMBOLS control, 6-3, 6-11, D-2
TITLE control, 6-3, 6-12, D-2
T0 (Timer/counter 0 External flag), 1-15, 2-7
T1 (Timer/counter 1 External flag), 1-15, 2-7
TCON (Timer Control), 1-7, 1-12
TF0 (Timer 0 Overflow Flag), 1-13, 2-7
TF1 (Timer 1 Overflow Flag), 1-13, 2-7
TH0 (Timer 0 high byte), 1-7, 1-12
TH1 (Timer 1 high byte), 1-7, 1-12
TIMER0, 1-17
TIMER1, 1-17
TL0 (Timer 0 low byte), 1-7, 1-12
TL1 (Timer 1 low byte), 1-7, 1-12
TMOD (Timer Mode), 1-7, 1-12, 1-14
TR0 (Timer 0 Run control bit), 1-14, 2-7
TR1 (Timer 1 Run control bit), 1-14, 2-7
TT see TITLE control
two-pass assembler, 4-1
TXD (Serial Port Transmit bit), 1-15, 2-7
Type, 2-11
address, 2-11
number, 2-11
register, 2-11
segment, 2-11
TYPE, 7-20
typeless symbol, 4-10
type 'REG", 4-4
UNIT, 4-4
UPM, 1-6
UPP, 1-6
Use of symbols, 2-11
USING directive, 2-2, 4-1, 4-12
Value, 2-11
constant value, 2-11
register name, 2-11
segment base address, 2-11
symbol address, 2-11
VALUE, 7-20
WF see WORKFILES control
WHILE built-in macro, 5-14, E-1
words, Data Unit, 1-9
WORKFILES control, 6-3, 6-12, D-2
WR (write Data for External Memory), 1-15, 2-7
Writing, Assembling, and Debugging an MCS-51 Program, 1-4

## XCH

A, @Rr, 3-131, B-7, B-12
$\mathrm{A}, \mathrm{Rr}, 3-132, \mathrm{~B}-7, \mathrm{~B}-12$
A,data address, 3-133, B-7, B-12
XCHD A, @Rr, 3-134, 3-135, B-8, B-12
XDATA directive, 2-1, 2-11, 4-1, 4-3, 4-6, 4-10
XR see XREF control
XREF control, 6-3, 6-13, 7-20, 7-21, D-2

## XRL

Logical function, 1-10
A,\#data, 3-136, B-8, B-10
A, @Rr, 3-137, B-8, B-10
$\mathrm{A}, \mathrm{R} r, 3-138, \mathrm{~B}-8, \mathrm{~B}-10$
A,data address, 3-139, B-8, B-10 data address, \#data, 3-140, B-8, B-10 data address, A, 3-141, B-8, B-10
XSEG directive, 4-1, 4-6, 4-11, C-2


[^0]:    *** ERROR \#8 ATTEMPT TO ADDRESS NON-BIT-ADDRESSABLE BIT

