

FE13 FE1 - CPU MODULE FOR SYSTEM TEST

ERR	LOC	OBJECT	CCDE	ADDR	STMT	SOURCE	STATEMENT
					2	DECK	1
					3	FE1	START 0
					4	ORG	X'0A00'
					5		
					6	*****	
					7	*	SYSTEM/3 CPU MODULE FOR SYSTEM TEST *
					8	*****	
					9	*	SECTION PREFACE *
					10	*	*
0A00	FE13			0A01	11	DC	X'FE13' PROGRAM ID *
CA02	80			0A02	12	DC	XL1'80' SECTION FLAGS *
0A03	01			0A03	13	DC	XL1'01' ROUTINE NO. *
CAC4	COCC			0A05	14	DC	XL2'00' RESERVED *
0A06	0A0A			0A07	15	DC	AL2(TST01) ADDRESS OF FIRST ROUTINE PREFIX *
CAC8	FFFF			0A09	16	DC	XL2'FFFF' FILLER *
					17	*	*
					18	*****	
					19	*	ROUTINE PREFACE *
					20	*	*
0A0A	01			0A0A	21	TST01 DC	XL1'01' ROUTINE NUMBER *
CACB	00			0A0B	22	DC	XL1'00' ROUTINE FLAGS *
CA0C	FFFF			0A0D	23	DC	XL2'FFFF' *
					24	*	*
					25	*****	

FE13 FE1 - CPU MODULE PCB SYSTEM TEST

ERR	LOC	OBJECT	CODE	ADDR	STMT	SOURCE	STATEMENT
0A0E	C0	E7	C212	27	TSTG1A	E	TEST
0A12	38	80	C204	28	TBN		CPU,X'80'
0A16	F2	90	4B	29	JF		TST01B
0A19	35	8C	0D81	30	L		EBBINT,IAB0
0A1C	3C	80	CA57	31	MVI		EBRANCH+1,X'80'
0A21	F3	CC	CC	32	SIO		0,0
0A24	35	2C	CDAD	33	L		ADRY,P1IAR
0A28	35	4C	CDAF	34	L		ALBZ,P2IAR
0A2C	35	40	ODAB	35	DPY	L	ACRX,P2IAR
0A30	F1	0C	CC	36	DPZ	AFL	0
0A33	F2	E7	C6	37	J		DP2
0A36	C0	E7	C227	38			
0A3A	FE32			39	DPX	E	HALT
				40	DC		XL2'FE32'
				41	*		
				42			
0A3C	F3	0C	C6	43	DP2	SIC	X'06',X'0'
0A3F	35	80	CD7F	44	L		INTBPT,IAB0
0A43	35	2C	CDE1	45	L		ACRA,P1IAR
0A47	35	2C	CDE3	46	L		ADBE,P1IAR
0A4B	35	4C	CDE5	47	L		ACRC,P2IAR
0A4F	35	4C	CDE3	48	DPA	L	ACRE,P2IAR
0A53	F1	0C	CC	49	DPC	AFL	0
0A56	C0	E7	CA53	50	BRANCH	E	DPC
				51			
0A5A	C0	E7	C222	52	E		HALT
0A5E	FE31			53	DC		XL2'FE31'
				54	*		
				55			
0A60	3C	E7	0A57	56	DPB	MVI	EBRANCH+1,X'87'
				57			
				58	TST01B	EQU	*
				59			
0A64	35	03	C2C3	60	A	I	COBSIZ,3
0A68	3D	FF	C203	61	CLI		CCBSIZ,X'FF'
0A6C	F2	01	C4	62	JNE		B
0A6F	35	03	CD94	63	L		ZERO,3
CA73	36	03	CDA7	64	B	A	NEG128,3
0A77	F2	81	CC	65	JZ		TEST2
0A7A	9D	7F	7F 7F	66	CLC		127(128,XR2),127(,XR1)
CA7E	CC	E7	CD35	67	E		EXIT
0A82	C0	E7	CA73	68	E		B
				69	TEST2	EQU	*
0A86	3C	00	0DB6	70	MVI		TSTFLD,0
CA8A	38	FF	CDE6	71	TEN		TSTFLD,X'FF'
0A8E	F2	90	C6	72	JF		**9
0A91	CC	E7	C222	73	E		HALT
CA95	FE01			74	DC		XL2'FE01'
				75			
CA97	39	FF	C1E6	76	TBP		TSTFLD,X'FF'
0A9B	F2	10	C6	77	JT		**9
CA9E	CC	E7	C222	78	E		HALT
0AA2	FE02			79	DC		XL2'FE02'
				80			
0AA4	3C	FF	0DE6	81	MVI		TSTFLD,X'FF'
CAAB	39	FF	C1E6	82	TBP		TSTFLD,X'FF'
CAAC	C0	90	CAE6	83	EP		**10
0AB0	C0	E7	C222	84	E		HALT
CAE4	FE03			85	DC		XL2'FE03'
				86			
0AB6	38	FF	C1E6	87	TBN		TSTFLD,X'FF'
CAEA	F2	10	C6	88	JT		**9
0ABD	C0	E7	C222	89	E		HALT
OAC1	FE04			90	DC		XL2'FE04'
				91			
OAC3	3C	00	C1E6	92	MVI		TSTFLD,0
OAC7	3A	FF	0DB6	93	SEN		TSTFLD,X'FF'
OACB	38	FF	0DB6	94	TBN		TSTFLD,X'FF'

FE13 FE1 - CPU MODULE FOR SYSTEM TEST

ERR	LCC	OBJECT	CODE	ADDR	STMT	SOURCE	STATEMENT	
	CACF	CO	10	OAD9	95	ET	**+10	BYPASS HALT IF ALL ON
	OAD3	CC	E7	C222	96	E	HALT	TO HALT IF ANY TEST OFF
	OAD7	FE05			97	DC	XL2'FE05'	HALT ID
					98			
	OAD9	3C	FF	CDE6	99	MVI	TSTFLD,X'FF'	SET TEST FIELD TO ALL BITS
	CADD	3B	FF	CDE6	100	SEF	TSTFLC,X'FF'	SET ALL BITS OFF
	OAE1	J9	FF	CIB6	101	TBF	TSTFLD,X'FF'	TEST ALL BITS FOR OFF
	CAE5	CO	10	CAEF	102	ET	**+10	BYPASS HALT IF ALL OFF
	OAE9	CO	E7	C222	103	E	HALT	TO HALT IF ANY TEST ON
	CAED	FE06			104	DC	XL2'FE06'	HALT ID
					105			
	CAEF	3C	00	CIE6	106	MVI	TSTFLD,0	SET TEST FIELD TO ZERO
	OAF3	3A	CC	CDB6	107	SEN	TSTFLC,0	SET NO BITS ON
	OAF7	3D	00	CIE6	108	CLI	TSTFLD,0	TEST FOR NO CHANGE
	OAFB	F2	81	C6	109	JE	**+9	JUMP OVER HALT IF OK
	CAFE	CO	E7	O222	110	E	HALT	TO HALT IF ANY TEST ON
	CE02	FE07			111	DC	XL2'FE07'	HALT ID
	O304	3C	FF	CDE6	112	MVI	TSTFLD,X'FF'	SET ON ALL BITS IN TEST FIELD
	CE08	3E	00	CIB6	113	SEF	TSTFLD,0	SET NO BITS OFF
	O30C	3D	FF	CDB6	114	CLI	TSTFLD,X'FF'	TEST FOR NO CHANGE
	OE10	F2	81	C6	115	JE	**+9	JUMP OVER HALT IF OK
	OE13	CC	E7	C222	116	E	HALT	TO HALT IF ANY TEST OFF
	OE17	FE08			117	DC	XL2'FE08'	HALT ID
	OE19	CO	E7	CD35	118	E	EXIT	TO SUPERVISOR
					119			
	OE1D	04	20	CDEF	120	ZAZ	WCBK+9(3),UNITS(1)	ZERO THE WORK AREA
	CE23	C6	20	CDEF	121	AZ	WCBK+9(3),DEONE(1)	ADD DECIMAL ONE
	OE29	C7	20	CDEF	122	SZ	WORK+9(3),DEONE(1)	SUBTRACT DECIMAL ONE
	OE2F	3C	F6	CDB6	123	MVI	WORK,X'F6'	SET WORK AREA TO F6
	OE33	04	C0	CIB6	124	ZAZ	WORK(1),UNITS-7(1)	ZERO & ADD DEC. 3
	OE39	3D	F3	CDE6	125	CLI	WCBK,X'F3'	CHECK FOR DEC 3,
	OE3D	CO	E7	C222	126	EE	**+10	BYPASS HALT IF OK
	OE41	CO	E7	C222	127	E	HALT	TO HALT IF NOT EQUAL TO F3
	CE45	FE09			128	DC	XL2'FE09'	HALT ID
					129			
	CE47	3C	E0	CEBE	130	MVI	WORK+8,X'E0'	
	CE4B	0C	C7	CIB6	131	MVC	WORK+7(8),WORK+8	
	OB51	06	C8	CIBE	132	AZ	WCBK+8(9),UNITS-1(9)	
	OB57	0D	C8	CIBE	133	CLC	WORK+8(9),UNITS-1	
	OB5D	F2	81	C6	134	JE	**+9	
	CE60	CO	E7	C222	135	E	HALT	
	OB64	FE0A			136	DC	XL2'FE0A'	HALT ID
					137			
	OB66	35	01	CD96	138	I	XFF,XR1	SET XR1 TO FF
	OB6A	35	02	CD94	139	I	ZERO,XR2	SET XR2 TO 00
	OB6E	34	01	CDE7	140	ST	WCBK+1,XR1	STORE BOTH
	OE72	34	02	CIB9	141	ST	WCBK+3,XR2	IN WORK AREA
	CB76	CD	01	CIB7	142	CLC	WORK+1(2),XFF	CHECK VALUE FROM XR1
	OE7C	F2	81	C6	143	JE	**+9	JUMP OVER HALT IF OK
	CE7F	CO	E7	O222	144	E	HALT	TO HALT IF NOT OK
	CE83	FE0E			145	DC	XL2'FE0E'	HALT ID
	CB85	0D	01	CIE9	146	CLC	WORK+3(2),ZERO	CHECK VALUE FROM XR2
	OB8B	F2	81	C6	147	JE	**+9	JUMP OVER HALT IF OK
	CE8E	CO	E7	C222	148	E	HALT	TO HALT IF NOT OK
	CB92	FE0C			149	DC	XL2'FE0C'	HALT ID
					150			
	CB94	35	01	CD11	151	L	WCBK5,XR1	LOAD ADDRESS OF WORK+5 IN XR1
	CE98	7C	FD	C0	152	MVI1	MVI 0(,XR1),X'FD'	MOVE IMMEDIATE WITH INDEXING
					153			
	CB9E	3D	FD	CDEB	154	CLI	WCBK+5,X'FD'	CHECK RESULT
	CE9F	F2	81	C6	155	JE	**+9	JUMP OVER HALT IF OK
	CEA2	CO	E7	O222	156	E	HALT	TO HALT IF NOT OK
	CEA6	FE0D			157	DC	XL2'FE0D'	HALT ID
					158			
	CEA8	35	02	CD11	159	L	WCBK5,XR2	LOAD ADDRESS OF WORK+5 IN XR2
	CEAC	BC	AA	C0	160	MVI2	MVI 0(,XR2),X'AA'	MOVE IMMEDIATE WITH INDEXING
					161			
	CEAF	3E	AA	CDEB	162	CLI	WCBK+5,X'AA'	CHECK RESULT

FE13 FE1 - CPU MODULE FOR SYSTEM TEST

ERR	LOC	OBJECT CODE	ADDR	STMT	SOURCE	STATEMENT
0BB3	F2 81 C6		163	JE	++9	JUMP OVER HALT IF CK
0BB6	CC 87 0222		164	E	HALT	TO HALT IF NCT CK
0EEA	FE0E	0BBB	165	DC	XL2'FE0E'	HALT ID
			166			
0BBC	C2 01 C000		167	LA	0, XR1	LOAD ZERO IN XR1
0BC0	34 01 CDB7		168	ST	WORK+1, XR1	STORE
0BC4	0D 01 CDB7 0D94		169	CLC	WORK+1(2), ZERO	COMPARE
0BCA	F2 81 C6		170	JE	++9	JUMP OVER HALT IF CK
0BCD	C0 87 0222		171	E	HALT	TO HALT IF NCT OK
0BD1	FE0F	0BD2	172	DC	XL2'FE0F'	HALT ID
			173			
0ED3	C2 01 C000		174	LA	0, XR1	ZERO XR1
0ED7	E2 01 C2		175	LOAD1	LA 2(, XR1), XR1	STEP BY 2
0BDA	34 01 CDA9		176	ST	REGSAV, XR1	SAVE
0BDE	0D 01 CDA9 0DA5		177	CLC	REGSAV(2), MINUS2	COMPARE
0BE4	C0 01 CED7		178	ENE	LCAD1	LOOP TILL EQUAL TO 00FE
			179			
0EE8	C2 02 C000		180	LA	0, XR2	ZERO XR2
0BEC	E2 02 02		181	LOAD2	LA 2(, XR2), XR2	STEP BY 2
0BEF	34 02 CDA9		182	ST	REGSAV, XR2	SAVE
0BF3	0D 01 CIA9 0DA5		183	CLC	REGSAV(2), MINUS2	COMPARE
0EF9	C0 01 CEFC		184	ENE	LCAD2	LOOP TILL EQUAL TO 00FE
0EFC	C0 87 CE35		185	E	EXIT	
			186			
			187			
0C01	3C 0F C1E6		188	MVI	WORK, X'0F'	SET WORK AREA
0C05	3C F0 CDB7		189	MVI	WORK+1, X'F0'	
0C09	C8 00 CDE6 0DB7		190	MZZ	WORK, WORK+1	MOVE ZONE TO ZONE
0C0F	3D FF C1E6		191	CLI	WORK, X'FF'	CHECK MOVE
0C13	F2 81 C6		192	JE	++9	JUMP OVER HALT IF CK
0C16	CC 87 C222		193	E	HALT	TO HALT IF ERROR
0C1A	FE1C	0C1B	194	DC	XL2'FE1C'	HALT
			195			
0C1C	C8 01 CDE6 0DB7		196	MZN	WORK, WORK+1	MOVE NUMERIC TO ZONE
0C22	3D 0F C1E6		197	CLI	WORK, X'0F'	CHECK MOVE
0C26	F2 81 C6		198	JE	++9	JUMP OVER HALT IF CK
0C29	C0 87 C222		199	E	HALT	TO HALT IF ERROR
0C2D	FE11	0C2E	200	DC	XL2'FE11'	HALT ID
			201			
0C2F	C8 03 C1E6 0DB7		202	MNN	WORK, WORK+1	MOVE NUMERIC TO NUMERIC
0C35	3D 00 C1E6		203	CLI	WORK, X'00'	CHECK MOVE
0C39	F2 81 C6		204	JE	++9	JUMP OVER HALT IF CK
0C3C	C0 87 0222		205	E	HALT	TO HALT IF ERROR
0C40	FE12	0C41	206	DC	XL2'FE12'	HALT ID
			207			
0C42	08 02 C1E6 0DB7		208	MNZ	WORK, WORK+1	MOVE ZONE TO NUMERIC
0C48	3D 0F C1E6		209	CLI	WORK, X'0F'	CHECK MOVE
0C4C	F2 81 C6		210	JE	++9	JUMP OVER HALT IF CK
0C4F	C0 87 C222		211	E	HALT	TO HALT IF ERROR
0C53	FE13	0C54	212	DC	XL2'FE13'	HALT ID
0C55	0C 01 ODA9 0D96		213	MVC	REGSAV(2), XFF	SET SAVE AREA
0C5B	C2 01 CDE6		214	LA	WORK, XR1	LOAD ADDRESS OF WORK IN XR1
0C5F	D2 02 CC		215	LA	0(, XR1), XR2	PUT XR1 IN XR2
0C62	34 02 CDA9		216	ST	REGSAV, XR2	SAVE XR2
0C66	0D 01 ODA9 0D9F		217	CLC	REGSAV(2), WORKO	CHECK RESULT
0C6C	F2 81 C6		218	JE	++9	JUMP OVER HALT IF OK
0C6F	C0 87 0222		219	E	HALT	TO HALT IF ERROR
0C73	FE14	0C74	220	DC	XL2'FE14'	HALT ID
			221			
0C75	0C 01 ODA9 0D96		222	MVC	REGSAV(2), XFF	SET SAVE AREA
0C7B	C2 02 C1E6		223	LA	WORK, XR2	LOAD ADDRESS OF WORK IN XR2
0C7F	E2 01 C0		224	LA	0(, XR2), XR1	PUT XR2 IN XR1
0C82	34 01 CDA9		225	ST	REGSAV, XR1	SAVE XR1
0C86	0D 01 ODA9 0D9F		226	CLC	REGSAV(2), WORKO	CHECK RESULT
0C8C	F2 81 C6		227	JE	++9	JUMP OVER HALT IF CK
0C8F	CC 87 0222		228	E	HALT	TO HALT IF ERROR
0C93	FE15	0C94	229	DC	XL2'FE15'	HALT ID
			230			

FE13 FE1 - CPU MODULE FOR SYSTEM TEST

ERR	LOC	OBJECT	CODE	ADDR	STMT	SOURCE	STATEMENT
CC95	F2	88	CC		231	JGZ	*+3 RESET DECIMAL OVERFLOW
CC98	3C	D9	CDB6		232	MVI	WCRK,X'D9' SET WCRK TO MINUS DECIMAL 9
CC9C	06	00	CDE6 OD97		233	AZ	WCRK(1),XD9(1) ADD MINUS DEC. 9 TO WCRK
OCA2	F2	E8	C6		234	JCZ	*+9 JUMP OVER HALT IF DECIMAL OVER FLOW
OCA5	CO	E7	C222		235	E	HALT TO HALT IF ERROR
OCA9	FE	16		OCAA	236	DC	XL2'FE16' HALT ID
					237		
OCAE	3C	D9	CDE6		238	MVI	WCRK,X'D9' SET WCRK TO MINUS DECIMAL 9
OCAF	C6	CO	CDB6 OD97		239	AZ	WCRK(1),XD9(1) ADD MINUS DEC. 9 TO WCRK
CCB5	CO	88	CCEF		240	FCZ	*+10 BRANCH OVER HALT IF DECIMAL OVERFLOW
CCB9	CO	E7	C222		241	E	HALT TO HALT IF ERROR
OCED	FE	17		OCBE	242	DC	XL2'FE17' HALT ID
					243		
OCEF	CO	C8	CCC9		244	ENOZ	*+10 BRANCH OVER HALT IF NO OVERFLOW
OCC3	CC	E7	C222		245	E	HALT TO HALT IF ERROR
OCC7	FE	18		GCC8	246	DC	XL2'FE18' HALT ID
					247		
GCC9	F2	08	C6		248	JNCZ	*+9 JUMP OVER HALT IF NO CVERFLOW
OCCC	CC	E7	C222		249	E	HALT TO HALT IF ERROR
OCED	FE	19		OCD1	250	DC	XL2'FE19' HALT ID
					251		
OCD2	0C	01	CIE7 OD9D		252	MVC	WCRK+1(2),X2020 SET WCRK TO HEX-2020-
OCD8	0A	01	CIE7 OD99		253	ED	WCRK+1(2),XE1F0 EDIT
OCDE	0D	01	CIE7 OD9B		254	CLC	WCRK+1(2),XF1F0 CHECK RESULT
OCE4	F2	E1	C6		255	JE	*+9 JUMP OVER HALT IF OK
CCE7	CO	E7	C222		256	E	HALT TO HALT IF ERROR
OCEB	FE	1A		GCEC	257	DC	XL2'FE1A' HAL. ID
					258		
OCFD	3C	F0	ODD6		259	MVI	WCRK+32,C'0' SET A NUMERIC VALUE AT END OF PLD
OCF1	3C	CC	ODE5		260	MVI	WCRK+31,0
OCF5	0C	1E	ODE4 ODD5		261	MVC	WCRK+30(31),WCRK+31 ZERO WCRK
CCFB	3C	FF	ODEF		262	MVI	WCRK+73,X'FF'
CCFE	0C	1E	ODEE ODFE		263	MVC	WCRK+72(30),WCRK+73 COMPARE FIELD
ODB5	0B	1E	ODB6 OD96		264	IIC	WCRK(31),XFF INSERT FF
ODOB	34	C8	CDD8		265	ST	WCRK+34,ARR SAVE ARR
ODOF	0D	1E	CDD4 ODFE		266	CLC	WCRK+30(31),WCRK+73 CHECK
OD15	F2	E1	C6		267	JE	*+9 JUMP OVER HALT IF OK
OD18	CO	E7	C222		268	E	HALT TO HALT IF ERROR
OD1C	FE	1C		OD1D	269	DC	XL2'FE1C' HALT ID
OD1E	0D	01	ODD8 ODA3		270	CLC	WCRK+34(2),WCRK31 CHECK ARR VALUE AFTER THE IIC
GD24	F2	E1	C6		271	JE	*+9 JUMP OVER HALT IF SET CORRECTLY
OD27	CO	E7	C222		272	E	HALT TO HALT IF NOT
GD2B	FE	1F		OD2C	273	DC	XL2'FE1E' HALT ID
					274		
OD2D	CO	E7	CD35		275	E	EXIT TO SUPERVISOR
GD31	CC	E7	CAOE		276	E	TST01A
OD35	34	C8	CD44		277	EXIT	SI SAVE EXIT ADDRESS
OD39	3D	FE	CAGO		278	CLI	X'CA00',X'FE'
OD3D	CO	C1	OAOA		?	BNE	ENTRY
GD41	CC	E7	COC0		?	BR	E *--
					?		
OD45	34	2C	CDE5		282	INTOK	ST P1SAV,X'20' SAVE P1-IAR
OD49	34	40	OD87		283	ST	P2SAV,X'40' SAVE P2-IAR
					284		
OD4D	35	60	OD83		285	L	PADINT,X'60' LOAD P1 & P2 IARS TO ADDR OF SETARR
					286		
OD51	F1	00	CO		287	APL	0 TRY TO ADVANCE PROG LEVEL IN INT LEV
					288		
OD54	CO	80	OD6D		289	NOOCP	BC INTERR,X'80' NO-OP BRANCH TO TEST IAR/ARR SELECT
					290		
OD58	CO	E7	CD5F		291	UNCND	B NEWLD UNCONDITIONAL BRANCH TO TEST
OD5C	F2	E7	CE		292	J	INTERR IAR/ARR SELECT
					293		
OD5F	F3	00	C6		294	NEWLD	SIO 6,0 ENABLE INTERRUPTS & EQUAL PRCG MODE
					295		
OD62	35	20	CD85		296	L	P1SAV,X'20' RESTORE P1-IAR
OD66	35	40	OD87		297	L	P2SAV,X'40' RESTORE P2-IAR
					298		

FE13 FE1 - CPU MODULE PCB SYSTEM TEST

ERR	LOC	OBJECT	CCDE	ADDR	STMT	SOURCE	STATEMENT	
0D6A	F2	E7	C4		299	J	RESETT	GO BESET THE INTERRUPT.
0D6D	35	60	CD83		300	INTERR L	BACINT,X'60'	LCAL P1-IAR & P2-IAR WITH THE
					301	*		ADDRESS OF SETARR INSTRUCTION.
					302			
0D71	F3	00			303	RESETT SIC	5,0	RESET & DISAIEE INTERRUPTS
					304			
0D74	C0	E7	C222		305	SETARR B	HALT	GC TC HALT -FE89- IF INT LEV 0 ERR
0D7E	FE89			CD79	306	LC	XL2'FE89'	
					307			
0D7A	CC	E7	CD6D		308	E	INTERR	RESETT FAILED, TRY AGAIN
0D7E	0D45			0D7F	309	INTFPT DC	AL2 (INTCK)	
0D80	0D6D			0D81	310	ERRINT DC	AL2 (INTERR)	
0D82	0D74			0D83	311	BADINT DC	AL2 (SETARR)	
CD84				0D85	312	F1SAV DS	CL2	
0DE6				CD87	313	F2SAV DS	CL2	
0D88	F1F2F3F4F5F6F7F8			CD91	314	UNITS DC	CL10'1234567890'	
CD90	F9F0				314			
CD92	F1			0D92	315	DEONE DC	CL1'1'	
CD93	0C0C			CD94	316	ZERO DC	XL2'0'	
CD95	FFFF			CD96	317	XFF DC	XL2'FFFF'	
CD97	D9			CD97	318	XD9 DC	XL1'D9'	
0D98	E1F0			CD99	319	XE1PC DC	XL2'E1F0'	
CD9A	F1F0			CD9B	320	XF1FO DC	XL2'F1F0'	
CD9C	2020			0D9D	321	X202C DC	XL2'2020'	
0D9E	0DE6			0D9F	322	WORKO DC	AL2 (WORK)	
0DA0	0DEF			0DA1	323	WORK5 DC	AL2 (WORK+5)	
0DA2	0DD5			0DA3	324	WORK31 DC	AL2 (WORK+31)	
0DA4	00FE			0DA5	325	MINUS2 DC	XL2'00FE'	
0DA6	FF80			0DA7	326	NEG128 DC	XL2'FF80'	
CDAB	00C0			0DA9	327	BEGSAV DC	XL2'0'	
0DAA	0A36			0DAB	328	ADRY DC	AL2 (DFX)	
0IAC	0A2C			0DAD	329	ADRY DC	AL2 (CPY)	
0DAE	0A30			0DAF	330	ADRY DC	AL2 (DFZ)	
0EBO	0A4F			0E21	331	ADRA DC	AL2 (DPA)	
0EP2	0A6C			0E23	332	ADRB DC	AL2 (DPE)	
0EB4	0A53			0E25	333	ADRC DC	AL2 (DPC)	
				0E26	334	WORK EQU	*	
0IE6				0DFF	335	DS	CL74	
				0001	336	XR1 EQU	01	
				0002	337	XR2 EQU	02	
				0008	338	ARR EQU	08	
				0080	339	IARO EQU	X'80'	
				0020	340	P1IAR EQU	X'20'	PROGRAM LEVEL 1 IAB
				0040	341	P2IAR EQU	X'40'	PROGRAM LEVEL 2 IAB
				0203	342	CORSIZ EQU	X'203'	
				0204	343	CFU EQU	X'204'	
				0A0A	344	ENTRY EQU	X'A0A'	
				0222	345	HALT EQU	X'222'	
				0212	346	TEST EQU	X'212'	
				0DE6	347	TSIFLD EQU	WORK	
				0A0E	348	END	TSTGIA	

FE13 FE1 - CPU MODULE FOR SYSTEM TEST

CROSS-REFERENCE

SYMBOL	T	LEN	VALUE	DEFN	REFERENCES
A	A	004	CA64	0060	
ADRA	A	002	CDE1	0331	0045
ADRE	A	002	CIE3	0332	0046 0048
ADRC	A	002	CIE5	0333	0047
ADRX	A	002	CIAB	0328	0035
ADRY	A	002	CDAD	0329	0033
ADRZ	A	002	CDAF	0330	0034
ARR	C	001	C00E	0338	0265 0277
E	A	004	CA73	0064	0062 0068
BADINT	A	002	CD83	0311	0285 0300
BF	A	004	CD41	0280	0277*
BRANCH	A	004	CA56	0050	0031* 0056*
COBSIZ	C	001	0203	0342	0060 0061
CPU	C	001	C204	0343	0028
DCONE	A	001	CD92	0315	0121 0122
DPA	A	004	CA4F	0048	0331
DPE	A	004	CA6C	0056	0332
DPC	A	003	CA53	0049	0050 0333
DPI	A	004	CA36	0039	0328
DPY	A	004	CA2C	0035	0329
DPZ	A	003	CA30	0036	0330
DP2	A	003	CA3C	0043	0037
ENTRY	C	001	CA0A	0344	0279
ERRINT	A	002	CD81	0310	0030
EXIT	A	004	CD35	0277	0067 0118 0185 0275
FE1	A	001	C000	0003	
HALT	C	001	0222	0345	0039 0052 0073 0078 0084 0089 0096 0103 0110 0116 0127 0135 0144 0148 0156 0164 0171 0193 0199 0205 0211 0219 0228 0235 0241 0245 0249 0256 0268 0272 0305
IAB0	C	001	CC80	0339	0030* 0044*
INTERR	A	004	CD6D	0300	0289 0292 0308 0310
INTCK	A	004	CD45	0282	0309
INTBPT	A	002	CD7F	0309	0044
LCAD1	A	003	CD77	0175	0178
LOAD2	A	003	CBEC	0181	0184
MINUS2	A	002	CD45	0325	0177 0183
HVI1	A	003	CE98	0152	
HVI2	A	003	CEAC	0160	
NEG128	A	002	CEA7	0326	0064
NEWLD	A	003	CE5F	0294	0291
NOOCP	A	004	CD54	0289	
P1IAR	C	001	C020	0340	0033* 0045* 0046*
P1SAV	A	002	CD85	0312	0282* 0296
P2IAR	C	001	C040	0341	0034* 0035* 0047* 0048*
P2SAV	A	002	CD87	0313	0283* 0297
REGSAV	A	002	CD49	0327	0175* 0177 0182* 0183 0213* 0216* 0217 0222* 0225* 0226
RESFTT	A	003	CD71	0303	0299
SETIBR	A	004	CD74	0305	0311
TEST	C	001	C212	0346	0027
TEST2	A	001	CA86	0069	0065
TSTFLD	A	001	CD86	0347	0070* 0071 0076 0081* 0082 0087 0092* 0093* 0094 0099* 0100* 0101 0106* 0107* 0108 0112* 0113* 0114
TST01	A	001	CA0A	0021	0015
TST01A	A	004	CA0E	0027	0276 0348
TST01E	A	001	CA64	0058	0029
UNCND	A	004	CD58	0291	
UNITS	A	010	CD91	0314	0120 0124 0132 0133
WORK	A	001	CD66	0334	0120* 0121* 0122* 0123* 0124* 0125 0130* 0131 0131* 0132* 0133 0140* 0141* 0142 0146 0154 0162 0168* 0169 0188* 0189* 0190 0190* 0191 0196 0196* 0197 0202 0202* 0203 0208 0208* 0209 0214 0223 0232* 0233* 0238* 0239* 0252* 0253* 0254 0259* 0260* 0261 0261* 0262* 0263 0263* 0264* 0265* 0266 0266 0270 0322 0323 0324 0347
WORK0	A	002	CD9F	0322	0217 0226
WORK31	A	002	CDAC	0324	0270
WORK5	A	002	CA01	0323	0151 0155
XC9	A	001	CD97	0318	0233 0239

FE13 FE1 - CPU MODULE PCB SYSTEM TEST

CROSS-REFERENCE

SYMBOL	T	LEN	VALUE	DEFN	REFERENCES
IE1FO	A	002	CD99	0319	0253
IFF	A	002	CD96	0317	0138 0142 0213 0222 0264
IF1FO	A	002	CD9E	0320	0254
IR1	C	001	0001	0336	0066 0138* 0140 0151* 0152 0167* 0168 0174* 0175 0175* 0176 0214*
					0215 0224* 0225
IR2	C	001	0002	0337	0066 0139* 0141 0159* 0160 0180* 0181 0181* 0182 0215* 0216 0223*
					0224
I2020	A	002	CD9D	0321	0252
ZERO	A	002	CD94	0316	0063 0139 0146 0169

TOTAL STATEMENTS FLAGGED IN THIS ASSEMBLY = 0

FE13 FE1 - CPU MODULE PCB SYSTEM TEST

OBJECT CARD LISTING

THE CHARACTER ' INDICATES A BLANK COLUMN AND THE CHARACTERS D E H INDICATE NUMERIC SHIFT.

CL 1 THROUGH 16	CL 17 THROUGH 32	CL 33 THROUGH 48	CL 49 THROUGH 64	CL 65 THROUGH 80	CL 81 THROUGH 96
T (Y4"/+ "E" E-, ""OD """/OHK+H	EA HEK3C QDQ- Z	P80 " (K (,LM CEA	DE 6,2E "AY* .2%	XHA0G9QHFE130001	
T<0ZYA7BG S.=<?<	"ATC CP25H 61(K	(X3N CSH5E 632E	"OH*HM0BG S.=<L2	GPV*5 CHC E >IA4	BEJD(0JOFE130002
T<0E*"OHC0-DB(8<	(VQCCCE-2-62)-7*	"CH*((*EGEX<0 "6	6+ E (_?EAXBG S.	= LX"C\$2E "1IE	*F 4IJS FE130003
T<0,5A7BG S.= 13	"CSQ9"066CI H_XB	G S.= 3T"CS\$2D \$	/OHS"-E0 "66+20	(_TT"C\$S D "1.KU	*D-8HY0FE130004
T<-XCB_X"/OHS"-M	a"066+"2 (_TX"C\$S	D ,?OH*BH?8P "	(_TY C\$C' "660YD	FOH*BH?8G EUVHJ*	LC0XA3LHFE130005
T.03 1 3 (_TX C\$C	"0660YDFOH*BH?8	HOH* ((E0-C\$2(USQ	-C\$2(U*-C\$2(UT3	6C\$QD E8EEBESG/0	QEO*C)A8FE130006
T.0_T "56CQY*2C6	6CHD.J0BG S.=FL3	8C\$8<AC6'C\$8FE 6	=CB (E 6=CRC2-E\$	/OHS E-WHS *F/Q	<E E0;/0FE130007
T<E>N"-Y0 260(8H	(V0EAC5*4 -69CED	{_0600YDFOH*BH?8	_C0D (>E0E0YDFOH*	BH?8<(E0 "EQUE1M	JCEUELE FE130008
T<0?ICEE2"E "66	*0YDFOH*BH?8 ((8H	(Y\$2E C6DC\$?2-E\$	/OHS"- #B E " (D	(_C4AC\$(V "3<K4	*EE-A4E0FE130009
T<-?00YDFOH*EH?8	10-D " (HA TEACEU	(66ZCEP "E?P0-H	" +HE T0EC0U (06	ZCEP "E?X CH>.E-)FJ*IJ&EFE130010
T<80>OH*((L0 C\$Q	00 67B " (_-67 _0	(_?HAA7EG S.=D -	AC\$Q(_34 C\$S2-E\$	/CHS"/D H0E0EJD	B0*CP10FE130011
T<81-E <(_-67 E	(_?HAA7EG S.=D--	BC\$Q(_34 C\$S2-E\$	/CHS"/<< 66ZCB\$	B 6664-H .2XZGA-	0E0HC3ZDFE130012
T<82K C0BC0U (06	Z0R"2-E\$ /OHS"/E	< 66ZCB\$E -668-D	" (D(D04AC0U(X"0	AA7BG SH HS-UGJU	FE--L*H-FE130013
T<-3E"/P2S "2686	6A- (_-6P0Y-FOH*	BH?801(U(_-0 C\$Q	(V0EHC." /OHS"/-	B 310H*B E0VHJA	0C-0H0S0FE130014
T< 36H?0Q0--FOH*	BH?8RC (06)B-D	(_06RC0D(_C6\$0YD	FOH*EH?8E (5T0	(C)M<G- "E0EGJX	FEJD 504FE130015
T.-4VC)0(S13"0-2	<6E7=C-0.G-66CBQ	4E 7QCJE(5 7"0YD	FOH*EH?8*CE0(6 6	T0YD .BY)F1*LD04	.00<A01<FE130016
T<05RA7BG S.=GAL	GCLP /0Y+ (-JC7	FB-C "0YH0H* "C0	-CQ40 6G(O (-"D	"<E CC7 /0 1HSQ	SE-8HMS*FE130017
T066CCN"2/0*3 "2	BH 0E(M (/ "HGACN	-CQ 3 "P /OHS"YX	/05_CMH(\$054	EUXIK<	CC0XA0LUFFE130018
T.6654-.J E0"IT	90 D " "06;G00-	-H 66C\$X(5E0C"08	"Y6BS0H< Z BH	H00 " "KXZ12M	TE10E;E0FE130019
EB-9*E7*--EC"PH\$	"=7Y0F " "C	"P% "ASC "R A	SO "Q	06540E04710	809719\$HFE130020

----- LAST PAGE -----