



# AIR TRAINING COMMAND

COMPUTER SYSTEMS DEPARTMENT

AN/FSQ-7 CENTRAL COMPUTER

VOLUME 2

## CIRCUIT DIAGRAMS

June 1966

Course Nr. ABR30533-1

**KEESLER AFB, MISS**

FOR ATC INSTRUCTIONAL PURPOSES ONLY

June 1966

This Schematics and Logic Diagrams Book provides  
student Study material in support of Course  
ABR30533-1.

**SCHEMATICS**

FOR

**CENTRAL COMPUTER SYSTEM**

OF

**AN/FSQ-7**

**COMBAT DIRECTION CENTRAL**

June 1966

The work reported in this document was performed under a government contract; information contained herein is of a proprietary nature. ALL INFORMATION CONTAINED HEREIN SHALL BE KEPT IN CONFIDENCE. No information shall be divulged to persons other than IBM employees authorized by the nature of their duties to receive such information or individuals or organizations who are authorized in writing by the Department of Engineering or its appointee to receive such information. GOVERNMENT RELEASE MUST BE OBTAINED THROUGH THE IBM PATENT DEPARTMENT BEFORE THIS INFORMATION MAY BE USED FOR COMMERCIAL APPLICATIONS.

This student study material has been  
reproduced intact from materials printed  
by IBM Corporation, Kingston, New York.


MILITARY PRODUCTS DIVISION  
INTERNATIONAL BUSINESS MACHINES CORPORATION

KINGSTON, NEW YORK

**UNCLASSIFIED**


LIST OF CONTENTS

LOGIC	DESCRIPTION
0-2-1-4	CMI TIMING & GATING UNIT 65
0-2-1-5	CMI ADDRESS
0-2-1-6	CORE MEMORY ISA & PDP
0-2-1-7	CORE MEMORY 2 ARRAY UNIT 65
0-1-1-1	LEFT MEMORY BUFFER
0-1-1-2	RIGHT MEMORY BUFFER
0-1-1-3	TEST MEMORY
0-1-1-4	CORE MEMORY TIMING & GATING
0-1-1-5	CORE MEMORY ADDRESS SELECTION
0-1-1-6	CORE MEMORY SENSE AMPLIFIERS & DIGIT PLANE DRIVERS
0-1-1-7	CORE MEMORY ARRAY
0-2-1-1	PUSH BUTTON PHANTOM
0-2-2-2	TPD CONTROLS
0-2-2-3	TIME PULSE DISTRIBUTOR
0-2-2-4	COMPLEMENT & CLEAR
0-2-2-5	CYCLIC PROGRAM COUNTER
0-2-2-6	CLOCK REGISTER
0-2-2-7	OPERATIONS REGISTER
0-2-2-8	INSTRUCTION MATRIX
0-4-1-1	ADDRESS REGISTERS
0-4-2-1	INDEX REGISTERS
0-4-2-2	LEFT A REGISTER
0-4-2-3	LEFT ADDRESS & ACCUMULATOR
0-4-2-4	LEFT B REGISTER
0-4-2-5	RIGHT A REGISTER
0-4-2-6	RIGHT ADDRESS & ACCUMULATOR
0-4-2-7	RIGHT B REGISTER
0-4-2-8	STEP COUNTER & DVTPD
0-6-1-1	INDEX INTERVAL DECODING
0-6-1-2	SPC GATES & COMPARE
0-6-1-3	LEFT IO REGISTER
0-6-1-4	RIGHT IO REGISTER
0-7-3-1	IO WORD COUNTER
0-7-3-2	SENSE
0-7-3-3	SELECT
0-7-3-4	OPERATE
0-7-7-1	MISC. IO
0-7-7-2	TAPE CONTROLS
0-7-7-3	WARNING LIGHT CONTROLS
0-8-1-1	MAGNETIC TAPE SYSTEM SEL. & STATUS INDICATION
0-8-2-1	MAGNETIC TAPE SYSTEM OPERATION CONTROL
0-8-2-2	MAGNETIC TAPE SYSTEM TIME PULSE GENERATOR & DISTRIBUTOR
0-8-2-3	MAGNETIC TAPE SYSTEM WORD TRANSFER
0-8-2-4	MAGNETIC TAPE SYSTEM TEST SYSTEM, CIRCUITS & CONTROLS
7-1-6-1	GROUND LOOPS
7-1-6-2	COMPUTER CONTROL
7-1-6-3	CONTROLS, COMPUTER
7-1-6-4	CONTROLS, COMPUTER RESET
7-1-10-1	CONTROLS, COMPUTER LOADING
7-1-10-2	COMPUTER & CPC CONTROLS
7-1-10-3	COMPUTER ALARM & IC CONTROL
7-1-10-4	CONTROLS, IO UNITS & MISC.
7-1-14-1	AUDIBLE ALARM CIRCUIT
7-1-14-2	CONTROLS, DUPLEX SWITCHING
7-1-14-3	AUDIO AMPLIFIER
7-1-14-4	CONTROLS, TEST MEMORY, 3 SHEETS
7-2-1-1	CONS. DX SX MAINT. PANELS A&B




X PORTIONS OF THIS LOGIC ARE SHOWN IN PHANTOM ON LOGIC 0-2.1.6  
 NOTES:  
 EC R75655 3115026

A mod SWD - 660 ma  
B mod SWD - 330 ma  
990 ma



*ALPHANUM. CODE FOR CCD CAN*

PU PIN	PLANE PIN	Y	YU	YV	YU	YV	PU PIN	PLANE PIN	Y	YU	YV	YU	YV
66AB40	KK	00	00	00	00	00	66AB4C	KK	00	00	00	00	01
66AB41	KK	01	00	01	01	00	66AB4D	KK	01	00	01	01	01
66AB42	KK	02	00	02	02	00	66AB4E	KK	02	00	02	02	01
66AB43	KK	03	00	03	03	00	66AB4F	KK	03	00	03	03	01
66AB44	KK	04	00	04	04	00	66AB50	KK	04	00	04	04	01
66AB45	KK	05	00	05	05	00	66AB51	KK	05	00	05	05	01
66AB46	KK	06	00	06	06	00	66AB52	KK	06	00	06	06	01
66AB47	KK	07	00	07	07	00	66AB53	KK	07	00	07	07	01
66AB48	KK	08	00	08	08	00	66AB54	KK	08	00	08	08	01
66AB49	KK	09	00	09	09	00	66AB55	KK	09	00	09	09	01
66AB4A	KK	0A	00	0A	0A	00	66AB56	KK	0A	00	0A	0A	01
66AB4B	KK	0B	00	0B	0B	00	66AB57	KK	0B	00	0B	0B	01
66AB4C	KK	0C	00	0C	0C	00	66AB58	KK	0C	00	0C	0C	01
66AB4D	KK	0D	00	0D	0D	00	66AB59	KK	0D	00	0D	0D	01
66AB4E	KK	0E	00	0E	0E	00	66AB5A	KK	0E	00	0E	0E	01
66AB4F	KK	0F	00	0F	0F	00	66AB5B	KK	0F	00	0F	0F	01
66AB50	KK	10	00	10	10	00	66AB5C	KK	10	00	10	10	01
66AB51	KK	11	00	11	11	00	66AB5D	KK	11	00	11	11	01
66AB52	KK	12	00	12	12	00	66AB5E	KK	12	00	12	12	01
66AB53	KK	13	00	13	13	00	66AB5F	KK	13	00	13	13	01
66AB54	KK	14	00	14	14	00	66AB60	KK	14	00	14	14	01
66AB55	KK	15	00	15	15	00	66AB61	KK	15	00	15	15	01
66AB56	KK	16	00	16	16	00	66AB62	KK	16	00	16	16	01
66AB57	KK	17	00	17	17	00	66AB63	KK	17	00	17	17	01
66AB58	KK	18	00	18	18	00	66AB64	KK	18	00	18	18	01
66AB59	KK	19	00	19	19	00	66AB65	KK	19	00	19	19	01
66AB5A	KK	1A	00	1A	1A	00	66AB66	KK	1A	00	1A	1A	01
66AB5B	KK	1B	00	1B	1B	00	66AB67	KK	1B	00	1B	1B	01
66AB5C	KK	1C	00	1C	1C	00	66AB68	KK	1C	00	1C	1C	01
66AB5D	KK	1D	00	1D	1D	00	66AB69	KK	1D	00	1D	1D	01
66AB5E	KK	1E	00	1E	1E	00	66AB6A	KK	1E	00	1E	1E	01
66AB5F	KK	1F	00	1F	1F	00	66AB6B	KK	1F	00	1F	1F	01
66AB60	KK	20	00	20	20	00	66AB6C	KK	20	00	20	20	01
66AB61	KK	21	00	21	21	00	66AB6D	KK	21	00	21	21	01
66AB62	KK	22	00	22	22	00	66AB6E	KK	22	00	22	22	01
66AB63	KK	23	00	23	23	00	66AB6F	KK	23	00	23	23	01
66AB64	KK	24	00	24	24	00	66AB70	KK	24	00	24	24	01
66AB65	KK	25	00	25	25	00	66AB71	KK	25	00	25	25	01
66AB66	KK	26	00	26	26	00	66AB72	KK	26	00	26	26	01
66AB67	KK	27	00	27	27	00	66AB73	KK	27	00	27	27	01
66AB68	KK	28	00	28	28	00	66AB74	KK	28	00	28	28	01
66AB69	KK	29	00	29	29	00	66AB75	KK	29	00	29	29	01
66AB6A	KK	2A	00	2A	2A	00	66AB76	KK	2A	00	2A	2A	01
66AB6B	KK	2B	00	2B	2B	00	66AB77	KK	2B	00	2B	2B	01
66AB6C	KK	2C	00	2C	2C	00	66AB78	KK	2C	00	2C	2C	01
66AB6D	KK	2D	00	2D	2D	00	66AB79	KK	2D	00	2D	2D	01
66AB6E	KK	2E	00	2E	2E	00	66AB7A	KK	2E	00	2E	2E	01
66AB6F	KK	2F	00	2F	2F	00	66AB7B	KK	2F	00	2F	2F	01
66AB70	KK	30	00	30	30	00	66AB7C	KK	30	00	30	30	01
66AB71	KK	31	00	31	31	00	66AB7D	KK	31	00	31	31	01
66AB72	KK	32	00	32	32	00	66AB7E	KK	32	00	32	32	01



PU PIN	PLANE PIN	Y ADDRESS	PU PIN	PLANE PIN	Y ADDRESS
66 AB 5DKK	66 A 03	0 00 02 002	66 AB 5CKK	66 A 04	0 00 03 003
66 AB 5LLK	66 A 02	1 00 06 012	66 AB 5LJK	66 A 01	1 00 07 013
66 AB 5LLK	66 A 2	00 12 022	66 AB 5LLK	66 A 4	2 00 13 023
66 AB 5LLK	66 A 2	00 16 032	66 AB 5LLK	66 A 1	3 00 17 033
66 AB 5HH	66 A 3	4 01 02 042	66 AB 5HH	66 A 4	4 01 03 043
66 AB 5HH	66 A 2	5 01 06 052	66 AB 5HH	66 A 1	5 01 07 053
66 AB 5JJ	66 A 3	6 01 12 062	66 AB 5JJ	66 A 4	6 01 13 063
66 AB 5JJ	66 A 2	7 01 16 072	66 AB 5JJ	66 A 1	7 01 17 073
66 AB 5EE	66 A 3	8 02 02 102	66 AB 5EE	66 A 4	8 02 03 103
66 AB 5EE	66 A 2	9 02 06 112	66 AB 5EE	66 A 1	9 02 07 113
66 AB 5FF	66 A 3	10 02 12 122	66 AB 5FF	66 A 4	10 02 13 123
66 AB 5FF	66 A 2	11 02 16 132	66 AB 5FF	66 A 1	11 02 17 133
66 AB 5CC	66 A 3	12 03 02 142	66 AB 5CC	66 A 4	12 03 03 143
66 AB 5CC	66 A 2	13 03 06 152	66 AB 5CC	66 A 1	13 03 07 153
66 AB 5DD	66 A 3	14 03 12 162	66 AB 5DD	66 A 4	14 03 13 163
66 AB 5DD	66 A 2	15 03 16 172	66 AB 5DD	66 A 1	15 03 17 173
66 AB 5AA	66 A 3	16 04 02 202	66 AB 5AA	66 A 4	16 04 03 203
66 AB 5AA	66 A 2	17 04 06 212	66 AB 5AA	66 A 1	17 04 07 213
66 AB 5BB	66 A 3	18 04 12 222	66 AB 5BB	66 A 4	18 04 13 223
66 AB 5BB	66 A 2	19 04 16 232	66 AB 5BB	66 A 1	19 04 17 233
66 AB 5Y	66 A 3	20 05 02 242	66 AB 5Y	66 A 4	20 05 03 243
66 AB 5Y	66 A 2	21 05 06 252	66 AB 5Y	66 A 1	21 05 07 253
66 AB 5Z	66 A 3	22 05 12 262	66 AB 5Z	66 A 4	22 05 13 263
66 AB 5Z	66 A 2	23 05 16 272	66 AB 5Z	66 A 1	23 05 17 273
66 AB 5W	66 A 3	24 06 02 302	66 AB 5W	66 A 4	24 06 03 303
66 AB 5W	66 A 2	25 06 06 312	66 AB 5W	66 A 1	25 06 07 313
66 AB 5X	66 A 3	26 06 12 322	66 AB 5X	66 A 4	26 06 13 323
66 AB 5X	66 A 2	27 06 16 332	66 AB 5X	66 A 1	27 06 17 333
66 AB 5U	66 A 3	28 07 02 342	66 AB 5U	66 A 4	28 07 03 343
66 AB 5U	66 A 2	29 07 06 352	66 AB 5U	66 A 1	29 07 07 353
66 AB 5V	66 A 3	30 07 12 362	66 AB 5V	66 A 4	30 07 13 363
66 AB 5V	66 A 2	31 07 16 372	66 AB 5V	66 A 1	31 07 17 373
66 AB 5S	66 A 3	32 10 02 402	66 AB 5S	66 A 4	32 10 03 403
66 AB 5S	66 A 2	33 10 06 412	66 AB 5S	66 A 1	33 10 07 413
66 AB 5T	66 A 3	34 10 12 422	66 AB 5T	66 A 4	34 10 13 423
66 AB 5T	66 A 2	35 10 16 432	66 AB 5T	66 A 1	35 10 17 433
66 AB 5P	66 A 3	36 11 02 442	66 AB 5P	66 A 4	36 11 03 443
66 AB 5P	66 A 2	37 11 06 452	66 AB 5P	66 A 1	37 11 07 453
66 AB 5R	66 A 3	38 11 12 462	66 AB 5R	66 A 4	38 11 13 463
66 AB 5R	66 A 2	39 11 16 472	66 AB 5R	66 A 1	39 11 17 473
66 AB 5M	66 A 3	40 12 02 502	66 AB 5M	66 A 4	40 12 03 503
66 AB 5M	66 A 2	41 12 06 512	66 AB 5M	66 A 1	41 12 07 513
66 AB 5N	66 A 3	42 12 12 522	66 AB 5N	66 A 4	42 12 13 523
66 AB 5N	66 A 2	43 12 16 532	66 AB 5N	66 A 1	43 12 17 533
66 AB 5K	66 A 3	44 13 02 542	66 AB 5K	66 A 4	44 13 03 543
66 AB 5K	66 A 2	45 13 06 552	66 AB 5K	66 A 1	45 13 07 553
66 AB 5L	66 A 3	46 13 12 562	66 AB 5L	66 A 4	46 13 13 563
66 AB 5L	66 A 2	47 13 16 572	66 AB 5L	66 A 1	47 13 17 573
66 AB 5H	66 A 3	48 14 02 602	66 AB 5H	66 A 4	48 14 03 603
66 AB 5H	66 A 2	49 14 06 612	66 AB 5H	66 A 1	49 14 07 613
66 AB 5J	66 A 3	50 14 12 622	66 AB 5J	66 A 4	50 14 13 623
66 AB 5J	66 A 2	51 14 16 632	66 AB 5J	66 A 1	51 14 17 633
66 AB 5I	66 A 3	52 15 02 642	66 AB 5I	66 A 4	52 15 03 643
66 AB 5I	66 A 2	53 15 06 652	66 AB 5I	66 A 1	53 15 07 653
66 AB 5F	66 A 3	54 15 12 662	66 AB 5F	66 A 4	54 15 13 663
66 AB 5F	66 A 2	55 15 16 672	66 AB 5F	66 A 1	55 15 17 673
66 AB 5C	66 A 3	56 16 02 702	66 AB 5C	66 A 4	56 16 03 703
66 AB 5C	66 A 2	57 16 06 712	66 AB 5C	66 A 1	57 16 07 713
66 AB 5D	66 A 3	58 16 12 722	66 AB 5D	66 A 4	58 16 13 723
66 AB 5D	66 A 2	59 16 16 732	66 AB 5D	66 A 1	59 16 17 733
66 AB 5A	66 A 3	60 17 02 742	66 AB 5A	66 A 4	60 17 03 743
66 AB 5A	66 A 2	61 17 06 752	66 AB 5A	66 A 1	61 17 07 753
66 AB 5B	66 A 3	62 17 12 762	66 AB 5B	66 A 4	62 17 13 763
66 AB 5B	66 A 2	63 17 16 772	66 AB 5B	66 A 1	63 17 17 773

CHART I  
OUTPUT RETURN

FROM	TO
66CB4ABB	66AB5ACC
66CB4ACC	66CB5ABB
66CB5ACC	66AB4BB
66AB4ACC	66AB5ABB

CHART II  
POINT TO POINT Yv WIRING

FROM	TO	FROM	TO
67 DVAB	DFCB	67 CEH5	CEFB
DFCB	DFFI	CEFI	CECB
DFFI	DFE5	CECB	CCCB
DFE5	DFH5	CCCB	CJCB
DFH5	DEH5	CJCB	CJFB
DEH5	DEFB	67 CJFB	CJH5
DEFB	DEFI		
DEFI	DECB		
DECB	DCCB		
DCCB	DDFI		
DDFI	DDFB		
DDFB	DDH5		
DDH5	DCH5		
DCH5	DCEB		
DCEB	DCFB		
DCFB	DCFI		
DCFI	CCCB		
CCCB	CCFB		
CCFB	CCFI		
CCFI	CCCB		
CCCB	CCCB		
CCCB	CDCB		
CDCB	CDFI		
CDFI	CDFB		
CDFB	CDH5		
CDH5	CEFB		

CHART III  
POINT TO POINT Yv WIRING

FROM	TO
67 DOAB	BEH5
BEH5	BEFB
BEFB	BEFI
BEFI	BECS
BECS	BDCB
BDCB	BDFI
BDFI	BDFH
BDFH	BDH5
BDH5	BDH5
BDH5	BDH5
BDH5	BCH5
BCH5	BCEB
BCEB	BCEB
BCEB	BCFB
BCFB	BCEB
BCEB	ACFB
ACFB	ACCS
ACCS	ADCB
ADCB	AECB
AECB	AECB
AECB	AFCB

III ALL DAMPING RESISTORS ARE 500 OHMS  
 II FOR TAPE CORE UNIT BLOCK DIAGRAM SEE PU MANUAL, DRAWING 31305B3  
 I PORTIONS OF THIS LOGIC ARE SHOWN IN PHANTOM ON SHEET 1 OF 2 LOGIC 0-2.1.5  
 NOTES:




TABLE I-SENSE AMPLIFIERS-LEFT HAND WORD


PLANE NO.	BIT	SA OUTPUTS UNIT 65	MEM BFR INPUTS UNIT 2	LOGIC NO.
W	LI5	EJ3a	GX4e GXG3	0.1.1
V	LI4	EK3a	GW4e GWG3	
U	LI3	EL3a	GV4e GV G3	
T	LI2	EM3a	GU4e GUG3	
S	LI1	EN3a	GT4e GT G3	
R	L10	EP3a	GS4e GSG3	
P	L9	ER3a	GR4e GRG3	
N	L8	ES3a	GP4e GPG3	
M	L7	ET3a	GN4e GNG3	
L	L6	EU3a	GM4e GMG3	
K	L5	EV3a	GL4e GLG3	
J	L4	EW3a	GK4e GKG3	
H	L3	EX3a	GJ4e GJG3	
G	L2	EY3a	GH4e GHG3	
F	L1	EAA3a	GG4e GGG3	
E	L SIGN	EBB3a	GF4e GFG3	0.1.2
D	PARITY	ECC3a	GE4e GEG3	0.1.1

TABLE II-SENSE AMPLIFIERS-RIGHT HALF WORD

PLANE NO.	BIT	SA OUTPUTS UNIT 67	MEM BFR INPUTS UNIT 3	LOGIC NO.
NN	RI5	AK3a	GX4e GXG3	0.1.2
MM	RI4	AL3a	GW4e GWG3	
LL	RI3	AM3a	GV4e GV G3	
KK	RI2	AN3a	GU4e GUG3	
JJ	RI1	AP3a	GT4e GT G3	
HH	RI0	AR3a	GS4e GSG3	
GG	R9	AS3a	GR4e GRG3	
FF	R8	AT3a	GP4e GPG3	
EE	R7	AU3a	GN4e GNG3	
DD	R6	AV3a	GM4e GMG3	
CC	R5	AW3a	GL4e GLG3	
BB	R4	AX3a	GK4e GKG3	
AA	R3	AY3a	GJ4e GJG3	
Z	R2	AAA3a	GH4e GHG3	
Y	R1	ABB3a	GG4e GGG3	
X	R SIGN	ACC3a	GF4e GFG3	0.1.2

DIGIT PLANE DRIVERS LEFT HALF WORD


M BR TO DPD	BIT	DIGIT PLANE DRIVER TO ARRAY			
		PU PIN	CONN PIN	PLANE PIN	LOGIC
2G LOGIC	65D	65C	66B	66B	
XBI	0.1.1	JA2	JU2	LI2	JCI A W4-64
WBI		KA2	KU2	LI4	KCI B V4-65
UBI		LA2	LU2	LI3	LCI C U4-64
UBI		MA2	MU2	LI2	MCI D T4-65
TBI		NA2	NU2	LI1	NCI E S4-64
SBI		PA2	PU2	L10	PCI F R4-65
RBI		RA2	RU2	L9	RCI G P4-64
PBI		SA2	SU2	L8	SCI H N4-65
NBI		TA2	TU2	L7	TCI J M4-64
MBI		UA2	UJ2	L6	UCI K L4-65
KBi		VA2	VJ2	L5	VCI L K4-64
LBi		WA2	WJ2	L4	WCI M J4-65
JBi		XA2	XJ2	L3	XCI N H4-64
HBi		YA2	YJ2	L2	YCI P G4-65
GBi		AA2	AAJ2	L1	AACI Q F4-64
FBI		BA2	BBJ2	L SIGN	BBCI R E4-65
EBI	0.1.1	CA2	CCJ2	PARITY	CCCI S D4-64



**DIGIT PLANE DRIVERS - RIGHT HALF WORD**


MBR TO DPD				BIT	DIGIT PLANE DRIVER TO ARRAY												
MBR	LOGIC	DPD	67C		DPD	ARRAY	DPD	ARRAY	LOGIC	DPD	ARRAY	DPD	ARRAY	DPD	ARRAY		
3G		67B	67C	67B	CONN PIN	PLANE PIN	67B	CONN PIN	PLANE PIN		67C	CONN PIN	PLANE PIN	67C	CONN PIN	PLANE PIN	
XBI	0.1.2	KJ2	KA2	R15	KCI	A	NN4-65	KGI	A	NN3-65	O-2.1.7	KCI	A	NN2-65	KG1	A	NN1-65
WBI		LJ2	LA2	R14	LCI	B	MM4-64	LGI	B	MM3-64		LCI	B	MM2-64	LG1	B	MM1-64
VBI		MJ2	MA2	R13	MCI	C	LL4-65	MGI	C	LL3-65		MCI	C	LL2-65	MGI	C	LL1-65
UBI		NJ2	NA2	R12	NCI	D	KK4-64	NGI	D	KK3-64		NCI	D	KK2-64	NG1	D	KK1-64
TBI		PJ2	PA2	R11	PCI	E	JJ4-65	PGI	E	JJ3-65		PCI	E	JJ2-65	PG1	E	JJ1-65
SBI		RJ2	RA2	R10	RCI	F	HH4-64	RGI	F	HH3-64		RCI	F	HH2-64	RGI	F	HH1-64
RBI		SJ2	SA2	R9	SCI	G	GG4-65	SGI	G	GG3-65		SCI	G	GG2-65	SG1	G	GG1-65
PBI		TJ2	TA2	R8	TCI	H	FF4-64	TGI	H	FF3-64		TCI	H	FF2-64	TGI	H	FF1-64
NBI		UJ2	UA2	R7	UCI	J	EE4-65	UGI	J	EE3-65		UCI	J	EE2-65	UG1	J	EE1-65
MBI		VJ2	VA2	R6	VCI	K	DD4-64	VGI	K	DD3-64		VCI	K	DD2-64	VGI	K	DD1-64
LBI		WJ2	WA2	R5	WCI	L	CC4-65	WGI	L	CC3-65		WCI	L	CC2-65	WGI	L	CC1-65
KBI		XJ2	XA2	R4	XCI	M	BB4-64	XGI	M	BB3-64		XCI	M	BB2-64	XGI	M	BB1-64
JBI		YJ2	YA2	R3	YCI	N	AA4-65	YGI	N	AA3-65		YCI	N	AA2-65	YGI	N	AA1-65
HBI		AAJ2	AAA2	R2	AACI	P	Z4-64	AAGI	P	Z3-64		AACI	P	Z2-64	AAGI	P	Z1-64
GBI		BBJ2	BBA2	R1	BBCI	Q	Y4-65	BBGI	Q	Y3-65		BBCI	Q	Y2-65	BBGI	Q	Y1-65
FBI	0.1.2	CCJ2	CCA2	R SIGN	CCCI	R	X4-64	CCGI	R	X3-64	O-2.1.7	CCCI	R	X2-64	CCGI	S	X1-64

XIII EACH SA INPUT HAS PARALLELED INPUT CONNECTIONS AND EACH PAIR OF SA INPUTS HAS A COMPENSATING CAPACITOR, LOCATED ON RESPECTIVE RESISTOR BOARD, CONNECTED ACROSS PARALLELED INPUT PINS. EXAMPLE:



XII PORTIONS OF THIS LOGIC ARE SHOWN IN PHANTOM ON LOGIC 02.14  
 XI SEE TABLE II FOR BITS R SIGN -R15  
 X SEE TABLE I FOR BITS PARITY -L15

NOTES:  
 EC-73730D, 3115028








PANEL B LEFT SIDE  
X ODD ADDRESS

PANEL A FRONT  
Y EVEN ADDRESS

0-21.7  
MC-1





PARITY GATES

XII BITS 2 TO 9 & 11 TO 15 ARE IDENTICAL EXCEPT AS INDICATED BY CHART I

LM BFR BIT	LM BFR PU PIN NO.	EDGE CONN	EDGE CONN	OPERS REG PU PIN NO.	EDGE CONN	EDGE CONN	IX INT REG PU PIN NO.
1	2JFA2	2JF1a	2JF2c	2JFA2	2JF1a	2JF2c	2JFA2
2	2JHA2	2JH1a	2JH2c	2JHA2	2JH1a	2JH2c	2JHA2
3	2JJA2	2JJ1a	2JJ2c	2JJA2	2JJ1a	2JJ2c	2JJA2
4	2JKA2	2JK1a	2JK2c	2JKA2	2JK1a	2JK2c	2JKA2
5	2JLA2	2JL1a	2JL2c	2JLA2	2JL1a	2JL2c	2JLA2
6	2JMA2	2JM1a	2JM2c	2JMA2	2JM1a	2JM2c	2JMA2
7	2JNA2	2JN1a	2JN2c	2JNA2	2JN1a	2JN2c	2JNA2
8	2JPA2	2JP1a	2JP2c	2JPA2	2JP1a	2JP2c	2JPA2
9	2JQA2	2JQ1a	2JQ2c	2JQA2	2JQ1a	2JQ2c	2JQA2
10	2JRA2	2JR1a	2JR2c	2JRA2	2JR1a	2JR2c	2JRA2
11	2JSA2	2JS1a	2JS2c	2JSA2	2JS1a	2JS2c	2JSA2
12	2JTA2	2JT1a	2JT2c	2JTA2	2JT1a	2JT2c	2JTA2
13	2JUA2	2JU1a	2JU2c	2JUA2	2JU1a	2JU2c	2JUA2
14	2JVA2	2JV1a	2JV2c	2JVA2	2JV1a	2JV2c	2JVA2
15	2JWA2	2JW1a	2JW2c	2JWA2	2JW1a	2JW2c	2JWA2

XI BITS 11 TO 15 ARE IDENTICAL EXCEPT AS INDICATED BY CHART II

LM BFR BIT	LM BFR PU PIN NO.	EDGE CONN	EDGE CONN	OPERS REG PU PIN NO.	EDGE CONN	EDGE CONN	IX INT REG PU PIN NO.
11	2JFA2	2JF1a	2JF2c	2JFA2	2JF1a	2JF2c	2JFA2
12	2JHA2	2JH1a	2JH2c	2JHA2	2JH1a	2JH2c	2JHA2
13	2JJA2	2JJ1a	2JJ2c	2JJA2	2JJ1a	2JJ2c	2JJA2
14	2JKA2	2JK1a	2JK2c	2JKA2	2JK1a	2JK2c	2JKA2
15	2JLA2	2JL1a	2JL2c	2JLA2	2JL1a	2JL2c	2JLA2

X BITS 2 TO 9 ARE IDENTICAL EXCEPT AS INDICATED BY CHART III

LM BFR BIT	LM BFR PU PIN NO.	EDGE CONN	EDGE CONN	OPERS REG PU PIN NO.	EDGE CONN	EDGE CONN	IX INT REG PU PIN NO.
2	2JFA2	2JF1a	2JF2c	2JFA2	2JF1a	2JF2c	2JFA2
3	2JHA2	2JH1a	2JH2c	2JHA2	2JH1a	2JH2c	2JHA2
4	2JJA2	2JJ1a	2JJ2c	2JJA2	2JJ1a	2JJ2c	2JJA2
5	2JKA2	2JK1a	2JK2c	2JKA2	2JK1a	2JK2c	2JKA2
6	2JLA2	2JL1a	2JL2c	2JLA2	2JL1a	2JL2c	2JLA2
7	2JMA2	2JM1a	2JM2c	2JMA2	2JM1a	2JM2c	2JMA2
8	2JNA2	2JN1a	2JN2c	2JNA2	2JN1a	2JN2c	2JNA2
9	2JPA2	2JP1a	2JP2c	2JPA2	2JP1a	2JP2c	2JPA2

NOTES:  
 EC73665  
 314970




CHART I


RM BFR BIT	RM BFR P.U. PIN NO.	EDGE CONN.	EDGE CONN.	toobbb GATES
1	3JFA3	3JF1a	5CX2e	5CYA8
2	3JGA3	3JG1a	5DC1a	5DCC7
3	3JHA3	3JH1a	5DC1c	5DCE6
4	3JJA3	3JJ1a	5DC1e	5DCF5
5	3JKA3	3JK1a	5DC4e	5DCG3
6	3JLA3	3JL1a	5DC3g	5DCJ6
7	3JMA3	3JM1a	5CC1a	5CCG7
8	3JNA3	3JN1a	5CC1c	5CCE6
9	3JPA3	3JP1a	5CC1e	5CCF5
10	3JSA3	3JS1a	5CC3e	5CCJ6
11	3JTA3	3JT1a	5CH1g	5CHC7
12	3JUA3	3JU1a	5CH2a	5CHE6
13	3JVA3	3JV1a	5CH1a	5CHF5
14	3JWA3	3JW1a	5CH4c	5CHG3
15	3JXA3	3JX1a	5CH4e	5CHJ6

- 0.2.6 CLOCK REG TO RM BFR 3AFF6
- 0.1.3 R TEST REG TO RM BFR 3MFF6
- 0.1.3 R TEST MEM TO RM BFR 2PFH8
- 0.5.2 RA REG TO RM BFR 3FEC2
- 0.1.6 R MEM II TO RM BFR 12CYH8
- 0.5.2-2 R ACC TO RM BFR 3CEH2
- 0.7.2 R IO REG TO RM BFR 3KFF7
- 0.2.1.6 R MEM I TO RM BFR 67ACCF1
- 3AGF6
- 3MGF6
- 2PGH8
- 3FGA8
- 12CYH8
- 3CEH2
- 3KFF7
- 67ABBF1
- 3AHF6
- 3MHF6
- 2PHH8
- 3FHAB
- 12CMH8
- 3CHZ
- 3KFF7
- 67AAAF1
- 3ASF6
- 3MSF6
- 2PSH8
- 3FSA8
- 12CGH8
- 3CSZ
- 3KSF7
- 67AKF1
- 3AXF6
- 3MXF6
- 2FXH8
- 3FXAB
- 12CXH8
- 3CXZ
- 3KXF7
- 67AKF1

PARITY CHECK GATES

NOTE: STEP CTR PIN NUMBER FOR BITS 10, 11 & 14 IS A2, BIT 12, 13 & 15 IS B4.

EC: R 73612  
3125058









TABLE I  
RELAY DESTINATION-MC FRAME 5.5.4.1

BIT	MC RELAY	BIT	MC RELAY	BIT	MC RELAY
5	63A1B4F	6	63A1B4M	12	63A1C4C
1	63A1B4g	7	63A1B4n	13	63A1C4d
2	63A1B4h	8	63A1B4p	14	63A1C4E
3	63A1B4j	9	63A1B4r	15	63A1C4F
4	63A1B4k	10	63A1C4G		
5	63A1B4L	11	63A1C4H		


TABLE II  
RELAY DESTINATION-MC FRAME 5.5.4.1


BIT	MC RELAY	BIT	MC RELAY	BIT	MC RELAY
6	63A1C4g	6	63A1C4h	12	63A1D4d
1	63A1C4h	7	63A1C4i	13	63A1D4e
2	63A1C4j	8	63A1C4k	14	63A1D4f
3	63A1C4k	9	63A1D4G	15	63A1D4g
4	63A1C4L	10	63A1D4H		
5	63A1C4m	11	63A1D4I		

XXII CATHODE RTN FOR BRYD:  
DC-1 THRU DC-12-19B12K  
DC-13 THRU DC-22-19B12-25  
CATHODE RTN FOR BRYD:  
DC-1 THRU DC-12-19B12J  
DC-13 THRU DC-22-19B12-24  
SEE TABLE II  
XXIII SEE TABLE I  
XXIV BITS L1 THRU L14 SAME  
XXV BITS L1 THRU L14 SAME  
XXVI BITS L1 THRU L14 SAME  
XXVII FOR BITS L3, L4, L5, L6 THIS  
RESISTOR IS 150Ω, 2W 5%  
FOR BITS L1, L2, L7, L8, L9, L10, L11, L12, L13, L14 & L15  
IT IS 300Ω, 2W 5%  
FOR BIT L12 IT IS 150Ω, 2W 5%  
NOTES: EC R75685  
3125072



CORE MEMORY II TIMING AND GATING





**IIX&IIVC OUTPUT CMD MOA**

J3 & P3 PIN NO.	PLANE #3 PIN NO.	TUBE NO.	J5 & P5 PIN NO.	PLANE #5 TUBE NO.			
1	00	24	15a,16a	32	20	25	15b,16b
18	01	32	15b,16b	15	21	17	1a,2a
3	02	23	13a,14a	30	22	24	3b,4b
20	03	31	13b,14b	13	23	18	3a,4a
5	04	22	11a,12a	28	24	27	5b,6b
22	05	30	11b,12b	11	25	19	5a,6a
7	06	21	9a,10a	26	24	28	7b,8b
24	07	29	9b,10b	9	27	29	7a,8a
9	10	20	7a,8a	24	30	29	9b,10b
26	11	28	7b,8b	7	31	21	9a,10a
11	12	19	5a,6a	22	32	30	11b,12b
28	13	27	5b,6b	5	33	22	11a,12a
13	14	18	3a,4a	20	34	31	13b,14b
30	15	24	3b,4b	3	35	23	13a,14a
15	16	17	1a,2a	18	36	32	15b,16b
32	17	25	1b,2b	1	37	24	15a,16a

**IIX&IIVC OUTPUT CMD MOA**

J3 & P3 PIN NO.	PLANE #3 PIN NO.	TUBE NO.	J5 & P5 PIN NO.	PLANE #5 TUBE NO.			
1	40	24	15a,16a	32	40	25	15b,16b
18	41	32	15b,16b	15	41	17	1a,2a
3	42	23	13a,14a	30	42	24	3b,4b
20	43	31	13b,14b	13	43	18	3a,4a
5	44	22	11a,12a	28	44	27	5b,6b
22	45	30	11b,12b	11	45	19	5a,6a
7	46	21	9a,10a	26	46	28	7b,8b
24	47	29	9b,10b	9	47	20	7a,8a
9	50	20	7a,8a	24	50	29	9b,10b
26	51	28	7b,8b	7	51	21	9a,10a
11	52	19	5a,6a	22	52	30	11b,12b
28	53	27	5b,6b	5	53	22	11a,12a
13	54	18	3a,4a	20	54	31	13b,14b
30	55	24	3b,4b	3	55	23	13a,14a
15	56	17	1a,2a	18	56	32	15b,16b
32	57	25	1b,2b	1	57	24	15a,16a

**IIX MARGINAL CHECK**

JACK	M/C	CONNECTION	MARG/LOGIC
IIXAJI-31	D1		
IIXAJI-31	D2		
IIXAJI-31	D3		
IIXAJI-31	D4		
J1-30	F1		

**IIV MARGINAL CHECK**


JACK	M/C	CONNECTION	MARG/LOGIC
IIVAJI-31	E1		
IIVAJI-31	E2		
IIVAJI-31	E3		
IIVAJI-31	E4		
J1-30	F2		

**FOR MATRIX DIODE PROTECTION**

**CLAMP**

**MAR**

XIII ALL CORE MEMORY LOCATIONS ARE DESIGNATED BY THEIR OCTAL ADDRESSES.  
 XIII ALL SHIELDS OF COAX CABLE TO DRIVER PANEL JACKS (J1) ARE GROUNDED TO ADJACENT J4 AND J5 EDGE CONNECTORS.  
 XI SUPPLEMENT APPEARS ON LOGIC O.I.T. (CORE MEMORY ARRAY UNIT)  
 X FOR CMD'S 00 THRU TT SEE TABLES.



**SENSE AMPLIFIERS-LEFT HALF WORD**

OUTPUTS OF SA'S UNIT 10	BIT NO.	MEMORY BUFFER		LOGIC
		MEMORY I	MEMORY II	
AF3a	15	GX4c	GX4a	O.1.1
AG3a	14	GW4c	GW4a	
AH3a	13	GV4c	GV4a	
AJ3a	12	GU4c	GU4a	
AK3a	11	GT4c	GT4a	
AL3a	10	GS4c	GS4a	
AM3a	9	GR4c	GR4a	
AN3a	8	GP4c	GP4a	
AO3a	7	GN4c	GN4a	
AP3a	6	GM4c	GM4a	
AQ3a	5	GL4c	GL4a	
AR3a	4	GK4c	GK4a	
AS3a	3	GJ4c	GJ4a	
AV3a	2	GH4c	GH4a	
AW3a	1	GG4c	GG4a	
AX3a	SIGN	GF4c	GF4a	
AY3a	PARITY	GE4c	GE4a	O.1.1

**SENSE AMPLIFIERS-RIGHT HALF WORD**

OUTPUTS OF SA'S UNIT 12	BIT NO.	MEMORY BUFFER		LOGIC
		MEMORY I	MEMORY II	
CG3a	15	GX4c	GX4a	O.1.2
CH3a	14	GW4c	GW4a	
CJ3a	13	GV4c	GV4a	
CK3a	12	GU4c	GU4a	
CL3a	11	GT4c	GT4a	
CM3a	10	GS4c	GS4a	
CN3a	9	GR4c	GR4a	
CP3a	8	GP4c	GP4a	
CR3a	7	GN4c	GN4a	
CS3a	6	GM4c	GM4a	
CT3a	5	GL4c	GL4a	
CU3a	4	GK4c	GK4a	
CV3a	3	GJ4c	GJ4a	
CW3a	2	GH4c	GH4a	
CX3a	1	GG4c	GG4a	
CY3a	SIGN	GF4c	GF4a	O.1.2

**DIGIT PLANE DRIVERS LEFT HALF WORD**

P U'S UNIT 10	MEM I LOGIC	OUTPUTS OF D P D'S	
		BIT NO.	PLANE LOGIC
BFA6	ZGXBI	15	3
BGA6	ZGWB1	14	5
BHA6	ZGVB1	13	7
BJA6	ZGUB1	12	9
BKA6	ZSTB1	11	11
BLA6	ZSGB1	10	13
BMA6	ZGRB1	9	15
BNA6	ZGNB1	8	17
BPA6	ZGNB1	7	19
BRA6	ZGMB1	6	21
BSA6	ZGLB1	5	23
BTA6	ZGLB1	4	25
BUA6	ZGUB1	3	27
BVA6	ZGUB1	2	29
BWA6	ZGCB1	1	31
BXA6	ZGCB1	SIGN	33
BYA6	ZGEB1	PARITY	35

**DIGIT PLANE DRIVERS RIGHT HALF WORD**



P U'S UNIT 12	MEM II LOGIC	OUTPUT OF D P D'S	
		BIT NO.	PLANE LOGIC
BGA6	ZGXBI	15	4
BHA6	ZGWB1	14	6
BJA6	ZGVB1	13	8
BKA6	ZGUB1	12	10
BLA6	ZSTB1	11	12
BMA6	ZSGB1	10	14
BNA6	ZGRB1	9	16
BPA6	ZGNB1	8	20
BRA6	ZGNB1	7	22
BSA6	ZGMB1	6	24
BTA6	ZGLB1	5	26
BUA6	ZGUB1	4	28
BVA6	ZGUB1	3	30
BWA6	ZGUB1	2	32
BXA6	ZGCB1	1	34
BYA6	ZGCB1	SIGN	36

II ALL FUSES ARE 1 AMPERE, 125 VOLTS.  
 SUPPLEMENT APPEARS ON CORE MEMORY ARRAY O.1.7  
 NOTES: EC 73730 D  
 3115040

CORE MEMORY II SENSE AMPLIFIERS AND DIGIT PLANE DRIVERS





CORE MEMORY ADDRESS SELECTION  
0.1.5




ARRAY UNIT LAYOUT


CORE MEMORY ARRAY

III ALL CORE MEMORY LOCATIONS ARE DESIGNATED BY THEIR OCTAL ADDRESSES.  
 III SUPPLEMENT APPEARS ON 0.1.6  
 III SUPPLEMENT APPEARS ON 0.1.5  
 I LOGIC FOR MEMORY II IS IDENTICAL TO MEMORY I EXCEPT UNITS 7, 8, 9 ARE REPLACED BY UNITS 10, 11, 12 RESPECTIVELY






TIME PULSE DISTRIBUTOR




III THIS POINT IS CONNECTED IN CIRCUIT AT DC-1 THROUGH DC-15 ONLY  
 II THIS POINT IS CONNECTED IN CIRCUIT AT DC-1 AND DC-2 ONLY  
 I THIS POINT IS CONNECTED IN CIRCUIT AT DC-1, 2, 4, 5 & 9 ONLY  
 NOTES:


EC-R73685  
 13214662

COMPLIMENT AND CLEAR




CYCLIC PROGRAM COUNTER







III 31988 APPLIES TO DC-13, DC-12 & CAN-0-7, 31986  
 APPLIES TO OTHER SITES  
 II 31987 APPLIES TO DC-13, DC-12 & CAN-0-7, 31986  
 APPLIES TO OTHER SITES  
 I 32011 TO 32017 WIRING IS SHOWN ABOVE  
 (C) APPLIES TO DC-12, CAN-0-7  
 NOTES:








EC R73333  
3214665







INSTRUCTION MATRIX

0.3.2  
MC-3

EC-17565  
312506






FROM ADR REG BIT	TABLE I		TABLE II		TABLE III	
	ADR REG PIN NO.	EDGE CONN	ADR REG PIN NO.	EDGE CONN	MEM REG #1 PIN NO.	MEM REG #2 PIN NO.
LS						
RS			6DFA2	6DF2a	67DCC2a	67DCCG1
1			6DGA2	6DG2a	67DBB2a	67DBBG1
2			6DHA2	6DH2a	67DAA2a	67DAAG1
3			6DJA2	6DJ2a	67DY2a	67DYG1
4			6DKA2	6DK2a	67DX2a	67DXG1
5			6DLA2	6DL2a	67DW2a	67DWG1
6			6DMA2	6DM2a	67DY2a	67DYG1
7			6DNA2	6DN2a	67DU2a	67DUG1
8			6DPA2	6DP2a	65BCC3a	65BCCG1
9			6DRA2	6DR2a	65BBB3a	65BBBG1
10			6DSA2	6DS2a	65BAA3a	65BAAG1
11			6DTA2	6DT2a	65BY3a	65BYG1
12			6DUA2	6DU2a	65BX3a	65BXG1
13			6DVA2	6DV2a	65BW3a	65BWG1
14			6DWA2	6DW2a	65BV3a	65BVG1
15			6DXA2	6DX2a	65BU3a	65BUG1


XVIII SPARE Gt's (NOT SHOWN) FOR BITS 5 THRU 15 OF THE ADR REG ARE WIRED INTO SYSTEM WITH (X) ON GDHX1  
 XIX ODD CARRY GATES MARGINAL CHECKED ON G6, EVEN CARRY GATES ON C3  
 XX ODD CARRY GATES MARGINAL CHECKED ON B5, EVEN GATES ON B-2  
 XXI SEE TABLE III FOR WIRING  
 XXII SEE TABLE II FOR WIRING  
 XXIII SEE TABLE I FOR WIRING  
 XXIV BITS RS TO 9 IDENTICAL, TERMINATING RESISTOR AT BIT 9  
 XXV BITS 10 TO 15 IDENTICAL

R 73685  
3134091



- 0.2.3 IP-3
- 0.2.3 IP-4
- 0.2.3 IP-9
- 4FC2a
- 4FC2b
- 4FC2c
- 4FC2d
- 4FC2e
- 4FC2f
- 4FC2g
- 4FC2h
- 4FC2i
- 4FC2j
- 4FC2k
- 4FC2l
- 4FC2m
- 4FC2n
- 4FC2o
- 4FC2p
- 4FC2q
- 4FC2r
- 4FC2s
- 4FC2t
- 4FC2u
- 4FC2v
- 4FC2w
- 4FC2x
- 4FC2y
- 4FC2z


INDEX REGISTERS



LEFT A REGISTER









FROM TO  
2EKHI 2DYB2  
2ELHI 2DYCI

FROM TO  
2ESHI 2DYF7  
2ETHI 2DYF1  
2EUHI 2DYF2


FROM TO  
2EYHI 2DYG1  
2EYHI 2DYG2  
2EYHI 2DYG3  
2EYHI 2DYG4  
2EYHI 2DYG5  
2EYHI 2DYG6  
2EYHI 2DYG7  
2EYHI 2DYG8  
2EYHI 2DYG9  
2EYHI 2DYG10  
2EYHI 2DYG11  
2EYHI 2DYG12


0.5-2  
MC-2  
MMC-3





EC 49805  
R125068






0.5.2-2  
M.C. 100


FROM TO  
3E5SH 3DYF1  
3ETHI 3DYF1  
3EUIH 3DYF2

I DELAYS ON THESE LINES SHOWN ON LOGIC 0.5.2-3


RIGHT ADDER & ACCUMULATOR




RIGHT B REGISTER




STEP COUNTER & DVTPD








INDEX INTERVAL DECODING





II

BIT	LIO BUFFER P U PIN NO.	LIO BUFFER EDGE CONN PIN NO.	AXD EDGE CONN PIN NO.	AXD P U PIN NO.
P	6KEA2	6KE2c	2OJC1a	2OJCC6
5	6KFA2	6KF2c	2OJC3a	2OJCG2
1	6KGA2	6KG2c	2OJC3c	2OJCG8
2	6KHA2	6KH2c	2OJC4c	2OJCL3
3	6KJA2	6KJ2c	2OJD1a	2OJDA2
4	6KKA2	6KK2c	2OJD1c	2OJDC2
5	6KLA2	6KL2c	2OJD1e	2OJDC6
6	6KMA2	6KM2c	2OJD3a	2OJDQ2
7	6KNA2	6KN2c	2OJD3c	2OJDQ8
8	6KPA2	6KP2c	2OJD3e	2OJDJ3
9	6KRA2	6KR2c	2OJE1a	2OJEA2
10	6KSA2	6KS2c	2OJE1c	2OJEC2
11	6KTA2	6KT2c	2OJE1e	2OJEC6
12	6KUA2	6KU2c	2OJE3a	2OJEG2
13	6KVA2	6KV2c	2OJE3c	2OJEG8
14	6KWA2	6KW2c	2OJE3e	2OJEJ3
15	6KXA2	6KX2c	2OJF1a	2OJFA2

XIII

BIT	LIO BUFFER	LIO BUFFER EDGE CONN PIN	FM BURST COUNTER EDGE CONN PIN	FM BURST CTR
8	6KPA7	6KPe	42DK3a	42DKH8
9	6KRA7	6KR7e	42DK1a	42DKA1
10	6KSA7	6KS7e	42DL3a	42DLH8
11	6KTA7	6KT7e	42DL1a	42DLA1
12	6KUA7	6KU7e	42DM3a	42DMH8
13	6KVA7	6KV7e	42DM1a	42DMA1
14	6KWA7	6KW7e	42DN3a	42DNH8
15	6KXA7	6KX7e	42DN1a	42DNA1

XI

BIT	LIO REG PIN NO.	EDGE CONN PIN	WARNING LIGHT REG EDGE CONN PIN	WARNING LIGHT REG PIN NO.
5	2LFC1	2LFIa	3OBV1a	3OBVA1
7	2LGI1	2LGIa	3OBV2a	3OBVB4
2	2LHC1	2LHIa	3OBV3c	3OBVF6
3	2LJC1	2LJ1a	3OBV4c	3OBVH1
4	2LKC1	2LKIa	3OCV1a	3OCVA1
5	2LLC1	2LL1a	3OCV2c	3OCVB4
6	2LMC1	2LM1a	3OCV3c	3OCVF6
7	2LNC1	2LN1a	3OCV4c	3OCVH1
8	2LPC1	2LP1a	3ODV1a	3ODVA1
9	2LRC1	2LR1a	3ODV2c	3ODVB4
10	2LSC1	2LS1a	3ODV3c	3ODVF6
11	2LTC1	2LT1a	3ODV4c	3ODVH1
12	2LUC1	2LU1a	3OEVIa	3OEV1a
13	2LVC1	2LV1a	3OEVSa	3OEVBa
14	2LWC1	2LW1a	3OEV3a	3OEVF6
15	2LXC1	2LXIa	3OEV4c	3OEVH1

XII

BIT	LIO REG P U PIN NO.	LIO REG EDGE CONN PIN	MAIN DRUM WR REG EDGE CONN	MAIN DRUM WR REG P U PIN NO.
P	2KEH3	2KE3a	2ILW2a	2ILWA6
5	2KFH3	2KF3a	2ILJ2c	2ILJB2
1	2KH3	2KG3a	2ILJ2e	2ILJC2
2	2KHH3	2KH3a	2ILJ2g	2ILJE6
3	2KH3	2KJ3a	2ILJ3a	2ILJF2
4	2KHH3	2KK3a	2ILJ3c	2ILJG2
5	2KLH3	2KL3a	2ILJ3e	2ILJH2
6	2KMH3	2KM3a	2ILJ3g	2ILJH7
7	2KNH3	2KN3a	2ILJ4a	2ILJL2
8	2KPH3	2KP3a	2ILK2a	2ILKA6
9	2KRH3	2KR3a	2ILK2c	2ILKB2
10	2KSH3	2KS3a	2ILK2e	2ILKC2
11	2KTH3	2KT3a	2ILK2g	2ILKE6
12	2KVH3	2KV3a	2ILK3a	2ILKF2
13	2KWH3	2KW3a	2ILK3c	2ILKG2
14	2KXH3	2KX3a	2ILK3e	2ILKH2
15	2KXH3	2KX3a	2ILK3g	2ILKH7

NOTES

E

D

C

B

A





CHART II

BIT	DESIGNATION	EDGE CONNECTOR	EDGE CONNECTOR	SOURCE
5	6JFA2	6JF2c	20JF1c	20JFC6
1	6JGA2	6JF1e	20JF1e	20JFC6
2	6JHA2	6JF3a	20JF3a	20JFG2
3	6JJA2	6JF3c	20JF3c	20JFG8
4	6JKA2	6JF3e	20JF3e	20JFJ3

CHART I

BIT	RIO REG PIN #	EDGE CONNECTOR	EDGE CONNECTOR	WARNING LIGHT REG PIN #
5	3LFC1	3LF1a	30BVC1	30BVA3
1	3LGC1	3LG1a	30BV2c	30BVE6
2	3LHC1	3LH1a	30BV3a	30BVG2
3	3LJC1	3LJ1a	30BV4a	30BVH3
4	3LKC1	3LK1a	30CV1c	30CVA3
5	3LLC1	3LL1a	30CV2c	30CVE6
6	3LMC1	3LM1a	30CV3a	30CVG2
7	3LNC1	3LN1a	30CV4a	30CVH3
8	3LPC1	3LP1a	30DV1c	30DVA3
9	3LRC1	3LR1a	30DV2c	30DVE6
10	3LSC1	3LS1a	30DV3a	30DVG2
11	3LTC1	3LT1a	30DV4a	30DVH3
12	3LUC1	3LU1a	30EV1c	30EVA3
13	3LVC1	3LV1a	30EV2c	30EVE6
14	3LWC1	3LW1a	30EV3a	30EVG2
15	3LXC1	3LX1a	30EV4a	30EVH3







CHART II

0.7.2  
MC-4  
\*MC-3

RIGHT IO REG



0.7.3  
MC-3  
# MC-3

III APPLIES TO PC-1 ONLY  
 II THIS LINE SETS ALL BITS TO ONE EXCEPT  
 BIT 11, 13, 14 & 15. TERMINATING RESISTOR  
 AT BIT 12.  
 I BITS 12-15 ARE IDENTICAL, ODD CARRY  
 GATES MARGINAL CHECK ON 86, EVEN  
 CARRY GATES ON 81

TO WORD COUNTER





CHART  
 TO FROM UNIT 72 FROM UNIT 92  
 FOR COMPUTER FROM COMPUTER  
 5BPA1 40 FRZCS 144 GRCS  
 5BPA2 40 FRZCS 144 GRCS

III BACK PANEL JUMPER IS INSTALLED THIS MAKING THESE AND EFFECTIVELY BRING IN TO BACK CIRCUIT SCHEMATIC.  
 II IF THIS DRAWING IS BEING USED AS COMPUTER "A" LOGIC AND COMPUTER "B" IS BEING INSTALLED CHECKED, THEN THE SOURCE IS IN COMPUTER "A". IF COMPUTER "A" IS NOT BEING INSTALLED CHECKED, THEN THE SOURCE IS IN COMPUTER "B".  
 I PARTS OF THIS CIRCUIT APPEAR IN A HATCHED AREA ON 55.5.1.9

NOTES:  
 I PARTS OF THIS CIRCUIT APPEAR IN A HATCHED AREA ON 55.5.1.9



0.7.5  
MC4  
\* MC3

△△△ REFERS TO THE FOLLOWING TABLE

OPERATE NUMBER	MACHINE	COMPUTER A		COMPUTER B		LOGIC		
		EDGE CONN UNIT 92	RELAY UNIT 92	EDGE CONN UNIT 92	RELAY UNIT 92			
24	DC	CN2A	CE3A	CF(K2)A1	CN2A	CE4A	CG(K1)A1	2.6.2
25	DC	CN2C	AE3A	AF(K2)A1	CN2C	AE4A	AG(K1)A1	2.6.3
63	DC	CV3A	BE3C	BF(K2)A2	CV3A	BE4C	BG(K1)A2	2.6.1, 2.6.3
64	DC	CV3C	BE3A	BF(K2)A1	CV3C	BE4A	BG(K1)A1	2.6.2
65	DC	CV3E	BE3E	BF(K2)A3	CV3E	BE4E	BG(K1)A3	2.6.2
66	DC	CV3G	BE3G	BF(K2)A4	CV3G	BE4G	BG(K1)A4	2.6.2

△△ REFERS TO THE FOLLOWING TABLE


FROM	TO	FOR SYSTEM
SCM30	A	K
SCM39	1c	1b

IF DRAWING IS USED AS "SYSTEM A" DRAWING THE ID REFERS TO ORIGIN OR DESTINATION ON SYSTEM "B" AND VICE VERSA


NOTES:  
 III AT PC-1 SPARE FOR OTHER SITES SEE TABLE 2.6.2 ABOVE  
 II APPLIES TO PC-1 ONLY  
 OTHER SITES-SPARE CONNECTED THE SAME WAY AS SHOWN FOR INTERCOM #1

DC-R73685  
 324685







OPERATE




NOTES:  
 I SPARE IN CASE OF 0C-17 APPROPRIATE  
 PIN IS TIED TO -5V  
 II SPARE IN CC MACHINES  
 X WIRING AS SHOWN APPLIES TO ALL CC  
 SPES. FOR WIRING AS SHOWN BELOW  
 CLR TO INTERLOCK 0.7.3  
 0.7.3.1  
 0.7.3.2  
 0.7.3.3  
 0.7.3.4  
 0.7.3.5  
 0.7.3.6  
 0.7.3.7  
 0.7.3.8  
 0.7.3.9  
 0.7.3.10  
 0.7.3.11  
 0.7.3.12  
 0.7.3.13  
 0.7.3.14  
 0.7.3.15  
 0.7.3.16  
 0.7.3.17  
 0.7.3.18  
 0.7.3.19  
 0.7.3.20  
 0.7.3.21  
 0.7.3.22  
 0.7.3.23  
 0.7.3.24  
 0.7.3.25  
 0.7.3.26  
 0.7.3.27  
 0.7.3.28  
 0.7.3.29  
 0.7.3.30  
 0.7.3.31  
 0.7.3.32  
 0.7.3.33  
 0.7.3.34  
 0.7.3.35  
 0.7.3.36  
 0.7.3.37  
 0.7.3.38  
 0.7.3.39  
 0.7.3.40  
 0.7.3.41  
 0.7.3.42  
 0.7.3.43  
 0.7.3.44  
 0.7.3.45  
 0.7.3.46  
 0.7.3.47  
 0.7.3.48  
 0.7.3.49  
 0.7.3.50  
 0.7.3.51  
 0.7.3.52  
 0.7.3.53  
 0.7.3.54  
 0.7.3.55  
 0.7.3.56  
 0.7.3.57  
 0.7.3.58  
 0.7.3.59  
 0.7.3.60  
 0.7.3.61  
 0.7.3.62  
 0.7.3.63  
 0.7.3.64  
 0.7.3.65  
 0.7.3.66  
 0.7.3.67  
 0.7.3.68  
 0.7.3.69  
 0.7.3.70  
 0.7.3.71  
 0.7.3.72  
 0.7.3.73  
 0.7.3.74  
 0.7.3.75  
 0.7.3.76  
 0.7.3.77  
 0.7.3.78  
 0.7.3.79  
 0.7.3.80  
 0.7.3.81  
 0.7.3.82  
 0.7.3.83  
 0.7.3.84  
 0.7.3.85  
 0.7.3.86  
 0.7.3.87  
 0.7.3.88  
 0.7.3.89  
 0.7.3.90  
 0.7.3.91  
 0.7.3.92  
 0.7.3.93  
 0.7.3.94  
 0.7.3.95  
 0.7.3.96  
 0.7.3.97  
 0.7.3.98  
 0.7.3.99  
 0.7.3.100





WARNING LIGHT CTRLS




MAGNETIC TAPE SYSTEM SEL & STATUS INDICATION

III ALL NEON RESISTORS 1/2 WATT 5 %  
 IIII SEE 7.14 FOR GND LOOP  
 IIII ON TAPE DRIVE SPA TERMINALS ARE JUMPED TO SPB TERMINALS

II SEE 7X.02.03 IN TAPE DRIVE MANUAL FOR CONTINUATION OF 14 SPA


NOTES:

EC 44550C  
 3174 51c



PORTIONS OF THIS DRAWING ARE SHOWN IN PHANTOM ON O.B.5  
NOTES: EC-73158  
13116922


MAGNETIC TAPE SYSTEM OPERATION CONTROL




- O.8.2 WRITE STATUS 15BGH2
- O.8.7 DELAYED READ-WRITE 15BCH1
- O.8.3 GATED SYNC PULSE 13ADFI
- O.8.5 TEST, ERROR STOP 15BTH9
- O.8.3 CLOCK RESET 13AFB1
- O.8.3 DELAYED CLOCK RESET (DCR) 15AGG2

PORTIONS OF THIS DRAWING ARE SHOWN IN PHANTOM ON O.8.4 AND O.8.2 NOTES

EC-73758  
J114835










NOTE III: ALL RESISTORS 1/2 WATT 5%  
NOTE IV: SECTION I BRACKETS OF SEC. BEING SECTION 2  
NOTE V: SEE 7.1.5 FOR -48V RETURN.  
NOTE VI: PORTIONS OF THIS DRAWING ARE SHOWN IN PHANTOM ON O.8.5.

44206  
3109A05




XIII SEE 7.12 FOR 120 V AC. LINE AND RETURN  
 XII PORTIONS OF THIS LOGIC ARE SHOWN ON 7.2.1  
 XI SEE 7.15 FOR -48 V RETURN POINT TO POINT  
 X SEE 7.14 FOR -48 V LINE POINT TO POINT.  
 NOTES:




XII SEE 7.1.5 FOR -48V RETURN POINT TO POINT.  
 XI SEE 7.1.4 FOR -48V LINE POINT TO POINT.  
 X SEE 7.1.6 FOR GROUND LOOP.  
 NOTES:


E.C. 47640  
 3124641



XIII PORTIONS OF THIS LOGIC ARE SHOWN ON 0.2.1.  
 XII SEE 7.1.6 FOR GROUND LOOP.  
 XI SEE 7.1.5 FOR -48VDC RETURN POINT TO POINT.  
 X SEE 7.1.4 FOR -48VDC POINT TO POINT.  
 NOTES:




NOTE II SEE 7.1.5 FOR -48V RETURN POINT TO POINT  
 NOTE III SEE 7.1.4 FOR -48V LINE POINT TO POINT  
 NOTE I SEE 7.1.6 FOR GROUND LOOP




CYCLIC PROGRAM COUNTER

- III PORTIONS OF THIS LOGIC ARE SHOWN ON 0.2.4, 0.2.5
- II ALL RESISTOR VALUES ARE 1/2 WATT ±5% UNLESS OTHERWISE INDICATED
- X SWITCH SHOWN AS FRONT VIEW, ROTATION IS CLOCKWISE.

NOTES:



NOTE I




NOTE I


- NOTES:
- XIII SEE 7.1.5 FOR -48V RETURN (POINT TO POINT)
  - XII SEE 7.1.4 FOR -48V LINE (POINT TO POINT)
  - XI PORTIONS OF THIS LOGIC ARE SHOWN ON 0.7.4, 0.7.5
  - X SEE 7.1.6 FOR GROUND LOOP

EC R73685  
324636


BLOCK SCHEMATIC; CONS. DX, MAINT. COMP. ALARM & IC CONTROL









CONS DX MAINT AUD ALARM CIRCUIT



XIV SEE 7.1.2 FOR 120V AC LINE AND RETURN  
 XIII PORTIONS OF THIS LOGIC ARE SHOWN ON 7.2.1  
 XII SEE 7.1.5 FOR -48VOLTS RETURN (POINT TO POINT)  
 XI SEE 7.1.6 FOR GROUND LOOP  
 X SEE 7.1.4 FOR -48 VOLTS LINE (POINT TO POINT). ECR-73063  
 NOTES: 3124638



5


4

3

2

E

ED	CONN	ED CONN	PLUG UNIT	LOGIC	DESCRIPTION
3(E)A1					
3(E)A2					
3(E)A3					
3(E)A4					
3(E)A5					
3(E)A6					
3(E)A7	2PX 3h	2PX H5	0.13	R15 BIT CP ADR 0	
3(E)A8	2PW 3h	2PW H5	0.13	R14 BIT CP ADR 0	
3(E)A9	2PV 3h	2PV H5	0.13	R13 BIT CP ADR 0	
3(E)A10	2PU 3h	2PU H5	0.13	R12 BIT CP ADR 0	
3(E)A11	2PT 3h	2PT H5	0.13	R11 BIT CP ADR 0	
3(E)A12	2PS 3h	2PS H5	0.13	R10 BIT CP ADR 0	
3(E)A13	2PR 3h	2PR H5	0.13	R9 BIT CP ADR 0	
3(E)A14	2PP 3h	2PP H5	0.13	R8 BIT CP ADR 0	
3(E)A15	2PN 3h	2PN H5	0.13	R7 BIT CP ADR 0	
3(E)A16	2PM 3h	2PM H5	0.13	R6 BIT CP ADR 0	
3(E)A17	2PL 3h	2PL H5	0.13	R5 BIT CP ADR 0	
3(E)A18	2PK 3h	2PK H5	0.13	R4 BIT CP ADR 0	
3(E)A19	2PJ 3h	2PJ H5	0.13	R3 BIT CP ADR 0	
3(E)A20	2PH 3h	2PH H5	0.13	R2 BIT CP ADR 0	
3(E)A21	2PG 3h	2PG H5	0.13	R1 BIT CP ADR 0	
3(E)A22	2PF 3h	2PF H5	0.13	R5 BIT CP ADR 0	
3(E)A23	2PX 3h	2PX H5	0.13	R5 BIT CP ADR 0	
3(E)A24	2NX 3h	2NX H5	0.13	L15 BIT CP ADR 0	
3(E)A25	2NV 3h	2NV H5	0.13	L14 BIT CP ADR 0	
3(E)A26	2NU 3h	2NU H5	0.13	L13 BIT CP ADR 0	
3(E)A27	2NT 3h	2NT H5	0.13	L12 BIT CP ADR 0	
3(E)A28	2NS 3h	2NS H5	0.13	L11 BIT CP ADR 0	
3(E)A29	2NR 3h	2NR H5	0.13	L10 BIT CP ADR 0	
3(E)A30	2NP 3h	2NP H5	0.13	L9 BIT CP ADR 0	
3(E)A31	2NM 3h	2NM H5	0.13	L8 BIT CP ADR 0	
3(E)A32	2NL 3h	2NL H5	0.13	L7 BIT CP ADR 0	
3(E)A33	2N 3h	2N H5	0.13	L6 BIT CP ADR 0	
3(E)A34	2NK 3h	2NK H5	0.13	L5 BIT CP ADR 0	
3(E)A35	2NJ 3h	2NJ H5	0.13	L4 BIT CP ADR 0	
3(E)A36	2NH 3h	2NH H5	0.13	L3 BIT CP ADR 0	
3(E)A37	2NG 3h	2NG H5	0.13	L2 BIT CP ADR 0	
3(E)A38	2NF 3h	2NF H5	0.13	L1 BIT CP ADR 0	
3(E)A39	2NE 3h	2NE H5	0.13	LIVE BIT CP ADR 0	
3(E)A40	2NY 3h	2NY H5	0.13	B BIT CP ADR 0	
3(E)A41	2PY 3h	2PY H5	0.13	A BIT CP ADR 0	
3(E)A42	2Y 3h	2Y H5	0.13	A BIT CP ADR 0	
3(E)C1					
3(E)C2					
3(E)C3					
3(E)C4					
3(E)C5					
3(E)C6					
3(E)C7	2PX 3g	2PX H3	0.13	R15 BIT CP ADR 1	
3(E)C8	2PW 3g	2PW H3	0.13	R14 BIT CP ADR 1	
3(E)C9	2PV 3g	2PV H3	0.13	R13 BIT CP ADR 1	
3(E)C10	2PU 3g	2PU H3	0.13	R12 BIT CP ADR 1	
3(E)C11	2PT 3g	2PT H3	0.13	R11 BIT CP ADR 1	
3(E)C12	2PS 3g	2PS H3	0.13	R10 BIT CP ADR 1	
3(E)C13	2PR 3g	2PR H3	0.13	R9 BIT CP ADR 1	
3(E)C14	2PP 3g	2PP H3	0.13	R8 BIT CP ADR 1	
3(E)C15	2PN 3g	2PN H3	0.13	R7 BIT CP ADR 1	
3(E)C16	2PM 3g	2PM H3	0.13	R6 BIT CP ADR 1	
3(E)C17	2PL 3g	2PL H3	0.13	R5 BIT CP ADR 1	
3(E)C18	2PK 3g	2PK H3	0.13	R4 BIT CP ADR 1	
3(E)C19	2PJ 3g	2PJ H3	0.13	R3 BIT CP ADR 1	
3(E)C20	2PH 3g	2PH H3	0.13	R2 BIT CP ADR 1	
3(E)C21	2PG 3g	2PG H3	0.13	R1 BIT CP ADR 1	
3(E)C22	2PF 3g	2PF H3	0.13	R5 BIT CP ADR 1	
3(E)C23	2PX 3g	2PX H3	0.13	R5 BIT CP ADR 1	
3(E)C24	2NX 3g	2NX H3	0.13	L15 BIT CP ADR 1	
3(E)C25	2NV 3g	2NV H3	0.13	L14 BIT CP ADR 1	
3(E)C26	2NU 3g	2NU H3	0.13	L13 BIT CP ADR 1	
3(E)C27	2NT 3g	2NT H3	0.13	L12 BIT CP ADR 1	
3(E)C28	2NS 3g	2NS H3	0.13	L11 BIT CP ADR 1	
3(E)C29	2NR 3g	2NR H3	0.13	L10 BIT CP ADR 1	
3(E)C30	2NP 3g	2NP H3	0.13	L9 BIT CP ADR 1	
3(E)C31	2NM 3g	2NM H3	0.13	L8 BIT CP ADR 1	
3(E)C32	2NL 3g	2NL H3	0.13	L7 BIT CP ADR 1	
3(E)C33	2N 3g	2N H3	0.13	L6 BIT CP ADR 1	
3(E)C34	2NK 3g	2NK H3	0.13	L5 BIT CP ADR 1	
3(E)C35	2NJ 3g	2NJ H3	0.13	L4 BIT CP ADR 1	
3(E)C36	2NH 3g	2NH H3	0.13	L3 BIT CP ADR 1	
3(E)C37	2NG 3g	2NG H3	0.13	L2 BIT CP ADR 1	
3(E)C38	2NF 3g	2NF H3	0.13	L1 BIT CP ADR 1	
3(E)C39	2NE 3g	2NE H3	0.13	LIVE BIT CP ADR 1	
3(E)C40	2NY 3g	2NY H3	0.13	B BIT CP ADR 1	
3(E)C41	2Y 3g	2Y H3	0.13	A BIT CP ADR 1	
3(E)E1					
3(E)E2					
3(E)E3					
3(E)E4					
3(E)E5					
3(E)E6					
3(E)E7	2PX 3f	2PX H1	0.13	R15 BIT CP ADR 2	
3(E)E8	2PW 3f	2PW H1	0.13	R14 BIT CP ADR 2	
3(E)E9	2PV 3f	2PV H1	0.13	R13 BIT CP ADR 2	
3(E)E10	2PU 3f	2PU H1	0.13	R12 BIT CP ADR 2	
3(E)E11	2PT 3f	2PT H1	0.13	R11 BIT CP ADR 2	
3(E)E12	2PS 3f	2PS H1	0.13	R10 BIT CP ADR 2	
3(E)E13	2PR 3f	2PR H1	0.13	R9 BIT CP ADR 2	
3(E)E14	2PP 3f	2PP H1	0.13	R8 BIT CP ADR 2	
3(E)E15	2PN 3f	2PN H1	0.13	R7 BIT CP ADR 2	
3(E)E16	2PM 3f	2PM H1	0.13	R6 BIT CP ADR 2	
3(E)E17	2PL 3f	2PL H1	0.13	R5 BIT CP ADR 2	
3(E)E18	2PK 3f	2PK H1	0.13	R4 BIT CP ADR 2	
3(E)E19	2PJ 3f	2PJ H1	0.13	R3 BIT CP ADR 2	
3(E)E20	2PH 3f	2PH H1	0.13	R2 BIT CP ADR 2	
3(E)E21	2PG 3f	2PG H1	0.13	R1 BIT CP ADR 2	
3(E)E22	2PF 3f	2PF H1	0.13	R5 BIT CP ADR 2	
3(E)E23	2PX 3f	2PX H1	0.13	R5 BIT CP ADR 2	
3(E)E24	2NX 3f	2NX H1	0.13	L15 BIT CP ADR 2	
3(E)E25	2NV 3f	2NV H1	0.13	L14 BIT CP ADR 2	
3(E)E26	2NU 3f	2NU H1	0.13	L13 BIT CP ADR 2	
3(E)E27	2NT 3f	2NT H1	0.13	L12 BIT CP ADR 2	
3(E)E28	2NS 3f	2NS H1	0.13	L11 BIT CP ADR 2	
3(E)E29	2NR 3f	2NR H1	0.13	L10 BIT CP ADR 2	
3(E)E30	2NP 3f	2NP H1	0.13	L9 BIT CP ADR 2	
3(E)E31	2NM 3f	2NM H1	0.13	L8 BIT CP ADR 2	
3(E)E32	2NL 3f	2NL H1	0.13	L7 BIT CP ADR 2	
3(E)E33	2N 3f	2N H1	0.13	L6 BIT CP ADR 2	
3(E)E34	2NK 3f	2NK H1	0.13	L5 BIT CP ADR 2	
3(E)E35	2NJ 3f	2NJ H1	0.13	L4 BIT CP ADR 2	
3(E)E36	2NH 3f	2NH H1	0.13	L3 BIT CP ADR 2	
3(E)E37	2NG 3f	2NG H1	0.13	L2 BIT CP ADR 2	
3(E)E38	2NF 3f	2NF H1	0.13	L1 BIT CP ADR 2	
3(E)E39	2NE 3f	2NE H1	0.13	LIVE BIT CP ADR 2	
3(E)E40	2NY 3f	2NY H1	0.13	B BIT CP ADR 2	
3(E)E41	2Y 3f	2Y H1	0.13	A BIT CP ADR 2	
3(E)E42	2Y 3f	2Y H1	0.13	A BIT CP ADR 2	
3(E)G1					
3(E)G2					
3(E)G3					
3(E)G4					
3(E)G5					
3(E)G6					
3(E)G7	2PX 3e	2PX G3	0.13	R15 BIT CP ADR 3	
3(E)G8	2PW 3e	2PW G3	0.13	R14 BIT CP ADR 3	
3(E)G9	2PV 3e	2PV G3	0.13	R13 BIT CP ADR 3	
3(E)G10	2PU 3e	2PU G3	0.13	R12 BIT CP ADR 3	
3(E)G11	2PT 3e	2PT G3	0.13	R11 BIT CP ADR 3	
3(E)G12	2PS 3e	2PS G3	0.13	R10 BIT CP ADR 3	
3(E)G13	2PR 3e	2PR G3	0.13	R9 BIT CP ADR 3	
3(E)G14	2PP 3e	2PP G3	0.13	R8 BIT CP ADR 3	
3(E)G15	2PN 3e	2PN G3	0.13	R7 BIT CP ADR 3	
3(E)G16	2PM 3e	2PM G3	0.13	R6 BIT CP ADR 3	
3(E)G17	2PL 3e	2PL G3	0.13	R5 BIT CP ADR 3	
3(E)G18	2PK 3e	2PK G3	0.13	R4 BIT CP ADR 3	
3(E)G19	2PJ 3e	2PJ G3	0.13	R3 BIT CP ADR 3	
3(E)G20	2PH 3e	2PH G3	0.13	R2 BIT CP ADR 3	
3(E)G21	2PG 3e	2PG G3	0.13	R1 BIT CP ADR 3	
3(E)G22	2PF 3e	2PF G3	0.13	R5 BIT CP ADR 3	
3(E)G23	2PX 3e	2PX G3	0.13	R5 BIT CP ADR 3	
3(E)G24	2NX 3e	2NX G3	0.13	L15 BIT CP ADR 3	
3(E)G25	2NV 3e	2NV G3	0.13	L14 BIT CP ADR 3	
3(E)G26	2NU 3e	2NU G3	0.13	L13 BIT CP ADR 3	
3(E)G27	2NT 3e	2NT G3	0.13	L12 BIT CP ADR 3	
3(E)G28	2NS 3e	2NS G3	0.13	L11 BIT CP ADR 3	
3(E)G29	2NR 3e	2NR G3	0.13	L10 BIT CP ADR 3	
3(E)G30	2NP 3e	2NP G3	0.13	L9 BIT CP ADR 3	
3(E)G31	2NM 3e	2NM G3	0.13	L8 BIT CP ADR 3	
3(E)G32	2NL 3e	2NL G3	0.13	L7 BIT CP ADR 3	
3(E)G33	2N 3e	2N G3	0.13	L6 BIT CP ADR 3	
3(E)G34	2NK 3e	2NK G3	0.13	L5 BIT CP ADR 3	
3(E)G35	2NJ 3e	2NJ G3	0.13	L4 BIT CP ADR 3	
3(E)G36	2NH 3e	2NH G3	0.13	L3 BIT CP ADR 3	
3(E)G37	2NG 3e	2NG G3	0.13	L2 BIT CP ADR 3	
3(E)G38	2NF 3e	2NF G3	0.13	L1 BIT CP ADR 3	
3(E)G39	2NE 3e	2NE G3	0.13	LIVE BIT CP ADR 3	
3(E)G40	2NY 3e	2NY G3	0.13	B BIT CP ADR 3	
3(E)G41	2Y 3e	2Y G3	0.13	A BIT CP ADR 3	
3(E)G42	2Y 3e	2Y G3	0.13	A BIT CP ADR 3	
3(E)J1					
3(E)J2					
3(E)J3					
3(E)J4					
3(E)J5					
3(E)J6					
3(E)J7	2PX 3d	2PX G1	0.13	R15 BIT CP ADR 4	
3(E)J8	2PW 3d	2PW G1	0.13	R14 BIT CP ADR 4	
3(E)J9	2PV 3d	2PV G1	0.13	R13 BIT CP ADR 4	
3(E)J10	2PU 3d	2PU G1	0.13	R12 BIT CP ADR 4	
3(E)J11					
3(E)J12					
3(E)J13					
3(E)J14					
3(E)J15					
3(E)J16					
3(E)J17	2PX 3d	2PX G1	0.13	R15 BIT CP ADR 4	
3(E)J18	2PW 3d	2PW G1	0.13	R14 BIT CP ADR 4	
3(E)J19	2PV 3d	2PV G1	0.13	R13 BIT CP ADR 4	
3(E)J20	2PU 3d	2PU G1	0.13	R12 BIT CP ADR 4	
3(E)J21	2PT 3d	2PT G1	0.13	R11 BIT CP ADR 4	
3(E)J22	2PS 3d	2PS G1	0.13	R10 BIT CP ADR 4	
3(E)J23	2PR 3d	2PR G1	0.13	R9 BIT CP ADR 4	
3(E)J24	2PP 3d	2PP G1	0.13	R8 BIT CP ADR 4	
3(E)J25	2PN 3d	2PN G1	0.13	R7 BIT CP ADR 4	
3(E)J26	2PM 3d	2PM G1	0.13	R6 BIT CP ADR 4	
3(E)J27	2PL 3d	2PL G1	0.13	R5 BIT CP ADR 4	
3(E)J28	2PK 3d	2PK G1	0.13	R4 BIT CP ADR 4	
3(E)J29	2PJ 3d	2PJ G1	0.13	R3 BIT CP ADR 4	
3(E)J30	2PH 3d	2PH G1	0.13	R2 BIT CP ADR 4	
3(E)J31	2PG 3d	2PG G1	0.13	R1 BIT CP ADR 4	
3(E)J32	2PF 3d	2PF G1	0.13	R5 BIT CP ADR 4	
3(E)J33	2PX 3d	2PX G1	0.13	R5 BIT CP ADR 4	
3(E)J34	2NX 3d	2NX G1	0.13	L15 BIT CP ADR 4	
3(E)J35	2NV 3d	2NV G1	0.13	L14 BIT CP ADR 4	
3(E)J36	2NU 3d	2NU G1	0.13	L13 BIT CP ADR 4	
3(E)J37	2NT 3d	2NT G1	0.13	L12 BIT CP ADR 4	
3(E)J38	2NS 3d	2NS G1	0.13	L11 BIT CP ADR 4	
3(E)J39	2NR 3d	2NR G1	0.13	L10 BIT CP ADR 4	
3(E)J40	2NP 3d	2NP G1	0.13	L9 BIT CP ADR 4	
3(E)J41	2NM 3d	2NM G1	0.13	L8 BIT CP ADR 4	
3(E)J42	2NL 3d	2NL G1	0.13	L7 BIT CP ADR 4	
3(E)J43	2N 3d	2N G1	0.13	L6 BIT CP ADR 4	
3(E)J44	2NK 3d	2NK G1	0.13	L5 BIT CP ADR 4	
3(E)J45	2NJ 3d	2NJ G1	0.13	L4 BIT CP ADR 4	
3(E)J46	2NH 3d	2NH G1	0.13	L3 BIT CP ADR 4	
3(E)J47	2NG 3d	2NG G1	0.13	L2 BIT CP ADR 4	
3(E)J48	2NF 3d	2NF G1	0.13	L1 BIT CP ADR 4	
3(E)J49	2NE 3d	2NE G1	0.13	LIVE BIT CP ADR 4	
3(E)J50	2NY 3d	2NY G1	0.13	B BIT CP ADR 4	
3(E)J51	2Y 3d	2Y G1	0.13	A BIT CP ADR 4	
3(E)J52	2Y 3d	2Y G1	0.13	A BIT CP ADR 4	
3(E)N1					
3(E)N2					
3(E)N3					
3(E)N4					
3(E)N5					
3(E)N6					
3(E)N7	2PX 3b	2PX B3	0.13	R15 BIT CP ADR 6	
3(E)N8	2PW 3b	2PW B3	0.13	R14 BIT CP ADR 6	
3(E)N9	2PV 3b	2PV B3	0.13	R13 BIT CP ADR 6	
3(E)N10	2PU 3b	2PU B3	0.13	R12 BIT CP ADR 6	
3(E)N11	2PT 3b	2PT B3	0.13	R11 BIT CP ADR 6	
3(E)N12	2PS 3b	2PS B3	0.13	R10 BIT CP ADR 6	
3(E)N13	2PR 3b	2PR B3	0.13	R9 BIT CP ADR 6	
3(E)N14	2PP 3b	2			



CONS DX SW MAINT PANELS A & B