PROGRAMMING AND CODING THE IBM 709-7090-7094 COMPUTERS

PROGRAMMING

AND CODING

THE IBM 709-7090-7094

COMPUTERS

PHILIP M. SHERMAN

BELL TELEPHONE LABORATORIES MURRAY HILL, NEW JERSEY

JOHN WILEY AND SONS, INC.

NEW YORK, LONDON AND SYDNEY

Copyright © 1963 by John Wiley & Sons, Inc.

All Rights Reserved
This book or any part thereof
must not be reproduced in any form
without the written permission of the publisher

PREFACE

The purpose of this booklet is to explain the differences that exist between the hypothetical DELTA 63 (in PROGRAMMING AND CODING DIGITAL COMPUTERS) and the IBM 709-7090-7094 digital computers. It is deemed important that the reader "go on" a computer early in his studies. This booklet, used in conjunction with the book, attempts to permit him to do just that.

The book itself is self-contained; it stands by itself and makes no references to this booklet. The booklet, however, is tied intimately to the book. There are many references to the latter, indicated by the speci-

fic mention of pages.

The plan for the joint use of book and booklet is as follows. The reader follows the book with reference to the workplan of this booklet (placed at the start of this booklet). The workplan indicates when material here is to supplement, modify, or replace material in the book. The reader then makes appropriate references as noted. Material here follows the plan of the book and is placed in proper sequence. In general, the book material in small type, which is of a specific nature (specific to the DELTA 63), is supplemented, modified or replaced.

The effect of this joint usage is to yield a textbook that is of general structure, illustrated by coding for the IBM 709-7090-7094 computers. Characteristics of these computers, their repertoires of instructions, and examples of their coding appear in this booklet. A number of additional examples are included to reflect the special features and instructions of the IBM 709-7090-7094 computers.

Computer manuals, published by IBM on the three

computers, should also be used.

Part I of the book is general in its approach and so needs no modification here. Parts II and III, however, are largely specific and so are well represented in this booklet.

An index to the 7090 instructions appearing in this booklet follows the regular index.

Philip M. Sherman

| ÷ . | | |
|-----|---|---|
| | | |
| | | |
| | | |
| | | |
| : | | |
| • | | |
| | | • |
| | | |
| | | |
| | | |
| | | |
| | | |
| i | | |
| | | |
| | • | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

TABLE OF CONTENTS

| | Workplan | ix |
|-----|-------------------------------|-----|
| 5 | Basic Operations | 1 |
| 6 | Symbolic Coding | 14 |
| 7 | Program Loops | 18 |
| 8 | Index Registers | 28 |
| 9 | Sequencing in Memory | 45 |
| 10 | Subroutines | 51 |
| 11 | Input-Output Operations | 61 |
| 12 | Program Planning | 64 |
| 1.3 | Numerical Problems | 72 |
| 14 | Algebraic Languages | 74 |
| 15 | Nonnumerical Problems | 75 |
| 16 | Data Processing | 90 |
| 17 | Macro-instructions | 97 |
| 18 | Interpreters and Simulation | 122 |
| 19 | Program Debugging and Testing | 126 |
| | Index | 133 |
| | Index to instructions | 136 |

WORKPLAN

This workplan indicates where the material in the booklet is to be used to <u>supplement</u>, <u>modify</u>, or <u>replace</u> the corresponding material in the book, PROGRAMMING AND CODING DIGITAL COMPUTERS. (S, M, and R indicate <u>supplement</u>, <u>modify</u>, and <u>replace</u>. These characters appear at each section within the booklet.)

Pages

<u>Material</u>

CHAPTER 5

| R | 84.4 - | 85.5 | General structure of 7090 |
|---|-----------------|------|--|
| R | 85.8 - | 86.3 | Addition and subtraction: instructions |
| R | 86.7 - | 87.2 | Example 5.1 |
| R | 87.4 - | 87.8 | Example 5.2 |
| S | At 87. | 10 | Comments on overflow |
| R | 88.4 - | 89.1 | Mult. and division: instructions |
| R | 89 . 5 - | 91.1 | Examples 5.3,5.4,5.5 |
| R | 92.1 - | 92.6 | Example 5.6 |
| R | 93.3 - | 93.6 | Transfer instructions |
| | | | |

CHAPTER 6

| R | 102.7 - 103.1 | Example 6.1 |
|---|---------------|--------------------|
| S | At 104.4 | What FAP is |
| R | 106.8 - 107.1 | Instruction format |
| M | 107.4 - 109.7 | Pseudo-operations |
| S | At 109.10 | Qualifiers |
| R | 110.2 - 110.6 | Example 6.2 |
| R | 111.5 - 112.1 | Example 6.3 |

M 93.6 - 94.4 Comments on transfers

R 94.5 - 97.10 Examples 5.7,5.8,5.9

Chapter 5 BASIC OPERATIONS

(R)-----(84.4 - 85.5*)-----

GENERAL STRUCTURE OF 709/7090/7094 COMPUTERS

The three computers are very similar, having the same memory capacity and essentially the same special registers and instructions. The 709 is slower than the 7090 by a factor of approximately 5; the 7094 has a few additional features and instructions. The three will be referred to by reference to the 7090.**

The IBM 7090 computer has 32,768 36-bit words, usually addressed octally, 00000 through 77777. Bits in memory words are labeled S, 1, 2, ..., 35. The S-bit holds the sign, so that a signed 35-bit number can be stored in each word; a positive sign is stored as a 0 and a negative sign is stored as a 1.

Magnetic tapes are connected to the computer for input-output purposes. Information may be read from magnetic tape or punched cards and may be written on tape, punched on cards, or printed on paper. Data transmitted between memory and an input-output unit must pass through a data channel.

Each instruction is placed in one word in memory Most instructions have the format shown in Figure 5.1. Bits S and I through II, the operation field, hold the operation code. Bits 21 through 35, the address field, hold the operand address of the instruction. The octal representation of the instruction shown in Figure 5.1 is +050000015056. The operation code is $+0500_8$ and the operand address is 15056_8 .

^{*}Pages given at heads of sections indicate the pages in the text replaced by the material here. The digit after the decimal point indicates position on the page; thus "84.4" indicates a point about 4/10 down the page.

^{**}Details on the 7090 and 7094 computers are available in these IBM Manuals: "Reference Manual - IBM 7090 Data Processing System" (Form A22-6528-4, 1962) and "Reference Manual - IBM 7094 Data Processing System" (Form A22-6703, 1962).

Material

CHAPTER 7

R 120.1 - 120.4 Example 7.1 R 120.8 - 122.3 Example 7.2 R 123.7 - 124.9 Example 7.3 R 125.6 - 126.4 Example 7.4 S At 129.2 Information on tape At 129.4 S Input-output equipment R 131.7 - 132.7 Example 7.5 R 133.1 - 134.6 Examples 7.6, 7.7R 135.2 - 136.6 Example 7.8

CHAPTER 8

R 141.8 - 142.7 Index Registers R 143.1 - 143.9 Indexing instructions M 143.9 - 144.3 Levels of addressing M 144.4 - 144.10 The variable field R 145.6 - 146.3 Example 8.1 R 146.4 - 146.8 Example 8.2 Example 8.3, indexing instructions R 147.2 - 147.8 R 148.4 - 152.7 Examples 8.4,8.5,8.6 R 153.1 - 153.3 Time-space balance example S At 154.7 Index register pointers R 155.0 - 156.3 Indexing instructions, Ex. 8.7 R 156.7 - 157.8 Example 8.8 M 159.4 - 161.5 Indirect addressing R 162.4 - 164.6 Example 8.9

Material

CHAPTER 9

M 168.2 - 168.6 Compare instruction

R 168.7 - 169.8 Example 9.1

S At 170.1 Test instructions

R 170.5 - 171.7 Examples 9.2,9.3

R 172.7 - 174.3 Examples 9.4,9.5

R 176.4 - 178.7 Example 9.6

CHAPTER 10

R 182.10 - 183.4 Example 10.1

R 185.4 - 185.9 Example 10.2

S At 186.4 Macro-instructions

R 186.5 - 186.7 Macro-instruction example

R 188.1 - 188.5 TSX instruction and linkages

R 189.7 - 190.2 Transfer of information

R 190.7 - 191.6 Example 10.3

R 191.7 - 192.4 Example 10.4

R 192.6 - 192.8 Subroutine call example

R 193.0 - 195.3 Examples 10.5,10.6,10.7

R 196.4 - 196.5 Multiple returns

CHAPTER 11

S At 206.8 Correction cards

R 208.8 - 209.10 BCD codes

R 210.7 - 211.1 BCD pseudo-operation

M 211.2 - 213.2 Input-output subroutines

Material

CHAPTER 12

| R | 235.1 | - 235.4 | Instruction | execution | times |
|----|----------|---------|-------------------|------------|--------|
| ıι | <u> </u> | £ | T110 01 00 0T 011 | CACCACTOIL | 0 1110 |

R 235.8 - 236.3 Example 12.2

R 240.3 - 241.6 Example 12.3

R 243.1 - 244.10 Shifting and masking

R 245.3 - 246.9 Example 12.4

R 247.2 - 247.9 Example 12.5

CHAPTER 13

R 254.8 - 255.8 Floating pt. oper'ns and instructions

M 255.8 - 256.4 Floating-point examples

CHAPTER 14

R 267.4 - 267.7 Compiler coding example

CHAPTER 15

S At 296.5 Logical instructions

R 297.4 - 298.10 Example 15.1

M 299.3 - 299.8 Packing binary information

R 299.8 - 300.2 Example 15.2

R 301.2 - 301.7 Example 15.3

S At 302.1 ERA, PBT, and the sense indicators

R 307.7 - 311.7 Example 15.4

R 316.1 - 317.3 Word formats, Example 15.5

R 320.1 - 320.4 Example 15.6

R 320.6 - 321.5 Example 15.7

S At 322.0 PAC instruction

R 322.1 - 322.7 Example 15.8

Material

CHAPTER 16

S At 331.10 Convert instruction
R 332.2 - 333.10 Examples 16.1, 16.2, 16.3
S At 334.2 CRQ instruction; Example 16.3A
R 338.7 - 340.2 TLQ instruction; Example 16.4
M 340.2 - 340.5 Comments on sorting
R 341.1 - 341.10 Example 16.5

CHAPTER 17

S At 348.10 Comments on pseudo-operations R 349.0 - 349.9 Example 17.1 R 350.1 - 350.3 Macro-instruction expansion At 350.4 S PMC pseudo-operation R 351.4 - 351.10 Example 17.2 R 352.4 - 352.9 IFF pseudo-operation R 353.0 - 354.7 Example 17.3 M 355.4 - 355.9IFF variations R 356.0 - 356.4 Example 17.4 R 356.6 - 357.8 IRP pseudo-operation; Ex. 17.4, cont'd R 357.9 - 358.3 Example 17.5 R 358.4 - 358.10 Example 17.5, cont'd M 359.0 - 359.3 Comment on created symbols R 359.3 - 359.7 Example 17.6 S At 359.10 Created-symbol IFF R 360.3 - 361.3 RMT pseudo-operation; Ex. 17.7 R 361.4 - 362.4 Example 17.8 M 363.7 - 364.5Comments on $G\emptyset$ pseudo-operation R 365.3 - 366.4 Example 17.10 R 366.8 - 367.9 Example 17.11 R 368.4 - 370.7 Example 17.12

Material

| R | 371.2 | _ | 371.8 | Simulation | macro-instructions |
|---|-------|---|-------|------------|--------------------|
|---|-------|---|-------|------------|--------------------|

R 372.4 - 373.2 Example 17.13

R 373.6 - 374.8 Example 17.14

R 375.3 - 376.2 Example 17.15

R 376.5 - 378.4 Example 17.16

CHAPTER 18

R 387.5 - 391.2 Example 18.2

M 391.7 - 394.8 Comments on generality of material

R 395.3 - 395.10 Example 18.4

CHAPTER 19

S At 402.3 Assembler aids

R 402.4 - 403.8 Example 19.1

R 403.9 - 404.2 Example 19.2

R 406.4 - 406.7 Example 19.3

R 409.4 - 409.10 Trap feature (STR)

R 413.1 - 413.9 Examples 19.4, 19.5

R 414.3 - 415.3 Example 19.6




Figure 5.1. IBM 7090 instruction word.

Integers and fixed-point numbers each may occupy 35 bits, filling bits 1-35; the S-bit is used for the sign. Floating-point numbers each also occupy one word; one number is shown in Figure 5.2. Bits 1 through 8 hold the characteristic, and bits 9 through 35 hold the absolute value of the fraction. Characteristics are formed by adding 2008 (128) to the powers of 2 in floating-point form. The binary point is assumed to be immediately to the left of the fraction. The octal form of the number shown in Figure 5.2 is -20622050400, which is the number -18.0790.




Figure 5.2. IBM 7090 floating-point number.

The <u>accumulator register</u> (AC) contains 38 bits, labeled S, Q, P, and 1 through 35. The Q and P bits are considered to be to the left of bit 1 and provide for overflow in the AC. The <u>multiplier-quotient</u> register (MQ) contains 36 bits, numbered as in a memory word. During the execution of special instructions, including multiplication and division, the MQ is used as the right-hand extension of the AC.

ADDITION AND SUBTRACTION

Following are several of the arithmetic and datamoving instructions of the 7090. In these descriptions, the following sequence of information is given: The instruction name in full, a 3-letter mnemonic abbreviation for the instruction, the operation code, the execution time in machine cycles, and the description. A machine cycle is 12, 2.18, and 2 microseconds for the 709, 7090 and 7094 computers, respectively. The Y that is mentioned refers to a memory location and represents an operand address. All registers affected by the instruction are mentioned.

CLEAR AND ADD (CLA Y) (+0500); 2 cycles. The C(Y) replaces the C(AC)s,1-35.* Positions P and Q of the AC are set to zero. The C(Y) is unchanged.

STORE (STO Y) (+0601); 2 cycles. The C(AC)s,1-35
replaces the C(Y). The C(AC) is unchanged.

ADD (ADD Y) (+0400); 2 cycles. The C(Y) is added algebraically to the C(AC) and the sum is placed in the AC. The C(Y) is unchanged.

SUBTRACT (SUB Y) (+0402); 2 cycles. The C(Y) is subtracted algebraically from the C(AC) and the difference

is placed in the AC. The C(Y) is unchanged.

HALT AND TRANSFER (HTR Y) (+0000); 2 cycles. computer stops upon execution of this instruction. (If the start key on the console is pushed, the computer takes its next instruction from location Y and proceeds from there.)

As the result of an addition or subtraction, if the C(AC) is zero, the sign of the AC is unchanged. Thus if the C(AC) is -60 and the C(Y) is +60, then after the addition of the C(Y) the C(AC) = -0.

(R)-----(86.7 - 87.2)-----

Example 5.1 Find the sum of 56, -45, 23, and -39. These numbers are located in sequence, beginning at location 00300. Place the sum in location 00304.

Since addition is performed in the AC, the first number must be loaded into the AC, and all other numbers must then be added to the first. Finally, the sum must be stored in 00304. The program is written to begin at location 00100 and end at location 00105. Location 00304 is set aside for the sum.

^{*}Subscripts on an expression of the form C(X), where X is a word or register, refer to the only bits involved; bits not mentioned are not involved.

| <u>Location</u> | <u>Contents</u> | <u>Remarks</u> |
|-----------------|-----------------|--------------------------|
| 00100 | +0500 000 00300 | Load 56 into the AC |
| 00101 | +0400 000 00301 | Add -45 to AC, giving 11 |
| 00102 | +0400 000 00302 | Add 23, giving 34 |
| 00103 | +0400 000 00303 | Add -39, giving -5 |
| 00104 | +0601 000 00304 | Store sum in 00304 |
| 00105 | +0000 000 00000 | Halt |
| 00300 | +00000000070 | 56 (Numbers are listed |
| 00301 | -000000000055 | -45 at left in octal) |
| 00302 | +0000000000027 | 23 |
| 00303 | -0000000000047 | -39 |
| 00304 | +0000000000000 | For sum |
| (R) | (87.4 | - 87.8) |

Example 5.2 Find the value of m, where

m = a + b - c + d

The quantities a, b, c, and d are stored in sequence, starting at location 00675. Place the sum in location 00674.

The structure of this program is similar to the one in Example 5.1, except that one quantity (c) is subtracted from the C(AC). The program is written to start at location 00020. Location 00674 is set aside for the sum.

| <u>Location</u> | <u>Contents</u> | Remarks |
|--|--|---|
| 00020 00021 00022 00023 00024 00025 | +0500 000 00675 +0400 000 00676 +0402 000 00677 +0400 000 00700 +0601 000 00674 +0000 000 00000 | Load a into AC Add b, forming a + b Subtract c, forming a + b - c Add d: a + b - c + d Store sum Halt |
| 00674 00675 00676 00677 00700 | +000000000000 +xxxxxxxxxxx +xxxxxxxxxxx | For sum a b c d |

The contents of the four words containing a, b, c, and d are shown as x's with plus signs. The x's stand for any digits, and the signs may be negative.

If two numbers are added, there may be an overflow bit (a carry) to the left of bit 1 in the accumulator, into bit P. Carries from bit P are placed in bit Q, and carries from bit Q are lost. When a "1" bit is so placed in bit P, overflow occurs and the overflow indicator is turned on. An instruction, TRANSFER ON OVERFLOW, may be used to test the status of this indicator.

MULTIPLICATION AND DIVISTON

MULTIPLY (MPY Y) (+0200); 2-14 cycles. The C(Y) is multiplied algebraically by the C(MQ), and the product is placed in the AC and the MQ. The less significant half of the product is placed in the MQ, and the more significant half is placed in the AC. Positions P and Q of the AC are set to zero. The sign of the product is placed in the signs of both registers.

To illustrate multiplication, let us assume for simplicity that the AC, the MQ, and location Y have 4 bits and a sign each. Let

$$C(MQ) = -1011_2$$

 $C(Y) = +0111_2$

The product of these numbers is -OlOOllOl; it appears in the AC and the MQ as follows:

Note that, if the product is small enough (4 bits here, or 35 bits in the actual MQ) all significant bits are located in the MQ.

DIVIDE OR HALT (DVH Y) (+0220); 3-14 cycles. The $C(AC)_{Q,P,1-35}$ and the $C(MQ)_{1-35}$ are treated as a 72-bit dividend and the C(Y) is treated as a 35-bit divisor. The sign of the AC is the sign of the dividend. If the

^{*}This means "at the bottom of 87."

magnitude of the C(Y) is greater than the magnitude of the C(AC), division takes place. The 35-bit quotient is placed in the MQ and the remainder is placed in the AC. The C(Y) is unchanged. If the magnitude of the C(Y) is not greater than the magnitude of the C(AC), division does not occur and the computer stops with the divide-check indicator on; the C(AC) and the C(MQ) remain unchanged.

A similar instruction, DIVIDE OR PROCEED, is available. If division does not occur because the magnitude of the C(Y) is too small, division does not occur and the computer

continues in sequence with the next instruction.

To illustrate division, assume again that registers and words have 4 bits and a sign each. Let the MQ contain the number 14 (16g) and the C(AC) = 0. Let the C(Y) = 4. The quotient is 3 and the remainder is 2. The answer appears as follows:

AC: +0010 MQ: +0011

Instructions to load and store the MQ are required to perform these operations.

LOAD MQ (LDQ Y) (+0560); 2 cycles. The C(Y) replaces the C(MQ). The C(Y) is unchanged.

STORE MQ (STQ Y) (-0600); 2 cycles. The C(MQ)

replaces the C(Y). The C(MQ) is unchanged.

It is sometimes necessary to move the C(AC) to the MQ, or vice versa, and to clear the AC except for its sign. The following instructions are so used.

EXCHANGE AC AND MQ (XCA) (+0131); 1 cycle. The $C(AC)_{S,1-35}$ and the C(MQ) are exchanged. Positions P and Q of the AC are set to zero.

This instruction requires no operand; the address

field is left empty (00000) normally.

CLEAR MAGNITUDE (CLM) (+0760,0): 2 cycles. C(AC)Q,P,1-35 are cleared and the C(AC)s is unchanged.

Example 5.3 Determine the value of the expression

$$f = (a+b)(c+d)/ac$$

The quantities a, b, c, and d, having the values 1.5, -3.5, 12.1 and 14, respectively, are stored in sequence, starting at location 01000. Place the value of f in location 00777. Scale all numbers upward by a factor of 10.

The numbers in this problem are small enough so that the MQ alone suffices for all calculations; the AC is not needed. It is necessary to store an intermediate result, (a+b), temporarily. This is stored in the location set aside for f, location 00777.

Before a division occurs, it is necessary to clear the AC unless it is known for certain that it contains zero. Here, we are assuming that all products are less than 35 bits, so that the AC is zero after each multiplication. After the first division in this program, a remainder might be left in the AC, so that the register is cleared, except for sign. The sign must be kept in the AC because that is taken as the sign of the dividend. Note the use of the XCA instruction.

(In this listing, the six rightmost octal digits of the AC and the MQ are shown with each instruction; the contents <u>after</u> execution are shown. Unknown quantities are shown by x's.)

| Location | <u>Contents</u> | C(AC) | C(MQ) | Remarks |
|--|---|--|---|---|
| 00100 00101 00102 00103 00104 00105 00106 00107 00100 00111 00112 00113 | +0500 000 01000 +0400 000 01001 +0601 000 00777 +0500 000 01002 +0400 000 01003 +0131 000 00000 +0200 000 00777 +0220 000 01000 +0760 000 01002 -0600 000 00777 +0000 000 00000 | +000017000024000024 +000171 +000405 +xxxxx000000000000000000 | +xxxxx +xxxxx +xxxxx +xxxxx +xxxxx +000405 012144 000534 000534 000002 000002 000002 | Load a Add b Store temp. Load c Add d AC to MQ (a+b)(c+d) Divide by a Clear AC, keeping sign Divide by c Store f Halt |
| 00777 01000 01001 01002 01003 | +00000000000 +000000000017 -0000000000171 +000000000214 | For result a (Numbers b c | (f) are scaled | up by 10) |

After multiplication, the C(MQ) = 121448 (5220). Division by 178 (15) gives 5348 (348) with no remainder. Division of this by 1718 (121) gives 2 with a remainder of 1528 (106). The value of f stored is 2; a more accurate value is 2.9, but the 9-digit is lost unless precautions are taken. Scaling all four original quantities as indicated does not improve accuracy. To avoid the loss of accuracy in division, it is necessary to scale the dividend up more than the divisor. This problem is characteristic of fixed-point division in any computer and provides a good argument for floating-point arithmetic.

In loading the MQ for division using LDQ (which is not done here), the sign of that register must be placed in

the AC. This may be accomplished as follows:

+0560 000 xxxxx Load MQ +0500 000 xxxxx Load AC with same number +0760 000 00000 Clear AC, keeping sign

Example 5.4 Evaluate p^4 ; p = -13 and is stored in location 00160. Place the answer in the MQ.

| Location | <u>Contents</u> | C(MQ) | Remarks |
|---|---|---|--|
| 00200 00201 00202 00203 00204 | +0560 000 00160 +0200 000 00160 +0200 000 00160 +0200 000 00160 +0000 000 00000 | -000000000015 +000000000251 -000000004225 +000000067621 +000000067621 | Load p into MQ Multiply: p2 Multiply: p3 Multiply: p4 Halt |
| 00160 | -000000000015 | p | |

Example 5.5 Evaluate the polynomial

$$F = 8x^5 + 4x^3 - x^2$$

x is stored in location 01000; F is to be left in the MQ. If the program is written in the manner of earlier programs - evaluating each term separately and storing it temporarily - 16 instructions are required. If we note, however, that terms have common factors, some coding and program execution time can be saved. For example, all three terms have the factor x2. The function can be regrouped as follows:

$$F = x^2(x(4+8x^2) - 1)$$

The program can be written by starting within the inner parentheses and performing all operations in sequence, ending the program outside the brackets.

| Location | Contents | Remarks |
|--|---|---|
| 00100 00101 00102 00103 00104 00105 00106 00107 00110 00111 00112 00113 | 0560 000 01000 0200 000 0000 0000 0000 000 | Load x to MQ Multiply by x: x ² Multiply by 8: 8x ² 8x ² to AC Add 4: 4 + 8x ² Sum to MQ Multiply by x Product to AC Subtract 1 Difference to MQ Multiply by x Multiply by x Halt |
| 00200 00201 00202 01000 | +000000000004 +0000000000000001 +xxxxxxxxxxxxxxxxxxxx | 4 8 1 x |
| (R) | (92.1 | - 92.6) |

ANALYSIS FOR CODING

Example 5.6 Write a program to evaluate a general fifth-order polynomial, leaving the result in the AC. The coefficients a, b, c, d, e, and f are located in sequence starting at location 01000; x is in location 00700.

The coding for this problem follows directly from the last form for G at the bottom of page 91 in the book. The program starts within the inner parentheses and proceeds outward.

| Location | <u>Contents</u> | <u>Remarks</u> | |
|---|--|--|---------------|
| 00100 00101 00102 00103 00104 00105 00106 | +0560 000 01000 +0200 000 00700 +0131 000 00000 +0400 000 01001 +0131 000 00700 +0200 000 00700 +0131 000 00000 +0400 000 01002 | Load a into MQ Multiply by x: Product to AC Add b: ax + b Sum to MQ Multiply by x: Product to AC (ax+b)x + c | ax (ax+b)x |
| 00123 00124 | +0400 000 01005 +0000 000 00000 | G in AC now Halt | |

Several instructions are omitted; the sequence of four instructions (EXCHANGE, MULTIPLY, EXCHANGE, and ADD) is repeated three times after location 00107.

The time for the execution of instructions should be considered in setting up a problem of this type, especially if the sequence is to be repeated many times. The approach taken in Example 5.6 is relatively efficient, since operations are minimized for the general case. Note that multiplication takes 2 to 14 cycles, addition takes 2 cycles, and the exchange instruction takes 1 cycle.

TRANSFER INSTRUCTIONS

The <u>transfer</u> instructions on the IBM 7090 correspond to the <u>jump</u> instructions of the book and on some other computers.

TRANSFER (TRA Y) (+0020); 1 cycle. The computer takes its next instruction from location Y and proceeds in

sequence from there.

TRANSFER ON PLUS (TPL Y) (+0120); 1 cycle. If the sign of the AC is plus, the computer takes its next instruction from location Y and proceeds from there. If it is minus, the computer takes the next instruction in sequence.

TRANSFER ON MINUS (TMI Y); (-0120); 1 cycle. If the sign of the AC is minus, the computer takes its next instruction from location Y and proceeds from there. If it is plus, the computer takes the next instruction in sequence.

TRANSFER ON ZERO (TZE Y) (0100); 2 cycles. If the $C(AC)_{Q,P,1-35}$ is zero, the computer takes its next instruction from Y and proceeds from there. If it is not zero, the computer takes the next instruction in sequence.

TRANSFER ON NO ZERO (TNZ Y) (-0100); 2 cycles. If the C(AC)_{Q,P,1-35} is not zero, the computer takes its next instruction from Y and proceeds from there. If it is zero, the computer takes the next instruction in sequence.

$$(M)$$
 ----- $(93.6 - 94.4)$ -----

(The following comments apply to 93.6 - 94.4, which should be read with these in mind.)

The following correspondence of instructions exists:

| DELTA 63 | IBM 7090 | |
|---------------|----------------|--|
| JUMP | \mathtt{TRA} | |
| JUMPMI | \mathtt{TMI} | |
| JUMPNZ | \mathtt{TNZ} | |
| ${	t JUMPPL}$ | \mathtt{TPL} | |
| LOAD | CLA | |

The concepts described are of a general nature.

CODING SOME DECISIONS

Example 5.7 Code the following operation: If $i \le n$, continue at location 00150; if i > n, continue in sequence. The flowchart in Fig. 5.3a in the book pictures this decision.

The two conditions can be rewritten as "if $i-n \le 0$ " and "if i-n > 0." Since a test against n is not available directly, this revision is necessary. Conditional jump instructions are used to check for the first condition, which is really two decisions as far as the computer is concerned: "if i-n < 0" and "if i-n = 0." If neither condition holds, the program continues in sequence. The flowchart in Fig. 5.3b in the book pictures the revised decision.

| <u>Location</u> | <u>Contents</u> | <u>Remarks</u> |
|----------------------------------|--|--|
| 00170 00171 00172 00173 | CLA 00500 SUB 00501 TMI 00150 TZE 00150 | Load i, located in 00500 Form i - n; n is in 00501 Jump if $(i - n) < 0$ Jump if $(i - n) = 0$ |

Control will go to 00174 if i - n > 0, as required. In the next two examples, three-way and four-way decisions must be made. Since all transfer instructions can make only two-way decisions, it is necessary to place transfer instructions in sequence to accomplish these multiple decisions.

Example 5.8 If the C(00500) is (1) negative or zero, (2) positive but less than 20, or (3) 20 or greater, send control, respectively, to (1) 00600, (2) 00700, or (3) 01000. This decision appears in Fig. 5.4a in the book.

Let the C(00500) = x. The conditions are

1. If $x \le 0$, go to 00600;

2. if 0 < x < 20, go to 00700;

3. if $20 \le x$, go to 01000.

The steps in the coding process can be listed as follows:

- 1. Place x in the AC; jump to 00600 if negative.
- 2. Jump to 00600 if zero.
- 3. Having taken care of nonpositive x, form x 20 because condition 2 now becomes "if x 20 < 0, go to 00700." Jump as indicated.
- 4. Having taken care of x < 20, jump to 01000. A modified flowchart is drawn in Fig. 5.4b in the book.

| Location | <u>Contents</u> | Remarks |
|--|--|--|
| 00100 00101 00102 00103 00104 00105 | CLA 00500 TMI 00600 TZE 00600 SUB 00200 TMI 00700 TRA 01000 | Load x Transfer if x is negative Transfer if x is zero Form $x - 20$ Transfer if $(x - 20) < 0$ Transfer if $(x - 20) \ge 0$ |
| 00200 | +0000000002 | 1 20 |

The instructions at 00600, 00700, and 01000, and subsequent instructions are not listed.

Example 5.9 Either the quantity a (located in 00400) or the quantity b (located in 00402) is to be stored in location 00000, depending on these conditions:

If a is positive and b is zero, store a;

if a is positive and b is nonzero, store b;

if a is negative and b is zero, store b;

if a is negative and b is nonzero, store a.

To simplify the coding, assume that a is not zero. The flowchart for this problem is drawn in Fig. 5.5a in the book. The coding follows directly from the flowchart, which is labeled with addresses to match the program following. As the result of the two tests (on a and on b), a four-way branch occurs. The four paths merge into two paths, however, because there are only two actions to be taken. A modification of part of the flowchart is shown in Fig. 5.5b in the book.

| O0120 CLA 00400 Load a O0121 TPL 00125 Go to 00125 if a is + O0122 CLA 00402 Load b O0123 TZE 00130 Go to 00130 if b is O O0124 TRA 00127 Go to 00127 if nonzero O0125 CLA 00402 Load b O0126 TNZ 00130 Go to 00130 if b is nonzero O0127 CLA 00400 Load a again O0130 STØ 00000* Store AC (a or b) in 00000 O0131 HTR | <u>Location</u> | <u>Contents</u> | Remarks |
|--|--|---|--|
| | 00121 00122 00123 00124 00125 00126 00127 00130 | TPL 00125 CLA 00402 TZE 00130 TRA 00127 CLA 00402 TNZ 00130 CLA 00400 STØ 00000* | Go to 00125 if a is + Load b Go to 00130 if b is 0 Go to 00127 if nonzero Load b Go to 00130 if b is nonzero Load a again Store AC (a or b) in 00000 |

^{*}Some IBM printing equipment uses the symbol "Ø" for the letter 0 and the symbol "O" for zero. This printing equipment uses no small letters.

Chapter 6 SYMBOLIC CODING

A SYMBOLIC PROGRAM

Example 6.1 Evaluate the polynomial

$$F = 8x^5 + 4x^3 - x^2$$

x is stored in location X; F is to be left in the AC. In this program, written in the symbolic language FAP for the IBM 7090, ØNE, FOUR, and EIGHT are used for the address of the constants 1, 4, and 8. This problem was coded in Example 5.5.

| Locn. | Oper. | Address | |
|---------------------------|--------------------------|--|--------|
| START | LDQ MPY MPY XCA | X X EIGHT | |
| | ADD XCA | FØUR | |
| | MPY XCA | X | |
| | SUB XCA | ØNE | |
| | MPY MPY HTR | X X | |
| ØNE FØUR EIGHT X | +00000 | 0000001 0000004 0000010 xxxxxxx | |
| (S) | | (At | 104.4) |

THE ASSEMBLER LANGUAGE

An assembly language very commonly used for the IBM 7090 computer is FAP (FORTRAN Assembly Program). FAP is a modification of SAP (Symbolic Assembly Program), written by United Aircraft for the IBM 704 computer.

(R)-----(106.8 - 107.1)-----

INSTRUCTION FORMAT

The use of the columns on a FAP symbolic card and the fields they comprise are as follows:

| Columns | <u>Field</u> | Contents |
|--------------|-----------------|---------------------|
| 1 - 6 | Location field | Symbol (definition) |
| 8 - 14 | Operation field | Symbolic operation |
| 16 - 72 | Address field | Address and remarks |

Figure 6.1 in the book also applies to a FAP symbolic card. The location field may be left blank; several instructions in Example 6.1 have no symbols in their location fields. A symbol is defined by being placed in the location field of an instruction. The symbol may be placed anywhere in the field. Column 7 must be blank.

The operation field must begin in column 8. The variable field contains a symbolic address which must begin after at least one blank column following the operation, but no later than column 16. Remarks may be used, provided at least one blank column precedes them.

(The following comments apply to 107.4 - 109.7, which should be read with these in mind.)

FAP pseudo-operations correspond exactly in their function and use to the pseudo-operations in the book. The following correspondence exists:

| <u>HAP</u> | FAP |
|--------------|-----|
| ØRIGIN | ØRG |
| END | END |
| ØCTAL | ØСТ |
| DECML | DEC |
| BLØCK | BSS |

The symbol "BSS" stands for block starting with symbol; a symbol in the location field is normally used to identify the block.

If the operation and variable fields of a symbolic card are left blank, FAP assembles a full word of O-bits. If the operation field alone is blank, O-bits will fill bits S, l, and 2. If the address field alone is blank, O-bits will fill bits 21-35, the address field of the instruction.

QUALIFIERS

If it is desired to modify integer interpretation for several cards, so that all integers are treated as octal, the SAK pseudo-operation, placed in the operation field, is used. Cards following it, until a second SAK card is encountered, are so treated. Successive SAKs reverse the mode. A decimal qualifier, /D/, is also available. Any integer immediately following this qualifier is treated as decimal.

THE ASSEMBLY LISTING

Example 6.2 Following is a listing of the program to evaluate the polynomial

$$F = 8x^5 + 4x^3 - x^2$$

coded in Example 5.6.

| Object | program (octal) | Source pr | rogram (s | symbolic) |
|---|---|---------------------------|---|---|
| Location | <u>Contents</u> | Location | Oper. | Address |
| 00100 00100 00101 00102 00103 00104 00105 00106 00107 00110 00111 00112 00113 | +0560 000 00120 +0200 000 00120 +0200 000 00117 +0131 000 00000 +0400 000 00116 +0131 000 00000 +0200 000 00120 +0131 000 00000 +0402 000 00115 +0131 000 00000 +0400 000 00120 +0400 000 00120 +0400 000 00000 | START | ØRG LDQ MPY MPY XCA ADD XCA MPY XCA SUB XCA MPY HTR | /Ø/100 X X EIGHT FØUR X ØNE X X |
| 00115 00116 00117 | +00000000001 +000000000004 +000000000010 | ØNE FØUR EIGHT X | DEC DEC DEC | 1 4 8 |
| 00120 | +000000000000 00100 | Λ | END | START |

(R)-----(111.5 - 112.1)-----

STEPS IN PROGRAM ASSEMBLY

Example 6.3 Compare the quantities p and q. stored in P and Q, respectively. If p < q, place the number 1 in NUMBER; if p = q, place the number 2 in NUMBER; if p > q, place the number 3 in NUMBER.

These conditions can be rewritten:

- If p q < 0, store 1;
 if p q = 0, store 2;
 if p q > 0, store 3.

Case 2 must be checked first, because -0 and +0 are treated differently. The flowchart is drawn in Fig. 6.2 in the book. Note that control is sent to one of three places so that the proper number (1, 2, or 3) can be obtained for storage in NUMBER. The three possible store operations are performed at one location, STØRE.

| Locn. | Oper. | Address | | | * | |
|---|---------------------------------|----------------------------------|---------|--------------------------|----|----|
| START | ØRG CLA SUB TZE TMI | /Ø/200 P Q GET2 GET1 | - | - q f zero f minus | : | |
| GET3 | CLA TRA | THREE STØRE | | f plus3 | to | AC |
| GET1 | CLA TRA | ØNE STØRE | 1 to AC | C | | |
| GET2 STØRE | CLA STØ HTR | TWØ NUMBER | 2 to A(| | | |
| P Q NUMBEF ØNE TWØ THREE | R DEC DEC DEC END | 1 2 3 START | | | | |

Chapter 7 PROGRAM LOOPS

(R)-----(120.1 - 120.4)------

WHY USE LOOPS?

Example 7.1 Compute the value of x^{10} . The value of x is small enough so that the number x^{10} does not exceed the capacity of a computer word.

From Example 5.4, we note that a sequence of MPY

instructions suffices.

| Locn. | Oper. | Address |
|-------|----------------|---------|
| | LDQ | X |
| | MPY | X |
| | \mathtt{MPY} | X |
| | \mathtt{MPY} | X |
| | \mathtt{MPY} | X |
| | \mathtt{STQ} | RESULT |
| | HTR | |

X RESULT

(R)-----(120.8 - 122.3)-----

A SIMPLE LOOP

Example 7.2 Compute the value of x^n . A flowchart appears in Fig. 7.1 in the book. The quantity p is the current value of the product; its initial value is 1. Counting is done with index 1; its initial value is also 1. The important step is the multiplication of the accumulated product by x, producing one more power of x:

 $p \times x \rightarrow p$

To allow for the case n=0 a test is made; in that event, p is set equal to 1. The symbolic names used to label flowchart boxes correspond to the symbols in the following program. The test for loop termination is accomplished by checking (i-n) against zero.

| Locn. | <u>Oper.</u> | Address | |
|------------------|--------------------------|-----------------|----------------------------------|
| START | CLA STØ | ØNE P | l to p and i |
| TESTN | STØ CLA TZE | I N DØNE | Test for zero n |
| MITPY | LDQ MPY | P X | p·x to p |
| INCRSE | STQ CLA ADD | P I ØNE | i + 1 to i |
| TEST | STØ SUB TMI TZE | I N MLTPY | Test for end Back if not done |
| DØNE | HTR | MLTPY | |
| N X P I | | | |
| ØNE | DEC | 1 | |

Note that through the use of a program loop it is a simple matter to include n as a variable of the problem.

A LOOP WITH ADDRESS MODIFICATION

STORE ZERO (STZ Y) (+0600); 2 cycles. The C(Y) is set to zero and its sign is set plus.

Example 7.3 Determine the sum of a given set of n numbers. The numbers are stored in the block beginning at NUMBRS; their sum is to be placed at SUM.

The flowchart is modified to include the operation of address modification; it is redrawn in Fig. 7.2 in the book. The memory box indicates that a is stored in location NUMBRS+i-l. Thus, initially, the program sums the C(NUMBRS); to sum ai, the program sums the C(NUMBRS+i-l). After the last number is summed, the operand address of the ADD instruction is NUMBRS+n-l. The flowchart shows, however that the test for the end of the problem follows the modification of the index, so that the operand address at the time of the test is NUMBRS+n. Thus, the loop must terminate when the ADD instruction has been modified exactly n times.

In the following program, the ADD instruction is modified after each number is summed. A data instruction, or instruction used as a constant, can be set initially to check for the final value of the ADD instruction. When this constant matches the ADD, the loop terminates; a TNZ does the matching. In addition, another instruction (at SETWD) is used to "initialize" the ADD instruction.

It is necessary to set aside a block of words for the n numbers. Here, 1000 words are reserved. A word is

also set aside for n.

| Locn. | Oper. | Address | |
|-----------------------------|---------------------------------|---|-------------------------------|
| | STZ CLA STØ | SUM SETWD ADDNUM | O to sum Initialize instr. |
| | ADD | N | Set test word |
| LØØP ADDNUM | STØ CLA ADD STØ | CØMPAR SUM NUMBRS SUM | Add a number |
| | CLA ADD STØ SUB TNZ | ADDNUM ØNE ADDNUM CØMPAR LØØP | Modify instr. |
| DONE | HTR | | |
| SUM SETWD CØMPAR N | ADD | NUMBRS | (ADD NUMBRS+n) |
| ØNE NUMBRS | DEC BSS | 1 1000 | |

A number of 7090 instructions have negative operation codes; STQ and TNZ are among them. Adding +1 to such instructions has the effect of decreasing the address portion of the instruction. This difficulty may be avoided by the consistent use of the following instructions in place of CLA and STØ for address modification; their use ignores the operation code sign, in effect, and arithmetic is performed as desired.

CLEAR AND ADD LOGICAL (CAL Y) (-0500); 2 cycles. The C(Y) replaces the C(AC)_{P,1-35}. Positions S and Q of the AC

are set to zero.

STORE LOGICAL WORD (SLW Y) (+0602); 2 cycles. The C(AC)p,1-35 replaces the C(Y). The C(AC) is unchanged. These instructions move bit P of a storage word to bit S of the accumulator and vice versa, so that arithmetic may be performed on the storage word as though it were a 36-bit positive integer. There are other, more significant uses for these two instructions; refer to Chapter 12.

POLYNOMIAL EVALUATION

Example 7.4 Write a program to evaluate a polynomial of order n, for n as large as 100. The number n, the n+1 coefficients, and the variable x are all given. These are located, respectively, in N, the block starting at CØEFF, and X. The coefficients are b_0, b_1, \dots, b_n .

$$F = b_0 x^n + b_1 x^{n-1} + \dots + b_n$$

A flowchart appears in Fig. 7.3 in the book. The program has a structure similar to that of Example 7.3 as regards its address modification and initialization. The significant operation is the calculation of q, the accumulated partial polynomial value. The calculation is

$$qx + b_i \rightarrow q$$

Reference to Example 5.6 (page 92 in the book) indicates why this operation repeated for successive coefficients bi yields the value of F.

| Locn. | Oper. | Address | |
|-------|---------------------------------|----------------------------|-----------------------------------|
| | CLA STØ CAL SLW | CØEFF Q SETWD MØD | b _O to Q Initialize |
| LØØP | ADD SLW LDQ MPY XCA | N CØMPAR Q X | $q \cdot x + b_1$ to q |

(cont'd)

| | Locn. | Oper. A | <u>lddress</u> | |
|---|--------------------------------|--|--|--------------------|
| | MØD | ADD STØ CAL ADD SLW CLA | CØEFF+1 Q MØD ØNE MØD MØD | Modify instruction |
| | DØNE | SUB TNZ HTR | CØMPAR LØØP | Back if not done |
| | Q SETWD CØMPAR N X | ADD | COEFF+1 | (ADD CØEFF+1+n) |
| | ØNE CØEFF | DEC BSS | 1 101 | |
| (| s) | | (At 129 | .2) |

INFORMATION ON TAPE

Magnetic tapes for the 7090 computer are $\frac{1}{2}$ " in width and are normally 2400' long. Information is stored in seven channels, in the manner described in the book.

Data are recorded on tape in one of two modes; the difference is usually of little concern to the programmer. In the binary mode, information appears as described in the book. In the BCD mode, some bit configurations are changed and the check bit is such that there are an even number of 1's across the tape width.

Record gaps are 3" long. The ends of files are

Record gaps are $\frac{3}{4}$ " long. The ends of files are indicated by special marks and/or end-of-file gaps; the latter are $3\frac{3}{4}$ " long.

(S)-----(At 129.4)-----

TAPE READING AND WRITING

(The material in this section and in the remainder of Chapter 7, although hypothetical, is of interest to the 7090 programmer. He will rarely write his own inputoutput coding; rather he will use a monitor system, described in Chapter 11 in the book. Therefore, in order to appreciate input-output operations, the DELTA 63 instructions should be studied. They are simplified versions of instructions that actually exist on the 7090. The latter instructions are much more complex.)

Magnetic tape may be read from or written on at the rates of 75" per second (709 and 7090) or 112.5" per second (7090). Information passes between core storage and magnetic tape at rates of 15,000 to 62,500 lines of bits per second. Each line of bits represents one character--such as a letter, digit, or punctuation mark-so that the maximum rate is 62,500 characters per second. Recent equipment uses rates up to 90,000 characters per second.

Information is written or read in one direction only. A tape may be backspaced or rewound, however, and be read or written on again. Instructions are available to backspace one record, to backspace one file, to write an end-of-file gap and mark, and to rewind a tape.

Data transmitted between core storage and an inputoutput device (magnetic tape, card reader, card punch,
printer) must pass through a data channel. The operation
of a data channel is initiated within a program in the
computer, but once started the channel operates independently of the program. Data channels control the quantity
and destination of the data transmitted through them.

The computer and a data channel cannot both make a reference to core storage at the same time, so that the execution of a main program instruction may be delayed until the needs of the data channel are satisfied. The delays do not interfere with the main program in any other way. If the instruction being executed does not use core storage when a channel requires a reference to storage, normally no delay occurs.

A maximum of 10 tapes per channel can be used. Each tape unit has an address, as does each channel. The combination of the two addresses specifies a particular tape unit attached to a particular channel.

A card reader reads cards at the rate of 250 cards per minute. Information punched on the cards may be binary, decimal, alphabetic, or in another format. The reading format is controlled by the stored program and a control panel attached to the reader. Any sequence of channel commands calling for the uninterrupted transmission of 24 words causes the reading of one complete card. The words read are stored in consecutive core storage locations, starting with the address specified in the channel instruction. Word counts of other than 24 may also be given and cards are read as required.

One card punch may be attached to any channel. Punched card output may be decimal, alphabetic, binary, or any other desired form. Cards are punched at the rate

of 100 per minute. The punching format is controlled by the stored program and a control panel on the unit. Starting with the location in core storage specified by the channel instruction, 24 words from consecutive locations are punched on a card. Counts other than 24 may also be punched by a single instruction.

One printer may be attached to any channel. Information may be printed in any form within the limitations of the set of characters available. A set of 48 different characters is available. Information is printed at the rate of 150 lines per minute. The format of the information is controlled by the stored program and a control panel on the printer.

Example 7.5 Write a loading program to load from tape A.

The READTA instruction in the program below is a DELTA 63 instruction.* A reading loop, using the skip feature of this instruction, is established. A flowchart is drawn in Fig. 7.6 in the book. After a record of 24 words is read in, the reading instruction is address modified so that the next record is read into memory at a location 24 addresses later. This process repeats until the file is exhausted.

| Locn. | Oper. | Address | |
|-------|---|---|---|
| READI | N READTA TRA CAL ADD SLW TRA | /Ø/1000 /Ø/1005 READIN N24 READIN READIN | Loading point Starting point Modify instruction |
| N24 | DEC | 24 | |

^{*}The DEITA 63 input-output instructions in these examples can be simulated by macro-instructions, described in Section 10.2 and Chapter 17 of the book.

(R)-----(133.1 - 134.6)-----

LOADING DATA

STORE ADDRESS (STA Y) (+0621); 2 cycles. The contents of the address field of the AC, i.e., bits 21-35, replaces the contents of the address field of location Y. The C(AC) and the other bits in Y are unchanged.

Example 7.6 Write a card-loading program that stops loading on encountering an end-of-program card which contains the octal number 77777777777 in the first word position.

This loading program is similar to the one coded in the last example, which reads information from tape. The only change (aside from the reading instruction) is that a test for the end-of-program card must be made after each card is read. As the first word of each card is read into a memory location, the contents of that location must be checked for 777777777777; if that number is found, control goes to the object program for execution. If the end-of-program card is omitted, card reading would be attempted when no cards are present in the card reader, and the computer would stop. A flowchart appears in Fig. 7.7 in the book.

| <u>Location</u> | Oper. | Address | |
|-----------------|---|--|--|
| READIN TEST | READC HTR CLA | /Ø/1000 /Ø/1000 | Loading point No 77777777777 Test first word for 7's |
| | SUB TZE CAL ADD SLW STA TRA | SEVENS /Ø/1005 READIN N24 READIN TEST READIN | Go to program Modify instructions |
| N24 SEVENS | DEC ØCT | 24 77777777777 | 77 |

As an example of a program that reads its data, consider the summation of n numbers; this problem was coded in Example 7.3.

Example 7.7 Determine the sum of a given set of n numbers. The numbers are stored in the block beginning at NUMBRS; their sum is to be placed in SUM.

The numbers are stored on data cards. The number n' is in the first word position of the first data card, and the n numbers are stored on the following cards, punched in binary, 24 to a card. The last card is filled out with zeros. The reading loop is similar to the loop in Example 7.5, where an object program is read in.

| <u> Location</u> | Oper. | <u>Address</u> | |
|------------------|-----------------------|------------------------|------------------------------|
| LØØP | READC TRA READC | N,1 ERRØR NUMBRS | Read in n Read in 24 numbers |
| 1,001 | TRA CAL ADD | START LØØP N24 | Go to summation seq. |
| START | SLW TRA STZ | LØØP LØØP SUM | |
| ERRØR | • • • | • • • | |

The program continues as in Example 7.3.

(R)-----(135.2 - 136.6)-----

READING OUT RESULTS

Example 7.8 A deck of data cards contains n integers, one to a card, in the first word position, in binary form. Write a program that computes the sum of each set of three integers in succession and writes the n/3 sums on tape. The number n, a multiple of 3, appears on the first data card.

(Refer to the book for an analysis and a flowchart. Note that STØRAD is equivalent to STA.)

| Location | Oper. | Address | • |
|--------------------------------------|--|--|--|
| STEP1 | READC TRA CAL SLW ADD SLW | N,1 ERRØR SETWD1 LØØP1 N CMPAR1 | Read n Tra if end of file Initialize first loop |
| LØØP1 | READC TRA CAL ADD SLW CLA SUB | NMBRS,1 ERRØR LØØP1 ØNE LØØP1 LØØP1 CMPAR1 LØØP1 | Read a number |
| STEP2 | TNZ CAL SLW ADD STA ADD STA ADD | SETWD2 LØØP2 ØNE LØØP2+2 ØNE LØØP2+2 N | Initialize second loop |
| LØØP2 | STA CLA ADD ADD STØ WRITEB CAL ADD SLW ADD STA ADD STA ADD STA CLA SUB TNZ HTR | CMPAR2 NMBRS NMBRS+1 NMBRS+2 SUM SUM,1 LØØP2 THREE LØØP2 ØNE LØØP2+1 ØNE LØØP2+2 LØØP2+2 LØØP2+2 LØØP2+2 LØØP2+2 LØØP2 | Add 3 numbers Write sum on tape B Modify instrs. Test for last sum |
| ØNE THREE N SUM | DEC DEC | 1 3 | |
| SETWD1 SETWD2 CMPAR1 CMPAR2 | READC CLA ADD | NMBRS,1 NMBRS | (READC NMBRS+n,1) (NMBRS+2+n) |
| NMBRS ERRØR | BSS | 3000 | (INTENDINGTETII) |

Chapter 8 INDEX REGISTERS

(R)-----(141.8 - 142.7)-----

THE INDEX REGISTERS

The 709 and 7090 computers each have three index registers, designated 1, 2, and 4. (The 7094 computer has seven index registers.) Associated with most instructions is a tag which specifies one of these registers. Bits 18-20 in the instruction word comprise the tag field, pictured in Fig. 8.1 below. This 3-bit field may contain the integers 0, 1, 2, and 4.* A tag of 0 indicates that




Fig. 8.1 Format of 7090 instruction.

no index register is specified, whereas a nonzero integer designates a particular one. The symbol XR is used for "index register," and XR1, XR2, and XR4 refer to the specified registers. Each index register contains 15 bits.

The seven index registers of the 7094 are designated 1, 2, ..., 7, and the tag field is the same as the other computers. Integers 0, 1, ..., 7 are used as described above.

A tag is indicated in FAP by placing its numerical designator in the variable field, after a comma following the address, without an intervening blank space. The following instructions, shown both in symbolic and assembled form, indicate the use of XRI and XR4, respectively:

| Machine word | Symbolic | instruction |
|------------------|----------|-------------|
| +0500 00 1 04500 | CLA | LIST,1 |
| +0400 00 4 04512 | ADD | LIST+10.4 |

^{*}The integers 3, 5, and 6 may be used in the multiple-tag mode. Refer to the IBM 7090 Manual.

The extra blank space, just to the left of the tag, is included in the assembled machine word for clarity.

In an instruction with no tag (zero in the tag field), the address of the word that is processed is simply the operand address. In an instruction with a tag, however, the address of the processed word is the operand address decreased by the contents of the specified index register. This address modification is automatic and temporary; the instruction does not change, but the effect is as though it were changed during the execution of the instruction. As an example, let the C(XR1) = 100; the instruction

ADD WØRD.1

will cause the C(WØRD-100) to be added to the accumulator.

(R)-----(143.1 - 143.9)-----

INSTRUCTIONS

LOAD INDEX FROM ADDRESS (LXA Y,T) (+0534); 2 cycles. The $C(Y)_{21-35}$ replaces the contents of the specified index register. The C(Y) is unchanged.

ADDRESS TO INDEX TRUE (AXT Y,T) (+0774); l cycle. Positions 21-35 (Y) of this instruction replace the contents of the specified index register.

The following examples illustrate these instructions; (1) if the C(NUMBER) = 500, the instruction

LXA NUMBER, 1

places the number 500 in XR1; (2) the instruction

AXT 1000,1

places the number 1000 in XR1.

Several indexing instructions are similar to two-address instructions; they contain two operands. These instructions have a fourth field, the decrement field, which has 15 bits; it is pictured in Fig. 8.2. In these instructions, the operation code occupies only three bits,




Fig. 8.2 Format of certain indexing instructions

S, 1, and 2; the decrement field occupies bits 3-17. The 15-bit, unsigned number in the decrement field is the decrement.

TRANSFER WITH INDEX INCREMENTED (TXI Y,T,D) (+1); 2 cycles. The decrement of this instruction is added to the contents of the specified index register, and the sum is placed in the index register. The computer takes its next instruction from location Y.

This instruction does two distinct things, independently of each other: it modifies an index register by a specified amount and it transfers control unconditionally.

The form of the instruction in FAP format is the following:

TXI NEXT, 2, 26

This instruction increases the C(XR2) by 26 and transfers control to NEXT; if the address of NEXT is Oll47, then this instruction is pictured in Fig. 8.2. Note that the decrement is placed in the variable field, directly after the tag with an intervening comma. The three fields in the variable field, the address, tag, and decrement, appear in that order, but appear in the reverse order within the instruction.

Frequently, it is necessary only to modify the index register without transfering control elsewhere; the following form is then used:

TXI *+1,2,26

The decrement may be written as a negative number:

TXI NEXT, 1, -10

Here, the C(XR1) is decreased by 10. Since decrements are unsigned numbers, the 2's complement is placed in the instruction word; the 2's complement of 12_8 (10) is 77766_8 , so that the assembled word for this last instruction is

+1 77766 1 01147

If the C(XR1) = 248 (20) prior to execution of this instruction, it is 000248 + 777668 = 000128 (mod 1000008) afterward; 128 = 10.

TRANSFER ON INDEX LOW OR EQUAL (TXL Y,T,D) (-3); 2 cycles. If the contents of the specified index register is less than or equal to the decrement of this instruction,

the computer takes its next instruction from location Y. If the contents of the index register is greater than the decrement, the computer takes the next instruction in sequence.

TRANSFER ON INDEX HIGH (TXH Y,T,D) (+3); 2 cycles. If the contents of the specified index register is greater than the decrement of this instruction, the computer takes its next instruction from location Y. If the contents of the index register is less than or equal to the decrement, the computer takes the next instruction in sequence.

These last two instructions are conditional transfer instructions; a condition in an index register is tested. An example of the former instruction is the following:

TXL LØØP,4,3

Control goes to LØØP if the C(XR4) is less than or equal to 3.

(M)-----(143.9 - 144.3)-----

(The following comments apply to 143.9 - 144.3.) The following correspondence of instructions exists:

| DELTA 63 | <u>IBM 7090</u> |
|----------|------------------------------|
| SETXRI | AXT |
| SETXR | LXA |
| INCRXM | TXI with an address of "*+1" |
| XJUMP | TXL (approximately) |
| | |

(M)-----(144.4 - 144.10)-----

(The following comments apply to 144.4 - 144.10.)

THE VARIABLE FIELD

The material applies equally well to FAP, except for the examples of instructions. Those instructions, however, are merely illustrative.

(R)-----(145.6 - 146.3)-----

Example 8.1 Compute the value of \mathbf{x}^n . This problem was previously coded in Example 7.2. The result is placed in P.

In this program, XRl is used to represent the index i of Example 7.2. XRl is set to 1 initially and increased by 1 each loop cycle, after the multiplication occurs. Then a test of the C(XRl) is made by a TXL instruction; when the index i exceeds n, after just being increased, the computation must cease and control passes to DØNE instead of being returned to MLTPY for further multiplication.

A test for the case n=0 is included by a test for 0. Prior to this, 1 is stored in P to allow for this possibility. If $n \neq 0$, P is later set to x^n .

Initially, it is assumed that n is a known number; it is coded in the decrement of the TXL instruction.

| Locn. | Oper. | <u>Var. Field</u> | |
|-------------|--------------------------|--------------------------------|---|
| START | AXT CLA STØ | l,1 ØNE P | Set 1 = 1 Set P = 1 |
| | Ĉ LA TZE LDQ | N DØNE ØNE | Out if $n = 0$ |
| MLTPY | MPÝ TXI TXL STØ | X *+1,1,1 MLTPY,1,n P | <pre>p·x to p i+l to i Test for i = n</pre> |
| DØNE | HTR | | |
| N X P | | n | |
| ØNE | DEC | 1 | |

Note that in this program, n is an integer, placed initially in the decrement of the TXL instruction. Normally, n would be supplied as data and would be stored in the decrement during the running of the program.

An alternate approach is to have the XR value run backwards, from n down to 1, decreasing by 1 each loop cycle. This is more common in FAP, because of the fact that effective addresses are formed by subtraction of index register contents. The following program uses this approach. The index register is initially set to n; it is tested for equality with 1 at the end of the loop (actually it is tested to see if it exceeds 0). As long as i exceeds 0, control returns to MLTPY. The initial test for zero n is done with a TXL instruction.

| | Locn. | Oper. | <u>Var. Field</u> | |
|----|-------------|-------------------|----------------------------|--|
| | START | LXA CLA STØ | N,1 ØNE P | Set i = n Set P = 1 |
| | | TXL LDQ | DØNE,1,0 ØNE | Out if $n = 0$ |
| | MLTPY | MPY TXI TXH | X *+1,1,-1 MLTPY,1,0 | p·x to p i-l to i Test for i = l |
| | DØNE | STØ HTR | P | |
| | N X P | | n | |
| | ØNE | DEC | 1 | |
| (R |) | | (146.4 - 14 | 6.8) |

Example 8.2 Determine the sum of a given set of n numbers. The numbers are stored in the block beginning at NUMBRS; their sum is to be placed in SUM.

This problem was previously coded in Example 7.3. The ADD instruction must refer to all n numbers in sequence, so that it is tagged; XRl is used. The effective address initially must be NUMBRS; it must then be NUMBRS+1, etc. Since index registers decrement direct addresses, it is most convenient to provide a direct address that includes the size of the block to be processed. If the index register is set to that size, the initial effective address is that of the first word in the block. If the final index register value is 1, the final effective address is that of the last word in the block. This approach is feasible if the quantities to be processed are stored in ascending memory locations.

Initially, we assume that n is known to be 100. The operand address of the ADD instruction is NUMBRS+100, while the index register is initially 100; the final value of the index register is 1, so that the final effective address is NUMBRS+99, the address of the 100th and final number.

| Locn. | Oper. | Var. Field | |
|---------------|--|---|------------------------------|
| LØØP | STZ AXT CLA ADD TXI TXH | SUM 100,1 SUM NUMBRS+100,1 *+1,1,-1 LØØP,1,0 | Add a number Test for end |
| DØNE | STØ HTR | SUM | |
| SUM NUMBRS | BSS | 100 | |

If n is a variable of the problem, as it usually is, it is necessary to set the address of the ADD instruction during the run of the program. For this purpose, the data instruction at XNUMBR is used, and the STA instruction sets the address. (Alternately, the decrement of an indexing instruction can be set, as in the first program in Example 8.1.) However, it is still necessary to know the upper bound on n, so that a block can be set aside. Assume that bound is 100; the resulting program follows.

| Locn. | Oper. | Var. Field | |
|------------------------------|---|--|----------------------------|
| LØØP | CLA ADD STA STZ LXA CLA ADD TXI TXH | XNUMBR N LØØP SUM N,1 SUM **,1 *+1,1,-1 LØØP,1,0 | Set ADD instr. (NUMBRS+n) |
| DØNE | STØ HTR | SUM | |
| SUM N XNUMBR NUMBRS | | NUMBRS 100 | |

The "**" in the variable field of the second ADD instruction indicates that an address is to be supplied when the program is run.

-----(147.2 - 147.8)----

Example 8.3 Write a program to evaluate a polynomial of order n, for n as large as 100. The number n, the coefficients, and the variable x are located in N, the block starting at CØEFF, and X, respectively. This program was previously coded in Example 7.4.

| Locn. | Oper. | Var. Field | |
|--------------------------------|---|---|---|
| LØØP | CLA ADD STA LXA LDQ MPY XCA ADD XCA TXI TXH STQ HTR | XCØEFF N LØØP+2 N,1 CØEFF X **,1 *+1,1,-1 LØØP,1,0 Q | Set ADD instr. bo to MQ C(AC)·x + b ₁ to AC |
| Q N X XCØEFF CØEFF | BSS | CØEFF+1 101 | |

Three more indexing instructions are described. first two permit the contents of an index register to be saved in storage. The third combines the operations performed by the pair of TXI and TXH instructions in the last four programs into one instruction.

STORE INDEX IN ADDRESS (SXA Y.T) (+0634): 2 cycles. The contents of the specified index register replaces the

C(Y)21-35. The C(Y)S,1-20 is unchanged.

STORE INDEX IN DECREMENT (SXD Y,T) (-0634); 2 cycles.
The contents of the specified index register replaces the

 $C(Y)_{3-17}$. The $C(Y)_{5,1,2,18-35}$ is unchanged. TRANSFER ON INDEX (TIX Y,T,D) (+2); 2 cycles. If the contents of the specified index register is greater than the decrement of this instruction, the number in the index register is decreased by the decrement and the computer takes its next instruction from location Y. the contents of the index register is less than or equal to the decrement, the index register is unchanged and the computer takes the next instruction in sequence.

The action of this instruction is pictured in Fig. 8.3. Location Y in this instruction is usually the return point in a loop and hence precedes the test at the TIX instruction.




Fig. 8.3 The TIX instruction.

Example 8.4 Given a set of n numbers in LIST, count the number of negative numbers present; n is at most 1000. Place the count in CØUNT.

This problem was analyzed in Section 2.2. A flow-chart appears in Fig. 8.2 in the book. Index i counts loop cycles and index j counts the number of negative integers. XRl and XR2 are used for these, respectively. At the end of the program, the C(XR2), the desired count, is placed in CØUNT.

The TIX instruction is used for loop control and the STA instruction is used to set the address of the CLA instruction that places a number in the AC for testing.

| Locn. | Oper. | Var. Field | |
|-----------------------------------|---|--|--|
| I J TEST INCRSE TIXPT | SET SET CLA ADD STA LXA AXT CLA TZE TPL TXI TXI SCA HTR | 1 2 XLIST N TEST N,I O,J **,I TIXPT TIXPT *+1,J,1 TEST,I,1 CØUNT,J | Set index symbols Set address of instr. Set index i Zero index j (LIST+n) No count if 0 No count if + j+l to j (if number is -) Store count |
| N CØUNT XLIST LIST | BSS | LIST 1000 | |

Example 8.5 Given 80 numbers, find the sum of the tenth powers of the numbers. The numbers are stored in TABLEZ; the sum is to go in SUMZ.

This problem was analyzed in Section 2.4 (page 36):

a flowchart appears in Fig. 8.3 in the book.

Since the flowchart shows two nested loops, two index registers are required for the two indices i and j. The current value of the accumulator during the multiplication process is called p. The inner loop of this problem, which computes the tenth power of a number, is similar to the loop in Example 8.1. The outer loop, which sums the powers, is similar to the loop in Example 8.2. Summation cannot accumulate in the AC, since that register is also used during multiplication. Therefore the computed partial sums are stored in SUMZ. Symbolic indices are not used, although they would serve well in this program. Because the number of inner and outer loop cycles are known, addresses can be coded into the program.

| Locn. | Oper. | <u>Var. Field</u> | |
|----------------|----------------------|--------------------------|--|
| LØØPI | STZ AXT AXT | SUMZ 80,1 10,2 | Clear sum |
| | LDQ | ØNE | - number to m(AC) |
| LØØPJ TESTJ | MPY TIX XCA | TABLEZ+80,1 LØØPJ,2,1 | p·number to p(AC) j+1 to j and test |
| SUMI | ADD STØ | SUMZ SUMZ | Sum+p to Sum |
| TESTI | $	extstyle{TIX} HTR$ | LØØPI,1,1 | |
| ØNE SUMZ | DEC | 1 | |
| TABLEZ | BSS | 80 | |

Example 8.6 Given a list of 1000 integers, sort them into negative and positive integers, and compute the sums of the two lists.

The numbers ai start at location LIST. Let the negative integers be placed in the block starting at NEGLST and the positive integers be placed in the block starting at PØSLST. Let Nj be the jth location in the NEGLST block; let P_k be the kth location in the PØSLST block. Place the sums in NEGSUM and PØSSUM; let S_n and S_p be the negative and positive sums. A flowchart appears in Fig. 8.4 in the book.

Three index registers are to be used. XRl is the loop control XR (index \underline{i}); XR2 and XR4 will be used as pointers to designate where in NEGLST and PØSLST the integers are to be stored (indices \underline{j} and \underline{k}). Since index registers modify by decrementing rather than by incrementing, the index register contents must be decreased each time entries are made into the tables. Thus, to store a positive number this sequence is used:

| Oper. | <u>Var. Field</u> |
|-------|-------------------|
| STØ | PØSLST+1000,K |
| TXI | MØD,K,-1 |

The first instruction stores the number, and the second modifies XR4 (\underline{k}) so that the next time a positive number is stored, it is placed in the next word in the list. The TXI instruction transfers control to MØD, where the TIX instruction controls the outer loop. In this manner, XR4 indicates at any time the next available location for

storage of an integer. The same is true for XR2. These index registers point to the locations in memory; hence they are called pointers when so used.

| Locn. | Oper. | Var. Field | |
|--|--------------------------|---|--|
| I J K | SET SET SET STZ | 1 2 4 NEGSUM | Set index symbols |
| | STZ AXT AXT AXT | PØSSUM 1000,I 1000,J 1000,K | Set main counter Set j,k counters |
| FETCH | CLA TPL | LIST+1000,I PLUS | Fetch a number |
| MINUS | STØ ADD STØ TXI | NEGLST+1000,J NEGSUM NEGSUM MØD,J,-1 | Test sign Store in list Sn + no. to Sn |
| PLUS | STØ ADD STØ TXI | PØSLST+1000,K PØSSUM PØSSUM *+1,K,-1 | Modify j Store in list Sp + no. to Sp |
| MØD | TIX HTR | FETCH, I, 1 | |
| NEGSUM PØSSUM LIST NEGLST PØSLST | BSS BSS BSS | 1000 1000 1000 | |

The number of entries in NEGIST and PØSIST are available in the index registers after the program is finished, in complemented form. For example, XR2 contains the difference between 1000 and the number of negative numbers.

Two methods of loop control have been used several places in the examples in this chapter. One method uses the TXI-TXH pair of instructions; the other uses the TIX instruction. In the examples here, both approaches accomplish the same functions: (1) index modification by constant amounts and (2) testing for the end of the looping process. In both cases, also, the index runs from an initial value, n, down to a final value, usually 1, in steps of 1: n, n - 1, n - 2, ..., 3, 2, 1. If, however, it is desired that the index run from one limit down to another, where the lower limit is not equal to or less than the decrementing amount (the step), the TIX instruction

cannot be used; the TXI-TXH pair is required. Assume, for example, that the index is required to run as follows: 100, 98, 96, ..., 44, 42, 40. These instructions can be used:

As soon as the index decreases to 38, the loop will stop. The TIX instruction cannot provide this flexibility.

THE TIME-SPACE BALANCE

This material is discussed in the book. The coding example for the 7090 is the following.

| Locn. | Oper. | Var. Field | |
|-------|--|---|----------------------------------|
| LØØP | CLA AXT ADD ADD ADD TXI TXH STØ | ZERØ 60,1 NUMBRS+60,1 NUMBRS+61,1 NUMBRS+62,1 *+1,1,-3 LØØP,1,0 SUM | Add 3 numbers Modify index by 3 |
| 3) | | (At 154.7 | 7) |

NONLOOP INDEX REGISTER USAGE

When index registers are used as counters, their contents generally start at 0 or 1 and are increased regularly, usually by steps of 1. When used as pointers, however, their contents usually decrease so that they point to successive memory words at increasing memory addresses; this is due to the decrementing nature of these registers.

TABLE-LOOK-AT

(S

PLACE ADDRESS IN INDEX (PAX 0,T) (+0734); 1 cycle. The $C(AC)_{21-35}$ replaces the contents of the specified index register. The C(AC) is unchanged.

No address is involved, although a tag is necessary. To indicate that the integer in the variable field is a tag rather than an address, a comma must precede the tag. This is required by the convention in Section 8.1 in the book. An example of one instruction is the following:

PAX 0,2

Another useful instruction is the following.
PLACE INDEX IN ADDRESS (PXA 0,T) (+0754); 1 cycle.
The contents of the specified index register replaces the C(AC)21-35 and the remainder of the AC is cleared. (If the tag is 0, the AC is cleared completely.)

This instruction is approximately the opposite of PAX, except that the rest of the AC (bits S,Q,P,1-20) is cleared. Thus the instruction

PXA 0,0

may be used to clear the AC.

Example 8.7 Given 2000 positive integers, all less than 100 in value, determine a histogram as follows: compute the distribution of integers in ten equal intervals: 0 - 9, 10 - 19, ..., and 90 - 99. The integers are located in the block starting at LIST.

The interval to which each integer belongs can most readily be found by dividing it by 10, discarding the remainder. If the quotient is q, the integer lies in the (q+1)th interval.

The value q is then used to set an index register and thereby to select one of 10 counters, which is then incremented by 1. These counters count the number of integers in the 10 intervals. A flowchart is drawn in Fig. 8.5 in the book. The 10 counts are n_1 , n_2 , ..., n_{10} .

| Locn. | Oper. | Var. Field | |
|--------|--|---|---|
| | AXT STZ TIX AXT | 10,2 CTABLE+10,2 *-1,2,1 2000,1 | Clear block |
| NEWØNE | LDQ PXA DVP XCA PAX CLA ADD STØ TIX HTR | LIST+2000,1 0,0 TEN 0,2 CTABLE+9,2 ØNE CTABLE+9,2 NEWØNE,1,1 | Fetch an integer Clear AC Int./10 to AC to XR2 Fetch proper counter nq + 1 to nq |

| Locn. | Oper. | Var. Field | |
|------------------------------|--------------------------|-----------------------|-----------------|
| ØNE TEN CTABLE LIST | DEC DEC BSS BSS | 1 10 10 2000 | The 10 counters |
| (R) | | (156.7 - 15 | 7.8) |

PUSH-DOWN LISTS

Example 8.8 The block of 1000 words at PDLIST contains a set of k items (numbers), the first of which is located in PDLIST, the head of the list. The items are stored in successive memory words; the number (1000-k) is stored in XR4.

The following actions occur:

- (1) An item is added to the bottom of the list, and the C(XR4) is decreased by 1 to reflect the addition.
- (2) An item is removed from the top of the list, the list is moved up in its entirety one position, and the C(XR4) is increased by 1 to reflect the removal.

The sequence of these actions is unknown; they may occur in any sequence, e.g., (1), (2), (2), (2), (1), This situation may be likened to a purchase order processing scheme, where orders are handled in the order received; new orders go at the bottom while the top order is processed first. This approach is sometimes called "first-in-first-out" sequencing.

The number k may be zero, but we assume it is never negative; that is, no more items are removed than are added,

if we start with an empty list.

Two subprograms (or <u>routines</u>) are required; one to add an item and one to remove an item. These must be coded independently, since that is how they are used. Let the item to be removed be stored in ØLD.

The add-item routine (ADDITM) consists of these steps:

- 1. The C(NEW) must be placed at the bottom of the list; the address of the first free location is given as PDLIST+1000,4 since the C(XR4) is -k, the number of items in the list.
- 2. The C(XR4) must be decreased by 1. The flowchart in Fig. 8.6a in the book shows the ADDITM routine. The ith word in PDLIST is L_i .

The remove-item routine (REMITM) consists of these steps:

- 1. The C(PDLIST), the first item, must be stored in \emptyset LD.
- 2. The k-l remaining items must be moved up one word each.
- 3. The C(XR4) must be increased by 1.

To accomplish the movement of k-l items, a loop is established. The TXI-TXH pair of instructions is used because the index runs from 1000 down to 1002 - k; to effect this, the decrement in the TXH instruction must be 1 less, 1001 - k. After XR4 is increased by 1 so that it contains this number, its contents are placed in the TXH decrement by the SXD instruction.

| Locn. | Oper. | Var. Field | |
|--------|--------------------------|--|-------------------------------------|
| ADDITM | CLA STØ TXI | NEW PDLIST+1000,4 *+1,4,-1 | Put item at bottom of list |
| REMITM | CLA STØ TXI SXD | PDLIST ØLD *+1,4,1 TEST,4 | Put first item in ØLD XR4: 1001 - k |
| MØVE | AXT CLA STØ TXI | 1000,1 PDLIST+1001,1 PDLIST+1000,1 *+1,1,-1 | Move k - 1 items up 1 position |
| TEST | TXH | MØVÉ,í,** | (1001 - k) |
| (M) | | (159.4 - 16 | 1.5) |

(The following comment applies to 159.4 - 161.5.) This correspondence exists:

| | IBM 7090 | DELTA 63 | |
|-----|--------------|----------|--|
| | CLA | LØAD | |
| (R) | (162.4 - 164 | 4.6) | |

USING INDIRECT ADDRESSING

The following pseudo-operation is also used to set aside blocks of storage in memory. Under certain conditions, it is more useful than BSS.

BES (Block ending with symbol). A block of words of the size indicated in the variable field of this pseudo-operation is set aside for later use at the point in the program at which this card occurs. The location associated with the symbol appearing in the location field is the first address after the block. Thus, in the following

LIST BES 200

if the last location used before the block was 00300, then 00301 through 00610, 3108 (200) locations long, are set aside for the block, and location 00611 is associated with LIST.

Example 8.9 Given five blocks of numbers and a sorted list of the starting addresses of the blocks, write a program to process the blocks in the indicated sequence. The program is to be written so that each number to be processed is loaded into the accumulator and processed in some manner. (This processing is not of interest here and is therefore not coded.)

Much detail and analysis of this problem is given in the book. Note, however, that the addresses in the SØRTED block are the BES type. The coding in FAP follows.

| Locn. | Oper. | <u>Var. Field</u> | |
|-------|--|---|----------------------------|
| START | AXT LXA C LA* | 5,2 BLSIZE,1 SØRTED+5,2 | Set i index Set j index |
| | (Proces | ssing routine he | re) |
| | TIX CAL ADD SLW TIX HTR | START+1,1,1 START ØNE START START,2,1 | |

Chapter 9 SEQUENCING IN MEMORY

(M)-----(168.2 - 168.6)-----

(The following comment applies to 168.2 - 168.6.)
The 7090 compare instruction is abbreviated as CAS, and bits S and 1-35 of the accumulator are involved.

(R)-----(168.7 - 169.8)------

Example 9.1 Given a set of n numbers (a₁,a₂,...), determine the largest number. The numbers, of which there are no more than 1000, are stored in the block starting at SET: thelargest number is to be stored in BIG.

A flowchart appears in Fig. 9.1 in the book. Initially, the first number is placed in the AC. Then, the C(AC) is successively compared with a2, a3, ..., until a larger number is found. When a larger number is found, it is placed in the AC and the process repeats, the C(AC) being compared to all numbers next in sequence. After all numbers are tested, the AC contains the largest number in SET; it is stored in BIG. The flowchart indicates that the index is initially set to 1, which causes all to be compared to itself. Although unnecessary, this is done for uniformity with loops in other programs.

| Locn. | Oper. | <u>Var. Field</u> | |
|-------|--|---|--|
| | CLA ADD STA STA CLA LXA | XSET N FETCH FETCH+3 SET N,1 | Set instructioss |
| FETCH | CAS TRA TRA CLA | **,1 NEXT NEXT **,1 | (SET+n) C(AC) greater C(AC) equal C(AC) less; a, to AC |
| NEXT | TIX STØ HTR | FETCH,1,1 BIG | |

(Contid.)

| Locn. | Oper. | <u>Var. Field</u> |
|-------------------------|-------|-------------------|
| BIG N XSET SET | BSS | SET 1000 |
| (S) | | (At 170.1) |

The 7090 computer has a number of test instructions that are of the skip variety; each tests a condition within the computer and causes the computer to continue in sequence or skip one instruction, depending on the outcome of the test. Two such instructions are the following.

STORAGE ZERO TEST (ZET Y) (+0520); 2 cycles. If the $C(Y)_{1-35}$ is zero, the computer skips the next instruction and proceeds from there. If it is not zero, the computer takes the next instruction in sequence. The C(Y) is unchanged.

STORE NOT ZERO TEST (NZT Y) (-0520); 2 cycles. If the $C(Y)_{1-35}$ is not zero, the computer skips the next instruction and proceeds from there. If it is zero, the computer takes the next instruction in sequence. The C(Y) is unchanged.

FIXED BRANCHING

CLEAR AND SUBTRACT (CLS Y) (+0502); 2 cycles. The negative of the C(Y) replaces the C(AC)S, 1-35. Positions P and Q of the AC are set to zero. The C(Y) is unchanged.

Example 9.2 Code a branch point that sends control alternately to operations P and Q.

There are a number of ways to code an alternating branch point. Using instructions already studied, we shall base the decision on the sign of a number in memory. The sign is reversed every time control is sent to the branch point, after which the sign is tested with a TPL instruction. Since the sign is alternately plus and minus, the branching occurs. A flowchart appears in Fig. 9.2 in the book.

| Locn. | Oper. | Var. Field | |
|--------|-------------------|------------------|-----------------------|
| | CLS STØ | SIGNWD SIGNWD | Change sign of SIGNWD |
| | $\dot{	ext{TPL}}$ | ØPERP | Tra to oper. P |
| | \mathtt{TRA} | ØPERQ | Tra to oper. Q |
| SIGNWD | DEC | 1 | |

If the initial sign of SIGNWD is plus (as here), control will first go to Q, since the sign is changed before the test. The C(SIGNWD) will be alternately +1 and -1.

Example 9.3 Code a branch point that sends control to one of four operations in cyclic sequence: P, Q, R, S, P, Q,

A tagged TRA instruction is used to produce a cycling transfer of control (with XR1). The effective address of this instruction is BRANCH, BRANCH+1, ..., BRANCH+3, in sequence, sending control, respectively, to ØPERP, ØPERQ, ..., ØPERS. Control then goes to operations P, Q, R, and S. To produce these effective addresses, XR1 is set to 3, 2, 1, 4, 3, 2, 1, Decreasing the C(XR1) by 1 is no problem, but following 1 with 4 requires special treatment. Initially, early in the program, the C(XR1) is set to 4 and is then decreased by 1 just prior to each transfer at the branch point. A TXH instruction tests for the case when the (XR1) falls to 0, at which time it is reset to 4 before the transfer.

A flowchart appears in Fig. 9.3 in the book.

| Locn. | Oper. | Var. Field | |
|-----------------|---|--|---|
| | AXT TXI TXH | 4,1 *+1,1,-1 | (Set early in program) |
| JUMPS BRANCH | TXA AXT TRA TRA TRA TRA TRA | JUMPS,1,0 4,1 BRANCH+4,1 ØPERP ØPERQ ØPERR ØPERS | Test index; tra if 1 or greater; reset if 0 C(XR1) = 4 3 2 1 |

The program can be made slightly simpler with the use of indirect addressing, flagging the first TRA instruction (at JUMPS) and removing the operations from the next four instructions. The extension of this technique to any number of paths is straightforward.

VARIABLE BRANCHING

Example 9.4 Code a branch point that sends control to one of five locations (X1, X2, ..., X5) if the C(DIGIT) = 1, 2, ..., 5, respectively.

This problem is similar to the four-way branching problem of Example 9.3, except that the branching depends on the data. (Presumably, the C(DIGIT) is determined

during the program execution and thus depends on data.) All that is necessary is that the C(DIGIT) be loaded into an index register and that a jump be effected with a tagged TRA instruction.

| Locn. | Oper. | Var. Field |
|--------|-------------|---|
| JTABLE | LXA TRA* | DIGIT,1 JTABLE+5,1 X5 X4 X3 X2 X1 |

If the C(DIGIT) = j, then j is placed in XR1 nd the effective address of the TRA instruction is JTABLE+5-j, so that a transfer to Xj occurs, as required. A check on the C(DIGIT) might be necessary to avoid an erroneous transfer.

Example 9.5 Code a branch point that sends control to one of eight locations (LO, Ll, ..., L7), depending upon the signs of three variables, a, b, and c, in the following manner:

Two distinct approaches are possible here. In one, the signs of the three variables are tested in sequence; an eight-way branch results. A flowchart is given in Fig. 9.4a in the book. In the other, a digit j is built up for an eventual jump to location Lj. Weights can be assigned to the algebraic signs of the variables:

As the signs are checked, the appropriate weights are summed to form the proper value of j. Finally, j is used to modify a transfer address as in the last example.

| Locn. | Oper. | Var. Field | | |
|------------|-------------------|----------------------------------|--------------------|--|
| | AXT CLA TMI | 0,1 A *+2 | O to j Test a | |
| | TXI CLA TMI | *+1,1,+1 B *+2 | j+1 to j Test b | |
| | TXI CLA TMI | *+1,1,+2 C *+2 | j+2 to j Test c | |
| BRANCH | TXI TRA* | *+1,1,+4 BRANCH+7,1 L7 | j+4 to j | |
| | | L6 L5 L4 L3 L2 L1 | | |
| , \ | | (176 h | 170 71 | |

Example 9.6 Five coding sequences are available for use in a computer problem: A, B, C, D, and E. They are to be used in sequence three ways, depending upon which of three conditions is met by data being processed:

Case 1: use A, B, and D.
Case 2: use A, C, D, and E.
Case 3: use B, C, and D.

Two approaches are analyzed and flowcharted in the book. The first method uses a pair of instructions to effect the switching as follows:

| Oper. | Var. Field | | | | |
|------------|---------------|------|---|----|------|
| CLA TZE | INDA SKIPA | Skip | A | if | zero |

The second method uses the following types of instructions before each box:

| TRA | *+3,1 | |
|-----|-------|----------------------|
| TRA | *+2 | Here if $C(XR1) = 2$ |
| TRA | SKIPA | Here if $C(XR1) = 1$ |

Chapter 10 SUBROUTINES

Example 10.1 Write a program to evaluate e:

$$e = a^2 + b^2 + c^2 + d^2$$

The squares, as they are computed, must be stored temporarily. A three-word block (TEMP) is set aside for this purpose. As in earlier programs, it is assumed all products are small enough to remain in the MQ with fixed-point multiplication.

| Locn. | Oper. | Var. Field | |
|-------|--------------------------|-------------------------------|-----------------|
| SUMSQ | LDQ MPY STQ | A A TEMP | Square a |
| | LDQ MPY STQ | B B TEMP+1 | Square b |
| | LDQ MPY STQ | C C TEMP+2 | Square c |
| | LDQ MPY XCA | D D | Square d |
| | ADD ADD ADD STØ | TEMP TEMP+1 TEMP+2 E | Sum the squares |
| TEMP | BSS | 3 | |
| (R) | | (185.4 - 185 | 5.9) |

Example 10.2 Write three open subroutines, each of which computes the sum of a set of numbers; the sets are

50, 100, and 250 in size.

The sets begin at locations LIST1, LIST2, and LIST3; place their sums at SUM1, SUM2, and SUM3, respectively. Assume that the latter three locations are cleared.

| Oper. | <u>Var. Field</u> |
|-------|-------------------|
| AXT | 50,1 |
| PXA | 0,0 |
| ADD | LIST1+50,1 |
| TIX | *-1,1,1 |
| STØ | SUM1 |
| AXT | 100,1 |
| PXA | 0,0 |
| ADD | LIST2+100,1 |
| TIX | *-1,1,1 |
| STØ | SUM2 |
| AXT | 250,1 |
| PXA | 0,0 |
| ADD | LIST3+250,1 |
| TIX | *-1,1,1 |
| STØ | SUM3 |

(S)-----(At 186.4)-----

MACRO-INSTRUCTIONS

In BE-FAP, the coding sequence defining the basic structure of an open subroutine is delimited by the pseudo-operations MACRØ and END.* There is no ambiguity between this END and the last card of a FAP program because each MACRØ pseudo-operation is matched by the assembler to an END pseudo-operation.

The routine of Example 10.2 would be written as follows as a macro-definition:

| Locn. | Oper. | Var. Field | |
|--------|---|---|----------|
| SUMBLK | MACRØ AXT PXA ADD TIX STØ END | A,B,C B,1 O,O A+B,1 *-1,1,1 | Clear AC |

^{*}BE-FAP is the assembler at Bell Telephone Laboratories for use with the 7090 and 7094 computers; it is widely used, with variations, at other installations of that computer.

(R)-----(188.1 - 188.5)-----

TRANSFER OF CONTROL

A special instruction is available for the purpose of transfering control to a closed subroutine.

TRANSFER AND SET INDEX (TSX Y) (+0074); 2 cycles. The 2's complement of the computer's instruction counter contents is placed in the specified index register. The computer takes its next instruction from location Y.

By storing in an index register the location of the transfer instruction, i.e., the location from where control came, a means is provided to return control to the main program. For example, assume control is to return to the instruction following the TSX instruction, i.e., to READY+1 in the following:

Locn. Oper. Var. Field
READY TSX SUBRTE.4

The following instruction, located within the subroutine, effects the return:

TRA 1,4

Let L be the location of the TSX instruction, i.e., the address READY. Since the C(XR4) = -L, the effective address of the transfer instruction is l-(-L), or L+1, as required. The use of the TSX instruction or other instructions to establish a means for the return of control is termed a linkage. By convention, XR4 is almost always used for this purpose. An example of a linkage that does not use index registers is the following. In the main program, these instructions are used:

| Locn. | Oper. | <u>Var. Field</u> | |
|-----------|------------|-------------------|------------------------------------|
| DEMITTANT | CLA TRA | * SUBRTE | Place address of this instr. in AC |
| RETURN | • • • | | Return here |

The subroutine coding is started and terminated by these instructions:

| SUBRTE | ADD STA | TWØ GØBACK | Add 2 to AC to produce return location |
|--------|------------|---------------|--|
| | • • • | • • • | |
| GØBACK | TRA | * * * | |

The location address in the accumulator must be increased by two to effect a return to RETURN.

TRANSFER OF INFORMATION

As an example, if a closed subroutine SUMBLK is written to sum a set of numbers, as coded in Example 10.2, one calling sequence might be:

| Locn. | Oper. | <u>Var. Field</u> |
|-------|-------|---------------------------------|
| MØVE | TSX | SUMBLK,4 LIST1 50 SUM1 |

As seen here, the information stored in the calling sequence may be of several types: (a) the address for a result or the address of one data word may be given (e.g., SUM1); (b) the starting address of a block of words may be given (e.g., LIST1); (c) the size of a block of words may be given (e.g., 50).

The subroutine has the job of obtaining the information for its use from the calling sequence. The effective address of the first word following the TSX instruction is given by "1,4," so that the following instructions are equivalent:

CLA 1,4 CLA MØVE+1

These instructions load the address LIST1 into the accumulator. Similarly, the other arguments in the calling sequence can be addressed with "2,4" and "3,4".

The alternate linkage described, which uses no index registers, can also be used with parameters placed in the words immediately following the transfer to the subroutine.

Within the subroutine, the addition of 2, 3, or 4 to the address in the accumulator at the start provides the addresses of the parameters in the main program. Addition of 5 provides the return address.

Example 10.3 Write the SUMBLK macro-instruction of Section 10.2 as a closed subroutine.

Since all parameters are given in the calling sequence, they must be moved to the body of the subroutine. Three instructions of the form

CLA M,4

where M is 1, 2, and 3, load the contents of the address fields of the calling sequence into the AC. STA instructions store these addresses in the proper places in the routine. The heart of the subroutine, which computes the sum of the numbers in the block, is the same in form as the macro-instruction. Because XRl is used by the subroutine, its contents must be saved. Note that the address at SUBl is set by adding two parameters from the calling sequence.

| Locn. | Oper. | Var. Field | |
|--------|--|---|---|
| SUMBLK | SXA CLA ADD STA CLA STA | SAVEX1,1 1,4 2,4 SUB1 2,4 SUB2 | Save XR1 Fetch list address Add list size Fetch list size |
| | CLA STA | 3,4 SUB3 | Fetch sum address |
| SUB2 | AXT PXA | **,1 0,0 | (size) Clear AC |
| SUB1 | ADD TIX | **,1 *-1,1,1 | (list addr + size) |
| SUB3 | STØ LXA TRA | ** SAVEX1,1 4,4 | (sum address) Restore XR1 |

SAVEXI

This subroutine is generalized so that any calling sequence in the proper form can call upon it. The following calling sequence will result in the summation of the 100 words at LIST2:

TSX SUMBLK,4 LIST2 100 SUM2

Example 10.4 Write SUMBLK as a closed subroutine. Since the size of the block, rather than the address of a location containing the size, is given in the calling sequence, indirect addressing is not used to obtain that parameter. The tag on the ADD instruction (see Example 10.3) must be placed in the calling sequence.

The calling sequence:

Locn. Oper. Var. Field

TSX SUMBLK,4
LIST2+100,1
100
SUM2

The subroutine (note the alternate method of restoring XR1):

| SUMBLK | SXA CLA | SAVEX1,1 2,4 | Fetch list size |
|--------|---------------------|-----------------------|-----------------|
| SUB2 | STA AXT PXA | SUB2 **,1 0,0 | (size) |
| | ADD* TIX STØ* | 1,4 *-1,1,1 3 4 | |
| SAVEX1 | AXT TRA | **,1 4,4 | Restore XR1 |

The flexibility offered by the combined use of indirect addressing and tags on both the direct and indirect addresses is illustrated.

The macro-call:

SUMBLK LIST1,50,SUM1

Example 10.5 Write a closed subroutine for the evaluation of e:

$$e = a^2 + b^2 + c^2 + d^2$$

The calling sequence:

| Locn. | Oper. | <u>Var.</u> | Field |
|-------|-------|-------------------------------|-------|
| | TSX | SUMS A B C D E | Q,4 |

The subroutine:

(Cont'd.)

| Locn. | Oper. | Var. Field |
|-------|----------------------------------|--|
| | ADD ADD ADD STØ* TRA | TEMP TEMP+1 TEMP+2 5,4 6,4 |
| TEMP | BSS | 3 |

In this example, the use of indirect addressing does not slow down the subroutine. In Example 10.4 flagging is effective within a loop that cycled n times. In this subroutine no loop is present.

Example 10.6 Write a program to evaluate

$$F = \sqrt{x} + \sqrt{x^2 - y^2} + (x^2 + y^2 + z^2 + u^2)$$

Two subroutines are assumed available for this purpose: SQROOT, which computes the square root of the C(AC) and leaves the result in the AC, and SUMSQ, as in Example 10.5.

| Locn. | Oper. | Var. Field | |
|-------|--------------------------|------------------------------------|----------------------|
| | CLA TSX | X SQRØØT,4 | x to AC |
| | STØ LDQ | TEMP Y | Store sq. root of x |
| | MPY STQ LDQ | Y TEMP+1 X | Store y ² |
| | MPY SCA | X | _ 2 2 |
| | SUB TSX STØ TSX | TEMP+1 SQRØØT,4 TEMP+1 SUMSQ,4 X Y | Form $x^2 - y^2$ |
| | | U TEMP+2 | (For result) |

(Cont'd.)

| Locn. | Oper. | <u>Var. Field</u> |
|--------------------------|---------------------------------|-------------------------------|
| | CLA ADD ADD STØ HTR | TEMP TEMP+1 TEMP+2 F |
| TEMP X Y Z U | BSS | 3 |

The symbols $SQR\emptyset\emptyset$ T and SUMSQ must be defined.

In Section 8.4, it was pointed out that indirect addressing may be used with tags on both the direct and indirect addresses. This technique is illustrated by an example.

Example 10.7 The block at LISTA contains 100 numbers whose cube roots are to be computed; the results are to be placed in the block at LISTB. Write a routine to perform the operations, making use of a CBROOT subroutine.

It is assumed that CBRØØT has two addresses in its calling sequence, the address of the argument (to be cubed) and the address for the result. A loop is established containing the calling sequence. The addresses in the calling sequence are tagged. Within the subroutine, a flagged reference places one of the arguments in LISTA in the AC; because of the tag, all arguments are fetched in sequence.

| Locn. | Oper. | Var. Field |
|----------------|------------|---|
| BEGIN | AXT TSX | 100,1 CBRØØT,4 LISTA+100,1 LISTB+100,1 |
| | TIX HTR | BEGIN,1,1 |
| LISTA LISTB | BSS BSS | 100 100 |

Within the subroutine, the argument is placed in the AC and the result is subsequently stored in LISTB by the instructions

CIA* 1,4 ...
STØ 2,4 (R)-----(196.4 - 196.5)-----

| Oper. | <u>Var. Field</u> | |
|-------|-------------------|-----------------|
| TZE | 5,4 | Zero return |
| TPL | 6,4 | Positive return |
| TMI | 7,4 | Negative return |

Chapter 11 INPUT-OUTPUT OPERATIONS

(S)-----(At 206.8)-----

Following are some examples of corrections cards used with 7090 monitors:

| | Locn. | Oper. | Var. Field |
|---|-------|-------|--------------|
| octal correction card: decimal correction card: | 237 | ØCT | 050000211145 |
| | 4420 | DEC | 22,33,88 |

As the result of the first card, the octal word 050000211145, which corresponds to the instruction

 $CLA / \emptyset / 11145,2$

is placed at location 00237, overwriting whatever was there previously.

As the result of the second card, the integers 22, 33, and 88 would be placed at locations 04420, 04421, and 04422, respectively. The convention on the use of several fields of a FAP DEC card applies to these correction cards.

ALPHANUMERIC INFORMATION

The 7090 BCD character codes are given in the accompanying table. Six bits are used for each character. The coding is done by the card reader to put information from cards on tape or in memory. The codes listed apply to characters in memory; in some cases, the codes on magnetic tape differ. The code is generally termed binary-codeddecimal or BCD. For compactness, the codes are generally expressed as 2-digit octal numbers, as in the table. The term Hollerith is used synonomously with BCD.

BCD CHARACTER CODES

| Character | BCD code | Character | BCD code | Character | BCD code |
|------------------|--|------------------|---|--|---------------------------|
| 0123456789="+ABC | 00 01 02 03 04 05 06 07 10 11 13 14 20 21 22 | DEFGHI.)-JKLMNØP | 4567013401234567 2222333344444444444 | Q R * (blank) S T U V W X Y Z | 0134012345670134 77777 |
| (R) | | (210.7 | - 211.1) | | |

PSEUDO-OPERATIONS

The FAP assembler has two pseudo-operations for the generation of alphanumeric information within a symbolic program.

(1) BCI (binary-coded information). The first character in the variable field of this pseudo-operation is a decimal digit n, from 1 to 9. The second character is a comma. The following string of 6n characters, if n is in the range from 1 to 9, is stored by the assembler in the n successive computer words at the point in the program at which this card occurs. If n = 10, the comma must appear in column 12, thus providing 60 columns (columns 13 through 72) for characters; 10 BCD words are then generated. Thus, to store 6 words of BCD information, one writes

Locn. Oper. Var. Field

STRING BCI 6,TØDAY THE DATE IS ØCTØBER 24, 1961.

The symbol STRING is assigned to the first word containing this information, which is stored in STRING through STRING+5. If the count n is insufficient to account for the entire string, only the first 6n characters are stored in n words. If the count is too large, blanks fill up remaining space to a total of n words.

- (2) BCD. This pseudo-operation is used in the same manner as BCI, except that the comma is omitted. If 10 BCD words are to be generated, the character 0 must appear in column 12, followed in column 13 by the start of the string.
- (M)-----(211.2 213.2)-----

(The material in 211.2 - 213.2 consists of a typical approach to monitor input-output subroutine usage. Actual usage varies a great deal among 7090 computers.)

Chapter 12 PROGRAM PLANNING

(R)-----(235.1 - 235.4)-----

MINIMIZING RUNNING TIME

The time for each instruction to be executed, in number of cycles, is indicated in the individual instruction descriptions. The 709 cycle time is 12 microseconds, the 7090 cycle time is 2.18 microseconds, and the 7094 cycle time is 2 microseconds.

There are a few general rules that indicate the cycle times of 7090 instructions. (1) Instructions involving only the arithmetic unit registers (AC, MQ, XRs) require 1 cycle; examples are XCA, PAX, and PXA. In addition, TRA, TMI, TPL, and AXT require 1 cycle. (2) Most instructions require 2 cycles. (2) The CAS instruction and some instructions requiring testing of each bit in the AC and/or memory word require 3 to 4 cycles. (4) All floating-point instructions and fixed-point multiplication and division require approximately 2 to 15 cycles, depending on several factors.*

(R)-----(235.8 - 236.3)------

MINIMIZING MEMORY SPACE

Example 12.2 Assume that, at location PUT in a routine, the contents of the accumulator is to be stored in BLØCK if the sequence is being used for processing a list of 1000 numbers or more, and is to be stored in LIST otherwise.

The decision on which version to use is made just before its use. If the C(NUMBER) is nonzero, the version containing the following instruction is used:

Locn. Oper. Var. Field
STØ LIST

^{*}There are some reductions in these figures for the 7094 instructions.

The sequence to set the $\operatorname{ST}\emptyset$ instruction is the following:

| ZERØ | CLA TZE CLA STA TRA CLA STA | NUMBER ZERØ WØRD1 PUT PAST WORD2 PUT | Test NUMBER transfer if zero |
|----------------|---|--|------------------------------|
| PAST | • • • | • • • | The routine |
| PUT | STØ | ** | |
| WØRD1 WORD2 | • • • | LIST BLØCK | |
| (R) | | (240.3 | - 241.6) |

DYNAMIC ALLOCATION

Example 12.3 Assume that the quantities p, q, and r are read initially into memory from data cards, into locations P, Q, and R. Write a program that assigns blocks of words to blocks A, B, C, and D.

(Refer to the book for a description of this problem and an analysis.)

The coding to accomplish the test on the total size of blocks required is the following:

| Locn. | Oper. | Var. Field | |
|-------|---|--|---------------|
| | CLA ADD ADD ADD ADD ADD ADD CAS TRA TRA | P P Q Q R R R TWELVE TØØBIG *+1 | Form 2p+2q+3r |
| | • • • | • • • • | |

(Refer again to the book for further comments.)

| ASSIGN | CLA ADD STØ ADD STØ ADD STØ | BEGINA ASIZE BEGINB BSIZE BEGINC CSIZE BEGIND |
|---|---|---|
| BEGINA BEGINB BEGINC BEGIND A | BSS | A ** ** 24000 |

(Refer again to the book.)

(R)-----(243.1 - 244.10)------

SHIFTING

ACCUMULATOR RIGHT SHIFT (ARS Y) (+0771); 2-4 cycles. The $C(AC)_{Q,P,1-35}$ are shifted right Y bit positions. Bits shifted past position 35 are lost. Vacated positions are filled with zeros.

ACCUMULATOR LEFT SHIFT (ALS Y) (+0767); 2-4 cycles. The $C(AC)_{Q,P,1-35}$ are shifted left Y bit positions. Bits shifted past position Q are lost. Vacated positions are filled with zeros.

LOGICAL RIGHT SHIFT (LGR Y) (-0765); 2-7 cycles. The $C(AC)_{Q,P,1-35}$ and the C(MQ), considered as a single register, are shifted right Y bit positions. Bits leaving position 35 of the AC enter the sign of the MQ. The sign of the AC is unchanged. Bits shifted past position 35 of the MQ are lost. Vacated positions are filled with zeros.

LOGICAL LEFT SHIFT (LGL Y) (-0763); 2-7 cycles. The $C(AC)_{Q,P,1-35}$ and the C(MQ), considered as a single register, are shifted left Y bit positions. Bits leaving the sign of the MQ enter bit 35 of the AC. The sign of the AC is unchanged. Bits shifted past the Q position are lost. Vacated positions are filled with zeros.

ROTATE MQ LEFT (RQL Y) (-0773); 2-4 cycles. The C(MQ) are shifted left Y bit positions in an "end-around" fashion. Bits shifted out of the sign reappear in position 35. No bits are lost.

In addition to these shift instructions, there are two others, LONG RIGHT SHIFT and LONG LEFT SHIFT, that are similar to LOGICAL RIGHT and LOGICAL LEFT. In the LONG

shifts, only bits 1-35 of the AC and MQ shift. The sign of the register that bits are shifted into is made to agree with the sign of the other register, while the latter is unchanged.*

Examples of shifting operations follow. If the C(AC) are (in binary)

QP -11011000000110111000110101011111000110

then execution of the instruction

ARS 10

changes the C(AC) to

QP -0000000001101100000011011100011010101

If the C(AC) and the C(MQ) are respectively (in binary)

QP +000000011010110110000001010010000000

-000001000110100101111111111001001001

then execution of the instruction

LGL 24

changes the contents of these registers to

QP +10100100000010000100011010010111111

If the C(MQ) are (in octal)

+025044210776

^{*}A long left shift (LLS) instruction with an address of O has the effect of moving only the MQ sign to the AC sign. This means may be used in integer division for putting the dividend sign in the AC.

then execution of the instruction

RQL 27

changes the C(MQ) to

-376025044210

Note that the initial "-3" is actually 7. MASKING

Masking is accomplished by the use of the following logical instructions.

"AND" TO ACCUMULATOR (ANA Y) (-0320); 3 cycles. Corresponding bits in the ACP,1-35 and location Y are compared; where both contain a 1 in any position, the bit in the AC is set to 1; where either or both are 0, the bit in the AC is set to 0. The C(Y) is unchanged. The S and Q positions in the AC are set to zero.

"AND" TO STORAGE (ANS Y) (+0320); 4 cycles. Corre-

"AND" TO STORAGE (ANS Y) (+0320); 4 cycles. Corresponding bits in the ACP,1-35 and location Y are compared; where both contain a 1 in any position, the bit in location Y is set to 1; where either or both are 0, the bit in

location Y is set to O. The C(AC) is unchanged.

As an example of the use of the ANA instruction, we assume the following:

octal binary

 $C(AC)_{P,1-35} = 033200577740 = 00001101101000000010111111111111100000$

Then, execution of this instruction

ANA Y

changes the $C(AC)_{P,1-35}$ to the following:

In this manner, any selected portion of the C(AC) may be retained while other portions are masked out. The ANS instruction operates similarly on a word in memory, using the AC as a mask. The 36 bits in positions P and 1-35 of the accumulator comprise what is frequently called the logical accumulator; the subscript "L" will be used to refer to it. Positions S and 1-35 comprise the arithmetic. accumulator, since those bits are involved in arithmetic.

(R)-----(245.3 - 246.9)-----

PACKING AND UNPACKING

Example 12.4 Four positive 9-bit integers are stored in successive words starting at WØRDS. Write a routine to pack them into a single 36-bit word, PACKED. The C(WØRDS) is to be placed in the leftmost 9 bits of PACKED, the C(WØRDS+1) is to be placed in the next 9 bits, and so on.

The AC will be used to accumulate the four numbers; they will be packed there from the right. To accomplish this, each number will be placed in the leftmost portion of the MQ and the AC-MQ double register will then be shifted left, to place the number in the AC. If this is done four times, all four numbers will be packed in the AC; the SLW instruction is used to store the result. A flow-chart appears in Fig. 12-1 below; this flowchart is a computer flowchart for the 7090. An analysis of the packing procedure follows the program.




Fig. 12-1. Flowchart for packing routine.

| Locn. | Oper. | Var. Field | |
|-----------------|--|--|--|
| GETWRD | PXA AXT LDQ RQL LGL TIX SLW HTR | 0,0 4,1 WØRDS+4,1 27 9 GETWRD,1,1 PACKED | Clear AC One number to MQ Shift to left in MQ Shift in AC |
| PACKED WØRDS | BSS | 4 | |

The C(AC)_L and the C(MQ) throughout the execution of this program are listed below; the four loop cycles are shown. The action of the TIX instruction is omitted; effective addresses are listed. The four octal numbers being packed are assumed to be 510, 327, 222, and 106.

| <u>Instruction</u> | $\underline{\text{C(AC)}}_{\text{L}}$ | <u>C(MQ)</u> |
|--------------------|---------------------------------------|--------------|
| LDQ WØRDS | 000000000000 | 000000000510 |
| RQL 27 | 0000000000000 | 510000000000 |
| LGL 9 | 000000000510 | 000000000000 |
| LDQ WØRDS+1 | 000000000510 | 000000000327 |
| RQL 27 | 000000000510 | 327000000000 |
| LGL 9 | 000000510327 | 000000000000 |
| LDQ WØRDS+2 | 000000510327 | 000000000222 |
| RQL 27 | 000000510327 | 222000000000 |
| LGL 9 | 000510327222 | 000000000000 |
| LDQ WØRDS+3 | 000510327222 | 000000000106 |
| RQL 27 | 000510327222 | 106000000000 |
| LGL 9 | 510327222106 | 000000000000 |

At the end of this sequence, the numbers are packed in the ${\rm AC}_{\rm T}$.

Example 12.5 Given a 72-character alphanumeric string, stored in a block from STRING to STRING+11 (6 characters to a word), write a routine to unpack the string, placing each character in the rightmost 6 bits of a word in the block UNPAKD, in the order of appearance in the string.

Each word in the STRING block must be unpacked, its contents being placed in 6 words in UNPAKD. This requires a loop of the form in Example 12.4, except that now unpacking is required. This can be accomplished by loading a word from STRING into the MQ and shifting the AC-MQ pair left 6 bits, putting one character at the right of the AC. After that is stored in UNPAKD and the AC is cleared, another rotation puts the next character into the AC. Surrounding this loop is an outer loop that fetches a new word from STRING each cycle. After that word is unpacked, the next word from STRING is placed in the MQ. A flowchart appears in the book; that flowchart applies to the 7090 if "MQ" is substituted for "MR".

In this program, XR1 and XR2 are used for the outer and inner loop indices i and j, respectively. XR4 is used as a pointer (k), indicating the next available location in UNPAKD for an unpacked character. After each character is stored, the AC must be cleared for the next one. (The indexing discrepancy, described in Section 8.2 of the book, should be recalled.)

| Locn. | Oper. | Var. Field | |
|-------------------------------|---|--|----------------|
| K I J LØØP1 LØØP2 | SET SET AXT AXT LDQ AXT PXA LGL SLW TXI TIX | 4 1 2 72,K 12,I STRING+12,I 6,J 0,0 6 UNPAKD+72,K *+1,K,-1 LØØP2,J,1 LØØP1,I,1 | Modify pointer |
| STRING UNPAKD | HTR BSS BSS | 12 72 | |

Chapter 13 NUMERICAL PROBLEMS

(R)-----(254.8 - 255.8)------

FLOATING-POINT OPERATIONS

Floating-point numbers were described in Chapter 5. In this form, the fraction parts are stored in bits 9-35 and the characteristics are stored in bits 1-8. Characteristics are formed by adding 2008 to the powers of 2 in floating point form. Examples appear in Chapter 4 of the book. If the number is written so that a 1 bit appears in position 9 (at the left of the fraction) the number is normalized.

To incorporate floating-point numbers into a FAP program, the DEC pseudo-operation is used with a decimal point in each number field. The following instruction leads to assembly of the integer 75:

Oper. Var. Field
DEC 75

This appears as +000000000113 (octal) in the program. The following instruction leads to assembly of 75 as a normalized floating-point number:

DEC 75.

This appears as 207454000000 (octal) in the program. Alternately, the exponential form described in Section 11.2 of the book may be used:

DEC .75E+2

Regardless of the form given, provided a decimal point is present, the number is assembled in normalized form.

In the following floating-point instructions, the operands are treated as floating-point numbers (not necessarily normalized). The results are normalized, except at noted.

FLOATING ADD (FAD Y) (+0300); 6-15 cycles. The C(Y) is added algebraically to the C(AC), and the sum is placed in the AC and the MQ. The less significant half of the sum is placed in the MQ and the more significant half is placed in the AC; the characteristic of the MQ is 33g less than the characteristic of the AC. The sign of the sum is placed in both registers. The C(Y) is unchanged.

FLOATING SUBTRACT (FSB Y) (+0302); 6-15 cycles. The C(Y) is subtracted algebraically from the C(AC), and the difference is placed as the sum is in FLOATING ADD. The

C(Y) is unchanged

FLOATING MULTIPLY (FMP Y) (+0260); 2-13 cycles. The C(Y) is multiplied algebraically by the C(MQ) and the product is placed in the AC and the MQ; the product is normalized if the original factors were normalized and not necessarily otherwise. The less significant half of the product is placed in the MQ and the more significant half is placed in the AC; the characteristic of the MQ is set as in FLOATING ADD. The sign of the product is placed in both registers. The C(Y) is unchanged.

FLOATING DIVIDE OR HALT (FDH Y) (+0240); 3-13 cycles. The C(AC) is divided algebraically by the C(Y), and the quotient is placed in the MQ. The remainder is placed in the AC. The quotient is normalized if the original operands were normalized and not necessarily otherwise. If the magnitude of the AC fraction is greater than or equal to twice that of the fraction in Y, or if the magnitude of the fraction in Y is zero, division does not occur, the divide-check light is turned on, and the computer stops.

In addition to these floating-point instructions, there are others as follows: instructions to add or subtract the magnitude of a number to or from the C(AC), instructions to add, subtract, and multiply without placing the result in normalized form, and a divide instruction that lets the computer continue in sequence if division cannot occur.

(The following comments apply to 255.8 - 256.4.)
In floating-point operations, the following correspondence of registers exists:

| DELTA 63 | <u>IBM 7090</u> |
|----------|-----------------|
| MR | AC |
| AC | MQ |

Thus, the result of the summation is

$$C(AC) = +212435710424$$
 $C(MQ) = +157222000000$

Chapter 14 ALGEBRAIC LANGUAGES

(R)-----(267.4 - 267.7)------

THE COMPILATION PROCESS

A FAP sequence that evaluates r is the following:

| Oper. | Var. Field | |
|--------------------------|------------------------|---------------------------------|
| LDQ MPY MPY STQ | A C FØUR TEMP | OK if product remains in MQ |
| LDQ MPY XCA SUB | B B TEMP | |
| TSX SUB XCA | SQRØØT,4 B | Sq. root of C(AC); result in AC |
| DVP DVP STQ | A TWØ R | |

Chapter 15 NONNUMERICAL PROBLEMS

-----(At 296.5)-----

NONNUMERICAL CONCEPTS

The following logical instructions are available to

perform the operations described in the book.

"OR" TO ACCUMULATOR (ORA Y) (-0501); 2 cycles. Corresponding bits in the logical AC and location Y are compared: where either or both contain a 1 in any position, the bit in the AC is set to 1; where both are O. the bit in the AC is set to 0. The C(Y) and the S and Q positions in the AC are unchanged.

"OR" TO STORAGE (ORS Y) (-0602); 2 cycles. Corresponding bits in the logical AC and location Y are compared; where either or both contain a 1 in any position the bit in location Y is set to 1; where both are 0, the bit in location Y is set to O. The C(AC) is unchanged.

COMPLEMENT MAGNITUDE (COM) (+0760,6); 2 cycles.* All l's are replaced by O and all O's are replaced by 1 in the C(AC) p. 1-35. The sign of the AC is unchanged.
LOGICAL COMPARE ACCUMULATOR WITH STORAGE (LAS Y)

(-0340); 3 cycles. The $C(AC)_{Q,P,1-35}$ and the C(Y) are compared, both considered as unsigned numbers. If the C(AC) is greater than the C(Y), the computer executes the next instruction in sequence If the C(AC) equals the C(Y), the computer skips the next instruction and proceeds from there. If the C(AC) is less than the C(Y), the computer skips the next two instructions and proceeds from there.

^{*}The operation code of this instruction consists of +0760 in bits S and 1-11 and, an addition, 00006 in bits 21-35; both numbers must be present. This format is true of several 7090 instructions; all of these have either -0760 or +0760 in the leftmost 12 bits. None of these instructions makes any references to memory.

The CAL, SIW, ANA, and ANS instructions introduced in Chapters 7 and 12 and the four instructions above are termed <u>logical</u> instructions. Each refers to the logical accumulator (bits P and 1-35), treating those 36 bits and the 36 bits of a memory word as unsigned numbers.

(R)-----(297.4 - 298.10)-----

ANALYSIS OF SYMBOLIC EXPRESSIONS

Example 15.1 Write a routine that analyzes a symbolic expression, placing each symbol and each operator in sequence in a list, one to a word. Only expressions involving symbols, "+", and "-" need be considered.

The problem is flowcharted in Fig. 15.1 here. the string is unpacked and stored in LIST, one character at a time is brought into the AC (at the right). The character is examined; if it is an operator ("+" or "-"), then a symbol has just ended: that symbol is to be stored in NEWLST. At that point, the operator can also be stored in NEWLST. If the character examined is a letter, it is shifted within the AC so that it can be stored in SYMBØL, where the symbol, letter by letter, is reconstructed. With each additional letter within the symbol, the amount of the shift decreases (6 bits at a time) so that each letter can be properly placed. This varying shift is accomplished by a tagged ALS instruction: XR4 is used for this purpose and is modified by 6 after each shift. The symbol letters are combined by use of the ØRS instruction, which "or" is each letter to SYMBØL. When a blank is encountered, the process stops, after the last symbol is stored.

Each character is examined to see if it is (a) a letter, (b) an operator, or (c) a blank. The last two possibilities are checked by testing for (c) BCD 20 ("-") or 40 ("+") and (c) BCD 60 (blank). Any other possibility is treated as a letter. In the program below, it is assumed that unpacking into LIST has been completed, characters stored at the right. A pointer (XR2) is used to indicate the next available space in NEWLST. LIST is assumed to be

100 words long.




Fig. 15.1 Flowchart of symbolic expression analysis.

| Locn. | Oper. | Var. Field | |
|---|--|---|---|
| LØØP | AXT AXT AXT STZ | 100,1 100,2 0,4 SYMBØL | Set i Set j Set k Clear symbol |
| NEXT | CAL LAS TRA TRA LAS TRA LAS TRA TRA ALS | LIST+100,1 BLANKT *+2 BLANK PLUS *+2 ØPER MINUS *+2 ØPER 30,4 | Fetch 1 character Test for blank no yes Test for + no yes Test for - no yes Here if letter |
| ØPER BLANK | ØRS TXI TXI SLW CAL SLW TXI CAL SLW HTR | SYMBØL *+1,4,6 NEXT,1,-1 NEWLST+101,2 SYMBØL NEWLST+100,2 *+1,2,-2 LØØP,1,-1 SYMBØL NEWLST+100,2 | k-6 to k i+1 to i; go back Store operator Store symbol j-2 to j i+1 to i; go back Store symbol |
| BLANKT PLUS MINUS SYMBØL LIST NEWLST | BCI BCI BSS | 1,00000 1,00000+ 1,00000- 100 | |

At the end of this program, the symbols in NEWLST are left-adjusted, that is, they are stored at the extreme left of the words in NEWLST. If it is desired that they be stored right-adjusted, then the complete symbol must be shifted right before it is stored in NEWLST. Because XR4 begins at 0 and is decreased by 6 for each letter in a symbol, the amount of the final shift needed for right-adjusting is 36 - C(XR4) at the time of storing. For example, if a symbol has 4 characters, the C(XR4) will be 24 at the time the symbol is to be stored; a right shift of 12 bit positions will right-adjust the symbol. Therefore, the insertion of the following instruction just after the two CAL instructions that place the C(SYMBØL) into the AC accomplishes the right-adjusting:

(The following comments apply to 299.3 - 299.8.)

PACKING BINARY INFORMATION

To effect the packing, each word is placed in the MQ and the following two instructions are executed as a pair six times (after the AC is cleared):

RQL 5 LGL 1

If this is done with the 36-bit word given, the right part of the AC will look as follows (in binary):

...000000000110100

Example 15.2 The program below takes 6 words of BCD 0's and 1's (in BITS to BITS+5) and packs them into one word, BITPAK.

| Locn. | Oper. | Var. Field | |
|--------|---------------------------------|------------------------------------|---------------------------------------|
| NEWWRD | AXT LDQ AXT RQL | 6,2 BITS+6,2 6,1 | Next word to MQ Next character to AC |
| · | LGL TIX TIX SLW HTR | NWCHAR,1,1 NEWWRD,2,1 BITPAK | |

(R)-----(301.2 - 301.7)-----

CODING ALPHANUMERIC INFORMATION

Example 15.3 The following program codes the C(TERM) and puts the code in CØDTRM. If the C(TERM) is not found in the list, control will pass to ERRØR.

| Locn. | Oper. | Var. Field | |
|--------|--|---|---|
| AGAIN | AXT CAL LAS TRA TRA TIX | 160,1 TERM TABLE+150,1 *+2 FØUND AGAIN,1,1 | Table has 160 entries Compare with i th entry Found term |
| FØUND | TRA CAL SLW | ERRØR CØDTBL+160,1 CØDTRM | Tra if not in table Fetch ith code |
| TABLE | BCI BCI BCI BCI | 1,TRIANG 1,SQUARE 1,RECTAN 1,PARALL | |
| CØDTBL | ØCT ØCT ØCT ØCT | 20 21 23 30 | |
| | | | |

Here, the code for "TRIANGLE" is 20, the code for "SQUARE" is 21, etc.

(S)-----(At 302.1)-----

NONNUMERICAL CONCEPTS

The following logical instruction is useful in nonnumerical problems

EXCLUSIVE "OR" TO ACCUMULATOR (ERA Y) (+0322); 3 cycles. Each bit in Y is matched with the corresponding bit in the logical accumulator. Where corresponding bits match, a O replaces the bit in the accumulator; where corresponding bits do not match, a 1 replaces the bit in the accumulator. The C(Y) is unchanged.

For example, if

the $C(AC)_L = 011100001010000111111100001100001000$ the (Y) = 000000011111000011101010110001111000

then execution of the ERA instruction places this result in the AC:

011100010101000100010110111101110000

This instruction may thus be used to identify the matching bits in two words.

The following instruction tests the status of the P-bit.

P-BIT TEST (PBT) (-0760,1): 2 cycles. If the $C(AC)_{P}$ is 1, the computer skips the next instruction and proceeds from there. If the $C(AC)_P$ is 0, the computer continues in sequence.

The 7090 computer has a special 36-bit register, the sense indicator (SI) register. The following instructions treat the register as switches which may be logically treated and tested individually or in groups.

LOAD INDICATORS (LDI Y) (+0441); 2 cycles. The C(Y) replaces the C(SI). The C(Y) is unchanged.

STORE INDICATORS (STI Y) (+0604); 2 cycles. The C(SI) replaces the C(Y). The C(SI) is unchanged.

PLACE ACCUMULATOR IN INDICATORS (PAI) (+0044); 1 cycle.

The $C(AC)_{T}$ replaces the C(SI). The C(AC) is unchanged.

ON TEST FOR INDICATORS (ONT Y) (+0446); 4 cycles. For each bit in the C(Y) that is 1, the corresponding bit in the SI is examined. If all the examined positions in the SI contain a 1, the computer skips the next instruction and proceeds from there. If any of the examined positions does not contain 1, the computer takes the next instruction. The C(Y) and the C(SI) are unchanged.

Another way of stating the operation of ONT is to say that, considering the C(Y) and C(SI) as ordered 36-bit sets, the computer skips the next instruction if and only if the C(SI) covers the C(Y), i.e., if the SI has 1's wherever Y has l's. Thus. if

the C(SI) = 000001110100000001111000101000000000

then a skip occurs in cases (a) and (b), but not (c):

These and the other SI instructions have many applications, of which the following is but a simple example:

Generalize the PBT instruction to permit a test for 1 in any bit of the logical accumulator; let BITWRD contain a 1 in the desired test position and 0 elsewhere. desired sequence:

| Oper. | Var. Field | |
|------------|------------|--------------------------|
| PAI ØNT | BITWRD | C(AC) to SI Test word |

By using other bit patterns in BITWRD, any set of l's can be tested for.

Another SI instruction of interest is the following. INVERT INDICATORS FROM ACCUMULATOR (IIA) (+0041); l cycle. Each bit of the logical accumulator is matched with the corresponding bit of the SI. Where a bit in the AC is 1, the contents of that position in the SI is unchanged. The C(AC) is unchanged.

The effect of the IIA instruction is to place the exclusive or of the C(AC) and the C(SI) into the SI, just as the ERA instruction places the exclusive or of the C(Y)

and C(AC) into the AC.

(R)-----(307.7 - 311.7)-----

NIM

Example 15.4 Write a program to make a Nim move; if the position presented is even, make a "random" move by removing one coin from the first nonzero group; if the position presented is odd, make a move to create an even position.

A large range of positions will be accepted; up to 35 bits may be present in each count (i.e., 235 - 1 is the maximum count), and up to 1000 groups of coins may be present. While these limits are extraordinarily high, coding this case is no more difficult than coding a 5-group

game with count limits of 20.

The counts are present in the block starting at CØUNTS; the number of groups (n) is located in GRPNUM. The counts are stored internally in binary form (since the 7090 is a binary computer), which makes a good deal of the coding simple. CØLUMN is used to indicate the columns requiring change; each bit position corresponds to one column, and 1 indicates a change. LEFCØL is used to indicate the leftmost column requiring change.

The program is coded in several stages. In the first stage, steps 1 and 2 are coded. To determine which columns have an odd number of 1's, the ERA instruction is very

useful.

Consider one column, say position 35, in each word containing a count. Imagine that the first word is combined with the cleared AC by the ERA instruction. If the word contains a 1 in bit 35, that position in the AC becomes 1, otherwise it remains 0. In fact, as a series of words is successively combined with the AC (which contains the result of all previous combinations), that bit will remain 0 until the first 1 (in bit 35) occurs in a word. Then, as more words are combined with the AC, that bit remains 1 until another 1 occurs in a word. In summary, the number

in bit 35 in the AC indicates, at all times, whether an odd number (1) or an even number (0) of 1's has occurred in that position. The same reasoning applies to all bit positions.

| Locn. | Oper. | Var. Field | |
|--------|--|--------------------------------------|--|
| | CLA ADD | XCØUNT GRPNUM | Set address |
| GET | STA LXA PXA ERA TIX SLW | GET GRPNUM,1 O,O **,1 GET,1,1 CØLUMN | (Other addresses also set here) Clear AC (CØUNTS+n) |
| XCØUNT | • • • | CØUNTS | |

At the end of the first stage, the columns requiring change are indicated by 1's in CØLUMN. The second stage consists of the coding for step 3 and contains two parts -- 3a: determination of the leftmost column to be changed, and 3b: determination of the first row with a 1 in that column. To code 3a, the C(CØLUMN) are placed in the AC and shifted left one bit position at a time until the P-bit becomes 1. XRl is used for loop control and when the P-bit is 1, XRl "points" to the leftmost column. For example, if the leftmost 1 was in bit 20, that bit moves to position P after 20 left shifts and the C(XRl) then decreases to 15 from its original 35. The proper word from a table of single bits, BITS, can then be selected by XRl and stored in LEFCØL. Part 3a is coded below; 3b is coded later.

Provision is made here for the even-position possibility (Fig. 15.4 in the book); if the loop is cycled 35 times and position P is never 1, then no 1's are present in CØLUMN and no columns require change.

| Locn. | Oper. | Var. Field | |
|-------|---|---|---|
| SHIFT | AXT CAL ALS PBT TRA TRA TIX TRA CAL SLW | 35,1 CØLUMN 1 *+2 LEFTC SHIFT,1,1 EVEN BITS+35,1 LEFCØL | Shift left 1 bit position Test P-bit Go on if 0 Tra when 1 Tra if no 1's Fetch proper bit |
| BITS | ØCT ØCT ØCT | 200000000000 100000000000 040000000000 | l in bit l l in bit 2 l in bit 3 |

To code 3b, each row count is checked to see if it has a 1 in the bit identified in LEFCØL. This is done by loading each count into the AC, masking with the C(LEFCØL) and transfering out on a nonzero AC. If the AC is nonzero, a 1 must be present in the count just tested in the proper position. Now, XRl is used to point to the count to be modified.

| Locn. Oper | . <u>Var. Field</u> | |
|---------------------------------|---------------------|--|
| LXA GETBIT CAI ANA TNZ | , **,1 LEFCØL | (Must be set as in first stage) (COUNTS+n) Tra when count with bit |
| FØUND | GETBIT,1,1 | found XR1 still points to count to be modified. |

In the third stage of the program, step 4 is coded. Here, the number of coins to be removed from the selected row must be determined. Actually, what is required is the new count; the actual number of coins removed need not be computed. The sense indicators are useful here; the IIA instruction performs precisely the required operation: inverting a selected set of bits within a word.

| Locn. | Oper. | <u>Var. Field</u> | |
|-------|-------------------|-------------------|--|
| FØUND | LDI CAL IIA | **,l CØLUMN | (Must be set(CØUNTS+n)) Cols to be changed to AC |
| | STI TRA | **,1 PRINT | (CØUNTS+n) |

PRINT is a routine that prints the counts after the program has calculated the move. If the computer is to play against a man, it must inform him of its move. Somehow, then, the man must inform the computer of his move. This can be done by supplying new data cards each time or by entering the move into the console keys. In any event, the modified count is placed in the CØUNTS block and control goes to the start of the program.

One other routine is needed; in the event that the program finds an even position, it is to make a "random" move: remove one coin from the first nonzero group.

| Locn. | Oper. | Var. Field | |
|-------|--------------------------|--------------------------------|--------------------------------|
| EVEN | LXA CLA TNZ TIX | GRPNUM,1 **,1 EVEN1 EVEN+1,1,1 | (CØUNTS+n) |
| EVEN1 | TRA SUB STØ TRA | ALLDØN ØNE **,1 PRINT | Tra if all are zero (CØUNTS+n) |
| ØNE | DEC | 1 | · |

ALIDØN is a routine that prints an appropriate comment.

OTHER TYPES OF LISTS

In order to place three subfields into a word, the address, tag, and decrement fields of an instruction can be used, provided the desired subfields have 15, 3, and 15 bits, respectively. If the operation field is left blank, zeros are assembled into the prefix, i.e., bits S, 1, and 2; alternately the pseudo-operation PZE (plus zero) may be used for the same purpose. (There are other, similar pseudo-operations that cause the 7 other possible prefixes to be assembled; these are PØN (plus one), PTW (plus two), PTH (plus three), MØN (minus one), etc.)

Thus the following correspondences exist within FAP:

| Machine word | Symbolic instruction | | |
|------------------|----------------------|--|--|
| 0 02215 2 11002 | PZE LIST,2,WØRD | | |
| 0 02215 0 11002 | LIST,,WORD | | |
| -2 11002 1 00277 | MTW WØRD,1,NAME | | |

Example 15.5 Refer to the book for a description of the list structure used. Tag fields are used here to hold codes.

| Location | <u>Contents</u> | Location | Oper. | <u>Var. Field</u> |
|---|---|---|---|---|
| 01000 01001 01002 01003 01004 01005 01006 01007 01010 01011 01012 01013 01014 01015 01016 | 0 01004 3 01001 0 01007 1 01002 0 01003 2 01010 0 01012 4 01011 0 01006 1 01005 0 01014 3 01013 0 01016 4 01015 0 00000 7 00115 0 00000 7 00400 0 00000 7 00221 0 00000 7 03300 0 00000 7 03305 0 00000 7 03310 | L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12 L13 L14 | PZE | L1,3,L4 L2,1,L7 L8,2,L3 L9,4,L10 L5,1,L6 L11,3,L12 L13,4,L14 ABC,7 NAME,7 LIST,7 WØRD,7 X1,7 X2,7 X3,7 X4,7 |
| (R) | (320.1 | - 320.4) | | |

INTEGER CONVERSION

Example 15.6 Let a block of integers $n_1(1 \le n_1 \le N_0)$ for $i=1,2,\ldots,k$ be located starting at BLØCK. It is desired to classify them by assigning a class number c_1 to each. To perform this classification, the integer n_1 (the argument) is placed in XR2 and the number c_1 , located in the $(m_1-1)^{th}$ word from the end of a block at TABLE, is fetched. This number is stored in the n_1^{th} position of a parallel table, CLASS. N_0 is assumed to be 100.

| Locn. | Oper. | Var. Field | |
|-----------------------|---|--|----------------------------------|
| | CLA ADD STA CLA ADD STA LXA | XBLØCK K ARG XCLASS K PUT | Set addresses |
| ARG | CLA PAX CLA | K,1 **,1 0,2 | (BLØCK+k) Put argument in XR2 |
| PUT | STØ TIX | TABLE+100,2 **,1 ARG,1,1 | (CLASS+k) |
| XBLOCK XCLASS K | ••• | BLØCK CLASS | |

In this problem, the argument domain is 100 $(\rm N_{\rm O})$ in size and a table (TABLE) of that size contains the numbers $c_1.$ These numbers cover the image range. A limitation to this method is the maximum size of $\rm N_{\rm O}$ permitted, since a table of that size is required.

PATTERN DETECTION

Example 15.7 Count all appearances of bits "1011" and "0100" in the block of 50 words starting at PATTRN, and place these counts in CNTR1 and CNTR2, respectively. Consider each word to consist of nine 4-bit bites.

The arguments are numbers from 0 to 15 inclusive; these are the decimal numbers represented by the 16 different bites. A transfer of control is made to one address in a 16-word table, depending on the argument. In all but two of these locations, a transfer is made immediately back to the main subroutine. In the other two, transfers are made to counting routines, after the execution of which control is returned to the main routine.

| Locn. | Oper. | Var. Field | |
|-------|-------------------|--------------------------------------|------------------------------|
| LØØP1 | AXT LDQ AXT | 50,1 PATTRN+50,1 9,2 | Put a word in MQ |
| LØØP2 | PXA LGL PAX | 0,0 4 0,4 | Clear AC Put 1 bite in AC |
| ØUT | TRA TIX TIX | TÁBLE+16,4 LØØP2,2,1 LØØP1,1,1 | (TABLE is defined below) |

14 of the 16 instructions in the block at TABLE are the following:

TRA ØUT

These correspond to the 14 different bites that are not processed. The other two instructions are

TRA CØUNT1 TRA CØUNT2

which occupy the sixth and eleventh words from the end of the block, corresponding to the two patterns to be processed. The routine at CØUNT1 is

| CØUNT1 | CLA | CNTR1 | Add | 1 | to | CNTRl |
|--------|-----|-------|-----|---|----|-------|
| • | ADD | ØNE | | | | |
| | STØ | CNTR1 | | | | |
| | TRA | ØUT | | | | |

The routine at CØUNT2 is similar.

(S)-----(At 322.0)-----

PLACE COMPLEMENT OF ADDRESS IN INDEX (PAC) (+0737); The 2's complement of the $C(AC)_{21-35}$ replaces the contents of the specified index register. The C(AC) is unchanged.

(R)-----(322.1 - 322.7)------

Example 15.8 Refer to the book for a description and analysis of this problem. In this program, k, the number of integers, is taken to be 500. The maximum value of the numbers is taken to be 10000. The complement of each integer is placed in XR2 so that the indexing on the STØ instruction places n_i in LIST+ n_i .

| Locn. | Oper. | <u>Var. Field</u> | | | | |
|-------|---------------------------------|--|-------------------------------|----|------|---------------------|
| LØØP1 | AXT CLA PAC STØ TIX | 500,1 BLØCK+500,1 0,2 LIST,2 LØØP1,1,1 | Fetch a Place i Store i | in | XR2, | ger complemented |

This loop constitutes the integer-ordering process. Note, for example, that the number 45 is stored in LIST+45, 873 is stored in LIST+873, etc. The zero-removal routine is the following:

| | TXA TXA | 10000,1 | | |
|-------|----------------|--------------|---------|---------------|
| , , | | | | |
| LØØP2 | CLA | LIST+10000,1 | Fetch a | ${	t number}$ |
| | \mathtt{TZE} | *+3 | | |
| | STØ | LIST+10000,2 | Move if | nonzero |
| | TXT | *+1,2,-1 | | |
| | TIX | LØØP2,1,1 | | |

The two XR's act as pointers here; XRl also serves for loop control. XRl points to the number being tested; XR2 points to the next available location for its final position. The presence of a zero (indicating a missing value) leaves XR2 unchanged, so that each nonzero number is stored in a successive position in the list. A count of the number of entries in LIST is given at the end by 10000 - C(XR2).

Chapter 16 DATA PROCESSING

(S)-----(At 331.10)-----

CONVERSION

The 7090 computer has three special instructions useful in the conversion of information in one form to another form. These convert instructions treat each 36-bit word as a set of six 6-bit bites, operating upon each bite in sequence. One of the instructions follows.

CONVERT BY ADDITION FROM THE MQ (CAQ Y) (-0114); 2-8 cycles. The MQ is considered to consist of six 6-bit quantities; these may be designated as follows: L1: Bits S and 1-5; L2: bits 6-11; ...; L6: bits 30-35. An effective address Y + L1 is formed and the C(Y+L1) is added to the ACQ, P, 1-35 (the sign is unchanged). Then the C(MQ) is rotated six positions to the left. As a next step, a new effective address Y' + L2 is formed, where Y' = $C(Y+L1)_{21-35}$, and the C(Y'+L2) is added to the AC. Then the MQ is rotated six more positions to the left. This process occurs n times, n being the $C(INSTR)_{10-17}$, where INSTR contains the CAQ instruction.

Examples of the use of the CAQ and the other two 7090 convert instructions appear in the IBM manuals, under "Programming Examples." Other uses are given below in Examples 16.2 and 16.3A.

Within FAP, the count is designated as the third subfield in the variable field.

(R)-----(332.2 - 333.10)-----

Example 16.1 Write a routine to convert alphanumeric octal information to binary form.

This conversion process is a simple one and does not benefit particularly from the use of CAQ. Refer to the book for an analysis. Here, the number to be converted is placed initially in the MQ. The converted word remains in the AC.

| Locn. | Oper. | Var. Field | |
|-------|---------------------------------|---------------------------------|---------|
| LØØP | AXT PXA RQL LGL TIX | 6,1 0,0 3 3 *-2,1,1 | Zero AC |

Example 16.2 Write a routine to convert alphanumeric decimal information to binary form. A number in DIGITS is to be converted; the result is to be stored in SUM.

The CAQ instruction can be used to great advantage. since it permits a sum of numbers to be accumulated rapidly as the result of a series of table references. a BCD word containing an integer: 002258. The number can be calculated by summing $8\times10^{\circ}$, $5\times10^{\circ}$, $2\times10^{\circ}$, and $2\times10^{\circ}$. For this purpose, six tables of 10 words each are required. The address fields of the words in these tables each contain the head of the following table, so that reference is made in succession to the six tables. The decrements of the first table contain the 10 digits from 0 to 9. decrements of the second table contain the numbers 0, 10, 20, ..., 90. The decrements of the sixth table contain the numbers 0, 100000, 200000, ..., 900000. The addresses of the sixth-table words are irrelevant. (Special care is required that the sum of the six addresses from the table does not overflow into the left part of the AC, where the sum is accumulated. This overflow can never extend past the decrement for a count of 6.)

| Locn. | Oper. | Var. Field | |
|-------|-------------------|------------------------|----------------------------|
| | LDQ PXA | DIGITS 0,0 | Load number in MQ |
| | CAQ ARS SLW | CTABLE,,6 18 SUM | Place sum in address field |

The table begins as follows, where 00500 is the address of CTABLE:

| <u>Location</u> | <u>Contents</u> | | | |
|--|---|--------|---|--|
| 00500 00501 00502 00503 00504 00505 00506 00507 00510 00511 00512 00513 | 0 00000 0 00512 0 00001 0 00512 0 00002 0 00512 0 00003 0 00512 0 00004 0 00512 0 00005 0 00512 0 00006 0 00512 0 00007 0 00512 0 00010 0 00512 0 00011 0 00512 0 00000 0 00524 0 00012 0 00524 0 00024 0 00524 | CTABLE | PZE | CTABLE+10,,0 CTABLE+10,,1 CTABLE+10,,3 CTABLE+10,,4 CTABLE+10,,5 CTABLE+10,,6 CTABLE+10,,6 CTABLE+10,,7 CTABLE+10,,8 CTABLE+10,,9 CTABLE+20,,0 CTABLE+20,,0 CTABLE+20,,10 CTABLE+20,,20 |
| | | | | |

Example 16.3 Write a routine to convert binary numbers to alphanumeric decimal form.

This is the reverse of the process in Example 16.2, but it is not possible to program the problem in the opposite manner. Instead, a simple approach is obtained by using the repeated division process described in Section 4.2. Arithmetic must be done in binary; in a binary machine this is automatic. The remainders are saved in binary, which happens to be their BCD form, since all remainders are digits. The number to be converted is located in NUMBER. A 35-bit number may contain as many as 11 decimal digits, when converted.

| Locn. | Oper. | Var. Field | | |
|-------|--|---|-------|-----------|
| MØRE | AXT LDQ PXA DVP STØ TIX | ll,1 NUMBER O,O TEN LIST+11,1 MØRE,1,1 | Store | remainder |

After execution of this routine, the ll digits are stored in sequence in the block at LIST, with the low-order digit in LIST. A packing routine can place them in two words; they will then be in BCD form.

(S)-----(At 334.2)-----

CONVERSION

The following instruction is useful in the conversion of 6-bit bites to other 6-bit bites.

CONVERT BY REPLACEMENT FROM THE MQ (CRQ Y) (-0154); 2-8 cycles. This instruction is similar to CAQ in its execution, except that the leftmost 6 bits (S and 1-5) of the referenced words replace the 6-bit quantities in the MQ, Ll, L2, ..., L6. As before, the MQ is rotated six positions left after each such substitution. The count n applies as in CAQ.

Example 16.3A* Write a program that scans the 100 words starting at LIST and makes the following BCD substitutions:

replace all even digits by X; replace all vowels by Y; leave other codes unchanged.

The program is the following:

| Locn. | Oper. | Var. Field | |
|-------|--|--|--|
| LØØPS | AXT LDQ CRQ STQ TIX HTR | 100,2 LIST+100,2 TABLE,,6 LIST+100,2 LØØPS,2,1 | Word to MQ Convert word Store word |

In addition, a table is required which contains the new BCD codes in bits 1-6 and the address of the table (i.e., TABLE) in all address fields.

To create such a table, the FAP pseudo-operation VFD is useful. As an example of its use, consider

| Locn. | Oper. | Var. Field |
|-------|-------|------------------|
| PLACE | VFD | H6/X,15/.15/NAME |

^{*}This example has no counterpart in the book.

Here, the items in the variable field mean the following: generate a 36-bit word at PLACE with its first $\underline{6}$ bits the Hollerith \underline{X} , its next $\underline{15}$ bits ignored (zeros), and its next $\underline{15}$ bits the equivalence of the symbol \underline{NAME} .* The table thus begins as follows:

| ${	t TABLE}$ | ${ m VFD}$ | H6/X,15/,15/TABLE | 0 |
|--------------|---------------|-------------------|--------|
| | ${ m VFD}$ | H6/1,15/,15/TABLE | 1 |
| | ${ m VFD}$ | H6/X,15/,15/TABLE | 2 |
| | ${\tt VFD}$ | H6/3,15/,15/TABLE | |
| | ${ m VFD}$ | H6/X,15/,15/TABLE | 3 4 |
| | VFD | H6/5,15/,15/TABLE | |
| | VFD | H6/X,15/,15/TABLE | 5 |
| | ${\tt VFD}$ | H6/7,15/,15/TABLE | 7 |
| | VFD | H6/X,15/,15/TABLE | 8 |
| | ${\tt VFD}$ | H6/9,15/,15/TABLE | 9 |
| | BSS | 1 | nil |
| | ${ m VFD}$ | H6/=,15/,15/TABLE | = |
| | VFD | H6/",15/,15/TABLE | 11 |
| | BSS | 3 | 3 nils |
| | ${ m VFD}$ | H6/+,15/,15/TABLE | + |
| | ${ m VFD}$ | H6/Y,15/,15/TABLE | Α |
| | ${ m VFD}$ | H6/B,15/,15/TABLE | В |
| | $	extsf{VFD}$ | H6/C,15/,15/TABLE | C |
| | | • • • • | • • |
| (R) | | (338.7 - 340.2) | |

SORTING (ORDERING)

TRANSFER ON LOW MQ (TLQ Y) (+0040); 2 cycles. If the C(MQ) is algebraically less than the C(AC), the computer takes its next instruction from location Y. If the C(MQ) is algebraically greater than or equal to the C(AC), the computer continues in sequence.

Example 16.4 Write a routine to perform an interchange sort of 100 numbers, located starting at NUMBRS.

Let ℓ_1 be the ith location in the list. During the first pass, the first comparison is made between the $C(\ell_1)$ and the $C(\ell_2)$, and the last comparison is made between the $C(\ell_{99})$ and the $C(\ell_{100})$. The ith comparison is made between the $C(\ell_1)$ and the $C(\ell_{11})$; i runs from 1 to 99. In the program, the index, as given by the C(XR1), runs initially from 99 to 1, then on succeeding passes runs from 99 to limits that increase by 1 each pass. This is

^{*}Refer to a FAP manual for more details on VFD.

accomplished by modifying the test instruction (TXH) after each pass through the numbers. The whole process terminates when XR2 is reduced to 1, after the 99th pass. The AC and MQ are used for comparison and exchange. The following routine places the smallest number first.

| Locn. | Oper. | Var. Field | |
|------------------|---|--|--|
| | CLA STD AXT | ZERO TEST 99,2 | Initialize test |
| NEWPAS NEWNUM | AXT LDQ CLA TLQ STQ STØ TXI | 99,1 NUMBRS+99,1 NUMBRS+100,1 NØEX NUMBRS+100,1 NUMBRS+99,1 *+1,1,-1 | Start new pass li to MQ li+1 to AC li+1 greater; no exch. |
| TEST | TXH CAL ADD STD TIX | NEWNUM,1,** TEST DECR1 TEST NEWPAS,2,1 | Test for last number Modify test; add 1 to decrement |
| DECR1 ZERØ | ØCT | 1000000 | l in decrement |
| NUMBRS | BSS | 100 | |
| (M) | | (340.2 - 340 | 0.5) |

The book discusses, in 340.2 - 340.5, the efficiency of this sorting procedure. The following instruction can be inserted in the program to test for an interchange in a given pass:

STZ INDIC
(R)----(341.1 - 341.10)----MERGING

Example 16.5 Write a routine to merge the lists in the blocks at LIST1 and LIST2 of sizes m and n, respectively, forming a single ordered list, NEWLST. The original lists have no more than 1000 numbers each.

The flowchart in Fig. 16.3 in the book shows the process. The entries in LIST1 are a_1 ; the entries in LIST2 are b_j ; the locations in NEWLST are ℓ_k . XR1 and XR2 act as pointers to the two original lists; XR4 acts as a pointer to NEWLST.

In order to insure that trouble does not occur when either list is exhausted, an extra number is assumed present at the end of each list. This number exceeds any number in the list and is not counted (in the counts m and n). When m + n numbers are merged and the process stops, these numbers are ignored. At the end of the merging process, a dummy number (in LARGE) must be attached to the end of NEWLST.

| Locn. | Oper. | Var. Field | |
|--|---|--|--|
| | CLA SUB SUB ALS STD AXT AXT | X2001 M N 18 SET 2001,4 1001,1 | Form 2001-m-n; set into test instr. |
| NEXT | AXT CLA LDQ TLQ | 1001,2 LIST1+1001,1 LIST2+1001,2 SMALL2 | Compare a _i and b _j |
| SMALL1 | STØ TXI | NEWLST+2001,4 MØD,1,-1 | Store a _i (smaller) |
| SMALL2 | | NEWIST+2001,4 MØD,2,-1 | Store bj (smaller) |
| MØD SET | TXI TXH CLA STØ HTR | *+1,4,-1 NEXT,4,** LARGE NEWLST+2001,4 | (2001-m-n) Store large number (dummy) at end |
| M N LARGE X2001 LIST1 LIST2 NEWLST | ØCT DEC BSS BSS BSS | 377777777777 2001 1001 1001 2001 | |

Chapter 17 MACRO-INSTRUCTIONS

(S)-----(At 348.10)-----

MACRO-INSTRUCTION PSEUDO-OPERATIONS

The pseudo-operations described here are all available in BE-FAP, Bell Telephone Laboratories' version of FAP. They are not all available in other 7090 assemblers, while other features, not here described, may be present in other systems.

sums Example 17.1 Define and use a macro-instruction that three numbers and stores the result. The macro-definition:

| Locn. | Oper. | Var. Field |
|-------|--|-----------------------------|
| SUM3 | MACRO CLA ADD ADD STØ END | A,B,C,S A B C S |

This macro-instruction sums the C(A), C(B), and C(C), and stores the sum in S. Consider this macro-call:

SUM3 WORD, DIGIT, NUMBER, RESULT

This call expands into the following sequence:

CLA WØRD
ADD DIGIT
ADD NUMBER
STØ RESULT

There is no restriction on the nature of the alphanumeric strings that may be substituted for dummy arguments. The following indicates some possibilities.

Call the SUM3 macro-instruction using more complex

call arguments.

(1) The following call

Oper. Var. Field

SUM3 WORD+1, (DIGIT+1,3), NUMBER, RESULT

expands into the following:

CLA WØRD+1
ADD DIGIT+1,3
ADD NUMBER
STØ RESULT

(2) The following call

SUM3 WØRD+NAME-23,,NUMBER+3,/Ø/44000

expands into the following:

CLA WØRD+NAME-23 ADD NUMBER+3 STØ /Ø/44000

(R)-----(350.1 - 350.3)-----

| Location | <u>Contents</u> | <u>Location</u> | Oper. | <u>Var. Field</u> |
|--|--|-----------------|---|---|
| 00100 00101 00102 00103 00107 00110 | +0774 00 1 00012 +0500 00 0 00223 +0601 00 0 00224 +0120 00 0 00117 +1 00001 2 00111 | LØØP | AXT CLA STØ SUM3 TPL TXI | 10,1 X Y NAME,W,X,Z NEXT *+1,2,1 |

(S)-----(At 350.4)-----

The FAP pseudo-operation used to cause printing of macro-instruction expansions is PMC (print macro-instruction). Repeated use of PMC "turns on" and then "turns off" this printing.

PSEUDO-OPERATIONS

Example 17.2 Compute the value of p:

$$p = (a+b+c)(d+e+f+g+h)/(a+d+h)$$

We can use the SUM3 macro-instruction:

| Oper. | Var. Field |
|-------|-------------------|
| SUM3 | A,B,C,TEMP |
| SUM3 | D,E,F,TEMP+1 |
| SUM3 | TEMP+1,G,H,TEMP+1 |
| SUM3 | A,D,H,TEMP+2 |
| LDQ | TEMP |
| MPY | TEMP+1 |
| DVP | TEMP+2 |
| STQ | P |

In this program, to sum five numbers, the SUM3 macroinstruction must be used twice in succession. A temporary location TEMP+1 is required for the storage of the first sum. The second and third calls should be examined; they expand to the following:

| CLA | \mathbf{D}_{\cdot} |
|----------------------------------|----------------------|
| \mathtt{ADD} | E |
| \mathtt{ADD} | F |
| STØ | TEMP+1 |
| CLA | TEMP+1 |
| $\mathtt{A}\mathtt{D}\mathtt{D}$ | G |
| ADD | H |
| $ST\emptyset$ | $\mathtt{TEMP+1}$ |

CONDITIONAL ASSEMBLY

The following pseudo-operation in the FAP assembler is used to effect conditional assembly:

| Oper. | <u>Var. Field</u> |
|-------|-------------------|
| IFF | P,A.B |

The P subfield represents a symbolic expression, while the A and B subfields represent alphanumeric strings. The instruction that is next after the IFF pseudo-operation is assembled if and only if the quantities p and q have the same values, where

 $p = \begin{cases} 0 & \text{if the equivalence of P is zero} \\ 1 & \text{if the equivalence of P is nonzero} \end{cases}$ $q = \begin{cases} 0 & \text{if A and B are nonidentical strings} \\ 1 & \text{if A and B are identical strings} \end{cases}$

If at least one symbol in P is undefined prior to the occurrence of the IFF pseudo-operation, then p=0.

As examples, the following instructions will cause the suppression of the next instructions:

IFF 1,R,S IFF 0,XXX,XXX IFF LØC+20,AA+1,1+AA

provided the equivalence of LØC is not -20. Note that AA+1 and 1+AA are not identical strings (although they have the same equivalence). The following instructions will cause the assembly of the next instructions:

IFF 1,SS,SS IFF 0,X,Y IFF NAME-NAME,A+B+C,A+C+B

Arguments to be substituted in the three subfields of IFF may be substituted within a macro-definition as may any argument.

(R)-----(353.0 - 354.7)-----

This pseudo-operation may be used to suppress the instructions discussed in Example 17.2 For example, if we write

IFF O,AC,A

then assembly if the next instruction will occur if and only if A is not AC.

Example 17.3 Revise the SUM3 macro-instruction to suppress AC instructions as indicated. Recode the evaluation of p, given in Example 17.2.

The macro-definition is

| Locn. | Oper. | Var. Field |
|-------|--|---|
| SUM3 | MACRØ IFF CLA ADD ADD IFF STØ END | A,B,C,S O,AC,A A B C O,AC,S S |

Consider the following call and how it will be treated by the assembler.

SUM3 D,E,F,AC

Consider the first IFF. Since the IFF A and B subfields are different (A = D and B = AC upon substitution), q = 0, while p = 0 also. Therefore, assembly of the next instruction occurs. Next consider the second IFF. Here, the IFF A and B subfields are the same (they are both "AC" upon substitution) so that q = 1 while p = 0. Hence, the next instruction is not assembled. Therefore this call expands as follows:

CLA D ADD E ADD F

By similar reasoning, the call

SUM3 AC,G,H,TEMP+1

expands into

ADD G ADD H STØ TEMP+1

The revised coding begins as follows (see Example 17.2):

SUM3 A,B,C,TEMP SUM3 D,E,F,AC SUM3 AC,G,H,TEMP+1 SUM3 A,D,H,TEMP+2 The second and third calls expand into the following:

| CLA | D |
|----------------|--------|
| \mathtt{ADD} | E |
| \mathtt{ADD} | F |
| ADD | G |
| ADD | H |
| STØ | TEMP+1 |

The redundant coding of Example 17.2 is not assembled.

In this use of the IFF pseudo-operation, the symbol
"AC" is used because it is suggestive of the accumulator.

Of course, any desired symbol may be used.

This material has no exact counterpart in FAP, since the IFF pseudo-operation is more structured differently from each of the IF-type HAP pseudo-operations. However, there are parallels; the following usages are equivalent in the two languages:

| <u>HAP</u> | | $\underline{\mathtt{FAP}}$ | |
|------------|-----|----------------------------|-------|
| IFSAME | A,B | IFF | 1,A,B |
| IFDIFF | A,B | IFF | 0,A,B |
| IFZERØ | Q | IFF | Q,1 |
| IFNØNZ | Q | IFF | Q |

(The reader should now read the material of 355.4 - 355.9 and then read the following.)

The first two cases of IFF above, illustrated in earlier examples, permit the variability of the second and third subfields. The last two cases illustrate its use with a variable first subfield, which can then be tested for zeroness. Thus, with subfield A = 1 and subfield B blank, q = 0 and assembly of the next instruction occurs if and only if Q is zero. Conversely, in the last case, assembly occurs if and only if Q is nonzero. The book's examples of the following form apply in FAP:

REPETITION IN CODING

Example 17.4 Write a macro-instruction to determine the sum of the cubes of three quantities and to store the result.

The macro-definition is

| Locn. | Oper. | Var. Field |
|--------|---|--|
| SUMCUB | MACRØ STZ LDQ MPY MPY XCA ADD STØ LDQ MPY XCA ADD STØ LDQ MPY XCA ADD STØ LDQ MPY XCA | A,B,C,S TEMP A A A TEMP TEMP B B B C C C C |
| | ADD STØ END | TEMP S |

(R)-----(356.6 - 357.8)-----

Coding delimited by the IRP (<u>i</u>ndefinite <u>repeat</u>) pseudooperation at the start and end is repeated once for each call argument supplied for a dummy argument A, the coding being assembled with the call arguments given for A. At the start:

Oper. Var. Field
IRP A

At the end:

IRP

The several call arguments for A are placed within parentheses, separated by commas.

Example 17.4, continued Recode the SUMCUB macro-instruction, using IRP.

The new macro-definition:

| Locn. | Oper. | <u>Var.</u> | Field |
|--------|--|--|-------|
| SUMCUB | MACRØ STZ IRP LDQ MPY MPY XCA ADD STØ IRP STØ END | X,S TEMP X X X X X TEMP TEMP | |

The call

SUMCUB (X1, X2, X3), RESULT

expands into

| STZ | \mathtt{TEMP} |
|------------|-----------------|
| ${ m LDQ}$ | Xl |
| MPY | Xl |
| MPY | Хl |
| XCA | |
| ADD | \mathtt{TEMP} |
| STØ | \mathtt{TEMP} |
| LDQ | X2 |
| MPY | X2 |
| | |

The sequence is the same as given earlier, except for an extra $ST\emptyset$ instruction near the end of the sequence.

The second macro-definition is shorter than the first and serves for any number of repetitions. Thus the same definition can be called upon by the following instructions:

SUMCUB (WØRD1, WØRD2), ANSWER
SUMCUB (Y1,Z1,X1,A1,B2,C3),SUM

In the first two cases two parameters are involved; in the second, six parameters are involved. Through the use of the IRP pseudo-operation a macro-instruction of variable length may be defined. The length of the expanded coding depends on the manner in which the macro-instruction is called.

CREATED SYMBOLS

Example 17.5 Write a macro-instruction that adds the larger of two numbers to a third, leaving the sum in the accumulator. If the numbers are equal, a jump to EQUAL should occur.

The macro-definition is

| Locn. | Oper. | <u>Var. Field</u> |
|-----------|--|--|
| LARSUM DD | MACRØ CLA CAS TRA TRA CLA ADD END | A,B,C A B DD EQUAL B C |

Any dummy arguments that appear in a macro-definition that are not called for within a macro-call, provided they are omitted at the end of the call, are replaced by the assembler by <u>created symbols</u>. The following symbols are created: ..001, ..002, ..003, etc.; they are created in this sequence as needed.

Example 17.5, continued Rewrite the macro-instruction LARSUM, permitting a created symbol.

The macro-definition, which has one extra dummy argument, is

| Locn. | Oper. | <u>Var. Field</u> |
|-----------|--|---|
| LARSUM DD | MACRØ CLA CAS TRA TRA CLA ADD END | A,B,C,DD A B DD EQUAL B C |

The call

LARSUM NUMBR1, NUMBR2, DIGIT

which means "add the larger of the C(NUMBR1) and the C(NUMBR2) to the C(DIGIT), and leave the sum in the AC," expands into

| CLA | NUMBRI |
|----------------|--------------------------|
| CAS | NUMBR2 |
| \mathtt{TRA} | 001 |
| \mathtt{TRA} | ${	t EQUAL}$ |
| \mathtt{CAL} | NUMBR2 |
| ADD | DIGIT |
| | CAS TRA TRA CAL |

(M)-----(359.0 - 359.3)-----

This material applies here, with just one change. Dummy arguments to be replaced by created symbols do not appear on CREATE cards, as described in the book.

Example 17.6 Write a macro-instruction that places the larger of two numbers in the accumulator. If the numbers are equal, a jump to EQUAL should occur.

The macro-definition is

| Locn. | Oper. | Var. Field |
|--------|--|--------------------------------------|
| LARGER | MACRØ CLA CAS TRA TRA CLA | A,B,DD A B DD EQUAL B |
| DD | BSS END | 0 |

The call

LARGER WØRD5, WØRD7

expands into

| | CLA | WØRD5 |
|------|----------------|-------|
| | CAS | wørd7 |
| | \mathtt{TRA} | 001 |
| | \mathtt{TRA} | EQUAL |
| | CLA | wørd7 |
| .001 | BSS | 0 |

(S)-----(At 359.10)-----

A special pseudo-operation is available to determine whether or not a given symbol within a macro-definition has been replaced by a created symbol.

Oper. Var. Field

IFF P,/CRS/X

P has the same significance as previously, in the IFF pseudo-operation. The quantity q has the value 0 if X is not a created symbol and the value 1 if it is. Thus,

IFF 1,/CRS/Q

causes assembly of the next instruction if and only if Q is created.

REMOTE ASSEMBLY

Coding delimited by the card

RMT

(for \underline{remote}) at the start and at the end is assembled as normally but is not assigned to memory locations until the end of the program.

 $\underline{\text{Example 17.7}}$ Write a macro-instruction to evaluate and store the function

$$f(x) = 5a + bc$$

At constant, 5, and one word of temporary storage are required. In the following macro-instruction, these two words are remotely assembled.

| Locn. | Oper. | <u>Var. Field</u> |
|--------------|--|---|
| FUNCTN | MACRØ LDQ MPY STQ LDQ MPY XCA ADD STØ RMT | A,B,C,R,FIVE,TEMP A FIVE TEMP B C TEMP R |
| FIVE TEMP | DEC RMT END | 5 |

The call

FUNCTN XX, YYY, ZZZZ, ANS

expands into

| XX |
|----------------------------------|
| 001 |
| 002 |
| $\mathbf{Y}\mathbf{Y}\mathbf{Y}$ |
| ZZZZ |
| |
| 002 |
| ANS |
| |

while the two words

..001 DEC 5

are assembled at the end of the program. Created symbols are used to refer to these two words to avoid multiple definitions as before.

(This method actually wastes space, however, since two words are assembled per FUNCTN macro-call, whereas only two are needed in all. However, it points out that macro-instructions can be completely self-contained, which is useful.)

(R)----(361.4 - 362.4)-----

NESTED MACRO-INSTRUCTIONS

Example 17.8 Write a macro-instruction that computes one of these two functions:

f = a + b, if a and b are both positive; g = a - b, otherwise.

Two macro-instructions for addition and subtraction are defined first:

| Locn. | Oper. | Var. Field |
|--------|-----------------------------------|----------------------|
| ADDMAC | MACRØ CLA ADD STØ END | A,B,C A B C |
| SUBMAC | MACRØ CLA SUB STØ END | A,B,C A B C |

The main macro-definition is

| CØMPUT | MACRØ CLA TMI CLA TMI | K,L,S,SUB,ØUT K SUB L SUB |
|------------|---------------------------------------|---------------------------------------|
| SUB ØUT | ADDMAC TRA SUBMAC BSS END | K,L,S ØUT K,L,S O |

The call

CØMPUT THIS, THAT, RESULT

expands into the following coding, where L(a) = THIS, L(b) = THAT, and L(f) or L(g) is RESULT.

(This material has no counterpart in FAP, since there is no pseudo-operation in the latter equivalent to TØ. However, the pseudo-operation GØ (with a blank variable field) may be used. It works like the book's TØ with a variable address that refers to the end of the macro-instruction. In other words, GØ causes assembly of the rest of the macro-instruction to be suppressed.)

Example 17.10 Write a macro-instructions to perform two of the five block operations.

l. Clearing By this is meant placing zeros in every word in the block. The call is to have the form

This means "Clear the block starting at BLØCK of size C(N)"; the number of words in the block is located in N. The macro-definition is

XR4 is used in all the block macro-instructions and is therefore to be used outside with caution.

2. Moving The call is to have the form

MOVBLK

BLØCK1,N1,BLØCK2,N2

This means "Move the block at BLØCK1 of size C(N1) so that it immediately follows the block at BLØCK2 of size C(N2). The macro-definition is

| MØVBLK | MACRØ CLA ADD STA CLA ADD ADD STA AXT | B1,N1,B2,N2,Z1,Z2,Y1,Y2 Z1 N1 Y1 Z2 N1 N2 Y2 |
|----------|---|---|
| Y1 Y2 | CLA STØ TIX RMT | N1,4 **,4 (B1+N1) **,4 (B2+N1+N2) *-2,4,1 |
| Z1 Z2 | RMT END | B1 B2 |

The first 7 instructions are used to set the addresses of locations Yl and Y2. The first such address (of Yl) must be set to "BLØCK1+ n_1 " and the second (of Y2) must be set to "BLØCK2+ n_1+n_2 " if the first word in BLOCK1 is to go after the last word in BLØCK2.

(Refer to the book for the continuation of the example.)

Example 17.11 Write a program that (1) reads three blocks of data (with no more than 2500 numbers in each) from tape F, placing them in blocks starting at LIST, TABLE, and DIGITS, (2) combines these into one larger block at DIGITS, (3) places in a new block at NUMBRS all positive numbers from this block that are less than 1000, and (4) then prints out the list of such numbers on tape G. The number of words in each of the three records on tape appears in a three-word record at the start of the tape.

After the three blocks are read in, they are combined at DIGITS. In order to add the third block (TABLE) the size of the combined blocks at DIGITS and LIST must be computed. The total size of the combined blocks is needed for the loop within which all positive numbers less than 1000 are stored in NUMBRS. As each number is stored in that

block, the C(XR2) is decreased by 1; XR2 is used as a pointer to the next available location in the block at NUMBRS. Finally, the number of words in NUMBRS is placed in SZ4 and used in the PRTBLK macro-instruction. In the program, note that the three-word record will be read into SZ1 through SZ1+2, i.e., into SZ1, SZ2, and SZ3.

| Locn. | Oper. | Var. Field | |
|--------|----------------------------|--------------------------------|-----------------------|
| | READBK READBK READBK | TABLÉ, SZ2, F | Read 3-word record |
| | READBK MØVBLK | DIGITS,SZ3,F LIST,SZ1,DIGIT | 8.873 |
| | CLA | SZ1 | Form size of 2 blocks |
| | ADD | SZ3 | |
| | STØ | SUMSZ | |
| | ADD | SZ2 | Form size of 3 blocks |
| | STØ | TØTLSZ | |
| | MØVBLK | | TS,SUMSZ |
| | \mathbf{TXA} | 7500,2 | |
| | CLA | XDIGIT | Set address |
| | \mathtt{ADD} | TØTLSZ | |
| | STA | MØRE | |
| | LXA | TØTLSZ,1 | (|
| MØRE | CLA | **,1 | (DIGITS+totlsz) |
| | TMI | NØLIST | Place pos. numbers |
| | CAS | THØUS | smaller than 1000 |
| | TRA | NØLIST | in NUMBRS |
| | TRA | NØLIST | |
| | STØ | NUMBRS+7500,2 | |
| , | \mathtt{TXI} | *+1,2,-1 | |
| NØLIST | | MØRE,1,1 | |
| | SXA | TEMP, 2 | Determine count |
| | CLA | X7500 | of numbers stored |
| | SUB | TEMP | |
| | STØ | SZ4 | |
| | PRTBLK | NUMBRS, SZ4, G | |
| | \mathtt{HTR} | | |

(Cont'd.)

| | Locn. | Oper. | Var. Field |
|-----|--|--------------------------|------------------------------|
| | SZ1 SZ2 SZ3 SZ SUMSZ TØTLSZ | | |
| | THØUS THREE XDIGIT TEMP | DEC DEC | 1000 |
| | LIST TABLE DIGITS NUMBRS | BSS BSS BSS BSS | 2500 2500 7500 7500 |
| (R) |) | | (368.4 - 370.7) |

Example 17.12 Write macro-instructions to simulate 100 index registers, using the CLA instruction as a specific illustration.

Normal assembler instruction names, e.g., CLA, ADD, and SUB, are to be used by the programmer in the usual manner, but with tags as high as 100. Since an instruction such as

LIST,68 CLA

would be misinterpreted by the assembler under normal circumstances, the symbol CLA must refer to a macroinstruction. This macro-instruction must produce the proper coding for the simulation of XR68.

In order that the assembler operation codes be interpreted as macro-instructions, new names must be assigned to the machine instructions. This may be done by a series of pseudo-operations as follows:

| Locn. | Oper. | Var. | Field |
|-------|-------|------|-------|
| CLA. | ØPSYN | CLA | |
| ADD. | ØPSYN | ADD | |
| SUB. | ØPSYN | SUB | |

Now the original names (in the variable field above) may be used as macro-instruction names.

Since the 7094 has 7 index registers, 93 will be simulated. XR8 through XR100 will be simulated by 93 words in memory in a block, starting at SIMXR. Thus, XRJ, where J=8, 9, ..., 100, will be simulated by location SIMXR+J-8.

Consider the simulation of the CLA instruction. One of three coding sequences must be assembled, conditional on the tag: (1) an untagged CLA instruction is required if no tag is present; (2) a normal, tagged CLA instruction is required if a tag from 1 to 7 is given; and (3) a coding sequence as follows is required if a tag from 8 to 100 is given: the instructions assembled must, when they are executed later, modify the CLA operand address by the contents of the simulated XR. These conditions are depicted in Fig. 17.1 in the book.

Conditional-assembly techniques are required. Two decisions must be made. The test for a tag can be made with the IFF test for a created symbol; if the tag is omitted, a created symbol can be produced. The test for the "size" of the tag can be made with another form of the IFF pseudo-operation. Because IFF affects only thefollowing instruction, an inner macro-call is required, since several instructions must be assembled conditionally.

The instructions assembled in the event that a tag from 8 through 100 is given provide for saving and restoring XR1, which is used as the <u>actual</u> index register, for executing the CLA instruction, and for loading XR1 with the C(SIMXR+J-8).

The macro-definitions are

| Locn. | Oper. | Var. Field | |
|-------|--|---|---|
| CLA | MACRØ IFF CLA. IFF CLAM END | A,T 1,/CRS/T A O,/CRS/T A,T | Assemble if no tag Assemble if tag |
| CLAM | MACRØ IFF CLA. IFF CLAN END | A,T T/8,1 A,T T/8 A,T | Assemble if tag is 1 through 7 Assemble otherwise |
| CLAN | MACRØ SXA. LXA. CLA. LXA. END | A,T SAVX1,1 SIMXR+T-8,1 A,1 SAVX1,1 | Save XRl |

The use of a normal machine operation code as a macro-instruction name reassigns that name to the latter function and deletes its use as a machine operation for that assembly. Thus CLA now refers only to the macro-instruction.

Note that operation codes ending in "." are used when a machine instruction is to be assembled. The following three macro-calls lead to the accompanying expnasions:

| | | Oper. | <u>Var. Field</u> |
|----|------------|------------------------------|--|
| 1. | Call: | CLA | SWITCH |
| | Expansion: | CLA. | SWITCH |
| 2. | Call: | CLA | LIST,5 |
| | Expansion: | CLA. | LIST,5 |
| 3. | Call: | CLA | NAME,32 |
| | Expansion: | SXA. LXA. CLA. LXA. | SAVX1,1 SIMXR+32-8,1 NAME,1 SAVX1,1 |

Other instructions are similarly simulated, but a different coding structure is needed for such instructions as LXA, TXI, and TSX. To simulate LXA, e.g., we need only place a number in the proper SIMXR word (if the tag is 8 or greater); it is not necessary to use a real index register in the process. Similarly, to simulate TXI, we need only increase the proper SIMXR word contents.

(R)-----(371.2 - 371.8)-----

| Locn. | <u>Oper.</u> | <u>Var. Field</u> |
|-------------|---|-----------------------------|
| наіл | MACRØ HTR END | |
| ADD. ADD | ØPSYN MACRØ CLA ADD. STØ END | ADD A,B,C A B C |

| Locn. | Oper. | Var. Field |
|--------|---|---|
| SUBT | MACRØ CLA SUB STØ END | A,B,C A B C |
| MULT | MACRØ LDQ MPY STQ END | A,B,C A B C |
| DIV | MACRØ LDQ PXA LLS DVP STQ END | A,B,C A O,O O B C |
| MØVE | MACRØ AXT CLA STØ TIX END | A,B,C B-A+1,4 B+1,4 C+B-A+1,4 *-2,4,1 |
| JUMP | MACRØ TRA END | A A |
| JUMPPM | MACRØ CLA TPL TMI END | A,B,C A B C |

(R)-----(372.4 - 373.2)-----

Example 17.13 The first technique might use a PRINTL macro-instruction which provided a printout (probably with a standard format) of an indefinite number of specified words (a list), as in

PRINTL (NUMBR, WØRD, WØRD+3, XYZ)

The structure of PRINTL depends on the form of the call for the monitor input-output subroutine. It can be inserted at any desired points in the program.

The second technique can be exemplified by a procedure that automatically supplies a printout of the contents of the referenced location in any STØ instruction. To accomplish this, the operation STØ must be defined as a macroinstruction. Another printing macro-instruction, PRINT, is used.

| Locn. | Oper. | <u>Var. Field</u> |
|-------------|--|---------------------------------|
| STØ. STØ | ØPSYN MACRØ IFF STØ. IFF STØ. PRINT END | STØ A,T 1,/CRS/T A 0,/CRS/T A,T |

To allow for the presence or absence of a tag, the IFF pseudo-operations are used. Here, we shall assume that a tag may also be present on the PRINT call.

Example 17.14 Write the TURNØN and TURNØF macro-instructions described.

To accomplish this, STØ must be used for both the normal machine instruction (when no printing is desired) and for the macro-instruction (when printing is desired). The TURNØN and TURNØF macro-instructions have the function of the switching the significance (and interpretation) of the word STØ back and forth between these two, the machine instruction and the macro-instruction. In this way the printing feature is "turned on and off."

The TURNØN and TURNØF macro-instructions have no arguments; their calls appear to be pseudo-operations.

| Locn. | Oper. | <u>Var. Field</u> |
|---------------|---|-------------------------------------|
| STØ | ØPSYN MACRØ IFF STØ. IFF STØ. PRINT END | STØ A,T 1,/CRS/T A 0,/CRS/T A,T A,T |
| TURNØN STØ | MACRØ ØPSYN END | STØ |
| TURNØF STØ | MACRØ ØPSYN END | STØ. |

A short program, using these features, follows:

| Locn. | Oper. | <u>Var. Field</u> |
|-------|---|---|
| ବ୍ଦବ୍ | TURNØN AXT CLA ADD STØ TIX TURNØF | 200,1 LIST+200,1 SIX LIST+200,1 QQQ,1,1 |
| | CLA | NUMBER |
| | STØ | TABLE |
| | \mathtt{TZE} | ØUT |

This sequence expands into the following coding (macro-calls are not given):

| | TXA | 200,1 |
|--------|----------------|------------|
| ର୍ବ୍ଦ | CLA | LIST+200,1 |
| -0 0 0 | ADD | SIX |
| | STØ. | LIST+200,1 |
| | PRINT | LIST+200,1 |
| | \mathtt{TIX} | QQQ,1,1 |
| | CLA | NUMBER |
| | STØ. | TABLE |
| | TZE | ØUT |

(R)-----(375.3 - 376.2)-----

Example 17.15 Write coding so that printing occurs (1) at every third STØ instruction, and (2) at every third STØ execution.

1. The STØ macro-instruction of Example 17.13 is modified to provide for conditional assembly of the output macro-instruction (PRINT). The symbol Q is used as a counter, increased by 1 each time the macro-instruction is called. The IFF variable field is similar to one given earlier, in Section 17.1, under "Conditional Assembly." Assembly of PRINT occurs every time Q is a multiple of 3.

| Locn. | Oper. | Var. Field |
|-----------|---|--|
| Q STØ. | SET ØPSYN | O STØ |
| STØ Q | MACRØ IFF STØ. IFF STØ. SET IFF PRINT END | A,T 1,/CRS/T A 0,/CRS/T A,T Q+1 Q-Q/3*3,1 A,T |

2. Now counting must be done when the program is executed. To achieve this, a sequence of coding must be included that calculates the function Q-Q/3*3 where the contents of the counter is Q (when the program is executed).

| · | CLA ADD STØ XCA | CNTR ØNE CNTR | Q+1 to Q |
|--------|-----------------------------------|---|-------------------------------|
| MADDIE | PXA DVP MPY TNZ PRINT | O,O THREE THREE NØPRINT A,T | Q/3*3 Test for Q-Q/3*3 = 0 |
| NØPRNT | | • • • | |

It is easier to compute the remainder directly, but this approach is taken as a parallel to method 1.

(R)-----(376.5 - 378.4)-----

Example 17.16 Write a macro-instruction that will cause a single word to be assembled, containing n! The call is to be as follows:

FACTL N

where N represents an integer to be supplied.

Two nested macro-instructions are used. In the inner macro-instruction (FACTLX) the actual recursion occurs. The macro-instruction repeatedly calls itself, each time computing one more factor in n!, as follows: 1.2.3...n. At the same time, a "counter" Q is used for loop control; the counter runs from 1 to n. An IFF is used to control the recursion; when the counter contains the value n, the process stops.

The outer macro-instruction is used to initialize both the counter Q (at 0) and a partial product F (at 1). If n is given as 0, assembly of the FATCLX macro-call is suppressed and F (which is n!) is set equal to 1. After FACTLX computes n! (for $n \neq 0$), the word containing n! is assembled. A flowchart of the process appears in Fig. 17.2 in the book.

Var. Field Locn. Oper. FACTL MACRØ N,ZSET 0 Q 1 \mathbf{F} SET IFF Ν Ν FACTLX F \mathbf{Z} DEC END FACTLX MACRØ N SET Q+1Q \mathbf{F} F*Q SET Q-NIFF FACTLX N END

As an example of how this works, consider the call FACTL 4

Following is a list of most of the pseudo-operations as they are generated in the assembly process during the recursive calling of FACTLX. The SET and IFF pseudo-operations are listed in the order of their generation:

| Expansion | of | FACTL: | | | Q F | SET SET IFF | 0 1 4 |
|-----------|----|--------|------|--------|--------|-------------------|--------------|
| Expansion | of | FACTLX | (lst | time): | Q F | SET SET IFF | 1 1 -3 |
| Expansion | of | FACTLX | (2nd | time): | Q F | SET SET IFF | 2 2 -2 |
| Expansion | of | FACTLX | (3rd | time): | Q F | SET SET IFF | 3 6 -1 |
| Expansion | of | FACTLX | (4th | time): | Q F | SET SET IFF | 4 24 0 |
| Expansion | of | FACTL: | | | 001 | DEC | 24 |

Chapter 18 INTERPRETERS AND SIMULATION

(R)-----(387.5 - 391.2)------

AN INTERPRETIVE PROGRAM

The following instruction is useful in Example 18.2. LOAD COMPLEMENT OF ADDRESS IN INDEX (LAC Y) (+0535); 2 cycles. The 2's complement of the C(Y)21-35 replaces the contents of the specified index register. The C(Y) is unchanged.

Example 18.2 Refer to the book for the introduction to an analysis and flowchart of this program. That material applies here with one modification. The complement of the C(10000) is placed in XR2, rather than the C(10000), as noted at 398.3. This is necessary because 7090 index registers work by decrementing. Notice that 100008 must be added to addresses in the program before they are used to set addresses or SIMAR, as in the MØVE, JUMPSR, and JPPMSR routines.

| Locn. | Oper. | Var. Field | |
|-------|-----------------------------------|---|--|
| | LAC CLA STØ | /Ø/10000,2 /Ø/10001 SIMAR | Place compl. of C(10000) in XR2 Place starting addr in SIMAR |
| NEXT | CAL* ANA ARS STA CAL* ANA ARS STA | SIMAR AMASK 18 ADDRA SIMAR BMASK 9 ADDRB | Obtain A-address by masking out rest of instruction; place in ADDRA Obtain B-address |
| | CAL* ANA STA | SIMAR CMASK ADDRC | Obtain C-address |

(Cont'd.)

| Locn. | Oper. | Var. Field | _ |
|-----------------|------------------------------------|--|---|
| SUBRT | CAL* ANA ARS PAX TRA* | SIMAR ØPMASK 27 0,1 SUBRT+7,1 JPPMSR JUMPSR MØVESR DIVSR MULTSR | Obtain operation code Place op. code in XR1 Transfer on op. code 7 6 5 4 3 2 1 |
| · | | SUBTSR ADDSR HALTSR | 2 1 0 |
| RETURN | CLA ADD STØ TRA | SIMAR ØNE SIMAR NEXT | Return point after non- tra. execution; modify SIMAR by 1 |
| HALTSR ADDSR | HTR CLA* ADD* STØ* TRA | ADDRA ADDRB ADDRC RETURN | |
| SUBTSR | CLA* SUB* STØ* TRA | ADDRA ADDRB ADDRC RETURN | |
| MULTSR | LDQ* MPY* STQ* TRA | ADDRA ADDRB ADDRC RETURN | |
| DIVSR | LDQ* PXA LLS DVP* TRA | ADDRA O,O O ADDRB RETURN | |
| MØVESR | CLA SUB | ADDRB ADDRA | Form size of block: B-A+1 |
| | ADD PAX ADD ADD STA SUB ADD STA | ØNE O,4 ADDRA RELØCN MV1 ADDRA ADDRC MV2 | Place size in XR4 Add 10000 for relocation |

(Cont'd.)

| Locn. | Oper. | <u>Var. Field</u> | |
|--|---------------------------------|--|---|
| MV1 MV2 | CLA STØ TIX TRA | **,4 **,4 *-2,4,1 RETURN | (B+1, which is A+size) (B-A+C+1, which is C+size) |
| JUMPSR | CLA ADD STA TRA | ADDRA RELØCN SIMAR NEXT | Fetch new address for SIMAR |
| JPPMSR | CLA* | ADDRA | Test sign of C(ADDRA) |
| | TPL CLA ADD STA TRA | TR1 ADDRC RELØCN SIMAR NEXT | Set SIMAR to C-address |
| TR1 | CLA ADD STA TRA | ADDRB RELØCN SIMAR NEXT | Set SIMAR to B-address |
| CMASK | ØCT ØCT ØCT | 000777000000 000000777000 000000000777 | Simulated AR Masks |
| ØPMASK ADDRA ADDRB ADDRC ØNE RELØCN | ØCT DEC ØCT | 007000000000 **,2 **,2 **,2 1 10000 | Registers for the 3 addresses |
| · | | (391.7 - 39 | 94.8) |
| (7 | | ()) = + + | · · • • / |

(M)----(391.7 - 394.8)

(The material in 391.7 - 394.8, though it applies to a program written for the DELTA 63, applies to a study of interpreters on the 7090 as well. The concepts are general, and a study of the material can be understood almost entirely even if details on coding are not.)

(R)-----(395.3 - 395.10)-----

Example 18.4 Write routines for a self-interpreter for the 7090 to simulate the instructions TXI, TSX, and TIX.

In the self-interpreter, the address, tag, and decrement portions of the instruction being executed interpretively are placed in ADDR, TAG, and DECR, respectively (in the address fields). Then control goes to the individual routines. In addition, the SETTAG routine is executed at that time. Its purpose is to set into a memory location the tag of the instruction being executed; the address field of that word contains the address SIMXR+1. SIMXR heads a block of seven words; SIMXR+j-1 represents the simulated XRj (allowing for seven index registers). An indirect address reference to that word thus references the proper simulated XR. The 15 rightmost bits of the simulated XR represent the contents of that XR.

The routine for setting the index-register address:

| Locn. | Oper. | <u>Var. Field</u> | |
|-----------------|-------------------|------------------------|-------------|
| SETTAG | CLA ADD STØ | BSIMXR TAG REFXR | |
| REFXR BSIMXR | • • • | ** SIMXR-1 | (SIMXR+j-1) |

In the following routines, SIMAR, RETURN, and NEXT represent the same instructions as in Example 18.2; control passes to RETURN if a transfer is not executed; control passes to NEXT if a transfer is executed. The STA instruction is used to store a new value in the simulated XRs; by so doing, any arithmetic performed on the XR is effectively done modulo 1000000 as required.

| | Oper. | Var. Field | |
|------|--|---|--|
| TXI: | CLA* ADD STA* | REFXR DECR REFXR | Modify XR |
| | CLA STØ TRA | ADDR SIMAR NEXT | "Transfer" |
| TSX: | CLA CAS TRA TRA SUB STA* CLA STØ TRA | SIMAR DECR *+3 RETURN RETURN DECR REFXR ADDR SIMAR NEXT | Form 2's complement with decrement C(XR) gr. than decr. C(XR) equal to decr.; "go on" Modify C(XR) by decrement "Transfer" |

The last three instructions in these three routines are identical and could be combined.

Chapter 19 PROGRAM DEBUGGING AND TESTING

| (S)(At 2 | 402.3) |
|----------|--------|
|----------|--------|

ASSEMBLER AIDS

In addition to the errors listed in the book, the FAP assembler also flags these errors:

- Illegal indirect addressing.
- 7. Improper tag and decrement.
- 8. Errors in other pseudo-operations.
- Relocation errors. 9.

Example 19.1 The following letters are used by the FAP assembler to flag errors:

- U undefined symbol
- M multiply-defined symbol
- \emptyset illegal operation code
- G error in data-generating card, such as ØCT or DEC
- A improper address or omitted address where required
- T improper tag or omitted tag where required
- D improper decrement or omitted decrement where required
- I illegal indirect addressing
- P illegal use of pseudo-operation
- R relocation error.

Other flags are given, under appropriate conditions. The program below, taken from Example 8.7, is recoded with several errors that are flaggable by the assembler. The octal listing is given with error flags. Note that portions of octal words are omitted where errors are present.

| | Location | <u>Contents</u> | Location | Oper. | Var. Field |
|-------------|---|--|------------------------------|--|--|
| T U Ø | 00200 00201 00202 00203 00204 00205 00206 | +0560 00 1 04147 +0774 00 0 03720 +0754 00 0 00000 +0221 00 0 | NEWØNE | ØRG LDQ AXT PXA DVP XAC | /Ø/200 LIST+2000,1 2000 0,0 TEN |
| M UD | 00200 00207 00210 00211 00212 00213 | +0734 00 2 00000 +0500 00 2 00227 +0400 00 0 00214 +0501 00 2 00227 +2 00000 00201 +0000 00 0 00000 | | PAX CLA ADD STØ TIX HTR | O,2 CTABLE+10,2 ØNE CTABLE+10,2 NEWØNE,I |
| M M | 00214 00215 00227 04147 | +00000000001 | ØNE CTABLE LIST ØNE | DEC BSS BSS PZE | 1 10 2000 1 |

The errors made were as follows: (1) omission of the tag in the AXT instruction; (2) failure to define the symbol "TEN"; (3) mispunching of XCA as "XAC"; (4) multiply defining the symbol "ØNE"; (5) mispunching of the tag "1" as "I" in TIX; this appears as an undefined symbol ("I"); (6) omission of the decrement in the TIX instruction. Note that two flags appear on one line; two errors were made in one symbolic instruction.

In the event that part or all of a word cannot be assembled because of an error, the FAP assembler sometimes leaves blanks or, in the case of a multiply-defined symbol, assembles the earlier address. The resulting object deck will have zeros punched where blanks appear in the listing. Thus, at location 00204, the following word is assembled in the deck:

022100000000

If certain <u>fatal</u> errors occur in a program, an object deck is normally not produced and the program is not run at that time; such errors include those with flags U, M, and Ø. Other errors, called <u>nonfatal</u>, do not inhibit deck punching or immediate execution; these include those with flags A, T, and D. These latter "errors" may be intentional and the assembler permits a run. Optionally, a deck may be punched regardless, if appropriate indications is given. FAP provides, with the listing, a list of undefined and multiplydefined symbols.

The errors made in this example, like all coding errors can be corrected by the use of correction cards, described in Section 11.1, or by reassembly.

The following octal correction cards will correct the errors made in the program. They would be applied to the object deck.

| Locn. | Oper. | <u>Var. Field</u> |
|-------|-------|-------------------|
| 00202 | ØCT | 077400103720 |
| 00204 | ØCT | 022100020000 |
| 00205 | ØCT | 013100000000 |
| 00212 | ØCT | 200001100201 |
| 20000 | ØCT | 0000000000 |

Most of these cards are easily understandable. Note that a word containing 10 (128) has been established at location 20000, a location outside the program.

Example 19.2 The symbol reference table for the program coded in Example 8.7 is as follows:

| Locn. | Symbol | References |
|---|--|---|
| 00214 04147 00227 00215 00201 | ØNE TEN LIST CTABLE NEWØNE | 00210,00214 00204,04147 00201,00227 00207,00211,00215 00201,00212 |
| | | |

(R)-----(406.4 - 406.7)------

HELP AT THE CONSOLE

Example 19.3 Refer to the book for a description and analysis of this problem. There are, of course, only three index registers, in the 7090; this will not effect the description given. The instructions under consideration are the following:

TRA 02123,2
TRA 02234,4

(R)-----(409.4 - 409.10)-----

THE USE OF DUMPS

In the 7090 a special trapping feature is provided. If bits S, 1, and 2 of an instruction being executed contain the bits 1, 0, and 1, respectively, the instruction is interpreted as STR:

STORE LOCATION AND TRAP (STR); 2 cycles. The location of this instruction, plus one, replaces positions 21-35 of location 00000. The computer then takes its next instruction from location 00002. The contents of positions 3-35 of this instruction are not interpreted.

Through the use of STR, the monitor system is able to gain control. As the program deck is loaded, the SNAP cards are also loaded. As these are encountered by the monitor, the information on them is stored within the snapshot routine. A snapshot table is established with a list of addresses where snapshots are requested and with other appropriate information. The monitor places the STR prefix in bits S, 1, and 2, after saving the instructions original prefixes.

During the running of the program, when control passes to an instruction containing an STR prefix, a trap occurs and control passes to 00002. At that location, a transfer instruction sends control to the snapshot routine. There a search is made of the snapshot table, and if a dump was requested at the address in location 00000 (from where control just came), the dump is given.* Then the instruction with the STR prefix must be executed. This is done remotely, within the monitor, where the proper prefix is combined with the other 33 bits of the instruction so that execution can occur. Finally, control returns to the program being run so that it may continue at the point from which control left it.

To assist the programmer when his program unintentionally sends control outside the block of executable instructions, the monitor, just prior to loading a program, places STR prefixes throughout memory (except for the monitor area). Programs loaded into memory of course write over some of these STR's, but the areas not so covered retain them; areas set aside by BSS pseudo-operations retain their STR's. If, then, control passes to a location outside the program (or possibly to within a block of data), a trap occurs and the monitor, recognizing the fact that no snapshot was requested at that location, stops the program, indicating where control went erroneously.

THE USE OF MACRO-INSTRUCTIONS

Example 19.4 Write a short program containing a loop in which a debugging macro-call is placed

^{*}Actually, 00000 contains one more than that address.

The program:

| Locn. | Oper. | Var. Field |
|-------|--|---|
| START | AXT CLA ADD STØ PRTBLK TIX HTR | 100,1 SUM NUMBRS+100,1 SUM Ø,SUM,SUM,UNTIL,5 START,1,1 |

The resultant printout, which merely shows the contents of SUM, might appear as follows:

The next example shows a more complex printout, the dump of two different blocks.

Example 19.5 Consider Example 8.6, which sorts a list of 1000 numbers into two blocks, PØSLST and NEGLST. Assume that the following two cards are inserted in the program immediately preceding the instruction at MØD:

PRTBLK D, PØSLST, POSLST+3, UNTIL, 4
PRTBLK D, NEGLST, NEGLST+2, UNTIL, 3

The request here is for a decimal output, assumed to be given with three or four words to a line. The resultant output might be as follows:

| +23498 | 0 | 0 | 0 |
|--------|--------|---|---|
| 0 | 0 | 0 | |
| +23498 | 0 | 0 | 0 |
| -232 | 0 | 0 | |
| +23498 | 0 | 0 | 0 |
| -232 | -86001 | 0 | |
| +23498 | +77 | 0 | 0 |

Note that four dumps of PØSLST (four numbers on a line) were given, while three dumps of NEGLST (three numbers on a line) were given.

(R) ----- (414.3 - 415.3) -----

Example 19.6 Write a macro-instruction that will provide the following information, all in octal, when control passes to it:

1. The C(AC) and the C(MQ):

- 2. the contents of the three index registers;
- the contents of any three specified words in 3. memory:
- 4. the contents of a block of any size in memory. A typical call is:

DUMP WØRD, XXX, SUM, LIST, LIST+10

which means "Dump the AC, the MQ, the three XRs, locations WØRD, XX, and SUM, and the block from LIST through LIST+10." In the macro-instruction that follows, the index registers, the AC, and the MQ are first saved and subsequently restored. The PRINTL macro-instruction of Example 17.13 is used to print a list. A new macroinstruction, PRINTB, is used to print a block.

| Locn. | Oper. | Var. Field | |
|------------|---|---|---|
| DUMP | MACRØ SXA SXA SXA SIW ARS STØ STQ PRINTL PRINTL PRINTB CLA ALS ØRA LDQ LXA LXA LXA | A,B,C,L,M Q,1 Q+1,2 Q+2,4 Q+3 36 Q+4 Q+5 (Q,Q1,Q2) (A,B,C) L,M Q+4 36 Q+3 Q+3 Q+5 Q,1 Q,1,2 Q+2,4 | These 3 instructions save all 38 bits of the AC Save MQ Print XRs Print 3 words Print block These 3 instructions restore the complete AC |
| Q N3777 | BSS ØCT | 6 377777777777 | |

| - - | | | | | |
|--------|--|--|--|--|---|
| : : | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | • |
| | | | | | |
| : | | | | | |
| | | | | | |
| | | | | | |
| : | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

INDEX

| Accumulator Addition 2 Address modification Alphanumeric informa | | Data, loading Data channel Data instruction | |
|--|----------------------------------|---|---------------------------|
| tion | 61 - 62 79 - 80 | Data-moving instruction Data processing | 3, 6 90 - 96 |
| converting Arithmetic accumulat | 90 | Debugging DEC pseudo-operati | 126-131 |
| Arithmetic instruc- tions Assembler aids | 3, 6 | Decisions Decrement | 11 - 13 30 |
| Assembler language Assembly listing | 126 14 16 | Division Dumps Dynamic storage | 5-9, 73 128-129 |
| BCD information | | allocation | 65-66 |
| BCD pseudo-operation BCI pseudo-operation | 62 | Error flags | 126-127 |
| BES pseudo-operation Block operations 43-45,1 | | Factorial, computa by macro-ins | struc- |
| Branching | 46-50 | tions FAP language] Fixed branching | .4 - 16, 52 |
| | 23 - 24 23 | Fixed-point number Floating-point num | 's 2 |
| Card reader Cards, loading format Closed subroutines | 25 15 53 - 60 | Floating-point ope | rations 72-73 |
| Coding alphanumeric information | 79 - 80 | GØ pseudo-operatio | n 110 |
| Conditional assembly Console help Conversion | 99-102 | Histogram | 41-42 |
| integers | 86-87 | | 100, 107 |
| Correction cards | | Indexing instructi 29-31, 3 | 5 , 40 - 41 |
| Created symbols | 27 - 128 105 | Index registers simulation of l | |
| | | | 113-115 |

| Indirect addressing 43-44, 57-58 | Ordering integers 88-89, 94-95 |
|---|--|
| Input-output operations 61-63 | Packing 69-71, 79 |
| Instruction format 15, 28-29 | Pattern detection 87-88 PMC pseudo-operation 98 |
| Instruction word 2 | Pointers 39 |
| Instruction word 2 Integers 2 conversion 86-87 | Polynomial evaluation |
| conversion 86-87 | 8-10, 14, 21-22, 35 |
| ordering 88-89 Interchange sort 94-95 | Printer, line 24 |
| Interchange sort 94-95 | Printing macro-instruc- |
| Interpreters 122-125 | tions 117-119, 121 |
| IRP pseudo-operation 103 | Program loops 18-27 |
| | Program planning 64-71 |
| Largest number, deter- | Program loops 18-27 Program planning 64-71 Program testing 126-131 Pseudo-operations 15, 44, |
| mination 45-46 | Pseudo-operations 15, 44, |
| Linkage, subroutine 53 | 02-03, 14, 93-94, 90, 113 |
| Listing, assembly 16 | macro-instruction 97, |
| TTB (B | 99-100, 103, 107, 110 |
| Logical accumulator 68 | Push-down lists 42-43 |
| Logical instructions | 7.0 |
| 20-21, 66-68, 75-76, 80 | Qualifiers 16 |
| Loops 18-27 | - 10 06 07 |
| | Reading out results 26-27 |
| Macro-instructions | Reading tapes 22-24 |
| 52, 97-121, 129-130 | Recursive macro-instruc- |
| Magnetic tapes 1 | tions 120-121 |
| information 22 | Remote assembly 107-108 |
| reading and writing | Repetition in coding |
| 22-24 | 102-104 |
| Masking 68 Memory 1 | RMT pseudo-operation 107 |
| 110111011 | Running time of instruc- tions 64 |
| Memory space, minimizing 64 | tions 64 |
| | Compa duddanton mondaton |
| <u> </u> | Sense indicator register 81-82 |
| | |
| Multiplication 5-9, (3 Multiplier-quotient (MQ) | Sequencing in memory 45-50 Shifting 66-68 |
| register 2 | |
| 16819001 | Simulation, index registers 113-115 |
| Nested macro-instruc- | |
| tions 109-110 | 3-address computer 115-116 |
| Nim 82-85 | Skip instructions 46 |
| Nonnumerical problems | Sorting, by signs 38-39 |
| 75-89 | see also "Ordering" |
| Numerical problems 72-73 | Storage allocation 65-66 |
| Hamorroat brostomp 15 13 | Structure of computers 1 |
| Octal correction cards | Subroutines 51-60 |
| 61, 127-128 | |
| Open subroutines 51-52 | linkage 53 Subtraction 2-4, 73 |
| ØPSYN pseudo-operation | |
| 113 | |
| | |

| Summation of numbers 19-20, 33-34 | with macro-instruc- |
|-----------------------------------|--------------------------------|
| subroutines | tions 115-116 with interpreter |
| 51-52, 55-57 | 122-124 |
| Symbolic coding 14-17 | Time-space balance 40 |
| Symbolic expressions, | Transfer instructions 10 |
| analysis 76-78 | Transfer of control 53-54 |
| Symbol reference table 128 | Transfer of information |
| | 54 - 55 |
| Table-look-at 40-42 | Trapping feature 129 |
| Tag 28 | , |
| Tapes | Unpacking 69-71 |
| see "Magnetic tapes" | |
| Testing of programs | Variable branching 47-49 |
| 126-131 | VFD pseudo-operation 93-94 |
| Test instructions 46 | |
| Three-address computers, | Words in memory 1-2 |
| simulation | Writing tapes 22-24 |

INDEX TO INSTRUCTIONS

| COM Complement magnitude 75 CRQ Convert by replacement from MQ 90 ERA "Exclusive or" to the AC 80 FAD Floating add 73 FDH Floating divide or halt 73 FMP Floating multiply 73 FSB Floating subtract 73 HTR Halt and transfer 3 IIA Invert indicators from AC 82 IAC Load complement address in index 122 IAS Logical compare AC to storage 75 IDI Load indicators 81 IDQ Load MQ register 6 IGL Logical left shift 66 IGR Logical right shift 66 IXA Load index from address 29 NZT Nonzero test 46 ONT On test for indicators 81 ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 66 SLW Store logical word 22 | ADD ALS ANA ANS ARS AXT CAL CAQ CAS CLA | Add Accumulator left shift "And" to accumulator "And" to storage Accumulator right shift Address to index true Clear and add logical Convert by addition to the AC Compare AC to storage Clear and ADD | 36886900536 66886900536 |
|--|---|--|----------------------------|
| CRQ Convert by replacement from MQ 90 ERA "Exclusive or" to the AC 80 FAD Floating add 73 FDH Floating divide or halt 73 FMP Floating multiply 73 FSB Floating subtract 73 HTR Halt and transfer 3 IIA Invert indicators from AC 82 LAC Load complement address in index 122 LAS Logical compare AC to storage 75 LDI Load indicators 81 LDQ Load MQ register 66 LGL Logical left shift 66 LGR Logical right shift 66 LXA Load index from address 29 NZT Nonzero test 46 ONT On test for indicators 81 ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 66 SIW Store logical word 21 | | | 75 |
| FAD Floating add 73 FDH Floating divide or halt 73 FMP Floating multiply 73 FSB Floating subtract 73 HTR Halt and transfer 3 IIA Invert indicators from AC 82 LAC Load complement address in index 122 LAS Logical compare AC to storage 75 LDI Load indicators 81 LDQ Load MQ register 66 LGL Logical left shift 66 LGR Logical right shift 66 LXA Load index from address 29 NZT Nonzero test 60 ONT On test for indicators 81 ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 51 SLW Store logical word 21 | | | |
| FAD Floating add 73 FDH Floating divide or halt 73 FMP Floating multiply 73 FSB Floating subtract 73 HTR Halt and transfer 3 IIA Invert indicators from AC 82 LAC Load complement address in index 122 LAS Logical compare AC to storage 75 LDI Load indicators 81 LDQ Load MQ register 66 LGL Logical left shift 66 LGR Logical right shift 66 LXA Load index from address 29 NZT Nonzero test 60 ONT On test for indicators 81 ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 51 SLW Store logical word 21 | • | "Evaluative on" to the AC | 80 |
| LAC Load complement address in index 122 LAS Logical compare AC to storage 75 LDI Load indicators 81 LDQ Load MQ register 66 LGL Logical left shift 66 LXA Load index from address 29 NZT Nonzero test 46 ONT On test for indicators 81 ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 56 SLW Store logical word 21 | | | 73 |
| LAC Load complement address in index 122 LAS Logical compare AC to storage 75 LDI Load indicators 81 LDQ Load MQ register 66 LGL Logical left shift 66 LXA Load index from address 29 NZT Nonzero test 46 ONT On test for indicators 81 ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 56 SLW Store logical word 21 | | | 73 |
| LAC Load complement address in index 122 LAS Logical compare AC to storage 75 LDI Load indicators 81 LDQ Load MQ register 66 LGL Logical left shift 66 LXA Load index from address 29 NZT Nonzero test 46 ONT On test for indicators 81 ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 56 SLW Store logical word 21 | | | 73 |
| LAC Load complement address in index 122 LAS Logical compare AC to storage 75 LDI Load indicators 81 LDQ Load MQ register 66 LGL Logical left shift 66 LXA Load index from address 29 NZT Nonzero test 46 ONT On test for indicators 81 ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 56 SLW Store logical word 21 | FSB | | 73 |
| LAC Load complement address in index 122 LAS Logical compare AC to storage 75 LDI Load indicators 81 LDQ Load MQ register 66 LGL Logical left shift 66 LXA Load index from address 29 NZT Nonzero test 46 ONT On test for indicators 81 ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 56 SLW Store logical word 21 | | | _3 |
| LAS Logical compare AC to storage 75 LDI Load indicators 81 LDQ Load MQ register 6 LGL Logical left shift 66 LGR Logical right shift 66 LXA Load index from address 29 NZT Nonzero test 46 ONT On test for indicators 81 ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 56 SLW Store logical word 21 | | | |
| LDI Load indicators LDQ Load MQ register LGL Logical left shift LGR Logical right shift EXA Load index from address NZT Nonzero test ONT On test for indicators ORA "Or" to accumulator ORS "Or" to storage PAC Place complement address in index PAI Place AC in indicators PAX Place address in index PAX Place address in index PAX Place index in address RQL Rotate MQ left SLW Store logical word 6 6 6 6 6 7 6 7 7 7 7 7 7 7 7 7 7 7 7 | | | |
| LDQ Load MQ register LGL Logical left shift LGR Logical right shift EXA Load index from address NZT Nonzero test ONT On test for indicators ORA "Or" to accumulator ORS "Or" to storage PAC Place complement address in index PAI Place AC in indicators PAX Place address in index PAX Place address in index PAX Place index in address RQL Rotate MQ left SLW Store logical word | | | 81 |
| LGL Logical left shift LGR Logical right shift EXA Load index from address NZT Nonzero test ONT On test for indicators ORA "Or" to accumulator ORS "Or" to storage PAC Place complement address in index PAI Place AC in indicators PAX Place address in index PAX Place address in index PAX Place index in address RQL Rotate MQ left SLW Store logical word 66 67 68 69 81 66 66 66 66 66 67 66 66 66 6 | | | |
| LGR Logical right shift LXA Load index from address NZT Nonzero test ONT On test for indicators ORA "Or" to accumulator ORS "Or" to storage PAC Place complement address in index PAI Place AC in indicators PAX Place address in index PBT P-bit test PXA Place index in address RQL Rotate MQ left SLW Store logical word 66 29 29 20 21 21 | - | | 66 |
| LXA Load index from address NZT Nonzero test ONT On test for indicators ORA "Or" to accumulator ORS "Or" to storage PAC Place complement address in index PAI Place AC in indicators PAX Place address in index PBT P-bit test PXA Place index in address RQL Rotate MQ left SLW Store logical word | | | |
| ONT On test for indicators 75 ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 66 SLW Store logical word 21 | | | 29 |
| ORA "Or" to accumulator 75 ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 66 SLW Store logical word 21 | | | |
| ORS "Or" to storage 75 PAC Place complement address in index 88 PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 66 SLW Store logical word 21 | ONT | | |
| PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 66 SLW Store logical word 21 | ORA | | 75 |
| PAI Place AC in indicators 81 PAX Place address in index 40 PBT P-bit test 81 PXA Place index in address 41 RQL Rotate MQ left 66 SLW Store logical word 21 | | | 75 |
| PAX Place address in index PBT P-bit test PXA Place index in address RQL Rotate MQ left SLW Store logical word 40 40 81 81 82 81 82 82 83 84 84 86 86 | | Place complement address in index | 88 |
| PBT P-bit test PXA Place index in address RQL Rotate MQ left SLW Store logical word 81 41 66 21 | | | |
| PXA Place index in address RQL Rotate MQ left SLW Store logical word 21 | | | |
| RQL Rotate MQ left SLW Store logical word 21 | | | |
| SLW Store logical word 21 | | | |
| | - | | |
| STA Store address 20 | STA | Store address | 25 |

| STI | Store indicators | 129 |
|----------------|---------------------------------|---------|
| \mathtt{STO} | Store | 3 |
| \mathtt{STQ} | Store MQ | 6 |
| STZ | Store zero | 19 |
| SUB | Subtract | 3 |
| SXA | Store index in address | 3 35 |
| \mathtt{SXD} | Store index in decrement | 35 |
| \mathtt{TIX} | Transfer on index | 35 |
| TLQ | Transfer on low MQ | 94 |
| \mathtt{TMT} | Transfer on minus | 10 |
| \mathtt{TNZ} | Transfer on nonzero | 10 |
| \mathtt{TPL} | Transfer on plus | 10 |
| \mathtt{TRA} | Transfer | 10 |
| TSX | Transfer and set index | 53 |
| TXH | Transfer on index high | 31 |
| TXI | Transfer with index incremented | 30 |
| \mathtt{TXL} | Transfer on index low or equal | |
| XCA | Exchange AC and MQ | 30 6 |
| ZET | Zero test | 46 |