



**Enterprise Systems
Architecture/370
Reference Summary**

GX20-0406-0

File No. S370/4300-01

First Edition (February 1989)

References in this publication to IBM products, programs, or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM program product in this publication is not intended to state or imply that only IBM's program product may be used. Any functionally equivalent program may be used instead.

Requests for copies of this and other IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

Please direct any comments on the contents of this publication to IBM Corporation, Product Publications, Department B97, PO Box 950, Poughkeepsie, NY, USA 12602. IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation 1989. All rights reserved.

PREFACE

This publication is intended primarily for use by Enterprise Systems Architecture/370™ assembler language application programmers. It contains basic machine information summarized from the *IBM Enterprise Systems Architecture/370 Principles of Operation*, SA22-7200, about the ES/3090™ Processor Complexes and the ES/4381™ Processors Models 91E and 92E. It also contains frequently used information from *IBM Enterprise Systems Architecture/370 and System/370 Vector Operations*, SA22-7125, *IBM System/370 Extended Architecture Interpretive Execution*, SA22-7095, and the *Assembler H Version 2 Application Programming: Language Reference*, GC26-4037, command codes for various I/O devices, and a multicode translation table. This publication will be updated from time to time. However, the above publications and others cited in this publication are the authoritative reference sources and will be first to reflect changes.

Move-Inverse Facility

The Move Inverse instruction is provided on the ES/4381 Processor Model Groups 90E, 91E, and 92E; it is not provided on the ES/3090 Processor Complexes.

Vector Facility

The vector facility is optional on each central processor of the ES/3090 Processor Complex. (The mnemonics for all instructions provided by this facility start with the letter 'V'.)

For information about System/370 architecture, refer to *IBM System/370 Principles of Operation*, GA22-7000, and *IBM System/370 Reference Summary*, GX20-1850.

For information about System/370 extended architecture, refer to *IBM System/370 Extended Architecture Principles of Operation*, SA22-7085, *IBM System/370 Extended Architecture Interpretive Execution*, SA22-7095, and *IBM System/370 Extended Architecture Reference Summary*, GX20-0157.


CONTENTS

Machine Instruction Formats	2
Machine Instructions	4
By Mnemonic	4
By Operation Code	12
Condition Codes	14
Assembler Instructions	18
Extended Mnemonic Instructions	19
CNOP Alignment	19
Summary of Constants	19
Fixed Storage Locations	20
Control Registers	21
Vector-Status Register	22
Program-Status Word	22
External-Interrupt Codes	22
Program-Interrupt Codes	23
Exception-Extension Code	23
Dynamic Address Translation	24
Dynamic-Address-Translation Format	24
Segment-Table Entry	24
Page-Table Entry	24
Translation-Exception Identification	24
ASN Translation	25
Address-Space Number (ASN)	25
ASN-First-Table Entry (when CRO bit 15 is zero)	25
ASN-First-Table Entry (when CRO bit 15 is one)	25
ASN-Second-Table Entry	25
Access-Register Translation	26
Access-List Entry Token (ALET)	26
Dispatchable-Unit Control Table	26
Access-List Entry	26
PC-Number Translation	27
Program-Call Number	27
Linkage-Table Entry	27
Entry-Table Entry	27
Linkage-Stack Entries	28
Entry Descriptor	28
Header Entry (Entry type 0000001)	28
Trailer Entry (Entry type 0000010)	28
Branch State Entry (Entry type 0000100)	29
Program-Call State Entry (Entry type 0000101)	29
Trace-Entry Formats	30
31-Bit Branch	30
24-Bit Branch	30
Set Secondary ASN	30
Program Call	30
Program Transfer	30
Program Return	30
Trace	30
Machine-Check Interruption Code	31
External-Damage Code	31
Operation-Request Block	32
Channel-Command Word	32
Format-0 CCW	32
Format-1 CCW	32
Subchannel-Information Block	33
Path-Management-Control Word	33
Interruption-Response Block	34
Subchannel-Status Word	34
Extended-Status Word	35
Information Stored in ESW	36
Extended-Control Word	36
Measurement Block	37

CONTENTS (Cont'd)

Channel-Report Word	37
Reporting Source	37
Error-Recovery Codes	37
I/O Command Codes	38
Standard Command-Code Assignments	38
Standard Meanings of Bits of First Sense Byte	38
Console Printer Channel Commands	38
Card Reader and Card Punch Channel Commands	38
Printer Channel Commands	39
Magnetic-Tape Channel Commands	40
Direct Access Storage Devices	41
DASD Channel Commands	42
Code Assignments	44
Code Tables	44
Two-Character BSC Data Link Controls	48
Commonly Used Editing Pattern Characters	48
ANSI-Defined Printer Control Characters	48
Control Character Representations	48
Formatting Character Representations	48
Hexadecimal and Decimal Conversion	49
Powers of 2 and 16	50

MACHINE INSTRUCTION FORMATS



MACHINE INSTRUCTIONS

By Mnemonic

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
A	R ₁ ,D ₂ (X ₂ ,B ₂)	Add	RX	5A	c
AD	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Normalized (L)	RX	6A	c
ADR	R ₁ ,R ₂	Add Normalized (L)	RR	2A	c
AE	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Normalized (S)	RX	7A	c
AER	R ₁ ,R ₂	Add Normalized (S)	RR	3A	c
AH	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Halfword	RX	4A	c
AL	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Logical	RX	5E	c
ALR	R ₁ ,R ₂	Add Logical	RR	1E	c
AP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Add Decimal	SS	FA	c
AR	R ₁ ,R ₂	Add	RR	1A	c
AU	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Unnormalized (S)	RX	7E	c
AUR	R ₁ ,R ₂	Add Unnormalized (S)	RR	3E	c
AW	R ₁ ,D ₂ (X ₂ ,B ₂)	Add Unnormalized (L)	RX	6E	c
AWR	R ₁ ,R ₂	Add Unnormalized (L)	RR	2E	c
AXR	R ₁ ,R ₂	Add Unnormalized (L)	RR	36	c
BAKR	R ₁ ,R ₂	Branch and Stack	RRE	B240	q
BAL	R ₁ ,D ₂ (X ₂ ,B ₂)	Branch and Link	RX	45	
BALR	R ₁ ,R ₂	Branch and Link	RR	05	
BAS	R ₁ ,D ₂ (X ₂ ,B ₂)	Branch and Save	RX	4D	
BASR	R ₁ ,R ₂	Branch and Save	RR	0D	
BASSM	R ₁ ,R ₂	Branch and Save and Set Mode	RR	0C	
BC	M ₁ ,D ₂ (X ₂ ,B ₂)	Branch on Condition	RX	47	
BCR	M ₁ ,R ₂	Branch on Condition	RR	07	
BCT	R ₁ ,D ₂ (X ₂ ,B ₂)	Branch on Count	RX	46	
BCTR	R ₁ ,R ₂	Branch on Count	RR	06	
BSM	R ₁ ,R ₂	Branch and Set Mode	RR	0B	
BXH	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index High	RS	86	
BXLE	R ₁ ,R ₃ ,D ₂ (B ₂)	Branch on Index Low or Equal	RS	87	
C	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare	RX	59	c
CD	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (L)	RX	69	c
CDR	R ₁ ,R ₂	Compare (L)	RR	29	c
CDS	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare Double and Swap	RS	BB	c
CE	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare (S)	RX	79	c
CER	R ₁ ,R ₂	Compare (S)	RR	39	c
CFC	D ₂ (B ₂)	Compare and Form Codeword	S	B21A	i c
CH	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare Halfword	RX	49	c
CL	R ₁ ,D ₂ (X ₂ ,B ₂)	Compare Logical	RX	55	c
CLC	D ₁ (L,B ₁),D ₂ (B ₂)	Compare Logical	SS	D5	c
CLCL	R ₁ ,R ₂	Compare Logical Long	RR	0F	i c
CLI	D ₁ (B ₁),I ₂	Compare Logical	SI	95	c
CLM	R ₁ ,M ₃ ,D ₂ (B ₂)	Compare Logical Characters under Mask	RS	BD	c
CLR	R ₁ ,R ₂	Compare Logical	RR	15	c
CP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Compare Decimal	SS	F9	c
CPYA	R ₁ ,R ₂	Copy Access	RRE	B24D	
CR	R ₁ ,R ₂	Compare	RR	19	c
CS	R ₁ ,R ₃ ,D ₂ (B ₂)	Compare and Swap	RS	BA	c
CSCH		Clear Subchannel	S	B230	pc
CVB	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Binary	RX	4F	
CVD	R ₁ ,D ₂ (X ₂ ,B ₂)	Convert to Decimal	RX	4E	
D	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide	RX	5D	
DD	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide (L)	RX	6D	
DDR	R ₁ ,R ₂	Divide (L)	RR	2D	
DE	R ₁ ,D ₂ (X ₂ ,B ₂)	Divide (S)	RX	7D	
DER	R ₁ ,R ₂	Divide (S)	RR	3D	
DP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Divide Decimal	SS	FD	
DR	R ₁ ,R ₂	Divide	RR	1D	
DXR	R ₁ ,R ₂	Divide (E)	RRE	B22D	
EAR	R ₁ ,R ₂	Extract Access	RRE	B24F	
ED	D ₁ (L,B ₁),D ₂ (B ₂)	Edit	SS	DE	c
EDMK	D ₁ (L,B ₁),D ₂ (B ₂)	Edit and Mark	SS	DF	c
EPAR	R ₁	Extract Primary ASN	RRE	B226	q
EREG	R ₁ ,R ₂	Extract Stacked Registers	RRE	B249	q
ESAR	R ₁	Extract Secondary ASN	RRE	B227	q
ESTA	R ₁ ,R ₂	Extract Stacked State	RRE	B24A	QC

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
EX	$R_1, D_2(X_2, B_2)$	Execute	RX	44	
HDR	R_1, R_2	Halve (L)	RR	24	
HER	R_1, R_2	Halve (S)	RR	34	
HSCH		Halt Subchannel	S	B231	pc
IAC	R_1	Insert Address Space Control	RRE	B224	qc
IC	$R_1, D_2(X_2, B_2)$	Insert Character	RX	43	
ICM	$R_1, M_3, D_2(B_2)$	Insert Characters under Mask	RS	BF	c
IPK		Insert PSW Key	S	B20B	q
IPM	R_1	Insert Program Mask	RRE	B222	
IPTE	R_1, R_2	Invalidate Page Table Entry	RRE	B221	p
ISKE	R_1, R_2	Insert Storage Key Extended	RRE	B229	p
IVSK	R_1, R_2	Insert Virtual Storage Key	RRE	B223	q
L	$R_1, D_2(X_2, B_2)$	Load	RX	58	
LA	$R_1, D_2(X_2, B_2)$	Load Address	RX	41	
LAE	$R_1, D_2(X_2, B_2)$	Load Address Extended	RX	51	
LAM	$R_1, R_3, D_2(B_2)$	Load Access Multiple	RS	9A	
LASP	$D_1(B_1), D_2(B_2)$	Load Address Space Parameters	SSE	E500	pc
LCDR	R_1, R_2	Load Complement (L)	RR	23	c
LCER	R_1, R_2	Load Complement (S)	RR	33	c
LCR	R_1, R_2	Load Complement	RR	13	c
LCTL	$R_1, R_3, D_2(B_2)$	Load Control	RS	B7	p
LD	$R_1, D_2(X_2, B_2)$	Load (L)	RX	68	
LDR	R_1, R_2	Load (L)	RR	28	
LE	$R_1, D_2(X_2, B_2)$	Load (S)	RX	78	
LER	R_1, R_2	Load (S)	RR	38	
LH	$R_1, D_2(X_2, B_2)$	Load Halfword	RX	48	
LM	$R_1, R_3, D_2(B_2)$	Load Multiple	RS	98	
LNDR	R_1, R_2	Load Negative (L)	RR	21	c
LNER	R_1, R_2	Load Negative (S)	RR	31	c
LNR	R_1, R_2	Load Negative	RR	11	c
LPDR	R_1, R_2	Load Positive (L)	RR	20	c
LPER	R_1, R_2	Load Positive (S)	RR	30	c
LPR	R_1, R_2	Load Positive	RR	10	c
LPSW	$D_2(B_2)$	Load PSW	S	82	pn
LR	R_1, R_2	Load	RR	18	
LRA	$R_1, D_2(X_2, B_2)$	Load Real Address	RX	B1	pc
LRDR	R_1, R_2	Load Rounded (E/L)	RR	25	
LRER	R_1, R_2	Load Rounded (L/S)	RR	35	
LTDR	R_1, R_2	Load and Test (L)	RR	22	c
LTER	R_1, R_2	Load and Test (S)	RR	32	c
LTR	R_1, R_2	Load and Test	RR	12	c
LURA	R_1, R_2	Load Using Real Address	RRE	B24B	p
M	$R_1, D_2(X_2, B_2)$	Multiply	RX	5C	

Floating-point operand lengths:

- (E) Extended source and result.
- (E/L) Extended source, long result.
- (L/E) Long source, extended result.
- (L) Long source and result.
- (L/S) Long source, short result.
- (S/L) Short source, long result.
- (S) Short source and result.

Notes:

- c. Condition code set.
- i. Interruptible instruction.
- n. New condition code loaded.
- p. Privileged instruction.
- q. Semiprivileged instruction.
- x. Execution in problem state and supervisor state differs.
- y. Condition code may be set.
- z. Condition code is unpredictable.

Class (for instructions subject to vector-control bit, CR 0 bit 14)

- IC: Interruptible; (VCT - VIX) elements processed.
- IG: Interruptible; either (bit count in a general register) elements or (section-size - VIX) elements processed, whichever is fewer.
- IM: Interruptible; (VCT - VIX) elements processed, vector-mask mode.
- IP: Interruptible; (partial-sum-number - VIX) elements processed.
- IZ: Interruptible; (section-size) elements processed.
- NC: Not interruptible; (VCT) elements processed.
- NZ: Not interruptible; (section-size) elements processed.
- NO: Not interruptible; no elements processed (VSR/VAC housekeeping).
- N1: Not interruptible; one element processed.

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
MC	D ₁ (B ₁),I ₂	Monitor Call	SI	AF	
MD	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (L)	RX	6C	
MDR	R ₁ ,R ₂	Multiply (L)	RR	2C	
ME	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (S/L)	RX	7C	
MER	R ₁ ,R ₂	Multiply (S/L)	RR	3C	
MH	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply Halfword	RX	4C	
MP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Multiply Decimal	SS	FC	
MR	R ₁ ,R ₂	Multiply	RR	1C	
MSCH	D ₂ (B ₂)	Modify Subchannel	S	B232	pc
MSTA	R ₁	Modify Stacked State	RRE	B247	q
MVC	D ₁ (L,B ₁),D ₂ (B ₂)	Move	SS	D2	
MVCDK	D ₁ (B ₁),D ₂ (B ₂)	Move with Destination Key	SSE	E50F	q
MVCIN	D ₁ (L,B ₁),D ₂ (B ₂)	Move Inverse	SS	E8	
MVCK	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃	Move with Key	SS	D9	qc
MVCL	R ₁ ,R ₂	Move Long	RR	OE	i c
MVCP	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃	Move to Primary	SS	DA	qc
MVCS	D ₁ (R ₁ ,B ₁),D ₂ (B ₂),R ₃	Move to Secondary	SS	DB	qc
MVCSK	D ₁ (B ₁),D ₂ (B ₂)	Move with Source Key	SSE	E50E	q
MVI	D ₁ (B ₁),I ₂	Move	SI	92	
MVN	D ₁ (L,B ₁),D ₂ (B ₂)	Move Numerics	SS	D1	
MVO	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Move with Offset	SS	F1	
MVZ	D ₁ (L,B ₁),D ₂ (B ₂)	Move Zones	SS	D3	
MXD	R ₁ ,D ₂ (X ₂ ,B ₂)	Multiply (L/E)	RX	67	
MXDR	R ₁ ,R ₂	Multiply (L/E)	RR	27	
MXR	R ₁ ,R ₂	Multiply (E)	RR	26	
N	R ₁ ,D ₂ (X ₂ ,B ₂)	AND	RX	54	c
NC	D ₁ (L,B ₁),D ₂ (B ₂)	AND	SS	D4	c
NI	D ₁ (B ₁),I ₂	AND	SI	94	c
NR	R ₁ ,R ₂	AND	RR	14	c
O	R ₁ ,D ₂ (X ₂ ,B ₂)	OR	RX	56	c
OC	D ₁ (L,B ₁),D ₂ (B ₂)	OR	SS	D6	c
OI	D ₁ (B ₁),I ₂	OR	SI	96	c
OR	R ₁ ,R ₂	OR	RR	16	c
PACK	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Pack	SS	F2	
PALB		Purge ALB	RRE	B248	p
PC	D ₂ (B ₂)	Program Call	S	B218	q
PR		Program Return	E	0101	qz
PT	R ₁ ,R ₂	Program Transfer	RRE	B228	q
PTLB		Purge TLB	S	B20D	p
RCHP		Reset Channel Path	S	B23B	pc
RRBE	R ₁ ,R ₂	Reset Reference Bit Extended	RRE	B22A	pc
RSCH		Resume Subchannel	S	B238	pc
S	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract	RX	5B	c
SAC	D ₂ (B ₂)	Set Address Space Control	S	B219	q
SAL		Set Address Limit	S	B237	p
SAR	R ₁ ,R ₂	Set Access	RRE	B24E	
SCHM		Set Channel Monitor	S	B23C	p
SCK	D ₂ (B ₂)	Set Clock	S	B204	pc
SCKC	D ₂ (B ₂)	Set Clock Comparator	S	B206	p
SD	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Normalized (L)	RX	6B	c
SDR	R ₁ ,R ₂	Subtract Normalized (L)	RR	2B	c
SE	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Normalized (S)	RX	7B	c
SER	R ₁ ,R ₂	Subtract Normalized (S)	RR	3B	c
SH	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Halfword	RX	4B	c
SIE	D ₂ (B ₂)	Start Interpretive Execution	S	B214	i p
SIGP	R ₁ ,R ₃ ,D ₂ (B ₂)	Signal Processor	RS	AE	pc
SL	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Logical	RX	5F	c
SLA	R ₁ ,D ₂ (B ₂)	Shift Left Single	RS	8B	c
SLDA	R ₁ ,D ₂ (B ₂)	Shift Left Double	RS	8F	c
SLDL	R ₁ ,D ₂ (B ₂)	Shift Left Double Logical	RS	8D	
SLL	R ₁ ,D ₂ (B ₂)	Shift Left Single Logical	RS	89	
SLR	R ₁ ,R ₂	Subtract Logical	RR	1F	c
SP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Subtract Decimal	SS	FB	c

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
SPKA	D ₂ (B ₂)	Set PSW Key from Address	S	B20A	q
SPM	R ₁	Set Program Mask	RR	04	n
SPT	D ₂ (B ₂)	Set CPU Timer	S	B208	p
SPX	D ₂ (B ₂)	Set Prefix	S	B210	p
SR	R ₁ ,R ₂	Subtract	RR	1B	c
SRA	R ₁ ,D ₂ (B ₂)	Shift Right Single	RS	8A	c
SRDA	R ₁ ,D ₂ (B ₂)	Shift Right Double	RS	8E	c
SRDL	R ₁ ,D ₂ (B ₂)	Shift Right Double Logical	RS	8C	
SRL	R ₁ ,D ₂ (B ₂)	Shift Right Single Logical	RS	88	
SRP	D ₁ (L ₁ ,B ₁),D ₂ (B ₂),I ₃	Shift and Round Decimal	SS	F0	c
SSAR	R ₁	Set Secondary ASN	RRE	B225	q
SSCH	D ₂ (B ₂)	Start Subchannel	S	B233	pc
SSKE	R ₁ ,R ₂	Set Storage Key Extended	RRE	B22B	p
SSM *	D ₂ (B ₂)	Set System Mask	S	80	p
ST	R ₁ ,D ₂ (X ₂ ,B ₂)	Store	RX	50	
STAM	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Access Multiple	RS	9B	
STAP	D ₂ (B ₂)	Store CPU Address	S	B212	p
STC	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Character	RX	42	
STCK	D ₂ (B ₂)	Store Clock	S	B205	c
STCKC	D ₂ (B ₂)	Store Clock Comparator	S	B207	p
STCM	R ₁ ,M ₃ ,D ₂ (B ₂)	Store Characters under Mask	RS	BE	
STCPS	D ₂ (B ₂)	Store Channel Path Status	S	B23A	p
STCRW	D ₂ (B ₂)	Store Channel Report Word	S	B239	pc
STCTL	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Control	RS	B6	p
STD	R ₁ ,D ₂ (X ₂ ,B ₂)	Store (L)	RX	60	
STE	R ₁ ,D ₂ (X ₂ ,B ₂)	Store (S)	RX	70	
STH	R ₁ ,D ₂ (X ₂ ,B ₂)	Store Halfword	RX	40	
STIDP	D ₂ (B ₂)	Store CPU ID	S	B202	p
STM	R ₁ ,R ₃ ,D ₂ (B ₂)	Store Multiple	RS	90	
STNSM	D ₁ (B ₁),I ₂	Store Then AND System Mask	SI	AC	p
STOSM	D ₁ (B ₁),I ₂	Store Then OR System Mask	SI	AD	p
STPT	D ₂ (B ₂)	Store CPU Timer	S	B209	p
STPX	D ₂ (B ₂)	Store Prefix	S	B211	p
STSCH	D ₂ (B ₂)	Store Subchannel	S	B234	pc
STURA	R ₁ ,R ₂	Store Using Real Address	RRE	B246	p
SU	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Unnormalized (S)	RX	7F	c
SUR	R ₁ ,R ₂	Subtract Unnormalized (S)	RR	3F	c
SVC	I	Supervisor Call	RR	0A	
SW	R ₁ ,D ₂ (X ₂ ,B ₂)	Subtract Unnormalized (L)	RX	6F	c
SWR	R ₁ ,R ₂	Subtract Unnormalized (L)	RR	2F	c
SXR	R ₁ ,R ₂	Subtract Normalized (E)	RR	37	c
TAR	R ₁ ,R ₂	Test Access	RRE	B24C	qc

Floating-point operand lengths:

- (E) Extended source and result.
- (E/L) Extended source, long result.
- (L/E) Long source, extended result.
- (L) Long source and result.
- (L/S) Long source, short result.
- (S/L) Short source, long result.
- (S) Short source and result.

Notes:

- c. Condition code set.
- i. Interruptible instruction.
- n. New condition code loaded.
- p. Privileged instruction.
- q. Semiprivileged instruction.
- x. Execution in problem state and supervisor state differs.
- y. Condition code may be set.
- z. Condition code is unpredictable.

Class (for instructions subject to vector-control bit, CR 0 bit 14)

- IC: Interruptible; (VCT - VIX) elements processed.
- IG: Interruptible; either (bit count in a general register) elements or (section-size - VIX) elements processed, whichever is fewer.
- IM: Interruptible; (VCT - VIX) elements processed, vector-mask mode.
- IP: Interruptible; (partial-sum-number - VIX) elements processed.
- IZ: Interruptible; (section-size) elements processed.
- NC: Not interruptible; (VCT) elements processed.
- NZ: Not interruptible; (section-size) elements processed.
- NO: Not interruptible; no elements processed (VSR/VAC housekeeping).
- N1: Not interruptible; one element processed.

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
TB	R ₁ ,R ₂	Test Block	RRE	B22C	ipc
TM	D ₁ (B ₁),I ₂	Test under Mask	SI	91	c
TPI	D ₂ (B ₂)	Test Pending Interruption	S	B236	pc
TPROT	D ₁ (B ₁),D ₂ (B ₂)	Test Protection	SSE	E501	pc
TR	D ₁ (L,B ₁),D ₂ (B ₂)	Translate	SS	DC	
TRACE	R ₁ ,R ₃ ,D ₂ (B ₂)	Trace	RS	99	p
TRT	D ₁ (L,B ₁),D ₂ (B ₂)	Translate and Test	SS	DD	c
TS	D ₂ (B ₂)	Test and Set	S	93	c
TSCH	D ₂ (B ₂)	Test Subchannel	S	B235	pc
UNPK	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Unpack	SS	F3	
UPT		Update Tree	E	0102	i c
VA	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Add	VST	A420	IM
VACD	VR ₁ ,RS ₂ (RT ₂)	Accumulate (L)	VST	A417	IM
VACDR	VR ₁ ,VR ₂	Accumulate (L)	VV	A517	IM
VACE	VR ₁ ,RS ₂ (RT ₂)	Accumulate (S/L)	VST	A407	IM
VACER	VR ₁ ,VR ₂	Accumulate (S/L)	VV	A507	IM
VACRS	D ₂ (B ₂)	Restore VAC	S	A6CB	NO p
VACSV	D ₂ (B ₂)	Save VAC	S	A6CA	NO p
VAD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Add (L)	VST	A410	IM
VADQ	VR ₁ ,FR ₃ ,VR ₂	Add (L)	QV	A590	IM
VADR	VR ₁ ,VR ₃ ,VR ₂	Add (L)	VV	A510	IM
VADS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Add (L)	QST	A490	IM
VAE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Add (S)	VST	A400	IM
VAEQ	VR ₁ ,FR ₃ ,VR ₂	Add (S)	QV	A580	IM
VAER	VR ₁ ,VR ₃ ,VR ₂	Add (S)	VV	A500	IM
VAES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Add (S)	QST	A480	IM
VAQ	VR ₁ ,GR ₃ ,VR ₂	Add	QV	A5A0	IM
VAR	VR ₁ ,VR ₃ ,VR ₂	Add	VV	A520	IM
VAS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Add	QST	A4A0	IM
VC	M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Compare	VST	A428	IC
VCD	M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Compare (L)	VST	A418	IC
VCDQ	M ₁ ,FR ₃ ,VR ₂	Compare (L)	QV	A598	IC
VCDR	M ₁ ,VR ₃ ,VR ₂	Compare (L)	VV	A518	IC
VCDS	M ₁ ,FR ₃ ,RS ₂ (RT ₂)	Compare (L)	QST	A498	IC
VCE	M ₁ ,VR ₃ ,RS ₂ (RT ₂)	Compare (S)	VST	A408	IC
VCEQ	M ₁ ,FR ₃ ,VR ₂	Compare (S)	QV	A588	IC
VCER	M ₁ ,VR ₃ ,VR ₂	Compare (S)	VV	A508	IC
VCES	M ₁ ,FR ₃ ,RS ₂ (RT ₂)	Compare (S)	QST	A488	IC
VCOVM	GR ₁	Count Ones in VMR	RRE	A643	NC c
VCQ	M ₁ ,GR ₃ ,VR ₂	Compare	QV	A5A8	IC
VCR	M ₁ ,VR ₃ ,VR ₂	Compare	VV	A528	IC
VCS	M ₁ ,GR ₃ ,RS ₂ (RT ₂)	Compare	QST	A4A8	IC
VCVM		Complement VMR	RRE	A641	NC
VCZVM	GR ₁	Count Left Zeros in VMR	RRE	A642	NC c
VDD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Divide (L)	VST	A413	IM
VDDQ	VR ₁ ,FR ₃ ,VR ₂	Divide (L)	QV	A593	IM
VDDR	VR ₁ ,VR ₃ ,VR ₂	Divide (L)	VV	A513	IM
VDDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Divide (L)	QST	A493	IM
VDE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Divide (S)	VST	A403	IM
VDEQ	VR ₁ ,FR ₃ ,VR ₂	Divide (S)	QV	A583	IM
VDER	VR ₁ ,VR ₃ ,VR ₂	Divide (S)	VV	A503	IM
VDES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Divide (S)	QST	A483	IM
VL	VR ₁ ,RS ₂ (RT ₂)	Load	VST	A409	IC
VLBIX	VR ₁ ,GR ₃ ,D ₂ (B ₂)	Load Bit Index	RSE	E428	IG c
VLCDR	VR ₁ ,VR ₂	Load Complement (L)	VV	A552	IM
VLCEER	VR ₁ ,VR ₂	Load Complement (S)	VV	A542	IM
VLCDR	VR ₁ ,VR ₂	Load Complement	VV	A562	IM
VLCVM	RS ₂	Load VMR Complement	VS	A681	NC
VLD	VR ₁ ,RS ₂ (RT ₂)	Load (L)	VST	A419	IC
VLDQ	VR ₁ ,FR ₂	Load (L)	QV	A599	IC
VLDR	VR ₁ ,VR ₂	Load (L)	VV	A519	IC
VLE	VR ₁ ,RS ₂ (RT ₂)	Load (S)	VST	A409	IC
VLEL	VR ₁ ,GR ₃ ,GR ₂	Load Element	VR	A628	N1
VLELD	VR ₁ ,FR ₃ ,GR ₂	Load Element (L)	VR	A618	N1
VLELE	VR ₁ ,FR ₃ ,GR ₂	Load Element (S)	VR	A608	N1
VLEQ	VR ₁ ,FR ₂	Load (S)	QV	A589	IC
VLER	VR ₁ ,VR ₂	Load (S)	VV	A509	IC

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
VLH	VR ₁ ,RS ₂ (RT ₂)	Load Halfword	VST	A429	IC
VLI	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Load Indirect	RSE	E400	IC
VLID	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Load Indirect (L)	RSE	E410	IC
VLIE	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Load Indirect (S)	RSE	E400	IC
VLINT	VR ₁ ,RS ₂ (RT ₂)	Load Integer Vector	VST	A42A	IC
VLM	VR ₁ ,RS ₂ (RT ₂)	Load Matched	VST	A40A	IC
VLMD	VR ₁ ,RS ₂ (RT ₂)	Load Matched (L)	VST	A41A	IC
VLMDQ	VR ₁ ,FR ₂	Load Matched (L)	QV	A59A	IC
VLMDR	VR ₁ ,VR ₂	Load Matched (L)	VV	A51A	IC
VLME	VR ₁ ,RS ₂ (RT ₂)	Load Matched (S)	VST	A40A	IC
VLMEQ	VR ₁ ,FR ₂	Load Matched (S)	QV	A58A	IC
VLMER	VR ₁ ,VR ₂	Load Matched (S)	VV	A50A	IC
VLMQ	VR ₁ ,GR ₂	Load Matched	QV	A5AA	IC
VLMR	VR ₁ ,VR ₂	Load Matched	VV	A50A	IC
VLNDR	VR ₁ ,VR ₂	Load Negative (L)	VV	A551	IM
VLNER	VR ₁ ,VR ₂	Load Negative (S)	VV	A541	IM
VLNR	VR ₁ ,VR ₂	Load Negative	VV	A561	IM
VLPDR	VR ₁ ,VR ₂	Load Positive (L)	VV	A550	IM
VLPER	VR ₁ ,VR ₂	Load Positive (S)	VV	A540	IM
VLPR	VR ₁ ,VR ₂	Load Positive	VV	A560	IM
VLQ	VR ₁ ,GR ₂	Load	QV	A5A9	IC
VLR	VR ₁ ,VR ₂	Load	VV	A509	IC
VLVCA	D ₂ (B ₂)	Load VCT from Address	S	A6C4	NO c
VLVCU	GR ₁	Load VCT and Update	RRE	A645	NO c
VLVM	RS ₂	Load VMR	VS	A680	NC
VLY	VR ₁ ,RS ₂ (RT ₂)	Load Expanded	VST	A40B	IC
VLYD	VR ₁ ,RS ₂ (RT ₂)	Load Expanded (L)	VST	A41B	IC
VLYE	VR ₁ ,RS ₂ (RT ₂)	Load Expanded (S)	VST	A40B	IC
VLZDR	VR ₁	Load Zero (L)	VV	A51B	IC
VLZER	VR ₁	Load Zero (S)	VV	A50B	IC
VLZR	VR ₁	Load Zero	VV	A50B	IC
VM	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply	VST	A422	IM
VMAD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Add (L)	VST	A414	IM
VMADQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Add (L)	QV	A594	IM
VMADS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Add (L)	QST	A494	IM
VMAE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Add (S/L)	VST	A404	IM
VMAEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Add (S/L)	QV	A584	IM
VMAES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Add (S/L)	QST	A484	IM
VMCD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Accumulate (L)	VST	A416	IM
VMCDR	VR ₁ ,VR ₃ ,VR ₂	Multiply and Accumulate (L)	VV	A516	IM
VMCE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Accumulate (S/L)	VST	A406	IM
VMCER	VR ₁ ,VR ₃ ,VR ₂	Multiply and Accumulate (S/L)	VV	A506	IM

Floating-point operand lengths:

- (E) Extended source and result.
 (E/L) Extended source, long result.
 (L/E) Long source, extended result.
 (L) Long source and result.
 (L/S) Long source, short result.
 (S/L) Short source, long result.
 (S) Short source and result.

Notes:

- c. Condition code set.
 i. Interruptible instruction.
 n. New condition code loaded.
 p. Privileged instruction.
 q. Semiprivileged instruction.
 x. Execution in problem state and supervisor state differs.
 y. Condition code may be set.
 z. Condition code is unpredictable.

Class (for instructions subject to vector-control bit, CR 0 bit 14)

- IC: Interruptible; (VCT – VIX) elements processed.
 IG: Interruptible; either (bit count in a general register) elements or (section-size – VIX) elements processed, whichever is fewer.
 IM: Interruptible; (VCT – VIX) elements processed, vector-mask mode.
 IP: Interruptible; (partial-sum-number – VIX) elements processed.
 IZ: Interruptible; (section-size) elements processed.
 NC: Not interruptible; (VCT) elements processed.
 NZ: Not interruptible; (section-size) elements processed.
 NO: Not interruptible; no elements processed (VSR/VAC housekeeping).
 N1: Not interruptible; one element processed.

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
VMD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply (L)	VST	A412	IM
VMDQ	VR ₁ ,FR ₃ ,VR ₂	Multiply (L)	QV	A592	IM
VMDR	VR ₁ ,VR ₃ ,VR ₂	Multiply (L)	VV	A512	IM
VMDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply (L)	QST	A492	IM
VME	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply (S/L)	VST	A402	IM
VMEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply (S/L)	QV	A582	IM
VMER	VR ₁ ,VR ₃ ,VR ₂	Multiply (S/L)	VV	A502	IM
VMES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply (S/L)	QST	A482	IM
VMNSD	VR ₁ ,FR ₃ ,GR ₂	Minimum Signed (L)	VR	A611	IM
VMNSE	VR ₁ ,FR ₃ ,GR ₂	Minimum Signed (S)	VR	A601	IM
VMQ	VR ₁ ,GR ₃ ,VR ₂	Multiply	QV	A5A2	IM
VMR	VR ₁ ,VR ₃ ,VR ₂	Multiply	VV	A522	IM
VMRRS	D ₂ (B ₂)	Restore VMR	S	A6C3	NZ
VMRSV	D ₂ (B ₂)	Save VMR	S	A6C1	NZ
VMS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Multiply	QST	A4A2	IM
VMSD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (L)	VST	A415	IM
VMSDQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Subtract (L)	QV	A595	IM
VMSDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (L)	QST	A495	IM
VMSE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (S/L)	VST	A405	IM
VMSEQ	VR ₁ ,FR ₃ ,VR ₂	Multiply and Subtract (S/L)	QV	A585	IM
VMSES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Multiply and Subtract (S/L)	QST	A485	IM
VMXAD	VR ₁ ,FR ₃ ,GR ₂	Maximum Absolute (L)	VR	A612	IM
VMXAE	VR ₁ ,FR ₃ ,GR ₂	Maximum Absolute (S)	VR	A602	IM
VMXSD	VR ₁ ,FR ₃ ,GR ₂	Maximum Signed (L)	VR	A610	IM
VMXSE	VR ₁ ,FR ₃ ,GR ₂	Maximum Signed (S)	VR	A600	IM
VN	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	AND	VST	A424	IM
VNQ	VR ₁ ,GR ₃ ,VR ₂	AND	QV	A5A4	IM
VNR	VR ₁ ,VR ₃ ,VR ₂	AND	VV	A524	IM
VNS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	AND	QST	A4A4	IM
VNVM	RS ₂	AND to VMR	VS	A684	NC
VO	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	OR	VST	A425	IM
VOQ	VR ₁ ,GR ₃ ,VR ₂	OR	QV	A5A5	IM
VOR	VR ₁ ,VR ₃ ,VR ₂	OR	VV	A525	IM
VOS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	OR	QST	A4A5	IM
VOVM	RS ₂	OR to VMR	V\$	A685	NC
VRCL	D ₂ (B ₂)	Clear VR	S	A6C5	IZ
VRRS	GR ₁	Restore VR	RRE	A648	IZ xc
VRSV	GR ₁	Save VR	RRE	A64A	IZ c
VRSVC	GR ₁	Save Changed VR	RRE	A649	IZ pc
VS	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Subtract	VST	A421	IM
VSD	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Subtract (L)	VST	A411	IM
VSDQ	VR ₁ ,FR ₃ ,VR ₂	Subtract (L)	QV	A591	IM
VSDR	VR ₁ ,VR ₃ ,VR ₂	Subtract (L)	VV	A511	IM
VSDS	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Subtract (L)	QST	A491	IM
VSE	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Subtract (S)	VST	A401	IM
VSEQ	VR ₁ ,FR ₃ ,VR ₂	Subtract (S)	QV	A581	IM
VSER	VR ₁ ,VR ₃ ,VR ₂	Subtract (S)	VV	A501	IM
VSES	VR ₁ ,FR ₃ ,RS ₂ (RT ₂)	Subtract (S)	QST	A481	IM
VSLL	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Shift Left Single Logical	RSE	E425	IM
VSPSD	VR ₁ ,FR ₂	Sum Partial Sums (L)	VR	A61A	IP
VSQ	VR ₁ ,GR ₃ ,VR ₂	Subtract	QV	A5A1	IM
VSR	VR ₁ ,VR ₃ ,VR ₂	Subtract	VV	A521	IM
VSRL	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Shift Right Single Logical	RSE	E424	IM
VSRRS	D ₂ (B ₂)	Restore VSR	S	A6C2	IZ x
VSRSV	D ₂ (B ₂)	Save VSR	S	A6C0	NO x
VSS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Subtract	QST	A4A1	IM
VST	VR ₁ ,RS ₂ (RT ₂)	Store	VST	A40D	IC
VSTD	VR ₁ ,RS ₂ (RT ₂)	Store (L)	VST	A41D	IC
VSTE	VR ₁ ,RS ₂ (RT ₂)	Store (S)	VST	A40D	IC
VSTH	VR ₁ ,RS ₂ (RT ₂)	Store Halfword	VST	A42D	IC
VSTI	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Store Indirect	RSE	E401	IC
VSTID	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Store Indirect (L)	RSE	E411	IC
VSTIE	VR ₁ ,VR ₃ ,D ₂ (B ₂)	Store Indirect (S)	RSE	E401	IC
VSTK	VR ₁ ,RS ₂ (RT ₂)	Store Compressed	VST	A40F	IC
VSTKD	VR ₁ ,RS ₂ (RT ₂)	Store Compressed (L)	VST	A41F	IC
VSTKE	VR ₁ ,RS ₂ (RT ₂)	Store Compressed (S)	VST	A40F	IC

MACHINE INSTRUCTIONS (Cont'd)

By Mnemonic (Cont'd)

Mnemonic	Operands	Name	Format	Op Code	Class & Notes
VSTM	VR ₁ ,RS ₂ (RT ₂)	Store Matched	VST	A40E	IC
VSTMD	VR ₁ ,RS ₂ (RT ₂)	Store Matched (L)	VST	A41E	IC
VSTME	VR ₁ ,RS ₂ (RT ₂)	Store Matched (S)	VST	A40E	IC
VSTVM	RS ₂	Store VMR	VS	A682	NC
VSTVP	D ₂ (B ₂)	Store Vector Parameters	S	A6C8	NO
VSVMM	D ₂ (B ₂)	Set Vector Mask Mode	S	A6C6	NO
VTVM		Test VMR	RRE	A640	NC c
VX	VR ₁ ,VR ₃ ,RS ₂ (RT ₂)	Exclusive OR	VST	A426	IM
VXEL	VR ₁ ,GR ₃ ,GR ₂	Extract Element	VR	A629	N1
VXELD	VR ₁ ,FR ₃ ,GR ₂	Extract Element (L)	VR	A619	N1
VXELE	VR ₁ ,FR ₃ ,GR ₂	Extract Element (S)	VR	A609	N1
VXQ	VR ₁ ,GR ₃ ,VR ₂	Exclusive OR	QV	A5A6	IM
VXR	VR ₁ ,VR ₃ ,VR ₂	Exclusive OR	VV	A526	IM
VXS	VR ₁ ,GR ₃ ,RS ₂ (RT ₂)	Exclusive OR	QST	A4A6	IM
VXVC	GR ₁	Extract VCT	RRE	A644	NO
VXVM	RS ₂	Exclusive OR to VMR	VS	A686	NC
VXVMM	GR ₁	Extract Vector Mask Mode	RRE	A646	NO
VZPSD	VR ₁	Zero Partial Sums (L)	VR	A61B	IP
X	R ₁ ,D ₂ (X ₂ ,B ₂)	Exclusive OR	RX	57	c
XC	D ₁ (L,B ₁),D ₂ (B ₂)	Exclusive OR	SS	D7	c
XI	D ₁ (B ₁),I ₂	Exclusive OR	SI	97	c
XR	R ₁ ,R ₂	Exclusive OR	RR	17	c
ZAP	D ₁ (L ₁ ,B ₁),D ₂ (L ₂ ,B ₂)	Zero and Add	SS	F8	c
--	Model-dependent	Diagnose	--	83	py

Floating-point operand lengths:

- (E) Extended source and result.
- (E/L) Extended source, long result.
- (L/E) Long source, extended result.
- (L) Long source and result.
- (L/S) Long source, short result.
- (S/L) Short source, long result.
- (S) Short source and result.

Notes:

- c. Condition code set.
- i. Interruptible instruction.
- n. New condition code loaded.
- p. Privileged instruction.
- q. Semiprivileged instruction.
- x. Execution in problem state and supervisor state differs.
- y. Condition code may be set.
- z. Condition code is unpredictable.

Class (for instructions subject to vector-control bit, CR 0 bit 14)

- IC: Interruptible; (VCT — VIX) elements processed.
- IG: Interruptible; either (bit count in a general register) elements or (section-size — VIX) elements processed, whichever is fewer.
- IM: Interruptible; (VCT — VIX) elements processed, vector-mask mode.
- IP: Interruptible; (partial-sum-number — VIX) elements processed.
- IZ: Interruptible; (section-size) elements processed.
- NC: Not interruptible; (VCT) elements processed.
- NZ: Not interruptible; (section-size) elements processed.
- NO: Not interruptible; no elements processed (VSR/VAC housekeeping).
- N1: Not interruptible; one element processed.

MACHINE INSTRUCTIONS (Cont'd)

By Operation Code

Op Code	Mne-monic
0101	PR
0102	UPT
04	SPM
05	BALR
06	BCTR
07	BCR
0A	SVC
0B	BSM
0C	BASSM
0D	BASR
0E	MVCL
0F	CLCL
10	LPR
11	LNR
12	LTR
13	LCR
14	NR
15	CLR
16	OR
17	XR
18	LR
19	CR
1A	AR
1B	SR
1C	MR
1D	DR
1E	ALR
1F	SLR
20	LPDR
21	LNDR
22	LTDR
23	LCDR
24	HDR
25	LRDR
26	MXR
27	MXDR
28	LDR
29	CDR
2A	ADR
2B	SDR
2C	MDR
2D	DDR
2E	AWR
2F	SWR
30	LPER
31	LNER
32	LTER
33	LCER
34	HER
35	LRER
36	AXR
37	SXR
38	LER
39	CER
3A	AER
3B	SER
3C	MER
3D	DER
3E	AUR
3F	SUR
40	STH
41	LA
42	STC
43	IC
44	EX
45	BAL
46	BCT
47	BC
48	LH

Op Code	Mne-monic
49	CH
4A	AH
4B	SH
4C	MH
4D	BAS
4E	CVD
4F	CVB
50	ST
51	LAE
54	N
55	CL
56	O
57	X
58	L
59	C
5A	A
5B	S
5C	M
5D	D
5E	AL
5F	SL
60	STD
67	MXD
68	LD
69	CD
6A	AD
6B	SD
6C	MD
6D	DD
6E	AW
6F	SW
70	STE
78	LE
79	CE
7A	AE
7B	SE
7C	ME
7D	DE
7E	AU
7F	SU
80	SSM
82	LPSW
83	Diagnose
86	BXH
87	BXLE
88	SRL
89	SLL
8A	SRA
8B	SLA
8C	SRDL
8D	SLDL
8E	SRDA
8F	SLDA
90	STM
91	TM
92	MVI
93	TS
94	NI
95	CLI
96	OI
97	XI
98	LM
99	TRACE
9A	LAM
9B	STAM
A400	VAE
A401	VSE
A402	VME
A403	VDE

Op Code	Mne-monic
A404	VMAE
A405	VMSE
A406	VMCE
A407	VACE
A408	VCE
A409	VL
A409	VLE
A40A	VLM
A40A	VLME
A40B	VLY
A40B	VLYE
A40D	VST
A40D	VSTE
A40E	VSTM
A40E	VSTME
A40F	VSTK
A40F	VSTKE
A410	VAD
A411	VSD
A412	VMD
A413	VDD
A414	VMAD
A415	VMSD
A416	VMCD
A417	VACD
A418	VCD
A419	VLD
A41A	VLMD
A41B	VLYD
A41D	VSTD
A41E	VSTMD
A41F	VSTKD
A420	VA
A421	VS
A422	VM
A424	VN
A425	VO
A426	VX
A428	VC
A429	VLH
A42A	VLINT
A42D	VSTH
A480	VAES
A481	VSES
A482	VMES
A483	VDES
A484	VMAES
A485	VMSES
A488	VCES
A490	VADS
A491	VSDS
A492	VMDS
A493	VDDS
A494	VMADS
A495	VMSDS
A498	VCDS
A4A0	VAS
A4A1	VSS
A4A2	VMS
A4A4	VNS
A4A5	VOS
A4A6	VXS
A4A8	VCS
A500	VAER
A501	VSER
A502	VMER
A503	VDER
A506	VMCER
A507	VACER

MACHINE INSTRUCTIONS (Cont'd)

By Operation Code (Cont'd)

Op Code	Mne-monic
A508	VCER
A509	VLER
A509	VLR
A50A	VLMER
A50A	VLMR
A50B	VLZER
A50B	VLZR
A510	VADR
A511	VSDR
A512	VMDR
A513	VDDR
A516	VMCDR
A517	VACDR
A518	VCDR
A519	VLDR
A51A	VLMDR
A51B	VLZDR
A520	VAR
A521	VSR
A522	VMR
A524	VNR
A525	VOR
A526	VXR
A528	VCR
A540	VLPER
A541	VLNER
A542	VLKER
A550	VLPR
A551	VLNDR
A552	VLCDR
A560	VLPR
A561	VLNR
A562	VLKR
A580	VAEQ
A581	VSEQ
A582	VMEQ
A583	VDEQ
A584	VMAEQ
A585	VMSEQ
A588	VCEQ
A589	VLEQ
A58A	VLMEQ
A590	VADQ
A591	VSDQ
A592	VMDQ
A593	VDDQ
A594	VMADQ
A595	VMSDQ
A598	VCDQ
A599	VLDQ
A59A	VLMDQ
A5A0	VAQ
A5A1	VSQ
A5A2	VMQ
A5A4	VNQ
A5A5	VOQ
A5A6	VXQ
A5A8	VCQ
A5A9	VLQ
A5AA	VLMQ
A600	VMXSE
A601	VMNSE
A602	VMXAE
A608	VLELE
A609	VXELE
A610	VMXSD
A611	VMNSD
A612	VMXAD
A618	VLELD

Op Code	Mne-monic
A619	VXELD
A61A	VSPSD
A61B	VZPSD
A628	VLEL
A629	VXEL
A640	VTVM
A641	VCVM
A642	VCZVM
A643	VCOVM
A644	VXVC
A645	VLVCU
A646	VXVMM
A648	VRRS
A649	VRSVC
A64A	VRSV
A680	VLVM
A681	VLCVM
A682	VSTVM
A684	VNVM
A685	VOVM
A686	VXVM
A6C0	VRSRV
A6C1	VMRSV
A6C2	VRRRS
A6C3	VMRRS
A6C4	VLVCA
A6C5	VRCL
A6C6	VSVMM
A6C8	VSTVP
A6CA	VACSV
A6CB	VACRS
AC	STNSM
AD	STOSM
AE	SIGP
AF	MC
B1	LRA
B202	STIDP
B204	SCK
B205	STCK
B206	SCKC
B207	STCKC
B208	SPT
B209	STPT
B20A	SPKA
B20B	IPK
B20D	PTLB
B210	SPX
B211	STPX
B212	STAP
B214	SIE
B218	PC
B219	SAC
B21A	CFC
B221	IPTE
B222	IPM
B223	IVSK
B224	IAC
B225	SSAR
B226	EPAR
B227	ESAR
B228	PT
B229	ISKE
B22A	RRBE
B22B	SSKE
B22C	TB
B22D	DXR
B230	CSCH
B231	HSCH
B232	MSCH

Op Code	Mne-monic
B233	SSCH
B234	STSCH
B235	TSCH
B236	TPI
B237	SAL
B238	RSCH
B239	STCRW
B23A	STCPS
B23B	RCHP
B23C	SCHM
B240	BAKR
B246	STURA
B247	MSTA
B248	PALB
B249	EREG
B24A	ESTA
B24B	LURA
B24C	TAR
B24D	CPYA
B24E	SAR
B24F	EAR
B6	STCTL
B7	LCTL
BA	CS
BB	CDS
BD	CLM
BE	STCM
BF	ICM
D1	MVN
D2	MVC
D3	MVZ
D4	NC
D5	CLC
D6	OC
D7	XC
D9	MVCK
DA	MVCP
DB	MVCS
DC	TR
DD	TRT
DE	ED
DF	EDMK
E400	VLI
E400	VLIE
E401	VSTI
E401	VSTIE
E410	VLID
E411	VSTID
E424	VSRL
E425	VSLL
E428	VLBIX
E500	LASP
E501	TPROT
E50E	MVCSK
E50F	MVC DK
E8	MVCIN
F0	SRP
F1	MVO
F2	PACK
F3	UNPK
F8	ZAP
F9	CP
FA	AP
FB	SP
FC	MP
FD	DP

CONDITION CODES

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Binary and Logical Instructions (See Note)				
Add	Zero	< Zero	> Zero	Overflow
Add Halfword	Zero	< Zero	> Zero	Overflow
Add Logical	Zero, no carry	Not zero, no carry	Zero, carry	Not zero, carry
AND	Zero	Not zero	--	--
Compare	Equal	First op low	First op high	--
Compare and Form Codeword	Equal	First op low and ctl = 0, or first op high and ctl = 1	First op high and ctl = 0, or first op low and ctl = 1	--
Compare and Swap	Equal	Not equal	--	--
Compare Double and Swap	Equal	Not equal	--	--
Compare Halfword	Equal	First op low	First op high	--
Compare Logical	Equal	First op low	First op high	--
Compare Logical Characters under Mask	Equal, or mask is zero	First op low	First op high	--
Compare Logical Long	Equal, or lengths both = 0	First op low	First op high	--
Exclusive OR	Zero	Not zero	--	--
Insert Characters under Mask	All zero, or mask is zero	Leftmost bit = 1	Not zero, but with leftmost bit = 0	--
Load and Test	Zero	< Zero	> Zero	--
Load Complement	Zero	< Zero	> Zero	Overflow
Load Negative	Zero	< Zero	--	--
Load Positive	Zero	--	> Zero	Overflow
Move Long	Operand lengths equal	First op shorter	First op longer	Overlap
OR	Zero	Not zero	--	--
Set Program Mask	See Note	See Note	See Note	See Note
Shift Left Double	Zero	< Zero	> Zero	Overflow
Shift Left Single	Zero	< Zero	> Zero	Overflow
Shift Right Double	Zero	< Zero	> Zero	--
Shift Right Single	Zero	< Zero	> Zero	--
Subtract	Zero	< Zero	> Zero	Overflow
Subtract Halfword	Zero	< Zero	> Zero	Overflow
Subtract Logical	--	Not zero, no carry	Zero, carry	Not zero, carry

Note: Vector instructions with binary or logical operands do not set the condition code. For Set Program Mask, the condition code is loaded from bits 2 and 3 of the first operand.

CONDITION CODES (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Binary and Logical Instructions (Continued) (See Note)				
Test and Set	Leftmost bit zero	Leftmost bit one	--	--
Test under Mask	All zeros, or mask is zero	Mixed 0's and 1's	--	All ones
Translate and Test	All zeros	Not zero, scan incomplete	Not zero, scan complete	--
Update Tree	Compare equal at current node on path	Path complete, no nodes compared equal	--	Path not complete and comparand register negative
Decimal Instructions				
Add Decimal	Zero	< Zero	> Zero	Overflow
Compare Decimal	Equal	First op low	First op high	--
Edit	Zero	< Zero	> Zero	--
Edit and Mark	Zero	< Zero	> Zero	--
Shift and Round Decimal	Zero	< Zero	> Zero	Overflow
Subtract Decimal	Zero	< Zero	> Zero	Overflow
Zero and Add	Zero	< Zero	> Zero	Overflow
Floating-Point Instructions (See Note)				
Add Normalized	Zero	< Zero	> Zero	--
Add Unnormalized	Zero	< Zero	> Zero	--
Compare	Equal	First op low	First op high	--
Load and Test	Zero	< Zero	> Zero	--
Load Complement	Zero	< Zero	> Zero	--
Load Negative	Zero	< Zero	--	--
Load Positive	Zero	--	> Zero	--
Subtract Normalized	Zero	< Zero	> Zero	--
Subtract Unnormalized	Zero	< Zero	> Zero	--
General Instructions				
Count Left Zeros in VMR	Active bits all zeros	Active bits 0's and 1's	--	Active bits all ones
Count Ones in VMR	Active bits all zeros	Active bits 0's and 1's	--	Active bits all ones

Note: Vector instructions with floating-point, binary, or logical operands do not set the condition code.

CONDITION CODES (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
General Instructions (Continued)				
Load Bit Index	VCT = 0 and bit count = 0	VCT = 0 and bit count < 0	VCT = section size and bit count > 0	VCT > 0 and bit count not > 0
Load VCT and Update	VCT = 0 and new count = 0	VCT = 0 and new count < 0	VCT = section size and new count > 0	VCT > 0 and new count = 0
Load VCT from Address	VCT = 0 and eff addr = 0	VCT = 0 and eff addr < 0	VCT = section size and eff addr > section size	VCT > 0 and eff addr ≤ section size
Restore VR	VR14-pair examined and not loaded	VR-pair (other than VR14-pair) examined and not loaded	VR14-pair loaded	VR-pair (other than VR14-pair) loaded
Save VR	VR14-pair examined and not stored	VR-pair (other than VR14-pair) examined and not stored	VR14-pair stored	VR-pair (other than VR14-pair) stored
Store Clock	Set state	Not-set state	Error state	Stopped state or not oper
Test VMR	Active bits all zeros	Active bits 0's and 1's	--	Active bits all ones
Control Instructions				
Diagnose	See Note	See Note	See Note	See Note
Extract Stacked State	Branch state entry	Program call state entry	--	--
Insert Address Space Control	Primary- space mode	Secondary- space mode	Access- register mode	Home- space mode
Load Address Space Parameters	Parameters loaded	Primary not available	Secondary not auth- orized or not available	Space- switch event
Load PSW	See Note	See Note	See Note	See Note
Load Real Address	Translation available	Segment- table entry invalid	Page- table entry invalid	Table length exceeded or ART exception

Note: For Diagnose, the resulting condition code is model-dependent. For Load PSW, the condition code is loaded from a field of the second operand (the new PSW's condition code field).

CONDITION CODES (Cont'd)

Condition Code →	0	1	2	3
Mask Bit Value →	8	4	2	1
Control Instructions (Continued)				
Move to Primary	Length ≤ 256	--	--	Length > 256
Move to Secondary	Length ≤ 256	--	--	Length > 256
Move with Key	Length ≤ 256	--	--	Length > 256
Program Return	See Note	See Note	See Note	See Note
Reset Reference Bit Extended	Ref = 0, Chg = 0	Ref = 0, Chg = 1	Ref = 1, Chg = 0	Ref = 1, Chg = 1
Save Changed VR	VR14-pair examined and not stored	VR-pair (other than VR14-pair) examined and not stored	VR14-pair stored	VR-pair (other than VR14-pair) stored
Set Clock	Set	Secure	--	Not oper
Signal Processor	Accepted	Status stored	Busy	Not oper
Test Access	ALET = 0	ALET uses DUALD	ALET uses PSALD	ALET = 1 or causes ART exception
Test Block	Usable	Unusable	--	--
Test Protection	Fetch and store allowed	Fetch allowed; no store allowed	No fetch or store allowed	Translation not available
Input/Output Instructions				
Clear Subchannel	Function started	--	--	Not oper
Halt Subchannel	Function started	Nonintermediate status pending	Busy	Not oper
Modify Subchannel	Function executed	Status pending	Busy	Not oper
Reset Channel Path	Function started	--	Busy	Not oper
Resume Subchannel	Function started	Status pending	Not applicable	Not oper
Start Subchannel	Function started	Status pending	Busy	Not oper
Store Channel Report Word	CRW stored	Zeros stored	--	--
Store Subchannel	SCHIB stored	--	--	Not oper
Test Pending Interruption	Interruption not pending	Interruption code stored	--	--
Test Subchannel	Status was pending	Status was not pending	--	Not oper

Note: For Program Return, the resulting condition code is unpredictable.

ASSEMBLER INSTRUCTIONS

Function	Mnemonic	Meaning
Data definition	DC	Define constant
	DS	Define storage
	CCW	Define channel command word
	CCW0	Define format-0 channel command word
	CCW1	Define format-1 channel command word
Program sectioning and linking	START	Start assembly
	LOCTR	Specify multiple location counters
	CSECT	Identify control section
	DSECT	Identify dummy section
	DXD	Define external dummy section
	CXD	Cumulative length of external dummy section
	COM	Identify blank common control section
	AMODE	Specify addressing mode
	RMODE	Specify residence mode
	ENTRY	Identify entry-point symbol
EXTRN	Identify external symbol	
WXTRN	Identify weak external symbol	
Base register assignment	USING	Use base address register
	DROP	Drop base address register
Control of listings	TITLE	Identify assembly output
	EJECT	Start new page
	SPACE	Space listing
	PRINT	Print optional data
Program Control	ICTL	Input format control
	ISEQ	Input sequence checking
	PUNCH	Punch a card
	REPRO	Reproduce following card
	ORG	Set location counter
	EQU	Equate symbol
	OPSYN	Equate operation code
	PUSH	Save current PRINT or USING status
	POP	Restore PRINT or USING status
	LTORG	Begin literal pool
	CNOP	Conditional no operation
	COPY	Copy predefined source coding
END	End assembly	
Macro definition	MACRO	Macro definition header
	MEXIT	Macro definition exit
	MEND	Macro definition trailer
	AREAD	Assign card to SETC symbol
Conditional assembly	ACTR	Conditional assembly loop counter
	AGO	Unconditional branch
	AIF	Conditional branch
	ANOP	Assembly no operation
	GBLA	Define global SETA symbol
	GBLB	Define global SETB symbol
	GBLC	Define global SETC symbol
	LCLA	Define local SETA symbol
	LCLB	Define local SETB symbol
	LCLC	Define local SETC symbol
	MNOTE	Generate error message
	MHELP	Trace macro flow
	SETA	Set arithmetic variable symbol
	SETB	Set binary variable symbol
SETC	Set character variable symbol	

Source: GC26-4037.


EXTENDED MNEMONIC INSTRUCTIONS

Use	Extended Mnemonic* (RX or RR)	Meaning	Machine Instr.* (RX or RR)
General	B or BR	Unconditional Branch	BC or BCR 15,
	NOP or NOPR	No Operation	BC or BCR 0,
After	BH or BHR	Branch on A High	BC or BCR 2,
Compare	BL or BLR	Branch on A Low	BC or BCR 4,
Instructions (A:B)	BE or BER	Branch on A Equal B	BC or BCR 8,
	BNH or BNHR	Branch on A Not High	BC or BCR 13,
	BNL or BNLR	Branch on A Not Low	BC or BCR 11,
	BNE or BNER	Branch on A Not Equal B	BC or BCR 7,
After Arithmetic Instructions	BP or BPR	Branch on Plus	BC or BCR 2,
	BM or BMR	Branch on Minus	BC or BCR 4,
	BZ or BZR	Branch on Zero	BC or BCR 8,
	BO or BOR	Branch on Overflow	BC or BCR 1,
	BNP or BNPR	Branch on Not Plus	BC or BCR 13,
	BNM or BNMR	Branch on Not Minus	BC or BCR 11,
	BNZ or BNZR	Branch on Not Zero	BC or BCR 7,
	BNO or BNOR	Branch on No Overflow	BC or BCR 14,
After Test under Mask Instruction	BO or BOR	Branch if Ones	BC or BCR 1,
	BM or BMR	Branch if Mixed	BC or BCR 4,
	BZ or BZR	Branch if Zeros	BC or BCR 8,
	BNO or BNOR	Branch if Not Ones	BC or BCR 14,
	BNM or BNMR	Branch if Not Mixed	BC or BCR 11,
	BNZ or BNZR	Branch if Not Zeros	BC or BCR 7,

Source: GC26-4037.

*Second operand, not shown, is $D_2(X_2, B_2)$ for RX format and R_2 for RR format.

CNOP ALIGNMENT



Source: GC26-4037.

SUMMARY OF CONSTANTS

Type	Implied Length, Bytes	Alignment	Format	Truncation/ Padding
C	—	byte	characters	right
G	(even)	byte	graphic (double-byte) characters	right
X	—	byte	hexadecimal digits	left
B	—	byte	binary digits	left
F	4	word	fixed-point binary	left
H	2	halfword	fixed-point binary	left
E	4	word	short floating-point	right
D	8	doubleword	long floating-point	right
L	16	doubleword	extended floating-point	right
P	—	byte	packed decimal	left
Z	—	byte	zoned decimal	left
A	4	word	value of address	left
Y	2	halfword	value of address	left
S	2	halfword	address in base-displacement form	—
V	4	word	externally defined address value	left
Q	4	word	symbol naming a DXD or DSECT	left

Source: GC26-4037.

FIXED STORAGE LOCATIONS

Area, dec.	Addr type	Hex addr	Function
0- 7	A	0	Initial-program-loading PSW
0- 7	R	0	Restart new PSW
8- 15	A	8	Initial-program-loading CCW1
8- 15	R	8	Restart old PSW
16- 23	A	10	Initial-program-loading CCW2
24- 31	R	18	External old PSW
32- 39	R	20	Supervisor-call old PSW
40- 47	R	28	Program old PSW
48- 55	R	30	Machine-check old PSW
56- 63	R	38	Input/output old PSW
88- 95	R	58	External new PSW
96-103	R	60	Supervisor-call new PSW
104-111	R	68	Program new PSW
112-119	R	70	Machine-check new PSW
120-127	R	78	Input/output new PSW
128-131	R	80	External-interruption parameter for service signal
132-133	R	84	CPU address associated with external interruption, or zeros
134-135	R	86	External-interruption code (see table)
136-139	R	88	SVC interruption (0-12 zeros, 13-14 ILC, 15:0, 16-31 code)
140-143	R	8C	Program interruption (0-12 zeros, 13-14 ILC, 15:0, 16-31 code)
144-147	R	90	Translation-exception ID (see table)
148-149	R	94	Monitor class (0-7 zeros, 8-15 class number)
150-151	R	96	PER code (0-3 code, 4-15 zeros)
152-155	R	98	PER address (0:0, 1-31 address)
156-159	R	9C	Monitor code
160	R	A0	Exception access ID (0-3 zeros, 4-7 access register)
161	R	A1	PER access ID (0-3 zeros, 4-7 access register)
184-187	R	B8	Subsystem-identification word (0-14 zeros, 15:1, 16-31 subchannel number)
188-191	R	BC	I/O interruption parameter (from the associated subchannel)
216-223	A	D8	Store-status CPU-timer save area
216-223	R	D8	Machine-check CPU-timer save area
224-231	A	E0	Store-status clock-comparator save area
224-231	R	E0	Machine-check clock-comparator save area
232-239	R	E8	Machine-check-interruption code (see diagram)
244-247	R	F4	External-damage code (see diagram)
248-251	R	F8	Failing-storage address (0:0, 1-31 address)
256-263	A	100	Store-status PSW save area
256-271	R	100	Fixed-logout area*
264-267	A	108	Store-status prefix save area
288-351	A	120	Store-status access-register save area
288-351	R	120	Machine-check access-register save area
352-383	A	160	Store-status floating-point-register save area
352-383	R	160	Machine-check floating-point-register save area
384-447	A	180	Store-status general-register save area
384-447	R	180	Machine-check general-register save area
448-511	A	1C0	Store-status control-register save area
448-511	R	1C0	Machine-check control-register save area

A = Absolute address

R = Real address

*Contents may vary among models; see System Library manuals for specific model.

CONTROL REGISTERS


CR	Bits	Name of Field	Associated with	Init*
0	1	SSM-suppression control	SSM instruction	0
	2	TOD-clock-sync control	Multiprocessing	0
	3	Low-address-protection control	Low-address protection	0
	4	Extraction-authority control	Instruction authorization	0
	5	Secondary-space control	Instruction authorization	0
	6	Fetch-protection override	Key-controlled protection	0
	8-12	Translation format	Dynamic address translation	0
	14	Vector control	Vector operations	0
	15	Address-space-function control	Instruction authorization	0
	16	Malfunction-alert subclass mask	Multiprocessing	0
	17	Emergency-signal subclass mask	Multiprocessing	0
	18	External-call subclass mask	Multiprocessing	0
	19	TOD-clock sync-check subclass mask	Multiprocessing	0
	20	Clock-comparator subclass mask	Clock comparator	0
	21	CPU-timer subclass mask	CPU timer	0
	22	Service-signal subclass mask	Service signal	0
24	Unused (See note)		1	
25	Interrupt-key subclass mask	Interrupt key	1	
26	Unused (See note)		1	
1	0	Primary space-switch-event control	Program interruptions	0
	1-19	Primary segment-table origin	Dynamic address translation	0
	23	Primary private-space control	Dynamic address translation	0
	25-31	Primary segment-table length	Dynamic address translation	0
2	1-25	Dispatchable-unit-ctl-table origin	Access-register translation	0
3	0-15	PSW-key mask	Instruction authorization	0
	16-31	Secondary ASN	Address spaces	0
4	0-15	Authorization index	Instruction authorization	0
	16-31	Primary ASN	Address spaces	0
5	0	Subsystem-linkage control	Instruction authorization	0
	1-24	Linkage-table origin	PC-number translation	0
	25-31	Linkage-table length	PC-number translation	0
&	-----			
5	1-25	Primary-ASTE origin	Access-register translation	0
6	0-7	I/O-interruption subclass mask	I/O interruptions	0
7	1-19	Secondary segment-table origin	Dynamic address translation	0
	23	Secondary private-space control	Dynamic address translation	0
	25-31	Secondary segment-table length	Dynamic address translation	0
8	0-15	Extended authorization index	Access-register translation	0
	16-31	Monitor masks	MC instruction	0
9	0	Successful-branching-event mask	Program-event recording	0
	1	Instruction-fetching-event mask	Program-event recording	0
	2	Storage-alteration-event mask	Program-event recording	0
	3	GR-alteration-event mask	Program-event recording	0
	4	Store-using-real-address-event mask	Program-event recording	0
	16-31	PER general-register masks	Program-event recording	0
10	1-31	PER starting address	Program-event recording	0
11	1-31	PER ending address	Program-event recording	0
12	0	Branch-trace control	Tracing	0
	1-29	Trace-entry address	Tracing	0
	30	ASN-trace control	Tracing	0
	31	Explicit-trace control	Tracing	0
13	0	Home space-switch-event control	Program interruptions	0
	1-19	Home segment-table origin	Dynamic address translation	0
	23	Home private-space control	Dynamic address translation	0
	25-31	Home segment-table length	Dynamic address translation	0
14	0	Unused (See note)		1
	1	Unused (See note)		1
	3	Channel-report-pending subclass mask	I/O machine-check handling	0
	4	Recovery subclass mask	Machine-check handling	0
	5	Degradation subclass mask	Machine-check handling	0
	6	External-damage subclass mask	Machine-check handling	1
	7	Warning subclass mask	Machine-check handling	0
	12	ASN-translation control	Instruction authorization	0
13-31	ASN-first-table origin	ASN translation	0	
15	1-28	Linkage-stack entry address	Linkage-stack operations	0

* Value after initial CPU reset.

& The interpretation of control register 5 depends on the state of bit 15 of control register 0, the address-space-function control.



Note: This bit is not used but is initialized to one for consistency with the System/370 definition.

VECTOR-STATUS REGISTER



- 15 (M) Vector-mask-mode bit
- 16-31 (VCT) Vector count
- 32-47 (VIX) Vector interruption index
- 48-55 (VIU) Vector in-use bits
- 56-63 (VCH) Vector change bits

PROGRAM-STATUS WORD



- 1 (R) Program-event-recording mask
- 5 (T = 1) DAT mode
- 6 (I) Input/output mask
- 7 (E) External mask
- 13 (M) Machine-check mask
- 14 (W = 1) Wait state
- 15 (P = 1) Problem state
- 16-17 (AS) Address space control
 - xx Real mode (T = 0)
 - 00 Primary-space mode (T = 1)
 - 01 Access-register mode (T = 1)
 - 10 Secondary-space mode (T = 1)
 - 11 Home-space mode (T = 1)
- 18-19 (CC) Condition code
- 20 Fixed-point-overflow mask
- 21 Decimal-overflow mask
- 22 Exponent-underflow mask
- 23 Significance mask
- 32 (A = 1) 31-bit addressing mode

EXTERNAL-INTERRUPTION CODES

At real storage address 134-135 (hex 86-87)

Code (Hex)	Condition
0040	Interrupt key
1003	TOD-clock-sync check
1004	Clock comparator
1005	CPU timer
1200	Malfunction alert
1201	Emergency signal
1202	External call
2401	Service signal


PROGRAM-INTERRUPTION CODES

At real storage address 142-143 (hex 8E-8F)

Code (hex)	Condition
0001	Operation exception
0002	Privileged-operation exception
0003	Execute exception
0004	Protection exception
0005	Addressing exception
0006	Specification exception
0007	Data exception
nn08*	Fixed-point overflow exception
0009	Fixed-point divide exception
000A	Decimal-overflow exception
000B	Decimal-divide exception
nn0C*	Exponent-overflow exception
nn0D*	Exponent-underflow exception
nn0E*	Significance exception
nn0F*	Floating-point divide exception
0010	Segment-translation exception
0011	Page-translation exception
0012	Translation-specification exception
0013	Special-operation exception
0015	Operand exception
0016	Trace-table exception
0017	ASN-translation specification exception
0019	Vector-operation exception
001C	Space-switch event
nn1E*	Unnormalized-operand exception
001F	PC-translation specification exception
0020	AFX-translation exception
0021	ASX-translation exception
0022	LX-translation exception
0023	EX-translation exception
0024	Primary-authority exception
0025	Secondary-authority exception
0028	ALET-specification exception
0029	ALEN-translation exception
002A	ALE-sequence exception
002B	ASTE-validity exception
002C	ASTE-sequence exception
002D	Extended-authority exception
0030	Stack-full exception
0031	Stack-empty exception
0032	Stack-specification exception
0033	Stack-type exception
0034	Stack-operation exception
0040	Monitor event
0080	PER event (code may be combined with another code)

*Use the Exception-Extension code table below for bits 0-7 (nn) of the program-interruption code.

EXCEPTION-EXTENSION CODE



Bit	Meaning
0(a)	Arithmetic-partial-completion bit 0 Completion or suppression of instruction and bits 1-7 of the exception-extension code are also zero 1 Partial completion of vector instruction
1(v)	Arithmetic-result location 0 Scalar register 1 Vector register
2-3(ww)	Arithmetic-result width 01 4-byte result 10 8-byte result
4-7(rrrr)	Register number of result register designated by the interrupted instruction

DYNAMIC ADDRESS TRANSLATION

Dynamic-Address-Translation Format

Addr Mode	Segment Size	Page Size	Virtual Address Fields			
			Ignored	Segment Index	Page Index	Byte Index
24	1M	4K	0-7	8-11	12-19	20-31
31	1M	4K	0	1-11	12-19	20-31

Note: Control register 0 bits 8-12 must contain 10110 (binary); any other combination of bits 8-12 is invalid for translation.

Segment-Table Entry

0	Page-table origin	I	C	PTL
0	1	26	28	31

- 26 (I) Segment-invalid bit
- 27 (C) Common-segment bit
- 28-31 (PTL) Page-table length

Page-Table Entry

0	Page-frame real address	0	I	P	0	/ / / / / / / / / /
0	1	20			24	31

- 21 (I) Page-invalid bit
- 22 (P) Page-protection bit

TRANSLATION-EXCEPTION IDENTIFICATION

At real storage address 144-147 (hex 90-93)

Interruption Code	Format of Information Stored
0010	0 secondary address, 1-19 address, 20-29 unpredictable, 30-31 STD identification
0011	0 secondary address, 1-19 address, 20-29 unpredictable, 30-31 STD identification
001C	Not from home-space mode: 0 old primary-space-switch-event control, 1-15 zeros, 16-31 old PASN From home-space mode: 0 home-space-switch-event control, 1-31 zeros
0020	0-15 zeros, 16-31 address-space number
0021	0-15 zeros, 16-31 address-space number
0022	0-11 zeros, 12-31 program-call number
0023	0-11 zeros, 12-31 program-call number
0024	0-15 zeros, 16-31 address-space number
0025	0-15 zeros, 16-31 address-space number

ACCESS-REGISTER TRANSLATION






Access-List-Entry Token (ALET)



7 (P) Primary-list bit (0: use DUCT; 1: use primary ASTE)

8-15 (ALESN) Access-list-entry sequence number





Dispatchable-Unit Control Table



153-159 (ALL) Access-list length, format 0 (in format 1, bits 152-159)

/// Reserved, should be zero

Access-List Entry



0 (I) ALEN-invalid bit

7 (P) Private bit


8-15 (ALESN) Access-list-entry sequence number

16-31 (ALEAX) Access-list-entry authorization index


/// Reserved, should be zero

PC-NUMBER TRANSLATION

Program-Call Number







Linkage-Table Entry






1 (I) LX-invalid bit
26-31 (ETL) Entry-table length

Entry-Table Entry




The following extension exists if CR0 bit 15 is one:



32 (A) Entry addressing mode
63 (P) Entry problem state
128 (T) PC-type bit (0: basic; 1: stacking)
131 (K) PSW-key control (0: unchanged; 1: replace if stacking)
132 (M) PSW-key-mask control (0: OR; 1: replace if stacking)
133 (E) EAX control (0: unchanged; 1: replace if stacking)
134 (C) Address-space-control control
135 (S) Secondary-ASN control
136-139 (EK) Entry key
// // // Reserved, should be zero

LINKAGE-STACK ENTRIES

Entry Descriptor



0 (U) Unstack-suppression bit

1-7 (ET) Entry type: Header entry = 0000001 binary

Trailer entry = 0000010 binary





Branch state entry = 0000100 binary

Program-call state entry = 0000101 binary

Available for program use = 1xxxxxx binary

// // // Reserved, should be zero





Header Entry (Entry type 0000001)



32 (B) Backward stack-entry validity bit

// // // Reserved, should be zero

Trailer Entry (Entry type 0000010)



32 (F) Forward-section validity bit

// // // Reserved, should be zero

LINKAGE-STACK ENTRIES (Cont'd)

Branch State Entry (Entry type 0000100) and Program-Call State Entry (Entry type 0000101)

Contents of General Registers 0 through 15	
0	63

Contents of Access Registers 0 through 15	
64	127

PSW-key mask	Secondary ASN	
128	130	131

Extended authorization index	Primary ASN	
132	134	135

Program-status word (first half)	
136	139

Program-status word (second half)	
140	143

(Unpredictable)	
144	147

In Branch State Entry:

A	Branch address
148	151

In Program-Call State Entry:

Program-call number	
148	151

In Branch State Entry and Program-Call State Entry:

Modifiable area (first half)	
152	155

Modifiable area (second half)	
156	159


Entry descriptor (first half)	
160	163

Entry descriptor (second half)	
164	167


Byte 148 Bit 0 (A) Addressing mode (in branch state entry)

TRACE-ENTRY FORMATS


31-Bit Branch




24-Bit Branch




Set Secondary ASN





Program Call





Program Transfer



Program Return




Trace



4-7 (N) One less than the number of registers in the trace entry

OPERATION-REQUEST BLOCK




Word Bit

- 1 0-3 (Key) Subchannel key
- 1 4 (S) Suspend control
- 1 8 (F) CCW-format control
- 1 9 (P) Prefetch control
- 1 10 (I) Initial-status-interruption control
- 1 11 (A) Address-limit-checking control
- 1 12 (U) Suppress-suspended-interruption control
- 1 16-23 (LPM) Logical-path mask
- 1 24 (L) Incorrect-length-suppression mode


CHANNEL-COMMAND WORD

Format-0 CCW




- CD – bit 32 (80) causes use of data-address portion of next CCW.
- CC – bit 33 (40) causes use of command code and data address of next CCW.
- SLI – bit 34 (20) causes suppression of possible incorrect-length indication.
- Skip – bit 35 (10) suppresses transfer of information to main storage.
- PCI – bit 36 (08) causes an intermediate-interruption condition to occur.
- IDA – bit 37 (04) causes bits 8-31 of CCW to specify location of first IDAW.
- Suspend – bit 38 (02) causes suspension before execution of this CCW.

Format-1 CCW



- CD – bit 8 (80) causes use of data-address portion of next CCW.
- CC – bit 9 (40) causes use of command code and data address of next CCW.
- SLI – bit 10 (20) causes suppression of possible incorrect-length indication.
- Skip – bit 11 (10) suppresses transfer of information to main storage.
- PCI – bit 12 (08) causes an intermediate-interruption condition to occur.
- IDA – bit 13 (04) causes bits 33-63 of CCW to specify location of first IDAW.
- Suspend – bit 14 (02) causes suspension before execution of this CCW.

SUBCHANNEL-INFORMATION BLOCK



*See page 34 for the subchannel-status-word format.


Path-Management-Control Word

0	Interruption parameter										
1	00	ISC	000	E	LM	MM	D	T	V	Device number	
2	LPM			PNOM			LPUM			PIM	
3	MBI						POM			PAM	
4	CHPID-0			CHPID-1			CHPID-2			CHPID-3	
5	CHPID-4			CHPID-5			CHPID-6			CHPID-7	
6	All zeros										
	0		8			16			24		31



Word Bit

- 1 2-4 (ISC) Interruption-subclass code
- 1 8 (E) Subchannel enabled
- 1 9-10 (LM) Limit mode
 - 00 No checking
 - 01 Data address must be \geq limit
 - 10 Data address must be $<$ limit
 - 11 Reserved
- 1 11-12 (MM) Measurement mode enable
 - 00 Neither mode enabled
 - 01 Device-connect-time-measurement enabled
 - 10 Measurement-block-update enabled
 - 11 Both modes enabled
- 1 13 (D) Multipath mode
- 1 14 (T) Timing facility available
- 1 15 (V) Device number valid
- 2 0-7 (LPM) Logical-path mask
- 2 8-15 (PNOM) Path-not-operational mask
- 2 16-23 (LPUM) Last-path-used mask
- 2 24-31 (PIM) Path-installed mask
- 3 0-15 (MBI) Measurement-block index
- 3 16-23 (POM) Path-operational mask
- 3 24-31 (PAM) Path-available mask
- 4 0-7 (CHPID-0) Channel-path ID for logical path 0
- 4 8-14 (CHPID-1) Channel-path ID for logical path 1
- 4 16-23 (CHPID-2) Channel-path ID for logical path 2
- 4 24-31 (CHPID-3) Channel-path ID for logical path 3
- 5 0-7 (CHPID-4) Channel-path ID for logical path 4
- 5 8-15 (CHPID-5) Channel-path ID for logical path 5
- 5 16-23 (CHPID-6) Channel-path ID for logical path 6
- 5 24-31 (CHPID-7) Channel-path ID for logical path 7

INTERRUPTION-RESPONSE BLOCK



Subchannel-Status Word



Word	Bit	Description
0	0-3 (Key)	Subchannel key
0	4 (S)	Suspend control
0	5 (L)	Extended-status-word format (logout stored)
0	6-7 (CC)	Deferred condition code
	00	Normal I/O interruption
	01	Status in SCSW
	10	Reserved
	11	Path not operational
0	8 (F)	CCW-format control
0	9 (P)	Prefetch control
0	10 (I)	Initial-status-interruption control
0	11 (A)	Address-limit-checking control
0	12 (U)	Suppress-suspended-interruption control
0	13 (Z)	Zero condition code
0	14 (E)	Extended control (information stored in ECW of IRB)
0	15 (N)	Path not operational (PNOM nonzero)
0	17-19 (FC)	Function control
	17 (40)	start, 18 (20) halt, 19 (10) clear
0	20-26 (AC)	Activity control
	20 (08)	resume pending
	21 (04)	start pending
	22 (02)	halt pending
	23 (01)	clear pending
0	27-31 (SC)	Status control
	27 (10)	alert
	28 (08)	intermediate
	29 (04)	primary
2	0 (80)	Attention
2	1 (40)	Status modifier
2	2 (20)	Control-unit end
2	3 (10)	Busy
2	4 (08)	Channel end
2	5 (04)	Device end
2	6 (02)	Unit check
2	7 (01)	Unit exception
2	8 (80)	Program-controlled interruption
	9 (40)	Incorrect length
	10 (20)	Program check
	11 (10)	Protection check
	12 (08)	Channel-data check
	13 (04)	Channel-control check
	14 (02)	Interface-control check
	15 (01)	Chaining check
	16-31	Residual byte count for the last CCW used

INTERRUPTION-RESPONSE BLOCK (Cont'd)

Extended-Status Word

See chart on page 36 to determine the appropriate ESW format.

Format-0 ESW

Word 0	Subchannel logout
1	Extended-report word
2	Failing-storage address
3	Zeros
4	Zeros

Format-0 ESW (Word 0)

0	ESF	LPUM	0	FVF	SA	TC	D	E	A	SC
0	1	8	16	17	22	24	26	27	28	29 31

- 1-7 (ESF) Extended-status flags (1 key check, 2 measurement-block program check, 3 measurement-block data check, 4 measurement-block protection check, 5 CCW check, 6 IDAW check, 7:0)
- 8-15 (LPUM) Last-path-used mask
- 17-21 (FVF) Field-validity flags (17 LPUM, 18 TC, 19 SC, 20 device status, 21 CCW address)
- 22-23 (SA) Storage-access code (00 access type unknown, 01 read, 10 write, 11 read backward)
- 24-25 (TC) Termination code (00 halt signal issued, 01 stop, stack, or normal termination, 10 clear signal issued)
- 26 (D) Device status check
- 27 (E) Secondary error
- 28 (A) I/O-error alert
- 29-31 (SC) Sequence code

Format-0 ESW (Word 1)

000000	F	000000000000000000000000
0	6	31

- 6 (F) Failing-storage-address validity

Format-1 ESW (Word 0)*

00000000	LPUM	0000000000000000
0	8	16 31

- 8-15 (LPUM) Last-path-used mask

Format-2 ESW (Word 0)*

00000000	LPUM	DCTI
0	8	16 31

- 8-15 (LPUM) Last-path-used mask
- 16-31 (DCTI) Device-connect-time interval

Format-3 ESW (Word 0)*

00000000	LPUM	Unpredictable
0	8	16 31

- 8-15 (LPUM) Last-path-used mask

*Words 1, 2, 3, and 4 are zeros.

INTERRUPTION-RESPONSE BLOCK (Cont'd)

Information Stored in ESW

Subchannel Conditions Under Which ESW is Stored by Test Subchannel Instruction						Extended-Status Word (ESW)	
Subchannel-Status Word			Path-Management-Control Word		Device-Connect Time Measmnt Mode Active		
Status-Control Field AIP SX	L Bit	Suspended Bit	Timing-Facility Bit	Device-Connect Time Measmnt Mode Enable Bit		Device-Connect Time Measmnt Mode Active	Format
----0	-	*	*	*	No/Yes	U	****
**001	1	*	*	*	No/Yes	0	RRRR
**1*1	1	*	*	*	No/Yes	0	RRRR
10011	1	*	*	*	No/Yes	0	RRRR
00001	0	*	*	*	No/Yes	U	****
00011	0	*	*	*	No/Yes	3	ZM**
100*1	0	*	*	*	No/Yes	3	ZM**
**1*1	0	*	0	*	No/Yes	1	ZMZZ
**1*1	0	*	1	0	No/Yes	1	ZMZZ
**1*1	0	*	1	1	No	1	ZMZZ
**1*1	0	*	1	1	Yes	2	ZMDD
01001	0	0	*	*	No/Yes	U	****
01001	0	1	0	*	No/Yes	1	ZMZZ
01001	0	1	1	0	No/Yes	1	ZMZZ
01001	0	1	1	1	No	1	ZMZZ
01001	0	1	1	1	Yes	2	ZMDD
00011	1						
11001	0						
*1011	*						
These combinations do not occur.							

- Not meaningful.
- * Bits may be 0's or 1's.
- A Alert status.
- D Accumulated device-connect-time-interval (DCTI) value stored in bytes 2 and 3.
- I Intermediate status.
- L Extended-status-word format.
- M Last-path-used mask (LPUM) stored in byte 1.
- P Primary status.
- R Subchannel-logout information stored in bytes 0-3.
- S Secondary status.
- U No format defined.
- X Status pending.
- Z Bits are stored as 0's.

Extended-Control Word

The contents of the extended-control word (ECW) are specified by bits 5 and 14 of word 0 of the subchannel-status word, as follows:

Bits*	ECW
5 14	Words 0-7
0 0	Unpredictable
1 0	Unpredictable
1 1	Model-dependent information stored

*The combination 01 is reserved.

MEASUREMENT BLOCK

Word 0	SSCH + RSCH Count	Sample Count	
1	Device-connect time		
2	Function-pending time		
3	Device-disconnect time		
4	Reserved		
5			
6			
7			
	0	16	31

CHANNEL-REPORT WORD

0	S	R	C	RSC	00	ERC	Reporting-source ID	
0				4	8	10	16	31

- 1 (S) Solicited CRW
- 2 (R) Overflow (one or more CRWs lost)
- 3 (C) Chaining (meaningless if bit 2 is one)
- 4-7 (RSC) Reporting-source code (see Reporting-Source table)
- 10-15 (ERC) Error-recovery code (see Error-Recovery-Code table)
- 16-31 Reporting-source ID (see Reporting-Source table)

Reporting Source

The reporting-source-ID format depends on the RSC field of the channel-report word, as follows:

RSC	Reporting Source	Reporting-Source ID	
0010	Monitoring facility	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0011	Subchannel	X X X X X X X X	X X X X X X X X
0100	Channel path	0 0 0 0 0 0 0 0	Y Y Y Y Y Y Y Y
1001	Configuration-alert facility	0 0 0 0 0 0 0 0	Y Y Y Y Y Y Y Y

X = Subchannel number
 Y = Channel-path ID (CHPID)

Error-Recovery Codes

ERC	Condition
000001	Available
000010	Initialized
000011	Temporary error
000100	Installed parameters initialized
000101	Terminal
000110	Permanent error with facility not initialized
000111	Permanent error with facility initialized

I/O COMMAND CODES

Standard Command-Code Assignments (CCW bits 0-7)

x x x x	0 0 0 0	Invalid Command	mmmm	0 1 0 0	Sense
mmmm	mm0 1	Write	0 0 0 0	0 1 0 0	– Basic Sense
mmmm	mm1 0	Read	1 1 1 0	0 1 0 0	– Sense ID
0 0 0 0	0 0 1 0	–Read IPL	x x x x	1 0 0 0	Transfer in Channel (a)
mmmm	mm1 1	Control	0 0 0 0	1 0 0 0	Transfer in Channel (b)
0 0 0 0	0 0 1 1	– Control No Operation	mmmm	1 0 0 0	Invalid Command (c)
			mmmm	1 1 0 0	Read Backward

x – Bit Ignored

m – Modifier bit for specific type of I/O device

a Format-0 CCW

b Format-1 CCW

c Format-1 CCW and nonzero m bit

Standard Meanings of Bits of First Sense Byte

Bit	Designation	Bit	Designation
0	Command reject	4	Data check
1	Intervention required	5	Overrun
2	Bus-out check	6	(Device–dependent)
3	Equipment check	7	(Device–dependent)

Console Printer Channel Commands

Write, No Carrier Return	01	Sense	04
Write, Auto Carrier Return	09	Audible Alarm	0B
Read Inquiry	0A	No Operation	03

Card Reader and Card Punch Channel Commands

3504, 3505 Card Readers/3525 Card Punch (GA21-9124)

Channel Command	Binary	Bit Meanings	
Sense	0 0 0 0 0 1 0 0	SS	Stacker
Feed, Select Stacker	SS 1 0 F 0 1 1	00	1
Read Only*	1 1 D 0 F 0 1 0	01/10	2
Diagnostic Read (invalid for 3504)	1 1 0 1 0 0 1 0	F	Format Mode
Read, Feed, Select Stacker*	SS D 0 F 0 1 0	0	Unformatted
Write RCE Format*	0 0 0 1 0 0 0 1	1	Formatted
<u>3504, 3505 only</u>		D	Data Mode
Write OMR Format†	0 0 1 1 0 0 0 1	0	1 – EBCDIC
<u>3525 only</u>		1	2 – Card image
Write, Feed, Select Stacker	SS D 0 0 0 0 1	L	Line Position
Print Line*	L L L L L 1 0 1	(5-bit binary value)	

*Special feature on 3525

†Special feature

I/O COMMAND CODES (Cont'd)

Printer Channel Commands

COMMANDS VALID FOR ALL PRINTERS (Except 3800-3, -6 when in Page Mode)		IMPACT PRINTERS - ADDITIONAL COMMANDS	
No Operation	03	Printer	Column Reference
Space 1 Line Immediate	0B	1403-N1	A GA24-3312
Space 2 Lines Immediate	13	3203-5	B GA33-1529
Space 3 Lines Immediate	1B	3211	B GA24-3543
Block Data Check	73	4248-1 < 3211 mode >	B GA24-3927
Allow Data Check	7B	4248-2 < 3211 mode >	B GA24-3991
Skip to Channel 1 Immediate	8B	3262-5 < 3262-1 mode >	C GA24-3936
Skip to Channel 2 Immediate	93	4245-1	C GA33-1541
Skip to Channel 3 Immediate	9B	4245-12, -20	C GA33-1579
Skip to Channel 4 Immediate	A3	3262-5 < 4248 mode >	D GA24-3936
Skip to Channel 5 Immediate	AB	4248-1 < native mode >	D GA24-3927
Skip to Channel 6 Immediate	B3	4248-2 < native mode >	D GA24-3991
Skip to Channel 7 Immediate	BB	6262-014	D GA24-4134
Skip to Channel 8 Immediate	C3		
Skip to Channel 9 Immediate	CB	Use column A, B, C, or D.	A B C D
Skip to Channel 10 Immediate	D3	Unfold	23 . X X X
Skip to Channel 11 Immediate	DB	Execute Order	33 . . . X
Skip to Channel 12 Immediate	F3	Fold	43 . X X X
		Load Forms Control Buffer	63 . X X X
Write Without Spacing	01	Raise Cover	6B . 1 2
Write and Space 1 Line	09	Signal Attention	6B . . 3
Write and Space 2 Lines	11	Skip to Channel 0 Immediate	83 . 4 . 2
Write and Space 3 Lines	19	Clear Printer	87 . . X X
Write and Skip to Channel 1	89	UCS Gate Load	EB X . . .
Write and Skip to Channel 2	91	Load UCS Buffer and Fold	F3 X . . .
Write and Skip to Channel 3	99	Verify Band ID	F3 . . . X
Write and Skip to Channel 4	A1	Load UCS Buffer (No Fold)	FB X X X
Write and Skip to Channel 5	A9	Verify Band ID	FB . . . X
Write and Skip to Channel 6	B1		
Write and Skip to Channel 7	B9	Release CU and Device	14 5 . . .
Write and Skip to Channel 8	C1	Sense Intermediate Buffer	14 . . . X
Write and Skip to Channel 9	C9	Release CU, Reserve Device	34 5 . . .
Write and Skip to Channel 10	D1	Reserve CU, Release Device	54 5 . . .
Write and Skip to Channel 11	D9	Reserve CU and Device	74 5 . . .
Write and Skip to Channel 12	E1	Release Device	94 5 . . .
		Reserve Device	B4 5 . . .
Basic Sense	04	Release CU	D4 5 . . .
		Sense ID	E4 . . X X
		Reserve CU	F4 5 . . .
3800-3, -6 PAGE MODE COMMANDS (See Note Y)		Read Band ID	0A . . . X
No Operation	03	Diagnostic Read PLB	02 X X 6 2
Load Font Index	0F	Diagnostic Write	05 7 8 6 2
Load Font Control	1F	Diagnostic Check Read	06 X X X 2
Load Font	2F	Diagnostic Gate	07 . X X 2
Execute Order Any State	33	Diagnostic Read UCS Buffer	0A . . X X
Load Font Equivalence	3F	Diagnostic Read FCB	12 . X X X
Delete Font	4F		
Begin Page Segment	5F	X = Valid	
Delete Page Segment	6F	. = Invalid	
Include Page Segment	7F	Blank = Not applicable.	
Execute Order Home State	8F	1 = No action occurs (except 3211).	
Set Home State	97	2 = No action occurs.	
Load Copy Control	9F	3 = No action occurs on 3262-5.	
Begin Page	AF	4 = 3211 only (no action occurs on 4248 < 3211 mode > .	
End Page	BF	5 = Two-channel switch feature only.	
Load Page Description	CF	6 = No action occurs (except 4245).	
Begin Overlay	DF	7 = 1403-N1 also uses command codes OD, 15, 1D, 8D, 95, 9D, A5, AD, B5, BD, C5, CD, D5, DD, and E5.	
Delete Overlay	EF	8 = 3211 and 4248 < 3211 mode > only.	
Write Factored Text Control	0D		
Write Text	2D		
Write Image Control	3D		
Write Image	4D		
End	5D		
Load Page Position	6D		
Basic Sense	04	3800 - ADDITIONAL COMMANDS (Except 3800-3, -6 when in Page Mode; see Note X)	
Sense Intermediate Buffer	14	End of Transmission	07
Sense Error Log	24	Mark Form	17
Sense ID	E4	Load Copy Number	23
		Execute Order Any State	33
		Initialize Printer	37
		Load Forms Overlay Seq Control	43
		Select Translate Table 0	47
		Load Writable Char Gen Module	53
		Select Translate Table 1	57
		Load Forms Control Buffer	63
		Select Translate Table 2	67
		Select Translate Table 3	77
		Load Translate Table	83
		Clear Printer	87
		Load Graphic Char Modification	25
		Load Copy Modification	35
		Sense Intermediate Buffer	14
		Sense Error Log	24
		Sense ID	E4
3800-1 Reference: GA26-1635			
3800-3, -6 Reference: GA32-0050			
Note X: For 3800-3, -6 only, Set Home State (97) command will be accepted, but with command retry; the retry will succeed because Page Mode will have been set.			
Note Y: Other 3800-3, -6 commands accepted, but with command retry; the retry will succeed because Page Mode will have been reset.			

I/O COMMAND CODES (Cont'd)

Magnetic-Tape Channel Commands

Channel Command	Hex Code	3420-3 3420-5 3420-7	3420-4 3420-6 3420-8	3422 3430	3480
No Operation	03	X	X	X	X
Rewind	07	X	X	X	X
Rewind Unload	0F	X	X	X	X
Modeset-1 (200/Odd/DC)	13	(a)	(b)		(b)
Erase Gap	17	X	X	X	X
Request Track-In-Error	1B	X	X	(c)	
Write Tape Mark	1F	X	X	X	X
Modeset-1 (200/Even/Normal)	23	(a)	(b)		(b)
Backspace Block	27	X	X	X	X
Modeset-1 (200/Even/TR)	2B	(a)	(b)		(b)
Backspace File	2F	X	X	X	X
Modeset-1 (200/Odd/Normal)	33	(a)	(b)		(b)
Forward Space Block	37	X	X	X	X
Modeset-1 (200/Odd/TR)	3B	(a)	(b)		(b)
Forward Space File	3F	X	X	X	X
Synchronize	43				X
Locate Block	4F				X
Modeset-1 (556/Odd/DC)	53	(d)	(b)		(b)
Suspend Multipath Reconnection	5B				(b)
Modeset-1 (556/Even/Normal)	63	(d)	(b)		(b)
Modeset-1 (556/Even/TR)	6B	(d)	(b)		(b)
Modeset-1 (556/Odd/Normal)	73	(d)	(b)		(b)
Modeset-1 (556/Odd/TR)	7B	(d)	(b)		(b)
Modeset-1 (800/Odd/DC)	93	(d)	(b)		(b)
Data Security Erase	97	X	X	X	X
Load Display	9F				X
Modeset-1 (800/Even/Normal)	A3	(d)	(b)		(b)
Modeset-1 (800/Even/TR)	AB	(d)	(b)		(b)
Set Path Group ID	AF				X
Modeset-1 (800/Odd/Normal)	B3	(d)	(b)		(b)
Assign	B7				X
Modeset-1 (800/Odd/TR)	BB	(d)	(b)		(b)
Modeset-2 (1600 bpi PE)	↔ C3	(e)	(f)	X	—
Set Tape-Write-Immediate	↔ C3	—	—	—	X
Unassign	C7				X
Modeset-2 (800 bpi NRZI)	CB	(e)	(b)		(b)
Modeset-2 (6250 bpi GCR)	D3		(f)	X	(b)
Mode Set	DB				X
Control Access	E3				X
Write	01	X	X	X	X
Read	02	X	X	X	X
Read Buffer	12				X
Read Block ID	22				X
Read Backward	0C	X	X	X	X
Basic Sense	04	X	X	X	X
Read Buffered Log	24				X
Sense Path Group ID	34				X
Release	D4	(g)	(g)	(g)	
Sense ID	E4			X	X
Reserve	F4	(g)	(g)	(g)	
Diagnostic Mode Set	0B	X	X		
Set Diagnose	4B	X	X	(c)	
Loop Write-To-Read	8B	X	X	X	

Notes:

- a No action occurs unless 7-track feature is installed; if present, density set is 200 bpi by 3803-2 Tape Control, 556 bpi by 3803-1.
- b Valid command, but no action occurs.
- c Invalid command for 3422.
- d No action occurs unless 7-track feature is installed.
- e No action occurs unless 800 bpi density feature is installed.
- f No action occurs unless 1600 bpi density feature is installed.
- g Requires two-channel switch feature; invalid for 3430.

For hex code C3, the meaning depends on the machine type; hyphens signify that the alternative meaning is used.

Modeset-1 command (for 7-track drives): density (200, 556, 800 bpi)/parity (even, odd)/mode (Normal, DC = data converter, TR = translator). Modeset-2 command (for 9-track drives): density (800, 1600, 6250 bpi).

Sources:

3420-3, -5, -7 (GA32-0020) 3422 (GA32-0089) 3480 (GA32-0042)
 3420-4, -6, -8 (GA32-0021) 3430 (GA32-0076)

I/O COMMAND CODES (Cont'd)

Direct Access Storage Devices

Use this chart to find the proper column in the DASD Channel Commands table and to find order numbers for DASD reference manuals. See DASD manuals for the restrictions and details of operations.

Controller	Count/Key/Data Devices							FBA Device 3370	Controller Manual
	2305	3330 3333	3340 3344	3350	3375	3380 -0-A	3380 -D-E -J-K		
ISC		col2	col2	col2					GA26-1620
ISC-SA		col2		col2					GA32-0036
2835-2	col1								GA26-1589
3380-CJ2							*col5		GC26-4497
3830-2		col2	col2	col2					GA26-1617
3830-3		col2		col2					GA32-0036
3880-1		col2	col2	col2	col4			col6	GA26-1661
3880-2		col2	col2	col2	col4	col4		col6	GA26-1661
3880-3						col4	col4		GA26-1661
3880-4					col4			col6	GA26-1661
3880-11(ND)		col2		col2					GA32-0061
3880-11(PD)				col2					GA32-0061
3880-11(PP)				col3					GA32-0061
3880-13						col5			GA32-0067
3880-21(PD)				col2					GA32-0081
3880-21(PP)				col3					GA32-0081
3880-23						*col5	col5		GA32-0083
3990-1, -2, -3						*col5	col5		GA32-0099
Device	GA26	GA26	GA26	GA26	GA26	GC26	GC26	GA26	
Manual	1589	1615	1619	1638	1666	4491	4491	1657	

ISC = Integrated Storage Controller

ISC-SA = Integrated Storage Controller with Staging Adapter

ND = Nonpaging director

PD = Paging director, direct mode

PP = Paging director, paging mode

3380-0-A = 3380 Direct Access Storage Models AA4, A04, and B04

3380-D-E = 3380 Direct Access Storage Models AD4, AE4, BD4, and BE4

3380-J,-K = 3380 Direct Access Storage Models AJ4, AK4, BJ4, and BK4

* = 3380-A04 does not attach to 3380-23 or 3990; only 3380-BJ4 and -BK4 attach to 3380-CJ2

I/O COMMAND CODES (Cont'd)

DASD Channel Commands

Channel Command	Hex Code	3330		3340		3375		Typical Transfer Count
		2305	3350	3350	3380	3380	3370	
		1	2	3	4	5	6	
Control								
No Operation	03	X	X	X	X	X	X	None
Seek	07	X	X	X	X	X	X	6
Seek Cylinder	0B	X	X	X	X	X	X	6
Space Count	0F	X	X		X	X	X	3
Recalibrate (No Op on 2305-2)	13	X	X		X	X		None
Restore (executed as No-Op)	17	X	X		X	X	X	None
Seek Head	1B	X	X	X	X	X	X	6
Set File Mask	1F	X	X		X	X	X	1
Set Sector (3340 RPS is optional)	23	X	X	X	X	X		1
Vary Sensing	27	X						1
Perform Subsystem Function	27					(u)		Variable
Orient (No-Op on 2305-2)	2B	X						None
Set High Performance Storage Limits	3B					(a)		10
Locate	43						X	8
Locate Record	47				(b)	(c)		16
Suspend Multipath Reconnection	5B				(d)	X		None
Define Extent	63				(b)	X	X	16
Set Subsystem Mode	87		(e)			(r)		2
Set Paging Parameters	8B			X				10
Discard Block	8F			X				2 + (5 × n)
Set Path Group ID	AF				(d)	X		12
Search								
Search Key Equal (*A9)	29	X	X		X	X		KL
Search ID Equal (*B1)	31	X	X	X	X	X		5
Search Home Address Equal (*B9)	39	X	X		X	X		4
Search Key High (*C9)	49	X	X		X	X		KL
Search ID High (*D1)	51	X	X		X	X		5
Search Key Equal or High (*E9)	69	X	X		X	X		KL
Search ID Equal or High (*F1)	71	X	X		X	X		5
Read								
Read Initial Program Load	02	X	X		X	X	X	DL or 512
Read Data (*86)	06	X	X	X	X	X		DL
Read Key & Data (*BE)	0E	X	X		X	X		KL + DL
Read Count (*92)	12	X	X		X	X		8
Read Record Zero (*96)	16	X	X		X	X		8 + KL + DL
Read Home Address (*9A)	1A	X	X		X	X		5
Read Count Key & Data (*9E)	1E	X	X		X	X		8 + KL + DL
Read Sector (3340 RPS is optional)	22	X	X		X	X		1
Read Subsystem Data	3E					(u)		Variable
Read	42						X	512 × n
Read Message ID	4E					(v)		11
Read Multiple Count Key & Data	5E		(f)		X	X		n × (8 + KL + DL)
Read Track	DE					(t)		Variable
Read Configuration Data	FA					(u)		256
Write								
Write Special Count Key & Data	01	X	X					8 + KL + DL
Write Data	05	X	X	X	X	X		DL
Write Key & Data	0D	X	X		X	X		KL + DL
Erase	11	X	X		X	X		8 + KL + DL
Write Record Zero	15	X	X		X	X		8 + KL + DL
Write Home Address	19	X	X		X	X		5, 7, or 11
Write Count Key & Data	1D	X	X		X	X		8 + KL + DL
Write	41						X	512 × n
Write Update Data	85				(b)	(c)		DL
Write Update Key & Data	8D				(b)	(c)		KL + DL
Write Count Key & Data Next Track	9D				(b)	(c)		8 + KL + DL

I/O COMMAND CODES (Cont'd)

DASD Channel Commands (Cont'd)

Channel Command	Hex Code	2305	3330	3350	3375	3380	3370	Typical Transfer Count
			3340		3380			
		1	2	3	4	5	6	
Sense								
Basic Sense	04	X	X	X	X	X	X	24 or 32
Unconditional Reserve (g)	14		(h,j)		(d,h,j)	X	(h,j)	24 or 32
Read Buffered Log	24	X						128
Sense Path Group ID	34				(d)	X		12
Reset Allegiance	44					(t)		32
Sense Subsystem Status	54		(k)			X		40
Read Device Characteristics	64					(c)	X	32
Sense Subsystem Counts	74		(k)			(s)		80
Device Release	94	(j)	(h,j)		(d,h,j)	X	(h,j)	24
Read and Reset Buffered Log	A4		X		X	X	X	24 or 32
Device Reserve	B4	(j)	(h,j)		(d,h,j)	X	(h,j)	24 or 32
Sense ID (f)	E4		X	X	X	X	X	7
Diagnostic								
Diagnostic Write Home Address	09				X	X		27, or 28
Diagnostic Read Home Address	0A				X	X		27 or 28
Diagnostic Sense #	44	X	(m)					16 or 512
Diagnostic Load	53	X	(m)					1
Diagnostic Write	73	X	(m)					8 or 512
Diagnostic Sense/Read	C4		(p)		X	X	X	Variable
Diagnostic Control	F3		(q)		(q)	X	X	4 + n
		1	2	3	4	5	6	

- a Valid only for 3880-13
- b Speed matching buffer feature
- c Not valid for 3880-13
- d Dynamic path selection (only valid on 3380-AA4, -AD4, -AE4, -AJ4, -AK4 strings)
- e Valid only for 3880-21
- f Not valid for 3330/3333 on ISC-SA; 3830-2, -3, and ISC require 3344/3350 microcode
- g Not valid on ISC-SA; not valid on 3330/3333, 3340/3344
- h String-switching feature
- j Channel-switching feature
- k Valid only for 3880-11 paging director and 3880-21
- m Not valid on 3880-21
- p Valid only for 3880-1, -2, -11, -21
- q Valid only for 3330/3350 on 3880-1, -2, and for 3380 on 3880-2, -3 without 3380-speed-matching-buffer feature
- r Valid only for 3880-13, -23, and 3990-3
- s Valid only for 3880-13, -23
- t Not valid for 3880-13, -23
- u Valid only for 3990
- v Valid only for 3990-3
- * Multi track command codes (standard)
- # Also called "Read Diagnostic Status 1"

CODE ASSIGNMENTS

Code Tables

Dec.	Hex	Graphics and Controls			7-Track Tape BCDIC	Card Code EBCDIC	Binary
		BCDIC	EBCDIC	ASCII			
0	00		NUL	NUL		12-0-1-8-9	0000 0000
1	01		SOH	SOH		12-1-9	0000 0001
2	02		STX	STX		12-2-9	0000 0010
3	03		ETX	ETX		12-3-9	0000 0011
4	04		SEL	EOT		12-4-9	0000 0100
5	05		HT	ENQ		12-5-9	0000 0101
6	06		RNL	ACK		12-6-9	0000 0110
7	07		DEL	BEL		12-7-9	0000 0111
8	08		GE	BS		12-8-9	0000 1000
9	09		SPS	HT		12-1-8-9	0000 1001
10	0A		RPT	LF		12-2-8-9	0000 1010
11	0B		VT	VT		12-3-8-9	0000 1011
12	0C		FF	FF		12-4-8-9	0000 1100
13	0D		CR	CR		12-5-8-9	0000 1101
14	0E		SO	SO		12-6-8-9	0000 1110
15	0F		SI	SI		12-7-8-9	0000 1111
16	10		DLE	DLE		12-11-1-8-9	0001 0000
17	11		DC1	DC1		11-1-9	0001 0001
18	12		DC2	DC2		11-2-9	0001 0010
19	13		DC3	DC3		11-3-9	0001 0011
20	14		RES/ENP	DC4		11-4-9	0001 0100
21	15		NL	NAK		11-5-9	0001 0101
22	16		BS	SYN		11-6-9	0001 0110
23	17		POC	ETB		11-7-9	0001 0111
24	18		CAN	CAN		11-8-9	0001 1000
25	19		EM	EM		11-1-8-9	0001 1001
26	1A		UBS	SUB		11-2-8-9	0001 1010
27	1B		CU1	ESC		11-3-8-9	0001 1011
28	1C		IFS	FS		11-4-8-9	0001 1100
29	1D		IGS	GS		11-5-8-9	0001 1101
30	1E		IRS	RS		11-6-8-9	0001 1110
31	1F		ITB/IUS	US		11-7-8-9	0001 1111
32	20		DS	SP		11-0-1-8-9	0010 0000
33	21		SOS	!		0-1-9	0010 0001
34	22		FS	"		0-2-9	0010 0010
35	23		WUS	#		0-3-9	0010 0011
36	24		BY P/INP	\$		0-4-9	0010 0100
37	25		LF	%		0-5-9	0010 0101
38	26		ETB	&		0-6-9	0010 0110
39	27		ESC	'		0-7-9	0010 0111
40	28		SA	(0-8-9	0010 1000
41	29		SFE)		0-1-8-9	0010 1001
42	2A		SM/SW	*		0-2-8-9	0010 1010
43	2B		CSP	+		0-3-8-9	0010 1011
44	2C		MFA	,		0-4-8-9	0010 1100
45	2D		ENQ	-		0-5-8-9	0010 1101
46	2E		ACK	.		0-6-8-9	0010 1110
47	2F		BEL	/		0-7-8-9	0010 1111
48	30			0		12-11-0-1-8-9	0011 0000
49	31			1		1-9	0011 0001
50	32		SYN	2		2-9	0011 0010
51	33		IR	3		3-9	0011 0011
52	34		PP	4		4-9	0011 0100
53	35		TRN	5		5-9	0011 0101
54	36		NBS	6		6-9	0011 0110
55	37		EOT	7		7-9	0011 0111
56	38		SBS	8		8-9	0011 1000
57	39		IT	9		1-8-9	0011 1001
58	3A		RFF	:		2-8-9	0011 1010
59	3B		CU3	;		3-8-9	0011 1011
60	3C		DC4	<		4-8-9	0011 1100
61	3D		NAK	=		5-8-9	0011 1101
62	3E			>		6-8-9	0011 1110
63	3F		SUB	?		7-8-9	0011 1111

CODE ASSIGNMENTS (Cont'd)

Code Tables (Cont'd)

Dec.	Hex	Graphics and Controls				7-Track Tape BCDIC(2)	Card Code EBCDIC	Binary
		BCDIC	EBCDIC(1)	ASCII				
64	40	SP	SP	SP	@	(3)	no punches	0100 0000
65	41		RSP		A		12-0-1-9	0100 0001
66	42				B		12-0-2-9	0100 0010
67	43				C		12-0-3-9	0100 0011
68	44				D		12-0-4-9	0100 0100
69	45				E		12-0-5-9	0100 0101
70	46				F		12-0-6-9	0100 0110
71	47				G		12-0-7-9	0100 0111
72	48				H		12-0-8-9	0100 1000
73	49				I		12-1-8	0100 1001
74	4A		¢	¢	J		12-2-8	0100 1010
75	4B		.	.	K	B A 8 2 1	12-3-8	0100 1011
76	4C	⌘)	<	<	L	B A 8 4	12-4-8	0100 1100
77	4D	[((M	B A 8 4 1	12-5-8	0100 1101
78	4E	<	+	+	N	B A 8 4 2	12-6-8	0100 1110
79	4F	⌘			O	B A 8 4 2 1	12-7-8	0100 1111
80	50	&+	&	&	P	B A	12	0101 0000
81	51				Q		12-11-1-9	0101 0001
82	52				R		12-11-2-9	0101 0010
83	53				S		12-11-3-9	0101 0011
84	54				T		12-11-4-9	0101 0100
85	55				U		12-11-5-9	0101 0101
86	56				V		12-11-6-9	0101 0110
87	57				W		12-11-7-9	0101 0111
88	58				X		12-11-8-9	0101 1000
89	59				Y		11-1-8	0101 1001
90	5A		!	!	Z		11-2-8	0101 1010
91	5B	\$	\$	\$	[B 8 2 1	11-3-8	0101 1011
92	5C	*	*	*	\	B 8 4	11-4-8	0101 1100
93	5D)))]]	B 8 4 1	11-5-8	0101 1101
94	5E	;	;	;	^	B 8 4 2	11-6-8	0101 1110
95	5F	Δ	┘	┘	┘	B 8 4 2 1	11-7-8	0101 1111
96	60	—	—	—	`	B	11	0110 0000
97	61	/	/	/	a	A 1	0-1	0110 0001
98	62				b		11-0-2-9	0110 0010
99	63				c		11-0-3-9	0110 0011
100	64				d		11-0-4-9	0110 0100
101	65				e		11-0-5-9	0110 0101
102	66				f		11-0-6-9	0110 0110
103	67				g		11-0-7-9	0110 0111
104	68				h		11-0-8-9	0110 1000
105	69				i		0-1-8	0110 1001
106	6A		:	:	j		12-11	0110 1010
107	6B	,	,	,	k	A 8 2 1	0-3-8	0110 1011
108	6C	%	%	%	l	A 8 4	0-4-8	0110 1100
109	6D	\	—	—	m	A 8 4 1	0-5-8	0110 1101
110	6E	\	>	>	n	A 8 4 2	0-6-8	0110 1110
111	6F	#	?	?	o	A 8 4 2 1	0-7-8	0110 1111
112	70				p		12-11-0	0111 0000
113	71				q		12-11-0-1-9	0111 0001
114	72				r		12-11-0-2-9	0111 0010
115	73				s		12-11-0-3-9	0111 0011
116	74				t		12-11-0-4-9	0111 0100
117	75				u		12-11-0-5-9	0111 0101
118	76				v		12-11-0-6-9	0111 0110
119	77				w		12-11-0-7-9	0111 0111
120	78				x		12-11-0-8-9	0111 1000
121	79		,	,	y		1-8	0111 1001
122	7A	⌘	:	:	z	A	2-8	0111 1010
123	7B	#=	#	#	{	8 2 1	3-8	0111 1011
124	7C	@'	@	@		8 4	4-8	0111 1100
125	7D	:	'	'	}	8 4 1	5-8	0111 1101
126	7E	>	=	=	~	8 4 2	6-8	0111 1110
127	7F	√	"	"	DEL	8 4 2 1	7-8	0111 1111

CODE ASSIGNMENTS (Cont'd)

Code Tables (Cont'd)

Dec.	Hex	Graphics and Controls			7-Track Tape BCDIC	Card Code EBCDIC	Binary
		BCDIC	EBCDIC(1)	ASCII			
128	80					12-0-1-8	1000 0000
129	81		a	a		12-0-1	1000 0001
130	82		b	b		12-0-2	1000 0010
131	83		c	c		12-0-3	1000 0011
132	84		d	d		12-0-4	1000 0100
133	85		e	e		12-0-5	1000 0101
134	86		f	f		12-0-6	1000 0110
135	87		g	g		12-0-7	1000 0111
136	88		h	h		12-0-8	1000 1000
137	89		i	i		12-0-9	1000 1001
138	8A					12-0-2-8	1000 1010
139	8B			{		12-0-3-8	1000 1011
140	8C			≤		12-0-4-8	1000 1100
141	8D			(See Note		12-0-5-8	1000 1101
142	8E			+ See Note		12-0-6-8	1000 1110
143	8F			+		12-0-7-8	1000 1111
144	90					12-11-1-8	1001 0000
145	91		j	j		12-11-1	1001 0001
146	92		k	k		12-11-2	1001 0010
147	93		l	l		12-11-3	1001 0011
148	94		m	m		12-11-4	1001 0100
149	95		n	n		12-11-5	1001 0101
150	96		o	o		12-11-6	1001 0110
151	97		p	p		12-11-7	1001 0111
152	98		q	q		12-11-8	1001 1000
153	99		r	r		12-11-9	1001 1001
154	9A					12-11-2-8	1001 1010
155	9B			}		12-11-3-8	1001 1011
156	9C			▣ See Note		12-11-4-8	1001 1100
157	9D) See Note		12-11-5-8	1001 1101
158	9E			±		12-11-6-8	1001 1110
159	9F			■		12-11-7-8	1001 1111
160	A0			~ See Note		11-0-1-8	1010 0000
161	A1		~	°		11-0-1	1010 0001
162	A2		s	s		11-0-2	1010 0010
163	A3		t	t		11-0-3	1010 0011
164	A4		u	u		11-0-4	1010 0100
165	A5		v	v		11-0-5	1010 0101
166	A6		w	w		11-0-6	1010 0110
167	A7		x	x		11-0-7	1010 0111
168	A8		y	Y		11-0-8	1010 1000
169	A9		z	z		11-0-9	1010 1001
170	AA					11-0-2-8	1010 1010
171	AB			L		11-0-3-8	1010 1011
172	AC			┌		11-0-4-8	1010 1100
173	AD			[11-0-5-8	1010 1101
174	AE			≥		11-0-6-8	1010 1110
175	AF			•		11-0-7-8	1010 1111
176	B0			0 See Note		12-11-0-1-8	1011 0000
177	B1			1 See Note		12-11-0-1	1011 0001
178	B2			2 See Note		12-11-0-2	1011 0010
179	B3			3 See Note		12-11-0-3	1011 0011
180	B4			4 See Note		12-11-0-4	1011 0100
181	B5			5 See Note		12-11-0-5	1011 0101
182	B6			6 See Note		12-11-0-6	1011 0110
183	B7			7 See Note		12-11-0-7	1011 0111
184	B8			8 See Note		12-11-0-8	1011 1000
185	B9			9 See Note		12-11-0-9	1011 1001
186	BA					12-11-0-2-8	1011 1010
187	BB			└		12-11-0-3-8	1011 1011
188	BC			┐		12-11-0-4-8	1011 1100
189	BD]		12-11-0-5-8	1011 1101
190	BE			≠		12-11-0-6-8	1011 1110
191	BF			—		12-11-0-7-8	1011 1111

Note: This character is an EBCDIC superscript character.

CODE ASSIGNMENTS (Cont'd)

Code Tables (Cont'd)

Dec.	Hex	Graphics and Controls			7-Track Tape BCDIC(2)	Card Code EBCDIC	Binary
		BCDIC	EBCDIC(1)	ASCII			
192	C0	?	{		B A 8 2	12-0	1100 0000
193	C1	A	A	A	B A 1	12-1	1100 0001
194	C2	B	B	B	B A 2	12-2	1100 0010
195	C3	C	C	C	B A 2 1	12-3	1100 0011
196	C4	D	D	D	B A 4	12-4	1100 0100
197	C5	E	E	E	B A 4 1	12-5	1100 0101
198	C6	F	F	F	B A 4 2	12-6	1100 0110
199	C7	G	G	G	B A 4 2 1	12-7	1100 0111
200	C8	H	H	H	B A 8	12-8	1100 1000
201	C9	I	I	I	B A 8 1	12-9	1100 1001
202	CA		SHY			12-0-2-8-9	1100 1010
203	CB					12-0-3-8-9	1100 1011
204	CC					12-0-4-8-9	1100 1100
205	CD					12-0-5-8-9	1100 1101
206	CE					12-0-6-8-9	1100 1110
207	CF					12-0-7-8-9	1100 1111
208	D0	!	}		B 8 2	11-0	1101 0000
209	D1	J	J	J	B 1	11-1	1101 0001
210	D2	K	K	K	B 2	11-2	1101 0010
211	D3	L	L	L	B 2 1	11-3	1101 0011
212	D4	M	M	M	B 4	11-4	1101 0100
213	D5	N	N	N	B 4 1	11-5	1101 0101
214	D6	O	O	O	B 4 2	11-6	1101 0110
215	D7	P	P	P	B 4 2 1	11-7	1101 0111
216	D8	Q	Q	Q	B 8	11-8	1101 1000
217	D9	R	R	R	B 8 1	11-9	1101 1001
218	DA					12-11-2-8-9	1101 1010
219	DB					12-11-3-8-9	1101 1011
220	DC					12-11-4-8-9	1101 1100
221	DD					12-11-5-8-9	1101 1101
222	DE					12-11-6-8-9	1101 1110
223	DF					12-11-7-8-9	1101 1111
224	E0	#	\		A 8 2	0-2-8	1110 0000
225	E1		NSP			11-0-1-9	1110 0001
226	E2	S	S	S	A 2	0-2	1110 0010
227	E3	T	T	T	A 2 1	0-3	1110 0011
228	E4	U	U	U	A 4	0-4	1110 0100
229	E5	V	V	V	A 4 1	0-5	1110 0101
230	E6	W	W	W	A 4 2	0-6	1110 0110
231	E7	X	X	X	A 4 2 1	0-7	1110 0111
232	E8	Y	Y	Y	A 8	0-8	1110 1000
233	E9	Z	Z	Z	A 8 1	0-9	1110 1001
234	EA					11-0-2-8-9	1110 1010
235	EB					11-0-3-8-9	1110 1011
236	EC					11-0-4-8-9	1110 1100
237	ED					11-0-5-8-9	1110 1101
238	EE					11-0-6-8-9	1110 1110
239	EF					11-0-7-8-9	1110 1111
240	F0	0	0	0	8 2	0	1111 0000
241	F1	1	1	1	1	1	1111 0001
242	F2	2	2	2	2	2	1111 0010
243	F3	3	3	3	2 1	3	1111 0011
244	F4	4	4	4	4	4	1111 0100
245	F5	5	5	5	4 1	5	1111 0101
246	F6	6	6	6	4 2	6	1111 0110
247	F7	7	7	7	4 2 1	7	1111 0111
248	F8	8	8	8	8	8	1111 1000
249	F9	9	9	9	8 1	9	1111 1001
250	FA					12-11-0-2-8-9	1111 1010
251	FB					12-11-0-3-8-9	1111 1011
252	FC					12-11-0-4-8-9	1111 1100
253	FD					12-11-0-5-8-9	1111 1101
254	FE					12-11-0-6-8-9	1111 1110
255	FF		EO			12-11-0-7-8-9	1111 1111

- Two columns of EBCDIC graphics are shown. The first gives IBM standard U.S. bit pattern assignments. The second shows the T-11 and TN text printing chains (120 graphics).
- Add C (check bit) for odd or even parity as needed, except as noted.
- For even parity, use CA.

CODE ASSIGNMENTS (Cont'd)

Two-Character BSC Data Link Controls

Function	EBCDIC	ASCII
ACK-0	DLE,X'70'	DLE,0
ACK-1	DLE,X'61'	DLE,1
WACK	DLE,X'68'	DLE,;
RVI	DLE,X'7C'	DLE,<

Commonly Used Editing Pattern Characters

Code (hex)	Meaning	Code (hex)	Meaning
20	digit selector	5B	dollar sign
21	start of significance	5C	asterisk
22	field separator	6B	comma
40	blank	C3D9	CR (credit)
4B	period	C4C2	DB (debit)

ANSI-Defined Printer Control Characters

(A in RECFM field of DCB)

Code	Action before Printing Record
blank	Space 1 line
0	Space 2 lines
-	Space 3 lines
+	Suppress space
1	Skip to line 1 on new page

Control Character Representations

ACK	Acknowledge	IT	Indent Tab
BEL	Bell	IUS	Interchange Unit Separator
BS	Backspace	ITB	Intermediate Transmission Block
BYP	Bypass	LF	Line Feed
CAN	Cancel	MFA	Modify Field Attribute
CR	Carriage Return	NAK	Negative Acknowledge
CSP	Control Sequence Prefix	NBS	Numeric Backspace
CU1	Customer Use 1	NL	New Line
CU3	Customer Use 3	NUL	Null
DC1	Device Control 1	POC	Program-Operator Communication
DC2	Device Control 2	PP	Presentation Position
DC3	Device Control 3	RES	Restore
DC4	Device Control 4	RFF	Required Form Feed
DEL	Delete	RNL	Required New Line
DLE	Data Link Escape	RPT	Repeat
DS	Digit Select	SA	Set Attribute
EM	End of Medium	SBS	Subscript
ENP	Enable Presentation	SEL	Select
ENQ	Enquiry	SFE	Start Field Extended
EO	Eight Ones	SI	Shift In
EOT	End of Transmission	SM	Set Mode
ESC	Escape	SO	Shift Out
ETB	End of Transmission Block	SOH	Start of Heading
ETX	End of Text	SOS	Start of Significance
FF	Form Feed	SPS	Superscript
FS	Field Separator	STX	Start of Text
GE	Graphic Escape	SUB	Substitute
HT	Horizontal Tab	SW	Switch
IFS	Interchange File Separator	SYN	Synchronous Idle
IGS	Interchange Group Separator	TRN	Transparent
INP	Inhibit Presentation	UBS	Unit Backspace
IR	Index Return	VT	Vertical Tab
IRS	Interchange Record Separator	WUS	Word Underscore

Formatting Character Representations

NSP	Numeric Space	SP	Space
RSP	Required Space	SHY	Syllable Hyphen

HEXADECIMAL AND DECIMAL CONVERSION

From hex: locate each hex digit in its corresponding column position and note the decimal equivalent. Add these to obtain the decimal value.

From decimal: (1) locate the largest decimal value in the table that will fit into the decimal number to be converted, and (2) note its hex equivalent and hex column position. (3) Find the decimal remainder. Repeat the process on this and subsequent remainders.

Note: Decimal, hexadecimal, and binary equivalents of all numbers from 0 to 255 are listed in the code tables.

WORD																	
HALFWORD								HALFWORD									
BYTE				BYTE				BYTE				BYTE					
BITS:		0123		4567		0123		4567		0123		4567		0123		4567	
Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	268,435,456	1	16,777,216	1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1	1	1
2	536,870,912	2	33,554,432	2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2	2	2
3	805,306,368	3	50,331,648	3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3	3	3
4	1,073,741,824	4	67,108,864	4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4	4	4
5	1,342,177,280	5	83,886,080	5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5	5	5
6	1,610,612,736	6	100,663,296	6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6	6	6
7	1,879,048,192	7	117,440,512	7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7	7	7
8	2,147,483,648	8	134,217,728	8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8	8	8
9	2,415,919,104	9	150,994,944	9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9	9	9
A	2,684,354,560	A	167,772,160	A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10	A	10
B	2,952,790,016	B	184,549,376	B	11,534,336	B	720,896	B	45,056	B	2,816	B	176	B	11	B	11
C	3,221,225,472	C	201,326,592	C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	12	C	12
D	3,489,660,928	D	218,103,808	D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13	D	13
E	3,758,096,384	E	234,881,024	E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14	E	14
F	4,026,531,840	F	251,658,240	F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15	F	15
8		7		6		5		4		3		2		1			

HEXADECIMAL AND DECIMAL CONVERSION (Cont'd)

Powers of 2 and 16

m	n	2^m and 16^n
0	0	1
1	0	2
2	0	4
3	0	8
4	1	16
5	1	32
6	1	64
7	1	128
8	2	256
9	2	512
10	2	1 024
11	2	2 048
12	3	4 096
13	3	8 192
14	3	16 384
15	3	32 768
16	4	65 536
17	4	131 072
18	4	262 144
19	4	524 288
20	5	1 048 576
21	5	2 097 152
22	5	4 194 304
23	5	8 388 608
24	6	16 777 216
25	6	33 554 432
26	6	67 108 864
27	6	134 217 728
28	7	268 435 456
29	7	536 870 912
30	7	1 073 741 824
31	7	2 147 483 648

m	n	2^m and 16^n
32	8	4 294 967 296
33	8	8 589 934 592
34	8	17 179 869 184
35	8	34 359 738 368
36	9	68 719 476 736
37	9	137 438 953 472
38	9	274 877 906 944
39	9	549 755 813 888
40	10	1 099 511 627 776
41	10	2 199 023 255 552
42	10	4 398 046 511 104
43	10	8 796 093 022 208
44	11	17 592 186 044 416
45	11	35 184 372 088 832
46	11	70 368 744 177 664
47	11	140 737 488 355 328
48	12	281 474 976 710 656
49	12	562 949 953 421 312
50	12	1 125 899 906 842 624
51	12	2 251 799 813 685 248
52	13	4 503 599 627 370 496
53	13	9 007 199 254 740 992
54	13	18 014 398 509 481 984
55	13	36 028 797 018 963 968
56	14	72 057 594 037 927 936
57	14	144 115 188 075 855 872
58	14	288 230 376 151 711 744
59	14	576 460 752 303 423 488
60	15	1 152 921 504 606 846 976
61	15	2 305 843 009 213 693 952
62	15	4 611 686 018 427 387 904
63	15	9 223 372 036 854 775 808

Symbol	Value
K (kilo)	$1,024 = 2^{10}$
M (mega)	$1,048,576 = 2^{20}$
G (giga)	$1,073,741,824 = 2^{30}$

GX20-0406-0



GX20-0406-00

